TimeQuest Timing Analyzer report for main
Tue Oct 22 02:56:55 2013
Quartus II Version 10.0 Build 218 06/27/2010 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'clock'
 14. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'clock'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clock'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Setup: 'clock'
 31. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Hold: 'clock'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'clock'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Setup: 'clock'
 47. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 48. Fast 1200mV 0C Model Hold: 'clock'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'clock'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Signal Integrity Metrics (Slow 1200mv 0c Model)
 64. Signal Integrity Metrics (Slow 1200mv 85c Model)
 65. Signal Integrity Metrics (Fast 1200mv 0c Model)
 66. Setup Transfers
 67. Hold Transfers
 68. Report TCCS
 69. Report RSKM
 70. Unconstrained Paths
 71. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 10.0 Build 218 06/27/2010 SJ Web Edition ;
; Revision Name      ; main                                             ;
; Device Family      ; Cyclone IV E                                     ;
; Device Name        ; EP4CE115F29C7                                    ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; main.sdc      ; OK     ; Tue Oct 22 02:55:35 2013 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; clock                                                ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { clock }                                                ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; clock  ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                        ;
+-----------+-----------------+------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note ;
+-----------+-----------------+------------------------------------------------------+------+
; 23.11 MHz ; 23.11 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.597 ; 0.000         ;
; clock                                                ; 10.967 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.040 ; -1.615        ;
; clock                                                ; 7.855  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clock                                                ; 9.529  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 49.192 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                          ;
+--------+-----------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 10.597 ; rx              ; uartcom:u|d_reg[1]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.231     ; 7.130      ;
; 10.597 ; rx              ; uartcom:u|d_reg[7]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.231     ; 7.130      ;
; 10.597 ; rx              ; uartcom:u|d_reg[0]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.231     ; 7.130      ;
; 10.597 ; rx              ; uartcom:u|d_reg[2]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.231     ; 7.130      ;
; 10.597 ; rx              ; uartcom:u|d_reg[3]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.231     ; 7.130      ;
; 10.597 ; rx              ; uartcom:u|d_reg[5]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.231     ; 7.130      ;
; 10.597 ; rx              ; uartcom:u|d_reg[6]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.231     ; 7.130      ;
; 10.597 ; rx              ; uartcom:u|d_reg[4]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.231     ; 7.130      ;
; 11.135 ; rx              ; uartcom:u|i_reg[1]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.229     ; 6.594      ;
; 11.135 ; rx              ; uartcom:u|i_reg[0]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.229     ; 6.594      ;
; 11.135 ; rx              ; uartcom:u|i_reg[3]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.229     ; 6.594      ;
; 11.135 ; rx              ; uartcom:u|i_reg[2]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.229     ; 6.594      ;
; 11.289 ; rx              ; uartcom:u|cnt_reg[3]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.439      ;
; 11.289 ; rx              ; uartcom:u|cnt_reg[0]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.439      ;
; 11.289 ; rx              ; uartcom:u|cnt_reg[2]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.439      ;
; 11.289 ; rx              ; uartcom:u|cnt_reg[4]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.439      ;
; 11.289 ; rx              ; uartcom:u|cnt_reg[1]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.439      ;
; 11.365 ; rx              ; uartcom:u|state_reg.idle   ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.363      ;
; 11.857 ; rx              ; uartcom:u|state_reg.start1 ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 5.871      ;
; 12.345 ; rx              ; uartcom:u|data_recin_reg   ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.231     ; 5.382      ;
; 12.736 ; rx              ; uartcom:u|state_reg.read1  ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.231     ; 4.991      ;
; 56.729 ; code:c|y_reg[1] ; code:c|P[4][28]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.578     ; 42.691     ;
; 57.043 ; code:c|y_reg[1] ; code:c|P[8][14]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.499     ; 42.456     ;
; 57.070 ; code:c|y_reg[1] ; code:c|P[0][8]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.481     ; 42.447     ;
; 57.115 ; code:c|y_reg[1] ; code:c|P[3][28]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.508     ; 42.375     ;
; 57.129 ; code:c|y_reg[1] ; code:c|P[10][23]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.539     ; 42.330     ;
; 57.180 ; code:c|y_reg[1] ; code:c|P[3][2]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.514     ; 42.304     ;
; 57.242 ; code:c|y_reg[1] ; code:c|P[0][33]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.501     ; 42.255     ;
; 57.303 ; code:c|y_reg[1] ; code:c|P[6][19]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.562     ; 42.133     ;
; 57.351 ; code:c|y_reg[1] ; code:c|P[3][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.478     ; 42.169     ;
; 57.374 ; code:c|y_reg[1] ; code:c|P[1][17]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.500     ; 42.124     ;
; 57.419 ; code:c|y_reg[1] ; code:c|P[3][22]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.504     ; 42.075     ;
; 57.425 ; code:c|y_reg[1] ; code:c|P[4][20]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.536     ; 42.037     ;
; 57.442 ; code:c|y_reg[1] ; code:c|P[2][10]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.510     ; 42.046     ;
; 57.479 ; code:c|y_reg[1] ; code:c|P[1][28]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.501     ; 42.018     ;
; 57.490 ; code:c|x_reg[2] ; code:c|P[8][24]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.544     ; 41.964     ;
; 57.495 ; code:c|y_reg[1] ; code:c|P[8][28]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.497     ; 42.006     ;
; 57.533 ; code:c|y_reg[1] ; code:c|P[7][24]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.510     ; 41.955     ;
; 57.540 ; code:c|y_reg[1] ; code:c|P[1][8]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.546     ; 41.912     ;
; 57.568 ; code:c|y_reg[1] ; code:c|P[8][24]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.492     ; 41.938     ;
; 57.577 ; code:c|y_reg[0] ; code:c|P[4][28]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.570     ; 41.851     ;
; 57.591 ; code:c|y_reg[1] ; code:c|P[1][25]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.545     ; 41.862     ;
; 57.592 ; code:c|y_reg[1] ; code:c|P[7][27]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.501     ; 41.905     ;
; 57.608 ; code:c|y_reg[1] ; code:c|P[1][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.503     ; 41.887     ;
; 57.611 ; code:c|y_reg[1] ; code:c|P[7][28]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.522     ; 41.865     ;
; 57.615 ; code:c|y_reg[1] ; code:c|P[9][24]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.516     ; 41.867     ;
; 57.619 ; code:c|y_reg[2] ; code:c|P[4][28]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.637     ; 41.742     ;
; 57.620 ; code:c|y_reg[1] ; code:c|P[5][8]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.543     ; 41.835     ;
; 57.629 ; code:c|y_reg[1] ; code:c|P[7][11]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.573     ; 41.796     ;
; 57.647 ; code:c|y_reg[1] ; code:c|P[10][24]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.545     ; 41.806     ;
; 57.669 ; code:c|y_reg[1] ; code:c|P[4][24]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.481     ; 41.848     ;
; 57.684 ; code:c|y_reg[1] ; code:c|P[5][4]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.543     ; 41.771     ;
; 57.713 ; code:c|y_reg[1] ; code:c|P[2][30]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.545     ; 41.740     ;
; 57.718 ; code:c|y_reg[1] ; code:c|P[7][19]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.515     ; 41.765     ;
; 57.721 ; code:c|y_reg[1] ; code:c|P[8][17]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.492     ; 41.785     ;
; 57.733 ; code:c|y_reg[1] ; code:c|P[2][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.540     ; 41.725     ;
; 57.742 ; code:c|y_reg[1] ; code:c|P[0][25]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.482     ; 41.774     ;
; 57.753 ; code:c|y_reg[1] ; code:c|P[10][14]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.514     ; 41.731     ;
; 57.765 ; code:c|y_reg[1] ; code:c|P[2][14]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.516     ; 41.717     ;
; 57.810 ; code:c|y_reg[1] ; code:c|P[3][31]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.504     ; 41.684     ;
; 57.838 ; code:c|y_reg[1] ; code:c|P[11][28]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.544     ; 41.616     ;
; 57.840 ; code:c|y_reg[1] ; code:c|P[1][24]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.505     ; 41.653     ;
; 57.854 ; code:c|y_reg[1] ; code:c|P[2][28]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.499     ; 41.645     ;
; 57.855 ; code:c|y_reg[1] ; code:c|P[2][13]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.511     ; 41.632     ;
; 57.856 ; code:c|y_reg[1] ; code:c|P[11][31]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.546     ; 41.596     ;
; 57.864 ; code:c|y_reg[1] ; code:c|P[3][30]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.535     ; 41.599     ;
; 57.867 ; code:c|y_reg[0] ; code:c|P[0][8]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.473     ; 41.658     ;
; 57.891 ; code:c|y_reg[0] ; code:c|P[8][14]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.491     ; 41.616     ;
; 57.895 ; code:c|y_reg[1] ; code:c|P[1][20]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.523     ; 41.580     ;
; 57.899 ; code:c|y_reg[1] ; code:c|P[10][34]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.545     ; 41.554     ;
; 57.910 ; code:c|y_reg[1] ; code:c|P[10][11]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.512     ; 41.576     ;
; 57.933 ; code:c|y_reg[2] ; code:c|P[8][14]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.558     ; 41.507     ;
; 57.947 ; code:c|y_reg[1] ; code:c|P[4][22]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.507     ; 41.544     ;
; 57.952 ; code:c|y_reg[1] ; code:c|P[0][6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.495     ; 41.551     ;
; 57.960 ; code:c|y_reg[2] ; code:c|P[0][8]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.540     ; 41.498     ;
; 57.963 ; code:c|y_reg[0] ; code:c|P[3][28]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.500     ; 41.535     ;
; 57.970 ; code:c|y_reg[1] ; code:c|P[4][16]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.512     ; 41.516     ;
; 57.971 ; code:c|y_reg[0] ; code:c|P[3][22]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.496     ; 41.531     ;
; 57.977 ; code:c|y_reg[1] ; code:c|P[2][15]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.507     ; 41.514     ;
; 57.977 ; code:c|y_reg[0] ; code:c|P[10][23]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.531     ; 41.490     ;
; 57.987 ; code:c|y_reg[1] ; code:c|P[4][8]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.538     ; 41.473     ;
; 57.997 ; code:c|y_reg[0] ; code:c|P[3][2]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.506     ; 41.495     ;
; 58.002 ; code:c|y_reg[1] ; code:c|P[8][30]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.481     ; 41.515     ;
; 58.005 ; code:c|y_reg[2] ; code:c|P[3][28]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.567     ; 41.426     ;
; 58.019 ; code:c|y_reg[2] ; code:c|P[10][23]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.598     ; 41.381     ;
; 58.038 ; code:c|y_reg[1] ; code:c|P[9][2]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.514     ; 41.446     ;
; 58.056 ; code:c|y_reg[1] ; code:c|P[0][19]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.507     ; 41.435     ;
; 58.058 ; code:c|y_reg[1] ; code:c|P[0][24]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.494     ; 41.446     ;
; 58.060 ; code:c|y_reg[1] ; code:c|P[0][11]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.507     ; 41.431     ;
; 58.064 ; code:c|y_reg[1] ; code:c|P[7][22]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.520     ; 41.414     ;
; 58.070 ; code:c|y_reg[1] ; code:c|P[7][25]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.510     ; 41.418     ;
; 58.070 ; code:c|y_reg[2] ; code:c|P[3][2]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.573     ; 41.355     ;
; 58.072 ; code:c|y_reg[1] ; code:c|P[2][27]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.508     ; 41.418     ;
; 58.073 ; code:c|y_reg[1] ; code:c|P[2][9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.503     ; 41.422     ;
; 58.090 ; code:c|y_reg[0] ; code:c|P[0][33]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.493     ; 41.415     ;
; 58.101 ; code:c|y_reg[1] ; code:c|P[10][16]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.541     ; 41.356     ;
; 58.107 ; code:c|y_reg[1] ; code:c|P[3][19]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.525     ; 41.366     ;
; 58.129 ; code:c|x_reg[3] ; code:c|P[8][24]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.544     ; 41.325     ;
; 58.132 ; code:c|y_reg[1] ; code:c|P[2][3]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.484     ; 41.382     ;
; 58.132 ; code:c|y_reg[2] ; code:c|P[0][33]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.560     ; 41.306     ;
+--------+-----------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                              ;
+--------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; 10.967 ; uartcom:u|tx_reg ; tx      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; -0.251     ; 6.692      ;
+--------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.040 ; intercon:i|contin_reg[1]      ; intercon:i|contin_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 0.669      ;
; -0.025 ; code:c|formnex[14]            ; code:c|formnex[14]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.669      ;
; -0.025 ; code:c|form[14]               ; code:c|form[14]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.669      ;
; -0.025 ; code:c|form[3]                ; code:c|form[3]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.669      ;
; -0.025 ; code:c|formnex[3]             ; code:c|formnex[3]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.669      ;
; -0.025 ; code:c|form[11]               ; code:c|form[11]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.669      ;
; -0.025 ; code:c|formnex[11]            ; code:c|formnex[11]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.669      ;
; -0.025 ; code:c|form[2]                ; code:c|form[2]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.669      ;
; -0.025 ; code:c|formnex[2]             ; code:c|formnex[2]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.669      ;
; -0.025 ; code:c|formnex[4]             ; code:c|formnex[4]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.669      ;
; -0.025 ; code:c|form[4]                ; code:c|form[4]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.669      ;
; -0.025 ; code:c|form[6]                ; code:c|form[6]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.669      ;
; -0.025 ; code:c|formnex[6]             ; code:c|formnex[6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.669      ;
; -0.025 ; code:c|formnex[5]             ; code:c|formnex[5]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.669      ;
; -0.025 ; code:c|form[5]                ; code:c|form[5]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.669      ;
; -0.025 ; code:c|formnex[9]             ; code:c|formnex[9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.669      ;
; -0.025 ; code:c|form[7]                ; code:c|form[7]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.669      ;
; -0.025 ; code:c|form[0]                ; code:c|form[0]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.669      ;
; -0.025 ; code:c|form[1]                ; code:c|form[1]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.669      ;
; -0.025 ; code:c|formnex[1]             ; code:c|formnex[1]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.669      ;
; -0.024 ; uartcom:u|state_reg.read1     ; uartcom:u|state_reg.read1     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|M_reg[2][11]           ; code:c|M_reg[2][11]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|rotate[2]              ; code:c|rotate[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|rotate[0]              ; code:c|rotate[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|rotate[1]              ; code:c|rotate[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|form[13]               ; code:c|form[13]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|formnex[13]            ; code:c|formnex[13]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|M_reg[3][11]           ; code:c|M_reg[3][11]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|formnex[8]             ; code:c|formnex[8]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|form[8]                ; code:c|form[8]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|formnex[15]            ; code:c|formnex[15]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|form[15]               ; code:c|form[15]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|rotate[3]              ; code:c|rotate[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|rotate[5]              ; code:c|rotate[5]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|rotate[4]              ; code:c|rotate[4]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|M_reg[3][8]            ; code:c|M_reg[3][8]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|rotate[6]              ; code:c|rotate[6]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|M_reg[2][8]            ; code:c|M_reg[2][8]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|form[9]                ; code:c|form[9]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|form[12]               ; code:c|form[12]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|formnex[12]            ; code:c|formnex[12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|formnex[10]            ; code:c|formnex[10]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|form[10]               ; code:c|form[10]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|formnex[7]             ; code:c|formnex[7]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.023 ; uartcom:u|state_reg1.write1   ; uartcom:u|state_reg1.write1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; uartcom:u|state_reg1.idle1    ; uartcom:u|state_reg1.idle1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|load_out_reg       ; intercon:i|load_out_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; uartcom:u|state_reg1.loaddata ; uartcom:u|state_reg1.loaddata ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|s_reg              ; intercon:i|s_reg              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; uartcom:u|load_uart_reg       ; uartcom:u|load_uart_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|cont_reg[1]        ; intercon:i|cont_reg[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|cont_reg[0]        ; intercon:i|cont_reg[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; uartcom:u|data_recout_reg     ; uartcom:u|data_recout_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|cont_reg[2]        ; intercon:i|cont_reg[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; code:c|load_reg               ; code:c|load_reg               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|contin_reg[0]      ; intercon:i|contin_reg[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|contin_reg[2]      ; intercon:i|contin_reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|load_code_reg      ; intercon:i|load_code_reg      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|data_reg[4]        ; intercon:i|data_reg[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; uartcom:u|state_reg.start1    ; uartcom:u|state_reg.start1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|round_reg[1]       ; intercon:i|round_reg[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|data_rec_reg       ; intercon:i|data_rec_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|data_ch_reg        ; intercon:i|data_ch_reg        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; code:c|data_code_ch_reg       ; code:c|data_code_ch_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; uartcom:u|tx_reg              ; uartcom:u|tx_reg              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; uartcom:u|d_reg1[0]           ; uartcom:u|d_reg1[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.018 ; code:c|state_reg[0]           ; code:c|state_reg[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.674      ;
; 0.182  ; intercon:i|data_rec_reg       ; code:c|data_code_ch_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.874      ;
; 0.185  ; intercon:i|contin_reg[0]      ; intercon:i|contin_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.919      ; 1.310      ;
; 0.209  ; uartcom:u|state_reg1.write1   ; uartcom:u|load_uart_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.901      ;
; 0.215  ; uartcom:u|i_reg[1]            ; uartcom:u|i_reg[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.908      ;
; 0.216  ; uartcom:u|i_reg[3]            ; uartcom:u|i_reg[3]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.909      ;
; 0.217  ; uartcom:u|cnt_reg[1]          ; uartcom:u|cnt_reg[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.909      ;
; 0.219  ; uartcom:u|counter_reg[1]      ; uartcom:u|counter_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.911      ;
; 0.219  ; uartcom:u|counter_reg[2]      ; uartcom:u|counter_reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.911      ;
; 0.219  ; uartcom:u|counter_reg[5]      ; uartcom:u|counter_reg[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.911      ;
; 0.220  ; uartcom:u|counter_reg[7]      ; uartcom:u|counter_reg[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.912      ;
; 0.220  ; uartcom:u|cnt_reg1[1]         ; uartcom:u|cnt_reg1[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.912      ;
; 0.220  ; uartcom:u|i_reg[2]            ; uartcom:u|i_reg[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.913      ;
; 0.221  ; uartcom:u|counter_reg[8]      ; uartcom:u|counter_reg[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.913      ;
; 0.223  ; uartcom:u|counter_reg[4]      ; uartcom:u|counter_reg[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.915      ;
; 0.223  ; uartcom:u|cnt_reg1[2]         ; uartcom:u|cnt_reg1[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.915      ;
; 0.223  ; uartcom:u|cnt_reg[2]          ; uartcom:u|cnt_reg[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.915      ;
; 0.223  ; code:c|form[11]               ; code:c|formnex[11]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.917      ;
; 0.229  ; uartcom:u|i_reg1[3]           ; uartcom:u|i_reg1[3]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.921      ;
; 0.229  ; uartcom:u|i_reg1[5]           ; uartcom:u|i_reg1[5]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.921      ;
; 0.229  ; uartcom:u|i_reg1[15]          ; uartcom:u|i_reg1[15]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.921      ;
; 0.229  ; uartcom:u|i_reg1[13]          ; uartcom:u|i_reg1[13]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.921      ;
; 0.230  ; uartcom:u|i_reg1[1]           ; uartcom:u|i_reg1[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.922      ;
; 0.230  ; uartcom:u|i_reg1[29]          ; uartcom:u|i_reg1[29]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.922      ;
; 0.230  ; uartcom:u|i_reg1[11]          ; uartcom:u|i_reg1[11]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.922      ;
; 0.230  ; uartcom:u|i_reg1[21]          ; uartcom:u|i_reg1[21]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.922      ;
; 0.230  ; uartcom:u|i_reg1[19]          ; uartcom:u|i_reg1[19]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.922      ;
; 0.231  ; uartcom:u|counter_reg[3]      ; uartcom:u|counter_reg[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.923      ;
; 0.231  ; uartcom:u|i_reg1[27]          ; uartcom:u|i_reg1[27]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.923      ;
; 0.231  ; uartcom:u|i_reg1[17]          ; uartcom:u|i_reg1[17]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.923      ;
; 0.232  ; uartcom:u|i_reg1[31]          ; uartcom:u|i_reg1[31]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.924      ;
; 0.232  ; uartcom:u|i_reg1[7]           ; uartcom:u|i_reg1[7]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.924      ;
; 0.232  ; uartcom:u|i_reg1[6]           ; uartcom:u|i_reg1[6]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.924      ;
; 0.232  ; uartcom:u|i_reg1[9]           ; uartcom:u|i_reg1[9]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.924      ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                              ;
+-------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; 7.855 ; uartcom:u|tx_reg ; tx      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.235      ; 6.150      ;
+-------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock'                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.529  ; 9.529        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.529  ; 9.529        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                                  ;
; 9.887  ; 9.887        ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.887  ; 9.887        ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                                  ;
; 10.074 ; 10.074       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                                  ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target           ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------+
; 49.192 ; 49.412       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][28]  ;
; 49.192 ; 49.412       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[3][28]  ;
; 49.194 ; 49.414       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][7]  ;
; 49.194 ; 49.414       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[7][21]  ;
; 49.195 ; 49.415       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][26] ;
; 49.195 ; 49.415       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[3][32]  ;
; 49.195 ; 49.415       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][21]  ;
; 49.195 ; 49.415       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][23]  ;
; 49.195 ; 49.415       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[7][0]   ;
; 49.195 ; 49.415       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[8][34]  ;
; 49.196 ; 49.416       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][0]  ;
; 49.196 ; 49.416       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][8]  ;
; 49.196 ; 49.416       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[1][6]   ;
; 49.196 ; 49.416       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[5][8]   ;
; 49.196 ; 49.416       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[6][2]   ;
; 49.196 ; 49.416       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[6][33]  ;
; 49.196 ; 49.416       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|y_reg[0]  ;
; 49.197 ; 49.417       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][14]  ;
; 49.197 ; 49.417       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][27]  ;
; 49.197 ; 49.417       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][29]  ;
; 49.197 ; 49.417       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][31]  ;
; 49.197 ; 49.417       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][35]  ;
; 49.197 ; 49.417       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[10][14] ;
; 49.197 ; 49.417       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[5][26]  ;
; 49.197 ; 49.417       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[8][32]  ;
; 49.197 ; 49.417       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[9][22]  ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][22]  ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][23]  ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[10][10] ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[10][5]  ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][12] ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][16] ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][22] ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][25] ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][27] ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][28] ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][30] ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][33] ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][34] ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[3][5]   ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[6][1]   ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[8][31]  ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[8][35]  ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[8][6]   ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[9][17]  ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[9][19]  ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[9][25]  ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][13]  ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][16]  ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][24]  ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][30]  ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][32]  ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[10][22] ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[10][27] ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[10][33] ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[10][34] ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][15] ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][20] ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[2][24]  ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[3][13]  ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[3][20]  ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[3][24]  ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[6][0]   ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[6][3]   ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[7][26]  ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[7][29]  ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[8][25]  ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[8][4]   ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[8][8]   ;
; 49.200 ; 49.420       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[10][11] ;
; 49.200 ; 49.420       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[10][18] ;
; 49.200 ; 49.420       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[10][19] ;
; 49.200 ; 49.420       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[10][32] ;
; 49.200 ; 49.420       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[10][35] ;
; 49.200 ; 49.420       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][23] ;
; 49.200 ; 49.420       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][24] ;
; 49.200 ; 49.420       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][29] ;
; 49.200 ; 49.420       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[2][0]   ;
; 49.200 ; 49.420       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[2][2]   ;
; 49.200 ; 49.420       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[2][5]   ;
; 49.200 ; 49.420       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[3][16]  ;
; 49.200 ; 49.420       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[3][23]  ;
; 49.200 ; 49.420       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[3][34]  ;
; 49.200 ; 49.420       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][13]  ;
; 49.200 ; 49.420       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][14]  ;
; 49.200 ; 49.420       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][26]  ;
; 49.200 ; 49.420       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[6][11]  ;
; 49.200 ; 49.420       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[6][4]   ;
; 49.200 ; 49.420       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[7][25]  ;
; 49.200 ; 49.420       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[7][35]  ;
; 49.200 ; 49.420       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[7][5]   ;
; 49.200 ; 49.420       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[8][14]  ;
; 49.200 ; 49.420       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[8][18]  ;
; 49.200 ; 49.420       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[8][20]  ;
; 49.200 ; 49.420       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[9][26]  ;
; 49.200 ; 49.420       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[9][29]  ;
; 49.200 ; 49.420       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[9][30]  ;
; 49.200 ; 49.420       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[9][35]  ;
; 49.200 ; 49.420       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[9][4]   ;
; 49.200 ; 49.420       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[9][9]   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; rx        ; clock      ; 6.886 ; 7.343 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; rx        ; clock      ; -3.885 ; -4.358 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; tx        ; clock      ; 6.943 ; 6.554 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; tx        ; clock      ; 6.306 ; 5.915 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                         ;
+-----------+-----------------+------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note ;
+-----------+-----------------+------------------------------------------------------+------+
; 24.97 MHz ; 24.97 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 11.527 ; 0.000         ;
; clock                                                ; 11.563 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.040 ; -1.694        ;
; clock                                                ; 7.212  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clock                                                ; 9.541  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 49.244 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                           ;
+--------+-----------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 11.527 ; rx              ; uartcom:u|d_reg[1]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 6.326      ;
; 11.527 ; rx              ; uartcom:u|d_reg[7]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 6.326      ;
; 11.527 ; rx              ; uartcom:u|d_reg[0]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 6.326      ;
; 11.527 ; rx              ; uartcom:u|d_reg[2]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 6.326      ;
; 11.527 ; rx              ; uartcom:u|d_reg[3]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 6.326      ;
; 11.527 ; rx              ; uartcom:u|d_reg[5]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 6.326      ;
; 11.527 ; rx              ; uartcom:u|d_reg[6]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 6.326      ;
; 11.527 ; rx              ; uartcom:u|d_reg[4]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 6.326      ;
; 11.983 ; rx              ; uartcom:u|i_reg[1]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 5.872      ;
; 11.983 ; rx              ; uartcom:u|i_reg[0]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 5.872      ;
; 11.983 ; rx              ; uartcom:u|i_reg[3]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 5.872      ;
; 11.983 ; rx              ; uartcom:u|i_reg[2]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 5.872      ;
; 12.146 ; rx              ; uartcom:u|cnt_reg[3]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 5.708      ;
; 12.146 ; rx              ; uartcom:u|cnt_reg[0]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 5.708      ;
; 12.146 ; rx              ; uartcom:u|cnt_reg[2]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 5.708      ;
; 12.146 ; rx              ; uartcom:u|cnt_reg[4]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 5.708      ;
; 12.146 ; rx              ; uartcom:u|cnt_reg[1]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 5.708      ;
; 12.189 ; rx              ; uartcom:u|state_reg.idle   ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 5.665      ;
; 12.643 ; rx              ; uartcom:u|state_reg.start1 ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 5.211      ;
; 13.118 ; rx              ; uartcom:u|data_recin_reg   ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 4.735      ;
; 13.464 ; rx              ; uartcom:u|state_reg.read1  ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 4.389      ;
; 59.959 ; code:c|y_reg[1] ; code:c|P[4][28]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.520     ; 39.520     ;
; 60.198 ; code:c|y_reg[1] ; code:c|P[0][8]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.423     ; 39.378     ;
; 60.207 ; code:c|y_reg[1] ; code:c|P[10][23]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.479     ; 39.313     ;
; 60.240 ; code:c|y_reg[1] ; code:c|P[3][28]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.451     ; 39.308     ;
; 60.303 ; code:c|y_reg[1] ; code:c|P[8][14]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.440     ; 39.256     ;
; 60.321 ; code:c|y_reg[1] ; code:c|P[3][2]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.455     ; 39.223     ;
; 60.437 ; code:c|y_reg[1] ; code:c|P[6][19]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.503     ; 39.059     ;
; 60.450 ; code:c|y_reg[1] ; code:c|P[0][33]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.440     ; 39.109     ;
; 60.484 ; code:c|y_reg[1] ; code:c|P[3][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.420     ; 39.095     ;
; 60.508 ; code:c|y_reg[1] ; code:c|P[2][10]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.448     ; 39.043     ;
; 60.532 ; code:c|y_reg[1] ; code:c|P[3][22]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.447     ; 39.020     ;
; 60.547 ; code:c|y_reg[1] ; code:c|P[4][20]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.476     ; 38.976     ;
; 60.548 ; code:c|y_reg[1] ; code:c|P[1][17]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.441     ; 39.010     ;
; 60.600 ; code:c|y_reg[1] ; code:c|P[8][28]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.437     ; 38.962     ;
; 60.622 ; code:c|x_reg[2] ; code:c|P[8][24]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.485     ; 38.892     ;
; 60.655 ; code:c|y_reg[1] ; code:c|P[1][8]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.486     ; 38.858     ;
; 60.681 ; code:c|y_reg[1] ; code:c|P[1][25]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.485     ; 38.833     ;
; 60.688 ; code:c|y_reg[1] ; code:c|P[1][28]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.441     ; 38.870     ;
; 60.706 ; code:c|y_reg[1] ; code:c|P[7][28]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.462     ; 38.831     ;
; 60.708 ; code:c|y_reg[0] ; code:c|P[4][28]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.512     ; 38.779     ;
; 60.731 ; code:c|y_reg[1] ; code:c|P[8][24]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 38.836     ;
; 60.738 ; code:c|y_reg[1] ; code:c|P[7][24]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.449     ; 38.812     ;
; 60.743 ; code:c|y_reg[1] ; code:c|P[7][27]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.440     ; 38.816     ;
; 60.749 ; code:c|y_reg[2] ; code:c|P[4][28]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.579     ; 38.671     ;
; 60.753 ; code:c|y_reg[1] ; code:c|P[10][24]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.486     ; 38.760     ;
; 60.805 ; code:c|y_reg[1] ; code:c|P[7][11]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.516     ; 38.678     ;
; 60.810 ; code:c|y_reg[1] ; code:c|P[1][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.444     ; 38.745     ;
; 60.827 ; code:c|y_reg[1] ; code:c|P[5][8]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.485     ; 38.687     ;
; 60.832 ; code:c|y_reg[1] ; code:c|P[4][24]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.425     ; 38.742     ;
; 60.833 ; code:c|y_reg[1] ; code:c|P[2][14]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.455     ; 38.711     ;
; 60.842 ; code:c|y_reg[1] ; code:c|P[5][4]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 38.670     ;
; 60.860 ; code:c|y_reg[1] ; code:c|P[9][24]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.456     ; 38.683     ;
; 60.863 ; code:c|y_reg[1] ; code:c|P[0][25]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.424     ; 38.712     ;
; 60.872 ; code:c|y_reg[1] ; code:c|P[7][19]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.456     ; 38.671     ;
; 60.875 ; code:c|y_reg[0] ; code:c|P[0][8]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.415     ; 38.709     ;
; 60.880 ; code:c|y_reg[1] ; code:c|P[3][31]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.447     ; 38.672     ;
; 60.932 ; code:c|y_reg[1] ; code:c|P[11][28]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.485     ; 38.582     ;
; 60.956 ; code:c|y_reg[1] ; code:c|P[4][22]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.456     ; 38.587     ;
; 60.956 ; code:c|y_reg[0] ; code:c|P[10][23]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.471     ; 38.572     ;
; 60.957 ; code:c|y_reg[1] ; code:c|P[2][13]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.450     ; 38.592     ;
; 60.960 ; code:c|y_reg[0] ; code:c|P[3][2]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.447     ; 38.592     ;
; 60.962 ; code:c|y_reg[1] ; code:c|P[10][14]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.455     ; 38.582     ;
; 60.966 ; code:c|y_reg[1] ; code:c|P[2][30]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.484     ; 38.549     ;
; 60.973 ; code:c|y_reg[1] ; code:c|P[8][17]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.435     ; 38.591     ;
; 60.982 ; code:c|y_reg[1] ; code:c|P[1][20]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.463     ; 38.554     ;
; 60.986 ; code:c|y_reg[2] ; code:c|P[0][8]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.482     ; 38.531     ;
; 60.989 ; code:c|y_reg[0] ; code:c|P[8][14]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 38.578     ;
; 60.994 ; code:c|y_reg[0] ; code:c|P[3][28]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.443     ; 38.562     ;
; 60.997 ; code:c|y_reg[2] ; code:c|P[10][23]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.538     ; 38.464     ;
; 61.006 ; code:c|y_reg[0] ; code:c|P[3][22]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.439     ; 38.554     ;
; 61.024 ; code:c|y_reg[1] ; code:c|P[11][31]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.491     ; 38.484     ;
; 61.028 ; code:c|y_reg[2] ; code:c|P[3][28]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.510     ; 38.461     ;
; 61.049 ; code:c|y_reg[1] ; code:c|P[3][30]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.479     ; 38.471     ;
; 61.049 ; code:c|y_reg[1] ; code:c|P[4][16]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.454     ; 38.496     ;
; 61.053 ; code:c|y_reg[1] ; code:c|P[2][28]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.440     ; 38.506     ;
; 61.057 ; code:c|y_reg[1] ; code:c|P[1][24]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.445     ; 38.497     ;
; 61.065 ; code:c|y_reg[1] ; code:c|P[2][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.480     ; 38.454     ;
; 61.067 ; code:c|y_reg[1] ; code:c|P[10][34]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 38.445     ;
; 61.091 ; code:c|y_reg[2] ; code:c|P[8][14]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.499     ; 38.409     ;
; 61.098 ; code:c|y_reg[1] ; code:c|P[9][2]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.455     ; 38.446     ;
; 61.109 ; code:c|y_reg[2] ; code:c|P[3][2]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.514     ; 38.376     ;
; 61.114 ; code:c|y_reg[1] ; code:c|P[10][11]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.455     ; 38.430     ;
; 61.159 ; code:c|y_reg[1] ; code:c|P[0][11]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.447     ; 38.393     ;
; 61.164 ; code:c|y_reg[1] ; code:c|P[7][22]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.466     ; 38.369     ;
; 61.170 ; code:c|y_reg[1] ; code:c|P[3][19]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.465     ; 38.364     ;
; 61.172 ; code:c|y_reg[1] ; code:c|P[4][8]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.483     ; 38.344     ;
; 61.180 ; code:c|y_reg[1] ; code:c|P[0][19]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.447     ; 38.372     ;
; 61.186 ; code:c|x_reg[3] ; code:c|P[8][24]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.486     ; 38.327     ;
; 61.187 ; code:c|y_reg[1] ; code:c|P[8][30]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.419     ; 38.393     ;
; 61.191 ; code:c|y_reg[0] ; code:c|P[6][19]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.495     ; 38.313     ;
; 61.199 ; code:c|y_reg[1] ; code:c|P[2][27]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.447     ; 38.353     ;
; 61.201 ; code:c|y_reg[1] ; code:c|P[10][16]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.481     ; 38.317     ;
; 61.204 ; code:c|y_reg[0] ; code:c|P[0][33]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 38.363     ;
; 61.219 ; code:c|y_reg[1] ; code:c|P[2][9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.442     ; 38.338     ;
; 61.224 ; code:c|y_reg[0] ; code:c|P[4][20]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.468     ; 38.307     ;
; 61.225 ; code:c|y_reg[2] ; code:c|P[6][19]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.562     ; 38.212     ;
; 61.225 ; code:c|y_reg[0] ; code:c|P[1][17]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.433     ; 38.341     ;
; 61.230 ; code:c|y_reg[1] ; code:c|P[0][6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.435     ; 38.334     ;
; 61.238 ; code:c|y_reg[2] ; code:c|P[0][33]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.499     ; 38.262     ;
+--------+-----------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                               ;
+--------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; 11.563 ; uartcom:u|tx_reg ; tx      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; -0.322     ; 6.025      ;
+--------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.040 ; intercon:i|contin_reg[1]      ; intercon:i|contin_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 0.597      ;
; -0.026 ; code:c|rotate[2]              ; code:c|rotate[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|rotate[0]              ; code:c|rotate[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|rotate[1]              ; code:c|rotate[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|form[13]               ; code:c|form[13]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|formnex[13]            ; code:c|formnex[13]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|formnex[8]             ; code:c|formnex[8]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|form[8]                ; code:c|form[8]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|formnex[15]            ; code:c|formnex[15]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|form[15]               ; code:c|form[15]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|rotate[3]              ; code:c|rotate[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|rotate[5]              ; code:c|rotate[5]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|rotate[4]              ; code:c|rotate[4]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|rotate[6]              ; code:c|rotate[6]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|form[3]                ; code:c|form[3]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|formnex[3]             ; code:c|formnex[3]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|form[2]                ; code:c|form[2]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|formnex[2]             ; code:c|formnex[2]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|formnex[4]             ; code:c|formnex[4]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|form[4]                ; code:c|form[4]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|form[6]                ; code:c|form[6]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|formnex[6]             ; code:c|formnex[6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|formnex[5]             ; code:c|formnex[5]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|form[5]                ; code:c|form[5]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|form[9]                ; code:c|form[9]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|form[12]               ; code:c|form[12]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|formnex[12]            ; code:c|formnex[12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|formnex[10]            ; code:c|formnex[10]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|form[10]               ; code:c|form[10]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|formnex[7]             ; code:c|formnex[7]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|form[7]                ; code:c|form[7]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|form[0]                ; code:c|form[0]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|form[1]                ; code:c|form[1]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|formnex[1]             ; code:c|formnex[1]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.025 ; uartcom:u|state_reg1.write1   ; uartcom:u|state_reg1.write1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; uartcom:u|state_reg1.idle1    ; uartcom:u|state_reg1.idle1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; uartcom:u|state_reg1.loaddata ; uartcom:u|state_reg1.loaddata ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; uartcom:u|load_uart_reg       ; uartcom:u|load_uart_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; uartcom:u|state_reg.read1     ; uartcom:u|state_reg.read1     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|M_reg[2][11]           ; code:c|M_reg[2][11]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|M_reg[3][11]           ; code:c|M_reg[3][11]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|M_reg[3][8]            ; code:c|M_reg[3][8]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|M_reg[2][8]            ; code:c|M_reg[2][8]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|formnex[14]            ; code:c|formnex[14]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|form[14]               ; code:c|form[14]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|form[11]               ; code:c|form[11]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|formnex[11]            ; code:c|formnex[11]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|formnex[9]             ; code:c|formnex[9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; uartcom:u|tx_reg              ; uartcom:u|tx_reg              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.024 ; intercon:i|load_out_reg       ; intercon:i|load_out_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; intercon:i|s_reg              ; intercon:i|s_reg              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; intercon:i|cont_reg[1]        ; intercon:i|cont_reg[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; intercon:i|cont_reg[0]        ; intercon:i|cont_reg[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; uartcom:u|data_recout_reg     ; uartcom:u|data_recout_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; intercon:i|cont_reg[2]        ; intercon:i|cont_reg[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; code:c|load_reg               ; code:c|load_reg               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; intercon:i|contin_reg[0]      ; intercon:i|contin_reg[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; intercon:i|contin_reg[2]      ; intercon:i|contin_reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; intercon:i|load_code_reg      ; intercon:i|load_code_reg      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; intercon:i|data_reg[4]        ; intercon:i|data_reg[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; uartcom:u|state_reg.start1    ; uartcom:u|state_reg.start1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; intercon:i|round_reg[1]       ; intercon:i|round_reg[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; intercon:i|data_rec_reg       ; intercon:i|data_rec_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; intercon:i|data_ch_reg        ; intercon:i|data_ch_reg        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; code:c|data_code_ch_reg       ; code:c|data_code_ch_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; uartcom:u|d_reg1[0]           ; uartcom:u|d_reg1[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.013 ; code:c|state_reg[0]           ; code:c|state_reg[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.608      ;
; 0.170  ; intercon:i|contin_reg[0]      ; intercon:i|contin_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.829      ; 1.190      ;
; 0.189  ; intercon:i|data_rec_reg       ; code:c|data_code_ch_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.810      ;
; 0.206  ; uartcom:u|state_reg1.write1   ; uartcom:u|load_uart_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.828      ;
; 0.207  ; uartcom:u|i_reg[3]            ; uartcom:u|i_reg[3]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.829      ;
; 0.208  ; uartcom:u|i_reg[1]            ; uartcom:u|i_reg[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.830      ;
; 0.209  ; uartcom:u|cnt_reg[1]          ; uartcom:u|cnt_reg[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.830      ;
; 0.210  ; uartcom:u|counter_reg[2]      ; uartcom:u|counter_reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.831      ;
; 0.211  ; uartcom:u|cnt_reg1[1]         ; uartcom:u|cnt_reg1[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.833      ;
; 0.212  ; uartcom:u|counter_reg[1]      ; uartcom:u|counter_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.833      ;
; 0.212  ; uartcom:u|counter_reg[8]      ; uartcom:u|counter_reg[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.833      ;
; 0.212  ; uartcom:u|counter_reg[5]      ; uartcom:u|counter_reg[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.833      ;
; 0.212  ; uartcom:u|i_reg[2]            ; uartcom:u|i_reg[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.834      ;
; 0.213  ; uartcom:u|counter_reg[7]      ; uartcom:u|counter_reg[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.834      ;
; 0.214  ; uartcom:u|counter_reg[4]      ; uartcom:u|counter_reg[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.835      ;
; 0.214  ; uartcom:u|cnt_reg1[2]         ; uartcom:u|cnt_reg1[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.836      ;
; 0.214  ; uartcom:u|cnt_reg[2]          ; uartcom:u|cnt_reg[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.835      ;
; 0.214  ; code:c|form[11]               ; code:c|formnex[11]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.836      ;
; 0.219  ; uartcom:u|i_reg1[3]           ; uartcom:u|i_reg1[3]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.841      ;
; 0.219  ; uartcom:u|i_reg1[15]          ; uartcom:u|i_reg1[15]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.841      ;
; 0.219  ; uartcom:u|i_reg1[13]          ; uartcom:u|i_reg1[13]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.841      ;
; 0.220  ; uartcom:u|i_reg1[29]          ; uartcom:u|i_reg1[29]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.842      ;
; 0.220  ; uartcom:u|i_reg1[5]           ; uartcom:u|i_reg1[5]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.842      ;
; 0.220  ; uartcom:u|i_reg1[11]          ; uartcom:u|i_reg1[11]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.842      ;
; 0.220  ; uartcom:u|i_reg1[21]          ; uartcom:u|i_reg1[21]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.842      ;
; 0.220  ; uartcom:u|i_reg1[19]          ; uartcom:u|i_reg1[19]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.842      ;
; 0.221  ; uartcom:u|i_reg1[31]          ; uartcom:u|i_reg1[31]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.843      ;
; 0.221  ; uartcom:u|i_reg1[27]          ; uartcom:u|i_reg1[27]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.843      ;
; 0.221  ; uartcom:u|i_reg1[6]           ; uartcom:u|i_reg1[6]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.843      ;
; 0.222  ; uartcom:u|i_reg1[1]           ; uartcom:u|i_reg1[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.844      ;
; 0.222  ; uartcom:u|counter_reg[3]      ; uartcom:u|counter_reg[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.843      ;
; 0.222  ; uartcom:u|i_reg1[22]          ; uartcom:u|i_reg1[22]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.844      ;
; 0.222  ; uartcom:u|i_reg1[17]          ; uartcom:u|i_reg1[17]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.844      ;
; 0.223  ; uartcom:u|i_reg1[7]           ; uartcom:u|i_reg1[7]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.845      ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                               ;
+-------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; 7.212 ; uartcom:u|tx_reg ; tx      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.109      ; 5.381      ;
+-------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.541  ; 9.541        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.541  ; 9.541        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.765  ; 9.765        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                                  ;
; 9.942  ; 9.942        ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.942  ; 9.942        ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                                  ;
; 10.078 ; 10.078       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                                  ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target           ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------+
; 49.244 ; 49.462       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][28]  ;
; 49.245 ; 49.463       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][15]  ;
; 49.245 ; 49.463       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][33]  ;
; 49.245 ; 49.463       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[1][15]  ;
; 49.245 ; 49.463       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[1][33]  ;
; 49.245 ; 49.463       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[3][23]  ;
; 49.245 ; 49.463       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[6][26]  ;
; 49.245 ; 49.463       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[8][31]  ;
; 49.245 ; 49.463       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[8][32]  ;
; 49.245 ; 49.463       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[8][9]   ;
; 49.245 ; 49.463       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[9][19]  ;
; 49.245 ; 49.463       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[9][22]  ;
; 49.245 ; 49.463       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[9][7]   ;
; 49.246 ; 49.464       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][13]  ;
; 49.246 ; 49.464       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][1]   ;
; 49.246 ; 49.464       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[10][10] ;
; 49.246 ; 49.464       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[10][15] ;
; 49.246 ; 49.464       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[10][5]  ;
; 49.246 ; 49.464       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][0]  ;
; 49.246 ; 49.464       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][12] ;
; 49.246 ; 49.464       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][23]  ;
; 49.246 ; 49.464       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[8][28]  ;
; 49.246 ; 49.464       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[8][34]  ;
; 49.246 ; 49.464       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[9][2]   ;
; 49.247 ; 49.465       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[10][27] ;
; 49.247 ; 49.465       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[10][33] ;
; 49.247 ; 49.465       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[10][34] ;
; 49.247 ; 49.465       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][34] ;
; 49.247 ; 49.465       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[1][6]   ;
; 49.247 ; 49.465       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[3][32]  ;
; 49.247 ; 49.465       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][21]  ;
; 49.247 ; 49.465       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[5][8]   ;
; 49.247 ; 49.465       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[6][11]  ;
; 49.247 ; 49.465       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[6][33]  ;
; 49.247 ; 49.465       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[7][0]   ;
; 49.247 ; 49.465       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[7][21]  ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][20] ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][26] ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][7]  ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][8]  ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[3][16]  ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[3][28]  ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][32]  ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[5][13]  ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[5][26]  ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[5][32]  ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[6][2]   ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[6][4]   ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[9][25]  ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[9][33]  ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[9][34]  ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[9][9]   ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|y_reg[2]  ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|y_reg[3]  ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|y_reg[4]  ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][12]  ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][14]  ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][16]  ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][21]  ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][23]  ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][24]  ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][27]  ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][29]  ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][30]  ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][31]  ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][35]  ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][7]   ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[10][17] ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][10] ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][15] ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][24] ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[1][12]  ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[1][21]  ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[2][23]  ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[2][24]  ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[3][17]  ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[3][20]  ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[3][24]  ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[3][2]   ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[3][35]  ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][14]  ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][2]   ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[5][0]   ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[5][10]  ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[5][11]  ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[5][22]  ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[6][9]   ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[7][13]  ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[7][31]  ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[7][32]  ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[7][6]   ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[8][17]  ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[8][1]   ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[8][35]  ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[8][6]   ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[9][16]  ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[9][17]  ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[9][24]  ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[9][27]  ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[9][3]   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; rx        ; clock      ; 6.117 ; 6.413 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; rx        ; clock      ; -3.366 ; -3.725 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; tx        ; clock      ; 6.347 ; 5.857 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; tx        ; clock      ; 5.760 ; 5.272 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.630 ; 0.000         ;
; clock                                                ; 13.902 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.063 ; -3.730        ;
; clock                                                ; 5.447  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clock                                                ; 9.247  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 49.519 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                           ;
+--------+-----------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 13.630 ; rx              ; uartcom:u|d_reg[1]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.254     ; 4.063      ;
; 13.630 ; rx              ; uartcom:u|d_reg[7]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.254     ; 4.063      ;
; 13.630 ; rx              ; uartcom:u|d_reg[0]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.254     ; 4.063      ;
; 13.630 ; rx              ; uartcom:u|d_reg[2]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.254     ; 4.063      ;
; 13.630 ; rx              ; uartcom:u|d_reg[3]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.254     ; 4.063      ;
; 13.630 ; rx              ; uartcom:u|d_reg[5]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.254     ; 4.063      ;
; 13.630 ; rx              ; uartcom:u|d_reg[6]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.254     ; 4.063      ;
; 13.630 ; rx              ; uartcom:u|d_reg[4]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.254     ; 4.063      ;
; 13.932 ; rx              ; uartcom:u|i_reg[1]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.251     ; 3.764      ;
; 13.932 ; rx              ; uartcom:u|i_reg[0]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.251     ; 3.764      ;
; 13.932 ; rx              ; uartcom:u|i_reg[3]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.251     ; 3.764      ;
; 13.932 ; rx              ; uartcom:u|i_reg[2]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.251     ; 3.764      ;
; 13.980 ; rx              ; uartcom:u|cnt_reg[3]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.253     ; 3.714      ;
; 13.980 ; rx              ; uartcom:u|cnt_reg[0]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.253     ; 3.714      ;
; 13.980 ; rx              ; uartcom:u|cnt_reg[2]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.253     ; 3.714      ;
; 13.980 ; rx              ; uartcom:u|cnt_reg[4]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.253     ; 3.714      ;
; 13.980 ; rx              ; uartcom:u|cnt_reg[1]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.253     ; 3.714      ;
; 14.055 ; rx              ; uartcom:u|state_reg.idle   ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.253     ; 3.639      ;
; 14.278 ; rx              ; uartcom:u|state_reg.start1 ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.253     ; 3.416      ;
; 14.478 ; rx              ; uartcom:u|data_recin_reg   ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.254     ; 3.215      ;
; 14.684 ; rx              ; uartcom:u|state_reg.read1  ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.254     ; 3.009      ;
; 78.044 ; code:c|y_reg[1] ; code:c|P[10][23]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.291     ; 21.652     ;
; 78.160 ; code:c|y_reg[1] ; code:c|P[0][8]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.241     ; 21.586     ;
; 78.238 ; code:c|y_reg[1] ; code:c|P[3][28]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 21.490     ;
; 78.254 ; code:c|y_reg[1] ; code:c|P[4][28]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.332     ; 21.401     ;
; 78.275 ; code:c|y_reg[1] ; code:c|P[1][17]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.252     ; 21.460     ;
; 78.312 ; code:c|y_reg[1] ; code:c|P[1][8]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.300     ; 21.375     ;
; 78.377 ; code:c|y_reg[1] ; code:c|P[6][19]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.314     ; 21.296     ;
; 78.413 ; code:c|x_reg[2] ; code:c|P[8][24]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.282     ; 21.292     ;
; 78.469 ; code:c|y_reg[1] ; code:c|P[8][14]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.248     ; 21.270     ;
; 78.480 ; code:c|y_reg[0] ; code:c|P[10][23]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.286     ; 21.221     ;
; 78.492 ; code:c|y_reg[1] ; code:c|P[3][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.235     ; 21.260     ;
; 78.492 ; code:c|y_reg[1] ; code:c|P[1][20]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.277     ; 21.218     ;
; 78.494 ; code:c|y_reg[1] ; code:c|P[4][20]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.289     ; 21.204     ;
; 78.522 ; code:c|y_reg[1] ; code:c|P[8][28]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.246     ; 21.219     ;
; 78.524 ; code:c|y_reg[1] ; code:c|P[3][2]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.273     ; 21.190     ;
; 78.534 ; code:c|y_reg[0] ; code:c|P[0][8]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.236     ; 21.217     ;
; 78.544 ; code:c|y_reg[2] ; code:c|P[10][23]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.313     ; 21.130     ;
; 78.545 ; code:c|y_reg[1] ; code:c|P[2][10]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.256     ; 21.186     ;
; 78.547 ; code:c|y_reg[1] ; code:c|P[0][33]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.249     ; 21.191     ;
; 78.550 ; code:c|y_reg[1] ; code:c|P[2][14]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.270     ; 21.167     ;
; 78.559 ; code:c|y_reg[1] ; code:c|P[4][24]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.238     ; 21.190     ;
; 78.568 ; code:c|y_reg[1] ; code:c|P[7][28]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.273     ; 21.146     ;
; 78.592 ; code:c|y_reg[1] ; code:c|P[9][24]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.271     ; 21.124     ;
; 78.603 ; code:c|y_reg[1] ; code:c|P[5][4]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.297     ; 21.087     ;
; 78.604 ; code:c|y_reg[1] ; code:c|P[5][8]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.291     ; 21.092     ;
; 78.605 ; code:c|y_reg[1] ; code:c|P[1][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.257     ; 21.125     ;
; 78.611 ; code:c|y_reg[1] ; code:c|P[0][25]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.243     ; 21.133     ;
; 78.624 ; code:c|y_reg[1] ; code:c|P[7][11]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.326     ; 21.037     ;
; 78.627 ; code:c|y_reg[1] ; code:c|P[7][19]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.269     ; 21.091     ;
; 78.630 ; code:c|y_reg[1] ; code:c|P[10][34]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.299     ; 21.058     ;
; 78.630 ; code:c|y_reg[1] ; code:c|P[2][30]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.294     ; 21.063     ;
; 78.632 ; code:c|y_reg[1] ; code:c|P[11][28]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.295     ; 21.060     ;
; 78.632 ; code:c|y_reg[1] ; code:c|P[8][24]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.243     ; 21.112     ;
; 78.639 ; code:c|y_reg[1] ; code:c|P[3][22]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.263     ; 21.085     ;
; 78.640 ; code:c|y_reg[1] ; code:c|P[9][2]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.269     ; 21.078     ;
; 78.643 ; code:c|y_reg[1] ; code:c|P[0][11]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.256     ; 21.088     ;
; 78.649 ; code:c|y_reg[0] ; code:c|P[1][17]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.247     ; 21.091     ;
; 78.654 ; code:c|y_reg[1] ; code:c|P[8][17]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.249     ; 21.084     ;
; 78.658 ; code:c|y_reg[1] ; code:c|P[2][13]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.263     ; 21.066     ;
; 78.659 ; code:c|y_reg[1] ; code:c|P[11][31]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.308     ; 21.020     ;
; 78.660 ; code:c|y_reg[1] ; code:c|P[2][5]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.253     ; 21.074     ;
; 78.660 ; code:c|y_reg[2] ; code:c|P[0][8]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.263     ; 21.064     ;
; 78.674 ; code:c|y_reg[0] ; code:c|P[3][28]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.254     ; 21.059     ;
; 78.680 ; code:c|y_reg[1] ; code:c|P[1][25]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.298     ; 21.009     ;
; 78.686 ; code:c|y_reg[0] ; code:c|P[1][8]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.295     ; 21.006     ;
; 78.690 ; code:c|y_reg[0] ; code:c|P[4][28]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.327     ; 20.970     ;
; 78.692 ; code:c|y_reg[1] ; code:c|P[2][9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.254     ; 21.041     ;
; 78.702 ; code:c|y_reg[1] ; code:c|P[5][2]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.301     ; 20.984     ;
; 78.720 ; code:c|y_reg[1] ; code:c|P[3][31]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.263     ; 21.004     ;
; 78.720 ; code:c|y_reg[1] ; code:c|P[1][28]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.252     ; 21.015     ;
; 78.725 ; code:c|y_reg[1] ; code:c|P[7][24]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.262     ; 21.000     ;
; 78.726 ; code:c|y_reg[1] ; code:c|P[7][27]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.251     ; 21.010     ;
; 78.731 ; code:c|y_reg[1] ; code:c|P[4][29]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.276     ; 20.980     ;
; 78.738 ; code:c|y_reg[2] ; code:c|P[3][28]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.281     ; 20.968     ;
; 78.738 ; code:c|x_reg[3] ; code:c|P[8][24]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.282     ; 20.967     ;
; 78.742 ; code:c|y_reg[1] ; code:c|P[10][24]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.298     ; 20.947     ;
; 78.749 ; code:c|y_reg[1] ; code:c|P[1][24]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.257     ; 20.981     ;
; 78.754 ; code:c|y_reg[2] ; code:c|P[4][28]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.354     ; 20.879     ;
; 78.775 ; code:c|y_reg[2] ; code:c|P[1][17]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.274     ; 20.938     ;
; 78.802 ; code:c|y_reg[1] ; code:c|P[2][3]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.238     ; 20.947     ;
; 78.803 ; code:c|y_reg[1] ; code:c|P[0][19]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.256     ; 20.928     ;
; 78.804 ; code:c|y_reg[1] ; code:c|P[8][34]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.256     ; 20.927     ;
; 78.809 ; code:c|y_reg[1] ; code:c|P[1][30]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.276     ; 20.902     ;
; 78.812 ; code:c|y_reg[2] ; code:c|P[1][8]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.322     ; 20.853     ;
; 78.813 ; code:c|y_reg[0] ; code:c|P[6][19]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.309     ; 20.865     ;
; 78.825 ; code:c|y_reg[1] ; code:c|P[9][23]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.251     ; 20.911     ;
; 78.831 ; code:c|y_reg[1] ; code:c|P[1][11]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.254     ; 20.902     ;
; 78.833 ; code:c|y_reg[1] ; code:c|P[10][14]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.266     ; 20.888     ;
; 78.849 ; code:c|y_reg[1] ; code:c|P[4][22]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.275     ; 20.863     ;
; 78.851 ; code:c|y_reg[1] ; code:c|P[3][34]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.247     ; 20.889     ;
; 78.856 ; code:c|y_reg[3] ; code:c|P[10][23]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.313     ; 20.818     ;
; 78.859 ; code:c|y_reg[1] ; code:c|P[5][26]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.334     ; 20.794     ;
; 78.863 ; code:c|y_reg[1] ; code:c|P[4][17]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.272     ; 20.852     ;
; 78.864 ; code:c|y_reg[1] ; code:c|P[6][16]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.328     ; 20.795     ;
; 78.866 ; code:c|y_reg[0] ; code:c|P[1][20]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.272     ; 20.849     ;
; 78.868 ; code:c|y_reg[0] ; code:c|P[4][20]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.284     ; 20.835     ;
; 78.870 ; code:c|y_reg[1] ; code:c|P[4][8]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.291     ; 20.826     ;
; 78.876 ; code:c|y_reg[0] ; code:c|P[8][14]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.243     ; 20.868     ;
; 78.877 ; code:c|y_reg[2] ; code:c|P[6][19]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.336     ; 20.774     ;
+--------+-----------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                               ;
+--------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; 13.902 ; uartcom:u|tx_reg ; tx      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; -0.005     ; 4.003      ;
+--------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.063 ; intercon:i|contin_reg[1]      ; intercon:i|contin_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.266      ; 0.307      ;
; -0.057 ; code:c|form[3]                ; code:c|form[3]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.260      ; 0.307      ;
; -0.057 ; code:c|form[2]                ; code:c|form[2]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.260      ; 0.307      ;
; -0.057 ; code:c|form[4]                ; code:c|form[4]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.260      ; 0.307      ;
; -0.057 ; code:c|form[6]                ; code:c|form[6]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.260      ; 0.307      ;
; -0.057 ; code:c|form[5]                ; code:c|form[5]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.260      ; 0.307      ;
; -0.057 ; code:c|form[7]                ; code:c|form[7]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.260      ; 0.307      ;
; -0.056 ; uartcom:u|data_recout_reg     ; uartcom:u|data_recout_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|M_reg[2][11]           ; code:c|M_reg[2][11]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|rotate[2]              ; code:c|rotate[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|rotate[0]              ; code:c|rotate[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|rotate[1]              ; code:c|rotate[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|form[13]               ; code:c|form[13]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|formnex[13]            ; code:c|formnex[13]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|M_reg[3][11]           ; code:c|M_reg[3][11]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|formnex[8]             ; code:c|formnex[8]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|form[8]                ; code:c|form[8]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|formnex[15]            ; code:c|formnex[15]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|form[15]               ; code:c|form[15]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|rotate[3]              ; code:c|rotate[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|rotate[5]              ; code:c|rotate[5]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|rotate[4]              ; code:c|rotate[4]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|M_reg[3][8]            ; code:c|M_reg[3][8]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|rotate[6]              ; code:c|rotate[6]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|M_reg[2][8]            ; code:c|M_reg[2][8]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|formnex[14]            ; code:c|formnex[14]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|form[14]               ; code:c|form[14]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|formnex[3]             ; code:c|formnex[3]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|form[11]               ; code:c|form[11]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|formnex[11]            ; code:c|formnex[11]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|formnex[2]             ; code:c|formnex[2]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|formnex[4]             ; code:c|formnex[4]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|formnex[6]             ; code:c|formnex[6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|formnex[5]             ; code:c|formnex[5]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|form[9]                ; code:c|form[9]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|formnex[9]             ; code:c|formnex[9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|form[12]               ; code:c|form[12]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|formnex[12]            ; code:c|formnex[12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|formnex[10]            ; code:c|formnex[10]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|form[10]               ; code:c|form[10]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|formnex[7]             ; code:c|formnex[7]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|form[0]                ; code:c|form[0]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|form[1]                ; code:c|form[1]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|formnex[1]             ; code:c|formnex[1]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; uartcom:u|d_reg1[0]           ; uartcom:u|d_reg1[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.055 ; uartcom:u|state_reg1.write1   ; uartcom:u|state_reg1.write1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; uartcom:u|state_reg1.idle1    ; uartcom:u|state_reg1.idle1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|load_out_reg       ; intercon:i|load_out_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; uartcom:u|state_reg1.loaddata ; uartcom:u|state_reg1.loaddata ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; uartcom:u|load_uart_reg       ; uartcom:u|load_uart_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|cont_reg[1]        ; intercon:i|cont_reg[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|cont_reg[0]        ; intercon:i|cont_reg[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|cont_reg[2]        ; intercon:i|cont_reg[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; code:c|load_reg               ; code:c|load_reg               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; uartcom:u|state_reg.read1     ; uartcom:u|state_reg.read1     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; uartcom:u|state_reg.start1    ; uartcom:u|state_reg.start1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|data_rec_reg       ; intercon:i|data_rec_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|data_ch_reg        ; intercon:i|data_ch_reg        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; code:c|data_code_ch_reg       ; code:c|data_code_ch_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; uartcom:u|tx_reg              ; uartcom:u|tx_reg              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.054 ; intercon:i|s_reg              ; intercon:i|s_reg              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.307      ;
; -0.054 ; intercon:i|contin_reg[0]      ; intercon:i|contin_reg[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.307      ;
; -0.054 ; intercon:i|contin_reg[2]      ; intercon:i|contin_reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.307      ;
; -0.054 ; intercon:i|load_code_reg      ; intercon:i|load_code_reg      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.307      ;
; -0.054 ; intercon:i|data_reg[4]        ; intercon:i|data_reg[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.307      ;
; -0.054 ; intercon:i|round_reg[1]       ; intercon:i|round_reg[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.307      ;
; -0.048 ; code:c|state_reg[0]           ; code:c|state_reg[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.314      ;
; 0.029  ; intercon:i|contin_reg[0]      ; intercon:i|contin_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 0.598      ;
; 0.031  ; intercon:i|data_rec_reg       ; code:c|data_code_ch_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.393      ;
; 0.052  ; code:c|form[11]               ; code:c|formnex[11]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.415      ;
; 0.054  ; uartcom:u|i_reg[3]            ; uartcom:u|i_reg[3]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.417      ;
; 0.054  ; uartcom:u|state_reg1.write1   ; uartcom:u|load_uart_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.416      ;
; 0.055  ; uartcom:u|i_reg[1]            ; uartcom:u|i_reg[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.418      ;
; 0.056  ; uartcom:u|i_reg[2]            ; uartcom:u|i_reg[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.419      ;
; 0.056  ; uartcom:u|cnt_reg[1]          ; uartcom:u|cnt_reg[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.418      ;
; 0.057  ; uartcom:u|counter_reg[2]      ; uartcom:u|counter_reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.419      ;
; 0.057  ; uartcom:u|counter_reg[5]      ; uartcom:u|counter_reg[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.419      ;
; 0.057  ; uartcom:u|cnt_reg1[1]         ; uartcom:u|cnt_reg1[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.419      ;
; 0.058  ; uartcom:u|counter_reg[1]      ; uartcom:u|counter_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.420      ;
; 0.058  ; uartcom:u|counter_reg[8]      ; uartcom:u|counter_reg[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.420      ;
; 0.058  ; uartcom:u|counter_reg[7]      ; uartcom:u|counter_reg[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.420      ;
; 0.058  ; uartcom:u|counter_reg[4]      ; uartcom:u|counter_reg[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.420      ;
; 0.058  ; uartcom:u|cnt_reg[2]          ; uartcom:u|cnt_reg[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.420      ;
; 0.059  ; uartcom:u|cnt_reg1[2]         ; uartcom:u|cnt_reg1[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.421      ;
; 0.061  ; uartcom:u|i_reg1[31]          ; uartcom:u|i_reg1[31]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.424      ;
; 0.061  ; uartcom:u|i_reg1[15]          ; uartcom:u|i_reg1[15]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.423      ;
; 0.062  ; uartcom:u|i_reg1[3]           ; uartcom:u|i_reg1[3]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.424      ;
; 0.062  ; uartcom:u|i_reg1[29]          ; uartcom:u|i_reg1[29]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.425      ;
; 0.062  ; uartcom:u|i_reg1[27]          ; uartcom:u|i_reg1[27]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.425      ;
; 0.062  ; uartcom:u|i_reg1[5]           ; uartcom:u|i_reg1[5]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.424      ;
; 0.062  ; uartcom:u|i_reg1[13]          ; uartcom:u|i_reg1[13]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.424      ;
; 0.062  ; uartcom:u|i_reg1[21]          ; uartcom:u|i_reg1[21]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.425      ;
; 0.062  ; uartcom:u|i_reg1[19]          ; uartcom:u|i_reg1[19]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.425      ;
; 0.062  ; uartcom:u|i_reg1[17]          ; uartcom:u|i_reg1[17]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.425      ;
; 0.063  ; uartcom:u|i_reg1[1]           ; uartcom:u|i_reg1[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.425      ;
; 0.063  ; uartcom:u|counter_reg[3]      ; uartcom:u|counter_reg[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.425      ;
; 0.063  ; uartcom:u|i_reg1[25]          ; uartcom:u|i_reg1[25]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.426      ;
; 0.063  ; uartcom:u|i_reg1[7]           ; uartcom:u|i_reg1[7]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.425      ;
; 0.063  ; uartcom:u|i_reg1[6]           ; uartcom:u|i_reg1[6]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.425      ;
; 0.063  ; uartcom:u|i_reg1[11]          ; uartcom:u|i_reg1[11]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.425      ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                               ;
+-------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; 5.447 ; uartcom:u|tx_reg ; tx      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.253      ; 3.760      ;
+-------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.247  ; 9.247        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.247  ; 9.247        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.404  ; 9.404        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                                  ;
; 10.446 ; 10.446       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.446 ; 10.446       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                                  ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------+
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[36]  ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[0][16]  ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[0][1]   ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[2][10]  ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[2][15]  ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[2][7]   ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[2][9]   ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[3][10]  ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[3][6]   ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[5][16]  ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[5][1]   ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[31]  ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[33]  ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[91]  ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|form[11]      ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|form[14]      ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|form[2]       ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|form[3]       ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|form[4]       ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|form[5]       ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|form[6]       ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|form[7]       ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|formnex[10]   ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|formnex[11]   ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|formnex[12]   ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|formnex[13]   ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|formnex[14]   ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|formnex[15]   ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|formnex[1]    ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|formnex[2]    ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|formnex[3]    ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|formnex[4]    ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|formnex[5]    ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|formnex[6]    ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|formnex[7]    ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|formnex[8]    ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|formnex[9]    ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[10][30]   ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[10][31]   ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[10][32]   ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[1][31]    ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[7][32]    ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[8][33]    ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|rotate[0]     ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|rotate[1]     ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|rotate[2]     ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|rotate[3]     ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|rotate[4]     ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|rotate[5]     ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|rotate[6]     ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[0][3]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[0][4]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[0][9]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[1][10]  ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[1][12]  ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[1][13]  ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[1][1]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[1][6]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[1][7]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[2][11]  ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[2][1]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[2][3]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[2][4]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[2][8]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[3][0]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[3][11]  ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[3][12]  ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[3][13]  ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[3][7]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[3][8]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[4][0]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[4][15]  ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[4][16]  ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[4][1]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[4][3]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[4][4]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[4][9]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[5][10]  ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[5][12]  ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[5][13]  ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[5][6]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[5][7]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[102] ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[117] ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[27]  ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[28]  ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[37]  ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[44]  ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[45]  ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[46]  ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[51]  ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[60]  ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[62]  ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[63]  ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[64]  ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[65]  ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[70]  ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[72]  ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[73]  ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[75]  ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; rx        ; clock      ; 3.461 ; 4.310 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; rx        ; clock      ; -2.032 ; -2.822 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; tx        ; clock      ; 4.008 ; 3.845 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; tx        ; clock      ; 3.675 ; 3.507 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+-------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                      ; 10.597 ; -0.063 ; N/A      ; N/A     ; 9.247               ;
;  clock                                                ; 10.967 ; 5.447  ; N/A      ; N/A     ; 9.247               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.597 ; -0.063 ; N/A      ; N/A     ; 49.192              ;
; Design-wide TNS                                       ; 0.0    ; -3.73  ; 0.0      ; 0.0     ; 0.0                 ;
;  clock                                                ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; -3.730 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+--------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; rx        ; clock      ; 6.886 ; 7.343 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; rx        ; clock      ; -2.032 ; -2.822 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; tx        ; clock      ; 6.943 ; 6.554 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; tx        ; clock      ; 3.675 ; 3.507 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; tx            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clock                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rx                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.152 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.152 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.95e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.95e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.258 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.258 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                           ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock                                                ; 1          ; 0        ; 0        ; 0        ;
; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 31         ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1518740700 ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                            ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock                                                ; 1          ; 0        ; 0        ; 0        ;
; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 31         ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1518740700 ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Registers Without Clock Pin     ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
; Unconstrained Reg-to-Reg Paths  ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition
    Info: Processing started: Tue Oct 22 02:55:16 2013
Info: Command: quartus_sta main -c main
Info: qsta_default_script.tcl version: #1
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Reading SDC File: 'main.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
Info: Analyzing Slow 1200mV 85C Model
Info: Worst-case setup slack is 10.597
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    10.597         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:    10.967         0.000 clock 
Critical Warning: Timing requirements not met
Info: Worst-case hold slack is -0.040
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.040        -1.615 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:     7.855         0.000 clock 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.529
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.529         0.000 clock 
    Info:    49.192         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
Info: Worst-case setup slack is 11.527
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    11.527         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:    11.563         0.000 clock 
Critical Warning: Timing requirements not met
Info: Worst-case hold slack is -0.040
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.040        -1.694 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:     7.212         0.000 clock 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.541
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.541         0.000 clock 
    Info:    49.244         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
Info: Worst-case setup slack is 13.630
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    13.630         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:    13.902         0.000 clock 
Critical Warning: Timing requirements not met
Info: Worst-case hold slack is -0.063
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.063        -3.730 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:     5.447         0.000 clock 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.247
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.247         0.000 clock 
    Info:    49.519         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Design is fully constrained for setup requirements
Info: Design is fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 785 megabytes
    Info: Processing ended: Tue Oct 22 02:56:55 2013
    Info: Elapsed time: 00:01:39
    Info: Total CPU time (on all processors): 00:01:26


