digraph "CFG for '_Z11calculationPiS_S_ii' function" {
	label="CFG for '_Z11calculationPiS_S_ii' function";

	Node0x637b970 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %14 = add i32 %12, %13\l  switch i32 %13, label %30 [\l    i32 0, label %15\l    i32 31, label %22\l  ]\l|{<s0>def|<s1>0|<s2>31}}"];
	Node0x637b970:s0 -> Node0x637d7a0;
	Node0x637b970:s1 -> Node0x637d830;
	Node0x637b970:s2 -> Node0x637d8f0;
	Node0x637d830 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7af9170",label="{%15:\l15:                                               \l  %16 = icmp sgt i32 %14, 0\l  %17 = select i1 %16, i32 %14, i32 %4\l  %18 = add nsw i32 %17, -1\l  %19 = sext i32 %18 to i64\l  %20 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %19\l  %21 = load i32, i32 addrspace(1)* %20, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  store i32 %21, i32 addrspace(3)* getelementptr inbounds ([34 x i32], [34 x\l... i32] addrspace(3)* @_ZZ11calculationPiS_S_iiE11sharedDataA, i32 0, i32 0),\l... align 16, !tbaa !7\l  br label %37\l}"];
	Node0x637d830 -> Node0x637e6a0;
	Node0x637d8f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%22:\l22:                                               \l  %23 = add nsw i32 %4, -1\l  %24 = icmp slt i32 %14, %23\l  %25 = add nsw i32 %14, 1\l  %26 = select i1 %24, i32 %25, i32 0\l  %27 = sext i32 %26 to i64\l  %28 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %27\l  %29 = load i32, i32 addrspace(1)* %28, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  store i32 %29, i32 addrspace(3)* getelementptr inbounds ([34 x i32], [34 x\l... i32] addrspace(3)* @_ZZ11calculationPiS_S_iiE11sharedDataA, i32 0, i32 33),\l... align 4, !tbaa !7\l  br label %37\l}"];
	Node0x637d8f0 -> Node0x637e6a0;
	Node0x637d7a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7af9170",label="{%30:\l30:                                               \l  %31 = add nsw i32 %4, -1\l  %32 = icmp eq i32 %14, %31\l  br i1 %32, label %33, label %37\l|{<s0>T|<s1>F}}"];
	Node0x637d7a0:s0 -> Node0x637f4e0;
	Node0x637d7a0:s1 -> Node0x637e6a0;
	Node0x637f4e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e5d8d170",label="{%33:\l33:                                               \l  %34 = load i32, i32 addrspace(1)* %0, align 4, !tbaa !7, !amdgpu.noclobber !5\l  %35 = add nuw nsw i32 %13, 2\l  %36 = getelementptr inbounds [34 x i32], [34 x i32] addrspace(3)*\l... @_ZZ11calculationPiS_S_iiE11sharedDataA, i32 0, i32 %35\l  store i32 %34, i32 addrspace(3)* %36, align 4, !tbaa !7\l  br label %37\l}"];
	Node0x637f4e0 -> Node0x637e6a0;
	Node0x637e6a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%37:\l37:                                               \l  %38 = icmp slt i32 %14, %4\l  br i1 %38, label %39, label %47\l|{<s0>T|<s1>F}}"];
	Node0x637e6a0:s0 -> Node0x637fda0;
	Node0x637e6a0:s1 -> Node0x637fdf0;
	Node0x637fda0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%39:\l39:                                               \l  %40 = sext i32 %14 to i64\l  %41 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %40\l  %42 = load i32, i32 addrspace(1)* %41, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %43 = add nuw nsw i32 %13, 1\l  %44 = getelementptr inbounds [34 x i32], [34 x i32] addrspace(3)*\l... @_ZZ11calculationPiS_S_iiE11sharedDataA, i32 0, i32 %43\l  store i32 %42, i32 addrspace(3)* %44, align 4, !tbaa !7\l  %45 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %40\l  %46 = load i32, i32 addrspace(1)* %45, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  br label %47\l}"];
	Node0x637fda0 -> Node0x637fdf0;
	Node0x637fdf0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%47:\l47:                                               \l  %48 = phi i32 [ %46, %39 ], [ undef, %37 ]\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %38, label %49, label %64\l|{<s0>T|<s1>F}}"];
	Node0x637fdf0:s0 -> Node0x6380730;
	Node0x637fdf0:s1 -> Node0x63807c0;
	Node0x6380730 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%49:\l49:                                               \l  %50 = getelementptr inbounds [34 x i32], [34 x i32] addrspace(3)*\l... @_ZZ11calculationPiS_S_iiE11sharedDataA, i32 0, i32 %13\l  %51 = load i32, i32 addrspace(3)* %50, align 4, !tbaa !7\l  %52 = add nuw nsw i32 %13, 2\l  %53 = getelementptr inbounds [34 x i32], [34 x i32] addrspace(3)*\l... @_ZZ11calculationPiS_S_iiE11sharedDataA, i32 0, i32 %52\l  %54 = load i32, i32 addrspace(3)* %53, align 4, !tbaa !7\l  %55 = sub nsw i32 %51, %54\l  %56 = mul nsw i32 %55, %48\l  %57 = add nuw nsw i32 %13, 1\l  %58 = getelementptr inbounds [34 x i32], [34 x i32] addrspace(3)*\l... @_ZZ11calculationPiS_S_iiE11sharedDataA, i32 0, i32 %57\l  %59 = load i32, i32 addrspace(3)* %58, align 4, !tbaa !7\l  %60 = mul nsw i32 %59, %3\l  %61 = add nsw i32 %56, %60\l  %62 = sext i32 %14 to i64\l  %63 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %62\l  store i32 %61, i32 addrspace(1)* %63, align 4, !tbaa !7\l  br label %64\l}"];
	Node0x6380730 -> Node0x63807c0;
	Node0x63807c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%64:\l64:                                               \l  ret void\l}"];
}
