Design Assistant report for FIFO_demo
Sun Jan 11 23:25:31 2026
Quartus Prime Version 25.3.0 Build 109 09/24/2025 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant (Synthesized) Results - 1 of 13 Rules Failed
  3. RES-30134 - Registers Not Reachable from Reset Release IP
  4. LNT-30011 - Design Contains Combinational Loops
  5. LNT-30017 - Register Output Driving Its Own Asynchronous Control Signal Directly or Through Combinational Logic
  6. LNT-30023 - Reset Nets with Polarity Conflict
  7. RES-30132 - Registers May Not Be Properly Reset
  8. RES-30133 - Embedded Memory Blocks with Initialized Content That Might be Modified Before the FPGA Enters User Mode
  9. TMC-20052 - Paths with Post Synthesis Inferred Latches
 10. FLP-10500 - Non Driving Top Level Inputs Found
 11. LNT-30010 - Nets Driving both Reset and Clock Enable Signals
 12. LNT-50006 - DSP Control Signal Registers Reset Mode Mismatch
 13. TMC-20053 - DSP Inputs Driven by High Fan-Out Net
 14. TMC-20500 - Hierarchical Tree Duplication was Shallower than Possible
 15. TMC-20501 - Hierarchical Tree Duplication was Shallower than Requested



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant (Synthesized) Results - 1 of 13 Rules Failed                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------+----------+------------+--------+---------------------------------+
; Rule                                                                                                                ; Severity ; Violations ; Waived ; Tags                            ;
+---------------------------------------------------------------------------------------------------------------------+----------+------------+--------+---------------------------------+
; RES-30134 - Registers Not Reachable from Reset Release IP                                                           ; Medium   ; 55         ; 0      ; reset-usage, reset-reachability ;
; LNT-30011 - Design Contains Combinational Loops                                                                     ; High     ; 0          ; 0      ; nonstandard-timing              ;
; LNT-30017 - Register Output Driving Its Own Asynchronous Control Signal Directly or Through Combinational Logic     ; Medium   ; 0          ; 0      ; nonstandard-timing              ;
; LNT-30023 - Reset Nets with Polarity Conflict                                                                       ; Medium   ; 0          ; 0      ; reset-usage                     ;
; RES-30132 - Registers May Not Be Properly Reset                                                                     ; Medium   ; 0          ; 0      ; reset-usage, reset-reachability ;
; RES-30133 - Embedded Memory Blocks with Initialized Content That Might be Modified Before the FPGA Enters User Mode ; Medium   ; 0          ; 0      ; ram, reset-usage                ;
; TMC-20052 - Paths with Post Synthesis Inferred Latches                                                              ; Medium   ; 0          ; 0      ; nonstandard-timing, latch       ;
; FLP-10500 - Non Driving Top Level Inputs Found                                                                      ; Low      ; 0          ; 0      ; system                          ;
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals                                                        ; Low      ; 0          ; 0      ; reset-usage                     ;
; LNT-50006 - DSP Control Signal Registers Reset Mode Mismatch                                                        ; Low      ; 0          ; 0      ; dsp, reset-usage                ;
; TMC-20053 - DSP Inputs Driven by High Fan-Out Net                                                                   ; Low      ; 0          ; 0      ; dsp                             ;
; TMC-20500 - Hierarchical Tree Duplication was Shallower than Possible                                               ; Low      ; 0          ; 0      ; register-duplication, synthesis ;
; TMC-20501 - Hierarchical Tree Duplication was Shallower than Requested                                              ; Low      ; 0          ; 0      ; register-duplication, synthesis ;
+---------------------------------------------------------------------------------------------------------------------+----------+------------+--------+---------------------------------+


Status:		FAIL
Severity:		Medium
Number of violations: 	55
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------+
; RES-30134 - Registers Not Reachable from Reset Release IP ;
+------------------------------+----------------------------+
; Register Node                ; Waived                     ;
+------------------------------+----------------------------+
; db_key_0|q_reg[17]           ;                            ;
; db_key_0|q_reg[5]            ;                            ;
; db_key_0|q_reg[6]            ;                            ;
; db_key_0|q_reg[7]            ;                            ;
; db_key_0|q_reg[9]            ;                            ;
; db_key_0|q_reg[10]           ;                            ;
; db_key_0|q_reg[11]           ;                            ;
; db_key_0|q_reg[12]           ;                            ;
; db_key_0|q_reg[13]           ;                            ;
; db_key_0|current_state.wait1 ;                            ;
; db_key_0|q_reg[8]            ;                            ;
; db_key_0|q_reg[14]           ;                            ;
; db_key_0|current_state.one   ;                            ;
; db_key_0|current_state.zero  ;                            ;
; db_key_1|q_reg[17]           ;                            ;
; db_key_1|q_reg[14]           ;                            ;
; db_key_1|q_reg[15]           ;                            ;
; db_key_1|q_reg[16]           ;                            ;
; db_key_1|q_reg[0]            ;                            ;
; db_key_1|q_reg[1]            ;                            ;
; db_key_1|q_reg[2]            ;                            ;
; db_key_1|q_reg[3]            ;                            ;
; db_key_0|q_reg[15]           ;                            ;
; db_key_1|q_reg[4]            ;                            ;
; db_key_1|q_reg[6]            ;                            ;
; db_key_1|q_reg[7]            ;                            ;
; db_key_1|q_reg[8]            ;                            ;
; db_key_1|q_reg[9]            ;                            ;
; db_key_1|q_reg[10]           ;                            ;
; db_key_1|q_reg[11]           ;                            ;
; db_key_1|q_reg[12]           ;                            ;
; db_key_1|q_reg[13]           ;                            ;
; db_key_1|current_state.wait1 ;                            ;
; db_key_0|q_reg[16]           ;                            ;
; db_key_1|q_reg[5]            ;                            ;
; db_key_1|current_state.one   ;                            ;
; db_key_1|current_state.zero  ;                            ;
; u_fifo|counter[1]            ;                            ;
; u_fifo|counter[0]            ;                            ;
; u_fifo|counter[2]            ;                            ;
; u_fifo|counter[3]            ;                            ;
; u_fifo|counter[4]            ;                            ;
; u_fifo|wr_ptr[0]             ;                            ;
; u_fifo|wr_ptr[1]             ;                            ;
; db_key_0|q_reg[0]            ;                            ;
; u_fifo|wr_ptr[2]             ;                            ;
; u_fifo|wr_ptr[3]             ;                            ;
; u_fifo|rd_ptr[0]             ;                            ;
; u_fifo|rd_ptr[1]             ;                            ;
; u_fifo|rd_ptr[2]             ;                            ;
; u_fifo|rd_ptr[3]             ;                            ;
; db_key_0|q_reg[1]            ;                            ;
; db_key_0|q_reg[2]            ;                            ;
; db_key_0|q_reg[3]            ;                            ;
; db_key_0|q_reg[4]            ;                            ;
+------------------------------+----------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------+
; LNT-30011 - Design Contains Combinational Loops ;
+-------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------------------------------------------------------------+
; LNT-30017 - Register Output Driving Its Own Asynchronous Control Signal Directly or Through Combinational Logic ;
+-----------------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; LNT-30023 - Reset Nets with Polarity Conflict ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------+
; RES-30132 - Registers May Not Be Properly Reset ;
+-------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		exclude_ram_blocks_without_mif = True
+---------------------------------------------------------------------------------------------------------------------+
; RES-30133 - Embedded Memory Blocks with Initialized Content That Might be Modified Before the FPGA Enters User Mode ;
+---------------------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------+
; TMC-20052 - Paths with Post Synthesis Inferred Latches ;
+--------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------+
; FLP-10500 - Non Driving Top Level Inputs Found ;
+------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		DSP_Chain_Threshold = 2
		DSP_Check_User_WYSIWYGs = True
+--------------------------------------------------------------+
; LNT-50006 - DSP Control Signal Registers Reset Mode Mismatch ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		DSP_High_Fanout_Net_Threshold = 500
		DSP_Chain_Threshold = 2
		DSP_Check_User_WYSIWYGs = True
+---------------------------------------------------+
; TMC-20053 - DSP Inputs Driven by High Fan-Out Net ;
+---------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------------------+
; TMC-20500 - Hierarchical Tree Duplication was Shallower than Possible ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------------------------+
; TMC-20501 - Hierarchical Tree Duplication was Shallower than Requested ;
+------------------------------------------------------------------------+


