

================================================================
== Vitis HLS Report for 'viterbi_Pipeline_L_end'
================================================================
* Date:           Fri Oct  3 11:20:20 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.286 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_end   |       64|       64|         3|          1|          1|    63|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     177|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|     227|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     227|     240|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln40_fu_159_p2     |         +|   0|  0|  14|           7|           1|
    |and_ln42_1_fu_269_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln42_fu_263_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln40_fu_136_p2    |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln42_1_fu_215_p2  |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln42_2_fu_245_p2  |      icmp|   0|  0|  11|          11|           2|
    |icmp_ln42_3_fu_251_p2  |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln42_fu_209_p2    |      icmp|   0|  0|  11|          11|           2|
    |or_ln42_1_fu_257_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln42_fu_241_p2      |        or|   0|  0|   2|           1|           1|
    |min_p_128_fu_275_p3    |    select|   0|  0|  64|           1|          64|
    |min_s_4_fu_284_p3      |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 177|         147|          93|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_sig_allocacmp_min_p_1_load  |   9|          2|   64|        128|
    |ap_sig_allocacmp_s             |   9|          2|    7|         14|
    |min_p_1_fu_76                  |   9|          2|   64|        128|
    |min_s_1_fu_84                  |   9|          2|    7|         14|
    |min_s_fu_80                    |   9|          2|    8|         16|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  63|         14|  152|        304|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln40_reg_328                   |   1|   0|    1|          0|
    |icmp_ln42_1_reg_360                 |   1|   0|    1|          0|
    |icmp_ln42_reg_355                   |   1|   0|    1|          0|
    |min_p_1_fu_76                       |  64|   0|   64|          0|
    |min_p_1_load_reg_342                |  64|   0|   64|          0|
    |min_s_1_fu_84                       |   7|   0|    7|          0|
    |min_s_fu_80                         |   8|   0|    8|          0|
    |p_reg_349                           |  64|   0|   64|          0|
    |trunc_ln42_1_reg_337                |   6|   0|    6|          0|
    |trunc_ln42_1_reg_337_pp0_iter1_reg  |   6|   0|    6|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 227|   0|  227|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------+-----+-----+------------+------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  viterbi_Pipeline_L_end|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  viterbi_Pipeline_L_end|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  viterbi_Pipeline_L_end|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  viterbi_Pipeline_L_end|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  viterbi_Pipeline_L_end|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  viterbi_Pipeline_L_end|  return value|
|grp_fu_257_p_din0    |  out|   64|  ap_ctrl_hs|  viterbi_Pipeline_L_end|  return value|
|grp_fu_257_p_din1    |  out|   64|  ap_ctrl_hs|  viterbi_Pipeline_L_end|  return value|
|grp_fu_257_p_opcode  |  out|    5|  ap_ctrl_hs|  viterbi_Pipeline_L_end|  return value|
|grp_fu_257_p_dout0   |   in|    1|  ap_ctrl_hs|  viterbi_Pipeline_L_end|  return value|
|grp_fu_257_p_ce      |  out|    1|  ap_ctrl_hs|  viterbi_Pipeline_L_end|  return value|
|min_p                |   in|   64|     ap_none|                   min_p|        scalar|
|llike_1_address0     |  out|   12|   ap_memory|                 llike_1|         array|
|llike_1_ce0          |  out|    1|   ap_memory|                 llike_1|         array|
|llike_1_q0           |   in|  128|   ap_memory|                 llike_1|         array|
|min_s_out            |  out|    8|      ap_vld|               min_s_out|       pointer|
|min_s_out_ap_vld     |  out|    1|      ap_vld|               min_s_out|       pointer|
+---------------------+-----+-----+------------+------------------------+--------------+

