static inline bool clk_master_ready(struct regmap *regmap)\r\n{\r\nunsigned int status;\r\nregmap_read(regmap, AT91_PMC_SR, &status);\r\nreturn status & AT91_PMC_MCKRDY ? 1 : 0;\r\n}\r\nstatic int clk_master_prepare(struct clk_hw *hw)\r\n{\r\nstruct clk_master *master = to_clk_master(hw);\r\nwhile (!clk_master_ready(master->regmap))\r\ncpu_relax();\r\nreturn 0;\r\n}\r\nstatic int clk_master_is_prepared(struct clk_hw *hw)\r\n{\r\nstruct clk_master *master = to_clk_master(hw);\r\nreturn clk_master_ready(master->regmap);\r\n}\r\nstatic unsigned long clk_master_recalc_rate(struct clk_hw *hw,\r\nunsigned long parent_rate)\r\n{\r\nu8 pres;\r\nu8 div;\r\nunsigned long rate = parent_rate;\r\nstruct clk_master *master = to_clk_master(hw);\r\nconst struct clk_master_layout *layout = master->layout;\r\nconst struct clk_master_characteristics *characteristics =\r\nmaster->characteristics;\r\nunsigned int mckr;\r\nregmap_read(master->regmap, AT91_PMC_MCKR, &mckr);\r\nmckr &= layout->mask;\r\npres = (mckr >> layout->pres_shift) & MASTER_PRES_MASK;\r\ndiv = (mckr >> MASTER_DIV_SHIFT) & MASTER_DIV_MASK;\r\nif (characteristics->have_div3_pres && pres == MASTER_PRES_MAX)\r\nrate /= 3;\r\nelse\r\nrate >>= pres;\r\nrate /= characteristics->divisors[div];\r\nif (rate < characteristics->output.min)\r\npr_warn("master clk is underclocked");\r\nelse if (rate > characteristics->output.max)\r\npr_warn("master clk is overclocked");\r\nreturn rate;\r\n}\r\nstatic u8 clk_master_get_parent(struct clk_hw *hw)\r\n{\r\nstruct clk_master *master = to_clk_master(hw);\r\nunsigned int mckr;\r\nregmap_read(master->regmap, AT91_PMC_MCKR, &mckr);\r\nreturn mckr & AT91_PMC_CSS;\r\n}\r\nstatic struct clk * __init\r\nat91_clk_register_master(struct regmap *regmap,\r\nconst char *name, int num_parents,\r\nconst char **parent_names,\r\nconst struct clk_master_layout *layout,\r\nconst struct clk_master_characteristics *characteristics)\r\n{\r\nstruct clk_master *master;\r\nstruct clk *clk = NULL;\r\nstruct clk_init_data init;\r\nif (!name || !num_parents || !parent_names)\r\nreturn ERR_PTR(-EINVAL);\r\nmaster = kzalloc(sizeof(*master), GFP_KERNEL);\r\nif (!master)\r\nreturn ERR_PTR(-ENOMEM);\r\ninit.name = name;\r\ninit.ops = &master_ops;\r\ninit.parent_names = parent_names;\r\ninit.num_parents = num_parents;\r\ninit.flags = 0;\r\nmaster->hw.init = &init;\r\nmaster->layout = layout;\r\nmaster->characteristics = characteristics;\r\nmaster->regmap = regmap;\r\nclk = clk_register(NULL, &master->hw);\r\nif (IS_ERR(clk)) {\r\nkfree(master);\r\n}\r\nreturn clk;\r\n}\r\nstatic struct clk_master_characteristics * __init\r\nof_at91_clk_master_get_characteristics(struct device_node *np)\r\n{\r\nstruct clk_master_characteristics *characteristics;\r\ncharacteristics = kzalloc(sizeof(*characteristics), GFP_KERNEL);\r\nif (!characteristics)\r\nreturn NULL;\r\nif (of_at91_get_clk_range(np, "atmel,clk-output-range", &characteristics->output))\r\ngoto out_free_characteristics;\r\nof_property_read_u32_array(np, "atmel,clk-divisors",\r\ncharacteristics->divisors, 4);\r\ncharacteristics->have_div3_pres =\r\nof_property_read_bool(np, "atmel,master-clk-have-div3-pres");\r\nreturn characteristics;\r\nout_free_characteristics:\r\nkfree(characteristics);\r\nreturn NULL;\r\n}\r\nstatic void __init\r\nof_at91_clk_master_setup(struct device_node *np,\r\nconst struct clk_master_layout *layout)\r\n{\r\nstruct clk *clk;\r\nunsigned int num_parents;\r\nconst char *parent_names[MASTER_SOURCE_MAX];\r\nconst char *name = np->name;\r\nstruct clk_master_characteristics *characteristics;\r\nstruct regmap *regmap;\r\nnum_parents = of_clk_get_parent_count(np);\r\nif (num_parents == 0 || num_parents > MASTER_SOURCE_MAX)\r\nreturn;\r\nof_clk_parent_fill(np, parent_names, num_parents);\r\nof_property_read_string(np, "clock-output-names", &name);\r\ncharacteristics = of_at91_clk_master_get_characteristics(np);\r\nif (!characteristics)\r\nreturn;\r\nregmap = syscon_node_to_regmap(of_get_parent(np));\r\nif (IS_ERR(regmap))\r\nreturn;\r\nclk = at91_clk_register_master(regmap, name, num_parents,\r\nparent_names, layout,\r\ncharacteristics);\r\nif (IS_ERR(clk))\r\ngoto out_free_characteristics;\r\nof_clk_add_provider(np, of_clk_src_simple_get, clk);\r\nreturn;\r\nout_free_characteristics:\r\nkfree(characteristics);\r\n}\r\nstatic void __init of_at91rm9200_clk_master_setup(struct device_node *np)\r\n{\r\nof_at91_clk_master_setup(np, &at91rm9200_master_layout);\r\n}\r\nstatic void __init of_at91sam9x5_clk_master_setup(struct device_node *np)\r\n{\r\nof_at91_clk_master_setup(np, &at91sam9x5_master_layout);\r\n}
