$date
  Mon Jun  9 21:03:41 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module or4_tb $end
$var reg 1 ! e $end
$var reg 1 " f $end
$var reg 1 # g $end
$var reg 1 $ h $end
$var reg 1 % y $end
$scope module uut $end
$var reg 1 & e $end
$var reg 1 ' f $end
$var reg 1 ( g $end
$var reg 1 ) h $end
$var reg 1 * y $end
$var reg 1 + temp1 $end
$var reg 1 , temp2 $end
$scope module u1 $end
$var reg 1 - a $end
$var reg 1 . b $end
$var reg 1 / o $end
$upscope $end
$scope module u2 $end
$var reg 1 0 a $end
$var reg 1 1 b $end
$var reg 1 2 o $end
$upscope $end
$scope module u3 $end
$var reg 1 3 a $end
$var reg 1 4 b $end
$var reg 1 5 o $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
#10000000
1!
1%
1&
1*
1+
1-
1/
13
15
#20000000
1"
1#
1'
1(
1,
1.
10
12
14
#30000000
1$
1)
11
#40000000
0!
0"
0#
0&
0'
0(
0+
0-
0.
0/
00
03
#50000000
0$
0%
0)
0*
0,
01
02
04
05
#60000000
