#! /mingw64/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1391-gd480c4d7d)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2009.vpi";
S_00000262eddd7ea0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000262edde9ca0 .scope module, "parity_checker_tb" "parity_checker_tb" 3 4;
 .timescale -9 -12;
v00000262eddb28b0_0 .var "clk", 0 0;
v00000262eddb2950_0 .var "data_in", 27 0;
v00000262eddb29f0_0 .net "parity_out", 0 0, v00000262eddea060_0;  1 drivers
v00000262eddb2a90_0 .var "rst", 0 0;
v00000262eddb2b30_0 .var "test1", 27 0;
v00000262edde3c70_0 .var "test2", 27 0;
v00000262edde3d10_0 .var "test3", 27 0;
S_00000262edde9e30 .scope module, "my_parity_checker" "parity_checker" 3 10, 4 8 0, S_00000262edde9ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "data_in";
    .port_info 1 /OUTPUT 1 "parity_out";
P_00000262eddb2dd0 .param/l "SIZE" 0 4 11, +C4<00000000000000000000000000000101>;
P_00000262eddb2e08 .param/l "WIDTH" 0 4 8, +C4<00000000000000000000000000011100>;
v00000262eddd71f0_0 .var "counter", 4 0;
v00000262edde9fc0_0 .net "data_in", 27 0, v00000262eddb2950_0;  1 drivers
v00000262eddea060_0 .var "parity_out", 0 0;
E_00000262edd9b670 .event anyedge, v00000262edde9fc0_0;
S_00000262eddb2720 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 16, 4 16 0, S_00000262edde9e30;
 .timescale -9 -12;
v00000262eddd6340_0 .var/i "i", 31 0;
    .scope S_00000262edde9e30;
T_0 ;
Ewait_0 .event/or E_00000262edd9b670, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000262eddd71f0_0, 0, 5;
    %fork t_1, S_00000262eddb2720;
    %jmp t_0;
    .scope S_00000262eddb2720;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000262eddd6340_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000262eddd6340_0;
    %cmpi/s 28, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v00000262eddd71f0_0;
    %load/vec4 v00000262edde9fc0_0;
    %load/vec4 v00000262eddd6340_0;
    %part/s 1;
    %pad/u 5;
    %add;
    %store/vec4 v00000262eddd71f0_0, 0, 5;
    %load/vec4 v00000262eddd6340_0;
    %addi 1, 0, 32;
    %store/vec4 v00000262eddd6340_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_00000262edde9e30;
t_0 %join;
    %load/vec4 v00000262eddd71f0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %store/vec4 v00000262eddea060_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000262edde9ca0;
T_1 ;
    %pushi/vec4 1, 0, 28;
    %store/vec4 v00000262eddb2b30_0, 0, 28;
    %pushi/vec4 268435454, 0, 28;
    %store/vec4 v00000262edde3c70_0, 0, 28;
    %pushi/vec4 155953400, 0, 28;
    %store/vec4 v00000262edde3d10_0, 0, 28;
    %end;
    .thread T_1, $init;
    .scope S_00000262edde9ca0;
T_2 ;
    %delay 10000, 0;
    %load/vec4 v00000262eddb28b0_0;
    %nor/r;
    %store/vec4 v00000262eddb28b0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00000262edde9ca0;
T_3 ;
    %vpi_call/w 3 22 "$dumpfile", "parity_checker.vcd" {0 0 0};
    %vpi_call/w 3 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000262edde9ca0 {0 0 0};
    %vpi_call/w 3 24 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262eddb28b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262eddb2a90_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262eddb2a90_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262eddb2a90_0, 0, 1;
    %load/vec4 v00000262eddb2b30_0;
    %store/vec4 v00000262eddb2950_0, 0, 28;
    %delay 20000, 0;
    %load/vec4 v00000262eddb29f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %vpi_call/w 3 38 "$display", "TEST 1 PASSED" {0 0 0};
    %jmp T_3.1;
T_3.0 ;
    %vpi_call/w 3 40 "$display", "TEST 1 FAILED" {0 0 0};
T_3.1 ;
    %vpi_call/w 3 42 "$display", "---------------------------" {0 0 0};
    %load/vec4 v00000262edde3c70_0;
    %store/vec4 v00000262eddb2950_0, 0, 28;
    %delay 20000, 0;
    %load/vec4 v00000262eddb29f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.2, 4;
    %vpi_call/w 3 50 "$display", "TEST 2 PASSED" {0 0 0};
    %jmp T_3.3;
T_3.2 ;
    %vpi_call/w 3 52 "$display", "TEST 2 FAILED" {0 0 0};
T_3.3 ;
    %vpi_call/w 3 54 "$display", "---------------------------" {0 0 0};
    %delay 20000, 0;
    %load/vec4 v00000262edde3d10_0;
    %store/vec4 v00000262eddb2950_0, 0, 28;
    %delay 20000, 0;
    %load/vec4 v00000262eddb29f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.4, 4;
    %vpi_call/w 3 63 "$display", "TEST 3 PASSED" {0 0 0};
    %jmp T_3.5;
T_3.4 ;
    %vpi_call/w 3 65 "$display", "TEST 3 FAILED" {0 0 0};
T_3.5 ;
    %vpi_call/w 3 67 "$display", "---------------------------" {0 0 0};
    %delay 400000, 0;
    %vpi_call/w 3 70 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 71 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/parity_checker_tb.sv";
    "src/parity_checker.sv";
