INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:39:45 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.392ns  (required time - arrival time)
  Source:                 buffer1/fifo/Empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.210ns period=4.420ns})
  Destination:            buffer41/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.210ns period=4.420ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.420ns  (clk rise@4.420ns - clk rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 0.732ns (16.056%)  route 3.827ns (83.944%))
  Logic Levels:           10  (LUT3=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.903 - 4.420 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1388, unset)         0.508     0.508    buffer1/fifo/clk
                         FDRE                                         r  buffer1/fifo/Empty_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer1/fifo/Empty_reg/Q
                         net (fo=8, unplaced)         0.426     1.160    buffer1/fifo/Empty_reg_0
                         LUT3 (Prop_lut3_I0_O)        0.119     1.279 r  buffer1/fifo/transmitValue_i_6__5/O
                         net (fo=6, unplaced)         0.737     2.016    buffer1/fifo/Empty_reg_1
                         LUT6 (Prop_lut6_I0_O)        0.043     2.059 r  buffer1/fifo/fullReg_i_4__15/O
                         net (fo=1, unplaced)         0.244     2.303    buffer1/fifo/fullReg_i_4__15_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.346 r  buffer1/fifo/fullReg_i_2__21/O
                         net (fo=6, unplaced)         0.409     2.755    buffer71/fifo/fullReg_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.798 f  buffer71/fifo/Empty_i_2__1/O
                         net (fo=6, unplaced)         0.276     3.074    buffer55/control/transmitValue_i_4__16_0
                         LUT6 (Prop_lut6_I3_O)        0.043     3.117 f  buffer55/control/fullReg_i_4__14/O
                         net (fo=2, unplaced)         0.255     3.372    buffer55/control/cmpi3_result_ready
                         LUT4 (Prop_lut4_I2_O)        0.043     3.415 f  buffer55/control/transmitValue_i_4__16/O
                         net (fo=2, unplaced)         0.255     3.670    buffer55/control/outputValid_reg_2
                         LUT6 (Prop_lut6_I1_O)        0.043     3.713 f  buffer55/control/transmitValue_i_2__59/O
                         net (fo=2, unplaced)         0.255     3.968    fork18/control/generateBlocks[4].regblock/addi3_result_ready
                         LUT3 (Prop_lut3_I1_O)        0.043     4.011 r  fork18/control/generateBlocks[4].regblock/fullReg_i_6__0/O
                         net (fo=6, unplaced)         0.409     4.420    buffer68/control/fullReg_reg_rep__0
                         LUT5 (Prop_lut5_I1_O)        0.043     4.463 r  buffer68/control/dataReg[31]_i_2__0/O
                         net (fo=1, unplaced)         0.244     4.707    buffer39/control/anyBlockStop
                         LUT3 (Prop_lut3_I1_O)        0.043     4.750 r  buffer39/control/dataReg[31]_i_1__0/O
                         net (fo=32, unplaced)        0.317     5.067    buffer41/E[0]
                         FDRE                                         r  buffer41/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.420     4.420 r  
                                                      0.000     4.420 r  clk (IN)
                         net (fo=1388, unset)         0.483     4.903    buffer41/clk
                         FDRE                                         r  buffer41/dataReg_reg[0]/C
                         clock pessimism              0.000     4.903    
                         clock uncertainty           -0.035     4.867    
                         FDRE (Setup_fdre_C_CE)      -0.192     4.675    buffer41/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.675    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                 -0.392    




report_timing: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2636.223 ; gain = 32.000 ; free physical = 44240 ; free virtual = 220742
