--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml TOP_IP2SOC.twx TOP_IP2SOC.ncd -o TOP_IP2SOC.twr
TOP_IP2SOC.pcf -ucf Org-Sword.ucf

Design file:              TOP_IP2SOC.ncd
Physical constraint file: TOP_IP2SOC.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10224 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.922ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_4 (SLICE_X46Y73.C5), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.736ns (Levels of Logic = 7)
  Clock Path Skew:      -0.151ns (0.983 - 1.134)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO30 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y60.B4      net (fanout=1)        0.570   douta<30>
    SLICE_X59Y60.B       Tilo                  0.043   U10/sq0
                                                       U4/Mmux_Cpu_data4bus241
    SLICE_X54Y62.C2      net (fanout=2)        0.812   Data_in<30>
    SLICE_X54Y62.CMUX    Tilo                  0.239   inst<30>
                                                       U5/MUX1_DispData/Mmux_o_323
                                                       U5/MUX1_DispData/Mmux_o_2_f7_22
    SLICE_X49Y74.A2      net (fanout=13)       0.814   Disp_num<30>
    SLICE_X49Y74.A       Tilo                  0.043   U6/XLXN_390<7>
                                                       U6/SM1/HTS0/MSEG/XLXI_5
    SLICE_X49Y73.B2      net (fanout=2)        0.441   U6/SM1/HTS0/MSEG/XLXN_119
    SLICE_X49Y73.B       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_29
    SLICE_X49Y73.A4      net (fanout=1)        0.232   U6/SM1/HTS0/MSEG/XLXN_211
    SLICE_X49Y73.A       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_50
    SLICE_X46Y73.D4      net (fanout=1)        0.472   U6/XLXN_390<4>
    SLICE_X46Y73.D       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/M2/mux10811
    SLICE_X46Y73.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X46Y73.CLK     Tas                  -0.023   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      5.736ns (2.231ns logic, 3.505ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.577ns (Levels of Logic = 7)
  Clock Path Skew:      -0.151ns (0.983 - 1.134)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO30 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y60.B4      net (fanout=1)        0.570   douta<30>
    SLICE_X59Y60.B       Tilo                  0.043   U10/sq0
                                                       U4/Mmux_Cpu_data4bus241
    SLICE_X54Y62.C2      net (fanout=2)        0.812   Data_in<30>
    SLICE_X54Y62.CMUX    Tilo                  0.239   inst<30>
                                                       U5/MUX1_DispData/Mmux_o_323
                                                       U5/MUX1_DispData/Mmux_o_2_f7_22
    SLICE_X48Y73.A5      net (fanout=13)       0.542   Disp_num<30>
    SLICE_X48Y73.A       Tilo                  0.043   U6/SM1/HTS0/en
                                                       U6/SM1/HTS0/MSEG/XLXI_6
    SLICE_X49Y73.B1      net (fanout=2)        0.554   U6/SM1/HTS0/MSEG/XLXN_26
    SLICE_X49Y73.B       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_29
    SLICE_X49Y73.A4      net (fanout=1)        0.232   U6/SM1/HTS0/MSEG/XLXN_211
    SLICE_X49Y73.A       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_50
    SLICE_X46Y73.D4      net (fanout=1)        0.472   U6/XLXN_390<4>
    SLICE_X46Y73.D       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/M2/mux10811
    SLICE_X46Y73.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X46Y73.CLK     Tas                  -0.023   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      5.577ns (2.231ns logic, 3.346ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.275ns (Levels of Logic = 7)
  Clock Path Skew:      -0.151ns (0.983 - 1.134)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO29 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X52Y61.B4      net (fanout=1)        0.697   douta<29>
    SLICE_X52Y61.B       Tilo                  0.043   Data_in<29>
                                                       U4/Mmux_Cpu_data4bus221
    SLICE_X52Y61.C6      net (fanout=2)        0.109   Data_in<29>
    SLICE_X52Y61.CMUX    Tilo                  0.244   Data_in<29>
                                                       U5/MUX1_DispData/Mmux_o_321
                                                       U5/MUX1_DispData/Mmux_o_2_f7_20
    SLICE_X49Y74.A1      net (fanout=12)       0.924   Disp_num<29>
    SLICE_X49Y74.A       Tilo                  0.043   U6/XLXN_390<7>
                                                       U6/SM1/HTS0/MSEG/XLXI_5
    SLICE_X49Y73.B2      net (fanout=2)        0.441   U6/SM1/HTS0/MSEG/XLXN_119
    SLICE_X49Y73.B       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_29
    SLICE_X49Y73.A4      net (fanout=1)        0.232   U6/SM1/HTS0/MSEG/XLXN_211
    SLICE_X49Y73.A       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_50
    SLICE_X46Y73.D4      net (fanout=1)        0.472   U6/XLXN_390<4>
    SLICE_X46Y73.D       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/M2/mux10811
    SLICE_X46Y73.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X46Y73.CLK     Tas                  -0.023   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      5.275ns (2.236ns logic, 3.039ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_47 (SLICE_X50Y72.A4), 127 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_47 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.727ns (Levels of Logic = 6)
  Clock Path Skew:      -0.156ns (0.978 - 1.134)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO11 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X60Y55.D2      net (fanout=1)        0.701   douta<11>
    SLICE_X60Y55.D       Tilo                  0.043   Data_in<11>
                                                       U4/Mmux_Cpu_data4bus31
    SLICE_X58Y52.C1      net (fanout=2)        0.579   Data_in<11>
    SLICE_X58Y52.CMUX    Tilo                  0.239   inst<11>
                                                       U5/MUX1_DispData/Mmux_o_32
                                                       U5/MUX1_DispData/Mmux_o_2_f7_1
    SLICE_X61Y69.A1      net (fanout=13)       0.896   Disp_num<11>
    SLICE_X61Y69.A       Tilo                  0.043   U6/SM1/HTS5/MSEG/XLXN_28
                                                       U6/SM1/HTS5/MSEG/XLXI_8
    SLICE_X60Y69.D2      net (fanout=1)        0.432   U6/SM1/HTS5/MSEG/XLXN_28
    SLICE_X60Y69.D       Tilo                  0.043   U6/XLXN_390<47>
                                                       U6/SM1/HTS5/MSEG/XLXI_47
    SLICE_X50Y72.B1      net (fanout=1)        0.685   U6/XLXN_390<47>
    SLICE_X50Y72.B       Tilo                  0.043   U6/M2/buffer<48>
                                                       U6/M2/mux10511
    SLICE_X50Y72.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<47>
    SLICE_X50Y72.CLK     Tas                  -0.021   U6/M2/buffer<48>
                                                       U6/M2/buffer_47_rstpot
                                                       U6/M2/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      5.727ns (2.190ns logic, 3.537ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_47 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.668ns (Levels of Logic = 6)
  Clock Path Skew:      -0.156ns (0.978 - 1.134)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO11 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X60Y55.D2      net (fanout=1)        0.701   douta<11>
    SLICE_X60Y55.D       Tilo                  0.043   Data_in<11>
                                                       U4/Mmux_Cpu_data4bus31
    SLICE_X58Y52.C1      net (fanout=2)        0.579   Data_in<11>
    SLICE_X58Y52.CMUX    Tilo                  0.239   inst<11>
                                                       U5/MUX1_DispData/Mmux_o_32
                                                       U5/MUX1_DispData/Mmux_o_2_f7_1
    SLICE_X60Y69.A1      net (fanout=13)       0.901   Disp_num<11>
    SLICE_X60Y69.A       Tilo                  0.043   U6/XLXN_390<47>
                                                       U6/SM1/HTS5/MSEG/XLXI_7
    SLICE_X60Y69.D1      net (fanout=2)        0.368   U6/SM1/HTS5/MSEG/XLXN_27
    SLICE_X60Y69.D       Tilo                  0.043   U6/XLXN_390<47>
                                                       U6/SM1/HTS5/MSEG/XLXI_47
    SLICE_X50Y72.B1      net (fanout=1)        0.685   U6/XLXN_390<47>
    SLICE_X50Y72.B       Tilo                  0.043   U6/M2/buffer<48>
                                                       U6/M2/mux10511
    SLICE_X50Y72.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<47>
    SLICE_X50Y72.CLK     Tas                  -0.021   U6/M2/buffer<48>
                                                       U6/M2/buffer_47_rstpot
                                                       U6/M2/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      5.668ns (2.190ns logic, 3.478ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_47 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.533ns (Levels of Logic = 6)
  Clock Path Skew:      -0.156ns (0.978 - 1.134)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO11 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X60Y55.D2      net (fanout=1)        0.701   douta<11>
    SLICE_X60Y55.D       Tilo                  0.043   Data_in<11>
                                                       U4/Mmux_Cpu_data4bus31
    SLICE_X58Y52.C1      net (fanout=2)        0.579   Data_in<11>
    SLICE_X58Y52.CMUX    Tilo                  0.239   inst<11>
                                                       U5/MUX1_DispData/Mmux_o_32
                                                       U5/MUX1_DispData/Mmux_o_2_f7_1
    SLICE_X60Y69.C2      net (fanout=13)       0.892   Disp_num<11>
    SLICE_X60Y69.C       Tilo                  0.043   U6/XLXN_390<47>
                                                       U6/SM1/HTS5/MSEG/XLXI_5
    SLICE_X60Y69.D4      net (fanout=2)        0.242   U6/SM1/HTS5/MSEG/XLXN_119
    SLICE_X60Y69.D       Tilo                  0.043   U6/XLXN_390<47>
                                                       U6/SM1/HTS5/MSEG/XLXI_47
    SLICE_X50Y72.B1      net (fanout=1)        0.685   U6/XLXN_390<47>
    SLICE_X50Y72.B       Tilo                  0.043   U6/M2/buffer<48>
                                                       U6/M2/mux10511
    SLICE_X50Y72.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<47>
    SLICE_X50Y72.CLK     Tas                  -0.021   U6/M2/buffer<48>
                                                       U6/M2/buffer_47_rstpot
                                                       U6/M2/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      5.533ns (2.190ns logic, 3.343ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_7 (SLICE_X48Y74.A4), 111 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.672ns (Levels of Logic = 6)
  Clock Path Skew:      -0.156ns (0.978 - 1.134)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO30 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y60.B4      net (fanout=1)        0.570   douta<30>
    SLICE_X59Y60.B       Tilo                  0.043   U10/sq0
                                                       U4/Mmux_Cpu_data4bus241
    SLICE_X54Y62.C2      net (fanout=2)        0.812   Data_in<30>
    SLICE_X54Y62.CMUX    Tilo                  0.239   inst<30>
                                                       U5/MUX1_DispData/Mmux_o_323
                                                       U5/MUX1_DispData/Mmux_o_2_f7_22
    SLICE_X47Y74.A2      net (fanout=13)       0.894   Disp_num<30>
    SLICE_X47Y74.A       Tilo                  0.043   U6/XLXN_390<15>
                                                       U6/SM1/HTS0/MSEG/XLXI_7
    SLICE_X49Y74.B1      net (fanout=2)        0.584   U6/SM1/HTS0/MSEG/XLXN_27
    SLICE_X49Y74.B       Tilo                  0.043   U6/XLXN_390<7>
                                                       U6/SM1/HTS0/MSEG/XLXI_47
    SLICE_X48Y74.B2      net (fanout=1)        0.353   U6/XLXN_390<7>
    SLICE_X48Y74.B       Tilo                  0.043   U6/M2/buffer<8>
                                                       U6/M2/mux12511
    SLICE_X48Y74.A4      net (fanout=1)        0.239   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<7>
    SLICE_X48Y74.CLK     Tas                   0.009   U6/M2/buffer<8>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      5.672ns (2.220ns logic, 3.452ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.467ns (Levels of Logic = 6)
  Clock Path Skew:      -0.156ns (0.978 - 1.134)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO30 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y60.B4      net (fanout=1)        0.570   douta<30>
    SLICE_X59Y60.B       Tilo                  0.043   U10/sq0
                                                       U4/Mmux_Cpu_data4bus241
    SLICE_X54Y62.C2      net (fanout=2)        0.812   Data_in<30>
    SLICE_X54Y62.CMUX    Tilo                  0.239   inst<30>
                                                       U5/MUX1_DispData/Mmux_o_323
                                                       U5/MUX1_DispData/Mmux_o_2_f7_22
    SLICE_X49Y75.A3      net (fanout=13)       0.830   Disp_num<30>
    SLICE_X49Y75.A       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_28
                                                       U6/SM1/HTS0/MSEG/XLXI_8
    SLICE_X49Y74.B2      net (fanout=1)        0.443   U6/SM1/HTS0/MSEG/XLXN_28
    SLICE_X49Y74.B       Tilo                  0.043   U6/XLXN_390<7>
                                                       U6/SM1/HTS0/MSEG/XLXI_47
    SLICE_X48Y74.B2      net (fanout=1)        0.353   U6/XLXN_390<7>
    SLICE_X48Y74.B       Tilo                  0.043   U6/M2/buffer<8>
                                                       U6/M2/mux12511
    SLICE_X48Y74.A4      net (fanout=1)        0.239   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<7>
    SLICE_X48Y74.CLK     Tas                   0.009   U6/M2/buffer<8>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      5.467ns (2.220ns logic, 3.247ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.189ns (Levels of Logic = 6)
  Clock Path Skew:      -0.156ns (0.978 - 1.134)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO29 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X52Y61.B4      net (fanout=1)        0.697   douta<29>
    SLICE_X52Y61.B       Tilo                  0.043   Data_in<29>
                                                       U4/Mmux_Cpu_data4bus221
    SLICE_X52Y61.C6      net (fanout=2)        0.109   Data_in<29>
    SLICE_X52Y61.CMUX    Tilo                  0.244   Data_in<29>
                                                       U5/MUX1_DispData/Mmux_o_321
                                                       U5/MUX1_DispData/Mmux_o_2_f7_20
    SLICE_X47Y74.A1      net (fanout=12)       0.982   Disp_num<29>
    SLICE_X47Y74.A       Tilo                  0.043   U6/XLXN_390<15>
                                                       U6/SM1/HTS0/MSEG/XLXI_7
    SLICE_X49Y74.B1      net (fanout=2)        0.584   U6/SM1/HTS0/MSEG/XLXN_27
    SLICE_X49Y74.B       Tilo                  0.043   U6/XLXN_390<7>
                                                       U6/SM1/HTS0/MSEG/XLXI_47
    SLICE_X48Y74.B2      net (fanout=1)        0.353   U6/XLXN_390<7>
    SLICE_X48Y74.B       Tilo                  0.043   U6/M2/buffer<8>
                                                       U6/M2/mux12511
    SLICE_X48Y74.A4      net (fanout=1)        0.239   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<7>
    SLICE_X48Y74.CLK     Tas                   0.009   U6/M2/buffer<8>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      5.189ns (2.225ns logic, 2.964ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/s_clk (SLICE_X27Y73.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd1 (FF)
  Destination:          U6/M2/s_clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.163ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd1 to U6/M2/s_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y73.AQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1
    SLICE_X27Y73.A5      net (fanout=73)       0.103   U6/M2/state_FSM_FFd1
    SLICE_X27Y73.CLK     Tah         (-Th)     0.040   seg_clk_OBUF
                                                       U6/M2/s_clk_rstpot
                                                       U6/M2/s_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.163ns (0.060ns logic, 0.103ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_44 (SLICE_X57Y72.C5), 98 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.170ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_45 (FF)
  Destination:          U6/M2/buffer_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.359ns (Levels of Logic = 2)
  Clock Path Skew:      0.189ns (0.659 - 0.470)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_45 to U6/M2/buffer_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y72.AQ      Tcko                  0.100   U6/M2/buffer<46>
                                                       U6/M2/buffer_45
    SLICE_X57Y72.D6      net (fanout=2)        0.189   U6/M2/buffer<45>
    SLICE_X57Y72.D       Tilo                  0.028   U6/M2/buffer<44>
                                                       U6/M2/mux10211
    SLICE_X57Y72.C5      net (fanout=1)        0.075   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<44>
    SLICE_X57Y72.CLK     Tah         (-Th)     0.033   U6/M2/buffer<44>
                                                       U6/M2/buffer_44_rstpot
                                                       U6/M2/buffer_44
    -------------------------------------------------  ---------------------------
    Total                                      0.359ns (0.095ns logic, 0.264ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.755ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/buffer_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.932ns (Levels of Logic = 2)
  Clock Path Skew:      0.177ns (0.659 - 0.482)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/buffer_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y73.CQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X57Y72.D3      net (fanout=74)       0.762   U6/M2/state_FSM_FFd2
    SLICE_X57Y72.D       Tilo                  0.028   U6/M2/buffer<44>
                                                       U6/M2/mux10211
    SLICE_X57Y72.C5      net (fanout=1)        0.075   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<44>
    SLICE_X57Y72.CLK     Tah         (-Th)     0.033   U6/M2/buffer<44>
                                                       U6/M2/buffer_44_rstpot
                                                       U6/M2/buffer_44
    -------------------------------------------------  ---------------------------
    Total                                      0.932ns (0.095ns logic, 0.837ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.780ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd1 (FF)
  Destination:          U6/M2/buffer_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.957ns (Levels of Logic = 2)
  Clock Path Skew:      0.177ns (0.659 - 0.482)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd1 to U6/M2/buffer_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y73.AQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1
    SLICE_X57Y72.D2      net (fanout=73)       0.787   U6/M2/state_FSM_FFd1
    SLICE_X57Y72.D       Tilo                  0.028   U6/M2/buffer<44>
                                                       U6/M2/mux10211
    SLICE_X57Y72.C5      net (fanout=1)        0.075   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<44>
    SLICE_X57Y72.CLK     Tah         (-Th)     0.033   U6/M2/buffer<44>
                                                       U6/M2/buffer_44_rstpot
                                                       U6/M2/buffer_44
    -------------------------------------------------  ---------------------------
    Total                                      0.957ns (0.095ns logic, 0.862ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/state_FSM_FFd1 (SLICE_X26Y73.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.179ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/shift_count_4 (FF)
  Destination:          U6/M2/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.207ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (0.317 - 0.289)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/shift_count_4 to U6/M2/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y73.BQ      Tcko                  0.100   U6/M2/shift_count<1>
                                                       U6/M2/shift_count_4
    SLICE_X26Y73.A6      net (fanout=5)        0.139   U6/M2/shift_count<4>
    SLICE_X26Y73.CLK     Tah         (-Th)     0.032   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1-In11
                                                       U6/M2/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.207ns (0.068ns logic, 0.139ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y11.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y11.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y11.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.922|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10224 paths, 0 nets, and 2174 connections

Design statistics:
   Minimum period:   5.922ns{1}   (Maximum frequency: 168.862MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Jun 25 16:29:04 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5121 MB



