
---------- Begin Simulation Statistics ----------
final_tick                               544168536800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 338315                       # Simulator instruction rate (inst/s)
host_mem_usage                               16977292                       # Number of bytes of host memory used
host_op_rate                                   338321                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    29.56                       # Real time elapsed on the host
host_tick_rate                               67088161                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000026                       # Number of instructions simulated
sim_ops                                      10000216                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001983                       # Number of seconds simulated
sim_ticks                                  1983018800                       # Number of ticks simulated
system.cpu.Branches                                 7                       # Number of branches fetched
system.cpu.committedInsts                          25                       # Number of instructions committed
system.cpu.committedOps                            25                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               25                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         25                       # Number of busy cycles
system.cpu.num_cc_register_reads                   21                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  21                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            7                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  22                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 17                       # number of times the integer registers were written
system.cpu.num_load_insts                          10                       # Number of load instructions
system.cpu.num_mem_refs                            11                       # number of memory refs
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     56.00%     56.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::MemRead                       10     40.00%     96.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       1      4.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     2                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2920                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         14151                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           4754388                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4762998                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10000191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.495752                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.495752                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    7373                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        10624                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1586351                       # Number of branches executed
system.switch_cpus.iew.exec_nop                   108                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.055399                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4887572                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             484166                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          197869                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4658443                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           24                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       527261                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     10821985                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4403406                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        21168                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      10189685                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             17                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           9303                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles            42                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          119                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         3634                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         6990                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          11257479                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              10169070                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.717982                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           8082668                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.051241                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               10177329                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         10524534                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8107861                       # number of integer regfile writes
system.switch_cpus.ipc                       2.017137                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.017137                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            2      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       5302265     51.93%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            1      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4420722     43.29%     95.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       487868      4.78%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       10210858                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             4830527                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.473077                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          460507      9.53%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        4351279     90.08%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         18741      0.39%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15041377                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     30276668                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     10169070                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     11643494                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           10821853                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          10210858                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           24                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       821600                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        74314                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1006700                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      4950149                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.062738                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.978904                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       455530      9.20%      9.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       799078     16.14%     25.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1735384     35.06%     60.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1899616     38.37%     98.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        60541      1.22%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      4950149                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.059670                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              6                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads           33                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes           86                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      1866749                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        37404                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4658443                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       527261                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        21154789                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  4957522                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      58                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       197681                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           49                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       395708                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             49                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            9                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3096926                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3096935                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            9                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3096926                       # number of overall hits
system.cpu.dcache.overall_hits::total         3096935                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       356956                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         356958                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       356956                       # number of overall misses
system.cpu.dcache.overall_misses::total        356958                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   2646121600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2646121600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   2646121600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2646121600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           11                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3453882                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3453893                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           11                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3453882                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3453893                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.181818                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.103349                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.103349                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.181818                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.103349                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.103349                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data  7413.018972                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  7412.977437                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data  7413.018972                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  7412.977437                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           30                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       197681                       # number of writebacks
system.cpu.dcache.writebacks::total            197681                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       159021                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       159021                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       159021                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       159021                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       197935                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       197935                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       197935                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       197935                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1548318800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1548318800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1548318800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1548318800                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.057308                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.057308                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.057308                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.057308                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data  7822.359866                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  7822.359866                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data  7822.359866                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  7822.359866                       # average overall mshr miss latency
system.cpu.dcache.replacements                 197681                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            9                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2627885                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2627894                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       350871                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        350872                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   2556387600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2556387600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data           10                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2978756                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2978766                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.100000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.117791                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.117791                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data  7285.833255                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7285.812490                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       158480                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       158480                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       192391                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       192391                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1466139200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1466139200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.064588                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.064587                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  7620.622586                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  7620.622586                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       469041                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         469041                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         6085                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         6086                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     89734000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     89734000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       475126                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       475127                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.012807                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012809                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 14746.754314                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14744.331252                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          541                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          541                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         5544                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5544                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     82179600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     82179600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.011668                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011668                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 14823.160173                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14823.160173                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 544168536800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.388685                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1797833                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            197681                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.094617                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      542185518400                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     1.977641                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   253.411044                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.007725                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.989887                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997612                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          238                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          27829081                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         27829081                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 544168536800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 544168536800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 544168536800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 544168536800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 544168536800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           23                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1046425                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1046448                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           23                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1046425                       # number of overall hits
system.cpu.icache.overall_hits::total         1046448                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          124                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            126                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          124                       # number of overall misses
system.cpu.icache.overall_misses::total           126                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8401199                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8401199                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8401199                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8401199                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1046549                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1046574                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1046549                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1046574                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.080000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000118                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000120                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.080000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000118                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000120                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 67751.604839                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66676.182540                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 67751.604839                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66676.182540                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4984                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                39                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   127.794872                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           36                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           36                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           36                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           36                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           88                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           88                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           88                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           88                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      6856799                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6856799                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      6856799                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6856799                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000084                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000084                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000084                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000084                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 77918.170455                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77918.170455                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 77918.170455                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77918.170455                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           23                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1046425                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1046448                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          124                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           126                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8401199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8401199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1046549                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1046574                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000118                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000120                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 67751.604839                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66676.182540                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           36                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           36                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           88                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           88                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      6856799                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6856799                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 77918.170455                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77918.170455                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 544168536800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            17.276255                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      542185518400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     1.999996                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    15.276259                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.029836                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.033743                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.175781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8372682                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8372682                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 544168536800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 544168536800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 544168536800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 544168536800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 544168536800                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 542185528000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   1983008800                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data       195679                       # number of demand (read+write) hits
system.l2.demand_hits::total                   195679                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       195679                       # number of overall hits
system.l2.overall_hits::total                  195679                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           88                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         2256                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2348                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           88                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         2256                       # number of overall misses
system.l2.overall_misses::total                  2348                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      6782800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    195670000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        202452800                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      6782800                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    195670000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       202452800                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           88                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       197935                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               198027                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           88                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       197935                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              198027                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.011398                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.011857                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.011398                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.011857                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 77077.272727                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 86733.156028                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86223.509370                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 77077.272727                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 86733.156028                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86223.509370                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      8850                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                 153                       # number of writebacks
system.l2.writebacks::total                       153                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           88                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         2256                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2344                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         8932                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           88                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         2256                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11276                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      6350800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    184610800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    190961600                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    546894892                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      6350800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    184610800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    737856492                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.011398                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.011837                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.011398                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.056942                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72168.181818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 81831.028369                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81468.259386                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 61228.716077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72168.181818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 81831.028369                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65436.013835                       # average overall mshr miss latency
system.l2.replacements                           2920                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         6963                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             6963                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         6963                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         6963                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       190718                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           190718                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       190718                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       190718                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         8932                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           8932                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    546894892                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    546894892                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 61228.716077                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 61228.716077                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         4938                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4938                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data          606                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 607                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     47818400                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      47818400                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data         5544                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5545                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.109307                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.109468                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78908.250825                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78778.253707                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          606                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            606                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     44852600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     44852600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.109307                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.109288                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74014.191419                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74014.191419                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           88                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               90                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      6782800                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      6782800                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           88                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             90                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 77077.272727                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75364.444444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           88                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           88                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      6350800                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      6350800                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.977778                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72168.181818                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72168.181818                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       190741                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            190741                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         1650                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1651                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    147851600                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    147851600                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       192391                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        192392                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.008576                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.008581                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 89607.030303                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89552.755906                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         1650                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1650                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    139758200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    139758200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.008576                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.008576                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 84701.939394                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84701.939394                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 544168536800                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   39148                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               39148                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  3428                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 544168536800                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5566.873759                       # Cycle average of tags in use
system.l2.tags.total_refs                      394278                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    198599                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.985297                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              542188252000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    5563.229906                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     3.643853                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.679105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000445                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.679550                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7932                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          232                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          554                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3828                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3318                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.004028                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.968262                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6537892                       # Number of tag accesses
system.l2.tags.data_accesses                  6537892                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 544168536800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       306.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     17743.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      4466.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000441025932                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           16                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           16                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               33553                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                273                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       11227                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        153                       # Number of write requests accepted
system.mem_ctrls.readBursts                     22454                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      306                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     69                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       7.95                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 22454                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  306                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           16                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1391.812500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    413.757210                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4159.432593                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           15     93.75%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      6.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            16                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.062500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.046911                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.771902                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1      6.25%      6.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               13     81.25%     87.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      6.25%     93.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      6.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            16                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    4416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1437056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                19584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    724.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      9.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    1982747602                       # Total gap between requests
system.mem_ctrls.avgGap                     174230.90                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      1135552                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        11264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       285824                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        18496                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 572638040.547068953514                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 5680228.548514013179                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 144135799.418543100357                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 9327193.468866759911                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        17766                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          176                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data         4512                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          306                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    502948698                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      5980868                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    194802908                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  12628820664                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     28309.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     33982.20                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     43174.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  41270655.76                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      1137024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        11264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       288768                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1437568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        11264                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        11520                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        19584                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        19584                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher         8883                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           88                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         2256                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          11231                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          153                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           153                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       129096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data       129096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    573380343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      5680229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    145620405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        724939169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       129096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      5680229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      5809325                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      9875852                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         9875852                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      9875852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       129096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data       129096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    573380343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      5680229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    145620405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       734815020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                22385                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 289                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1240                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1290                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1522                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1462                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1574                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1488                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1526                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1481                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1524                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1486                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1332                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1300                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           36                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           20                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           20                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           48                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           43                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           44                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13           26                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14           30                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15           16                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               326724304                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              83988520                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          703732474                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14595.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31437.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               19774                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                233                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.34                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           80.62                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2662                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   544.649136                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   378.323536                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   399.391359                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127            9      0.34%      0.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          915     34.37%     34.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          321     12.06%     46.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          164      6.16%     52.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           85      3.19%     56.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           74      2.78%     58.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           56      2.10%     61.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           85      3.19%     64.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          953     35.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2662                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1432640                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              18496                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              722.454069                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                9.327193                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.29                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 544168536800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    14275759.680000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    7035968.016000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   75173241.024000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  315438.144000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 163730586.432000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 671326389.887999                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 315909421.464000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1247766804.648001                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   629.225908                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    701794206                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     66040000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1215174594                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    13822728.192000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    6807156.048000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   72982508.256000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  1154910.624000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 163730586.432000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 726868761.695999                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 268947622.272000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1254314273.520000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   632.527676                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    597248174                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     66040000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1319720626                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 544168536800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10624                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          153                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2767                       # Transaction distribution
system.membus.trans_dist::ReadExReq               607                       # Transaction distribution
system.membus.trans_dist::ReadExResp              607                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          10624                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        25382                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  25382                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1457152                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1457152                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             11231                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11231    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               11231                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 544168536800                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            21624909                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          104747558                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1776084                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1773221                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect         9256                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       938504                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          938242                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.972083                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed             141                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            8                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            8                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            3                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       798722                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls            2                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts         9201                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      4744486                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     2.107751                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.829586                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      1624853     34.25%     34.25% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       703222     14.82%     49.07% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        87214      1.84%     50.91% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       194242      4.09%     55.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      2134955     45.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      4744486                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000006                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10000196                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4779465                       # Number of memory references committed
system.switch_cpus.commit.loads               4304339                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1574177                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             8426129                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls            25                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      5220731     52.21%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      4304339     43.04%     95.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       475126      4.75%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10000196                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      2134955                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           487929                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       3031547                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            717610                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        703753                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles           9303                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       907884                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            60                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       10933307                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         28842                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 544168536800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 544168536800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles         9452                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               11322621                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1776084                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       938383                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               4929832                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           18720                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.tlbCycles                146                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.miscStallCycles         1017                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          298                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           1046557                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            86                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      4950149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.289483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.943716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          2626507     53.06%     53.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           262798      5.31%     58.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           193028      3.90%     62.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           280634      5.67%     67.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           434097      8.77%     76.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           110544      2.23%     78.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           326966      6.61%     85.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           132978      2.69%     88.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           582597     11.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      4950149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.358260                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.283928                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 544168536800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 544168536800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             1424636                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          354067                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          119                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          52123                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache              1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   1983018800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles           9303                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           897744                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         1388197                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         4593                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles            998557                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1651749                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       10843849                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts         25242                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            47                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         824274                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents           2798                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents       826598                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     13717828                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            16298016                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         11198569                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups               54                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps      12673113                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          1044618                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             466                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            7                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           4266138                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 13408423                       # The number of ROB reads
system.switch_cpus.rob.writes                21803860                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000001                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10000191                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            192482                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         7116                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       190718                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2767                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             9869                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5545                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5545                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            90                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       192392                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          180                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       593555                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                593735                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        11520                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     50639104                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               50650624                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           12789                       # Total snoops (count)
system.tol2bus.snoopTraffic                     19584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           210816                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000232                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015244                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 210767     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     49      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             210816                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 544168536800                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          474571200                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             23.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            176000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         395870000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            20.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               568482941200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 347854                       # Simulator instruction rate (inst/s)
host_mem_usage                               16978316                       # Number of bytes of host memory used
host_op_rate                                   347860                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   316.23                       # Real time elapsed on the host
host_tick_rate                               76889552                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   110000027                       # Number of instructions simulated
sim_ops                                     110002127                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024314                       # Number of seconds simulated
sim_ticks                                 24314404400                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       175315                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        350652                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          41787318                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         41872350                       # number of cc regfile writes
system.switch_cpus.committedInsts           100000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps             100001911                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.607860                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.607860                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    2788                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       170986                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         14128895                       # Number of branches executed
system.switch_cpus.iew.exec_nop                  3563                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.723746                       # Inst execution rate
system.switch_cpus.iew.exec_refs             51428698                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            6604740                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         3424601                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      48579137                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          154                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7430541                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    114190635                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      44823958                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       366398                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     104779621                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            637                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         164450                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles           939                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents         3379                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        49291                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       121695                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         111127238                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             104490428                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.748441                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          83172170                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.718988                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              104611873                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        110589443                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        83880610                       # number of integer regfile writes
system.switch_cpus.ipc                       1.645115                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.645115                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      53363991     50.75%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           24      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           24      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            6      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           33      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     45105139     42.90%     93.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      6676800      6.35%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      105146017                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            47188948                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.448794                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         4636343      9.83%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       42362257     89.77%     99.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        190348      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      152334493                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    319227749                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    104490209                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    128374479                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          114186918                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         105146017                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          154                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     14185143                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       964493                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          141                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     14634101                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     60783223                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.729853                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.157466                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     13470191     22.16%     22.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      9810520     16.14%     38.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     18095579     29.77%     68.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     18483401     30.41%     98.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       923524      1.52%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            8      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     60783223                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.729773                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses            472                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads          951                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses          219                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes         1086                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads     20070991                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2944147                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     48579137                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7430541                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       228158627                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes             48                       # number of misc regfile writes
system.switch_cpus.numCycles                 60786011                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads              177                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes             135                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1923362                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3250                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3846770                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3250                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data     31898649                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         31898649                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     31898649                       # number of overall hits
system.cpu.dcache.overall_hits::total        31898649                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data      3289648                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3289648                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3289648                       # number of overall misses
system.cpu.dcache.overall_misses::total       3289648                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  37071623600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  37071623600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  37071623600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  37071623600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data     35188297                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35188297                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     35188297                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35188297                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.093487                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.093487                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.093487                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.093487                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 11269.176398                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11269.176398                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 11269.176398                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11269.176398                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3181                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        68932                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               397                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             531                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.012594                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   129.815443                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1923362                       # number of writebacks
system.cpu.dcache.writebacks::total           1923362                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1366286                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1366286                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1366286                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1366286                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1923362                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1923362                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1923362                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1923362                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  17678972800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  17678972800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  17678972800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  17678972800                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.054659                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.054659                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.054659                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.054659                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data  9191.703278                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9191.703278                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data  9191.703278                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9191.703278                       # average overall mshr miss latency
system.cpu.dcache.replacements                1923362                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     25680222                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25680222                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3234118                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3234118                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  36236336800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  36236336800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28914340                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28914340                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.111852                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.111852                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 11204.395387                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11204.395387                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1355919                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1355919                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1878199                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1878199                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  17069160800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  17069160800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.064957                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.064957                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  9088.047007                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9088.047007                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      6218427                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6218427                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        55530                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55530                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    835286800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    835286800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      6273957                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6273957                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.008851                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008851                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 15042.081758                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15042.081758                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        10367                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10367                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        45163                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        45163                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    609812000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    609812000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.007198                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007198                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 13502.468835                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13502.468835                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24314404400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35319050                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1923618                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.360740                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.060533                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   255.939467                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000236                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999764                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         283429738                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        283429738                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24314404400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24314404400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24314404400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24314404400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24314404400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst     13170681                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13170681                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst     13170681                       # number of overall hits
system.cpu.icache.overall_hits::total        13170681                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst           79                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             79                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst           79                       # number of overall misses
system.cpu.icache.overall_misses::total            79                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5945200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5945200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5945200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5945200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst     13170760                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13170760                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     13170760                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13170760                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 75255.696203                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75255.696203                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 75255.696203                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75255.696203                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1424                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           76                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   118.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           76                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           33                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           33                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           33                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           33                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           46                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           46                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3630400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3630400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3630400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3630400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 78921.739130                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78921.739130                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 78921.739130                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78921.739130                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     13170681                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13170681                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           79                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            79                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5945200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5945200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     13170760                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13170760                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 75255.696203                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75255.696203                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           33                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           33                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           46                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3630400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3630400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 78921.739130                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78921.739130                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24314404400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           130.685606                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14217265                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               136                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          104538.713235                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            2                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   128.685606                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.251339                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.255245                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          136                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         105366126                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        105366126                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24314404400                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24314404400                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24314404400                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24314404400                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24314404400                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  24314404400                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data      1858933                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1858933                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1858933                       # number of overall hits
system.l2.overall_hits::total                 1858933                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           46                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        64429                       # number of demand (read+write) misses
system.l2.demand_misses::total                  64475                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           46                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        64429                       # number of overall misses
system.l2.overall_misses::total                 64475                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3593200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   4938499600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4942092800                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3593200                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   4938499600                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4942092800                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1923362                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1923408                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1923362                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1923408                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.033498                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.033521                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.033498                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.033521                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78113.043478                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 76650.259976                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76651.303606                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78113.043478                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 76650.259976                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76651.303606                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    110866                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               15479                       # number of writebacks
system.l2.writebacks::total                     15479                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data          251                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 251                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data          251                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                251                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           46                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        64178                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             64224                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       114362                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           46                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        64178                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           178586                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3367000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   4614214200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4617581200                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   7120401880                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3367000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   4614214200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11737983080                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.033368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.033391                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.033368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.092849                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73195.652174                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71897.132974                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71898.063029                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 62261.956594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73195.652174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71897.132974                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65727.341897                       # average overall mshr miss latency
system.l2.replacements                         175316                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       973731                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           973731                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       973731                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       973731                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       949631                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           949631                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       949631                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       949631                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       114362                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         114362                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   7120401880                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   7120401880                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 62261.956594                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 62261.956594                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        40874                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 40874                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         4289                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4289                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    328618800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     328618800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        45163                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             45163                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.094967                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.094967                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 76618.978783                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76618.978783                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data           63                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               63                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         4226                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4226                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    305338200                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    305338200                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.093572                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.093572                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72252.295315                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72252.295315                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3593200                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3593200                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           46                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             46                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78113.043478                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78113.043478                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           46                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           46                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3367000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3367000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73195.652174                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73195.652174                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1818059                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1818059                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        60140                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           60140                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   4609880800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4609880800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1878199                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1878199                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.032020                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.032020                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 76652.490855                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76652.490855                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data          188                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          188                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        59952                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        59952                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   4308876000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4308876000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.031920                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.031920                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71872.097678                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71872.097678                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  24314404400                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  438708                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              438708                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 51548                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  24314404400                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7957.980699                       # Cycle average of tags in use
system.l2.tags.total_refs                     3901373                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2042378                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.910211                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    7681.416292                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   276.564408                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.937673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.033760                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.971433                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           218                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7723                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          135                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          423                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5081                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2120                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.026611                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.942749                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  63582733                       # Number of tag accesses
system.l2.tags.data_accesses                 63582733                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24314404400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     30928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    222095.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        92.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    118969.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000797118484                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1760                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1760                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              521915                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29185                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      175337                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      15479                       # Number of write requests accepted
system.mem_ctrls.readBursts                    350674                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    30958                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   9518                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    30                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                350674                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                30958                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  132167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  132809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   16628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   15948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    8358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    5405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    5363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1760                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     193.813068                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    173.412115                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     95.336714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31              1      0.06%      0.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            32      1.82%      1.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           125      7.10%      8.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          272     15.45%     24.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          323     18.35%     42.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          287     16.31%     59.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          200     11.36%     70.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          150      8.52%     78.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          111      6.31%     85.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           87      4.94%     90.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           53      3.01%     93.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           40      2.27%     95.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           20      1.14%     96.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           19      1.08%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           16      0.91%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            7      0.40%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            6      0.34%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            3      0.17%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            3      0.17%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            2      0.11%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1760                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1760                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.567045                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.536429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.033297                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              450     25.57%     25.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               41      2.33%     27.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1165     66.19%     94.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               40      2.27%     96.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               58      3.30%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.17%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.11%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1760                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  609152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                22443136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1981312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    923.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     81.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   24304959198                       # Total gap between requests
system.mem_ctrls.avgGap                     127373.80                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher     14214080                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         5888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      7614016                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1978752                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 584595031.248225808144                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 242160.980097871536                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 313148365.665909528732                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 81381882.420282527804                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher       222226                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           92                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       128356                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        30958                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   6764035180                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      3239744                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   4393435164                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 561727516108                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     30437.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     35214.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     34228.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18144825.77                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher     14222464                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      8214784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      22443136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1981312                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1981312                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher       111113                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        64178                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         175337                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        15479                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         15479                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher    584939847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst       242161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    337856682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        923038691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst       242161                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       242161                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     81487170                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        81487170                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     81487170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    584939847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst       242161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    337856682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1004525860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               341156                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               30918                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        21574                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        21093                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        21611                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        21781                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        22018                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        20704                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        21719                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        21688                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        20276                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        21366                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        21324                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        19799                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        19316                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        21642                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        22489                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        22756                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          798                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          634                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1671                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2064                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2650                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2700                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2662                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1966                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2674                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2676                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3347                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1056                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1386                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1804                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1410                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              5414960736                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1280017312                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        11160710088                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15872.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32714.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              295137                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              22414                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            86.51                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           72.49                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        54528                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   436.730047                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   297.600034                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   368.102480                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1106      2.03%      2.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        23013     42.20%     44.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         7316     13.42%     57.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3572      6.55%     64.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2510      4.60%     68.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1813      3.32%     72.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1492      2.74%     74.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1214      2.23%     77.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12492     22.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        54528                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              21833984                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1978752                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              897.985558                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               81.381882                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.74                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               85.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  24314404400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    288760163.327998                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    142539455.519998                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1139631099.263992                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  74275507.488000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2013112682.784085                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 10358543631.744137                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 2085002098.367995                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  16101864638.495951                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   662.235619                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4597307347                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    811980000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  18905117053                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    285673227.839998                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    141020976.095998                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   1118319439.103997                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  83026372.128000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2013112682.784085                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 10278470338.752129                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 2152336458.383993                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  16071959495.087948                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   661.005683                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4748047742                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    811980000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  18754376658                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  24314404400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             171111                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        15479                       # Transaction distribution
system.membus.trans_dist::CleanEvict           159836                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4226                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4226                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         171111                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       525989                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 525989                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     24424448                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                24424448                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            175337                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  175337    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              175337                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  24314404400                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           599198543                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1630165712                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        16519290                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     16276282                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       161199                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     10298553                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        10297477                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.989552                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed            1104                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect           10                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups          112                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits           36                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses           76                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            2                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts     13813308                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           13                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       161120                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     57236110                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.747235                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.836058                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0     25601265     44.73%     44.73% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      7433210     12.99%     57.72% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2      1332833      2.33%     60.04% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3      1569170      2.74%     62.79% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4     21299632     37.21%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     57236110                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted    100003004                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted      100004914                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs            48832551                       # Number of memory references committed
system.switch_cpus.commit.loads              42558593                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           13815072                       # Number of branches committed
system.switch_cpus.commit.vector                  108                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            86187808                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls           220                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     51172315     51.17%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd           18      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            6      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt           24      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     51.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead     42558593     42.56%     93.73% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      6273958      6.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total    100004914                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples     21299632                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          5070888                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles      40255889                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           8130852                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles       7161144                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         164450                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      9720387                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            83                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts      116083997                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts        595323                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24314404400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24314404400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles       130698                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts              123138603                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches            16519290                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     10298617                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              60487312                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          329058                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          547                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.icacheWaitRetryStallCycles          137                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines          13170766                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            63                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     60783223                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.026366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.875224                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0         35893123     59.05%     59.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1          2530437      4.16%     63.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2          1800434      2.96%     66.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3          3463317      5.70%     71.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4          4738613      7.80%     79.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5          1087671      1.79%     81.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6          2719015      4.47%     85.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7          2464021      4.05%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          6086592     10.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     60783223                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.271761                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.025772                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24314404400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24314404400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads            15904218                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         6020535                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses          317                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation         3379                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores        1156584                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads          122                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            423                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  24314404400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         164450                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          9276939                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles        24109785                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        19363                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles          10934304                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles      16278382                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts      114526473                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts        354871                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          6505                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        7426627                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents           9094                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents      8803634                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands    137594392                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups           167210910                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups        121168020                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups              596                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps     120951804                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         16642572                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             975                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing           55                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          42978110                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                149754102                       # The number of ROB reads
system.switch_cpus.rob.writes               231186073                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts        100000001                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps          100001911                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp           1878245                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       989210                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       949631                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          159837                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           138010                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            45163                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           45163                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            46                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1878199                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           92                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5770086                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               5770178                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    492380672                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              492386560                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          313326                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1981312                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2236734                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001453                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038091                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2233484     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3250      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2236734                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  24314404400                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         4616087200                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             19.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             92000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3846724000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            15.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
