<?xml version="1.0" encoding="utf-8" standalone="yes" ?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>gateware on Semidigital Meta Adventures</title>
    <link>https://zignig.github.io/tags/gateware/</link>
    <description>Recent content in gateware on Semidigital Meta Adventures</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>en-US</language>
    <lastBuildDate>Sat, 03 Aug 2019 08:46:36 +0800</lastBuildDate>
    
	<atom:link href="https://zignig.github.io/tags/gateware/index.xml" rel="self" type="application/rss+xml" />
    
    
    <item>
      <title>New Boneless-v3 and the Gizmotron</title>
      <link>https://zignig.github.io/posts/steve/steve.7/</link>
      <pubDate>Sat, 03 Aug 2019 08:46:36 +0800</pubDate>
      
      <guid>https://zignig.github.io/posts/steve/steve.7/</guid>
      <description>Working Boneless v3 Finally managed to get the new version of the processor running on my TinyBx this is in concert with nmigen , nmigen-boards and nmigen-boards. I have wrapped all this into my workbench for the project in Gizmotron
Gizmos from .gizmo import Gizmo, IO from nmigen import * class _warmboot(Elaboratable): def __init__(self): self.image = Signal(2) self.boot = Signal() def elaborate(self, platform): m = Module() m.submodules.wb = Instance(&amp;#34;SB_WARMBOOT&amp;#34;, i_S1 = self.</description>
    </item>
    
    <item>
      <title>Boneless</title>
      <link>https://zignig.github.io/investigation/boneless/</link>
      <pubDate>Fri, 19 Apr 2019 20:07:38 +0800</pubDate>
      
      <guid>https://zignig.github.io/investigation/boneless/</guid>
      <description>&lt;h2 id=&#34;a-gateware-cpu&#34;&gt;A gateware CPU&lt;/h2&gt;

&lt;p&gt;The &lt;a href=&#34;https://github.com/zignig/Boneless-CPU&#34;&gt;Boneless-CPU&lt;/a&gt; is a soft CPU written in &lt;a href=&#34;https://github.com/m-labs/nmigen&#34;&gt;nmigen&lt;/a&gt; by &lt;a href=&#34;https://github.com/whitequark&#34;&gt;Whitequark&lt;/a&gt;.&lt;/p&gt;

&lt;p&gt;It is a 16bit Von Neumann machine with a completely flat memory space , registers and all. The gateware is nice and compact and fits into about 500 LUTS plus memory.&lt;/p&gt;</description>
    </item>
    
    <item>
      <title>FPGA</title>
      <link>https://zignig.github.io/posts/fpga/</link>
      <pubDate>Fri, 19 Apr 2019 08:55:07 +0800</pubDate>
      
      <guid>https://zignig.github.io/posts/fpga/</guid>
      <description>&lt;h1 id=&#34;fpga-fun&#34;&gt;FPGA fun&lt;/h1&gt;

&lt;p&gt;I recently aquired a TinyFpgaBX and have been investigating programming RTL.&lt;/p&gt;

&lt;p&gt;After doing regular programming , thinking in gateware is a brain melter.&lt;/p&gt;</description>
    </item>
    
  </channel>
</rss>