// Seed: 3714532196
module module_0 (
    input tri1 id_0
    , id_9,
    input wand id_1,
    input tri0 id_2,
    output wand id_3,
    input tri0 id_4,
    output tri0 id_5,
    input supply0 id_6,
    output tri1 id_7
);
  wire id_10;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    input wor id_2,
    input uwire id_3,
    output tri1 id_4,
    input tri id_5,
    input wor id_6,
    output logic id_7,
    input tri1 id_8,
    input uwire id_9,
    output logic id_10,
    input tri0 id_11,
    input tri id_12,
    input tri id_13,
    output supply0 id_14,
    output wor id_15
);
  always id_7 <= #id_2 1;
  initial id_10 = 1;
  wire id_17;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_0,
      id_1,
      id_4,
      id_8,
      id_4
  );
  assign modCall_1.id_7 = 0;
  wire id_18;
  ;
endmodule
