INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ericson/Downloads/Lab6/Lab6.srcs/sources_1/new/slug_states.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slug_states
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ericson/Downloads/Lab6/Lab6.srcs/sim_1/new/sim_slug_states.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_slug_states
