

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Wed Jul 31 21:53:18 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       conv_1_fp3_ap_d1_r2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.335|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  12211|  12211|  12211|  12211|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                                  |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |  12209|  12209|        45|          3|          1|  4056|    yes   |
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    641|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     17|    1358|   2811|    -|
|Memory           |        0|      -|     320|     30|    -|
|Multiplexer      |        -|      -|       -|    522|    -|
|Register         |        0|      -|    1814|    384|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     18|    3492|   4388|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      8|       3|      8|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_fadd_32ns_32nkbM_U1  |cnn_fadd_32ns_32nkbM  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32nkbM_U2  |cnn_fadd_32ns_32nkbM  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32nkbM_U3  |cnn_fadd_32ns_32nkbM  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32nkbM_U4  |cnn_fadd_32ns_32nkbM  |        0|      2|  227|  403|    0|
    |cnn_fcmp_32ns_32nmb6_U8  |cnn_fcmp_32ns_32nmb6  |        0|      0|   66|  239|    0|
    |cnn_fmul_32ns_32nlbW_U5  |cnn_fmul_32ns_32nlbW  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32nlbW_U6  |cnn_fmul_32ns_32nlbW  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32nlbW_U7  |cnn_fmul_32ns_32nlbW  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     17| 1358| 2811|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |cnn_mac_muladd_6nncg_U9  |cnn_mac_muladd_6nncg  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_1_bias_U         |conv_1_conv_1_bias    |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_0_0_U  |conv_1_conv_1_weibkb  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_0_1_U  |conv_1_conv_1_weicud  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_0_2_U  |conv_1_conv_1_weidEe  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_1_0_U  |conv_1_conv_1_weieOg  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_1_1_U  |conv_1_conv_1_weifYi  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_1_2_U  |conv_1_conv_1_weig8j  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_2_0_U  |conv_1_conv_1_weihbi  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_2_1_U  |conv_1_conv_1_weiibs  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_2_2_U  |conv_1_conv_1_weijbC  |        0|  32|   3|    0|     6|   32|     1|          192|
    +----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                 |                      |        0| 320|  30|    0|    60|  320|    10|         1920|
    +----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_fu_786_p2        |     +    |      0|  0|  15|           1|           8|
    |add_ln23_10_fu_941_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln23_11_fu_762_p2     |     +    |      0|  0|  15|           2|           5|
    |add_ln23_12_fu_949_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln23_13_fu_960_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln23_14_fu_971_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln23_1_fu_586_p2      |     +    |      0|  0|  15|           5|           2|
    |add_ln23_3_fu_720_p2      |     +    |      0|  0|  15|           1|           5|
    |add_ln23_4_fu_851_p2      |     +    |      0|  0|  14|          10|          10|
    |add_ln23_5_fu_863_p2      |     +    |      0|  0|  14|          10|          10|
    |add_ln23_6_fu_930_p2      |     +    |      0|  0|  14|          10|          10|
    |add_ln23_7_fu_748_p2      |     +    |      0|  0|  15|           2|           5|
    |add_ln23_8_fu_878_p2      |     +    |      0|  0|  14|          10|          10|
    |add_ln23_9_fu_890_p2      |     +    |      0|  0|  14|          10|          10|
    |add_ln23_fu_638_p2        |     +    |      0|  0|  15|           2|           5|
    |add_ln30_2_fu_1035_p2     |     +    |      0|  0|  12|          13|          13|
    |add_ln30_fu_670_p2        |     +    |      0|  0|  15|           5|           5|
    |add_ln8_fu_598_p2         |     +    |      0|  0|  12|          12|           1|
    |c_fu_580_p2               |     +    |      0|  0|  15|           5|           1|
    |f_fu_984_p2               |     +    |      0|  0|  12|           1|           3|
    |r_fu_564_p2               |     +    |      0|  0|  15|           5|           1|
    |sub_ln23_1_fu_842_p2      |     -    |      0|  0|  14|          10|          10|
    |sub_ln23_2_fu_924_p2      |     -    |      0|  0|  14|          10|          10|
    |sub_ln23_fu_814_p2        |     -    |      0|  0|  14|          10|          10|
    |sub_ln30_fu_1026_p2       |     -    |      0|  0|  12|          13|          13|
    |and_ln29_fu_1081_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln30_fu_714_p2        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_604_p2       |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln14_fu_708_p2       |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln29_7_fu_1069_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_fu_1063_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_592_p2        |   icmp   |      0|  0|  13|          12|           7|
    |or_ln29_fu_1075_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln30_fu_726_p2         |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0               |  select  |      0|  0|  32|           1|          32|
    |grp_fu_511_p3             |  select  |      0|  0|  32|           1|          32|
    |grp_fu_520_p3             |  select  |      0|  0|  32|           1|          32|
    |grp_fu_529_p3             |  select  |      0|  0|  32|           1|          32|
    |select_ln11_fu_989_p3     |  select  |      0|  0|   8|           1|           1|
    |select_ln23_4_fu_977_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln30_10_fu_768_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln30_1_fu_618_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln30_2_fu_630_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln30_3_fu_654_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln30_4_fu_662_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln30_5_fu_686_p3   |  select  |      0|  0|   5|           1|           1|
    |select_ln30_6_fu_694_p3   |  select  |      0|  0|   5|           1|           2|
    |select_ln30_7_fu_732_p3   |  select  |      0|  0|   3|           1|           1|
    |select_ln30_8_fu_740_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln30_9_fu_754_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln30_fu_610_p3     |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln30_fu_702_p2        |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 641|         264|         412|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter14                   |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_454_p4               |   9|          2|    5|         10|
    |ap_phi_mux_f_0_phi_fu_465_p4               |   9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten39_phi_fu_421_p4  |   9|          2|   12|         24|
    |ap_phi_mux_indvar_flatten_phi_fu_443_p4    |   9|          2|    8|         16|
    |ap_phi_mux_r_0_phi_fu_432_p4               |   9|          2|    5|         10|
    |c_0_reg_450                                |   9|          2|    5|         10|
    |f_0_reg_461                                |   9|          2|    3|          6|
    |grp_fu_472_p0                              |  21|          4|   32|        128|
    |grp_fu_472_p1                              |  21|          4|   32|        128|
    |grp_fu_477_p0                              |  21|          4|   32|        128|
    |grp_fu_477_p1                              |  21|          4|   32|        128|
    |grp_fu_481_p0                              |  21|          4|   32|        128|
    |grp_fu_481_p1                              |  21|          4|   32|        128|
    |grp_fu_490_p0                              |  21|          4|   32|        128|
    |grp_fu_490_p1                              |  15|          3|   32|         96|
    |grp_fu_494_p0                              |  21|          4|   32|        128|
    |grp_fu_494_p1                              |  21|          4|   32|        128|
    |grp_fu_498_p0                              |  21|          4|   32|        128|
    |grp_fu_498_p1                              |  15|          3|   32|         96|
    |grp_fu_511_p0                              |  15|          3|    1|          3|
    |grp_fu_520_p0                              |  15|          3|    1|          3|
    |indvar_flatten39_reg_417                   |   9|          2|   12|         24|
    |indvar_flatten_reg_439                     |   9|          2|    8|         16|
    |input_0_address0                           |  33|          6|    9|         54|
    |input_0_address1                           |  27|          5|    9|         45|
    |input_1_address0                           |  33|          6|    9|         54|
    |input_1_address1                           |  27|          5|    9|         45|
    |r_0_reg_428                                |   9|          2|    5|         10|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 522|        102|  490|       1816|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln11_reg_1208                  |   8|   0|    8|          0|
    |add_ln23_10_reg_1314               |  10|   0|   10|          0|
    |add_ln23_14_reg_1329               |  10|   0|   10|          0|
    |add_ln30_1_reg_1359                |  10|   0|   10|          0|
    |add_ln8_reg_1106                   |  12|   0|   12|          0|
    |ap_CS_fsm                          |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |c_0_reg_450                        |   5|   0|    5|          0|
    |conv_1_weights_0_0_l_reg_1274      |  32|   0|   32|          0|
    |conv_1_weights_0_1_l_reg_1279      |  32|   0|   32|          0|
    |conv_1_weights_0_2_l_reg_1284      |  32|   0|   32|          0|
    |conv_1_weights_1_0_l_reg_1289      |  32|   0|   32|          0|
    |conv_1_weights_1_1_l_reg_1294      |  32|   0|   32|          0|
    |conv_1_weights_1_2_l_reg_1299      |  32|   0|   32|          0|
    |f_0_reg_461                        |   3|   0|    3|          0|
    |f_reg_1349                         |   3|   0|    3|          0|
    |icmp_ln11_reg_1111                 |   1|   0|    1|          0|
    |icmp_ln8_reg_1102                  |   1|   0|    1|          0|
    |indvar_flatten39_reg_417           |  12|   0|   12|          0|
    |indvar_flatten_reg_439             |   8|   0|    8|          0|
    |r_0_reg_428                        |   5|   0|    5|          0|
    |reg_543                            |  32|   0|   32|          0|
    |select_ln11_reg_1354               |   8|   0|    8|          0|
    |select_ln23_4_reg_1344             |  32|   0|   32|          0|
    |select_ln30_10_reg_1165            |   5|   0|    5|          0|
    |select_ln30_1_reg_1116             |   5|   0|    5|          0|
    |select_ln30_2_reg_1130             |   4|   0|    4|          0|
    |select_ln30_3_reg_1136             |   4|   0|    4|          0|
    |select_ln30_7_reg_1148             |   3|   0|    3|          0|
    |select_ln30_8_reg_1154             |   5|   0|    5|          0|
    |select_ln30_9_reg_1160             |   5|   0|    5|          0|
    |sub_ln23_1_reg_1218                |   8|   0|   10|          2|
    |sub_ln23_reg_1213                  |   8|   0|   10|          2|
    |tmp_0_1_reg_1390                   |  32|   0|   32|          0|
    |tmp_0_2_reg_1415                   |  32|   0|   32|          0|
    |tmp_1_1_reg_1420                   |  32|   0|   32|          0|
    |tmp_1_2_reg_1425                   |  32|   0|   32|          0|
    |tmp_1_reg_1395                     |  32|   0|   32|          0|
    |tmp_2_1_reg_1455                   |  32|   0|   32|          0|
    |tmp_2_2_reg_1460                   |  32|   0|   32|          0|
    |tmp_2_reg_1450                     |  32|   0|   32|          0|
    |tmp_8_reg_1385                     |  32|   0|   32|          0|
    |trunc_ln30_reg_1122                |   1|   0|    1|          0|
    |trunc_ln30_reg_1122_pp0_iter1_reg  |   1|   0|    1|          0|
    |w_sum_4_0_1_reg_1470               |  32|   0|   32|          0|
    |w_sum_4_0_2_reg_1475               |  32|   0|   32|          0|
    |w_sum_4_1_1_reg_1485               |  32|   0|   32|          0|
    |w_sum_4_1_2_reg_1490               |  32|   0|   32|          0|
    |w_sum_4_1_reg_1480                 |  32|   0|   32|          0|
    |w_sum_4_2_1_reg_1500               |  32|   0|   32|          0|
    |w_sum_4_2_2_reg_1505               |  32|   0|   32|          0|
    |w_sum_4_2_reg_1495                 |  32|   0|   32|          0|
    |w_sum_4_reg_1465                   |  32|   0|   32|          0|
    |w_sum_reg_1520                     |  32|   0|   32|          0|
    |zext_ln23_5_mid2_v_reg_1142        |   4|   0|    4|          0|
    |zext_ln23_reg_1170                 |   3|   0|   64|         61|
    |zext_ln30_1_reg_1223               |   5|   0|   10|          5|
    |zext_ln30_3_reg_1249               |   5|   0|   10|          5|
    |add_ln30_1_reg_1359                |  64|  32|   10|          0|
    |icmp_ln8_reg_1102                  |  64|  32|    1|          0|
    |select_ln30_7_reg_1148             |  64|  32|    3|          0|
    |tmp_0_1_reg_1390                   |  64|  32|   32|          0|
    |tmp_0_2_reg_1415                   |  64|  32|   32|          0|
    |tmp_1_1_reg_1420                   |  64|  32|   32|          0|
    |tmp_1_2_reg_1425                   |  64|  32|   32|          0|
    |tmp_1_reg_1395                     |  64|  32|   32|          0|
    |tmp_2_1_reg_1455                   |  64|  32|   32|          0|
    |tmp_2_2_reg_1460                   |  64|  32|   32|          0|
    |tmp_2_reg_1450                     |  64|  32|   32|          0|
    |zext_ln23_reg_1170                 |  64|  32|   64|         61|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1814| 384| 1455|        136|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_0_address0   | out |    9|  ap_memory |    input_0   |     array    |
|input_0_ce0        | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q0         |  in |   32|  ap_memory |    input_0   |     array    |
|input_0_address1   | out |    9|  ap_memory |    input_0   |     array    |
|input_0_ce1        | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q1         |  in |   32|  ap_memory |    input_0   |     array    |
|input_1_address0   | out |    9|  ap_memory |    input_1   |     array    |
|input_1_ce0        | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q0         |  in |   32|  ap_memory |    input_1   |     array    |
|input_1_address1   | out |    9|  ap_memory |    input_1   |     array    |
|input_1_ce1        | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q1         |  in |   32|  ap_memory |    input_1   |     array    |
|conv_out_address0  | out |   12|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

