{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627395490177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627395490179 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 27 11:18:09 2021 " "Processing started: Tue Jul 27 11:18:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627395490179 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627395490179 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Registradores -c Registradores " "Command: quartus_map --read_settings_files=on --write_settings_files=off Registradores -c Registradores" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627395490179 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1627395490810 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627395490810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registradores.v 1 1 " "Found 1 design units, including 1 entities, in source file Registradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registradores " "Found entity 1: Registradores" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627395503509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627395503509 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "leituraRS Registradores.v(19) " "Verilog HDL Implicit Net warning at Registradores.v(19): created implicit net for \"leituraRS\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627395503510 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "leituraRT Registradores.v(20) " "Verilog HDL Implicit Net warning at Registradores.v(20): created implicit net for \"leituraRT\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627395503510 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Registradores " "Elaborating entity \"Registradores\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627395503686 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "leituraRS Registradores.v(19) " "Verilog HDL or VHDL warning at Registradores.v(19): object \"leituraRS\" assigned a value but never read" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627395503714 "|Registradores"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "leituraRT Registradores.v(20) " "Verilog HDL or VHDL warning at Registradores.v(20): object \"leituraRT\" assigned a value but never read" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627395503714 "|Registradores"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Registradores.v(19) " "Verilog HDL assignment warning at Registradores.v(19): truncated value with size 32 to match size of target (1)" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627395503714 "|Registradores"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Registradores.v(20) " "Verilog HDL assignment warning at Registradores.v(20): truncated value with size 32 to match size of target (1)" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627395503714 "|Registradores"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "leituraR1 Registradores.v(7) " "Output port \"leituraR1\" at Registradores.v(7) has no driver" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1627395503714 "|Registradores"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "leituraR2 Registradores.v(8) " "Output port \"leituraR2\" at Registradores.v(8) has no driver" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1627395503714 "|Registradores"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR1\[0\] GND " "Pin \"leituraR1\[0\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR1\[1\] GND " "Pin \"leituraR1\[1\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR1\[2\] GND " "Pin \"leituraR1\[2\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR1\[3\] GND " "Pin \"leituraR1\[3\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR1\[4\] GND " "Pin \"leituraR1\[4\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR1\[5\] GND " "Pin \"leituraR1\[5\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR1\[6\] GND " "Pin \"leituraR1\[6\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR1\[7\] GND " "Pin \"leituraR1\[7\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR1\[8\] GND " "Pin \"leituraR1\[8\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR1\[9\] GND " "Pin \"leituraR1\[9\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR1\[10\] GND " "Pin \"leituraR1\[10\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR1\[11\] GND " "Pin \"leituraR1\[11\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR1\[12\] GND " "Pin \"leituraR1\[12\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR1\[13\] GND " "Pin \"leituraR1\[13\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR1\[14\] GND " "Pin \"leituraR1\[14\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR1\[15\] GND " "Pin \"leituraR1\[15\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR1\[16\] GND " "Pin \"leituraR1\[16\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR1[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR1\[17\] GND " "Pin \"leituraR1\[17\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR1[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR1\[18\] GND " "Pin \"leituraR1\[18\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR1[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR1\[19\] GND " "Pin \"leituraR1\[19\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR1[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR1\[20\] GND " "Pin \"leituraR1\[20\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR1[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR1\[21\] GND " "Pin \"leituraR1\[21\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR1[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR1\[22\] GND " "Pin \"leituraR1\[22\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR1[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR1\[23\] GND " "Pin \"leituraR1\[23\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR1[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR1\[24\] GND " "Pin \"leituraR1\[24\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR1[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR1\[25\] GND " "Pin \"leituraR1\[25\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR1[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR1\[26\] GND " "Pin \"leituraR1\[26\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR1[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR1\[27\] GND " "Pin \"leituraR1\[27\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR1[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR1\[28\] GND " "Pin \"leituraR1\[28\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR1[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR1\[29\] GND " "Pin \"leituraR1\[29\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR1[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR1\[30\] GND " "Pin \"leituraR1\[30\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR1[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR1\[31\] GND " "Pin \"leituraR1\[31\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR1[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR2\[0\] GND " "Pin \"leituraR2\[0\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR2\[1\] GND " "Pin \"leituraR2\[1\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR2\[2\] GND " "Pin \"leituraR2\[2\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR2\[3\] GND " "Pin \"leituraR2\[3\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR2\[4\] GND " "Pin \"leituraR2\[4\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR2\[5\] GND " "Pin \"leituraR2\[5\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR2\[6\] GND " "Pin \"leituraR2\[6\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR2\[7\] GND " "Pin \"leituraR2\[7\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR2\[8\] GND " "Pin \"leituraR2\[8\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR2\[9\] GND " "Pin \"leituraR2\[9\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR2\[10\] GND " "Pin \"leituraR2\[10\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR2\[11\] GND " "Pin \"leituraR2\[11\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR2\[12\] GND " "Pin \"leituraR2\[12\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR2\[13\] GND " "Pin \"leituraR2\[13\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR2\[14\] GND " "Pin \"leituraR2\[14\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR2\[15\] GND " "Pin \"leituraR2\[15\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR2[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR2\[16\] GND " "Pin \"leituraR2\[16\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR2[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR2\[17\] GND " "Pin \"leituraR2\[17\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR2[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR2\[18\] GND " "Pin \"leituraR2\[18\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR2[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR2\[19\] GND " "Pin \"leituraR2\[19\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR2[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR2\[20\] GND " "Pin \"leituraR2\[20\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR2[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR2\[21\] GND " "Pin \"leituraR2\[21\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR2[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR2\[22\] GND " "Pin \"leituraR2\[22\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR2[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR2\[23\] GND " "Pin \"leituraR2\[23\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR2[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR2\[24\] GND " "Pin \"leituraR2\[24\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR2[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR2\[25\] GND " "Pin \"leituraR2\[25\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR2[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR2\[26\] GND " "Pin \"leituraR2\[26\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR2[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR2\[27\] GND " "Pin \"leituraR2\[27\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR2[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR2\[28\] GND " "Pin \"leituraR2\[28\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR2[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR2\[29\] GND " "Pin \"leituraR2\[29\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR2[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR2\[30\] GND " "Pin \"leituraR2\[30\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR2[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leituraR2\[31\] GND " "Pin \"leituraR2\[31\]\" is stuck at GND" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627395504965 "|Registradores|leituraR2[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1627395504965 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1627395505672 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627395505672 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "49 " "Design contains 49 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regWrite " "No output dependent on input pin \"regWrite\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|regWrite"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R1\[0\] " "No output dependent on input pin \"R1\[0\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|R1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R1\[1\] " "No output dependent on input pin \"R1\[1\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|R1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R1\[2\] " "No output dependent on input pin \"R1\[2\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|R1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R1\[3\] " "No output dependent on input pin \"R1\[3\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|R1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R1\[4\] " "No output dependent on input pin \"R1\[4\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|R1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2\[0\] " "No output dependent on input pin \"R2\[0\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|R2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2\[1\] " "No output dependent on input pin \"R2\[1\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|R2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2\[2\] " "No output dependent on input pin \"R2\[2\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|R2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2\[3\] " "No output dependent on input pin \"R2\[3\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|R2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2\[4\] " "No output dependent on input pin \"R2\[4\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|R2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RD\[0\] " "No output dependent on input pin \"RD\[0\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|RD[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RD\[1\] " "No output dependent on input pin \"RD\[1\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|RD[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RD\[2\] " "No output dependent on input pin \"RD\[2\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|RD[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RD\[3\] " "No output dependent on input pin \"RD\[3\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|RD[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RD\[4\] " "No output dependent on input pin \"RD\[4\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|RD[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadosEscrita\[0\] " "No output dependent on input pin \"dadosEscrita\[0\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|dadosEscrita[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadosEscrita\[1\] " "No output dependent on input pin \"dadosEscrita\[1\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|dadosEscrita[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadosEscrita\[2\] " "No output dependent on input pin \"dadosEscrita\[2\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|dadosEscrita[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadosEscrita\[3\] " "No output dependent on input pin \"dadosEscrita\[3\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|dadosEscrita[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadosEscrita\[4\] " "No output dependent on input pin \"dadosEscrita\[4\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|dadosEscrita[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadosEscrita\[5\] " "No output dependent on input pin \"dadosEscrita\[5\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|dadosEscrita[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadosEscrita\[6\] " "No output dependent on input pin \"dadosEscrita\[6\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|dadosEscrita[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadosEscrita\[7\] " "No output dependent on input pin \"dadosEscrita\[7\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|dadosEscrita[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadosEscrita\[8\] " "No output dependent on input pin \"dadosEscrita\[8\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|dadosEscrita[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadosEscrita\[9\] " "No output dependent on input pin \"dadosEscrita\[9\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|dadosEscrita[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadosEscrita\[10\] " "No output dependent on input pin \"dadosEscrita\[10\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|dadosEscrita[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadosEscrita\[11\] " "No output dependent on input pin \"dadosEscrita\[11\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|dadosEscrita[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadosEscrita\[12\] " "No output dependent on input pin \"dadosEscrita\[12\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|dadosEscrita[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadosEscrita\[13\] " "No output dependent on input pin \"dadosEscrita\[13\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|dadosEscrita[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadosEscrita\[14\] " "No output dependent on input pin \"dadosEscrita\[14\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|dadosEscrita[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadosEscrita\[15\] " "No output dependent on input pin \"dadosEscrita\[15\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|dadosEscrita[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadosEscrita\[16\] " "No output dependent on input pin \"dadosEscrita\[16\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|dadosEscrita[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadosEscrita\[17\] " "No output dependent on input pin \"dadosEscrita\[17\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|dadosEscrita[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadosEscrita\[18\] " "No output dependent on input pin \"dadosEscrita\[18\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|dadosEscrita[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadosEscrita\[19\] " "No output dependent on input pin \"dadosEscrita\[19\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|dadosEscrita[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadosEscrita\[20\] " "No output dependent on input pin \"dadosEscrita\[20\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|dadosEscrita[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadosEscrita\[21\] " "No output dependent on input pin \"dadosEscrita\[21\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|dadosEscrita[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadosEscrita\[22\] " "No output dependent on input pin \"dadosEscrita\[22\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|dadosEscrita[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadosEscrita\[23\] " "No output dependent on input pin \"dadosEscrita\[23\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|dadosEscrita[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadosEscrita\[24\] " "No output dependent on input pin \"dadosEscrita\[24\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|dadosEscrita[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadosEscrita\[25\] " "No output dependent on input pin \"dadosEscrita\[25\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|dadosEscrita[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadosEscrita\[26\] " "No output dependent on input pin \"dadosEscrita\[26\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|dadosEscrita[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadosEscrita\[27\] " "No output dependent on input pin \"dadosEscrita\[27\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|dadosEscrita[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadosEscrita\[28\] " "No output dependent on input pin \"dadosEscrita\[28\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|dadosEscrita[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadosEscrita\[29\] " "No output dependent on input pin \"dadosEscrita\[29\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|dadosEscrita[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadosEscrita\[30\] " "No output dependent on input pin \"dadosEscrita\[30\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|dadosEscrita[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadosEscrita\[31\] " "No output dependent on input pin \"dadosEscrita\[31\]\"" {  } { { "Registradores.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes3/Registradores.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627395506440 "|Registradores|dadosEscrita[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1627395506440 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "113 " "Implemented 113 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "49 " "Implemented 49 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1627395506449 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1627395506449 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1627395506449 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 124 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 124 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "896 " "Peak virtual memory: 896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627395506461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 27 11:18:26 2021 " "Processing ended: Tue Jul 27 11:18:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627395506461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627395506461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627395506461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627395506461 ""}
