{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1533651761364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1533651761364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 07 11:22:41 2018 " "Processing started: Tue Aug 07 11:22:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1533651761364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1533651761364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1533651761364 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1533651761801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccpu_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ccpu_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ccpu_ram " "Found entity 1: ccpu_ram" {  } { { "ccpu_ram.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/ccpu_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533651761926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533651761926 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 Coprocessor_Edge_Detection.v(96) " "Verilog HDL Expression warning at Coprocessor_Edge_Detection.v(96): truncated literal to match 5 bits" {  } { { "Coprocessor_Edge_Detection.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Coprocessor_Edge_Detection.v" 96 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1533651761941 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Coprocessor_Edge_Detection.v(49) " "Verilog HDL information at Coprocessor_Edge_Detection.v(49): always construct contains both blocking and non-blocking assignments" {  } { { "Coprocessor_Edge_Detection.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Coprocessor_Edge_Detection.v" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1533651761941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coprocessor_edge_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file coprocessor_edge_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 Coprocessor_Edge_Detection " "Found entity 1: Coprocessor_Edge_Detection" {  } { { "Coprocessor_Edge_Detection.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Coprocessor_Edge_Detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533651761941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533651761941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "escrever.v 1 1 " "Found 1 design units, including 1 entities, in source file escrever.v" { { "Info" "ISGN_ENTITY_NAME" "1 Escrever " "Found entity 1: Escrever" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533651761957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533651761957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "divisor_clock.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/divisor_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533651761957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533651761957 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "VGADemo.v(37) " "Verilog HDL Module Instantiation warning at VGADemo.v(37): ignored dangling comma in List of Port Connections" {  } { { "VGADemo.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 37 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1533651761972 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGADemo.v(68) " "Verilog HDL information at VGADemo.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "VGADemo.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1533651761972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgademo.v 1 1 " "Found 1 design units, including 1 entities, in source file vgademo.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGADemo " "Found entity 1: VGADemo" {  } { { "VGADemo.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533651761972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533651761972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hsync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hsync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hvsync_generator " "Found entity 1: hvsync_generator" {  } { { "hsync_generator.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/hsync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533651762004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533651762004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file controlador_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlador_ram " "Found entity 1: controlador_ram" {  } { { "controlador_ram.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/controlador_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533651762019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533651762019 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "address_pixel_in Coprocessor_Edge_Detection.v(42) " "Verilog HDL Implicit Net warning at Coprocessor_Edge_Detection.v(42): created implicit net for \"address_pixel_in\"" {  } { { "Coprocessor_Edge_Detection.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Coprocessor_Edge_Detection.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533651762019 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGADemo " "Elaborating entity \"VGADemo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1533651762144 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGADemo.v(82) " "Verilog HDL assignment warning at VGADemo.v(82): truncated value with size 32 to match size of target (12)" {  } { { "VGADemo.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533651762144 "|VGADemo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "result VGADemo.v(9) " "Output port \"result\" at VGADemo.v(9) has no driver" {  } { { "VGADemo.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1533651762144 "|VGADemo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clock divisor_clock:divisor_clock " "Elaborating entity \"divisor_clock\" for hierarchy \"divisor_clock:divisor_clock\"" {  } { { "VGADemo.v" "divisor_clock" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533651762144 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "contador divisor_clock.v(8) " "Verilog HDL or VHDL warning at divisor_clock.v(8): object \"contador\" assigned a value but never read" {  } { { "divisor_clock.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/divisor_clock.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1533651762160 "|VGADemo|divisor_clock:divisor_clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hvsync_generator hvsync_generator:hvsync " "Elaborating entity \"hvsync_generator\" for hierarchy \"hvsync_generator:hvsync\"" {  } { { "VGADemo.v" "hvsync" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533651762160 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hsync_generator.v(18) " "Verilog HDL assignment warning at hsync_generator.v(18): truncated value with size 32 to match size of target (10)" {  } { { "hsync_generator.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/hsync_generator.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533651762160 "|VGADemo|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 hsync_generator.v(27) " "Verilog HDL assignment warning at hsync_generator.v(27): truncated value with size 32 to match size of target (9)" {  } { { "hsync_generator.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/hsync_generator.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533651762160 "|VGADemo|hvsync_generator:hvsync"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_ram controlador_ram:controlador_ram " "Elaborating entity \"controlador_ram\" for hierarchy \"controlador_ram:controlador_ram\"" {  } { { "VGADemo.v" "controlador_ram" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533651762175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram controlador_ram:controlador_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"controlador_ram:controlador_ram\|altsyncram:altsyncram_component\"" {  } { { "controlador_ram.v" "altsyncram_component" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/controlador_ram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533651762238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlador_ram:controlador_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"controlador_ram:controlador_ram\|altsyncram:altsyncram_component\"" {  } { { "controlador_ram.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/controlador_ram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533651762253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlador_ram:controlador_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"controlador_ram:controlador_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533651762253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533651762253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533651762253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533651762253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533651762253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533651762253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533651762253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533651762253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533651762253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533651762253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533651762253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533651762253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533651762253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533651762253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533651762253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533651762253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533651762253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533651762253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533651762253 ""}  } { { "controlador_ram.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/controlador_ram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1533651762253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iln1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iln1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iln1 " "Found entity 1: altsyncram_iln1" {  } { { "db/altsyncram_iln1.tdf" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/db/altsyncram_iln1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533651762347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533651762347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iln1 controlador_ram:controlador_ram\|altsyncram:altsyncram_component\|altsyncram_iln1:auto_generated " "Elaborating entity \"altsyncram_iln1\" for hierarchy \"controlador_ram:controlador_ram\|altsyncram:altsyncram_component\|altsyncram_iln1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533651762347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Escrever Escrever:Escrever " "Elaborating entity \"Escrever\" for hierarchy \"Escrever:Escrever\"" {  } { { "VGADemo.v" "Escrever" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533651762362 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buffer_dados Escrever.v(12) " "Verilog HDL or VHDL warning at Escrever.v(12): object \"buffer_dados\" assigned a value but never read" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "contador_endereco Escrever.v(14) " "Verilog HDL warning at Escrever.v(14): initial value for variable contador_endereco should be constant" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 14 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "buffer_dados Escrever.v(15) " "Verilog HDL warning at Escrever.v(15): initial value for variable buffer_dados should be constant" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 15 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Escrever.v(34) " "Verilog HDL assignment warning at Escrever.v(34): truncated value with size 32 to match size of target (12)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "contador_endereco Escrever.v(54) " "Verilog HDL Always Construct warning at Escrever.v(54): variable \"contador_endereco\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "contador_iteracoes Escrever.v(56) " "Verilog HDL Always Construct warning at Escrever.v(56): variable \"contador_iteracoes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Escrever.v(56) " "Verilog HDL assignment warning at Escrever.v(56): truncated value with size 32 to match size of target (5)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "contador_endereco Escrever.v(58) " "Verilog HDL Always Construct warning at Escrever.v(58): variable \"contador_endereco\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Escrever.v(49) " "Verilog HDL Case Statement warning at Escrever.v(49): incomplete case statement has no default case item" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 49 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Escrever.v(49) " "Verilog HDL Case Statement information at Escrever.v(49): all case item expressions in this case statement are onehot" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 49 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data Escrever.v(48) " "Verilog HDL Always Construct warning at Escrever.v(48): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "contador_iteracoes Escrever.v(48) " "Verilog HDL Always Construct warning at Escrever.v(48): inferring latch(es) for variable \"contador_iteracoes\", which holds its previous value in one or more paths through the always construct" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wren Escrever.v(48) " "Verilog HDL Always Construct warning at Escrever.v(48): inferring latch(es) for variable \"wren\", which holds its previous value in one or more paths through the always construct" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wraddress Escrever.v(48) " "Verilog HDL Always Construct warning at Escrever.v(48): inferring latch(es) for variable \"wraddress\", which holds its previous value in one or more paths through the always construct" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "contador_endereco Escrever.v(48) " "Verilog HDL Always Construct warning at Escrever.v(48): inferring latch(es) for variable \"contador_endereco\", which holds its previous value in one or more paths through the always construct" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done Escrever.v(48) " "Verilog HDL Always Construct warning at Escrever.v(48): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done Escrever.v(48) " "Inferred latch for \"done\" at Escrever.v(48)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_endereco\[0\] Escrever.v(48) " "Inferred latch for \"contador_endereco\[0\]\" at Escrever.v(48)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_endereco\[1\] Escrever.v(48) " "Inferred latch for \"contador_endereco\[1\]\" at Escrever.v(48)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_endereco\[2\] Escrever.v(48) " "Inferred latch for \"contador_endereco\[2\]\" at Escrever.v(48)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_endereco\[3\] Escrever.v(48) " "Inferred latch for \"contador_endereco\[3\]\" at Escrever.v(48)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_endereco\[4\] Escrever.v(48) " "Inferred latch for \"contador_endereco\[4\]\" at Escrever.v(48)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_endereco\[5\] Escrever.v(48) " "Inferred latch for \"contador_endereco\[5\]\" at Escrever.v(48)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_endereco\[6\] Escrever.v(48) " "Inferred latch for \"contador_endereco\[6\]\" at Escrever.v(48)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_endereco\[7\] Escrever.v(48) " "Inferred latch for \"contador_endereco\[7\]\" at Escrever.v(48)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_endereco\[8\] Escrever.v(48) " "Inferred latch for \"contador_endereco\[8\]\" at Escrever.v(48)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_endereco\[9\] Escrever.v(48) " "Inferred latch for \"contador_endereco\[9\]\" at Escrever.v(48)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_endereco\[10\] Escrever.v(48) " "Inferred latch for \"contador_endereco\[10\]\" at Escrever.v(48)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_endereco\[11\] Escrever.v(48) " "Inferred latch for \"contador_endereco\[11\]\" at Escrever.v(48)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wraddress\[0\] Escrever.v(48) " "Inferred latch for \"wraddress\[0\]\" at Escrever.v(48)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wraddress\[1\] Escrever.v(48) " "Inferred latch for \"wraddress\[1\]\" at Escrever.v(48)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wraddress\[2\] Escrever.v(48) " "Inferred latch for \"wraddress\[2\]\" at Escrever.v(48)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wraddress\[3\] Escrever.v(48) " "Inferred latch for \"wraddress\[3\]\" at Escrever.v(48)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wraddress\[4\] Escrever.v(48) " "Inferred latch for \"wraddress\[4\]\" at Escrever.v(48)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wraddress\[5\] Escrever.v(48) " "Inferred latch for \"wraddress\[5\]\" at Escrever.v(48)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wraddress\[6\] Escrever.v(48) " "Inferred latch for \"wraddress\[6\]\" at Escrever.v(48)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wraddress\[7\] Escrever.v(48) " "Inferred latch for \"wraddress\[7\]\" at Escrever.v(48)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wraddress\[8\] Escrever.v(48) " "Inferred latch for \"wraddress\[8\]\" at Escrever.v(48)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wraddress\[9\] Escrever.v(48) " "Inferred latch for \"wraddress\[9\]\" at Escrever.v(48)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wraddress\[10\] Escrever.v(48) " "Inferred latch for \"wraddress\[10\]\" at Escrever.v(48)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wraddress\[11\] Escrever.v(48) " "Inferred latch for \"wraddress\[11\]\" at Escrever.v(48)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wren Escrever.v(48) " "Inferred latch for \"wren\" at Escrever.v(48)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533651762362 "|VGADemo|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data Escrever.v(48) " "Inferred latch for \"data\" at Escrever.v(48)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533651762378 "|VGADemo|Escrever:Escrever"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "contador_endereco\[11\] Escrever.v(24) " "Can't resolve multiple constant drivers for net \"contador_endereco\[11\]\" at Escrever.v(24)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 24 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533651762378 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "Escrever.v(48) " "Constant driver at Escrever.v(48)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 48 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1533651762378 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "contador_endereco\[10\] Escrever.v(24) " "Can't resolve multiple constant drivers for net \"contador_endereco\[10\]\" at Escrever.v(24)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 24 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533651762378 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "contador_endereco\[9\] Escrever.v(24) " "Can't resolve multiple constant drivers for net \"contador_endereco\[9\]\" at Escrever.v(24)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 24 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533651762378 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "contador_endereco\[8\] Escrever.v(24) " "Can't resolve multiple constant drivers for net \"contador_endereco\[8\]\" at Escrever.v(24)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 24 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533651762378 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "contador_endereco\[7\] Escrever.v(24) " "Can't resolve multiple constant drivers for net \"contador_endereco\[7\]\" at Escrever.v(24)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 24 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533651762378 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "contador_endereco\[6\] Escrever.v(24) " "Can't resolve multiple constant drivers for net \"contador_endereco\[6\]\" at Escrever.v(24)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 24 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533651762378 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "contador_endereco\[5\] Escrever.v(24) " "Can't resolve multiple constant drivers for net \"contador_endereco\[5\]\" at Escrever.v(24)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 24 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533651762378 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "contador_endereco\[4\] Escrever.v(24) " "Can't resolve multiple constant drivers for net \"contador_endereco\[4\]\" at Escrever.v(24)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 24 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533651762378 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "contador_endereco\[3\] Escrever.v(24) " "Can't resolve multiple constant drivers for net \"contador_endereco\[3\]\" at Escrever.v(24)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 24 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533651762378 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "contador_endereco\[2\] Escrever.v(24) " "Can't resolve multiple constant drivers for net \"contador_endereco\[2\]\" at Escrever.v(24)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 24 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533651762378 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "contador_endereco\[1\] Escrever.v(24) " "Can't resolve multiple constant drivers for net \"contador_endereco\[1\]\" at Escrever.v(24)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 24 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533651762378 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "contador_endereco\[0\] Escrever.v(24) " "Can't resolve multiple constant drivers for net \"contador_endereco\[0\]\" at Escrever.v(24)" {  } { { "Escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 24 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533651762378 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Escrever:Escrever " "Can't elaborate user hierarchy \"Escrever:Escrever\"" {  } { { "VGADemo.v" "Escrever" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 66 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533651762378 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/output_files/VGA.map.smsg " "Generated suppressed messages file Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA/output_files/VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1533651762440 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 24 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 14 errors, 24 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "348 " "Peak virtual memory: 348 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1533651762518 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Aug 07 11:22:42 2018 " "Processing ended: Tue Aug 07 11:22:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1533651762518 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1533651762518 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1533651762518 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1533651762518 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 16 s 24 s " "Quartus II Full Compilation was unsuccessful. 16 errors, 24 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1533651763158 ""}
