;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <402
	SLT 121, 0
	SLT 121, 0
	SLT 121, 0
	SUB <0, @2
	SUB #72, @200
	SUB #72, @200
	SUB <0, @2
	CMP <0, @2
	SUB 12, @10
	SLT 121, -0
	CMP <0, @2
	SUB #72, @200
	SUB @121, 103
	ADD 270, @30
	SLT 121, 0
	SUB #12, @-17
	SUB 1, <-5
	SUB 12, @11
	SUB 12, @10
	SLT 121, 0
	SUB 501, <-1
	SUB 1, <-1
	SUB #0, -40
	SLT #12, @0
	SLT #12, @0
	SUB 12, @11
	ADD -1, <-20
	SPL 0, <402
	SPL 0, <402
	SUB #12, @0
	SUB 12, @11
	ADD 210, 30
	SUB 12, @11
	SUB @121, 103
	ADD 270, @30
	SUB 210, 30
	SPL -0
	JMP 721, 100
	SUB 12, @10
	CMP 210, 0
	CMP 210, 0
	DJN 1, @22
	SUB 12, @10
	SUB 12, @10
	MOV -7, <-20
