
*** Running vivado
    with args -log system_seven_seg_ip_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_seven_seg_ip_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_seven_seg_ip_0_0.tcl -notrace
Command: synth_design -top system_seven_seg_ip_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9144 
WARNING: [Synth 8-2611] redeclaration of ansi port seg0 is not allowed [c:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.srcs/sources_1/bd/system/ipshared/29f7/src/decoder.v:16]
WARNING: [Synth 8-2611] redeclaration of ansi port seg1 is not allowed [c:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.srcs/sources_1/bd/system/ipshared/29f7/src/decoder.v:17]
WARNING: [Synth 8-2611] redeclaration of ansi port cat0 is not allowed [c:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.srcs/sources_1/bd/system/ipshared/29f7/src/decoder.v:18]
WARNING: [Synth 8-2611] redeclaration of ansi port cat1 is not allowed [c:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.srcs/sources_1/bd/system/ipshared/29f7/src/decoder.v:19]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 326.641 ; gain = 88.098
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_seven_seg_ip_0_0' [c:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.srcs/sources_1/bd/system/ip/system_seven_seg_ip_0_0/synth/system_seven_seg_ip_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'seven_seg_ip_v1_0' [c:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.srcs/sources_1/bd/system/ipshared/29f7/hdl/seven_seg_ip_v1_0.v:4]
	Parameter SEVEN_SEG_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'seven_seg_ip_v1_0_S_AXI' [c:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.srcs/sources_1/bd/system/ipshared/29f7/hdl/seven_seg_ip_v1_0_S_AXI.v:4]
	Parameter SEVEN_SEG_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'user_logic' [c:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.srcs/sources_1/bd/system/ipshared/29f7/hdl/user_logic.v:23]
	Parameter SEVEN_SEG_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_divider' [c:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.srcs/sources_1/bd/system/ipshared/29f7/src/clk_divider.v:3]
WARNING: [Synth 8-5788] Register clk_temp_reg in module clk_divider is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.srcs/sources_1/bd/system/ipshared/29f7/src/clk_divider.v:15]
WARNING: [Synth 8-5788] Register clk_out_reg in module clk_divider is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.srcs/sources_1/bd/system/ipshared/29f7/src/clk_divider.v:16]
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (1#1) [c:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.srcs/sources_1/bd/system/ipshared/29f7/src/clk_divider.v:3]
INFO: [Synth 8-638] synthesizing module 'decoder' [c:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.srcs/sources_1/bd/system/ipshared/29f7/src/decoder.v:1]
INFO: [Synth 8-256] done synthesizing module 'decoder' (2#1) [c:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.srcs/sources_1/bd/system/ipshared/29f7/src/decoder.v:1]
WARNING: [Synth 8-350] instance 'dec1' of module 'decoder' requires 11 connections, but only 9 given [c:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.srcs/sources_1/bd/system/ipshared/29f7/hdl/user_logic.v:71]
WARNING: [Synth 8-6014] Unused sequential element value_reg was removed.  [c:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.srcs/sources_1/bd/system/ipshared/29f7/hdl/user_logic.v:43]
INFO: [Synth 8-256] done synthesizing module 'user_logic' (3#1) [c:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.srcs/sources_1/bd/system/ipshared/29f7/hdl/user_logic.v:23]
WARNING: [Synth 8-6014] Unused sequential element byte_index was removed.  [c:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.srcs/sources_1/bd/system/ipshared/29f7/hdl/seven_seg_ip_v1_0_S_AXI.v:225]
INFO: [Synth 8-256] done synthesizing module 'seven_seg_ip_v1_0_S_AXI' (4#1) [c:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.srcs/sources_1/bd/system/ipshared/29f7/hdl/seven_seg_ip_v1_0_S_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'seven_seg_ip_v1_0' (5#1) [c:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.srcs/sources_1/bd/system/ipshared/29f7/hdl/seven_seg_ip_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'system_seven_seg_ip_0_0' (6#1) [c:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.srcs/sources_1/bd/system/ip/system_seven_seg_ip_0_0/synth/system_seven_seg_ip_0_0.v:57]
WARNING: [Synth 8-3331] design user_logic has unconnected port slv_reg_wren
WARNING: [Synth 8-3331] design user_logic has unconnected port axi_awaddr[2]
WARNING: [Synth 8-3331] design user_logic has unconnected port axi_awaddr[1]
WARNING: [Synth 8-3331] design user_logic has unconnected port axi_awaddr[0]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_WDATA[7]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_WDATA[6]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_WDATA[5]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_WDATA[4]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_WDATA[3]
WARNING: [Synth 8-3331] design user_logic has unconnected port S_AXI_WDATA[2]
WARNING: [Synth 8-3331] design seven_seg_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design seven_seg_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design seven_seg_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design seven_seg_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design seven_seg_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design seven_seg_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 353.445 ; gain = 114.902
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 353.445 ; gain = 114.902
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.215 . Memory (MB): peak = 671.945 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 671.945 ; gain = 433.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 671.945 ; gain = 433.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 671.945 ; gain = 433.402
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "clk_temp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cat0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cat1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 671.945 ; gain = 433.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   8 Input     32 Bit        Muxes := 7     
	   4 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module decoder 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 4     
Module user_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module seven_seg_ip_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   8 Input     32 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element inst/seven_seg_ip_v1_0_S_AXI_inst/U1/dec1/seg1_reg was removed.  [c:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.srcs/sources_1/bd/system/ipshared/29f7/src/decoder.v:27]
WARNING: [Synth 8-6014] Unused sequential element inst/seven_seg_ip_v1_0_S_AXI_inst/U1/dec1/cat1_reg was removed.  [c:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.srcs/sources_1/bd/system/ipshared/29f7/src/decoder.v:54]
WARNING: [Synth 8-3331] design system_seven_seg_ip_0_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design system_seven_seg_ip_0_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design system_seven_seg_ip_0_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design system_seven_seg_ip_0_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design system_seven_seg_ip_0_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design system_seven_seg_ip_0_0 has unconnected port s_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/seven_seg_ip_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/seven_seg_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/seven_seg_ip_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/seven_seg_ip_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/seven_seg_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/seven_seg_ip_v1_0_S_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/seven_seg_ip_v1_0_S_AXI_inst/U1/dec1/seg0_reg[0]' (FDE) to 'inst/seven_seg_ip_v1_0_S_AXI_inst/U1/dec1/seg0_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/seven_seg_ip_v1_0_S_AXI_inst/U1/dec1/seg0_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/seven_seg_ip_v1_0_S_AXI_inst/U1/dec1/seg0_reg[1]) is unused and will be removed from module system_seven_seg_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/seven_seg_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module system_seven_seg_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/seven_seg_ip_v1_0_S_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module system_seven_seg_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/seven_seg_ip_v1_0_S_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module system_seven_seg_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/seven_seg_ip_v1_0_S_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module system_seven_seg_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/seven_seg_ip_v1_0_S_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module system_seven_seg_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/seven_seg_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module system_seven_seg_ip_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 671.945 ; gain = 433.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 671.945 ; gain = 433.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 671.945 ; gain = 433.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 671.945 ; gain = 433.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 671.945 ; gain = 433.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 671.945 ; gain = 433.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 671.945 ; gain = 433.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 671.945 ; gain = 433.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 671.945 ; gain = 433.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 671.945 ; gain = 433.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |    34|
|3     |LUT2   |     4|
|4     |LUT3   |     2|
|5     |LUT4   |     9|
|6     |LUT5   |    64|
|7     |LUT6   |    70|
|8     |MUXF7  |    32|
|9     |FDCE   |    33|
|10    |FDRE   |   274|
|11    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------+------------------------+------+
|      |Instance                         |Module                  |Cells |
+------+---------------------------------+------------------------+------+
|1     |top                              |                        |   531|
|2     |  inst                           |seven_seg_ip_v1_0       |   531|
|3     |    seven_seg_ip_v1_0_S_AXI_inst |seven_seg_ip_v1_0_S_AXI |   531|
|4     |      U1                         |user_logic              |   125|
|5     |        clk_slow                 |clk_divider             |   113|
|6     |        dec1                     |decoder                 |    11|
+------+---------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 671.945 ; gain = 433.402
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 671.945 ; gain = 114.902
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 671.945 ; gain = 433.402
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

41 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 671.945 ; gain = 435.031
INFO: [Common 17-1381] The checkpoint 'C:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.runs/system_seven_seg_ip_0_0_synth_1/system_seven_seg_ip_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.srcs/sources_1/bd/system/ip/system_seven_seg_ip_0_0/system_seven_seg_ip_0_0.xci
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.runs/system_seven_seg_ip_0_0_synth_1/system_seven_seg_ip_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 671.945 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Oct  4 19:19:26 2018...
