Running: /home/jeas/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/jeas/Microeletronica/test_and_port/and_port/and_port_isim_beh.exe -prj /home/jeas/Microeletronica/test_and_port/and_port/and_port_beh.prj work.and_port 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/jeas/Microeletronica/test_and_port/and_port/and_port.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 83076 KB
Fuse CPU Usage: 3030 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity and_port
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 VHDL Units
Built simulation executable /home/jeas/Microeletronica/test_and_port/and_port/and_port_isim_beh.exe
Fuse Memory Usage: 1173040 KB
Fuse CPU Usage: 3080 ms
GCC CPU Usage: 1230 ms
