; ModuleID = '../../third_party/webrtc/rtc_base/race_checker.cc'
source_filename = "../../third_party/webrtc/rtc_base/race_checker.cc"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

%"class.rtc::RaceChecker" = type { i32, i64 }
%"class.rtc::internal::RaceCheckerScope" = type <{ %"class.rtc::RaceChecker"*, i8, [7 x i8] }>

@_ZN3rtc11RaceCheckerC1Ev = hidden unnamed_addr alias void (%"class.rtc::RaceChecker"*), void (%"class.rtc::RaceChecker"*)* @_ZN3rtc11RaceCheckerC2Ev
@_ZN3rtc8internal16RaceCheckerScopeC1EPKNS_11RaceCheckerE = hidden unnamed_addr alias void (%"class.rtc::internal::RaceCheckerScope"*, %"class.rtc::RaceChecker"*), void (%"class.rtc::internal::RaceCheckerScope"*, %"class.rtc::RaceChecker"*)* @_ZN3rtc8internal16RaceCheckerScopeC2EPKNS_11RaceCheckerE
@_ZN3rtc8internal16RaceCheckerScopeD1Ev = hidden unnamed_addr alias void (%"class.rtc::internal::RaceCheckerScope"*), void (%"class.rtc::internal::RaceCheckerScope"*)* @_ZN3rtc8internal16RaceCheckerScopeD2Ev

; Function Attrs: nofree norecurse nounwind ssp uwtable
define hidden void @_ZN3rtc11RaceCheckerC2Ev(%"class.rtc::RaceChecker"*) unnamed_addr #0 align 2 {
  %2 = getelementptr inbounds %"class.rtc::RaceChecker", %"class.rtc::RaceChecker"* %0, i64 0, i32 0
  store volatile i32 0, i32* %2, align 8
  ret void
}

; Function Attrs: nounwind ssp uwtable
define hidden zeroext i1 @_ZNK3rtc11RaceChecker7AcquireEv(%"class.rtc::RaceChecker"*) local_unnamed_addr #1 align 2 {
  %2 = alloca i64, align 8
  %3 = alloca i64, align 8
  %4 = bitcast i64* %2 to i8*
  call void @llvm.lifetime.start.p0i8(i64 8, i8* nonnull %4) #5
  %5 = tail call i64 @_ZN3rtc16CurrentThreadRefEv() #5
  store i64 %5, i64* %2, align 8
  %6 = getelementptr inbounds %"class.rtc::RaceChecker", %"class.rtc::RaceChecker"* %0, i64 0, i32 0
  %7 = load volatile i32, i32* %6, align 8
  %8 = add nsw i32 %7, 1
  store volatile i32 %8, i32* %6, align 8
  %9 = icmp eq i32 %7, 0
  br i1 %9, label %10, label %12

10:                                               ; preds = %1
  %11 = getelementptr inbounds %"class.rtc::RaceChecker", %"class.rtc::RaceChecker"* %0, i64 0, i32 1
  store volatile i64 %5, i64* %11, align 8
  br label %12

12:                                               ; preds = %10, %1
  %13 = bitcast i64* %3 to i8*
  call void @llvm.lifetime.start.p0i8(i64 8, i8* nonnull %13) #5
  %14 = getelementptr inbounds %"class.rtc::RaceChecker", %"class.rtc::RaceChecker"* %0, i64 0, i32 1
  %15 = load volatile i64, i64* %14, align 8
  store i64 %15, i64* %3, align 8
  %16 = call zeroext i1 @_ZN3rtc16IsThreadRefEqualERKmS1_(i64* nonnull dereferenceable(8) %3, i64* nonnull dereferenceable(8) %2) #5
  call void @llvm.lifetime.end.p0i8(i64 8, i8* nonnull %13) #5
  call void @llvm.lifetime.end.p0i8(i64 8, i8* nonnull %4) #5
  ret i1 %16
}

; Function Attrs: argmemonly nounwind
declare void @llvm.lifetime.start.p0i8(i64 immarg, i8* nocapture) #2

declare i64 @_ZN3rtc16CurrentThreadRefEv() local_unnamed_addr #3

declare zeroext i1 @_ZN3rtc16IsThreadRefEqualERKmS1_(i64* dereferenceable(8), i64* dereferenceable(8)) local_unnamed_addr #3

; Function Attrs: argmemonly nounwind
declare void @llvm.lifetime.end.p0i8(i64 immarg, i8* nocapture) #2

; Function Attrs: nofree norecurse nounwind ssp uwtable
define hidden void @_ZNK3rtc11RaceChecker7ReleaseEv(%"class.rtc::RaceChecker"*) local_unnamed_addr #0 align 2 {
  %2 = getelementptr inbounds %"class.rtc::RaceChecker", %"class.rtc::RaceChecker"* %0, i64 0, i32 0
  %3 = load volatile i32, i32* %2, align 8
  %4 = add nsw i32 %3, -1
  store volatile i32 %4, i32* %2, align 8
  ret void
}

; Function Attrs: nounwind ssp uwtable
define hidden void @_ZN3rtc8internal16RaceCheckerScopeC2EPKNS_11RaceCheckerE(%"class.rtc::internal::RaceCheckerScope"* nocapture, %"class.rtc::RaceChecker"*) unnamed_addr #1 align 2 {
  %3 = alloca i64, align 8
  %4 = alloca i64, align 8
  %5 = getelementptr inbounds %"class.rtc::internal::RaceCheckerScope", %"class.rtc::internal::RaceCheckerScope"* %0, i64 0, i32 0
  store %"class.rtc::RaceChecker"* %1, %"class.rtc::RaceChecker"** %5, align 8
  %6 = getelementptr inbounds %"class.rtc::internal::RaceCheckerScope", %"class.rtc::internal::RaceCheckerScope"* %0, i64 0, i32 1
  %7 = bitcast i64* %3 to i8*
  call void @llvm.lifetime.start.p0i8(i64 8, i8* nonnull %7) #5
  %8 = tail call i64 @_ZN3rtc16CurrentThreadRefEv() #5
  store i64 %8, i64* %3, align 8
  %9 = getelementptr inbounds %"class.rtc::RaceChecker", %"class.rtc::RaceChecker"* %1, i64 0, i32 0
  %10 = load volatile i32, i32* %9, align 8
  %11 = add nsw i32 %10, 1
  store volatile i32 %11, i32* %9, align 8
  %12 = icmp eq i32 %10, 0
  br i1 %12, label %13, label %15

13:                                               ; preds = %2
  %14 = getelementptr inbounds %"class.rtc::RaceChecker", %"class.rtc::RaceChecker"* %1, i64 0, i32 1
  store volatile i64 %8, i64* %14, align 8
  br label %15

15:                                               ; preds = %2, %13
  %16 = bitcast i64* %4 to i8*
  call void @llvm.lifetime.start.p0i8(i64 8, i8* nonnull %16) #5
  %17 = getelementptr inbounds %"class.rtc::RaceChecker", %"class.rtc::RaceChecker"* %1, i64 0, i32 1
  %18 = load volatile i64, i64* %17, align 8
  store i64 %18, i64* %4, align 8
  %19 = call zeroext i1 @_ZN3rtc16IsThreadRefEqualERKmS1_(i64* nonnull dereferenceable(8) %4, i64* nonnull dereferenceable(8) %3) #5
  call void @llvm.lifetime.end.p0i8(i64 8, i8* nonnull %16) #5
  call void @llvm.lifetime.end.p0i8(i64 8, i8* nonnull %7) #5
  %20 = zext i1 %19 to i8
  store i8 %20, i8* %6, align 8
  ret void
}

; Function Attrs: norecurse nounwind readonly ssp uwtable
define hidden zeroext i1 @_ZNK3rtc8internal16RaceCheckerScope12RaceDetectedEv(%"class.rtc::internal::RaceCheckerScope"* nocapture readonly) local_unnamed_addr #4 align 2 {
  %2 = getelementptr inbounds %"class.rtc::internal::RaceCheckerScope", %"class.rtc::internal::RaceCheckerScope"* %0, i64 0, i32 1
  %3 = load i8, i8* %2, align 8, !range !2
  %4 = icmp eq i8 %3, 0
  ret i1 %4
}

; Function Attrs: nofree norecurse nounwind ssp uwtable
define hidden void @_ZN3rtc8internal16RaceCheckerScopeD2Ev(%"class.rtc::internal::RaceCheckerScope"* nocapture readonly) unnamed_addr #0 align 2 {
  %2 = getelementptr inbounds %"class.rtc::internal::RaceCheckerScope", %"class.rtc::internal::RaceCheckerScope"* %0, i64 0, i32 0
  %3 = load %"class.rtc::RaceChecker"*, %"class.rtc::RaceChecker"** %2, align 8
  %4 = getelementptr inbounds %"class.rtc::RaceChecker", %"class.rtc::RaceChecker"* %3, i64 0, i32 0
  %5 = load volatile i32, i32* %4, align 8
  %6 = add nsw i32 %5, -1
  store volatile i32 %6, i32* %4, align 8
  ret void
}

attributes #0 = { nofree norecurse nounwind ssp uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "min-legal-vector-width"="0" "no-frame-pointer-elim"="false" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "null-pointer-is-valid"="true" "stack-protector-buffer-size"="4" "target-cpu"="x86-64" "target-features"="+cx8,+fxsr,+mmx,+sse,+sse2,+sse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #1 = { nounwind ssp uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "min-legal-vector-width"="0" "no-frame-pointer-elim"="false" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "null-pointer-is-valid"="true" "stack-protector-buffer-size"="4" "target-cpu"="x86-64" "target-features"="+cx8,+fxsr,+mmx,+sse,+sse2,+sse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { argmemonly nounwind }
attributes #3 = { "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="false" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "null-pointer-is-valid"="true" "stack-protector-buffer-size"="4" "target-cpu"="x86-64" "target-features"="+cx8,+fxsr,+mmx,+sse,+sse2,+sse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { norecurse nounwind readonly ssp uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "min-legal-vector-width"="0" "no-frame-pointer-elim"="false" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "null-pointer-is-valid"="true" "stack-protector-buffer-size"="4" "target-cpu"="x86-64" "target-features"="+cx8,+fxsr,+mmx,+sse,+sse2,+sse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #5 = { nounwind }

!llvm.module.flags = !{!0, !1}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{i32 7, !"PIC Level", i32 2}
!2 = !{i8 0, i8 2}
