<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/alpha/faults.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_a4feaad68b70f9faac265221bd8821b4.html">alpha</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">faults.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="arch_2alpha_2faults_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2003-2005 The Regents of The University of Michigan</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *          Kevin Lim</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2alpha_2faults_8hh.html">arch/alpha/faults.hh</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ev5_8hh.html">arch/alpha/ev5.hh</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="alpha_2tlb_8hh.html">arch/alpha/tlb.hh</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2trace_8hh.html">base/trace.hh</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2base_8hh.html">cpu/base.hh</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="page__table_8hh.html">mem/page_table.hh</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="full__system_8hh.html">sim/full_system.hh</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim_2process_8hh.html">sim/process.hh</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceAlphaISA.html">AlphaISA</a> {</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<a class="code" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> <a class="code" href="classAlphaISA_1_1MachineCheckFault.html#a0a25e80a609a1cba9c5588084ad65072">MachineCheckFault::_name</a> = <span class="stringliteral">&quot;mchk&quot;</span>;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<a class="code" href="namespaceAlphaISA.html#a02adb867130232f48aad22182711452c">FaultVect</a> <a class="code" href="classAlphaISA_1_1MachineCheckFault.html#ac76c3c6edebf7b493984baf7a8715e99">MachineCheckFault::_vect</a> = 0x0401;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<a class="code" href="classStats_1_1Scalar.html">FaultStat</a> <a class="code" href="classAlphaISA_1_1MachineCheckFault.html#afe62bd23b9d71acbe5121f5715a013a7">MachineCheckFault::_count</a>;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<a class="code" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> <a class="code" href="classAlphaISA_1_1AlignmentFault.html#ad2e10af55eccc7f064eb78eb53950dc3">AlignmentFault::_name</a> = <span class="stringliteral">&quot;unalign&quot;</span>;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<a class="code" href="namespaceAlphaISA.html#a02adb867130232f48aad22182711452c">FaultVect</a> <a class="code" href="classAlphaISA_1_1AlignmentFault.html#adcd04a37aa213b906801439afcaee73a">AlignmentFault::_vect</a> = 0x0301;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<a class="code" href="classStats_1_1Scalar.html">FaultStat</a> <a class="code" href="classAlphaISA_1_1AlignmentFault.html#ae58d6b35e464fcd8f9f7e773139feba9">AlignmentFault::_count</a>;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<a class="code" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> <a class="code" href="classAlphaISA_1_1ResetFault.html#a4896a495dab9131c470b92ecc03825d0">ResetFault::_name</a> = <span class="stringliteral">&quot;reset&quot;</span>;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<a class="code" href="namespaceAlphaISA.html#a02adb867130232f48aad22182711452c">FaultVect</a> <a class="code" href="classAlphaISA_1_1ResetFault.html#a2a70f838f8a4c98ec46d1404e12b436e">ResetFault::_vect</a> = 0x0001;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<a class="code" href="classStats_1_1Scalar.html">FaultStat</a> <a class="code" href="classAlphaISA_1_1ResetFault.html#aacd143c92c84ae031b66e2a051ef3495">ResetFault::_count</a>;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<a class="code" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> <a class="code" href="classAlphaISA_1_1ArithmeticFault.html#a4b39651c4974324c1745ec4ed02a3ce2">ArithmeticFault::_name</a> = <span class="stringliteral">&quot;arith&quot;</span>;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<a class="code" href="namespaceAlphaISA.html#a02adb867130232f48aad22182711452c">FaultVect</a> <a class="code" href="classAlphaISA_1_1ArithmeticFault.html#ab8cd81f6cb6db1df01956e697247ae08">ArithmeticFault::_vect</a> = 0x0501;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<a class="code" href="classStats_1_1Scalar.html">FaultStat</a> <a class="code" href="classAlphaISA_1_1ArithmeticFault.html#adf1071691ff20dfa3114eee5bc0852ad">ArithmeticFault::_count</a>;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<a class="code" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> <a class="code" href="classAlphaISA_1_1InterruptFault.html#ac0643aecef20f938788629b0991dfc23">InterruptFault::_name</a> = <span class="stringliteral">&quot;interrupt&quot;</span>;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<a class="code" href="namespaceAlphaISA.html#a02adb867130232f48aad22182711452c">FaultVect</a> <a class="code" href="classAlphaISA_1_1InterruptFault.html#a3b3a17d0050e9c55c72ed1914fa6f783">InterruptFault::_vect</a> = 0x0101;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<a class="code" href="classStats_1_1Scalar.html">FaultStat</a> <a class="code" href="classAlphaISA_1_1InterruptFault.html#a25670b514e1340e5d8e8aa85a7a03106">InterruptFault::_count</a>;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<a class="code" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> <a class="code" href="classAlphaISA_1_1NDtbMissFault.html#a0a3b607d7803a0c4848a802bd38a92c4">NDtbMissFault::_name</a> = <span class="stringliteral">&quot;dtb_miss_single&quot;</span>;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<a class="code" href="namespaceAlphaISA.html#a02adb867130232f48aad22182711452c">FaultVect</a> <a class="code" href="classAlphaISA_1_1NDtbMissFault.html#ae8a62697090fa4f787cb1c7bfdb9969e">NDtbMissFault::_vect</a> = 0x0201;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<a class="code" href="classStats_1_1Scalar.html">FaultStat</a> <a class="code" href="classAlphaISA_1_1NDtbMissFault.html#a87d1f44889bba6eab5fa7936190d1cdf">NDtbMissFault::_count</a>;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<a class="code" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> <a class="code" href="classAlphaISA_1_1PDtbMissFault.html#a834558638b636a1696150bc4316ea2c8">PDtbMissFault::_name</a> = <span class="stringliteral">&quot;dtb_miss_double&quot;</span>;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<a class="code" href="namespaceAlphaISA.html#a02adb867130232f48aad22182711452c">FaultVect</a> <a class="code" href="classAlphaISA_1_1PDtbMissFault.html#a79949c1f25d6d0770df223c18934f4eb">PDtbMissFault::_vect</a> = 0x0281;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<a class="code" href="classStats_1_1Scalar.html">FaultStat</a> <a class="code" href="classAlphaISA_1_1PDtbMissFault.html#a4275dbfbb2e1f27faeede7a8f7667518">PDtbMissFault::_count</a>;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<a class="code" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> <a class="code" href="classAlphaISA_1_1DtbPageFault.html#a2a8e2ec50ef70b8d3c754d4d18e47770">DtbPageFault::_name</a> = <span class="stringliteral">&quot;dtb_page_fault&quot;</span>;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<a class="code" href="namespaceAlphaISA.html#a02adb867130232f48aad22182711452c">FaultVect</a> <a class="code" href="classAlphaISA_1_1DtbPageFault.html#ab01ebed2b30b088d8e6c998cbdaf2c51">DtbPageFault::_vect</a> = 0x0381;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<a class="code" href="classStats_1_1Scalar.html">FaultStat</a> <a class="code" href="classAlphaISA_1_1DtbPageFault.html#a698011bd027e2bc7342ad6a72851d58c">DtbPageFault::_count</a>;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<a class="code" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> <a class="code" href="classAlphaISA_1_1DtbAcvFault.html#af5d4ef542ee9b9e7ecdc2f435a2f8792">DtbAcvFault::_name</a> = <span class="stringliteral">&quot;dtb_acv_fault&quot;</span>;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<a class="code" href="namespaceAlphaISA.html#a02adb867130232f48aad22182711452c">FaultVect</a> <a class="code" href="classAlphaISA_1_1DtbAcvFault.html#a6a519de1bc0aabd480ff887cf5816f26">DtbAcvFault::_vect</a> = 0x0381;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<a class="code" href="classStats_1_1Scalar.html">FaultStat</a> <a class="code" href="classAlphaISA_1_1DtbAcvFault.html#adb4b939d9614e98283880b5ad0a00610">DtbAcvFault::_count</a>;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<a class="code" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> <a class="code" href="classAlphaISA_1_1DtbAlignmentFault.html#aeaa33693ec1fdfd12915ba2cc02457f9">DtbAlignmentFault::_name</a> = <span class="stringliteral">&quot;unalign&quot;</span>;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<a class="code" href="namespaceAlphaISA.html#a02adb867130232f48aad22182711452c">FaultVect</a> <a class="code" href="classAlphaISA_1_1DtbAlignmentFault.html#a29d3c7e2f680c6c71bfae252664ea530">DtbAlignmentFault::_vect</a> = 0x0301;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<a class="code" href="classStats_1_1Scalar.html">FaultStat</a> <a class="code" href="classAlphaISA_1_1DtbAlignmentFault.html#a0e01efb5201206f9ba9133919bd309f3">DtbAlignmentFault::_count</a>;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<a class="code" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> <a class="code" href="classAlphaISA_1_1ItbPageFault.html#aab4b6a00fe3e8728cc019c87a23a48b2">ItbPageFault::_name</a> = <span class="stringliteral">&quot;itbmiss&quot;</span>;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<a class="code" href="namespaceAlphaISA.html#a02adb867130232f48aad22182711452c">FaultVect</a> <a class="code" href="classAlphaISA_1_1ItbPageFault.html#a190f5623ee236fc61a921af365b65d06">ItbPageFault::_vect</a> = 0x0181;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<a class="code" href="classStats_1_1Scalar.html">FaultStat</a> <a class="code" href="classAlphaISA_1_1ItbPageFault.html#a296421d647272f9c63154c9de49bbb4f">ItbPageFault::_count</a>;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<a class="code" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> <a class="code" href="classAlphaISA_1_1ItbAcvFault.html#a5c641567f3233dd4620022194c6decd2">ItbAcvFault::_name</a> = <span class="stringliteral">&quot;iaccvio&quot;</span>;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<a class="code" href="namespaceAlphaISA.html#a02adb867130232f48aad22182711452c">FaultVect</a> <a class="code" href="classAlphaISA_1_1ItbAcvFault.html#ac34d3f6cc3f7c53b49f5f4beebe7e909">ItbAcvFault::_vect</a> = 0x0081;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<a class="code" href="classStats_1_1Scalar.html">FaultStat</a> <a class="code" href="classAlphaISA_1_1ItbAcvFault.html#a7e42b18e71306d71bbdbf1df8665430a">ItbAcvFault::_count</a>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<a class="code" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> <a class="code" href="classAlphaISA_1_1UnimplementedOpcodeFault.html#a3683bbc1d77dc8f86d3216b9d7164a1d">UnimplementedOpcodeFault::_name</a> = <span class="stringliteral">&quot;opdec&quot;</span>;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<a class="code" href="namespaceAlphaISA.html#a02adb867130232f48aad22182711452c">FaultVect</a> <a class="code" href="classAlphaISA_1_1UnimplementedOpcodeFault.html#a02725527db76bcfeb6f3f9c96412c878">UnimplementedOpcodeFault::_vect</a> = 0x0481;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<a class="code" href="classStats_1_1Scalar.html">FaultStat</a> <a class="code" href="classAlphaISA_1_1UnimplementedOpcodeFault.html#a3a56c196346723b3d39f29184df2409b">UnimplementedOpcodeFault::_count</a>;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<a class="code" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> <a class="code" href="classAlphaISA_1_1FloatEnableFault.html#ab511169ff0e0f65dced2fc3a93321f74">FloatEnableFault::_name</a> = <span class="stringliteral">&quot;fen&quot;</span>;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<a class="code" href="namespaceAlphaISA.html#a02adb867130232f48aad22182711452c">FaultVect</a> <a class="code" href="classAlphaISA_1_1FloatEnableFault.html#aa7c726a515941ce5b3d083cd4239c2ac">FloatEnableFault::_vect</a> = 0x0581;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<a class="code" href="classStats_1_1Scalar.html">FaultStat</a> <a class="code" href="classAlphaISA_1_1FloatEnableFault.html#abaa6b4f82a6a0ed8d909829b15c82729">FloatEnableFault::_count</a>;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">/* We use the same fault vector, as for the guest system these should be the</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> * same, but for host purposes, having differentiation is helpful for</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"> * debug/monitorization purposes. */</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<a class="code" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> <a class="code" href="classAlphaISA_1_1VectorEnableFault.html#a256817198c76ec2abfc75060c312705a">VectorEnableFault::_name</a> = <span class="stringliteral">&quot;ven&quot;</span>;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<a class="code" href="namespaceAlphaISA.html#a02adb867130232f48aad22182711452c">FaultVect</a> <a class="code" href="classAlphaISA_1_1VectorEnableFault.html#af6d66f20f5e5791f456db157cff626d7">VectorEnableFault::_vect</a> = 0x0581;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<a class="code" href="classStats_1_1Scalar.html">FaultStat</a> <a class="code" href="classAlphaISA_1_1VectorEnableFault.html#a0931372a324b1f5da4c612ac08b22303">VectorEnableFault::_count</a>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<a class="code" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> <a class="code" href="classAlphaISA_1_1PalFault.html#a030f022edbb47df7e9afb5d03ac46050">PalFault::_name</a> = <span class="stringliteral">&quot;pal&quot;</span>;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<a class="code" href="namespaceAlphaISA.html#a02adb867130232f48aad22182711452c">FaultVect</a> <a class="code" href="classAlphaISA_1_1PalFault.html#a327c64efbdd25a02eb861bbad049ab76">PalFault::_vect</a> = 0x2001;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<a class="code" href="classStats_1_1Scalar.html">FaultStat</a> <a class="code" href="classAlphaISA_1_1PalFault.html#a3832059cc0f24f8510d0602bca3c9c68">PalFault::_count</a>;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<a class="code" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> <a class="code" href="classAlphaISA_1_1IntegerOverflowFault.html#a3b6da2aa267f84229b00384e89d2fea7">IntegerOverflowFault::_name</a> = <span class="stringliteral">&quot;intover&quot;</span>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<a class="code" href="namespaceAlphaISA.html#a02adb867130232f48aad22182711452c">FaultVect</a> <a class="code" href="classAlphaISA_1_1IntegerOverflowFault.html#a10e2886169d6961237bd74f72325c37e">IntegerOverflowFault::_vect</a> = 0x0501;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<a class="code" href="classStats_1_1Scalar.html">FaultStat</a> <a class="code" href="classAlphaISA_1_1IntegerOverflowFault.html#ab9de9b8216a48a80bcb97346c64bae7e">IntegerOverflowFault::_count</a>;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1AlphaFault.html#abf293457c3b3cd2f35ec3a251b5dfa14">  117</a></span>&#160;<a class="code" href="classAlphaISA_1_1AlphaFault.html#abf293457c3b3cd2f35ec3a251b5dfa14">AlphaFault::invoke</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;{</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <a class="code" href="classFaultBase.html#abc0bfc0aefe9dbfd0393c010b9273e72">FaultBase::invoke</a>(tc);</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>)</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <a class="code" href="classAlphaISA_1_1AlphaFault.html#a1d2c327ac2b4a7d5ef8a59e6f58b1f53">countStat</a>()++;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <a class="code" href="classGenericISA_1_1SimplePCState.html">PCState</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a> = tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>();</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="comment">// exception restart address</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classAlphaISA_1_1AlphaFault.html#a2b77c1808e481ef8879b735575891b50">setRestartAddress</a>() || !(pc.<a class="code" href="classGenericISA_1_1SimplePCState.html#a227b993ac419e080ec54dee0dcb1626b">pc</a>() &amp; 0x3))</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa181636d9fceb00536ad3e36c02f9b56f">IPR_EXC_ADDR</a>, pc.<a class="code" href="classGenericISA_1_1SimplePCState.html#a227b993ac419e080ec54dee0dcb1626b">pc</a>());</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classAlphaISA_1_1AlphaFault.html#a5b5e51bc58530f8594cc4a9b102823af">skipFaultingInstruction</a>()) {</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        <span class="comment">// traps...  skip faulting instruction.</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa181636d9fceb00536ad3e36c02f9b56f">IPR_EXC_ADDR</a>,</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                   tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa181636d9fceb00536ad3e36c02f9b56f">IPR_EXC_ADDR</a>) + 4);</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    }</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    pc.<a class="code" href="classGenericISA_1_1SimplePCState.html#a4acae36a85d6760953aea4264be5fb94">set</a>(tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aac46d3554a89e411a04a0ad3c44112678">IPR_PAL_BASE</a>) + <a class="code" href="classAlphaISA_1_1AlphaFault.html#a1bd240a12e3e88cbbf3ad612a7cce84f">vect</a>());</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>(pc);</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;}</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1ArithmeticFault.html#a0d04f2e202845444374fca8c93bbfff8">  141</a></span>&#160;<a class="code" href="classAlphaISA_1_1ArithmeticFault.html#a0d04f2e202845444374fca8c93bbfff8">ArithmeticFault::invoke</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;{</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <a class="code" href="classFaultBase.html#abc0bfc0aefe9dbfd0393c010b9273e72">FaultBase::invoke</a>(tc);</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>)</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Arithmetic traps are unimplemented!&quot;</span>);</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;}</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1DtbFault.html#ae9361b78b86ec4cd8915e343c234a0a0">  150</a></span>&#160;<a class="code" href="classAlphaISA_1_1DtbFault.html#ae9361b78b86ec4cd8915e343c234a0a0">DtbFault::invoke</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;{</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>) {</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        <span class="comment">// Set fault address and flags.  Even though we&#39;re modeling an</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        <span class="comment">// EV5, we use the EV6 technique of not latching fault registers</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        <span class="comment">// on VPTE loads (instead of locking the registers until IPR_VA is</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        <span class="comment">// read, like the EV5).  The EV6 approach is cleaner and seems to</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        <span class="comment">// work with EV5 PAL code, but not the other way around.</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        <span class="keywordflow">if</span> (reqFlags.noneSet(<a class="code" href="structAlphaISA_1_1AlphaRequestFlags.html#a62b0337a0f74cf6de1915c87aa5e1ddd">AlphaRequestFlags::VPTE</a> | <a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27ac9c1e3a7faefce9b9b5e2ee41435f634">Request::PREFETCH</a>)) {</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;            <span class="comment">// set VA register with faulting address</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa15b24e0ea2aede211b755c9542857387">IPR_VA</a>, <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>);</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;            <span class="comment">// set MM_STAT register flags</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;            <a class="code" href="namespaceAlphaISA.html#a63693d656cc2bf4bdd0de3e493eabe66">MachInst</a> machInst = inst-&gt;<a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa023b3861d4bd8f0c2d1e5d818b626b76">IPR_MM_STAT</a>,</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                (((<a class="code" href="namespaceAlphaISA.html#a9a4cdce6243495f64ef6cc1c6912da10">Opcode</a>(machInst) &amp; 0x3f) &lt;&lt; 11) |</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                 ((<a class="code" href="namespaceAlphaISA.html#a5fb6bfaf48ec71f9e3354545d3aa85ff">Ra</a>(machInst) &amp; 0x1f) &lt;&lt; 6) |</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                 (flags &amp; 0x3f)));</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;            <span class="comment">// set VA_FORM register with faulting formatted address</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aacfbf1eeef3aae1e41ee3a05be2fa09d0">IPR_VA_FORM</a>,</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aad35a951c84286962369d09cccf315ff6">IPR_MVPTBR</a>) | (<a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>.vpn() &lt;&lt; 3));</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        }</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    }</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <a class="code" href="classAlphaISA_1_1AlphaFault.html#abf293457c3b3cd2f35ec3a251b5dfa14">AlphaFault::invoke</a>(tc);</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;}</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1ItbFault.html#aaf423f29afb36e40128f0e2003294ffd">  179</a></span>&#160;<a class="code" href="classAlphaISA_1_1ItbFault.html#aaf423f29afb36e40128f0e2003294ffd">ItbFault::invoke</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;{</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>) {</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaa04a5b05624298fa64f77235b45daf5e">IPR_ITB_TAG</a>, <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>);</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa05762c0c0b77c6c7952b30b53deae0a4">IPR_IFAULT_VA_FORM</a>,</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aacaaed91096a8391741f15bd108160668">IPR_IVPTBR</a>) | (<a class="code" href="structAlphaISA_1_1VAddr.html">VAddr</a>(<a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>).<a class="code" href="structAlphaISA_1_1VAddr.html#a8fc6ec14c30110809c535fe5c6ddf968">vpn</a>() &lt;&lt; 3));</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    }</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <a class="code" href="classAlphaISA_1_1AlphaFault.html#abf293457c3b3cd2f35ec3a251b5dfa14">AlphaFault::invoke</a>(tc);</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;}</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1ItbPageFault.html#af75ae3cf5ca26967a9f1f1bccda42e2e">  191</a></span>&#160;<a class="code" href="classAlphaISA_1_1ItbPageFault.html#af75ae3cf5ca26967a9f1f1bccda42e2e">ItbPageFault::invoke</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;{</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>) {</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        <a class="code" href="classAlphaISA_1_1ItbFault.html#aaf423f29afb36e40128f0e2003294ffd">ItbFault::invoke</a>(tc);</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    }</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <a class="code" href="classProcess.html">Process</a> *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a> = tc-&gt;<a class="code" href="classThreadContext.html#a578034e4f174170011007e9908ca666d">getProcessPtr</a>();</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="keyword">const</span> <a class="code" href="structEmulationPageTable_1_1Entry.html">EmulationPageTable::Entry</a> *pte = p-&gt;<a class="code" href="classProcess.html#aeb1f0636e741b206059ffdbbc72bcf01">pTable</a>-&gt;<a class="code" href="classEmulationPageTable.html#a692ce97e35ba203ca11d981c61b60716">lookup</a>(<a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>);</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <a class="code" href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a>(!pte, <span class="stringliteral">&quot;Tried to execute unmapped address %#x.\n&quot;</span>, <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>);</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <a class="code" href="structAlphaISA_1_1VAddr.html">VAddr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>(<a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>);</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <a class="code" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> entry(p-&gt;<a class="code" href="classProcess.html#aeb1f0636e741b206059ffdbbc72bcf01">pTable</a>-&gt;<a class="code" href="classEmulationPageTable.html#a75c658349f05abcdecc96458b51725d1">pid</a>(), vaddr.<a class="code" href="structAlphaISA_1_1VAddr.html#a1d391cc559b0490f08fb90d3a25aeaec">page</a>(), pte-&gt;<a class="code" href="structEmulationPageTable_1_1Entry.html#a6c1866a41d576b70e84527523d09dcba">paddr</a>,</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                   pte-&gt;<a class="code" href="structEmulationPageTable_1_1Entry.html#ab0274018c841d59ef66c60d66d652538">flags</a> &amp; <a class="code" href="classEmulationPageTable.html#ad28e4377007e2ccda8ec52a7ec19f8c4ad83776af07a54b44632edb06f86479e6">EmulationPageTable::Uncacheable</a>,</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                   pte-&gt;<a class="code" href="structEmulationPageTable_1_1Entry.html#ab0274018c841d59ef66c60d66d652538">flags</a> &amp; <a class="code" href="classEmulationPageTable.html#ad28e4377007e2ccda8ec52a7ec19f8c4a80fd9e3e8d61504ef3b30327b089f2d7">EmulationPageTable::ReadOnly</a>);</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classAlphaISA_1_1TLB.html">TLB</a> *<span class="keyword">&gt;</span>(tc-&gt;<a class="code" href="classThreadContext.html#a2a9e2f3b0b81225d34ce2e840dbc43eb">getITBPtr</a>())-&gt;insert(vaddr.<a class="code" href="structAlphaISA_1_1VAddr.html#a1d391cc559b0490f08fb90d3a25aeaec">page</a>(), entry);</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;}</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1NDtbMissFault.html#ad6e4554ed3c96dfa40178f1750e49562">  210</a></span>&#160;<a class="code" href="classAlphaISA_1_1NDtbMissFault.html#ad6e4554ed3c96dfa40178f1750e49562">NDtbMissFault::invoke</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;{</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>) {</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        <a class="code" href="classAlphaISA_1_1DtbFault.html#ae9361b78b86ec4cd8915e343c234a0a0">DtbFault::invoke</a>(tc, inst);</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    }</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <a class="code" href="classProcess.html">Process</a> *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a> = tc-&gt;<a class="code" href="classThreadContext.html#a578034e4f174170011007e9908ca666d">getProcessPtr</a>();</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <span class="keyword">const</span> <a class="code" href="structEmulationPageTable_1_1Entry.html">EmulationPageTable::Entry</a> *pte = p-&gt;<a class="code" href="classProcess.html#aeb1f0636e741b206059ffdbbc72bcf01">pTable</a>-&gt;<a class="code" href="classEmulationPageTable.html#a692ce97e35ba203ca11d981c61b60716">lookup</a>(<a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>);</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="keywordflow">if</span> (!pte &amp;&amp; p-&gt;<a class="code" href="classProcess.html#aeafd0a9f4f332dab45ff954f8857e82f">fixupStackFault</a>(<a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>))</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        pte = p-&gt;<a class="code" href="classProcess.html#aeb1f0636e741b206059ffdbbc72bcf01">pTable</a>-&gt;<a class="code" href="classEmulationPageTable.html#a692ce97e35ba203ca11d981c61b60716">lookup</a>(<a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>);</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <a class="code" href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a>(!pte, <span class="stringliteral">&quot;Tried to access unmapped address %#x.\n&quot;</span>, (<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>)<a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>);</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <a class="code" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> entry(p-&gt;<a class="code" href="classProcess.html#aeb1f0636e741b206059ffdbbc72bcf01">pTable</a>-&gt;<a class="code" href="classEmulationPageTable.html#a75c658349f05abcdecc96458b51725d1">pid</a>(), vaddr.page(), pte-&gt;<a class="code" href="structEmulationPageTable_1_1Entry.html#a6c1866a41d576b70e84527523d09dcba">paddr</a>,</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                   pte-&gt;<a class="code" href="structEmulationPageTable_1_1Entry.html#ab0274018c841d59ef66c60d66d652538">flags</a> &amp; <a class="code" href="classEmulationPageTable.html#ad28e4377007e2ccda8ec52a7ec19f8c4ad83776af07a54b44632edb06f86479e6">EmulationPageTable::Uncacheable</a>,</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                   pte-&gt;<a class="code" href="structEmulationPageTable_1_1Entry.html#ab0274018c841d59ef66c60d66d652538">flags</a> &amp; <a class="code" href="classEmulationPageTable.html#ad28e4377007e2ccda8ec52a7ec19f8c4a80fd9e3e8d61504ef3b30327b089f2d7">EmulationPageTable::ReadOnly</a>);</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classAlphaISA_1_1TLB.html">TLB</a> *<span class="keyword">&gt;</span>(tc-&gt;<a class="code" href="classThreadContext.html#a53bfdd465a582069be1d45a0e5ecf3c8">getDTBPtr</a>())-&gt;insert(vaddr.page(), entry);</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;}</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;} <span class="comment">// namespace AlphaISA</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="classAlphaISA_1_1AlignmentFault_html_adcd04a37aa213b906801439afcaee73a"><div class="ttname"><a href="classAlphaISA_1_1AlignmentFault.html#adcd04a37aa213b906801439afcaee73a">AlphaISA::AlignmentFault::_vect</a></div><div class="ttdeci">static FaultVect _vect</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00075">faults.hh:75</a></div></div>
<div class="ttc" id="classAlphaISA_1_1PDtbMissFault_html_a834558638b636a1696150bc4316ea2c8"><div class="ttname"><a href="classAlphaISA_1_1PDtbMissFault.html#a834558638b636a1696150bc4316ea2c8">AlphaISA::PDtbMissFault::_name</a></div><div class="ttdeci">static FaultName _name</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00171">faults.hh:171</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ItbFault_html_aaf423f29afb36e40128f0e2003294ffd"><div class="ttname"><a href="classAlphaISA_1_1ItbFault.html#aaf423f29afb36e40128f0e2003294ffd">AlphaISA::ItbFault::invoke</a></div><div class="ttdeci">void invoke(ThreadContext *tc, const StaticInstPtr &amp;inst=StaticInst::nullStaticInstPtr)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8cc_source.html#l00179">faults.cc:179</a></div></div>
<div class="ttc" id="classAlphaISA_1_1AlphaFault_html_a1d2c327ac2b4a7d5ef8a59e6f58b1f53"><div class="ttname"><a href="classAlphaISA_1_1AlphaFault.html#a1d2c327ac2b4a7d5ef8a59e6f58b1f53">AlphaISA::AlphaFault::countStat</a></div><div class="ttdeci">virtual FaultStat &amp; countStat()=0</div></div>
<div class="ttc" id="classAlphaISA_1_1ItbPageFault_html_aab4b6a00fe3e8728cc019c87a23a48b2"><div class="ttname"><a href="classAlphaISA_1_1ItbPageFault.html#aab4b6a00fe3e8728cc019c87a23a48b2">AlphaISA::ItbPageFault::_name</a></div><div class="ttdeci">static FaultName _name</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00249">faults.hh:249</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ResetFault_html_a4896a495dab9131c470b92ecc03825d0"><div class="ttname"><a href="classAlphaISA_1_1ResetFault.html#a4896a495dab9131c470b92ecc03825d0">AlphaISA::ResetFault::_name</a></div><div class="ttdeci">static FaultName _name</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00088">faults.hh:88</a></div></div>
<div class="ttc" id="classAlphaISA_1_1NDtbMissFault_html_ad6e4554ed3c96dfa40178f1750e49562"><div class="ttname"><a href="classAlphaISA_1_1NDtbMissFault.html#ad6e4554ed3c96dfa40178f1750e49562">AlphaISA::NDtbMissFault::invoke</a></div><div class="ttdeci">void invoke(ThreadContext *tc, const StaticInstPtr &amp;inst=StaticInst::nullStaticInstPtr)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8cc_source.html#l00210">faults.cc:210</a></div></div>
<div class="ttc" id="classAlphaISA_1_1DtbPageFault_html_a698011bd027e2bc7342ad6a72851d58c"><div class="ttname"><a href="classAlphaISA_1_1DtbPageFault.html#a698011bd027e2bc7342ad6a72851d58c">AlphaISA::DtbPageFault::_count</a></div><div class="ttdeci">static FaultStat _count</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00189">faults.hh:189</a></div></div>
<div class="ttc" id="classAlphaISA_1_1IntegerOverflowFault_html_a3b6da2aa267f84229b00384e89d2fea7"><div class="ttname"><a href="classAlphaISA_1_1IntegerOverflowFault.html#a3b6da2aa267f84229b00384e89d2fea7">AlphaISA::IntegerOverflowFault::_name</a></div><div class="ttdeci">static FaultName _name</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00334">faults.hh:334</a></div></div>
<div class="ttc" id="classThreadContext_html_a53bfdd465a582069be1d45a0e5ecf3c8"><div class="ttname"><a href="classThreadContext.html#a53bfdd465a582069be1d45a0e5ecf3c8">ThreadContext::getDTBPtr</a></div><div class="ttdeci">virtual BaseTLB * getDTBPtr()=0</div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa05762c0c0b77c6c7952b30b53deae0a4"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa05762c0c0b77c6c7952b30b53deae0a4">AlphaISA::IPR_IFAULT_VA_FORM</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00164">ipr.hh:164</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ArithmeticFault_html_a4b39651c4974324c1745ec4ed02a3ce2"><div class="ttname"><a href="classAlphaISA_1_1ArithmeticFault.html#a4b39651c4974324c1745ec4ed02a3ce2">AlphaISA::ArithmeticFault::_name</a></div><div class="ttdeci">static FaultName _name</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00101">faults.hh:101</a></div></div>
<div class="ttc" id="structEmulationPageTable_1_1Entry_html_a6c1866a41d576b70e84527523d09dcba"><div class="ttname"><a href="structEmulationPageTable_1_1Entry.html#a6c1866a41d576b70e84527523d09dcba">EmulationPageTable::Entry::paddr</a></div><div class="ttdeci">Addr paddr</div><div class="ttdef"><b>Definition:</b> <a href="page__table_8hh_source.html#l00055">page_table.hh:55</a></div></div>
<div class="ttc" id="classThreadContext_html_ae23e31fe8b229b8fa7c246539a530a4b"><div class="ttname"><a href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">ThreadContext::pcState</a></div><div class="ttdeci">virtual TheISA::PCState pcState() const =0</div></div>
<div class="ttc" id="classAlphaISA_1_1PalFault_html_a030f022edbb47df7e9afb5d03ac46050"><div class="ttname"><a href="classAlphaISA_1_1PalFault.html#a030f022edbb47df7e9afb5d03ac46050">AlphaISA::PalFault::_name</a></div><div class="ttdeci">static FaultName _name</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00318">faults.hh:318</a></div></div>
<div class="ttc" id="classThreadContext_html_acc2c70b9ee300b1b8c65d7dff1d3d7f0"><div class="ttname"><a href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">ThreadContext::setMiscRegNoEffect</a></div><div class="ttdeci">virtual void setMiscRegNoEffect(RegIndex misc_reg, RegVal val)=0</div></div>
<div class="ttc" id="classAlphaISA_1_1AlphaFault_html_a1bd240a12e3e88cbbf3ad612a7cce84f"><div class="ttname"><a href="classAlphaISA_1_1AlphaFault.html#a1bd240a12e3e88cbbf3ad612a7cce84f">AlphaISA::AlphaFault::vect</a></div><div class="ttdeci">virtual FaultVect vect()=0</div></div>
<div class="ttc" id="classAlphaISA_1_1NDtbMissFault_html_ae8a62697090fa4f787cb1c7bfdb9969e"><div class="ttname"><a href="classAlphaISA_1_1NDtbMissFault.html#ae8a62697090fa4f787cb1c7bfdb9969e">AlphaISA::NDtbMissFault::_vect</a></div><div class="ttdeci">static FaultVect _vect</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00154">faults.hh:154</a></div></div>
<div class="ttc" id="cpu_2base_8hh_html"><div class="ttname"><a href="cpu_2base_8hh.html">base.hh</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aaa04a5b05624298fa64f77235b45daf5e"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaa04a5b05624298fa64f77235b45daf5e">AlphaISA::IPR_ITB_TAG</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00151">ipr.hh:151</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aacaaed91096a8391741f15bd108160668"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aacaaed91096a8391741f15bd108160668">AlphaISA::IPR_IVPTBR</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00165">ipr.hh:165</a></div></div>
<div class="ttc" id="full__system_8hh_html_af929576af6f85c8849704b66d04b8370"><div class="ttname"><a href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a></div><div class="ttdeci">bool FullSystem</div><div class="ttdoc">The FullSystem variable can be used to determine the current mode of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="root_8cc_source.html#l00136">root.cc:136</a></div></div>
<div class="ttc" id="classThreadContext_html_a578034e4f174170011007e9908ca666d"><div class="ttname"><a href="classThreadContext.html#a578034e4f174170011007e9908ca666d">ThreadContext::getProcessPtr</a></div><div class="ttdeci">virtual Process * getProcessPtr()=0</div></div>
<div class="ttc" id="classAlphaISA_1_1InterruptFault_html_a25670b514e1340e5d8e8aa85a7a03106"><div class="ttname"><a href="classAlphaISA_1_1InterruptFault.html#a25670b514e1340e5d8e8aa85a7a03106">AlphaISA::InterruptFault::_count</a></div><div class="ttdeci">static FaultStat _count</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00121">faults.hh:121</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ResetFault_html_aacd143c92c84ae031b66e2a051ef3495"><div class="ttname"><a href="classAlphaISA_1_1ResetFault.html#aacd143c92c84ae031b66e2a051ef3495">AlphaISA::ResetFault::_count</a></div><div class="ttdeci">static FaultStat _count</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00090">faults.hh:90</a></div></div>
<div class="ttc" id="classEmulationPageTable_html_ad28e4377007e2ccda8ec52a7ec19f8c4ad83776af07a54b44632edb06f86479e6"><div class="ttname"><a href="classEmulationPageTable.html#ad28e4377007e2ccda8ec52a7ec19f8c4ad83776af07a54b44632edb06f86479e6">EmulationPageTable::Uncacheable</a></div><div class="ttdef"><b>Definition:</b> <a href="page__table_8hh_source.html#l00095">page_table.hh:95</a></div></div>
<div class="ttc" id="classAlphaISA_1_1DtbAlignmentFault_html_aeaa33693ec1fdfd12915ba2cc02457f9"><div class="ttname"><a href="classAlphaISA_1_1DtbAlignmentFault.html#aeaa33693ec1fdfd12915ba2cc02457f9">AlphaISA::DtbAlignmentFault::_name</a></div><div class="ttdeci">static FaultName _name</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00219">faults.hh:219</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a5fb6bfaf48ec71f9e3354545d3aa85ff"><div class="ttname"><a href="namespaceAlphaISA.html#a5fb6bfaf48ec71f9e3354545d3aa85ff">AlphaISA::Ra</a></div><div class="ttdeci">int Ra(MachInst inst)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00106">ev5.hh:106</a></div></div>
<div class="ttc" id="classAlphaISA_1_1IntegerOverflowFault_html_ab9de9b8216a48a80bcb97346c64bae7e"><div class="ttname"><a href="classAlphaISA_1_1IntegerOverflowFault.html#ab9de9b8216a48a80bcb97346c64bae7e">AlphaISA::IntegerOverflowFault::_count</a></div><div class="ttdeci">static FaultStat _count</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00336">faults.hh:336</a></div></div>
<div class="ttc" id="classAlphaISA_1_1InterruptFault_html_ac0643aecef20f938788629b0991dfc23"><div class="ttname"><a href="classAlphaISA_1_1InterruptFault.html#ac0643aecef20f938788629b0991dfc23">AlphaISA::InterruptFault::_name</a></div><div class="ttdeci">static FaultName _name</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00119">faults.hh:119</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ArithmeticFault_html_a0d04f2e202845444374fca8c93bbfff8"><div class="ttname"><a href="classAlphaISA_1_1ArithmeticFault.html#a0d04f2e202845444374fca8c93bbfff8">AlphaISA::ArithmeticFault::invoke</a></div><div class="ttdeci">void invoke(ThreadContext *tc, const StaticInstPtr &amp;inst=StaticInst::nullStaticInstPtr)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8cc_source.html#l00141">faults.cc:141</a></div></div>
<div class="ttc" id="classAlphaISA_1_1PDtbMissFault_html_a79949c1f25d6d0770df223c18934f4eb"><div class="ttname"><a href="classAlphaISA_1_1PDtbMissFault.html#a79949c1f25d6d0770df223c18934f4eb">AlphaISA::PDtbMissFault::_vect</a></div><div class="ttdeci">static FaultVect _vect</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00172">faults.hh:172</a></div></div>
<div class="ttc" id="classAlphaISA_1_1UnimplementedOpcodeFault_html_a02725527db76bcfeb6f3f9c96412c878"><div class="ttname"><a href="classAlphaISA_1_1UnimplementedOpcodeFault.html#a02725527db76bcfeb6f3f9c96412c878">AlphaISA::UnimplementedOpcodeFault::_vect</a></div><div class="ttdeci">static FaultVect _vect</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00280">faults.hh:280</a></div></div>
<div class="ttc" id="classAlphaISA_1_1DtbAlignmentFault_html_a0e01efb5201206f9ba9133919bd309f3"><div class="ttname"><a href="classAlphaISA_1_1DtbAlignmentFault.html#a0e01efb5201206f9ba9133919bd309f3">AlphaISA::DtbAlignmentFault::_count</a></div><div class="ttdeci">static FaultStat _count</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00221">faults.hh:221</a></div></div>
<div class="ttc" id="classAlphaISA_1_1InterruptFault_html_a3b3a17d0050e9c55c72ed1914fa6f783"><div class="ttname"><a href="classAlphaISA_1_1InterruptFault.html#a3b3a17d0050e9c55c72ed1914fa6f783">AlphaISA::InterruptFault::_vect</a></div><div class="ttdeci">static FaultVect _vect</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00120">faults.hh:120</a></div></div>
<div class="ttc" id="classRefCountingPtr_html"><div class="ttname"><a href="classRefCountingPtr.html">RefCountingPtr&lt; StaticInst &gt;</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="classGenericISA_1_1SimplePCState_html_a4acae36a85d6760953aea4264be5fb94"><div class="ttname"><a href="classGenericISA_1_1SimplePCState.html#a4acae36a85d6760953aea4264be5fb94">GenericISA::SimplePCState::set</a></div><div class="ttdeci">void set(Addr val)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00155">types.hh:155</a></div></div>
<div class="ttc" id="arch_2alpha_2faults_8hh_html"><div class="ttname"><a href="arch_2alpha_2faults_8hh.html">faults.hh</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ItbAcvFault_html_ac34d3f6cc3f7c53b49f5f4beebe7e909"><div class="ttname"><a href="classAlphaISA_1_1ItbAcvFault.html#ac34d3f6cc3f7c53b49f5f4beebe7e909">AlphaISA::ItbAcvFault::_vect</a></div><div class="ttdeci">static FaultVect _vect</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00266">faults.hh:266</a></div></div>
<div class="ttc" id="classStats_1_1Scalar_html"><div class="ttname"><a href="classStats_1_1Scalar.html">Stats::Scalar</a></div><div class="ttdoc">This is a simple scalar statistic, like a counter. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l02510">statistics.hh:2510</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ArithmeticFault_html_ab8cd81f6cb6db1df01956e697247ae08"><div class="ttname"><a href="classAlphaISA_1_1ArithmeticFault.html#ab8cd81f6cb6db1df01956e697247ae08">AlphaISA::ArithmeticFault::_vect</a></div><div class="ttdeci">static FaultVect _vect</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00102">faults.hh:102</a></div></div>
<div class="ttc" id="classAlphaISA_1_1UnimplementedOpcodeFault_html_a3a56c196346723b3d39f29184df2409b"><div class="ttname"><a href="classAlphaISA_1_1UnimplementedOpcodeFault.html#a3a56c196346723b3d39f29184df2409b">AlphaISA::UnimplementedOpcodeFault::_count</a></div><div class="ttdeci">static FaultStat _count</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00281">faults.hh:281</a></div></div>
<div class="ttc" id="classAlphaISA_1_1PalFault_html_a327c64efbdd25a02eb861bbad049ab76"><div class="ttname"><a href="classAlphaISA_1_1PalFault.html#a327c64efbdd25a02eb861bbad049ab76">AlphaISA::PalFault::_vect</a></div><div class="ttdeci">static FaultVect _vect</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00319">faults.hh:319</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ResetFault_html_a2a70f838f8a4c98ec46d1404e12b436e"><div class="ttname"><a href="classAlphaISA_1_1ResetFault.html#a2a70f838f8a4c98ec46d1404e12b436e">AlphaISA::ResetFault::_vect</a></div><div class="ttdeci">static FaultVect _vect</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00089">faults.hh:89</a></div></div>
<div class="ttc" id="classGenericISA_1_1SimplePCState_html_a227b993ac419e080ec54dee0dcb1626b"><div class="ttname"><a href="classGenericISA_1_1SimplePCState.html#a227b993ac419e080ec54dee0dcb1626b">GenericISA::SimplePCState::pc</a></div><div class="ttdeci">Addr pc() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00148">types.hh:148</a></div></div>
<div class="ttc" id="base_2trace_8hh_html"><div class="ttname"><a href="base_2trace_8hh.html">trace.hh</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a63693d656cc2bf4bdd0de3e493eabe66"><div class="ttname"><a href="namespaceAlphaISA.html#a63693d656cc2bf4bdd0de3e493eabe66">AlphaISA::MachInst</a></div><div class="ttdeci">uint32_t MachInst</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00040">types.hh:40</a></div></div>
<div class="ttc" id="classAlphaISA_1_1DtbAcvFault_html_af5d4ef542ee9b9e7ecdc2f435a2f8792"><div class="ttname"><a href="classAlphaISA_1_1DtbAcvFault.html#af5d4ef542ee9b9e7ecdc2f435a2f8792">AlphaISA::DtbAcvFault::_name</a></div><div class="ttdeci">static FaultName _name</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00203">faults.hh:203</a></div></div>
<div class="ttc" id="classAlphaISA_1_1UnimplementedOpcodeFault_html_a3683bbc1d77dc8f86d3216b9d7164a1d"><div class="ttname"><a href="classAlphaISA_1_1UnimplementedOpcodeFault.html#a3683bbc1d77dc8f86d3216b9d7164a1d">AlphaISA::UnimplementedOpcodeFault::_name</a></div><div class="ttdeci">static FaultName _name</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00279">faults.hh:279</a></div></div>
<div class="ttc" id="sim_2process_8hh_html"><div class="ttname"><a href="sim_2process_8hh.html">process.hh</a></div></div>
<div class="ttc" id="classStaticInst_html_ad2f509501cc362e01bc189bc49566761"><div class="ttname"><a href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">StaticInst::machInst</a></div><div class="ttdeci">const ExtMachInst machInst</div><div class="ttdoc">The binary machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00229">static_inst.hh:229</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a4f7ed975e7137b5c369214789649451f"><div class="ttname"><a href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">MipsISA::pc</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00242">pra_constants.hh:242</a></div></div>
<div class="ttc" id="classAlphaISA_1_1VectorEnableFault_html_af6d66f20f5e5791f456db157cff626d7"><div class="ttname"><a href="classAlphaISA_1_1VectorEnableFault.html#af6d66f20f5e5791f456db157cff626d7">AlphaISA::VectorEnableFault::_vect</a></div><div class="ttdeci">static FaultVect _vect</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00306">faults.hh:306</a></div></div>
<div class="ttc" id="classAlphaISA_1_1FloatEnableFault_html_aa7c726a515941ce5b3d083cd4239c2ac"><div class="ttname"><a href="classAlphaISA_1_1FloatEnableFault.html#aa7c726a515941ce5b3d083cd4239c2ac">AlphaISA::FloatEnableFault::_vect</a></div><div class="ttdeci">static FaultVect _vect</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00293">faults.hh:293</a></div></div>
<div class="ttc" id="ev5_8hh_html"><div class="ttname"><a href="ev5_8hh.html">ev5.hh</a></div></div>
<div class="ttc" id="classAlphaISA_1_1DtbPageFault_html_ab01ebed2b30b088d8e6c998cbdaf2c51"><div class="ttname"><a href="classAlphaISA_1_1DtbPageFault.html#ab01ebed2b30b088d8e6c998cbdaf2c51">AlphaISA::DtbPageFault::_vect</a></div><div class="ttdeci">static FaultVect _vect</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00188">faults.hh:188</a></div></div>
<div class="ttc" id="structAlphaISA_1_1TlbEntry_html"><div class="ttname"><a href="structAlphaISA_1_1TlbEntry.html">AlphaISA::TlbEntry</a></div><div class="ttdef"><b>Definition:</b> <a href="alpha_2pagetable_8hh_source.html#l00093">pagetable.hh:93</a></div></div>
<div class="ttc" id="sim_2faults_8hh_html_abb196df64725e5c2568c900cf130d8d7"><div class="ttname"><a href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a></div><div class="ttdeci">const char * FaultName</div><div class="ttdef"><b>Definition:</b> <a href="sim_2faults_8hh_source.html#l00039">faults.hh:39</a></div></div>
<div class="ttc" id="classAlphaISA_1_1DtbFault_html_ae9361b78b86ec4cd8915e343c234a0a0"><div class="ttname"><a href="classAlphaISA_1_1DtbFault.html#ae9361b78b86ec4cd8915e343c234a0a0">AlphaISA::DtbFault::invoke</a></div><div class="ttdeci">void invoke(ThreadContext *tc, const StaticInstPtr &amp;inst=StaticInst::nullStaticInstPtr)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8cc_source.html#l00150">faults.cc:150</a></div></div>
<div class="ttc" id="classAlphaISA_1_1AlphaFault_html_abf293457c3b3cd2f35ec3a251b5dfa14"><div class="ttname"><a href="classAlphaISA_1_1AlphaFault.html#abf293457c3b3cd2f35ec3a251b5dfa14">AlphaISA::AlphaFault::invoke</a></div><div class="ttdeci">void invoke(ThreadContext *tc, const StaticInstPtr &amp;inst=StaticInst::nullStaticInstPtr)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8cc_source.html#l00117">faults.cc:117</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a9bab751e4fa25d88bf84ee970a01a641"><div class="ttname"><a href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">MipsISA::vaddr</a></div><div class="ttdeci">vaddr</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00277">pra_constants.hh:277</a></div></div>
<div class="ttc" id="alpha_2tlb_8hh_html"><div class="ttname"><a href="alpha_2tlb_8hh.html">tlb.hh</a></div></div>
<div class="ttc" id="classRequest_html_aea466660c14a3a08f1d06ff7cedefd27ac9c1e3a7faefce9b9b5e2ee41435f634"><div class="ttname"><a href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27ac9c1e3a7faefce9b9b5e2ee41435f634">Request::PREFETCH</a></div><div class="ttdoc">The request is a prefetch. </div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00153">request.hh:153</a></div></div>
<div class="ttc" id="structEmulationPageTable_1_1Entry_html"><div class="ttname"><a href="structEmulationPageTable_1_1Entry.html">EmulationPageTable::Entry</a></div><div class="ttdef"><b>Definition:</b> <a href="page__table_8hh_source.html#l00053">page_table.hh:53</a></div></div>
<div class="ttc" id="classThreadContext_html_a2a9e2f3b0b81225d34ce2e840dbc43eb"><div class="ttname"><a href="classThreadContext.html#a2a9e2f3b0b81225d34ce2e840dbc43eb">ThreadContext::getITBPtr</a></div><div class="ttdeci">virtual BaseTLB * getITBPtr()=0</div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa15b24e0ea2aede211b755c9542857387"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa15b24e0ea2aede211b755c9542857387">AlphaISA::IPR_VA</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00202">ipr.hh:202</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ItbPageFault_html_a190f5623ee236fc61a921af365b65d06"><div class="ttname"><a href="classAlphaISA_1_1ItbPageFault.html#a190f5623ee236fc61a921af365b65d06">AlphaISA::ItbPageFault::_vect</a></div><div class="ttdeci">static FaultVect _vect</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00250">faults.hh:250</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa181636d9fceb00536ad3e36c02f9b56f"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa181636d9fceb00536ad3e36c02f9b56f">AlphaISA::IPR_EXC_ADDR</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00158">ipr.hh:158</a></div></div>
<div class="ttc" id="structAlphaISA_1_1AlphaRequestFlags_html_a62b0337a0f74cf6de1915c87aa5e1ddd"><div class="ttname"><a href="structAlphaISA_1_1AlphaRequestFlags.html#a62b0337a0f74cf6de1915c87aa5e1ddd">AlphaISA::AlphaRequestFlags::VPTE</a></div><div class="ttdeci">static const ArchFlagsType VPTE</div><div class="ttdoc">The request is an ALPHA VPTE pal access (hw_ld). </div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00063">types.hh:63</a></div></div>
<div class="ttc" id="classEmulationPageTable_html_ad28e4377007e2ccda8ec52a7ec19f8c4a80fd9e3e8d61504ef3b30327b089f2d7"><div class="ttname"><a href="classEmulationPageTable.html#ad28e4377007e2ccda8ec52a7ec19f8c4a80fd9e3e8d61504ef3b30327b089f2d7">EmulationPageTable::ReadOnly</a></div><div class="ttdef"><b>Definition:</b> <a href="page__table_8hh_source.html#l00096">page_table.hh:96</a></div></div>
<div class="ttc" id="structAlphaISA_1_1VAddr_html_a1d391cc559b0490f08fb90d3a25aeaec"><div class="ttname"><a href="structAlphaISA_1_1VAddr.html#a1d391cc559b0490f08fb90d3a25aeaec">AlphaISA::VAddr::page</a></div><div class="ttdeci">Addr page() const</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2pagetable_8hh_source.html#l00053">pagetable.hh:53</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classAlphaISA_1_1DtbAcvFault_html_adb4b939d9614e98283880b5ad0a00610"><div class="ttname"><a href="classAlphaISA_1_1DtbAcvFault.html#adb4b939d9614e98283880b5ad0a00610">AlphaISA::DtbAcvFault::_count</a></div><div class="ttdeci">static FaultStat _count</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00205">faults.hh:205</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aad35a951c84286962369d09cccf315ff6"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aad35a951c84286962369d09cccf315ff6">AlphaISA::IPR_MVPTBR</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00204">ipr.hh:204</a></div></div>
<div class="ttc" id="classAlphaISA_1_1IntegerOverflowFault_html_a10e2886169d6961237bd74f72325c37e"><div class="ttname"><a href="classAlphaISA_1_1IntegerOverflowFault.html#a10e2886169d6961237bd74f72325c37e">AlphaISA::IntegerOverflowFault::_vect</a></div><div class="ttdeci">static FaultVect _vect</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00335">faults.hh:335</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ItbPageFault_html_af75ae3cf5ca26967a9f1f1bccda42e2e"><div class="ttname"><a href="classAlphaISA_1_1ItbPageFault.html#af75ae3cf5ca26967a9f1f1bccda42e2e">AlphaISA::ItbPageFault::invoke</a></div><div class="ttdeci">void invoke(ThreadContext *tc, const StaticInstPtr &amp;inst=StaticInst::nullStaticInstPtr)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8cc_source.html#l00191">faults.cc:191</a></div></div>
<div class="ttc" id="classGenericISA_1_1SimplePCState_html"><div class="ttname"><a href="classGenericISA_1_1SimplePCState.html">GenericISA::SimplePCState</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00141">types.hh:141</a></div></div>
<div class="ttc" id="classAlphaISA_1_1MachineCheckFault_html_ac76c3c6edebf7b493984baf7a8715e99"><div class="ttname"><a href="classAlphaISA_1_1MachineCheckFault.html#ac76c3c6edebf7b493984baf7a8715e99">AlphaISA::MachineCheckFault::_vect</a></div><div class="ttdeci">static FaultVect _vect</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00062">faults.hh:62</a></div></div>
<div class="ttc" id="classProcess_html_aeafd0a9f4f332dab45ff954f8857e82f"><div class="ttname"><a href="classProcess.html#aeafd0a9f4f332dab45ff954f8857e82f">Process::fixupStackFault</a></div><div class="ttdeci">bool fixupStackFault(Addr vaddr)</div><div class="ttdoc">Attempt to fix up a fault at vaddr by allocating a page on the stack. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8cc_source.html#l00372">process.cc:372</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html"><div class="ttname"><a href="cpu_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ItbAcvFault_html_a7e42b18e71306d71bbdbf1df8665430a"><div class="ttname"><a href="classAlphaISA_1_1ItbAcvFault.html#a7e42b18e71306d71bbdbf1df8665430a">AlphaISA::ItbAcvFault::_count</a></div><div class="ttdeci">static FaultStat _count</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00267">faults.hh:267</a></div></div>
<div class="ttc" id="classProcess_html_aeb1f0636e741b206059ffdbbc72bcf01"><div class="ttname"><a href="classProcess.html#aeb1f0636e741b206059ffdbbc72bcf01">Process::pTable</a></div><div class="ttdeci">EmulationPageTable * pTable</div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8hh_source.html#l00182">process.hh:182</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa023b3861d4bd8f0c2d1e5d818b626b76"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa023b3861d4bd8f0c2d1e5d818b626b76">AlphaISA::IPR_MM_STAT</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00145">ipr.hh:145</a></div></div>
<div class="ttc" id="classThreadContext_html_aca903e46048a5e7a9cce0f8be315660d"><div class="ttname"><a href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect</a></div><div class="ttdeci">virtual RegVal readMiscRegNoEffect(RegIndex misc_reg) const =0</div></div>
<div class="ttc" id="page__table_8hh_html"><div class="ttname"><a href="page__table_8hh.html">page_table.hh</a></div><div class="ttdoc">Declarations of a non-full system Page Table. </div></div>
<div class="ttc" id="classAlphaISA_1_1ItbPageFault_html_a296421d647272f9c63154c9de49bbb4f"><div class="ttname"><a href="classAlphaISA_1_1ItbPageFault.html#a296421d647272f9c63154c9de49bbb4f">AlphaISA::ItbPageFault::_count</a></div><div class="ttdeci">static FaultStat _count</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00251">faults.hh:251</a></div></div>
<div class="ttc" id="classAlphaISA_1_1MachineCheckFault_html_a0a25e80a609a1cba9c5588084ad65072"><div class="ttname"><a href="classAlphaISA_1_1MachineCheckFault.html#a0a25e80a609a1cba9c5588084ad65072">AlphaISA::MachineCheckFault::_name</a></div><div class="ttdeci">static FaultName _name</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00061">faults.hh:61</a></div></div>
<div class="ttc" id="classAlphaISA_1_1AlignmentFault_html_ad2e10af55eccc7f064eb78eb53950dc3"><div class="ttname"><a href="classAlphaISA_1_1AlignmentFault.html#ad2e10af55eccc7f064eb78eb53950dc3">AlphaISA::AlignmentFault::_name</a></div><div class="ttdeci">static FaultName _name</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00074">faults.hh:74</a></div></div>
<div class="ttc" id="classAlphaISA_1_1DtbAcvFault_html_a6a519de1bc0aabd480ff887cf5816f26"><div class="ttname"><a href="classAlphaISA_1_1DtbAcvFault.html#a6a519de1bc0aabd480ff887cf5816f26">AlphaISA::DtbAcvFault::_vect</a></div><div class="ttdeci">static FaultVect _vect</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00204">faults.hh:204</a></div></div>
<div class="ttc" id="structAlphaISA_1_1VAddr_html_a8fc6ec14c30110809c535fe5c6ddf968"><div class="ttname"><a href="structAlphaISA_1_1VAddr.html#a8fc6ec14c30110809c535fe5c6ddf968">AlphaISA::VAddr::vpn</a></div><div class="ttdeci">Addr vpn() const</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2pagetable_8hh_source.html#l00052">pagetable.hh:52</a></div></div>
<div class="ttc" id="classAlphaISA_1_1MachineCheckFault_html_afe62bd23b9d71acbe5121f5715a013a7"><div class="ttname"><a href="classAlphaISA_1_1MachineCheckFault.html#afe62bd23b9d71acbe5121f5715a013a7">AlphaISA::MachineCheckFault::_count</a></div><div class="ttdeci">static FaultStat _count</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00063">faults.hh:63</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html"><div class="ttname"><a href="classAlphaISA_1_1TLB.html">AlphaISA::TLB</a></div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8hh_source.html#l00053">tlb.hh:53</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ItbAcvFault_html_a5c641567f3233dd4620022194c6decd2"><div class="ttname"><a href="classAlphaISA_1_1ItbAcvFault.html#a5c641567f3233dd4620022194c6decd2">AlphaISA::ItbAcvFault::_name</a></div><div class="ttdeci">static FaultName _name</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00265">faults.hh:265</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aac46d3554a89e411a04a0ad3c44112678"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aac46d3554a89e411a04a0ad3c44112678">AlphaISA::IPR_PAL_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00161">ipr.hh:161</a></div></div>
<div class="ttc" id="classAlphaISA_1_1AlphaFault_html_a2b77c1808e481ef8879b735575891b50"><div class="ttname"><a href="classAlphaISA_1_1AlphaFault.html#a2b77c1808e481ef8879b735575891b50">AlphaISA::AlphaFault::setRestartAddress</a></div><div class="ttdeci">virtual bool setRestartAddress()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00049">faults.hh:49</a></div></div>
<div class="ttc" id="classEmulationPageTable_html_a692ce97e35ba203ca11d981c61b60716"><div class="ttname"><a href="classEmulationPageTable.html#a692ce97e35ba203ca11d981c61b60716">EmulationPageTable::lookup</a></div><div class="ttdeci">const Entry * lookup(Addr vaddr)</div><div class="ttdoc">Lookup function. </div><div class="ttdef"><b>Definition:</b> <a href="page__table_8cc_source.html#l00134">page_table.cc:134</a></div></div>
<div class="ttc" id="classAlphaISA_1_1DtbPageFault_html_a2a8e2ec50ef70b8d3c754d4d18e47770"><div class="ttname"><a href="classAlphaISA_1_1DtbPageFault.html#a2a8e2ec50ef70b8d3c754d4d18e47770">AlphaISA::DtbPageFault::_name</a></div><div class="ttdeci">static FaultName _name</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00187">faults.hh:187</a></div></div>
<div class="ttc" id="classProcess_html"><div class="ttname"><a href="classProcess.html">Process</a></div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8hh_source.html#l00064">process.hh:64</a></div></div>
<div class="ttc" id="classAlphaISA_1_1NDtbMissFault_html_a0a3b607d7803a0c4848a802bd38a92c4"><div class="ttname"><a href="classAlphaISA_1_1NDtbMissFault.html#a0a3b607d7803a0c4848a802bd38a92c4">AlphaISA::NDtbMissFault::_name</a></div><div class="ttdeci">static FaultName _name</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00153">faults.hh:153</a></div></div>
<div class="ttc" id="classAlphaISA_1_1PDtbMissFault_html_a4275dbfbb2e1f27faeede7a8f7667518"><div class="ttname"><a href="classAlphaISA_1_1PDtbMissFault.html#a4275dbfbb2e1f27faeede7a8f7667518">AlphaISA::PDtbMissFault::_count</a></div><div class="ttdeci">static FaultStat _count</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00173">faults.hh:173</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html"><div class="ttname"><a href="namespaceAlphaISA.html">AlphaISA</a></div><div class="ttdef"><b>Definition:</b> <a href="alpha_2decoder_8cc_source.html#l00033">decoder.cc:33</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ArithmeticFault_html_adf1071691ff20dfa3114eee5bc0852ad"><div class="ttname"><a href="classAlphaISA_1_1ArithmeticFault.html#adf1071691ff20dfa3114eee5bc0852ad">AlphaISA::ArithmeticFault::_count</a></div><div class="ttdeci">static FaultStat _count</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00103">faults.hh:103</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a9a4cdce6243495f64ef6cc1c6912da10"><div class="ttname"><a href="namespaceAlphaISA.html#a9a4cdce6243495f64ef6cc1c6912da10">AlphaISA::Opcode</a></div><div class="ttdeci">int Opcode(MachInst inst)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00105">ev5.hh:105</a></div></div>
<div class="ttc" id="classAlphaISA_1_1DtbAlignmentFault_html_a29d3c7e2f680c6c71bfae252664ea530"><div class="ttname"><a href="classAlphaISA_1_1DtbAlignmentFault.html#a29d3c7e2f680c6c71bfae252664ea530">AlphaISA::DtbAlignmentFault::_vect</a></div><div class="ttdeci">static FaultVect _vect</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00220">faults.hh:220</a></div></div>
<div class="ttc" id="classAlphaISA_1_1PalFault_html_a3832059cc0f24f8510d0602bca3c9c68"><div class="ttname"><a href="classAlphaISA_1_1PalFault.html#a3832059cc0f24f8510d0602bca3c9c68">AlphaISA::PalFault::_count</a></div><div class="ttdeci">static FaultStat _count</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00320">faults.hh:320</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ae12ae9e12fab22594609e2fefce7f7c2"><div class="ttname"><a href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">MipsISA::p</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; p</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00325">pra_constants.hh:325</a></div></div>
<div class="ttc" id="logging_8hh_html_af5c59b879d6a32dc657018ab3d30198f"><div class="ttname"><a href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a></div><div class="ttdeci">#define panic_if(cond,...)</div><div class="ttdoc">Conditional panic macro that checks the supplied condition and only panics if the condition is true a...</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00185">logging.hh:185</a></div></div>
<div class="ttc" id="classAlphaISA_1_1AlphaFault_html_a5b5e51bc58530f8594cc4a9b102823af"><div class="ttname"><a href="classAlphaISA_1_1AlphaFault.html#a5b5e51bc58530f8594cc4a9b102823af">AlphaISA::AlphaFault::skipFaultingInstruction</a></div><div class="ttdeci">virtual bool skipFaultingInstruction()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00048">faults.hh:48</a></div></div>
<div class="ttc" id="classAlphaISA_1_1AlignmentFault_html_ae58d6b35e464fcd8f9f7e773139feba9"><div class="ttname"><a href="classAlphaISA_1_1AlignmentFault.html#ae58d6b35e464fcd8f9f7e773139feba9">AlphaISA::AlignmentFault::_count</a></div><div class="ttdeci">static FaultStat _count</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00076">faults.hh:76</a></div></div>
<div class="ttc" id="structEmulationPageTable_1_1Entry_html_ab0274018c841d59ef66c60d66d652538"><div class="ttname"><a href="structEmulationPageTable_1_1Entry.html#ab0274018c841d59ef66c60d66d652538">EmulationPageTable::Entry::flags</a></div><div class="ttdeci">uint64_t flags</div><div class="ttdef"><b>Definition:</b> <a href="page__table_8hh_source.html#l00056">page_table.hh:56</a></div></div>
<div class="ttc" id="structAlphaISA_1_1VAddr_html"><div class="ttname"><a href="structAlphaISA_1_1VAddr.html">AlphaISA::VAddr</a></div><div class="ttdef"><b>Definition:</b> <a href="alpha_2pagetable_8hh_source.html#l00040">pagetable.hh:40</a></div></div>
<div class="ttc" id="classEmulationPageTable_html_a75c658349f05abcdecc96458b51725d1"><div class="ttname"><a href="classEmulationPageTable.html#a75c658349f05abcdecc96458b51725d1">EmulationPageTable::pid</a></div><div class="ttdeci">uint64_t pid() const</div><div class="ttdef"><b>Definition:</b> <a href="page__table_8hh_source.html#l00083">page_table.hh:83</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aacfbf1eeef3aae1e41ee3a05be2fa09d0"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aacfbf1eeef3aae1e41ee3a05be2fa09d0">AlphaISA::IPR_VA_FORM</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00203">ipr.hh:203</a></div></div>
<div class="ttc" id="classAlphaISA_1_1VectorEnableFault_html_a256817198c76ec2abfc75060c312705a"><div class="ttname"><a href="classAlphaISA_1_1VectorEnableFault.html#a256817198c76ec2abfc75060c312705a">AlphaISA::VectorEnableFault::_name</a></div><div class="ttdeci">static FaultName _name</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00305">faults.hh:305</a></div></div>
<div class="ttc" id="full__system_8hh_html"><div class="ttname"><a href="full__system_8hh.html">full_system.hh</a></div></div>
<div class="ttc" id="classAlphaISA_1_1FloatEnableFault_html_abaa6b4f82a6a0ed8d909829b15c82729"><div class="ttname"><a href="classAlphaISA_1_1FloatEnableFault.html#abaa6b4f82a6a0ed8d909829b15c82729">AlphaISA::FloatEnableFault::_count</a></div><div class="ttdeci">static FaultStat _count</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00294">faults.hh:294</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a02adb867130232f48aad22182711452c"><div class="ttname"><a href="namespaceAlphaISA.html#a02adb867130232f48aad22182711452c">AlphaISA::FaultVect</a></div><div class="ttdeci">Addr FaultVect</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00043">faults.hh:43</a></div></div>
<div class="ttc" id="classAlphaISA_1_1VectorEnableFault_html_a0931372a324b1f5da4c612ac08b22303"><div class="ttname"><a href="classAlphaISA_1_1VectorEnableFault.html#a0931372a324b1f5da4c612ac08b22303">AlphaISA::VectorEnableFault::_count</a></div><div class="ttdeci">static FaultStat _count</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00307">faults.hh:307</a></div></div>
<div class="ttc" id="classFaultBase_html_abc0bfc0aefe9dbfd0393c010b9273e72"><div class="ttname"><a href="classFaultBase.html#abc0bfc0aefe9dbfd0393c010b9273e72">FaultBase::invoke</a></div><div class="ttdeci">virtual void invoke(ThreadContext *tc, const StaticInstPtr &amp;inst=StaticInst::nullStaticInstPtr)</div><div class="ttdef"><b>Definition:</b> <a href="sim_2faults_8cc_source.html#l00043">faults.cc:43</a></div></div>
<div class="ttc" id="classAlphaISA_1_1FloatEnableFault_html_ab511169ff0e0f65dced2fc3a93321f74"><div class="ttname"><a href="classAlphaISA_1_1FloatEnableFault.html#ab511169ff0e0f65dced2fc3a93321f74">AlphaISA::FloatEnableFault::_name</a></div><div class="ttdeci">static FaultName _name</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00292">faults.hh:292</a></div></div>
<div class="ttc" id="classAlphaISA_1_1NDtbMissFault_html_a87d1f44889bba6eab5fa7936190d1cdf"><div class="ttname"><a href="classAlphaISA_1_1NDtbMissFault.html#a87d1f44889bba6eab5fa7936190d1cdf">AlphaISA::NDtbMissFault::_count</a></div><div class="ttdeci">static FaultStat _count</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00155">faults.hh:155</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:04 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
