Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul  6 23:03:24 2022
| Host         : greeeenhandzpx running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 33 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[13]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[15]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     84.245        0.000                      0                 2208        0.227        0.000                      0                 2208        2.633        0.000                       0                  1144  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
clk_i              {0.000 5.000}        10.000          100.000         
  clk_out1_cpuclk  {0.000 50.000}       100.000         10.000          
  clkfbout_cpuclk  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_cpuclk       84.245        0.000                      0                 2208        0.227        0.000                      0                 2208       49.500        0.000                       0                  1140  
  clkfbout_cpuclk                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       84.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             84.245ns  (required time - arrival time)
  Source:                 u_cpu/u_pc/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_cpu/u_pc/pc_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        15.526ns  (logic 2.710ns (17.454%)  route 12.816ns (82.546%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.757ns = ( 100.757 - 100.000 ) 
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.287    -1.704    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.580 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    -1.014    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.918 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        1.620     0.703    u_cpu/u_pc/cpu_clk_BUFG
    SLICE_X45Y79         FDCE                                         r  u_cpu/u_pc/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDCE (Prop_fdce_C_Q)         0.456     1.159 f  u_cpu/u_pc/pc_reg[6]/Q
                         net (fo=35, routed)          1.528     2.686    u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X51Y79         LUT4 (Prop_lut4_I1_O)        0.124     2.810 r  u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_3/O
                         net (fo=14, routed)          1.199     4.009    u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_3_n_0
    SLICE_X51Y80         LUT6 (Prop_lut6_I2_O)        0.124     4.133 r  u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0/O
                         net (fo=260, routed)         6.139    10.272    u_cpu/u_rf/spo[1]
    SLICE_X31Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.396 r  u_cpu/u_rf/npc2_carry__5_i_42/O
                         net (fo=1, routed)           0.000    10.396    u_cpu/u_rf/npc2_carry__5_i_42_n_1
    SLICE_X31Y92         MUXF7 (Prop_muxf7_I1_O)      0.245    10.641 r  u_cpu/u_rf/npc2_carry__5_i_17/O
                         net (fo=1, routed)           0.793    11.434    u_cpu/u_rf/npc2_carry__5_i_17_n_1
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.298    11.732 r  u_cpu/u_rf/npc2_carry__5_i_3/O
                         net (fo=19, routed)          1.667    13.399    u_irom/rD1[25]
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.124    13.523 r  u_irom/npc2_carry__5_i_7/O
                         net (fo=1, routed)           0.000    13.523    u_cpu/u_npc/pc[24]_i_2_0[1]
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.073 r  u_cpu/u_npc/npc2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.073    u_cpu/u_npc/npc2_carry__5_n_1
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.312 r  u_cpu/u_npc/npc2_carry__6/O[2]
                         net (fo=1, routed)           0.824    15.136    u_irom/npc2[30]
    SLICE_X48Y87         LUT6 (Prop_lut6_I1_O)        0.302    15.438 r  u_irom/pc[30]_i_2/O
                         net (fo=1, routed)           0.667    16.105    u_irom/pc[30]_i_2_n_1
    SLICE_X48Y87         LUT6 (Prop_lut6_I1_O)        0.124    16.229 r  u_irom/pc[30]_i_1/O
                         net (fo=1, routed)           0.000    16.229    u_cpu/u_pc/D[30]
    SLICE_X48Y87         FDCE                                         r  u_cpu/u_pc/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.033    98.549    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    98.649 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    99.160    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.251 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        1.506   100.757    u_cpu/u_pc/cpu_clk_BUFG
    SLICE_X48Y87         FDCE                                         r  u_cpu/u_pc/pc_reg[30]/C
                         clock pessimism             -0.089   100.669    
                         clock uncertainty           -0.226   100.442    
    SLICE_X48Y87         FDCE (Setup_fdce_C_D)        0.031   100.473    u_cpu/u_pc/pc_reg[30]
  -------------------------------------------------------------------
                         required time                        100.473    
                         arrival time                         -16.229    
  -------------------------------------------------------------------
                         slack                                 84.245    

Slack (MET) :             84.350ns  (required time - arrival time)
  Source:                 u_cpu/u_pc/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_cpu/u_pc/pc_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        15.420ns  (logic 2.501ns (16.219%)  route 12.919ns (83.781%))
  Logic Levels:           9  (CARRY4=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.756ns = ( 100.756 - 100.000 ) 
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.287    -1.704    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.580 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    -1.014    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.918 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        1.620     0.703    u_cpu/u_pc/cpu_clk_BUFG
    SLICE_X45Y79         FDCE                                         r  u_cpu/u_pc/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDCE (Prop_fdce_C_Q)         0.456     1.159 f  u_cpu/u_pc/pc_reg[6]/Q
                         net (fo=35, routed)          1.528     2.686    u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X51Y79         LUT4 (Prop_lut4_I1_O)        0.124     2.810 r  u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_3/O
                         net (fo=14, routed)          1.199     4.009    u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_3_n_0
    SLICE_X51Y80         LUT6 (Prop_lut6_I2_O)        0.124     4.133 r  u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0/O
                         net (fo=260, routed)         6.139    10.272    u_cpu/u_rf/spo[1]
    SLICE_X31Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.396 r  u_cpu/u_rf/npc2_carry__5_i_42/O
                         net (fo=1, routed)           0.000    10.396    u_cpu/u_rf/npc2_carry__5_i_42_n_1
    SLICE_X31Y92         MUXF7 (Prop_muxf7_I1_O)      0.245    10.641 r  u_cpu/u_rf/npc2_carry__5_i_17/O
                         net (fo=1, routed)           0.793    11.434    u_cpu/u_rf/npc2_carry__5_i_17_n_1
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.298    11.732 r  u_cpu/u_rf/npc2_carry__5_i_3/O
                         net (fo=19, routed)          1.667    13.399    u_irom/rD1[25]
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.124    13.523 r  u_irom/npc2_carry__5_i_7/O
                         net (fo=1, routed)           0.000    13.523    u_cpu/u_npc/pc[24]_i_2_0[1]
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.103 r  u_cpu/u_npc/npc2_carry__5/O[2]
                         net (fo=1, routed)           0.954    15.057    u_irom/npc2[26]
    SLICE_X48Y86         LUT6 (Prop_lut6_I1_O)        0.302    15.359 r  u_irom/pc[26]_i_2/O
                         net (fo=1, routed)           0.640    15.999    u_irom/pc[26]_i_2_n_1
    SLICE_X48Y86         LUT6 (Prop_lut6_I1_O)        0.124    16.123 r  u_irom/pc[26]_i_1/O
                         net (fo=1, routed)           0.000    16.123    u_cpu/u_pc/D[26]
    SLICE_X48Y86         FDCE                                         r  u_cpu/u_pc/pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.033    98.549    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    98.649 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    99.160    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.251 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        1.505   100.756    u_cpu/u_pc/cpu_clk_BUFG
    SLICE_X48Y86         FDCE                                         r  u_cpu/u_pc/pc_reg[26]/C
                         clock pessimism             -0.089   100.668    
                         clock uncertainty           -0.226   100.441    
    SLICE_X48Y86         FDCE (Setup_fdce_C_D)        0.031   100.472    u_cpu/u_pc/pc_reg[26]
  -------------------------------------------------------------------
                         required time                        100.472    
                         arrival time                         -16.123    
  -------------------------------------------------------------------
                         slack                                 84.350    

Slack (MET) :             84.445ns  (required time - arrival time)
  Source:                 u_cpu/u_pc/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_cpu/u_pc/pc_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        15.344ns  (logic 2.690ns (17.531%)  route 12.654ns (82.469%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.759ns = ( 100.759 - 100.000 ) 
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.287    -1.704    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.580 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    -1.014    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.918 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        1.620     0.703    u_cpu/u_pc/cpu_clk_BUFG
    SLICE_X45Y79         FDCE                                         r  u_cpu/u_pc/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDCE (Prop_fdce_C_Q)         0.456     1.159 f  u_cpu/u_pc/pc_reg[6]/Q
                         net (fo=35, routed)          1.528     2.686    u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X51Y79         LUT4 (Prop_lut4_I1_O)        0.124     2.810 r  u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_3/O
                         net (fo=14, routed)          1.199     4.009    u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_3_n_0
    SLICE_X51Y80         LUT6 (Prop_lut6_I2_O)        0.124     4.133 r  u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0/O
                         net (fo=260, routed)         6.139    10.272    u_cpu/u_rf/spo[1]
    SLICE_X31Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.396 r  u_cpu/u_rf/npc2_carry__5_i_42/O
                         net (fo=1, routed)           0.000    10.396    u_cpu/u_rf/npc2_carry__5_i_42_n_1
    SLICE_X31Y92         MUXF7 (Prop_muxf7_I1_O)      0.245    10.641 r  u_cpu/u_rf/npc2_carry__5_i_17/O
                         net (fo=1, routed)           0.793    11.434    u_cpu/u_rf/npc2_carry__5_i_17_n_1
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.298    11.732 r  u_cpu/u_rf/npc2_carry__5_i_3/O
                         net (fo=19, routed)          1.667    13.399    u_irom/rD1[25]
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.124    13.523 r  u_irom/npc2_carry__5_i_7/O
                         net (fo=1, routed)           0.000    13.523    u_cpu/u_npc/pc[24]_i_2_0[1]
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.073 r  u_cpu/u_npc/npc2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.073    u_cpu/u_npc/npc2_carry__5_n_1
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.295 r  u_cpu/u_npc/npc2_carry__6/O[0]
                         net (fo=1, routed)           0.661    14.957    u_irom/npc2[28]
    SLICE_X45Y87         LUT6 (Prop_lut6_I1_O)        0.299    15.256 r  u_irom/pc[28]_i_2/O
                         net (fo=1, routed)           0.667    15.922    u_irom/pc[28]_i_2_n_1
    SLICE_X45Y87         LUT6 (Prop_lut6_I1_O)        0.124    16.046 r  u_irom/pc[28]_i_1/O
                         net (fo=1, routed)           0.000    16.046    u_cpu/u_pc/D[28]
    SLICE_X45Y87         FDCE                                         r  u_cpu/u_pc/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.033    98.549    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    98.649 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    99.160    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.251 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        1.508   100.759    u_cpu/u_pc/cpu_clk_BUFG
    SLICE_X45Y87         FDCE                                         r  u_cpu/u_pc/pc_reg[28]/C
                         clock pessimism             -0.073   100.687    
                         clock uncertainty           -0.226   100.460    
    SLICE_X45Y87         FDCE (Setup_fdce_C_D)        0.031   100.491    u_cpu/u_pc/pc_reg[28]
  -------------------------------------------------------------------
                         required time                        100.491    
                         arrival time                         -16.046    
  -------------------------------------------------------------------
                         slack                                 84.445    

Slack (MET) :             84.523ns  (required time - arrival time)
  Source:                 u_cpu/u_pc/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_cpu/u_pc/pc_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        15.248ns  (logic 2.788ns (18.284%)  route 12.460ns (81.716%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.757ns = ( 100.757 - 100.000 ) 
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.287    -1.704    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.580 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    -1.014    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.918 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        1.620     0.703    u_cpu/u_pc/cpu_clk_BUFG
    SLICE_X45Y79         FDCE                                         r  u_cpu/u_pc/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDCE (Prop_fdce_C_Q)         0.456     1.159 f  u_cpu/u_pc/pc_reg[6]/Q
                         net (fo=35, routed)          1.528     2.686    u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X51Y79         LUT4 (Prop_lut4_I1_O)        0.124     2.810 r  u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_3/O
                         net (fo=14, routed)          1.199     4.009    u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_3_n_0
    SLICE_X51Y80         LUT6 (Prop_lut6_I2_O)        0.124     4.133 r  u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0/O
                         net (fo=260, routed)         6.139    10.272    u_cpu/u_rf/spo[1]
    SLICE_X31Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.396 r  u_cpu/u_rf/npc2_carry__5_i_42/O
                         net (fo=1, routed)           0.000    10.396    u_cpu/u_rf/npc2_carry__5_i_42_n_1
    SLICE_X31Y92         MUXF7 (Prop_muxf7_I1_O)      0.245    10.641 r  u_cpu/u_rf/npc2_carry__5_i_17/O
                         net (fo=1, routed)           0.793    11.434    u_cpu/u_rf/npc2_carry__5_i_17_n_1
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.298    11.732 r  u_cpu/u_rf/npc2_carry__5_i_3/O
                         net (fo=19, routed)          1.667    13.399    u_irom/rD1[25]
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.124    13.523 r  u_irom/npc2_carry__5_i_7/O
                         net (fo=1, routed)           0.000    13.523    u_cpu/u_npc/pc[24]_i_2_0[1]
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.073 r  u_cpu/u_npc/npc2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.073    u_cpu/u_npc/npc2_carry__5_n_1
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.386 r  u_cpu/u_npc/npc2_carry__6/O[3]
                         net (fo=1, routed)           0.468    14.854    u_irom/npc2[31]
    SLICE_X49Y87         LUT6 (Prop_lut6_I1_O)        0.306    15.160 r  u_irom/pc[31]_i_3/O
                         net (fo=1, routed)           0.667    15.827    u_irom/pc[31]_i_3_n_1
    SLICE_X49Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.951 r  u_irom/pc[31]_i_1/O
                         net (fo=1, routed)           0.000    15.951    u_cpu/u_pc/D[31]
    SLICE_X49Y87         FDCE                                         r  u_cpu/u_pc/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.033    98.549    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    98.649 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    99.160    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.251 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        1.506   100.757    u_cpu/u_pc/cpu_clk_BUFG
    SLICE_X49Y87         FDCE                                         r  u_cpu/u_pc/pc_reg[31]/C
                         clock pessimism             -0.089   100.669    
                         clock uncertainty           -0.226   100.442    
    SLICE_X49Y87         FDCE (Setup_fdce_C_D)        0.031   100.473    u_cpu/u_pc/pc_reg[31]
  -------------------------------------------------------------------
                         required time                        100.473    
                         arrival time                         -15.951    
  -------------------------------------------------------------------
                         slack                                 84.523    

Slack (MET) :             84.701ns  (required time - arrival time)
  Source:                 u_cpu/u_pc/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_cpu/u_pc/pc_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        15.079ns  (logic 2.943ns (19.518%)  route 12.136ns (80.482%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.753ns = ( 100.753 - 100.000 ) 
    Source Clock Delay      (SCD):    0.707ns
    Clock Pessimism Removal (CPR):    -0.072ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.287    -1.704    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.580 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    -1.014    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.918 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        1.624     0.707    u_cpu/u_pc/cpu_clk_BUFG
    SLICE_X48Y83         FDCE                                         r  u_cpu/u_pc/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDCE (Prop_fdce_C_Q)         0.456     1.163 f  u_cpu/u_pc/pc_reg[12]/Q
                         net (fo=5, routed)           1.093     2.256    u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
    SLICE_X48Y81         LUT4 (Prop_lut4_I1_O)        0.124     2.380 r  u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_5/O
                         net (fo=20, routed)          1.327     3.707    u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I5_O)        0.124     3.831 r  u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0/O
                         net (fo=132, routed)         5.721     9.551    u_cpu/u_rf/spo[2]
    SLICE_X37Y70         MUXF7 (Prop_muxf7_S_O)       0.296     9.847 r  u_cpu/u_rf/npc2_carry__1_i_23/O
                         net (fo=1, routed)           0.977    10.824    u_cpu/u_rf/npc2_carry__1_i_23_n_1
    SLICE_X38Y72         LUT6 (Prop_lut6_I3_O)        0.298    11.122 r  u_cpu/u_rf/npc2_carry__1_i_4/O
                         net (fo=15, routed)          1.731    12.854    u_irom/rD1[8]
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.978 r  u_irom/npc2_carry__1_i_8/O
                         net (fo=1, routed)           0.000    12.978    u_cpu/u_npc/pc[8]_i_2_0[0]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.510 r  u_cpu/u_npc/npc2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.510    u_cpu/u_npc/npc2_carry__1_n_1
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.624 r  u_cpu/u_npc/npc2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.624    u_cpu/u_npc/npc2_carry__2_n_1
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.738 r  u_cpu/u_npc/npc2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.738    u_cpu/u_npc/npc2_carry__3_n_1
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.072 r  u_cpu/u_npc/npc2_carry__4/O[1]
                         net (fo=1, routed)           0.620    14.691    u_irom/npc2[21]
    SLICE_X48Y82         LUT6 (Prop_lut6_I1_O)        0.303    14.994 r  u_irom/pc[21]_i_2/O
                         net (fo=1, routed)           0.667    15.661    u_irom/pc[21]_i_2_n_1
    SLICE_X48Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.785 r  u_irom/pc[21]_i_1/O
                         net (fo=1, routed)           0.000    15.785    u_cpu/u_pc/D[21]
    SLICE_X48Y82         FDCE                                         r  u_cpu/u_pc/pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.033    98.549    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    98.649 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    99.160    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.251 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        1.502   100.753    u_cpu/u_pc/cpu_clk_BUFG
    SLICE_X48Y82         FDCE                                         r  u_cpu/u_pc/pc_reg[21]/C
                         clock pessimism             -0.072   100.682    
                         clock uncertainty           -0.226   100.455    
    SLICE_X48Y82         FDCE (Setup_fdce_C_D)        0.031   100.486    u_cpu/u_pc/pc_reg[21]
  -------------------------------------------------------------------
                         required time                        100.486    
                         arrival time                         -15.785    
  -------------------------------------------------------------------
                         slack                                 84.701    

Slack (MET) :             84.742ns  (required time - arrival time)
  Source:                 u_cpu/u_pc/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_cpu/u_pc/pc_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        15.040ns  (logic 2.733ns (18.172%)  route 12.307ns (81.828%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.755ns = ( 100.755 - 100.000 ) 
    Source Clock Delay      (SCD):    0.707ns
    Clock Pessimism Removal (CPR):    -0.072ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.287    -1.704    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.580 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    -1.014    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.918 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        1.624     0.707    u_cpu/u_pc/cpu_clk_BUFG
    SLICE_X48Y83         FDCE                                         r  u_cpu/u_pc/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDCE (Prop_fdce_C_Q)         0.456     1.163 f  u_cpu/u_pc/pc_reg[12]/Q
                         net (fo=5, routed)           1.093     2.256    u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
    SLICE_X48Y81         LUT4 (Prop_lut4_I1_O)        0.124     2.380 r  u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_5/O
                         net (fo=20, routed)          1.327     3.707    u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I5_O)        0.124     3.831 r  u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0/O
                         net (fo=132, routed)         5.721     9.551    u_cpu/u_rf/spo[2]
    SLICE_X37Y70         MUXF7 (Prop_muxf7_S_O)       0.296     9.847 r  u_cpu/u_rf/npc2_carry__1_i_23/O
                         net (fo=1, routed)           0.977    10.824    u_cpu/u_rf/npc2_carry__1_i_23_n_1
    SLICE_X38Y72         LUT6 (Prop_lut6_I3_O)        0.298    11.122 r  u_cpu/u_rf/npc2_carry__1_i_4/O
                         net (fo=15, routed)          1.731    12.854    u_irom/rD1[8]
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.978 r  u_irom/npc2_carry__1_i_8/O
                         net (fo=1, routed)           0.000    12.978    u_cpu/u_npc/pc[8]_i_2_0[0]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.510 r  u_cpu/u_npc/npc2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.510    u_cpu/u_npc/npc2_carry__1_n_1
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.624 r  u_cpu/u_npc/npc2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.624    u_cpu/u_npc/npc2_carry__2_n_1
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.863 r  u_cpu/u_npc/npc2_carry__3/O[2]
                         net (fo=1, routed)           0.791    14.653    u_irom/npc2[18]
    SLICE_X48Y84         LUT6 (Prop_lut6_I1_O)        0.302    14.955 r  u_irom/pc[18]_i_2/O
                         net (fo=1, routed)           0.667    15.622    u_irom/pc[18]_i_2_n_1
    SLICE_X48Y84         LUT6 (Prop_lut6_I1_O)        0.124    15.746 r  u_irom/pc[18]_i_1/O
                         net (fo=1, routed)           0.000    15.746    u_cpu/u_pc/D[18]
    SLICE_X48Y84         FDCE                                         r  u_cpu/u_pc/pc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.033    98.549    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    98.649 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    99.160    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.251 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        1.504   100.755    u_cpu/u_pc/cpu_clk_BUFG
    SLICE_X48Y84         FDCE                                         r  u_cpu/u_pc/pc_reg[18]/C
                         clock pessimism             -0.072   100.684    
                         clock uncertainty           -0.226   100.457    
    SLICE_X48Y84         FDCE (Setup_fdce_C_D)        0.031   100.488    u_cpu/u_pc/pc_reg[18]
  -------------------------------------------------------------------
                         required time                        100.488    
                         arrival time                         -15.746    
  -------------------------------------------------------------------
                         slack                                 84.742    

Slack (MET) :             84.745ns  (required time - arrival time)
  Source:                 u_cpu/u_pc/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_cpu/u_pc/pc_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        15.038ns  (logic 2.941ns (19.557%)  route 12.097ns (80.443%))
  Logic Levels:           12  (CARRY4=5 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.756ns = ( 100.756 - 100.000 ) 
    Source Clock Delay      (SCD):    0.707ns
    Clock Pessimism Removal (CPR):    -0.072ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.287    -1.704    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.580 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    -1.014    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.918 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        1.624     0.707    u_cpu/u_pc/cpu_clk_BUFG
    SLICE_X48Y83         FDCE                                         r  u_cpu/u_pc/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDCE (Prop_fdce_C_Q)         0.456     1.163 f  u_cpu/u_pc/pc_reg[12]/Q
                         net (fo=5, routed)           1.093     2.256    u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
    SLICE_X48Y81         LUT4 (Prop_lut4_I1_O)        0.124     2.380 r  u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_5/O
                         net (fo=20, routed)          1.327     3.707    u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I5_O)        0.124     3.831 r  u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0/O
                         net (fo=132, routed)         5.721     9.551    u_cpu/u_rf/spo[2]
    SLICE_X37Y70         MUXF7 (Prop_muxf7_S_O)       0.296     9.847 r  u_cpu/u_rf/npc2_carry__1_i_23/O
                         net (fo=1, routed)           0.977    10.824    u_cpu/u_rf/npc2_carry__1_i_23_n_1
    SLICE_X38Y72         LUT6 (Prop_lut6_I3_O)        0.298    11.122 r  u_cpu/u_rf/npc2_carry__1_i_4/O
                         net (fo=15, routed)          1.731    12.854    u_irom/rD1[8]
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.978 r  u_irom/npc2_carry__1_i_8/O
                         net (fo=1, routed)           0.000    12.978    u_cpu/u_npc/pc[8]_i_2_0[0]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.510 r  u_cpu/u_npc/npc2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.510    u_cpu/u_npc/npc2_carry__1_n_1
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.624 r  u_cpu/u_npc/npc2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.624    u_cpu/u_npc/npc2_carry__2_n_1
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.738 r  u_cpu/u_npc/npc2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.738    u_cpu/u_npc/npc2_carry__3_n_1
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.852 r  u_cpu/u_npc/npc2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.852    u_cpu/u_npc/npc2_carry__4_n_1
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.074 r  u_cpu/u_npc/npc2_carry__5/O[0]
                         net (fo=1, routed)           0.581    14.655    u_irom/npc2[24]
    SLICE_X49Y86         LUT6 (Prop_lut6_I1_O)        0.299    14.954 r  u_irom/pc[24]_i_2/O
                         net (fo=1, routed)           0.667    15.621    u_irom/pc[24]_i_2_n_1
    SLICE_X49Y86         LUT6 (Prop_lut6_I1_O)        0.124    15.745 r  u_irom/pc[24]_i_1/O
                         net (fo=1, routed)           0.000    15.745    u_cpu/u_pc/D[24]
    SLICE_X49Y86         FDCE                                         r  u_cpu/u_pc/pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.033    98.549    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    98.649 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    99.160    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.251 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        1.505   100.756    u_cpu/u_pc/cpu_clk_BUFG
    SLICE_X49Y86         FDCE                                         r  u_cpu/u_pc/pc_reg[24]/C
                         clock pessimism             -0.072   100.685    
                         clock uncertainty           -0.226   100.458    
    SLICE_X49Y86         FDCE (Setup_fdce_C_D)        0.031   100.489    u_cpu/u_pc/pc_reg[24]
  -------------------------------------------------------------------
                         required time                        100.489    
                         arrival time                         -15.745    
  -------------------------------------------------------------------
                         slack                                 84.745    

Slack (MET) :             84.880ns  (required time - arrival time)
  Source:                 u_cpu/u_pc/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_cpu/u_pc/pc_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        14.901ns  (logic 2.925ns (19.630%)  route 11.976ns (80.370%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.756ns = ( 100.756 - 100.000 ) 
    Source Clock Delay      (SCD):    0.707ns
    Clock Pessimism Removal (CPR):    -0.072ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.287    -1.704    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.580 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    -1.014    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.918 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        1.624     0.707    u_cpu/u_pc/cpu_clk_BUFG
    SLICE_X48Y83         FDCE                                         r  u_cpu/u_pc/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDCE (Prop_fdce_C_Q)         0.456     1.163 f  u_cpu/u_pc/pc_reg[12]/Q
                         net (fo=5, routed)           1.093     2.256    u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
    SLICE_X48Y81         LUT4 (Prop_lut4_I1_O)        0.124     2.380 r  u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_5/O
                         net (fo=20, routed)          1.327     3.707    u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I5_O)        0.124     3.831 r  u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0/O
                         net (fo=132, routed)         5.721     9.551    u_cpu/u_rf/spo[2]
    SLICE_X37Y70         MUXF7 (Prop_muxf7_S_O)       0.296     9.847 r  u_cpu/u_rf/npc2_carry__1_i_23/O
                         net (fo=1, routed)           0.977    10.824    u_cpu/u_rf/npc2_carry__1_i_23_n_1
    SLICE_X38Y72         LUT6 (Prop_lut6_I3_O)        0.298    11.122 r  u_cpu/u_rf/npc2_carry__1_i_4/O
                         net (fo=15, routed)          1.731    12.854    u_irom/rD1[8]
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.978 r  u_irom/npc2_carry__1_i_8/O
                         net (fo=1, routed)           0.000    12.978    u_cpu/u_npc/pc[8]_i_2_0[0]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.510 r  u_cpu/u_npc/npc2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.510    u_cpu/u_npc/npc2_carry__1_n_1
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.624 r  u_cpu/u_npc/npc2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.624    u_cpu/u_npc/npc2_carry__2_n_1
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.738 r  u_cpu/u_npc/npc2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.738    u_cpu/u_npc/npc2_carry__3_n_1
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.051 r  u_cpu/u_npc/npc2_carry__4/O[3]
                         net (fo=1, routed)           0.965    15.015    u_irom/npc2[23]
    SLICE_X48Y86         LUT6 (Prop_lut6_I1_O)        0.306    15.321 r  u_irom/pc[23]_i_2/O
                         net (fo=1, routed)           0.162    15.483    u_irom/pc[23]_i_2_n_1
    SLICE_X48Y86         LUT6 (Prop_lut6_I1_O)        0.124    15.607 r  u_irom/pc[23]_i_1/O
                         net (fo=1, routed)           0.000    15.607    u_cpu/u_pc/D[23]
    SLICE_X48Y86         FDCE                                         r  u_cpu/u_pc/pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.033    98.549    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    98.649 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    99.160    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.251 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        1.505   100.756    u_cpu/u_pc/cpu_clk_BUFG
    SLICE_X48Y86         FDCE                                         r  u_cpu/u_pc/pc_reg[23]/C
                         clock pessimism             -0.072   100.685    
                         clock uncertainty           -0.226   100.458    
    SLICE_X48Y86         FDCE (Setup_fdce_C_D)        0.029   100.487    u_cpu/u_pc/pc_reg[23]
  -------------------------------------------------------------------
                         required time                        100.487    
                         arrival time                         -15.607    
  -------------------------------------------------------------------
                         slack                                 84.880    

Slack (MET) :             85.043ns  (required time - arrival time)
  Source:                 u_cpu/u_pc/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_cpu/u_pc/pc_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        14.726ns  (logic 2.806ns (19.055%)  route 11.920ns (80.945%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.757ns = ( 100.757 - 100.000 ) 
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.287    -1.704    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.580 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    -1.014    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.918 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        1.620     0.703    u_cpu/u_pc/cpu_clk_BUFG
    SLICE_X45Y79         FDCE                                         r  u_cpu/u_pc/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDCE (Prop_fdce_C_Q)         0.456     1.159 f  u_cpu/u_pc/pc_reg[6]/Q
                         net (fo=35, routed)          1.528     2.686    u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X51Y79         LUT4 (Prop_lut4_I1_O)        0.124     2.810 r  u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_3/O
                         net (fo=14, routed)          1.199     4.009    u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_3_n_0
    SLICE_X51Y80         LUT6 (Prop_lut6_I2_O)        0.124     4.133 r  u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0/O
                         net (fo=260, routed)         6.139    10.272    u_cpu/u_rf/spo[1]
    SLICE_X31Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.396 r  u_cpu/u_rf/npc2_carry__5_i_42/O
                         net (fo=1, routed)           0.000    10.396    u_cpu/u_rf/npc2_carry__5_i_42_n_1
    SLICE_X31Y92         MUXF7 (Prop_muxf7_I1_O)      0.245    10.641 r  u_cpu/u_rf/npc2_carry__5_i_17/O
                         net (fo=1, routed)           0.793    11.434    u_cpu/u_rf/npc2_carry__5_i_17_n_1
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.298    11.732 r  u_cpu/u_rf/npc2_carry__5_i_3/O
                         net (fo=19, routed)          1.667    13.399    u_irom/rD1[25]
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.124    13.523 r  u_irom/npc2_carry__5_i_7/O
                         net (fo=1, routed)           0.000    13.523    u_cpu/u_npc/pc[24]_i_2_0[1]
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.073 r  u_cpu/u_npc/npc2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.073    u_cpu/u_npc/npc2_carry__5_n_1
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.407 r  u_cpu/u_npc/npc2_carry__6/O[1]
                         net (fo=1, routed)           0.432    14.839    u_irom/npc2[29]
    SLICE_X48Y87         LUT6 (Prop_lut6_I1_O)        0.303    15.142 r  u_irom/pc[29]_i_2/O
                         net (fo=1, routed)           0.162    15.304    u_irom/pc[29]_i_2_n_1
    SLICE_X48Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.428 r  u_irom/pc[29]_i_1/O
                         net (fo=1, routed)           0.000    15.428    u_cpu/u_pc/D[29]
    SLICE_X48Y87         FDCE                                         r  u_cpu/u_pc/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.033    98.549    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    98.649 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    99.160    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.251 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        1.506   100.757    u_cpu/u_pc/cpu_clk_BUFG
    SLICE_X48Y87         FDCE                                         r  u_cpu/u_pc/pc_reg[29]/C
                         clock pessimism             -0.089   100.669    
                         clock uncertainty           -0.226   100.442    
    SLICE_X48Y87         FDCE (Setup_fdce_C_D)        0.029   100.471    u_cpu/u_pc/pc_reg[29]
  -------------------------------------------------------------------
                         required time                        100.471    
                         arrival time                         -15.428    
  -------------------------------------------------------------------
                         slack                                 85.043    

Slack (MET) :             85.146ns  (required time - arrival time)
  Source:                 u_cpu/u_pc/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_cpu/u_pc/pc_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_cpuclk rise@100.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        14.634ns  (logic 2.811ns (19.208%)  route 11.823ns (80.792%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.755ns = ( 100.755 - 100.000 ) 
    Source Clock Delay      (SCD):    0.707ns
    Clock Pessimism Removal (CPR):    -0.072ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.287    -1.704    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.580 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    -1.014    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.918 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        1.624     0.707    u_cpu/u_pc/cpu_clk_BUFG
    SLICE_X48Y83         FDCE                                         r  u_cpu/u_pc/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDCE (Prop_fdce_C_Q)         0.456     1.163 f  u_cpu/u_pc/pc_reg[12]/Q
                         net (fo=5, routed)           1.093     2.256    u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
    SLICE_X48Y81         LUT4 (Prop_lut4_I1_O)        0.124     2.380 r  u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_5/O
                         net (fo=20, routed)          1.327     3.707    u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I5_O)        0.124     3.831 r  u_irom/u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0/O
                         net (fo=132, routed)         5.721     9.551    u_cpu/u_rf/spo[2]
    SLICE_X37Y70         MUXF7 (Prop_muxf7_S_O)       0.296     9.847 r  u_cpu/u_rf/npc2_carry__1_i_23/O
                         net (fo=1, routed)           0.977    10.824    u_cpu/u_rf/npc2_carry__1_i_23_n_1
    SLICE_X38Y72         LUT6 (Prop_lut6_I3_O)        0.298    11.122 r  u_cpu/u_rf/npc2_carry__1_i_4/O
                         net (fo=15, routed)          1.731    12.854    u_irom/rD1[8]
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.978 r  u_irom/npc2_carry__1_i_8/O
                         net (fo=1, routed)           0.000    12.978    u_cpu/u_npc/pc[8]_i_2_0[0]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.510 r  u_cpu/u_npc/npc2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.510    u_cpu/u_npc/npc2_carry__1_n_1
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.624 r  u_cpu/u_npc/npc2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.624    u_cpu/u_npc/npc2_carry__2_n_1
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.937 r  u_cpu/u_npc/npc2_carry__3/O[3]
                         net (fo=1, routed)           0.309    14.246    u_irom/npc2[19]
    SLICE_X49Y84         LUT6 (Prop_lut6_I1_O)        0.306    14.552 r  u_irom/pc[19]_i_2/O
                         net (fo=1, routed)           0.665    15.217    u_irom/pc[19]_i_2_n_1
    SLICE_X49Y84         LUT6 (Prop_lut6_I1_O)        0.124    15.341 r  u_irom/pc[19]_i_1/O
                         net (fo=1, routed)           0.000    15.341    u_cpu/u_pc/D[19]
    SLICE_X49Y84         FDCE                                         r  u_cpu/u_pc/pc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.033    98.549    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    98.649 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    99.160    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.251 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        1.504   100.755    u_cpu/u_pc/cpu_clk_BUFG
    SLICE_X49Y84         FDCE                                         r  u_cpu/u_pc/pc_reg[19]/C
                         clock pessimism             -0.072   100.684    
                         clock uncertainty           -0.226   100.457    
    SLICE_X49Y84         FDCE (Setup_fdce_C_D)        0.029   100.486    u_cpu/u_pc/pc_reg[19]
  -------------------------------------------------------------------
                         required time                        100.486    
                         arrival time                         -15.341    
  -------------------------------------------------------------------
                         slack                                 85.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 u_exter_dev/result_display/led_en_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_exter_dev/result_display/led_en_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.626%)  route 0.161ns (53.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.172ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.784    -0.266    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.221 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.007    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.019 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        0.566     0.584    u_exter_dev/result_display/cpu_clk_BUFG
    SLICE_X28Y86         FDPE                                         r  u_exter_dev/result_display/led_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDPE (Prop_fdpe_C_Q)         0.141     0.725 r  u_exter_dev/result_display/led_en_reg[3]/Q
                         net (fo=11, routed)          0.161     0.887    u_exter_dev/result_display/Q[3]
    SLICE_X28Y86         FDPE                                         r  u_exter_dev/result_display/led_en_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105     0.015    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.071 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.308    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.337 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        0.835     1.172    u_exter_dev/result_display/cpu_clk_BUFG
    SLICE_X28Y86         FDPE                                         r  u_exter_dev/result_display/led_en_reg[4]/C
                         clock pessimism             -0.587     0.584    
    SLICE_X28Y86         FDPE (Hold_fdpe_C_D)         0.075     0.659    u_exter_dev/result_display/led_en_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 u_exter_dev/result_display/led_en_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_exter_dev/result_display/led_en_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.975%)  route 0.140ns (46.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.784    -0.266    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.221 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.007    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.019 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        0.565     0.583    u_exter_dev/result_display/cpu_clk_BUFG
    SLICE_X30Y84         FDPE                                         r  u_exter_dev/result_display/led_en_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDPE (Prop_fdpe_C_Q)         0.164     0.747 r  u_exter_dev/result_display/led_en_reg[7]/Q
                         net (fo=11, routed)          0.140     0.887    u_exter_dev/result_display/Q[7]
    SLICE_X30Y84         FDCE                                         r  u_exter_dev/result_display/led_en_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105     0.015    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.071 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.308    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.337 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        0.834     1.171    u_exter_dev/result_display/cpu_clk_BUFG
    SLICE_X30Y84         FDCE                                         r  u_exter_dev/result_display/led_en_reg[0]/C
                         clock pessimism             -0.587     0.583    
    SLICE_X30Y84         FDCE (Hold_fdce_C_D)         0.059     0.642    u_exter_dev/result_display/led_en_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 u_exter_dev/result_display/led_en_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_exter_dev/result_display/led_en_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.353%)  route 0.184ns (56.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.172ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.784    -0.266    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.221 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.007    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.019 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        0.566     0.584    u_exter_dev/result_display/cpu_clk_BUFG
    SLICE_X28Y86         FDPE                                         r  u_exter_dev/result_display/led_en_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDPE (Prop_fdpe_C_Q)         0.141     0.725 r  u_exter_dev/result_display/led_en_reg[2]/Q
                         net (fo=10, routed)          0.184     0.909    u_exter_dev/result_display/Q[2]
    SLICE_X28Y86         FDPE                                         r  u_exter_dev/result_display/led_en_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105     0.015    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.071 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.308    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.337 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        0.835     1.172    u_exter_dev/result_display/cpu_clk_BUFG
    SLICE_X28Y86         FDPE                                         r  u_exter_dev/result_display/led_en_reg[3]/C
                         clock pessimism             -0.587     0.584    
    SLICE_X28Y86         FDPE (Hold_fdpe_C_D)         0.070     0.654    u_exter_dev/result_display/led_en_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 u_exter_dev/result_display/led_en_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_exter_dev/result_display/led_en_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.433%)  route 0.217ns (60.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.784    -0.266    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.221 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.007    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.019 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        0.566     0.584    u_exter_dev/result_display/cpu_clk_BUFG
    SLICE_X28Y86         FDPE                                         r  u_exter_dev/result_display/led_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDPE (Prop_fdpe_C_Q)         0.141     0.725 r  u_exter_dev/result_display/led_en_reg[3]/Q
                         net (fo=11, routed)          0.217     0.942    u_exter_dev/result_display/Q[3]
    SLICE_X28Y87         FDPE                                         r  u_exter_dev/result_display/led_en_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105     0.015    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.071 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.308    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.337 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        0.836     1.173    u_exter_dev/result_display/cpu_clk_BUFG
    SLICE_X28Y87         FDPE                                         r  u_exter_dev/result_display/led_en_reg[4]_lopt_replica/C
                         clock pessimism             -0.572     0.600    
    SLICE_X28Y87         FDPE (Hold_fdpe_C_D)         0.072     0.672    u_exter_dev/result_display/led_en_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 u_exter_dev/result_display/led_en_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_exter_dev/result_display/led_en_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.390%)  route 0.181ns (58.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.784    -0.266    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.221 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.007    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.019 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        0.566     0.584    u_exter_dev/result_display/cpu_clk_BUFG
    SLICE_X28Y86         FDPE                                         r  u_exter_dev/result_display/led_en_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDPE (Prop_fdpe_C_Q)         0.128     0.712 r  u_exter_dev/result_display/led_en_reg[4]/Q
                         net (fo=11, routed)          0.181     0.893    u_exter_dev/result_display/Q[4]
    SLICE_X28Y87         FDPE                                         r  u_exter_dev/result_display/led_en_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105     0.015    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.071 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.308    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.337 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        0.836     1.173    u_exter_dev/result_display/cpu_clk_BUFG
    SLICE_X28Y87         FDPE                                         r  u_exter_dev/result_display/led_en_reg[5]_lopt_replica/C
                         clock pessimism             -0.572     0.600    
    SLICE_X28Y87         FDPE (Hold_fdpe_C_D)         0.021     0.621    u_exter_dev/result_display/led_en_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.621    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 u_exter_dev/result_display/led_en_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_exter_dev/result_display/led_en_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.725%)  route 0.205ns (59.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.784    -0.266    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.221 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.007    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.019 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        0.566     0.584    u_exter_dev/result_display/cpu_clk_BUFG
    SLICE_X28Y86         FDPE                                         r  u_exter_dev/result_display/led_en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDPE (Prop_fdpe_C_Q)         0.141     0.725 r  u_exter_dev/result_display/led_en_reg[1]/Q
                         net (fo=10, routed)          0.205     0.930    u_exter_dev/result_display/Q[1]
    SLICE_X28Y87         FDPE                                         r  u_exter_dev/result_display/led_en_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105     0.015    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.071 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.308    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.337 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        0.836     1.173    u_exter_dev/result_display/cpu_clk_BUFG
    SLICE_X28Y87         FDPE                                         r  u_exter_dev/result_display/led_en_reg[2]_lopt_replica/C
                         clock pessimism             -0.572     0.600    
    SLICE_X28Y87         FDPE (Hold_fdpe_C_D)         0.047     0.647    u_exter_dev/result_display/led_en_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 u_cpu/u_pc/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_cpu/u_pc/pc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.081%)  route 0.209ns (52.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.162ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.784    -0.266    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.221 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.007    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.019 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        0.557     0.575    u_cpu/u_pc/cpu_clk_BUFG
    SLICE_X44Y79         FDCE                                         r  u_cpu/u_pc/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDCE (Prop_fdce_C_Q)         0.141     0.716 r  u_cpu/u_pc/pc_reg[0]/Q
                         net (fo=5, routed)           0.209     0.925    u_irom/Q[0]
    SLICE_X44Y79         LUT6 (Prop_lut6_I2_O)        0.045     0.970 r  u_irom/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     0.970    u_cpu/u_pc/D[0]
    SLICE_X44Y79         FDCE                                         r  u_cpu/u_pc/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105     0.015    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.071 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.308    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.337 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        0.825     1.162    u_cpu/u_pc/cpu_clk_BUFG
    SLICE_X44Y79         FDCE                                         r  u_cpu/u_pc/pc_reg[0]/C
                         clock pessimism             -0.586     0.575    
    SLICE_X44Y79         FDCE (Hold_fdce_C_D)         0.091     0.666    u_cpu/u_pc/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 u_exter_dev/result_display/led_en_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_exter_dev/result_display/led_en_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.964%)  route 0.212ns (60.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.172ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.784    -0.266    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.221 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.007    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.019 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        0.566     0.584    u_exter_dev/result_display/cpu_clk_BUFG
    SLICE_X28Y86         FDPE                                         r  u_exter_dev/result_display/led_en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDPE (Prop_fdpe_C_Q)         0.141     0.725 r  u_exter_dev/result_display/led_en_reg[1]/Q
                         net (fo=10, routed)          0.212     0.937    u_exter_dev/result_display/Q[1]
    SLICE_X28Y86         FDPE                                         r  u_exter_dev/result_display/led_en_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105     0.015    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.071 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.308    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.337 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        0.835     1.172    u_exter_dev/result_display/cpu_clk_BUFG
    SLICE_X28Y86         FDPE                                         r  u_exter_dev/result_display/led_en_reg[2]/C
                         clock pessimism             -0.587     0.584    
    SLICE_X28Y86         FDPE (Hold_fdpe_C_D)         0.047     0.631    u_exter_dev/result_display/led_en_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 u_exter_dev/result_display/led_en_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_exter_dev/result_display/led_en_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.599%)  route 0.212ns (62.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.784    -0.266    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.221 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.007    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.019 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        0.566     0.584    u_exter_dev/result_display/cpu_clk_BUFG
    SLICE_X28Y86         FDPE                                         r  u_exter_dev/result_display/led_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDPE (Prop_fdpe_C_Q)         0.128     0.712 r  u_exter_dev/result_display/led_en_reg[5]/Q
                         net (fo=11, routed)          0.212     0.925    u_exter_dev/result_display/Q[5]
    SLICE_X28Y87         FDPE                                         r  u_exter_dev/result_display/led_en_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105     0.015    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.071 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.308    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.337 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        0.836     1.173    u_exter_dev/result_display/cpu_clk_BUFG
    SLICE_X28Y87         FDPE                                         r  u_exter_dev/result_display/led_en_reg[6]_lopt_replica/C
                         clock pessimism             -0.572     0.600    
    SLICE_X28Y87         FDPE (Hold_fdpe_C_D)         0.018     0.618    u_exter_dev/result_display/led_en_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.618    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 u_exter_dev/result_display/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_exter_dev/result_display/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.172ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.784    -0.266    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.221 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.007    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.019 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        0.566     0.584    u_exter_dev/result_display/cpu_clk_BUFG
    SLICE_X29Y86         FDCE                                         r  u_exter_dev/result_display/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDCE (Prop_fdce_C_Q)         0.141     0.725 r  u_exter_dev/result_display/cnt_reg[7]/Q
                         net (fo=2, routed)           0.169     0.894    u_exter_dev/result_display/cnt_reg[7]
    SLICE_X29Y86         LUT2 (Prop_lut2_I0_O)        0.045     0.939 r  u_exter_dev/result_display/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     0.939    u_exter_dev/result_display/cnt[4]_i_2_n_1
    SLICE_X29Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.002 r  u_exter_dev/result_display/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.002    u_exter_dev/result_display/cnt_reg[4]_i_1_n_5
    SLICE_X29Y86         FDCE                                         r  u_exter_dev/result_display/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105     0.015    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.071 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.308    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.337 r  cpu_clk_BUFG_inst/O
                         net (fo=1137, routed)        0.835     1.172    u_exter_dev/result_display/cpu_clk_BUFG
    SLICE_X29Y86         FDCE                                         r  u_exter_dev/result_display/cnt_reg[7]/C
                         clock pessimism             -0.587     0.584    
    SLICE_X29Y86         FDCE (Hold_fdce_C_D)         0.105     0.689    u_exter_dev/result_display/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { u_clk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0   cpu_clk_BUFG_inst/I
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y3   u_clk/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X44Y79    u_cpu/u_pc/pc_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X45Y80    u_cpu/u_pc/pc_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X48Y82    u_cpu/u_pc/pc_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X48Y83    u_cpu/u_pc/pc_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X48Y83    u_cpu/u_pc/pc_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X45Y81    u_cpu/u_pc/pc_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X49Y83    u_cpu/u_pc/pc_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X49Y85    u_cpu/u_pc/pc_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X34Y89    u_cpu/u_rf/registers_reg[12][24]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X34Y89    u_cpu/u_rf/registers_reg[12][25]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X44Y88    u_cpu/u_rf/registers_reg[12][26]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X34Y89    u_cpu/u_rf/registers_reg[12][27]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X34Y89    u_cpu/u_rf/registers_reg[12][28]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X44Y88    u_cpu/u_rf/registers_reg[12][29]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X32Y88    u_cpu/u_rf/registers_reg[12][30]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X34Y89    u_cpu/u_rf/registers_reg[12][31]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X32Y74    u_cpu/u_rf/registers_reg[12][9]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X44Y79    u_cpu/u_pc/pc_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X44Y79    u_cpu/u_pc/pc_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X48Y82    u_cpu/u_pc/pc_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X48Y83    u_cpu/u_pc/pc_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X48Y83    u_cpu/u_pc/pc_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X45Y81    u_cpu/u_pc/pc_reg[14]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X49Y83    u_cpu/u_pc/pc_reg[15]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X48Y84    u_cpu/u_pc/pc_reg[16]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X49Y85    u_cpu/u_pc/pc_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X52Y72    u_cpu/u_rf/registers_reg[12][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_clk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2   u_clk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKFBOUT



