INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VProject/mc/mc.srcs/sources_1/new/mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mc
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pwm' is not allowed [D:/VProject/mc/mc.srcs/sources_1/new/mc.v:31]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'sd' is not allowed [D:/VProject/mc/mc.srcs/sources_1/new/mc.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VProject/mc/mc.srcs/sim_1/new/sim_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_mc
