block/RCC:
    description: Reset and clock control.
    items:
        - byte_offset: 0
          description: RCC clock control register.
          fieldset: CR
          name: CR
        - byte_offset: 8
          description: RCC internal clock source calibration register 1.
          fieldset: ICSCR1
          name: ICSCR1
        - byte_offset: 12
          description: RCC internal clock source calibration register 2.
          fieldset: ICSCR2
          name: ICSCR2
        - byte_offset: 16
          description: RCC internal clock source calibration register 3.
          fieldset: ICSCR3
          name: ICSCR3
        - access: Read
          byte_offset: 20
          description: RCC clock recovery RC register.
          fieldset: CRRCR
          name: CRRCR
        - byte_offset: 28
          description: RCC clock configuration register 1.
          fieldset: CFGR1
          name: CFGR1
        - byte_offset: 32
          description: RCC clock configuration register 2.
          fieldset: CFGR2
          name: CFGR2
        - byte_offset: 36
          description: RCC clock configuration register 3.
          fieldset: CFGR3
          name: CFGR3
        - byte_offset: 40
          description: RCC clock configuration register 4.
          fieldset: CFGR4
          name: CFGR4
        - byte_offset: 80
          description: RCC clock interrupt enable register.
          fieldset: CIER
          name: CIER
        - access: Read
          byte_offset: 84
          description: RCC clock interrupt flag register.
          fieldset: CIFR
          name: CIFR
        - access: Write
          byte_offset: 88
          description: RCC clock interrupt clear register.
          fieldset: CICR
          name: CICR
        - byte_offset: 96
          description: RCC AHB1 peripheral reset register 1.
          fieldset: AHB1RSTR1
          name: AHB1RSTR1
        - byte_offset: 100
          description: RCC AHB2 peripheral reset register 1.
          fieldset: AHB2RSTR1
          name: AHB2RSTR1
        - byte_offset: 104
          description: RCC AHB2 peripheral reset register 2.
          fieldset: AHB2RSTR2
          name: AHB2RSTR2
        - byte_offset: 116
          description: RCC APB1 peripheral reset register 1.
          fieldset: APB1RSTR1
          name: APB1RSTR1
        - byte_offset: 120
          description: RCC APB1 peripheral reset register 2.
          fieldset: APB1RSTR2
          name: APB1RSTR2
        - byte_offset: 124
          description: RCC APB2 peripheral reset register.
          fieldset: APB2RSTR
          name: APB2RSTR
        - byte_offset: 128
          description: RCC APB3 peripheral reset register.
          fieldset: APB3RSTR
          name: APB3RSTR
        - byte_offset: 136
          description: RCC AHB1 peripheral clock enable register 1.
          fieldset: AHB1ENR1
          name: AHB1ENR1
        - byte_offset: 140
          description: RCC AHB2 peripheral clock enable register 1.
          fieldset: AHB2ENR1
          name: AHB2ENR1
        - byte_offset: 144
          description: RCC AHB2 peripheral clock enable register 2.
          fieldset: AHB2ENR2
          name: AHB2ENR2
        - byte_offset: 148
          description: RCC AHB1 peripheral clock enable register 2.
          fieldset: AHB1ENR2
          name: AHB1ENR2
        - byte_offset: 156
          description: RCC APB1 peripheral clock enable register 1.
          fieldset: APB1ENR1
          name: APB1ENR1
        - byte_offset: 160
          description: RCC APB1 peripheral clock enable register 2.
          fieldset: APB1ENR2
          name: APB1ENR2
        - byte_offset: 164
          description: RCC APB2 peripheral clock enable register.
          fieldset: APB2ENR
          name: APB2ENR
        - byte_offset: 168
          description: RCC APB3 peripheral clock enable register.
          fieldset: APB3ENR
          name: APB3ENR
        - byte_offset: 176
          description: RCC AHB1 peripheral clock enable in Sleep mode register.
          fieldset: AHB1SLPENR1
          name: AHB1SLPENR1
        - byte_offset: 180
          description: RCC AHB2 peripheral clock enable in Sleep mode register 1.
          fieldset: AHB2SLPENR1
          name: AHB2SLPENR1
        - byte_offset: 184
          description: RCC AHB2 peripheral clock enable in Sleep mode register 2.
          fieldset: AHB2SLPENR2
          name: AHB2SLPENR2
        - byte_offset: 188
          description: RCC AHB1 peripheral clock enable in Sleep mode register 2.
          fieldset: AHB1SLPENR2
          name: AHB1SLPENR2
        - byte_offset: 196
          description: RCC APB1 peripheral clock enable in Sleep mode register 1.
          fieldset: APB1SLPENR1
          name: APB1SLPENR1
        - byte_offset: 200
          description: RCC APB1 peripheral clock enable in Sleep mode register 2.
          fieldset: APB1SLPENR2
          name: APB1SLPENR2
        - byte_offset: 204
          description: RCC APB2 peripheral clock enable in Sleep mode register.
          fieldset: APB2SLPENR
          name: APB2SLPENR
        - byte_offset: 208
          description: RCC APB3 peripheral clock enable in Sleep mode register.
          fieldset: APB3SLPENR
          name: APB3SLPENR
        - byte_offset: 216
          description: RCC AHB1 peripheral clock enable in Stop mode register.
          fieldset: AHB1STPENR1
          name: AHB1STPENR1
        - byte_offset: 220
          description: RCC AHB2 peripheral clock enable in Stop mode register 1.
          fieldset: AHB2STPENR1
          name: AHB2STPENR1
        - byte_offset: 236
          description: RCC APB1 peripheral clock enable in Stop mode register 1.
          fieldset: APB1STPENR1
          name: APB1STPENR1
        - byte_offset: 240
          description: RCC APB1 peripheral clock enable in Stop mode register 2.
          fieldset: APB1STPENR2
          name: APB1STPENR2
        - byte_offset: 244
          description: RCC APB2 peripheral clock enable in Stop mode register.
          fieldset: APB2STPENR
          name: APB2STPENR
        - byte_offset: 248
          description: RCC APB3 peripheral clock enable in Stop mode register.
          fieldset: APB3STPENR
          name: APB3STPENR
        - byte_offset: 256
          description: RCC peripheral independent clock configuration register 1.
          fieldset: CCIPR1
          name: CCIPR1
        - byte_offset: 260
          description: RCC peripheral independent clock configuration register 2.
          fieldset: CCIPR2
          name: CCIPR2
        - byte_offset: 264
          description: RCC peripheral independent clock configuration register 3.
          fieldset: CCIPR3
          name: CCIPR3
        - byte_offset: 272
          description: RCC backup domain control register.
          fieldset: BDCR
          name: BDCR
        - byte_offset: 276
          description: RCC control/status register.
          fieldset: CSR
          name: CSR
        - byte_offset: 304
          description: RCC secure configuration register.
          fieldset: SECCFGR
          name: SECCFGR
        - byte_offset: 308
          description: RCC privilege configuration register.
          fieldset: PRIVCFGR
          name: PRIVCFGR
enum/ADCDACPRE:
    bit_size: 4
    variants:
        - description: adcdac_iclk.
          name: Div1
          value: 0
        - description: adcdac_iclk/2.
          name: Div2
          value: 1
        - description: adcdac_iclk/4.
          name: Div4
          value: 8
        - description: adcdac_iclk/8.
          name: Div8
          value: 9
        - description: adcdac_iclk/16.
          name: Div16
          value: 10
        - description: adcdac_iclk/32.
          name: Div32
          value: 11
        - description: adcdac_iclk/64.
          name: Div64
          value: 12
        - description: adcdac_iclk/128.
          name: Div128
          value: 13
        - description: adcdac_iclk/256.
          name: Div256
          value: 14
        - description: adcdac_iclk/512.
          name: Div512
          value: 15
enum/ADCDACSEL:
    bit_size: 2
    variants:
        - description: HCLK selected.
          name: HCLK1
          value: 0
        - description: HSE selected.
          name: HSE
          value: 1
        - description: MSIK selected.
          name: MSIK
          value: 2
enum/ADFSEL:
    bit_size: 2
    variants:
        - description: HCLK.
          name: HCLK1
          value: 0
        - description: Input pin AUDIOCLK selected.
          name: AUDIOCLK
          value: 1
        - description: MSIK clock selected.
          name: MSIK
          value: 2
        - description: SAI1 kernel clock selected.
          name: SAI1
          value: 3
enum/BOOSTDIV:
    bit_size: 4
    variants:
        - description: Divided by 1 (bypass).
          name: Div1
          value: 0
        - description: Divided by 2.
          name: Div2
          value: 1
        - description: Divided by 4.
          name: Div4
          value: 2
        - description: Divided by 6.
          name: Div6
          value: 3
        - description: Divided by 8.
          name: Div8
          value: 4
        - description: Divided by 10.
          name: Div10
          value: 5
        - description: Divided by 12.
          name: Div12
          value: 6
        - description: Divided by 14.
          name: Div14
          value: 7
        - description: Divided by 16.
          name: Div16
          value: 8
enum/BOOSTSEL:
    bit_size: 2
    variants:
        - description: No clock.
          name: DISABLE
          value: 0
        - description: MSIS selected as EPOD booster clock source.
          name: MSIS
          value: 1
        - description: HSI16 selected as EPOD booster clock source.
          name: HSI16
          value: 2
        - description: HSE selected as EPOD booster clock source.
          name: HSE
          value: 3
enum/DACSHSEL:
    bit_size: 1
    variants:
        - description: LSE selected.
          name: LSE
          value: 0
        - description: LSI selected.
          name: LSI
          value: 1
enum/FDCANSEL:
    bit_size: 1
    variants:
        - description: SYSCLK selected.
          name: SYS
          value: 0
        - description: MSIK selected.
          name: MSIK
          value: 1
enum/HPRE:
    bit_size: 4
    variants:
        - description: HCLK = SYSCLK not divided.
          name: Div1
          value: 0
        - description: HCLK = SYSCLK divided by 2.
          name: Div2
          value: 8
        - description: HCLK = SYSCLK divided by 4.
          name: Div4
          value: 9
        - description: HCLK = SYSCLK divided by 8.
          name: Div8
          value: 10
        - description: HCLK = SYSCLK divided by 16.
          name: Div16
          value: 11
        - description: HCLK = SYSCLK divided by 64.
          name: Div64
          value: 12
        - description: HCLK = SYSCLK divided by 128.
          name: Div128
          value: 13
        - description: HCLK = SYSCLK divided by 256.
          name: Div256
          value: 14
        - description: HCLK = SYSCLK divided by 512.
          name: Div512
          value: 15
enum/HSEEXT:
    bit_size: 1
    variants:
        - description: External HSE clock analog mode.
          name: ANALOG
          value: 0
        - description: External HSE clock digital mode (through I/O Schmitt trigger).
          name: DIGITAL
          value: 1
enum/ICLKSEL:
    bit_size: 2
    variants:
        - description: HSI48 selected.
          name: HSI48
          value: 0
        - description: MSIK selected.
          name: MSIK
          value: 1
        - description: HSE selected.
          name: HSE
          value: 2
        - description: SYSCLK selected.
          name: SYS
          value: 3
enum/I2CSEL:
    bit_size: 1
    variants:
        - description: PCLK1 selected.
          name: PCLK1
          value: 0
        - description: MSIK selected.
          name: MSIK
          value: 1
enum/I2C3SEL:
    bit_size: 1
    variants:
        - description: PCLK1 selected.
          name: PCLK3
          value: 0
        - description: MSIK selected.
          name: MSIK
          value: 1
enum/I3CSEL:
    bit_size: 1
    variants:
        - description: PCLK1 selected.
          name: PCLK1
          value: 0
        - description: MSIK selected.
          name: MSIK
          value: 1
enum/I3C2SEL:
    bit_size: 1
    variants:
        - description: PCLK2 selected.
          name: PCLK2
          value: 0
        - description: MSIK selected.
          name: MSIK
          value: 1
enum/LPTIMSEL:
    bit_size: 2
    variants:
        - description: MSIK clock selected.
          name: MSIK
          value: 0
        - description: LSI selected.
          name: LSI
          value: 1
        - description: HSI16 selected.
          name: HSI
          value: 2
        - description: LSE selected.
          name: LSE
          value: 3
enum/LPUARTSEL:
    bit_size: 2
    variants:
        - description: PCLK3 selected.
          name: PCLK3
          value: 0
        - description: HSI16 selected.
          name: HSI
          value: 1
        - description: LSE selected.
          name: LSE
          value: 2
        - description: MSIK selected.
          name: MSIK
          value: 3
enum/LSCOSEL:
    bit_size: 1
    variants:
        - description: LSI selected.
          name: LSI
          value: 0
        - description: LSE selected.
          name: LSE
          value: 1
enum/LSEDRV:
    bit_size: 2
    variants:
        - description: Low driving capability
          name: Low
          value: 0
        - description: Medium-low driving capability
          name: MediumLow
          value: 1
        - description: Medium-high driving capability
          name: MediumHigh
          value: 2
        - description: High driving capability
          name: High
          value: 3
enum/LSIPREDIV:
    bit_size: 1
    variants:
        - description: LSI not divided.
          name: Div1
          value: 0
        - description: LSI divided by 128.
          name: Div128
          value: 1
enum/MCO2SEL:
    bit_size: 4
    variants:
        - description: MCO2 output disabled, no clock on MCO2.
          name: DISABLE
          value: 0
        - description: SYSCLK system clock selected.
          name: SYS
          value: 1
        - description: MSIS clock selected.
          name: MSIS
          value: 2
        - description: HSI16 clock selected.
          name: HSI16
          value: 3
        - description: "HSE clock selected 0101: LSI clock selected."
          name: HSE
          value: 4
        - description: LSE clock selected.
          name: LSE
          value: 6
        - description: HSI48 clock selected.
          name: HSI48
          value: 7
        - description: MSIK clock selected.
          name: MSIK
          value: 8
enum/MCOPRE:
    bit_size: 3
    variants:
        - description: MCO2 divided by 1.
          name: Div1
          value: 0
        - description: MCO2 divided by 2.
          name: Div2
          value: 1
        - description: MCO2 divided by 4.
          name: Div4
          value: 2
        - description: MCO2 divided by 8.
          name: Div8
          value: 3
        - description: MCO2 divided by 16.
          name: Div16
          value: 4
        - description: MCO2 divided by 32.
          name: Div32
          value: 5
        - description: MCO2 divided by 64.
          name: Div64
          value: 6
        - description: MCO2 divided by 128.
          name: Div128
          value: 7
enum/MCOSEL:
    bit_size: 4
    variants:
        - description: MCO output disabled, no clock on MCO.
          name: DISABLE
          value: 0
        - description: SYSCLK system clock selected.
          name: SYS
          value: 1
        - description: MSIS clock selected.
          name: MSIS
          value: 2
        - description: HSI16 clock selected.
          name: HSI16
          value: 3
        - description: HSE clock selected.
          name: HSE
          value: 4
        - description: LSI clock selected.
          name: LSI
          value: 5
        - description: LSE clock selected.
          name: LSE
          value: 6
        - description: HSI48 clock selected.
          name: HSI48
          value: 7
        - description: MSIK clock selected.
          name: MSIK
          value: 8
enum/MSIBIAS:
    bit_size: 1
    variants:
        - description: MSI bias continuous mode (clock accuracy fast settling time).
          name: CONTINUOUS
          value: 0
        - description:
              MSI bias sampling mode when the device is in Stop 1 or Stop 2 mode,
              or when the regulator is in range 2.
          name: SAMPLING
          value: 1
enum/MSIHSINDIV:
    bit_size: 1
    variants:
        - description:
              HSE (16 MHz) is used as MSI input clock when PLL mode with high-speed
              clock is selected.
          name: Div1
          value: 0
        - description:
              HSE (32 MHz)/2 is used as MSI input clock when PLL mode with high-speed
              clock is selected.
          name: Div2
          value: 1
enum/MSIKDIV:
    bit_size: 2
    variants:
        - description: MSIRC0/1 is selected for MSIK (range 0 around 96 MHz).
          name: Div1
          value: 0
        - description: MSIRC0/2 is selected for MSIK (range 1 around 48 MHz).
          name: Div2
          value: 1
        - description: MSIRC0/4 is selected for MSIK (range 2 around 24 MHz).
          name: Div4
          value: 2
        - description: MSIRC0/8 is selected for MSIK (range 3 around 12 MHz).
          name: Div8
          value: 3
enum/MSIKDIVS:
    bit_size: 2
    variants:
        - description: Range 5 around 12 MHz (reset value).
          name: RANGE5_12MHZ
          value: 1
        - description: Range 6 around 6 MHz.
          name: RANGE6_6MHZ
          value: 2
        - description: Range 7 around 3 MHz.
          name: RANGE7_3MHZ
          value: 3
enum/MSIKSEL:
    bit_size: 1
    variants:
        - description: MSIRC0 (96 MHz) is selected as source to generate MSIK.
          name: MSIRC0_96MHZ
          value: 0
        - description: MSIRC1 (24 MHz) is selected as source to generate MSIK.
          name: MSIRC1_24MHZ
          value: 1
enum/MSIPLLSEL:
    bit_size: 1
    variants:
        - description: LSE is used as MSIRC0 input clock when PLL mode is selected.
          name: LSE
          value: 0
        - description: HSE or HSE/2 is used as MSIRC0 input clock when PLL mode is selected.
          name: HSE
          value: 1
enum/MSIRGSEL:
    bit_size: 1
    variants:
        - description: MSIS/MSIK ranges provided by MSISDIVS[1:0] and MSIKDIVS[1:0] in RCC_CSR.
          name: RCC_CSR
          value: 0
        - description: MSIS/MSIK ranges provided by MSISDIV[1:0] and MSIKDIV[1:0] in RCC_ICSCR1.
          name: RCC_ICSCR1
          value: 1
enum/MSISDIV:
    bit_size: 2
    variants:
        - description: MSIRC0/1 is selected for MSIS (range 0 around 96 MHz).
          name: Div1
          value: 0
        - description: MSIRC0/2 is selected for MSIS (range 1 around 48 MHz).
          name: Div2
          value: 1
        - description: MSIRC0/4 is selected for MSIS (range 2 around 24 MHz).
          name: Div4
          value: 2
        - description: MSIRC0/8 is selected for MSIS (range 3 around 12 MHz).
          name: Div8
          value: 3
enum/MSISDIVS:
    bit_size: 2
    variants:
        - description: Range 5 around 12 MHz (reset value).
          name: RANGE5_12MHZ
          value: 1
        - description: Range 6 around 6 MHz.
          name: RANGE6_6MHZ
          value: 2
        - description: Range 7 around 3 MHz.
          name: RANGE7_3MHZ
          value: 3
enum/MSISSEL:
    bit_size: 1
    variants:
        - description: MSIRC0 (96 MHz) is selected as source to generate MSIS.
          name: MSIRC0_96MHZ
          value: 0
        - description: MSIRC1 (24 MHz) is selected as source to generate MSIS.
          name: MSIRC1_24MHZ
          value: 1
enum/OCTOSPISEL:
    bit_size: 1
    variants:
        - description: SYSCLK selected.
          name: SYS
          value: 0
        - description: MSIK selected.
          name: MSIK
          value: 1
enum/PPRE:
    bit_size: 3
    variants:
        - description: PCLK1 = HCLK not divided.
          name: Div1
          value: 0
        - description: PCLK1 = HCLK divided by 2.
          name: Div2
          value: 4
        - description: PCLK1 = HCLK divided by 4.
          name: Div4
          value: 5
        - description: PCLK1 = HCLK divided by 8.
          name: Div8
          value: 6
        - description: PCLK1 = HCLK divided by 16.
          name: Div16
          value: 7
enum/SECURITY:
    bit_size: 1
    variants:
        - description: Nonsecure.
          name: NON_SECURE
          value: 0
        - description: Secure.
          name: SECURE
          value: 1
enum/RNGSEL:
    bit_size: 1
    variants:
        - description: HSI48 selected.
          name: HSI48
          value: 0
        - description: MSIK selected.
          name: MSIK
          value: 1
enum/RTCSEL:
    bit_size: 2
    variants:
        - description: No clock selected.
          name: DISABLE
          value: 0
        - description: LSE selected.
          name: LSE
          value: 1
        - description: LSI selected.
          name: LSI
          value: 2
        - description: HSE/32 selected.
          name: HSE
          value: 3
enum/SAISEL:
    bit_size: 2
    variants:
        - description: MSIK selected.
          name: MSIK
          value: 0
        - description: input pin AUDIOCLK selected.
          name: AUDIOCLK
          value: 1
        - description: HSE clock selected.
          name: HSE
          value: 2
enum/SPISEL:
    bit_size: 1
    variants:
        - description: PCLK2 selected.
          name: PCLK2
          value: 0
        - description: MSIK selected.
          name: MSIK
          value: 1
enum/SPI2SEL:
    bit_size: 1
    variants:
        - description: PCLK1 selected.
          name: PCLK1
          value: 0
        - description: MSIK selected.
          name: MSIK
          value: 1
enum/SPI3SEL:
    bit_size: 1
    variants:
        - description: PCLK1 selected.
          name: PCLK1
          value: 0
        - description: MSIK selected.
          name: MSIK
          value: 1
enum/STOPWUCK:
    bit_size: 1
    variants:
        - description:
              MSIS oscillator selected as wake-up from stop clock and CSS backup
              clock.
          name: MSIS
          value: 0
        - description:
              HSI16 oscillator selected as wake-up from stop clock and CSS backup
              clock.
          name: HSI16
          value: 1
enum/SW:
    bit_size: 2
    variants:
        - description: MSIS selected as system clock.
          name: MSIS
          value: 0
        - description: HSI16 selected as system clock.
          name: HSI16
          value: 1
        - description: HSE selected as system clock.
          name: HSE
          value: 2
enum/SWS:
    bit_size: 2
    variants:
        - description: MSIS oscillator used as system clock.
          name: MSIS
          value: 0
        - description: HSI16 oscillator used as system clock.
          name: HSI16
          value: 1
        - description: HSE used as system clock.
          name: HSE
          value: 2
enum/SYSTICKSEL:
    bit_size: 2
    variants:
        - description: HCLK/8 selected.
          name: HCLK1_DIV_8
          value: 0
        - description: LSI selected.
          name: LSI
          value: 1
        - description: LSE selected.
          name: LSE
          value: 2
enum/TIMICSEL:
    bit_size: 3
    variants:
        - description: HSI, MSIK and MSIS dividers disabled.
          name: DISABLE
          value: 0
        - description:
              HSI/256, MSIS/1024 and MSIS/4 are generated and can be selected by
              TIM16, TIM17, and LPTIM2 as internal input capture.
          name: HSI256_MSIS1024_MSIS4
          value: 4
        - description:
              HSI/256, MSIS/1024 and MSIK/4 are generated and can be selected by
              TIM16, TIM17, and LPTIM2 as internal input capture.
          name: HSI256_MSIS1024_MSIK4
          value: 5
        - description:
              HSI/256, MSIK/1024 and MSIS/4 are generated and can be selected by
              TIM16, TIM17, and LPTIM2 as internal input capture.
          name: HSI256_MSIK1024_MSIS4
          value: 6
        - description:
              HSI/256, MSIK/1024 and MSIK/4 are generated and can be selected by
              TIM16, TIM17, and LPTIM2 as internal input capture.
          name: HSI256_MSIK1024_MSIK4
          value: 7
enum/UARTSEL:
    bit_size: 1
    variants:
        - description: PCLK1 selected.
          name: PCLK1
          value: 0
        - description: HSI16 selected.
          name: HSI
          value: 1
enum/USARTSEL:
    bit_size: 1
    variants:
        - description: PCLK2 selected.
          name: PCLK2
          value: 0
        - description: HSI16 selected.
          name: HSI
          value: 1
enum/USART3SEL:
    bit_size: 1
    variants:
        - description: PCLK1 selected.
          name: PCLK1
          value: 0
        - description: HSI16 selected.
          name: HSI
          value: 1
fieldset/AHB1ENR1:
    description: RCC AHB1 peripheral clock enable register 1.
    fields:
        - bit_offset: 0
          bit_size: 1
          description: GPDMA1 clock enable.
          name: GPDMA1EN
        - bit_offset: 3
          bit_size: 1
          description: ADF1 clock enable.
          name: ADF1EN
        - bit_offset: 8
          bit_size: 1
          description: FLASH clock enable.
          name: FLASHEN
        - bit_offset: 12
          bit_size: 1
          description: CRC clock enable.
          name: CRCEN
        - bit_offset: 16
          bit_size: 1
          description: Touch sensing controller clock enable.
          name: TSCEN
        - bit_offset: 17
          bit_size: 1
          description: RAMCFG clock enable.
          name: RAMCFGEN
        - bit_offset: 24
          bit_size: 1
          description: GTZC1 clock enable.
          name: GTZC1EN
        - bit_offset: 31
          bit_size: 1
          description: SRAM1 clock enable.
          name: SRAM1EN
fieldset/AHB1ENR2:
    description: RCC AHB1 peripheral clock enable register 2.
    fields:
        - bit_offset: 2
          bit_size: 1
          description: PWR clock enable.
          name: PWREN
fieldset/AHB1RSTR1:
    description: RCC AHB1 peripheral reset register 1.
    fields:
        - bit_offset: 0
          bit_size: 1
          description: GPDMA1 reset.
          name: GPDMA1RST
        - bit_offset: 3
          bit_size: 1
          description: ADF1 reset.
          name: ADF1RST
        - bit_offset: 12
          bit_size: 1
          description: CRC reset.
          name: CRCRST
        - bit_offset: 16
          bit_size: 1
          description: TSC reset.
          name: TSCRST
        - bit_offset: 17
          bit_size: 1
          description: RAMCFG reset.
          name: RAMCFGRST
fieldset/AHB1SLPENR1:
    description: RCC AHB1 peripheral clock enable in Sleep mode register.
    fields:
        - bit_offset: 0
          bit_size: 1
          description: GPDMA1 clock enable during Sleep mode.
          name: GPDMA1SLPEN
        - bit_offset: 3
          bit_size: 1
          description: ADF1 clock enable during Sleep mode.
          name: ADF1SLPEN
        - bit_offset: 8
          bit_size: 1
          description: FLASH clock enable during Sleep mode.
          name: FLASHSLPEN
        - bit_offset: 12
          bit_size: 1
          description: CRC clock enable during Sleep mode.
          name: CRCSLPEN
        - bit_offset: 16
          bit_size: 1
          description: TSC clock enable during Sleep mode.
          name: TSCSLPEN
        - bit_offset: 17
          bit_size: 1
          description: RAMCFG clock enable during Sleep mode.
          name: RAMCFGSLPEN
        - bit_offset: 24
          bit_size: 1
          description: GTZC1 clock enable during Sleep mode.
          name: GTZC1SLPEN
        - bit_offset: 29
          bit_size: 1
          description: ICACHE clock enable during Sleep mode.
          name: ICACHESLPEN
        - bit_offset: 31
          bit_size: 1
          description: SRAM1 clock enable during Sleep mode.
          name: SRAM1SLPEN
fieldset/AHB1SLPENR2:
    description: RCC AHB1 peripheral clock enable in Sleep mode register 2.
    fields:
        - bit_offset: 2
          bit_size: 1
          description: PWR clock enable during Sleep mode.
          name: PWRSLPEN
fieldset/AHB1STPENR1:
    description: RCC AHB1 peripheral clock enable in Stop mode register.
    fields:
        - bit_offset: 0
          bit_size: 1
          description: GPDMA1 clock enable during Stop mode.
          name: GPDMA1STPEN
        - bit_offset: 3
          bit_size: 1
          description: ADF1 clock enable during Stop mode.
          name: ADF1STPEN
        - bit_offset: 8
          bit_size: 1
          description: FLASH clock enable during Stop mode.
          name: FLASHSTPEN
        - bit_offset: 17
          bit_size: 1
          description: RAMCFG clock enable during Stop mode.
          name: RAMCFGSTPEN
        - bit_offset: 24
          bit_size: 1
          description: GTZC1 clock enable during Stop mode.
          name: GTZC1STPEN
        - bit_offset: 31
          bit_size: 1
          description: SRAM1 clock enable during Stop mode.
          name: SRAM1STPEN
fieldset/AHB2ENR1:
    description: RCC AHB2 peripheral clock enable register 1.
    fields:
        - bit_offset: 0
          bit_size: 1
          description: I/O port i clock enable (i = E to A).
          name: GPIOAEN
        - bit_offset: 1
          bit_size: 1
          description: I/O port i clock enable (i = E to A).
          name: GPIOBEN
        - bit_offset: 2
          bit_size: 1
          description: I/O port i clock enable (i = E to A).
          name: GPIOCEN
        - bit_offset: 3
          bit_size: 1
          description: I/O port i clock enable (i = E to A).
          name: GPIODEN
        - bit_offset: 4
          bit_size: 1
          description: I/O port i clock enable (i = E to A).
          name: GPIOEEN
        - bit_offset: 6
          bit_size: 1
          description: I/O port i clock enable (i = H to G).
          name: GPIOGEN
        - bit_offset: 7
          bit_size: 1
          description: I/O port i clock enable (i = H to G).
          name: GPIOHEN
        - bit_offset: 10
          bit_size: 1
          description: ADC12 clock enable.
          name: ADC12EN
        - bit_offset: 11
          bit_size: 1
          description: DAC1 clock enable.
          name: DAC1EN
        - bit_offset: 16
          bit_size: 1
          description: AES clock enable.
          name: AESEN
        - bit_offset: 17
          bit_size: 1
          description: HASH clock enable.
          name: HASHEN
        - bit_offset: 18
          bit_size: 1
          description: RNG clock enable.
          name: RNGEN
        - bit_offset: 19
          bit_size: 1
          description: PKA clock enable.
          name: PKAEN
        - bit_offset: 20
          bit_size: 1
          description: SAES clock enable.
          name: SAESEN
        - bit_offset: 21
          bit_size: 1
          description: CCB clock enable.
          name: CCBEN
        - bit_offset: 27
          bit_size: 1
          description: SDMMC1 clock enable.
          name: SDMMC1EN
        - bit_offset: 30
          bit_size: 1
          description: SRAM2 clock enable.
          name: SRAM2EN
fieldset/AHB2ENR2:
    description: RCC AHB2 peripheral clock enable register 2.
    fields:
        - bit_offset: 4
          bit_size: 1
          description: OCTOSPI1 clock enable.
          name: OCTOSPI1EN
fieldset/AHB2RSTR1:
    description: RCC AHB2 peripheral reset register 1.
    fields:
        - bit_offset: 0
          bit_size: 1
          description: I/O port i reset (i = E to A).
          name: GPIOARST
        - bit_offset: 1
          bit_size: 1
          description: I/O port i reset (i = E to A).
          name: GPIOBRST
        - bit_offset: 2
          bit_size: 1
          description: I/O port i reset (i = E to A).
          name: GPIOCRST
        - bit_offset: 3
          bit_size: 1
          description: I/O port i reset (i = E to A).
          name: GPIODRST
        - bit_offset: 4
          bit_size: 1
          description: I/O port i reset (i = E to A).
          name: GPIOERST
        - bit_offset: 6
          bit_size: 1
          description: I/O port i reset (i = H to G).
          name: GPIOGRST
        - bit_offset: 7
          bit_size: 1
          description: I/O port i reset (i = H to G).
          name: GPIOHRST
        - bit_offset: 10
          bit_size: 1
          description: ADC12 reset.
          name: ADC12RST
        - bit_offset: 11
          bit_size: 1
          description: DAC1 reset.
          name: DAC1RST
        - bit_offset: 16
          bit_size: 1
          description: AES hardware accelerator reset.
          name: AESRST
        - bit_offset: 17
          bit_size: 1
          description: HASH reset.
          name: HASHRST
        - bit_offset: 18
          bit_size: 1
          description: Random number generator reset.
          name: RNGRST
        - bit_offset: 19
          bit_size: 1
          description: PKA reset.
          name: PKARST
        - bit_offset: 20
          bit_size: 1
          description: SAES hardware accelerator reset.
          name: SAESRST
        - bit_offset: 21
          bit_size: 1
          description: CCB reset.
          name: CCBRST
        - bit_offset: 27
          bit_size: 1
          description: SDMMC1 reset.
          name: SDMMC1RST
fieldset/AHB2RSTR2:
    description: RCC AHB2 peripheral reset register 2.
    fields:
        - bit_offset: 4
          bit_size: 1
          description: OCTOSPI1 reset.
          name: OCTOSPI1RST
fieldset/AHB2SLPENR1:
    description: RCC AHB2 peripheral clock enable in Sleep mode register 1.
    fields:
        - bit_offset: 0
          bit_size: 1
          description: I/O port i clock enable during Sleep mode (i = E to A).
          name: GPIOASLPEN
        - bit_offset: 1
          bit_size: 1
          description: I/O port i clock enable during Sleep mode (i = E to A).
          name: GPIOBSLPEN
        - bit_offset: 2
          bit_size: 1
          description: I/O port i clock enable during Sleep mode (i = E to A).
          name: GPIOCSLPEN
        - bit_offset: 3
          bit_size: 1
          description: I/O port i clock enable during Sleep mode (i = E to A).
          name: GPIODSLPEN
        - bit_offset: 4
          bit_size: 1
          description: I/O port i clock enable during Sleep mode (i = E to A).
          name: GPIOESLPEN
        - bit_offset: 6
          bit_size: 1
          description: I/O port i clock enable during Sleep mode (i = H to G).
          name: GPIOGSLPEN
        - bit_offset: 7
          bit_size: 1
          description: I/O port i clock enable during Sleep mode (i = H to G).
          name: GPIOHSLPEN
        - bit_offset: 10
          bit_size: 1
          description: ADC12 clock enable during Sleep mode.
          name: ADC12SLPEN
        - bit_offset: 11
          bit_size: 1
          description: DAC1 clock enable during Sleep mode.
          name: DAC1SLPEN
        - bit_offset: 16
          bit_size: 1
          description: AES clock enable during Sleep mode.
          name: AESSLPEN
        - bit_offset: 17
          bit_size: 1
          description: HASH clock enable during Sleep mode.
          name: HASHSLPEN
        - bit_offset: 18
          bit_size: 1
          description: RNG clock enable during Sleep mode.
          name: RNGSLPEN
        - bit_offset: 19
          bit_size: 1
          description: PKA clock enable during Sleep mode.
          name: PKASLPEN
        - bit_offset: 20
          bit_size: 1
          description: SAES accelerator clock enable during Sleep mode.
          name: SAESSLPEN
        - bit_offset: 21
          bit_size: 1
          description: CCB accelerator clock enable during Sleep mode.
          name: CCBSLPEN
        - bit_offset: 27
          bit_size: 1
          description: SDMMC1 clock enable during Sleep mode.
          name: SDMMC1SLPEN
        - bit_offset: 30
          bit_size: 1
          description: SRAM2 clock enable during Sleep mode.
          name: SRAM2SLPEN
fieldset/AHB2SLPENR2:
    description: RCC AHB2 peripheral clock enable in Sleep mode register 2.
    fields:
        - bit_offset: 4
          bit_size: 1
          description: OCTOSPI1 clock enable during Sleep mode.
          name: OCTOSPI1SLPEN
fieldset/AHB2STPENR1:
    description: RCC AHB2 peripheral clock enable in Stop mode register 1.
    fields:
        - bit_offset: 0
          bit_size: 1
          description: I/O port i clock enable during Stop mode (i = E to A).
          name: GPIOASTPEN
        - bit_offset: 1
          bit_size: 1
          description: I/O port i clock enable during Stop mode (i = E to A).
          name: GPIOBSTPEN
        - bit_offset: 2
          bit_size: 1
          description: I/O port i clock enable during Stop mode (i = E to A).
          name: GPIOCSTPEN
        - bit_offset: 3
          bit_size: 1
          description: I/O port i clock enable during Stop mode (i = E to A).
          name: GPIODSTPEN
        - bit_offset: 4
          bit_size: 1
          description: I/O port i clock enable during Stop mode (i = E to A).
          name: GPIOESTPEN
        - bit_offset: 6
          bit_size: 1
          description: I/O port i clock enable during Stop mode (i = H to G).
          name: GPIOGSTPEN
        - bit_offset: 7
          bit_size: 1
          description: I/O port i clock enable during Stop mode (i = H to G).
          name: GPIOHSTPEN
        - bit_offset: 11
          bit_size: 1
          description: DAC1 clock enable during Stop mode.
          name: DAC1STPEN
        - bit_offset: 30
          bit_size: 1
          description: SRAM2 clock enable during Stop mode.
          name: SRAM2STPEN
fieldset/APB1ENR1:
    description: RCC APB1 peripheral clock enable register 1.
    fields:
        - bit_offset: 0
          bit_size: 1
          description: TIMj clock enable.
          name: TIM2EN
        - bit_offset: 1
          bit_size: 1
          description: TIMj clock enable.
          name: TIM3EN
        - bit_offset: 2
          bit_size: 1
          description: TIMj clock enable.
          name: TIM4EN
        - bit_offset: 4
          bit_size: 1
          description: TIMj clock enable.
          name: TIM6EN
        - bit_offset: 5
          bit_size: 1
          description: TIMj clock enable.
          name: TIM7EN
        - bit_offset: 8
          bit_size: 1
          description: SPI3 clock enable.
          name: SPI3EN
        - bit_offset: 11
          bit_size: 1
          description: WWDG clock enable.
          name: WWDGEN
        - bit_offset: 14
          bit_size: 1
          description: SPI2 clock enable.
          name: SPI2EN
        - bit_offset: 18
          bit_size: 1
          description: USART3 clock enable.
          name: USART3EN
        - bit_offset: 19
          bit_size: 1
          description: UART4 clock enable.
          name: UART4EN
        - bit_offset: 20
          bit_size: 1
          description: UART5 clock enable.
          name: UART5EN
        - bit_offset: 21
          bit_size: 1
          description: I2C1 clock enable.
          name: I2C1EN
        - bit_offset: 22
          bit_size: 1
          description: I2C2 clock enable.
          name: I2C2EN
        - bit_offset: 23
          bit_size: 1
          description: I3C1 clock enable.
          name: I3C1EN
        - bit_offset: 24
          bit_size: 1
          description: CRS clock enable.
          name: CRSEN
        - bit_offset: 28
          bit_size: 1
          description: OPAMP clock enable.
          name: OPAMPEN
        - bit_offset: 29
          bit_size: 1
          description: VREFBUF clock enable.
          name: VREFEN
        - bit_offset: 30
          bit_size: 1
          description: RTC and TAMP APB clock enable.
          name: RTCAPBEN
fieldset/APB1ENR2:
    description: RCC APB1 peripheral clock enable register 2.
    fields:
        - bit_offset: 5
          bit_size: 1
          description: LPTIM2 clock enable.
          name: LPTIM2EN
        - bit_offset: 9
          bit_size: 1
          description: FDCAN1 clock enable.
          name: FDCAN1EN
fieldset/APB1RSTR1:
    description: RCC APB1 peripheral reset register 1.
    fields:
        - bit_offset: 0
          bit_size: 1
          description: TIMj reset.
          name: TIM2RST
        - bit_offset: 1
          bit_size: 1
          description: TIMj reset.
          name: TIM3RST
        - bit_offset: 2
          bit_size: 1
          description: TIMj reset.
          name: TIM4RST
        - bit_offset: 4
          bit_size: 1
          description: TIMj reset.
          name: TIM6RST
        - bit_offset: 5
          bit_size: 1
          description: TIMj reset.
          name: TIM7RST
        - bit_offset: 8
          bit_size: 1
          description: SPI3 reset.
          name: SPI3RST
        - bit_offset: 14
          bit_size: 1
          description: SPI2 reset.
          name: SPI2RST
        - bit_offset: 18
          bit_size: 1
          description: USART3 reset.
          name: USART3RST
        - bit_offset: 19
          bit_size: 1
          description: UART4 reset.
          name: UART4RST
        - bit_offset: 20
          bit_size: 1
          description: UART5 reset.
          name: UART5RST
        - bit_offset: 21
          bit_size: 1
          description: I2C1 reset.
          name: I2C1RST
        - bit_offset: 22
          bit_size: 1
          description: I2C2 reset.
          name: I2C2RST
        - bit_offset: 23
          bit_size: 1
          description: I3C1 reset.
          name: I3C1RST
        - bit_offset: 24
          bit_size: 1
          description: CRS reset.
          name: CRSRST
        - bit_offset: 28
          bit_size: 1
          description: OPAMP reset.
          name: OPAMPRST
        - bit_offset: 29
          bit_size: 1
          description: VREFBUF reset.
          name: VREFRST
fieldset/APB1RSTR2:
    description: RCC APB1 peripheral reset register 2.
    fields:
        - bit_offset: 5
          bit_size: 1
          description: LPTIM2 reset.
          name: LPTIM2RST
        - bit_offset: 9
          bit_size: 1
          description: FDCAN1 reset.
          name: FDCAN1RST
fieldset/APB1SLPENR1:
    description: RCC APB1 peripheral clock enable in Sleep mode register 1.
    fields:
        - bit_offset: 0
          bit_size: 1
          description: TIMj clock enable during Sleep mode.
          name: TIM2SLPEN
        - bit_offset: 1
          bit_size: 1
          description: TIMj clock enable during Sleep mode.
          name: TIM3SLPEN
        - bit_offset: 2
          bit_size: 1
          description: TIMj clock enable during Sleep mode.
          name: TIM4SLPEN
        - bit_offset: 4
          bit_size: 1
          description: TIMj clock enable during Sleep mode.
          name: TIM6SLPEN
        - bit_offset: 5
          bit_size: 1
          description: TIMj clock enable during Sleep mode.
          name: TIM7SLPEN
        - bit_offset: 8
          bit_size: 1
          description: SPI3 clock enable during Sleep mode.
          name: SPI3SLPEN
        - bit_offset: 11
          bit_size: 1
          description: WWDG clock enable during Sleep mode.
          name: WWDGSLPEN
        - bit_offset: 14
          bit_size: 1
          description: SPI2 clock enable during Sleep mode.
          name: SPI2SLPEN
        - bit_offset: 18
          bit_size: 1
          description: USART3 clock enable during Sleep mode.
          name: USART3SLPEN
        - bit_offset: 19
          bit_size: 1
          description: UART4 clock enable during Sleep mode.
          name: UART4SLPEN
        - bit_offset: 20
          bit_size: 1
          description: UART5 clock enable during Sleep mode.
          name: UART5SLPEN
        - bit_offset: 21
          bit_size: 1
          description: I2C1 clock enable during Sleep mode.
          name: I2C1SLPEN
        - bit_offset: 22
          bit_size: 1
          description: I2C2 clock enable during Sleep mode.
          name: I2C2SLPEN
        - bit_offset: 23
          bit_size: 1
          description: I3C1 clock enable during Sleep mode.
          name: I3C1SLPEN
        - bit_offset: 24
          bit_size: 1
          description: CRS clock enable during Sleep mode.
          name: CRSSLPEN
        - bit_offset: 28
          bit_size: 1
          description: OPAMP clock enable during Sleep mode.
          name: OPAMPSLPEN
        - bit_offset: 29
          bit_size: 1
          description: VREFBUF clock enable during Sleep mode.
          name: VREFSLPEN
        - bit_offset: 30
          bit_size: 1
          description: RTC and TAMP APB clock enable during Sleep mode.
          name: RTCAPBSLPEN
fieldset/APB1SLPENR2:
    description: RCC APB1 peripheral clock enable in Sleep mode register 2.
    fields:
        - bit_offset: 5
          bit_size: 1
          description: LPTIM2 clock enable during Sleep mode.
          name: LPTIM2SLPEN
        - bit_offset: 9
          bit_size: 1
          description: FDCAN1 clock enable during Sleep mode.
          name: FDCAN1SLPEN
fieldset/APB1STPENR1:
    description: RCC APB1 peripheral clock enable in Stop mode register 1.
    fields:
        - bit_offset: 8
          bit_size: 1
          description: SPI3 clock enable during Stop mode.
          name: SPI3STPEN
        - bit_offset: 14
          bit_size: 1
          description: SPI2 clock enable during Stop mode.
          name: SPI2STPEN
        - bit_offset: 18
          bit_size: 1
          description: USART3 clock enable during Stop mode.
          name: USART3STPEN
        - bit_offset: 19
          bit_size: 1
          description: UART4 clock enable during Stop mode.
          name: UART4STPEN
        - bit_offset: 20
          bit_size: 1
          description: UART5 clock enable during Stop mode.
          name: UART5STPEN
        - bit_offset: 21
          bit_size: 1
          description: I2C1 clock enable during Stop mode.
          name: I2C1STPEN
        - bit_offset: 22
          bit_size: 1
          description: I2C2 clock enable during Stop mode.
          name: I2C2STPEN
        - bit_offset: 23
          bit_size: 1
          description: I3C1 clock enable during Stop mode.
          name: I3C1STPEN
        - bit_offset: 28
          bit_size: 1
          description: OPAMP clock enable during Stop mode.
          name: OPAMPSTPEN
        - bit_offset: 29
          bit_size: 1
          description: VREFBUF clock enable during Stop mode.
          name: VREFSTPEN
        - bit_offset: 30
          bit_size: 1
          description: RTC and TAMP APB clock enable during Stop mode.
          name: RTCAPBSTPEN
fieldset/APB1STPENR2:
    description: RCC APB1 peripheral clock enable in Stop mode register 2.
    fields:
        - bit_offset: 5
          bit_size: 1
          description: LPTIM2 clock enable during Stop mode.
          name: LPTIM2STPEN
fieldset/APB2ENR:
    description: RCC APB2 peripheral clock enable register.
    fields:
        - bit_offset: 11
          bit_size: 1
          description: TIM1 clock enable.
          name: TIM1EN
        - bit_offset: 12
          bit_size: 1
          description: SPI1 clock enable.
          name: SPI1EN
        - bit_offset: 14
          bit_size: 1
          description: USART1clock enable.
          name: USART1EN
        - bit_offset: 16
          bit_size: 1
          description: TIMi clock enable.
          name: TIM15EN
        - bit_offset: 17
          bit_size: 1
          description: TIMi clock enable.
          name: TIM16EN
        - bit_offset: 18
          bit_size: 1
          description: TIMi clock enable.
          name: TIM17EN
        - bit_offset: 21
          bit_size: 1
          description: SAI1 clock enable.
          name: SAI1EN
        - bit_offset: 24
          bit_size: 1
          description: USB clock enable.
          name: USBEN
        - bit_offset: 27
          bit_size: 1
          description: I3C2 clock enable.
          name: I3C2EN
fieldset/APB2RSTR:
    description: RCC APB2 peripheral reset register.
    fields:
        - bit_offset: 11
          bit_size: 1
          description: TIM1 reset.
          name: TIM1RST
        - bit_offset: 12
          bit_size: 1
          description: SPI1 reset.
          name: SPI1RST
        - bit_offset: 14
          bit_size: 1
          description: USART1 reset.
          name: USART1RST
        - bit_offset: 16
          bit_size: 1
          description: TIMi reset.
          name: TIM15RST
        - bit_offset: 17
          bit_size: 1
          description: TIMi reset.
          name: TIM16RST
        - bit_offset: 18
          bit_size: 1
          description: TIMi reset.
          name: TIM17RST
        - bit_offset: 21
          bit_size: 1
          description: SAI1 reset.
          name: SAI1RST
        - bit_offset: 24
          bit_size: 1
          description: USB reset.
          name: USBRST
        - bit_offset: 27
          bit_size: 1
          description: I3C2 reset.
          name: I3C2RST
fieldset/APB2SLPENR:
    description: RCC APB2 peripheral clock enable in Sleep mode register.
    fields:
        - bit_offset: 11
          bit_size: 1
          description: TIM1 clock enable during Sleep mode.
          name: TIM1SLPEN
        - bit_offset: 12
          bit_size: 1
          description: SPI1 clock enable during Sleep mode.
          name: SPI1SLPEN
        - bit_offset: 14
          bit_size: 1
          description: USART1clock enable during Sleep mode.
          name: USART1SLPEN
        - bit_offset: 16
          bit_size: 1
          description: TIMi clock enable during Sleep mode.
          name: TIM15SLPEN
        - bit_offset: 17
          bit_size: 1
          description: TIMi clock enable during Sleep mode.
          name: TIM16SLPEN
        - bit_offset: 18
          bit_size: 1
          description: TIMi clock enable during Sleep mode.
          name: TIM17SLPEN
        - bit_offset: 21
          bit_size: 1
          description: SAI1 clock enable during Sleep mode.
          name: SAI1SLPEN
        - bit_offset: 24
          bit_size: 1
          description: USB clock enable during Sleep mode.
          name: USBSLPEN
        - bit_offset: 27
          bit_size: 1
          description: I3C2 clock enable during Sleep mode.
          name: I3C2SLPEN
fieldset/APB2STPENR:
    description: RCC APB2 peripheral clock enable in Stop mode register.
    fields:
        - bit_offset: 12
          bit_size: 1
          description: SPI1 clock enable during Stop mode.
          name: SPI1STPEN
        - bit_offset: 14
          bit_size: 1
          description: USART1clock enable during Stop mode.
          name: USART1STPEN
        - bit_offset: 24
          bit_size: 1
          description: USB clock enable during Stop mode.
          name: USBSTPEN
        - bit_offset: 27
          bit_size: 1
          description: I3C2 clock enable during Stop mode.
          name: I3C2STPEN
fieldset/APB3ENR:
    description: RCC APB3 peripheral clock enable register.
    fields:
        - bit_offset: 1
          bit_size: 1
          description: SYSCFG clock enable.
          name: SYSCFGEN
        - bit_offset: 6
          bit_size: 1
          description: LPUART1 clock enable.
          name: LPUART1EN
        - bit_offset: 7
          bit_size: 1
          description: I2C3 clock enable.
          name: I2C3EN
        - bit_offset: 11
          bit_size: 1
          description: LPTIM1 clock enable.
          name: LPTIM1EN
        - bit_offset: 12
          bit_size: 1
          description: LPTIMi clock enable.
          name: LPTIM3EN
        - bit_offset: 13
          bit_size: 1
          description: LPTIMi clock enable.
          name: LPTIM4EN
        - bit_offset: 15
          bit_size: 1
          description: COMP clock enable.
          name: COMPEN
fieldset/APB3RSTR:
    description: RCC APB3 peripheral reset register.
    fields:
        - bit_offset: 1
          bit_size: 1
          description: SYSCFG reset.
          name: SYSCFGRST
        - bit_offset: 6
          bit_size: 1
          description: LPUART1 reset.
          name: LPUART1RST
        - bit_offset: 7
          bit_size: 1
          description: I2C3 reset.
          name: I2C3RST
        - bit_offset: 11
          bit_size: 1
          description: LPTIM1 reset.
          name: LPTIM1RST
        - bit_offset: 12
          bit_size: 1
          description: LPTIMi reset.
          name: LPTIM3RST
        - bit_offset: 13
          bit_size: 1
          description: LPTIMi reset.
          name: LPTIM4RST
        - bit_offset: 15
          bit_size: 1
          description: COMP reset.
          name: COMPRST
fieldset/APB3SLPENR:
    description: RCC APB3 peripheral clock enable in Sleep mode register.
    fields:
        - bit_offset: 1
          bit_size: 1
          description: SYSCFG clock enable during Sleep mode.
          name: SYSCFGSLPEN
        - bit_offset: 6
          bit_size: 1
          description: LPUART1 clock enable during Sleep mode.
          name: LPUART1SLPEN
        - bit_offset: 7
          bit_size: 1
          description: I2C3 clock enable during Sleep mode.
          name: I2C3SLPEN
        - bit_offset: 11
          bit_size: 1
          description: LPTIM1clock enable during Sleep mode.
          name: LPTIM1SLPEN
        - bit_offset: 12
          bit_size: 1
          description: LPTIMi clock enable during Sleep mode.
          name: LPTIM3SLPEN
        - bit_offset: 13
          bit_size: 1
          description: LPTIMi clock enable during Sleep mode.
          name: LPTIM4SLPEN
        - bit_offset: 15
          bit_size: 1
          description: COMP clock enable during Sleep mode.
          name: COMPSLPEN
fieldset/APB3STPENR:
    description: RCC APB3 peripheral clock enable in Stop mode register.
    fields:
        - bit_offset: 6
          bit_size: 1
          description: LPUART1 clock enable during Stop mode.
          name: LPUART1STPEN
        - bit_offset: 7
          bit_size: 1
          description: I2C3 clock enable during Stop mode.
          name: I2C3STPEN
        - bit_offset: 11
          bit_size: 1
          description: LPTIM1clock enable during Stop mode.
          name: LPTIM1STPEN
        - bit_offset: 12
          bit_size: 1
          description: LPTIMi clock enable during Stop mode.
          name: LPTIM3STPEN
        - bit_offset: 13
          bit_size: 1
          description: LPTIMi clock enable during Stop mode.
          name: LPTIM4STPEN
        - bit_offset: 15
          bit_size: 1
          description: COMP clock enable during Stop mode.
          name: COMPSTPEN
fieldset/BDCR:
    description: RCC backup domain control register.
    fields:
        - bit_offset: 0
          bit_size: 1
          description: LSE oscillator enable.
          name: LSEON
        - bit_offset: 1
          bit_size: 1
          description: LSE oscillator ready.
          name: LSERDY
        - bit_offset: 2
          bit_size: 1
          description: LSE oscillator bypass.
          name: LSEBYP
        - bit_offset: 3
          bit_size: 2
          description: LSE oscillator drive capability.
          enum: LSEDRV
          name: LSEDRV
        - bit_offset: 5
          bit_size: 1
          description: CSS on LSE enable.
          name: LSECSSON
        - bit_offset: 6
          bit_size: 1
          description: CSS on LSE failure detection.
          name: LSECSSD
        - bit_offset: 7
          bit_size: 1
          description: LSE system clock (LSESYS) enable.
          name: LSESYSEN
        - bit_offset: 8
          bit_size: 2
          description: RTC and TAMP clock source selection.
          enum: RTCSEL
          name: RTCSEL
        - bit_offset: 11
          bit_size: 1
          description: LSE system clock (LSESYS) ready.
          name: LSESYSRDY
        - bit_offset: 12
          bit_size: 1
          description: LSE clock glitch filter enable.
          name: LSEGFON
        - bit_offset: 15
          bit_size: 1
          description: RTC and TAMP clock enable.
          name: RTCEN
        - bit_offset: 16
          bit_size: 1
          description: Backup domain software reset.
          name: BDRST
        - bit_offset: 24
          bit_size: 1
          description: Low-speed clock output (LSCO) enable.
          name: LSCOEN
        - bit_offset: 25
          bit_size: 1
          description: Low-speed clock output selection.
          enum: LSCOSEL
          name: LSCOSEL
fieldset/CCIPR1:
    description: RCC peripheral independent clock configuration register 1.
    fields:
        - bit_offset: 0
          bit_size: 1
          description: USART1 kernel clock source selection.
          enum: USARTSEL
          name: USART1SEL
        - bit_offset: 2
          bit_size: 1
          description: USART3 kernel clock source selection.
          enum: USART3SEL
          name: USART3SEL
        - bit_offset: 4
          bit_size: 1
          description: UART4 kernel clock source selection.
          enum: UARTSEL
          name: UART4SEL
        - bit_offset: 6
          bit_size: 1
          description: UART5 kernel clock source selection.
          enum: UARTSEL
          name: UART5SEL
        - bit_offset: 8
          bit_size: 1
          description: I3C1 kernel clock source selection.
          enum: I3CSEL
          name: I3C1SEL
        - bit_offset: 10
          bit_size: 1
          description: I2C1 kernel clock source selection.
          enum: I2CSEL
          name: I2C1SEL
        - bit_offset: 12
          bit_size: 1
          description: I2C2 kernel clock source selection.
          enum: I2CSEL
          name: I2C2SEL
        - bit_offset: 14
          bit_size: 1
          description: I3C2 kernel clock source selection.
          enum: I3C2SEL
          name: I3C2SEL
        - bit_offset: 16
          bit_size: 1
          description: SPI2 kernel clock source selection.
          enum: SPI2SEL
          name: SPI2SEL
        - bit_offset: 18
          bit_size: 2
          description: Low-power timer 2 kernel clock source selection.
          enum: LPTIMSEL
          name: LPTIM2SEL
        - bit_offset: 20
          bit_size: 1
          description: SPI1 kernel clock source selection.
          enum: SPISEL
          name: SPI1SEL
        - bit_offset: 22
          bit_size: 2
          description: SysTick clock source selection.
          enum: SYSTICKSEL
          name: SYSTICKSEL
        - bit_offset: 24
          bit_size: 1
          description: FDCAN1 kernel clock source selection.
          enum: FDCANSEL
          name: FDCAN1SEL
        - bit_offset: 26
          bit_size: 2
          description: Intermediate clock source selection.
          enum: ICLKSEL
          name: ICLKSEL
        - bit_offset: 28
          bit_size: 1
          description: USB kernel clock prescaler selection.
          name: USBSEL
        - bit_offset: 29
          bit_size: 3
          description: Clock sources for TIM16,TIM17, and LPTIM2 internal input capture.
          enum: TIMICSEL
          name: TIMICSEL
fieldset/CCIPR2:
    description: RCC peripheral independent clock configuration register 2.
    fields:
        - bit_offset: 0
          bit_size: 2
          description: ADF1 kernel clock source selection.
          enum: ADFSEL
          name: ADF1SEL
        - bit_offset: 3
          bit_size: 1
          description: SPI3 kernel clock source selection.
          enum: SPI3SEL
          name: SPI3SEL
        - bit_offset: 5
          bit_size: 2
          description: SAI1 kernel clock source selection.
          enum: SAISEL
          name: SAI1SEL
        - bit_offset: 11
          bit_size: 1
          description: RNG kernel clock source selection.
          enum: RNGSEL
          name: RNGSEL
        - bit_offset: 12
          bit_size: 4
          description: ADC12 and DAC1 kernel clock prescaler.
          enum: ADCDACPRE
          name: ADCDACPRE
        - bit_offset: 16
          bit_size: 2
          description: ADC12 and DAC1 intermediate kernel clock source selection.
          enum: ADCDACSEL
          name: ADCDACSEL
        - bit_offset: 19
          bit_size: 1
          description: DAC1 sample and hold clock source selection.
          enum: DACSHSEL
          name: DAC1SHSEL
        - bit_offset: 20
          bit_size: 1
          description: OCTOSPI1 kernel clock source selection.
          enum: OCTOSPISEL
          name: OCTOSPISEL
fieldset/CCIPR3:
    description: RCC peripheral independent clock configuration register 3.
    fields:
        - bit_offset: 0
          bit_size: 2
          description: LPUART1 kernel clock source selection.
          enum: LPUARTSEL
          name: LPUART1SEL
        - bit_offset: 6
          bit_size: 1
          description: I2C3 kernel clock source selection.
          enum: I2C3SEL
          name: I2C3SEL
        - bit_offset: 8
          bit_size: 2
          description: LPTIM3 and LPTIM4 kernel clock source selection.
          enum: LPTIMSEL
          name: LPTIM34SEL
        - bit_offset: 10
          bit_size: 2
          description: LPTIM1 kernel clock source selection.
          enum: LPTIMSEL
          name: LPTIM1SEL
fieldset/CFGR1:
    description: RCC clock configuration register 1.
    fields:
        - bit_offset: 0
          bit_size: 2
          description: System clock switch.
          enum: SW
          name: SW
        - bit_offset: 2
          bit_size: 2
          description: System clock switch status.
          enum: SWS
          name: SWS
        - bit_offset: 4
          bit_size: 1
          description: Wake-up from Stop and CSS backup clock selection.
          enum: STOPWUCK
          name: STOPWUCK
        - bit_offset: 5
          bit_size: 1
          description: Wake-up from Stop kernel clock automatic enable selection.
          name: STOPKERWUCK
        - bit_offset: 16
          bit_size: 4
          description: Microcontroller clock output 2.
          enum: MCO2SEL
          name: MCO2SEL
        - bit_offset: 20
          bit_size: 3
          description: Microcontroller clock output 2 prescaler.
          enum: MCOPRE
          name: MCO2PRE
        - bit_offset: 24
          bit_size: 4
          description: Microcontroller clock output.
          enum: MCOSEL
          name: MCOSEL
        - bit_offset: 28
          bit_size: 3
          description: Microcontroller clock output prescaler.
          enum: MCOPRE
          name: MCOPRE
fieldset/CFGR2:
    description: RCC clock configuration register 2.
    fields:
        - bit_offset: 0
          bit_size: 4
          description: AHB prescaler.
          enum: HPRE
          name: HPRE
        - bit_offset: 4
          bit_size: 3
          description: APB1 prescaler.
          enum: PPRE
          name: PPRE1
        - bit_offset: 8
          bit_size: 3
          description: APB2 prescaler.
          enum: PPRE
          name: PPRE2
fieldset/CFGR3:
    description: RCC clock configuration register 3.
    fields:
        - bit_offset: 4
          bit_size: 3
          description: APB3 prescaler.
          enum: PPRE
          name: PPRE3
fieldset/CFGR4:
    description: RCC clock configuration register 4.
    fields:
        - bit_offset: 0
          bit_size: 2
          description: EPOD booster input clock source selection.
          enum: BOOSTSEL
          name: BOOSTSEL
        - bit_offset: 12
          bit_size: 4
          description: EPOD booster input clock prescaler.
          enum: BOOSTDIV
          name: BOOSTDIV
fieldset/CICR:
    description: RCC clock interrupt clear register.
    fields:
        - bit_offset: 0
          bit_size: 1
          description: LSI ready interrupt clear.
          name: LSIRDYC
        - bit_offset: 1
          bit_size: 1
          description: LSE ready interrupt clear.
          name: LSERDYC
        - bit_offset: 2
          bit_size: 1
          description: MSIS ready interrupt clear.
          name: MSISRDYC
        - bit_offset: 3
          bit_size: 1
          description: HSI16 ready interrupt clear.
          name: HSIRDYC
        - bit_offset: 4
          bit_size: 1
          description: HSE ready interrupt clear.
          name: HSERDYC
        - bit_offset: 5
          bit_size: 1
          description: HSI48 ready interrupt clear.
          name: HSI48RDYC
        - bit_offset: 6
          bit_size: 1
          description: MSIRC1 PLL mode ready interrupt clear.
          name: MSIPLL1RDYC
        - bit_offset: 7
          bit_size: 1
          description: MSIRC0 PLL mode ready interrupt clear.
          name: MSIPLL0RDYC
        - bit_offset: 8
          bit_size: 1
          description: MSI PLL mode with LSE unlock interrupt clear.
          name: MSIPLLUC
        - bit_offset: 9
          bit_size: 1
          description: MSI PLL mode with HSE unlock interrupt clear.
          name: MSIPLLHSUC
        - bit_offset: 10
          bit_size: 1
          description: Clock security system interrupt clear.
          name: CSSC
        - bit_offset: 11
          bit_size: 1
          description: MSIK oscillator ready interrupt clear.
          name: MSIKRDYC
        - bit_offset: 12
          bit_size: 1
          description: LSE CSS interrupt clear.
          name: LSECSSC
fieldset/CIER:
    description: RCC clock interrupt enable register.
    fields:
        - bit_offset: 0
          bit_size: 1
          description: LSI ready interrupt enable.
          name: LSIRDYIE
        - bit_offset: 1
          bit_size: 1
          description: LSE ready interrupt enable.
          name: LSERDYIE
        - bit_offset: 2
          bit_size: 1
          description: MSIS ready interrupt enable.
          name: MSISRDYIE
        - bit_offset: 3
          bit_size: 1
          description: HSI16 ready interrupt enable.
          name: HSIRDYIE
        - bit_offset: 4
          bit_size: 1
          description: HSE ready interrupt enable.
          name: HSERDYIE
        - bit_offset: 5
          bit_size: 1
          description: HSI48 ready interrupt enable.
          name: HSI48RDYIE
        - bit_offset: 6
          bit_size: 1
          description: MSIRC1 PLL mode ready interrupt enable.
          name: MSIPLL1RDYIE
        - bit_offset: 7
          bit_size: 1
          description: MSIRC0 PLL mode ready interrupt enable.
          name: MSIPLL0RDYIE
        - bit_offset: 8
          bit_size: 1
          description: MSI PLL mode with LSE unlock interrupt enable.
          name: MSIPLLUIE
        - bit_offset: 9
          bit_size: 1
          description: MSI PLL mode with HSE unlock interrupt enable.
          name: MSIPLLHSUIE
        - bit_offset: 11
          bit_size: 1
          description: MSIK ready interrupt enable.
          name: MSIKRDYIE
        - bit_offset: 12
          bit_size: 1
          description: LSE clock security system interrupt enable.
          name: LSECSSIE
fieldset/CIFR:
    description: RCC clock interrupt flag register.
    fields:
        - bit_offset: 0
          bit_size: 1
          description: LSI ready interrupt flag.
          name: LSIRDYF
        - bit_offset: 1
          bit_size: 1
          description: LSE ready interrupt flag.
          name: LSERDYF
        - bit_offset: 2
          bit_size: 1
          description: MSIS ready interrupt flag.
          name: MSISRDYF
        - bit_offset: 3
          bit_size: 1
          description: HSI16 ready interrupt flag.
          name: HSIRDYF
        - bit_offset: 4
          bit_size: 1
          description: HSE ready interrupt flag.
          name: HSERDYF
        - bit_offset: 5
          bit_size: 1
          description: HSI48 ready interrupt flag.
          name: HSI48RDYF
        - bit_offset: 6
          bit_size: 1
          description: MSIRC1 PLL mode ready interrupt enable.
          name: MSIPLL1RDYF
        - bit_offset: 7
          bit_size: 1
          description: MSIRC0 PLL mode ready interrupt flag.
          name: MSIPLL0RDYF
        - bit_offset: 8
          bit_size: 1
          description: MSI PLL mode with LSE unlock interrupt flag.
          name: MSIPLLUF
        - bit_offset: 9
          bit_size: 1
          description: MSI PLL mode with HSE unlock interrupt flag.
          name: MSIPLLHSUF
        - bit_offset: 10
          bit_size: 1
          description: Clock security system interrupt flag.
          name: CSSF
        - bit_offset: 11
          bit_size: 1
          description: MSIK ready interrupt flag.
          name: MSIKRDYF
        - bit_offset: 12
          bit_size: 1
          description: LSE clock security system interrupt flag.
          name: LSECSSF
fieldset/CR:
    description: RCC clock control register.
    fields:
        - bit_offset: 0
          bit_size: 1
          description: MSIS clock enable.
          name: MSISON
        - bit_offset: 1
          bit_size: 1
          description: MSI enable for some peripheral kernels.
          name: MSIKERON
        - bit_offset: 2
          bit_size: 1
          description: MSIS clock ready flag.
          name: MSISRDY
        - bit_offset: 3
          bit_size: 1
          description: MSIK clock enable.
          name: MSIKON
        - bit_offset: 4
          bit_size: 1
          description: MSIK clock ready flag.
          name: MSIKRDY
        - bit_offset: 5
          bit_size: 1
          description: MSIRC1 PLL mode enable.
          name: MSIPLL1EN
        - bit_offset: 6
          bit_size: 1
          description: MSIRC0 PLL mode enable.
          name: MSIPLL0EN
        - bit_offset: 7
          bit_size: 1
          description: MSIRC1 PLL mode fast startup.
          name: MSIPLL1FAST
        - bit_offset: 8
          bit_size: 1
          description: MSIRC0 PLL mode fast startup.
          name: MSIPLL0FAST
        - bit_offset: 9
          bit_size: 1
          description: MSIRC1 PLL mode ready flag.
          name: MSIPLL1RDY
        - bit_offset: 10
          bit_size: 1
          description: MSIRC0 PLL mode ready flag.
          name: MSIPLL0RDY
        - bit_offset: 11
          bit_size: 1
          description: HSI16 clock enable.
          name: HSION
        - bit_offset: 12
          bit_size: 1
          description: HSI16 enable for some peripheral kernels.
          name: HSIKERON
        - bit_offset: 13
          bit_size: 1
          description: HSI16 clock ready flag.
          name: HSIRDY
        - bit_offset: 14
          bit_size: 1
          description: HSI48 clock enable.
          name: HSI48ON
        - bit_offset: 15
          bit_size: 1
          description: HSI48 clock ready flag.
          name: HSI48RDY
        - bit_offset: 16
          bit_size: 1
          description: HSE clock enable.
          name: HSEON
        - bit_offset: 17
          bit_size: 1
          description: HSE clock ready flag.
          name: HSERDY
        - bit_offset: 18
          bit_size: 1
          description: HSE crystal oscillator bypass.
          name: HSEBYP
        - bit_offset: 19
          bit_size: 1
          description: Clock security system enable.
          name: HSECSSON
        - bit_offset: 20
          bit_size: 1
          description: HSE external clock bypass mode.
          enum: HSEEXT
          name: HSEEXT
fieldset/CRRCR:
    description: RCC clock recovery RC register.
    fields:
        - bit_offset: 0
          bit_size: 9
          description: HSI48 clock calibration.
          name: HSI48CAL
fieldset/CSR:
    description: RCC control/status register.
    fields:
        - name: LSION
          description: LSI oscillator enable.
          bit_offset: 0
          bit_size: 1
        - name: LSIRDY
          description: LSI oscillator ready.
          bit_offset: 1
          bit_size: 1
        - name: LSIPREDIV
          description: Low-speed clock divider configuration.
          bit_offset: 2
          bit_size: 1
          enum: LSIPREDIV
        - name: MSIKDIVS
          description: MSIK oscillator division after Standby mode.
          bit_offset: 8
          bit_size: 2
          enum: MSIKDIVS
        - name: MSISDIVS
          description: MSIS oscillator division after Standby mode.
          bit_offset: 12
          bit_size: 2
          enum: MSISDIVS
        - name: RMVF
          description: Remove reset flag.
          bit_offset: 23
          bit_size: 1
        - name: OBLRSTF
          description: Option-byte loader reset flag.
          bit_offset: 25
          bit_size: 1
        - name: PINRSTF
          description: NRST pin reset flag.
          bit_offset: 26
          bit_size: 1
        - name: BORRSTF
          description: BOR flag.
          bit_offset: 27
          bit_size: 1
        - name: SFTRSTF
          description: Software reset flag.
          bit_offset: 28
          bit_size: 1
        - name: IWDGRSTF
          description: Independent watchdog reset flag.
          bit_offset: 29
          bit_size: 1
        - name: WWDGRSTF
          description: Window watchdog reset flag.
          bit_offset: 30
          bit_size: 1
        - name: LPWRRSTF
          description: Low-power reset flag.
          bit_offset: 31
          bit_size: 1
fieldset/ICSCR1:
    description: RCC internal clock source calibration register 1.
    fields:
        - name: MSICAL1
          description: MSIRC1 clock calibration for MSI ranges 4 to 7.
          bit_offset: 0
          bit_size: 6
        - name: MSICAL0
          description: MSIRC0 clock calibration for MSI ranges 0 to 3.
          bit_offset: 6
          bit_size: 6
        - name: MSIHSINDIV
          description: MSIRCx (x = 0, 1) PLL mode HSE input division.
          bit_offset: 19
          bit_size: 1
          enum: MSIHSINDIV
        - name: MSIPLL1SEL
          description: MSIRC1 PLL mode input clock selection.
          bit_offset: 20
          bit_size: 1
          enum: MSIPLLSEL
        - name: MSIPLL0SEL
          description: MSIRC0 PLL mode input clock selection.
          bit_offset: 21
          bit_size: 1
          enum: MSIPLLSEL
        - name: MSIBIAS
          description: MSI bias mode selection.
          bit_offset: 22
          bit_size: 1
          enum: MSIBIAS
        - name: MSIRGSEL
          description: MSI clock range selection.
          bit_offset: 23
          bit_size: 1
          enum: MSIRGSEL
        - name: MSIPLL1N
          description: MSIRC1 PLL mode with LSE multiplication factor.
          bit_offset: 24
          bit_size: 2
        - name: MSIKDIV
          description: MSIK oscillator division.
          bit_offset: 26
          bit_size: 2
          enum: MSIKDIV
        - name: MSIKSEL
          description: MSIK clock source selection.
          bit_offset: 28
          bit_size: 1
          enum: MSIKSEL
        - name: MSISDIV
          description: MSIS oscillator division.
          bit_offset: 29
          bit_size: 2
          enum: MSISDIV
        - name: MSISSEL
          description: MSIS clock source selection.
          bit_offset: 31
          bit_size: 1
          enum: MSISSEL
fieldset/ICSCR2:
    description: RCC internal clock source calibration register 2.
    fields:
        - name: MSITRIM1
          description: MSIRC1 clock trimming for ranges 4 to 7.
          bit_offset: 0
          bit_size: 6
        - name: MSITRIM0
          description: MSIRC0 clock trimming for ranges 0 to 3.
          bit_offset: 6
          bit_size: 6
fieldset/ICSCR3:
    description: RCC internal clock source calibration register 3.
    fields:
        - name: HSICAL
          description: HSI clock calibration.
          bit_offset: 0
          bit_size: 12
        - name: HSITRIM
          description: HSI clock trimming.
          bit_offset: 16
          bit_size: 5
fieldset/PRIVCFGR:
    description: RCC privilege configuration register.
    fields:
        - name: SPRIV
          description: RCC secure function privilege configuration.
          bit_offset: 0
          bit_size: 1
          enum: SECURITY
        - name: NSPRIV
          description: RCC nonsecure function privilege configuration.
          bit_offset: 1
          bit_size: 1
          enum: SECURITY
fieldset/SECCFGR:
    description: RCC secure configuration register.
    fields:
        - name: HSISEC
          description: HSI clock configuration and status bit security.
          bit_offset: 0
          bit_size: 1
          enum: SECURITY
        - name: HSESEC
          description: HSE clock configuration, status bits, and HSE_CSS security.
          bit_offset: 1
          bit_size: 1
          enum: SECURITY
        - name: MSISEC
          description: MSI clock configuration and status bit security.
          bit_offset: 2
          bit_size: 1
          enum: SECURITY
        - name: LSISEC
          description: LSI clock configuration and status bit security.
          bit_offset: 3
          bit_size: 1
          enum: SECURITY
        - name: LSESEC
          description: LSE clock configuration and status bit security.
          bit_offset: 4
          bit_size: 1
          enum: SECURITY
        - name: SYSCLKSEC
          description:
              SYSCLK clock selection, STOPWUCK bit, clock output on MCO configuration
              security.
          bit_offset: 5
          bit_size: 1
          enum: SECURITY
        - name: PRESCSEC
          description: AHBx/APBx prescaler configuration bit security.
          bit_offset: 6
          bit_size: 1
          enum: SECURITY
        - name: BOOSTSEC
          description: EPOD booster configuration bit security.
          bit_offset: 7
          bit_size: 1
          enum: SECURITY
        - name: ICLKSEC
          description: Intermediate clock source selection security.
          bit_offset: 10
          bit_size: 1
          enum: SECURITY
        - name: HSI48SEC
          description: HSI48 clock configuration and status bit security.
          bit_offset: 11
          bit_size: 1
          enum: SECURITY
        - name: RMVFSEC
          description: Remove reset flag security.
          bit_offset: 12
          bit_size: 1
          enum: SECURITY
