----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date:    09:51:41 05/07/2021 
-- Design Name: 
-- Module Name:    ledblink - Behavioral 
-- Project Name: 
-- Target Devices: 
-- Tool versions: 
-- Description: 
--
-- Dependencies: 
--
-- Revision: 
-- Revision 0.01 - File Created
-- Additional Comments: 
--
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.NUMERIC_STD.ALL;

entity ledblink is
    Port ( clk : in  STD_LOGIC;
           sout  : out  STD_LOGIC);
end ledblink;

architecture Behavioral of ledblink is
signal s_sout : std_logic:= '0';
signal cnt : integer:= 0;
signal clk_1hz : std_logic:= '0' ;

begin

clock : process(clk)
begin
if clk'event and clk = '1' then
	cnt <= cnt+1;
	if cnt > 25000000 then
		cnt <= 0;
		clk_1hz <= not(clk_1hz);
	end if;
end if;
end process clock;

clock1hz : process(clk_1hz)
begin 
if clk_1hz'event and clk_1hz = '1' then
	s_sout <= not(s_sout);
end if;
end process clock1hz;

sout <= s_sout;

end Behavioral;
