module device(p, n);
  inout p, n;
  real r;

  analog begin // always
    @(initial_step) begin
      // r : 0
      r = 3; // s2 r1
    end
  end

  analog begin // always
    @(initial_step) begin
      // r : 0
      r = 2; // s2 r1
    end
  end

endmodule



