[
    {
        "name": "_Z28top_systolic_controller_flatbbhP8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_PS_ILi32ELi12ELS0_5ELS1_3ELi0EEPb",
        "df_function": "%F1821",
        "df_type": "Function",
        "project": "SLX",
        "processes": {
            "1": {
                "id": "1",
                "name": "Artificial<Start>",
                "src_range": {
                    "start_loc": {
                        "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                        "line": 3,
                        "column": 1
                    },
                    "end_loc": {
                        "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                        "line": 36,
                        "column": 1
                    }
                },
                "display_name": "<START>",
                "kind": "start"
            },
            "2": {
                "id": "2",
                "name": "Artificial<End>",
                "src_range": {
                    "start_loc": {
                        "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                        "line": 3,
                        "column": 1
                    },
                    "end_loc": {
                        "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                        "line": 36,
                        "column": 1
                    }
                },
                "display_name": "<END>",
                "kind": "end"
            },
            "3": {
                "id": "3",
                "name": "Region<OutlineCall(R2 top_systolic_controller_flat) BB 'codeRepl' [Atomic,Loop,Atomic] 'Outline_T3_F1821_R2_Loop'>",
                "src_range": {
                    "start_loc": {
                        "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                        "line": 23,
                        "column": 5
                    },
                    "end_loc": {
                        "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                        "line": 35,
                        "column": 5
                    }
                },
                "display_name": "Process 1",
                "io_signatures": {
                    "has_unresolved_accesses": false,
                    "accesses": [
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                                    "line": 7,
                                    "column": 0
                                },
                                "id": "VId_6204_[?(?,32)]dc",
                                "name": "flat_A[*]",
                                "display_name": "data_t flat_A[64]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\experimental_accelerator\\systolic_array.cpp",
                                        "line": 139,
                                        "column": 59
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 36
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 3
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                                    "line": 8,
                                    "column": 0
                                },
                                "id": "VId_6205_[?(?,32)]dc",
                                "name": "flat_B[*]",
                                "display_name": "data_t flat_B[64]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\experimental_accelerator\\systolic_array.cpp",
                                        "line": 139,
                                        "column": 98
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 36
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 4
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                                    "line": 9,
                                    "column": 0
                                },
                                "id": "VId_6206_[?(?,32)]dc",
                                "name": "flat_C[*]",
                                "display_name": "acc_t flat_C[64]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\experimental_accelerator\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 36
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\experimental_accelerator\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 48
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\experimental_accelerator\\systolic_array.cpp",
                                        "line": 81,
                                        "column": 31
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 48
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\experimental_accelerator\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 36
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\experimental_accelerator\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 36
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\experimental_accelerator\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 36
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\experimental_accelerator\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 36
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\experimental_accelerator\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 36
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\experimental_accelerator\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 48
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\experimental_accelerator\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 48
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\experimental_accelerator\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 36
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\experimental_accelerator\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 36
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 5
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                                    "line": 10,
                                    "column": 0
                                },
                                "id": "VId_6207_[?(?,8)]dc",
                                "name": "done[*]",
                                "display_name": "bool done[4]"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\experimental_accelerator\\systolic_array.cpp",
                                        "line": 107,
                                        "column": 14
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 4
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\experimental_accelerator\\systolic_array.cpp",
                                        "line": 201,
                                        "column": 22
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 4
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\experimental_accelerator\\systolic_array.cpp",
                                        "line": 118,
                                        "column": 22
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 4
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 6
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                                    "line": 4,
                                    "column": 0
                                },
                                "id": "VId_6201_!c?(?,?)",
                                "name": "rst",
                                "display_name": "bool rst"
                            },
                            "reads": [
                                {
                                    "access_kind": "SSA",
                                    "range": {
                                        "is_exact": true,
                                        "is_empty": false
                                    },
                                    "instr": "call",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "SSA",
                            "has_alias": false,
                            "arg_idx": 0
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                                    "line": 5,
                                    "column": 0
                                },
                                "id": "VId_6202_!c?(?,?)",
                                "name": "start",
                                "display_name": "bool start"
                            },
                            "reads": [
                                {
                                    "access_kind": "SSA",
                                    "range": {
                                        "is_exact": true,
                                        "is_empty": false
                                    },
                                    "instr": "call",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "SSA",
                            "has_alias": false,
                            "arg_idx": 1
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                                    "line": 6,
                                    "column": 0
                                },
                                "id": "VId_6203_!c?(?,?)",
                                "name": "opcode",
                                "display_name": "opcode_t opcode"
                            },
                            "reads": [
                                {
                                    "access_kind": "SSA",
                                    "range": {
                                        "is_exact": true,
                                        "is_empty": false
                                    },
                                    "instr": "call",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "SSA",
                            "has_alias": false,
                            "arg_idx": 2
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\experimental_accelerator\\systolic_array.cpp",
                                    "line": 7,
                                    "column": 0
                                },
                                "id": "VId_15_!c?(?,?)",
                                "name": "ONE",
                                "display_name": "const acc_t ONE"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\experimental_accelerator\\systolic_array.cpp",
                                        "line": 63,
                                        "column": 24
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 48
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\experimental_accelerator\\systolic_array.cpp",
                                    "line": 8,
                                    "column": 0
                                },
                                "id": "VId_16_!c?(?,?)",
                                "name": "TWO",
                                "display_name": "const acc_t TWO"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\experimental_accelerator\\systolic_array.cpp",
                                        "line": 63,
                                        "column": 38
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 48
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\experimental_accelerator\\systolic_array.cpp",
                                    "line": 9,
                                    "column": 0
                                },
                                "id": "VId_17_!c?(?,?)",
                                "name": "SIX",
                                "display_name": "const acc_t SIX"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\experimental_accelerator\\systolic_array.cpp",
                                        "line": 63,
                                        "column": 58
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 48
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\experimental_accelerator\\systolic_array.cpp",
                                    "line": 10,
                                    "column": 0
                                },
                                "id": "VId_18_!c?(?,?)",
                                "name": "TWELVE",
                                "display_name": "const acc_t TWELVE"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\experimental_accelerator\\systolic_array.cpp",
                                        "line": 63,
                                        "column": 82
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 48
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\experimental_accelerator\\systolic_array.cpp",
                                    "line": 11,
                                    "column": 0
                                },
                                "id": "VId_19_!c?(?,?)",
                                "name": "ALPHA",
                                "display_name": "const acc_t ALPHA"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\experimental_accelerator\\systolic_array.cpp",
                                        "line": 34,
                                        "column": 20
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 36
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        }
                    ]
                },
                "metrics": {
                    "initiation_interval": 5058
                },
                "subregions": [
                    {
                        "id": "%F1828_R1",
                        "description": "<function entry>"
                    },
                    {
                        "id": "%F1828_R2",
                        "description": "<loop 'for.body'>",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                                "line": 23,
                                "column": 5
                            },
                            "end_loc": {
                                "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                                "line": 35,
                                "column": 5
                            }
                        }
                    },
                    {
                        "id": "%F1828_R6",
                        "description": "<function exit>"
                    }
                ],
                "subdataflow": [
                    {
                        "id": "%F1822",
                        "region_type": "Function",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                                "line": 25,
                                "column": 9
                            },
                            "end_loc": {
                                "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                                "line": 25,
                                "column": 9
                            }
                        }
                    }
                ],
                "guidance": [
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 5056,
                            "max": 5056
                        },
                        "ii": {
                            "min": 1264,
                            "max": 1264
                        },
                        "effective_tc": {
                            "min": 4,
                            "max": 4
                        },
                        "tc": {
                            "min": 4,
                            "max": 4
                        },
                        "ureg_id": "%L424",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                                "line": 23,
                                "column": 5
                            },
                            "end_loc": {
                                "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                                "line": 35,
                                "column": 5
                            }
                        },
                        "details": []
                    },
                    {
                        "type": "CallGuidance",
                        "ti": {
                            "min": 1264,
                            "max": 1264
                        },
                        "ureg_id": "%F1822",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                                "line": 25,
                                "column": 9
                            },
                            "end_loc": {
                                "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                                "line": 25,
                                "column": 9
                            }
                        }
                    }
                ]
            }
        },
        "channels": {
            "rst_RAW_1_3_#0": {
                "name": "rst_RAW_1_3_#0",
                "variable_id": "VId_6201_!c?(?,?)",
                "variable_name": "rst",
                "declaration": "bool rst",
                "kind": "SSA",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                    "line": 4,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 1.9770660340055358E-4
                },
                "source": "1",
                "sink": "3"
            },
            "start_RAW_1_3_#1": {
                "name": "start_RAW_1_3_#1",
                "variable_id": "VId_6202_!c?(?,?)",
                "variable_name": "start",
                "declaration": "bool start",
                "kind": "SSA",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                    "line": 5,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 1.9770660340055358E-4
                },
                "source": "1",
                "sink": "3"
            },
            "opcode_RAW_1_3_#2": {
                "name": "opcode_RAW_1_3_#2",
                "variable_id": "VId_6203_!c?(?,?)",
                "variable_name": "opcode",
                "declaration": "opcode_t opcode",
                "kind": "SSA",
                "dependence": "RAW",
                "channel_width": 8,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                    "line": 6,
                    "column": 0
                },
                "metrics": {
                    "volume": 8,
                    "channel_rate": 1.5816528272044287E-3
                },
                "source": "1",
                "sink": "3"
            },
            "flat_A[*]_RAW_1_3_#3": {
                "name": "flat_A[*]_RAW_1_3_#3",
                "variable_id": "VId_6204_[?(?,32)]dc",
                "variable_name": "flat_A[*]",
                "declaration": "data_t flat_A[64]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                    "line": 7,
                    "column": 0
                },
                "metrics": {
                    "volume": 1152,
                    "channel_rate": 2.277580071174377E-1
                },
                "source": "1",
                "sink": "3"
            },
            "flat_B[*]_RAW_1_3_#4": {
                "name": "flat_B[*]_RAW_1_3_#4",
                "variable_id": "VId_6205_[?(?,32)]dc",
                "variable_name": "flat_B[*]",
                "declaration": "data_t flat_B[64]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                    "line": 8,
                    "column": 0
                },
                "metrics": {
                    "volume": 1152,
                    "channel_rate": 2.277580071174377E-1
                },
                "source": "1",
                "sink": "3"
            },
            "flat_C[*]_RAW_1_3_#5": {
                "name": "flat_C[*]_RAW_1_3_#5",
                "variable_id": "VId_6206_[?(?,32)]dc",
                "variable_name": "flat_C[*]",
                "declaration": "acc_t flat_C[64]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                    "line": 9,
                    "column": 0
                },
                "metrics": {
                    "volume": 6528,
                    "channel_rate": 1.2906287069988138E0
                },
                "source": "1",
                "sink": "3"
            },
            "ONE_RAW_1_3_#6": {
                "name": "ONE_RAW_1_3_#6",
                "variable_id": "VId_15_!c?(?,?)",
                "variable_name": "ONE",
                "declaration": "const acc_t ONE",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\experimental_accelerator\\systolic_array.cpp",
                    "line": 7,
                    "column": 0
                },
                "metrics": {
                    "volume": 1536,
                    "channel_rate": 3.036773428232503E-1
                },
                "source": "1",
                "sink": "3"
            },
            "TWO_RAW_1_3_#7": {
                "name": "TWO_RAW_1_3_#7",
                "variable_id": "VId_16_!c?(?,?)",
                "variable_name": "TWO",
                "declaration": "const acc_t TWO",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\experimental_accelerator\\systolic_array.cpp",
                    "line": 8,
                    "column": 0
                },
                "metrics": {
                    "volume": 1536,
                    "channel_rate": 3.036773428232503E-1
                },
                "source": "1",
                "sink": "3"
            },
            "SIX_RAW_1_3_#8": {
                "name": "SIX_RAW_1_3_#8",
                "variable_id": "VId_17_!c?(?,?)",
                "variable_name": "SIX",
                "declaration": "const acc_t SIX",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\experimental_accelerator\\systolic_array.cpp",
                    "line": 9,
                    "column": 0
                },
                "metrics": {
                    "volume": 1536,
                    "channel_rate": 3.036773428232503E-1
                },
                "source": "1",
                "sink": "3"
            },
            "TWELVE_RAW_1_3_#9": {
                "name": "TWELVE_RAW_1_3_#9",
                "variable_id": "VId_18_!c?(?,?)",
                "variable_name": "TWELVE",
                "declaration": "const acc_t TWELVE",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\experimental_accelerator\\systolic_array.cpp",
                    "line": 10,
                    "column": 0
                },
                "metrics": {
                    "volume": 1536,
                    "channel_rate": 3.036773428232503E-1
                },
                "source": "1",
                "sink": "3"
            },
            "ALPHA_RAW_1_3_#10": {
                "name": "ALPHA_RAW_1_3_#10",
                "variable_id": "VId_19_!c?(?,?)",
                "variable_name": "ALPHA",
                "declaration": "const acc_t ALPHA",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\experimental_accelerator\\systolic_array.cpp",
                    "line": 11,
                    "column": 0
                },
                "metrics": {
                    "volume": 1152,
                    "channel_rate": 2.277580071174377E-1
                },
                "source": "1",
                "sink": "3"
            },
            "flat_C[*]_WAW_1_3_#11": {
                "name": "flat_C[*]_WAW_1_3_#11",
                "variable_id": "VId_6206_[?(?,32)]dc",
                "variable_name": "flat_C[*]",
                "declaration": "acc_t flat_C[64]",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                    "line": 9,
                    "column": 0
                },
                "source": "1",
                "sink": "3"
            },
            "flat_C[*]_RAW_3_2_#12": {
                "name": "flat_C[*]_RAW_3_2_#12",
                "variable_id": "VId_6206_[?(?,32)]dc",
                "variable_name": "flat_C[*]",
                "declaration": "acc_t flat_C[64]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                    "line": 9,
                    "column": 0
                },
                "metrics": {
                    "volume": 8832,
                    "channel_rate": 1.7461447212336891E0
                },
                "source": "3",
                "sink": "2"
            },
            "done[*]_RAW_3_2_#13": {
                "name": "done[*]_RAW_3_2_#13",
                "variable_id": "VId_6207_[?(?,8)]dc",
                "variable_name": "done[*]",
                "declaration": "bool done[4]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                    "line": 10,
                    "column": 0
                },
                "metrics": {
                    "volume": 12,
                    "channel_rate": 2.372479240806643E-3
                },
                "source": "3",
                "sink": "2"
            },
            "flat_C[*]_RAR_3_2_#14": {
                "name": "flat_C[*]_RAR_3_2_#14",
                "variable_id": "VId_6206_[?(?,32)]dc",
                "variable_name": "flat_C[*]",
                "declaration": "acc_t flat_C[64]",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\asic_accelerator\\top_systolic_controller.cpp",
                    "line": 9,
                    "column": 0
                },
                "source": "3",
                "sink": "2"
            }
        },
        "control": [
            {
                "source": "1",
                "sink": "3"
            },
            {
                "source": "3",
                "sink": "2"
            }
        ]
    }
]