// Seed: 2101096380
module module_0 (
    output supply1 id_0,
    input wor id_1,
    output supply1 id_2,
    output wand id_3,
    output wor id_4,
    input wor id_5,
    input uwire id_6,
    input supply1 id_7
);
  always_comb @* #1 id_3 += 1;
endmodule
module module_1 (
    output wire id_0,
    input tri id_1,
    output wor id_2,
    output wor id_3,
    input supply1 id_4,
    input wor id_5,
    input uwire id_6,
    input wor id_7,
    input wor id_8,
    input wor id_9,
    input tri1 id_10,
    input tri1 id_11,
    output wand id_12,
    input uwire id_13,
    input tri1 id_14
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_12,
      id_3,
      id_2,
      id_4,
      id_7,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
