{"id":"I01hENHnh8Tqu3Ok8sLzG","title":"Memory","desc":"","updated":1650404797523,"created":1615528230726,"custom":{},"fname":"memory","type":"note","vault":{"fsPath":"../main/tech","name":"tech"},"contentHash":"b3ebd6509d458b40a0fee9917b33079b","links":[{"type":"wiki","from":{"fname":"memory","id":"I01hENHnh8Tqu3Ok8sLzG","vaultName":"tech"},"value":"memory.stack","alias":"Stack","position":{"start":{"line":2,"column":129,"offset":129},"end":{"line":2,"column":151,"offset":151},"indent":[]},"xvault":false,"sameFile":false,"to":{"fname":"memory.stack"}},{"type":"wiki","from":{"fname":"memory","id":"I01hENHnh8Tqu3Ok8sLzG","vaultName":"tech"},"value":"memory.heap","alias":"Heap","position":{"start":{"line":2,"column":156,"offset":156},"end":{"line":2,"column":176,"offset":176},"indent":[]},"xvault":false,"sameFile":false,"to":{"fname":"memory.heap"}},{"type":"wiki","from":{"fname":"memory","id":"I01hENHnh8Tqu3Ok8sLzG","vaultName":"tech"},"value":"storage","alias":"storage","position":{"start":{"line":7,"column":93,"offset":306},"end":{"line":7,"column":112,"offset":325},"indent":[]},"xvault":false,"sameFile":false,"to":{"fname":"storage"}},{"type":"wiki","from":{"fname":"memory","id":"I01hENHnh8Tqu3Ok8sLzG","vaultName":"tech"},"value":"general.terms.abstraction","alias":"abstraction","position":{"start":{"line":7,"column":159,"offset":372},"end":{"line":7,"column":200,"offset":413},"indent":[]},"xvault":false,"sameFile":false,"to":{"fname":"general.terms.abstraction"}},{"type":"wiki","from":{"fname":"memory","id":"I01hENHnh8Tqu3Ok8sLzG","vaultName":"tech"},"value":"hardware.circuit-board.resistor","alias":"resistors","position":{"start":{"line":8,"column":65,"offset":493},"end":{"line":8,"column":110,"offset":538},"indent":[]},"xvault":false,"sameFile":false,"to":{"fname":"hardware.circuit-board.resistor"}},{"type":"wiki","from":{"fname":"memory","id":"I01hENHnh8Tqu3Ok8sLzG","vaultName":"tech"},"value":"hardware.cpu.register","alias":"registers","position":{"start":{"line":8,"column":115,"offset":543},"end":{"line":8,"column":150,"offset":578},"indent":[]},"xvault":false,"sameFile":false,"to":{"fname":"hardware.cpu.register"}},{"type":"wiki","from":{"fname":"memory","id":"I01hENHnh8Tqu3Ok8sLzG","vaultName":"tech"},"value":"memory.pointer","alias":"pointer","position":{"start":{"line":17,"column":113,"offset":1393},"end":{"line":17,"column":139,"offset":1419},"indent":[]},"xvault":false,"sameFile":false,"to":{"fname":"memory.pointer"}},{"from":{"fname":"memory.virtual","id":"pkzexc7idaumzqrad29kp3n","vaultName":"tech"},"type":"backlink","position":{"start":{"line":2,"column":130,"offset":130},"end":{"line":2,"column":179,"offset":179},"indent":[]},"value":"memory"},{"from":{"fname":"general.arch.cache","id":"8swgk5qh3sy2b9kkfuwx3uu","vaultName":"tech"},"type":"backlink","position":{"start":{"line":45,"column":157,"offset":5036},"end":{"line":45,"column":191,"offset":5070},"indent":[]},"value":"memory"}],"anchors":{"memory-hierarchy":{"type":"header","text":"Memory Hierarchy","value":"memory-hierarchy","line":12,"column":0,"depth":3},"memory-leak":{"type":"header","text":"Memory Leak","value":"memory-leak","line":22,"column":0,"depth":3},"memory-cell":{"type":"header","text":"Memory Cell","value":"memory-cell","line":25,"column":0,"depth":3}},"children":["6DN20aQUJntqI2PjUMAgZ","KikdXGdXlefzUkPLsH6U3","bl5f1ja9cur6wpsnvsc09rk","CfjwFnDeV1xXTeyvYSriM","YF8NReglnt0n2wSbDsva5","pkzexc7idaumzqrad29kp3n"],"parent":"olZIVfSs2uLLr3BppFh4K","data":{}}
