(pcb "C:\Users\yanat\Documents\GitHub\PYUTA\Kicad\G-BASIC2\PYUUTA_GBASIC.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.9)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  187630 -154940  87630 -154940  87630 -54940  187630 -54940
            187630 -154940)
    )
    (via "Via[0-1]_500:300_um")
    (rule
      (width 200)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component MountingHole:MountingHole_3.2mm_M3
      (place MH4 92630 -59940 front 0 (PN MountingHole_3.2mm_M3))
      (place MH3 182630 -59940 front 0 (PN MountingHole_3.2mm_M3))
      (place MH2 182630 -149940 front 0 (PN MountingHole_3.2mm_M3))
    )
    (component MountingHole:MountingHole_3.2mm_M3::1
      (place MH1 92630 -149940 front 0 (PN MountingHole_3.2mm_M3))
    )
    (component Capacitor_THT:C_Rect_L4.0mm_W2.5mm_P2.50mm
      (place C8 164465 -111760 front 90 (PN 0.1uF))
      (place C3 140335 -142240 front 270 (PN 0.1uF))
      (place C6 140335 -81280 front 270 (PN 0.1uF))
      (place C7 177165 -97790 front 270 (PN 0.1uF))
      (place C9 182245 -81280 front 270 (PN 0.1uF))
    )
    (component Capacitor_THT:C_Rect_L4.0mm_W2.5mm_P2.50mm::1
      (place C2 167005 -121285 front 270 (PN 0.1uF))
      (place C4 140335 -121920 front 270 (PN 0.1uF))
      (place C5 140335 -101600 front 270 (PN 0.1uF))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (place R1 163195 -138430 front 90 (PN 10k))
      (place R3 153035 -138430 front 90 (PN 10k))
      (place R4 173355 -130761 front 270 (PN 10k))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (place R2 158115 -138430 front 90 (PN 10k))
      (place R5 168182 -130761 front 270 (PN 10k))
    )
    (component Button_Switch_THT:SW_DIP_SPSTx04_Slide_6.7x11.72mm_W7.62mm_P2.54mm_LowProfile
      (place SW1 161290 -143510 front 270 (PN SW_DIP_x04))
    )
    (component "Package_DIP:DIP-28_W15.24mm_LongPads"
      (place U3 137160 -135890 front 270 (PN 27C512))
      (place U4 137160 -115570 front 270 (PN 27C512))
      (place U8 179070 -74930 front 270 (PN HM62256BLP))
    )
    (component "Package_DIP:DIP-28_W15.24mm_LongPads::1"
      (place U5 137160 -95250 front 270 (PN 27C512))
      (place U6 137160 -74930 front 270 (PN 27C512))
    )
    (component "Package_DIP:DIP-16_W7.62mm_LongPads"
      (place U2 163830 -118745 front 270 (PN 74LS138))
    )
    (component "Package_DIP:DIP-14_W7.62mm_LongPads"
      (place U1 161290 -106680 front 270 (PN 74LS32))
    )
    (component Capacitor_THT:CP_Radial_D5.0mm_P2.50mm
      (place C1 106045 -67310 front 270 (PN 100uF))
    )
    (component "Package_DIP:DIP-24_W7.62mm_LongPads"
      (place U7 173990 -95250 front 270 (PN GAL22V10))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (place S1 171704 -149860 front 180 (PN SLIDE_SWITCH_3P))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::2
      (place R6 173990 -107950 front 270 (PN 10k))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical::1
      (place S2 185420 -120015 front 0 (PN SLIDE_SWITCH_3P))
    )
    (component PYUUTA:PinSocket_2x25_P2.54mm_Vertical
      (place J1 167005 -63500 front 270 (PN Conn_02x25_Odd_Even))
    )
  )
  (library
    (image MountingHole:MountingHole_3.2mm_M3
      (outline (path signal 50  3450 0  3369.34 -741.648  3131.14 -1448.62  2746.52 -2087.85
            2233.48 -2629.46  1616.01 -3048.12  922.973 -3324.25  186.779 -3444.94
            -558.148 -3404.55  -1276.98 -3204.97  -1936.1 -2855.53  -2504.68 -2372.56
            -2956.16 -1778.66  -3269.4 -1101.59  -3429.78 -373.011  -3429.78 373.011
            -3269.4 1101.59  -2956.16 1778.66  -2504.68 2372.56  -1936.1 2855.53
            -1276.98 3204.97  -558.148 3404.55  186.779 3444.94  922.973 3324.25
            1616.01 3048.12  2233.48 2629.46  2746.52 2087.85  3131.14 1448.62
            3369.34 741.648  3450 0))
      (outline (path signal 150  3200 0  3119.77 -712.067  2883.1 -1388.43  2501.86 -1995.17
            1995.17 -2501.86  1388.43 -2883.1  712.067 -3119.77  0 -3200
            -712.067 -3119.77  -1388.43 -2883.1  -1995.17 -2501.86  -2501.86 -1995.17
            -2883.1 -1388.43  -3119.77 -712.067  -3200 0  -3119.77 712.067
            -2883.1 1388.43  -2501.86 1995.17  -1995.17 2501.86  -1388.43 2883.1
            -712.067 3119.77  0 3200  712.067 3119.77  1388.43 2883.1  1995.17 2501.86
            2501.86 1995.17  2883.1 1388.43  3119.77 712.067  3200 0))
      (keepout "" (circle F.Cu 3200))
      (keepout "" (circle B.Cu 3200))
    )
    (image MountingHole:MountingHole_3.2mm_M3::1
      (outline (path signal 150  3200 0  3119.77 -712.067  2883.1 -1388.43  2501.86 -1995.17
            1995.17 -2501.86  1388.43 -2883.1  712.067 -3119.77  0 -3200
            -712.067 -3119.77  -1388.43 -2883.1  -1995.17 -2501.86  -2501.86 -1995.17
            -2883.1 -1388.43  -3119.77 -712.067  -3200 0  -3119.77 712.067
            -2883.1 1388.43  -2501.86 1995.17  -1995.17 2501.86  -1388.43 2883.1
            -712.067 3119.77  0 3200  712.067 3119.77  1388.43 2883.1  1995.17 2501.86
            2501.86 1995.17  2883.1 1388.43  3119.77 712.067  3200 0))
      (outline (path signal 50  3450 0  3369.34 -741.648  3131.14 -1448.62  2746.52 -2087.85
            2233.48 -2629.46  1616.01 -3048.12  922.973 -3324.25  186.779 -3444.94
            -558.148 -3404.55  -1276.98 -3204.97  -1936.1 -2855.53  -2504.68 -2372.56
            -2956.16 -1778.66  -3269.4 -1101.59  -3429.78 -373.011  -3429.78 373.011
            -3269.4 1101.59  -2956.16 1778.66  -2504.68 2372.56  -1936.1 2855.53
            -1276.98 3204.97  -558.148 3404.55  186.779 3444.94  922.973 3324.25
            1616.01 3048.12  2233.48 2629.46  2746.52 2087.85  3131.14 1448.62
            3369.34 741.648  3450 0))
      (keepout "" (circle F.Cu 3200))
      (keepout "" (circle B.Cu 3200))
    )
    (image Capacitor_THT:C_Rect_L4.0mm_W2.5mm_P2.50mm
      (outline (path signal 50  3550 1500  -1050 1500))
      (outline (path signal 50  3550 -1500  3550 1500))
      (outline (path signal 50  -1050 -1500  3550 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  3370 -665  3370 -1370))
      (outline (path signal 120  3370 1370  3370 665))
      (outline (path signal 120  -870 -665  -870 -1370))
      (outline (path signal 120  -870 1370  -870 665))
      (outline (path signal 120  -870 -1370  3370 -1370))
      (outline (path signal 120  -870 1370  3370 1370))
      (outline (path signal 100  3250 1250  -750 1250))
      (outline (path signal 100  3250 -1250  3250 1250))
      (outline (path signal 100  -750 -1250  3250 -1250))
      (outline (path signal 100  -750 1250  -750 -1250))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Capacitor_THT:C_Rect_L4.0mm_W2.5mm_P2.50mm::1
      (outline (path signal 100  -750 1250  -750 -1250))
      (outline (path signal 100  -750 -1250  3250 -1250))
      (outline (path signal 100  3250 -1250  3250 1250))
      (outline (path signal 100  3250 1250  -750 1250))
      (outline (path signal 120  -870 1370  3370 1370))
      (outline (path signal 120  -870 -1370  3370 -1370))
      (outline (path signal 120  -870 1370  -870 665))
      (outline (path signal 120  -870 -665  -870 -1370))
      (outline (path signal 120  3370 1370  3370 665))
      (outline (path signal 120  3370 -665  3370 -1370))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  3550 -1500))
      (outline (path signal 50  3550 -1500  3550 1500))
      (outline (path signal 50  3550 1500  -1050 1500))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  660 1250  660 -1250))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image Button_Switch_THT:SW_DIP_SPSTx04_Slide_6.7x11.72mm_W7.62mm_P2.54mm_LowProfile
      (outline (path signal 100  1460 2050  7160 2050))
      (outline (path signal 100  7160 2050  7160 -9670))
      (outline (path signal 100  7160 -9670  460 -9670))
      (outline (path signal 100  460 -9670  460 1050))
      (outline (path signal 100  460 1050  1460 2050))
      (outline (path signal 100  2000 635  2000 -635))
      (outline (path signal 100  2000 -635  5620 -635))
      (outline (path signal 100  5620 -635  5620 635))
      (outline (path signal 100  5620 635  2000 635))
      (outline (path signal 100  2000 535  3206.67 535))
      (outline (path signal 100  2000 435  3206.67 435))
      (outline (path signal 100  2000 335  3206.67 335))
      (outline (path signal 100  2000 235  3206.67 235))
      (outline (path signal 100  2000 135  3206.67 135))
      (outline (path signal 100  2000 35  3206.67 35))
      (outline (path signal 100  2000 -65  3206.67 -65))
      (outline (path signal 100  2000 -165  3206.67 -165))
      (outline (path signal 100  2000 -265  3206.67 -265))
      (outline (path signal 100  2000 -365  3206.67 -365))
      (outline (path signal 100  2000 -465  3206.67 -465))
      (outline (path signal 100  2000 -565  3206.67 -565))
      (outline (path signal 100  3206.67 635  3206.67 -635))
      (outline (path signal 100  2000 -1905  2000 -3175))
      (outline (path signal 100  2000 -3175  5620 -3175))
      (outline (path signal 100  5620 -3175  5620 -1905))
      (outline (path signal 100  5620 -1905  2000 -1905))
      (outline (path signal 100  2000 -2005  3206.67 -2005))
      (outline (path signal 100  2000 -2105  3206.67 -2105))
      (outline (path signal 100  2000 -2205  3206.67 -2205))
      (outline (path signal 100  2000 -2305  3206.67 -2305))
      (outline (path signal 100  2000 -2405  3206.67 -2405))
      (outline (path signal 100  2000 -2505  3206.67 -2505))
      (outline (path signal 100  2000 -2605  3206.67 -2605))
      (outline (path signal 100  2000 -2705  3206.67 -2705))
      (outline (path signal 100  2000 -2805  3206.67 -2805))
      (outline (path signal 100  2000 -2905  3206.67 -2905))
      (outline (path signal 100  2000 -3005  3206.67 -3005))
      (outline (path signal 100  2000 -3105  3206.67 -3105))
      (outline (path signal 100  3206.67 -1905  3206.67 -3175))
      (outline (path signal 100  2000 -4445  2000 -5715))
      (outline (path signal 100  2000 -5715  5620 -5715))
      (outline (path signal 100  5620 -5715  5620 -4445))
      (outline (path signal 100  5620 -4445  2000 -4445))
      (outline (path signal 100  2000 -4545  3206.67 -4545))
      (outline (path signal 100  2000 -4645  3206.67 -4645))
      (outline (path signal 100  2000 -4745  3206.67 -4745))
      (outline (path signal 100  2000 -4845  3206.67 -4845))
      (outline (path signal 100  2000 -4945  3206.67 -4945))
      (outline (path signal 100  2000 -5045  3206.67 -5045))
      (outline (path signal 100  2000 -5145  3206.67 -5145))
      (outline (path signal 100  2000 -5245  3206.67 -5245))
      (outline (path signal 100  2000 -5345  3206.67 -5345))
      (outline (path signal 100  2000 -5445  3206.67 -5445))
      (outline (path signal 100  2000 -5545  3206.67 -5545))
      (outline (path signal 100  2000 -5645  3206.67 -5645))
      (outline (path signal 100  3206.67 -4445  3206.67 -5715))
      (outline (path signal 100  2000 -6985  2000 -8255))
      (outline (path signal 100  2000 -8255  5620 -8255))
      (outline (path signal 100  5620 -8255  5620 -6985))
      (outline (path signal 100  5620 -6985  2000 -6985))
      (outline (path signal 100  2000 -7085  3206.67 -7085))
      (outline (path signal 100  2000 -7185  3206.67 -7185))
      (outline (path signal 100  2000 -7285  3206.67 -7285))
      (outline (path signal 100  2000 -7385  3206.67 -7385))
      (outline (path signal 100  2000 -7485  3206.67 -7485))
      (outline (path signal 100  2000 -7585  3206.67 -7585))
      (outline (path signal 100  2000 -7685  3206.67 -7685))
      (outline (path signal 100  2000 -7785  3206.67 -7785))
      (outline (path signal 100  2000 -7885  3206.67 -7885))
      (outline (path signal 100  2000 -7985  3206.67 -7985))
      (outline (path signal 100  2000 -8085  3206.67 -8085))
      (outline (path signal 100  2000 -8185  3206.67 -8185))
      (outline (path signal 100  3206.67 -6985  3206.67 -8255))
      (outline (path signal 120  400 2110  7221 2110))
      (outline (path signal 120  400 -9730  7221 -9730))
      (outline (path signal 120  400 2110  400 1040))
      (outline (path signal 120  400 -1040  400 -1551))
      (outline (path signal 120  400 -3530  400 -4091))
      (outline (path signal 120  400 -6070  400 -6631))
      (outline (path signal 120  400 -8610  400 -9730))
      (outline (path signal 120  7221 -8610  7221 -9730))
      (outline (path signal 120  7221 -6070  7221 -6631))
      (outline (path signal 120  7221 -3530  7221 -4091))
      (outline (path signal 120  7221 2110  7221 990))
      (outline (path signal 120  7221 -990  7221 -1551))
      (outline (path signal 120  160 2350  1543 2350))
      (outline (path signal 120  160 2350  160 1040))
      (outline (path signal 120  2000 635  2000 -635))
      (outline (path signal 120  2000 -635  5620 -635))
      (outline (path signal 120  5620 -635  5620 635))
      (outline (path signal 120  5620 635  2000 635))
      (outline (path signal 120  2000 515  3206.67 515))
      (outline (path signal 120  2000 395  3206.67 395))
      (outline (path signal 120  2000 275  3206.67 275))
      (outline (path signal 120  2000 155  3206.67 155))
      (outline (path signal 120  2000 35  3206.67 35))
      (outline (path signal 120  2000 -85  3206.67 -85))
      (outline (path signal 120  2000 -205  3206.67 -205))
      (outline (path signal 120  2000 -325  3206.67 -325))
      (outline (path signal 120  2000 -445  3206.67 -445))
      (outline (path signal 120  2000 -565  3206.67 -565))
      (outline (path signal 120  3206.67 635  3206.67 -635))
      (outline (path signal 120  2000 -1905  2000 -3175))
      (outline (path signal 120  2000 -3175  5620 -3175))
      (outline (path signal 120  5620 -3175  5620 -1905))
      (outline (path signal 120  5620 -1905  2000 -1905))
      (outline (path signal 120  2000 -2025  3206.67 -2025))
      (outline (path signal 120  2000 -2145  3206.67 -2145))
      (outline (path signal 120  2000 -2265  3206.67 -2265))
      (outline (path signal 120  2000 -2385  3206.67 -2385))
      (outline (path signal 120  2000 -2505  3206.67 -2505))
      (outline (path signal 120  2000 -2625  3206.67 -2625))
      (outline (path signal 120  2000 -2745  3206.67 -2745))
      (outline (path signal 120  2000 -2865  3206.67 -2865))
      (outline (path signal 120  2000 -2985  3206.67 -2985))
      (outline (path signal 120  2000 -3105  3206.67 -3105))
      (outline (path signal 120  3206.67 -1905  3206.67 -3175))
      (outline (path signal 120  2000 -4445  2000 -5715))
      (outline (path signal 120  2000 -5715  5620 -5715))
      (outline (path signal 120  5620 -5715  5620 -4445))
      (outline (path signal 120  5620 -4445  2000 -4445))
      (outline (path signal 120  2000 -4565  3206.67 -4565))
      (outline (path signal 120  2000 -4685  3206.67 -4685))
      (outline (path signal 120  2000 -4805  3206.67 -4805))
      (outline (path signal 120  2000 -4925  3206.67 -4925))
      (outline (path signal 120  2000 -5045  3206.67 -5045))
      (outline (path signal 120  2000 -5165  3206.67 -5165))
      (outline (path signal 120  2000 -5285  3206.67 -5285))
      (outline (path signal 120  2000 -5405  3206.67 -5405))
      (outline (path signal 120  2000 -5525  3206.67 -5525))
      (outline (path signal 120  2000 -5645  3206.67 -5645))
      (outline (path signal 120  3206.67 -4445  3206.67 -5715))
      (outline (path signal 120  2000 -6985  2000 -8255))
      (outline (path signal 120  2000 -8255  5620 -8255))
      (outline (path signal 120  5620 -8255  5620 -6985))
      (outline (path signal 120  5620 -6985  2000 -6985))
      (outline (path signal 120  2000 -7105  3206.67 -7105))
      (outline (path signal 120  2000 -7225  3206.67 -7225))
      (outline (path signal 120  2000 -7345  3206.67 -7345))
      (outline (path signal 120  2000 -7465  3206.67 -7465))
      (outline (path signal 120  2000 -7585  3206.67 -7585))
      (outline (path signal 120  2000 -7705  3206.67 -7705))
      (outline (path signal 120  2000 -7825  3206.67 -7825))
      (outline (path signal 120  2000 -7945  3206.67 -7945))
      (outline (path signal 120  2000 -8065  3206.67 -8065))
      (outline (path signal 120  2000 -8185  3206.67 -8185))
      (outline (path signal 120  3206.67 -6985  3206.67 -8255))
      (outline (path signal 50  -1100 2400  -1100 -10000))
      (outline (path signal 50  -1100 -10000  8700 -10000))
      (outline (path signal 50  8700 -10000  8700 2400))
      (outline (path signal 50  8700 2400  -1100 2400))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
    )
    (image "Package_DIP:DIP-28_W15.24mm_LongPads"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 120  6620 1330  1560 1330))
      (outline (path signal 120  1560 1330  1560 -34350))
      (outline (path signal 120  1560 -34350  13680 -34350))
      (outline (path signal 120  13680 -34350  13680 1330))
      (outline (path signal 120  13680 1330  8620 1330))
      (outline (path signal 50  -1500 1550  -1500 -34550))
      (outline (path signal 50  -1500 -34550  16700 -34550))
      (outline (path signal 50  16700 -34550  16700 1550))
      (outline (path signal 50  16700 1550  -1500 1550))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 15 15240 -33020)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_2400x1600_um 9 0 -20320)
      (pin Oval[A]Pad_2400x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_2400x1600_um 10 0 -22860)
      (pin Oval[A]Pad_2400x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_2400x1600_um 11 0 -25400)
      (pin Oval[A]Pad_2400x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_2400x1600_um 12 0 -27940)
      (pin Oval[A]Pad_2400x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_2400x1600_um 13 0 -30480)
      (pin Oval[A]Pad_2400x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_2400x1600_um 14 0 -33020)
      (pin Oval[A]Pad_2400x1600_um 28 15240 0)
    )
    (image "Package_DIP:DIP-28_W15.24mm_LongPads::1"
      (outline (path signal 50  16700 1550  -1500 1550))
      (outline (path signal 50  16700 -34550  16700 1550))
      (outline (path signal 50  -1500 -34550  16700 -34550))
      (outline (path signal 50  -1500 1550  -1500 -34550))
      (outline (path signal 120  13680 1330  8620 1330))
      (outline (path signal 120  13680 -34350  13680 1330))
      (outline (path signal 120  1560 -34350  13680 -34350))
      (outline (path signal 120  1560 1330  1560 -34350))
      (outline (path signal 120  6620 1330  1560 1330))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Oval[A]Pad_2400x1600_um 28 15240 0)
      (pin Oval[A]Pad_2400x1600_um 14 0 -33020)
      (pin Oval[A]Pad_2400x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_2400x1600_um 13 0 -30480)
      (pin Oval[A]Pad_2400x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_2400x1600_um 12 0 -27940)
      (pin Oval[A]Pad_2400x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_2400x1600_um 11 0 -25400)
      (pin Oval[A]Pad_2400x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_2400x1600_um 10 0 -22860)
      (pin Oval[A]Pad_2400x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_2400x1600_um 9 0 -20320)
      (pin Oval[A]Pad_2400x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 15 15240 -33020)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_LongPads"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 120  1560 1330  1560 -19110))
      (outline (path signal 120  1560 -19110  6060 -19110))
      (outline (path signal 120  6060 -19110  6060 1330))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 50  -1450 1550  -1450 -19300))
      (outline (path signal 50  -1450 -19300  9100 -19300))
      (outline (path signal 50  9100 -19300  9100 1550))
      (outline (path signal 50  9100 1550  -1450 1550))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 16 7620 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_LongPads"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 120  1560 1330  1560 -16570))
      (outline (path signal 120  1560 -16570  6060 -16570))
      (outline (path signal 120  6060 -16570  6060 1330))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 50  -1450 1550  -1450 -16800))
      (outline (path signal 50  -1450 -16800  9100 -16800))
      (outline (path signal 50  9100 -16800  9100 1550))
      (outline (path signal 50  9100 1550  -1450 1550))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 14 7620 0)
    )
    (image Capacitor_THT:CP_Radial_D5.0mm_P2.50mm
      (outline (path signal 100  3750 0  3671.46 -621.725  3440.77 -1204.38  3072.42 -1711.37
            2589.57 -2110.82  2022.54 -2377.64  1406.98 -2495.07  781.547 -2455.72
            185.552 -2262.07  -343.56 -1926.28  -772.542 -1469.46  -1074.44 -920.311
            -1230.29 -313.333  -1230.29 313.333  -1074.44 920.311  -772.542 1469.46
            -343.56 1926.28  185.552 2262.07  781.547 2455.72  1406.98 2495.07
            2022.54 2377.64  2589.57 2110.82  3072.42 1711.37  3440.77 1204.38
            3671.46 621.725  3750 0))
      (outline (path signal 120  3870 0  3787.69 -651.568  3545.92 -1262.19  3159.9 -1793.51
            2653.87 -2212.14  2059.62 -2491.77  1414.51 -2614.83  759.061 -2573.59
            134.458 -2370.65  -420.051 -2018.74  -869.625 -1540  -1186.01 -964.486
            -1349.34 -328.373  -1349.34 328.373  -1186.01 964.486  -869.625 1540
            -420.051 2018.74  134.458 2370.65  759.061 2573.59  1414.51 2614.83
            2059.62 2491.77  2653.87 2212.14  3159.9 1793.51  3545.92 1262.19
            3787.69 651.568  3870 0))
      (outline (path signal 50  4000 0  3920.09 -658.118  3685 -1277.99  3308.41 -1823.59
            2812.18 -2263.21  2225.16 -2571.3  1581.48 -2729.95  918.524 -2729.95
            274.837 -2571.3  -312.178 -2263.21  -808.405 -1823.59  -1185 -1277.99
            -1420.09 -658.118  -1500 0  -1420.09 658.118  -1185 1277.99
            -808.405 1823.59  -312.178 2263.21  274.837 2571.3  918.524 2729.95
            1581.48 2729.95  2225.16 2571.3  2812.18 2263.21  3308.41 1823.59
            3685 1277.99  3920.09 658.118  4000 0))
      (outline (path signal 100  -883.605 1087.5  -383.605 1087.5))
      (outline (path signal 100  -633.605 1337.5  -633.605 837.5))
      (outline (path signal 120  1250 2580  1250 -2580))
      (outline (path signal 120  1290 2580  1290 -2580))
      (outline (path signal 120  1330 2579  1330 -2579))
      (outline (path signal 120  1370 2578  1370 -2578))
      (outline (path signal 120  1410 2576  1410 -2576))
      (outline (path signal 120  1450 2573  1450 -2573))
      (outline (path signal 120  1490 2569  1490 1040))
      (outline (path signal 120  1490 -1040  1490 -2569))
      (outline (path signal 120  1530 2565  1530 1040))
      (outline (path signal 120  1530 -1040  1530 -2565))
      (outline (path signal 120  1570 2561  1570 1040))
      (outline (path signal 120  1570 -1040  1570 -2561))
      (outline (path signal 120  1610 2556  1610 1040))
      (outline (path signal 120  1610 -1040  1610 -2556))
      (outline (path signal 120  1650 2550  1650 1040))
      (outline (path signal 120  1650 -1040  1650 -2550))
      (outline (path signal 120  1690 2543  1690 1040))
      (outline (path signal 120  1690 -1040  1690 -2543))
      (outline (path signal 120  1730 2536  1730 1040))
      (outline (path signal 120  1730 -1040  1730 -2536))
      (outline (path signal 120  1770 2528  1770 1040))
      (outline (path signal 120  1770 -1040  1770 -2528))
      (outline (path signal 120  1810 2520  1810 1040))
      (outline (path signal 120  1810 -1040  1810 -2520))
      (outline (path signal 120  1850 2511  1850 1040))
      (outline (path signal 120  1850 -1040  1850 -2511))
      (outline (path signal 120  1890 2501  1890 1040))
      (outline (path signal 120  1890 -1040  1890 -2501))
      (outline (path signal 120  1930 2491  1930 1040))
      (outline (path signal 120  1930 -1040  1930 -2491))
      (outline (path signal 120  1971 2480  1971 1040))
      (outline (path signal 120  1971 -1040  1971 -2480))
      (outline (path signal 120  2011 2468  2011 1040))
      (outline (path signal 120  2011 -1040  2011 -2468))
      (outline (path signal 120  2051 2455  2051 1040))
      (outline (path signal 120  2051 -1040  2051 -2455))
      (outline (path signal 120  2091 2442  2091 1040))
      (outline (path signal 120  2091 -1040  2091 -2442))
      (outline (path signal 120  2131 2428  2131 1040))
      (outline (path signal 120  2131 -1040  2131 -2428))
      (outline (path signal 120  2171 2414  2171 1040))
      (outline (path signal 120  2171 -1040  2171 -2414))
      (outline (path signal 120  2211 2398  2211 1040))
      (outline (path signal 120  2211 -1040  2211 -2398))
      (outline (path signal 120  2251 2382  2251 1040))
      (outline (path signal 120  2251 -1040  2251 -2382))
      (outline (path signal 120  2291 2365  2291 1040))
      (outline (path signal 120  2291 -1040  2291 -2365))
      (outline (path signal 120  2331 2348  2331 1040))
      (outline (path signal 120  2331 -1040  2331 -2348))
      (outline (path signal 120  2371 2329  2371 1040))
      (outline (path signal 120  2371 -1040  2371 -2329))
      (outline (path signal 120  2411 2310  2411 1040))
      (outline (path signal 120  2411 -1040  2411 -2310))
      (outline (path signal 120  2451 2290  2451 1040))
      (outline (path signal 120  2451 -1040  2451 -2290))
      (outline (path signal 120  2491 2268  2491 1040))
      (outline (path signal 120  2491 -1040  2491 -2268))
      (outline (path signal 120  2531 2247  2531 1040))
      (outline (path signal 120  2531 -1040  2531 -2247))
      (outline (path signal 120  2571 2224  2571 1040))
      (outline (path signal 120  2571 -1040  2571 -2224))
      (outline (path signal 120  2611 2200  2611 1040))
      (outline (path signal 120  2611 -1040  2611 -2200))
      (outline (path signal 120  2651 2175  2651 1040))
      (outline (path signal 120  2651 -1040  2651 -2175))
      (outline (path signal 120  2691 2149  2691 1040))
      (outline (path signal 120  2691 -1040  2691 -2149))
      (outline (path signal 120  2731 2122  2731 1040))
      (outline (path signal 120  2731 -1040  2731 -2122))
      (outline (path signal 120  2771 2095  2771 1040))
      (outline (path signal 120  2771 -1040  2771 -2095))
      (outline (path signal 120  2811 2065  2811 1040))
      (outline (path signal 120  2811 -1040  2811 -2065))
      (outline (path signal 120  2851 2035  2851 1040))
      (outline (path signal 120  2851 -1040  2851 -2035))
      (outline (path signal 120  2891 2004  2891 1040))
      (outline (path signal 120  2891 -1040  2891 -2004))
      (outline (path signal 120  2931 1971  2931 1040))
      (outline (path signal 120  2931 -1040  2931 -1971))
      (outline (path signal 120  2971 1937  2971 1040))
      (outline (path signal 120  2971 -1040  2971 -1937))
      (outline (path signal 120  3011 1901  3011 1040))
      (outline (path signal 120  3011 -1040  3011 -1901))
      (outline (path signal 120  3051 1864  3051 1040))
      (outline (path signal 120  3051 -1040  3051 -1864))
      (outline (path signal 120  3091 1826  3091 1040))
      (outline (path signal 120  3091 -1040  3091 -1826))
      (outline (path signal 120  3131 1785  3131 1040))
      (outline (path signal 120  3131 -1040  3131 -1785))
      (outline (path signal 120  3171 1743  3171 1040))
      (outline (path signal 120  3171 -1040  3171 -1743))
      (outline (path signal 120  3211 1699  3211 1040))
      (outline (path signal 120  3211 -1040  3211 -1699))
      (outline (path signal 120  3251 1653  3251 1040))
      (outline (path signal 120  3251 -1040  3251 -1653))
      (outline (path signal 120  3291 1605  3291 1040))
      (outline (path signal 120  3291 -1040  3291 -1605))
      (outline (path signal 120  3331 1554  3331 1040))
      (outline (path signal 120  3331 -1040  3331 -1554))
      (outline (path signal 120  3371 1500  3371 1040))
      (outline (path signal 120  3371 -1040  3371 -1500))
      (outline (path signal 120  3411 1443  3411 1040))
      (outline (path signal 120  3411 -1040  3411 -1443))
      (outline (path signal 120  3451 1383  3451 1040))
      (outline (path signal 120  3451 -1040  3451 -1383))
      (outline (path signal 120  3491 1319  3491 1040))
      (outline (path signal 120  3491 -1040  3491 -1319))
      (outline (path signal 120  3531 1251  3531 1040))
      (outline (path signal 120  3531 -1040  3531 -1251))
      (outline (path signal 120  3571 1178  3571 -1178))
      (outline (path signal 120  3611 1098  3611 -1098))
      (outline (path signal 120  3651 1011  3651 -1011))
      (outline (path signal 120  3691 915  3691 -915))
      (outline (path signal 120  3731 805  3731 -805))
      (outline (path signal 120  3771 677  3771 -677))
      (outline (path signal 120  3811 518  3811 -518))
      (outline (path signal 120  3851 284  3851 -284))
      (outline (path signal 120  -1554.78 1475  -1054.78 1475))
      (outline (path signal 120  -1304.78 1725  -1304.78 1225))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image "Package_DIP:DIP-24_W7.62mm_LongPads"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -29210))
      (outline (path signal 100  6985 -29210  635 -29210))
      (outline (path signal 100  635 -29210  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 120  1560 1330  1560 -29270))
      (outline (path signal 120  1560 -29270  6060 -29270))
      (outline (path signal 120  6060 -29270  6060 1330))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 50  -1450 1550  -1450 -29500))
      (outline (path signal 50  -1450 -29500  9100 -29500))
      (outline (path signal 50  9100 -29500  9100 1550))
      (outline (path signal 50  9100 1550  -1450 1550))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -27940)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 14 7620 -25400)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 15 7620 -22860)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 16 7620 -20320)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 17 7620 -17780)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 18 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 19 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 20 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 9 0 -20320)
      (pin Oval[A]Pad_2400x1600_um 21 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 10 0 -22860)
      (pin Oval[A]Pad_2400x1600_um 22 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 11 0 -25400)
      (pin Oval[A]Pad_2400x1600_um 23 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 12 0 -27940)
      (pin Oval[A]Pad_2400x1600_um 24 7620 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -6350))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  -1270 -6350  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::2
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  660 1250  660 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical::1
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -6350  -1270 635))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  1270 1270  1270 -6350))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
    )
    (image PYUUTA:PinSocket_2x25_P2.54mm_Vertical
      (outline (path signal 50  -6880 -62700  -6880 1800))
      (outline (path signal 50  1760 -62700  -6880 -62700))
      (outline (path signal 50  1760 1800  1760 -62700))
      (outline (path signal 50  -6880 1800  1760 1800))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  -1270 1330  -1270 -1270))
      (outline (path signal 120  -1270 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -62290))
      (outline (path signal 120  -6410 -62290  1330 -62290))
      (outline (path signal 120  -6410 1330  -6410 -62290))
      (outline (path signal 120  -6410 1330  -1270 1330))
      (outline (path signal 100  -6350 -62230  -6350 1270))
      (outline (path signal 100  1270 -62230  -6350 -62230))
      (outline (path signal 100  1270 270  1270 -62230))
      (outline (path signal 100  270 1270  1270 270))
      (outline (path signal 100  -6350 1270  270 1270))
      (pin Oval[A]Pad_1700x1700_um 50 -5080 -60960)
      (pin Oval[A]Pad_1700x1700_um 49 0 -60960)
      (pin Oval[A]Pad_1700x1700_um 48 -5080 -58420)
      (pin Oval[A]Pad_1700x1700_um 47 0 -58420)
      (pin Oval[A]Pad_1700x1700_um 46 -5080 -55880)
      (pin Oval[A]Pad_1700x1700_um 45 0 -55880)
      (pin Oval[A]Pad_1700x1700_um 44 -5080 -53340)
      (pin Oval[A]Pad_1700x1700_um 43 0 -53340)
      (pin Oval[A]Pad_1700x1700_um 42 -5080 -50800)
      (pin Oval[A]Pad_1700x1700_um 41 0 -50800)
      (pin Oval[A]Pad_1700x1700_um 40 -5080 -48260)
      (pin Oval[A]Pad_1700x1700_um 39 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 38 -5080 -45720)
      (pin Oval[A]Pad_1700x1700_um 37 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 36 -5080 -43180)
      (pin Oval[A]Pad_1700x1700_um 35 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 34 -5080 -40640)
      (pin Oval[A]Pad_1700x1700_um 33 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 32 -5080 -38100)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 30 -5080 -35560)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 28 -5080 -33020)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 26 -5080 -30480)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 24 -5080 -27940)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 22 -5080 -25400)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 20 -5080 -22860)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 18 -5080 -20320)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 16 -5080 -17780)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 14 -5080 -15240)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 12 -5080 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 -5080 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 -5080 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 -5080 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 -5080 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 -5080 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x1600_um
      (shape (path F.Cu 1600  -400 0  400 0))
      (shape (path B.Cu 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x1600_um
      (shape (rect F.Cu -1200 -800 1200 800))
      (shape (rect B.Cu -1200 -800 1200 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_500:300_um"
      (shape (circle F.Cu 500))
      (shape (circle B.Cu 500))
      (attach off)
    )
  )
  (network
    (net +5V
      (pins C8-1 C2-2 C3-2 C4-2 C5-2 C6-2 SW1-1 SW1-2 SW1-3 SW1-4 U3-28 U4-28 U5-28
        U6-28 U2-6 U2-16 U1-14 C1-1 C7-2 C9-2 U7-24 U8-28 R4-1 R5-1 R6-1 J1-50 J1-49)
    )
    (net GND
      (pins C8-2 C2-1 C3-1 C4-1 C5-1 C6-1 R1-2 R2-2 R3-2 U3-14 U4-14 U5-14 U6-14 U2-3
        U2-4 U2-5 U2-8 U1-7 C1-2 C7-1 C9-1 U7-12 U8-14 S1-2 S2-2 J1-2 J1-1)
    )
    (net /D0
      (pins U3-19 U4-19 U5-19 U6-19 U8-19 J1-17)
    )
    (net /D1
      (pins U3-18 U4-18 U5-18 U6-18 U8-18 J1-15)
    )
    (net /D2
      (pins U3-17 U4-17 U5-17 U6-17 U8-17 J1-13)
    )
    (net /D3
      (pins U3-16 U4-16 U5-16 U6-16 U8-16 J1-11)
    )
    (net /D4
      (pins U3-15 U4-15 U5-15 U6-15 U8-15 J1-9)
    )
    (net /D5
      (pins U3-13 U4-13 U5-13 U6-13 U8-13 J1-7)
    )
    (net /D6
      (pins U3-12 U4-12 U5-12 U6-12 U8-12 J1-5)
    )
    (net /D7
      (pins U3-11 U4-11 U5-11 U6-11 U8-11 J1-3)
    )
    (net /A8
      (pins U3-3 U4-3 U5-3 U6-3 U8-3 J1-20)
    )
    (net /A9
      (pins U3-4 U4-4 U5-4 U6-4 U8-4 J1-18)
    )
    (net /A2
      (pins U7-2 J1-25)
    )
    (net /A10
      (pins U3-5 U4-5 U5-5 U6-5 U8-5 J1-16)
    )
    (net /A3
      (pins U3-2 U4-2 U5-2 U6-2 U8-2 J1-24)
    )
    (net /A11
      (pins U3-6 U4-6 U5-6 U6-6 U8-6 J1-14)
    )
    (net /A4
      (pins U3-23 U4-23 U5-23 U6-23 U8-23 J1-30)
    )
    (net /A12
      (pins U3-7 U4-7 U5-7 U6-7 U8-7 J1-12)
    )
    (net /A5
      (pins U3-21 U4-21 U5-21 U6-21 U8-21 J1-28)
    )
    (net /A6
      (pins U3-24 U4-24 U5-24 U6-24 U8-24 J1-26)
    )
    (net /A7
      (pins U3-25 U4-25 U5-25 U6-25 U8-25 J1-22)
    )
    (net /A13
      (pins U3-8 U4-8 U5-8 U6-8 U8-8 J1-10)
    )
    (net /A15
      (pins U3-10 U4-10 U5-10 U6-10 U8-10 J1-8)
    )
    (net /A14
      (pins U3-9 U4-9 U5-9 U6-9 U8-9 J1-23)
    )
    (net /~DBIN
      (pins U1-2 U1-10 U1-5 U1-13 U8-22 J1-29)
    )
    (net "Net-(R2-Pad1)"
      (pins R2-1 SW1-7 U2-1)
    )
    (net "Net-(R3-Pad1)"
      (pins R3-1 SW1-6 U2-2)
    )
    (net /A1
      (pins U7-3 J1-32)
    )
    (net /A0
      (pins U7-4 J1-34)
    )
    (net /SELEXM
      (pins U7-16 J1-35)
    )
    (net /~WE
      (pins U8-27 J1-31)
    )
    (net "Net-(R1-Pad1)"
      (pins R1-1 SW1-8 U3-1 U4-1 U5-1 U6-1)
    )
    (net "Net-(U1-Pad1)"
      (pins U2-15 U1-1)
    )
    (net "Net-(U1-Pad8)"
      (pins U5-22 U1-8)
    )
    (net "Net-(U1-Pad9)"
      (pins U2-13 U1-9)
    )
    (net "Net-(U1-Pad3)"
      (pins U3-22 U1-3)
    )
    (net "Net-(U1-Pad4)"
      (pins U2-14 U1-4)
    )
    (net "Net-(U1-Pad11)"
      (pins U6-22 U1-11)
    )
    (net "Net-(U1-Pad12)"
      (pins U2-12 U1-12)
    )
    (net "Net-(U1-Pad6)"
      (pins U4-22 U1-6)
    )
    (net /CE2_n
      (pins U3-20 U4-20 U5-20 U6-20 U7-15)
    )
    (net /CE_n
      (pins U7-14 U8-20)
    )
    (net "Net-(R4-Pad2)"
      (pins U7-5 R4-2 S1-3)
    )
    (net "Net-(R5-Pad2)"
      (pins U7-6 R5-2 S1-1)
    )
    (net "Net-(R6-Pad2)"
      (pins U7-7 R6-2 S2-3)
    )
    (net /A2_n
      (pins U3-26 U4-26 U5-26 U6-26 U7-18 U8-26)
    )
    (net /A0_n
      (pins U3-27 U4-27 U5-27 U6-27 U7-17 U8-1)
    )
    (class kicad_default "" /A0 /A0_n /A1 /A10 /A11 /A12 /A13 /A14 /A15 /A2
      /A2_n /A3 /A4 /A5 /A6 /A7 /A8 /A9 /CE2_n /CE_n /CLKOUT /D0 /D1 /D2 /D3
      /D4 /D5 /D6 /D7 /LAQ /READY /ROMCLK /SELEXM /~DBIN /~EXM00 /~EXM40 /~EXM80
      /~EXMC0 /~EXP0 /~EXP1 /~EXP2 /~EXP3 /~HOLD /~INT1 /~INT4 /~IOPORT /~KILL
      /~MEMEN /~RESET /~WE "Net-(R1-Pad1)" "Net-(R2-Pad1)" "Net-(R3-Pad1)"
      "Net-(R4-Pad2)" "Net-(R5-Pad2)" "Net-(R6-Pad2)" "Net-(S2-Pad1)" "Net-(SW1-Pad5)"
      "Net-(U1-Pad1)" "Net-(U1-Pad11)" "Net-(U1-Pad12)" "Net-(U1-Pad3)" "Net-(U1-Pad4)"
      "Net-(U1-Pad6)" "Net-(U1-Pad8)" "Net-(U1-Pad9)" "Net-(U2-Pad10)" "Net-(U2-Pad11)"
      "Net-(U2-Pad7)" "Net-(U2-Pad9)" "Net-(U7-Pad1)" "Net-(U7-Pad10)" "Net-(U7-Pad11)"
      "Net-(U7-Pad13)" "Net-(U7-Pad19)" "Net-(U7-Pad20)" "Net-(U7-Pad21)"
      "Net-(U7-Pad22)" "Net-(U7-Pad23)" "Net-(U7-Pad8)" "Net-(U7-Pad9)"
      (circuit
        (use_via Via[0-1]_500:300_um)
      )
      (rule
        (width 200)
        (clearance 200.1)
      )
    )
    (class +5V +5V
      (circuit
        (use_via Via[0-1]_500:300_um)
      )
      (rule
        (width 400)
        (clearance 200.1)
      )
    )
    (class GND GND
      (circuit
        (use_via Via[0-1]_500:300_um)
      )
      (rule
        (width 400)
        (clearance 200.1)
      )
    )
  )
  (wiring
    (wire (path F.Cu 400  106045 -58420  106045 -63500  106045 -67310)(net +5V)(type protect))
    (wire (path F.Cu 400  140335 -86995  137160 -90170)(net +5V)(type protect))
    (wire (path F.Cu 400  140335 -83780  140335 -86995)(net +5V)(type protect))
    (wire (path F.Cu 400  182245 -86995  179070 -90170)(net +5V)(type protect))
    (wire (path F.Cu 400  182245 -83780  182245 -86995)(net +5V)(type protect))
    (wire (path F.Cu 400  174585 -102870  173990 -102870)(net +5V)(type protect))
    (wire (path F.Cu 400  177165 -100290  174585 -102870)(net +5V)(type protect))
    (wire (path F.Cu 400  140335 -107315  137160 -110490)(net +5V)(type protect))
    (wire (path F.Cu 400  140335 -104100  140335 -107315)(net +5V)(type protect))
    (wire (path F.Cu 400  161925 -114300  161290 -114300)(net +5V)(type protect))
    (wire (path F.Cu 400  164465 -111760  161925 -114300)(net +5V)(type protect))
    (wire (path F.Cu 400  164425 -126365  163830 -126365)(net +5V)(type protect))
    (wire (path F.Cu 400  167005 -123785  164425 -126365)(net +5V)(type protect))
    (wire (path F.Cu 400  140335 -127635  137160 -130810)(net +5V)(type protect))
    (wire (path F.Cu 400  140335 -124420  140335 -127635)(net +5V)(type protect))
    (wire (path F.Cu 400  140335 -147955  137160 -151130)(net +5V)(type protect))
    (wire (path F.Cu 400  140335 -144740  140335 -147955)(net +5V)(type protect))
  )
)
