\hypertarget{group__REGMAP1__HSP__BYPASS}{}\doxysection{F\+P\+GA H\+SP Bypass Enable (R\+E\+G\+M\+A\+P1\+\_\+\+H\+S\+P\+\_\+\+B\+Y\+P\+A\+SS) Register}
\label{group__REGMAP1__HSP__BYPASS}\index{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}}


F\+P\+GA H\+SP Bypass Enable (R\+E\+G\+M\+A\+P1\+\_\+\+H\+S\+P\+\_\+\+B\+Y\+P\+A\+SS) Register.  


\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct__ADI__FPGA__BACKDOOR__REGMAP1__HSP__BYPASS__t}{\+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+H\+S\+P\+\_\+\+B\+Y\+P\+A\+S\+S\+\_\+t}}
\item 
struct \mbox{\hyperlink{structADI__FPGA__BACKDOOR__REGMAP1__HSP__BYPASS__t}{A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+H\+S\+P\+\_\+\+B\+Y\+P\+A\+S\+S\+\_\+t}}
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_ga568aa2fc68f09dfba4a2850f798b9276}\label{group__REGMAP1__HSP__BYPASS_ga568aa2fc68f09dfba4a2850f798b9276}} 
typedef struct \mbox{\hyperlink{struct__ADI__FPGA__BACKDOOR__REGMAP1__HSP__BYPASS__t}{\+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+H\+S\+P\+\_\+\+B\+Y\+P\+A\+S\+S\+\_\+t}} {\bfseries A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+H\+S\+P\+\_\+\+B\+Y\+P\+A\+S\+S\+\_\+t}
\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_ga8396371f58d12519b131a41cafb16984}{\+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+S\+E\+T\+\_\+t\+::\+H\+S\+P\+\_\+\+S\+O\+F\+T\+R\+E\+S\+E\+T\+B\+\_\+\+S\+T\+I\+C\+KY}}\+: 1
\item 
unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_gab1f68faf564701023b4df6e3cfb4428f}{\+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+S\+E\+T\+\_\+t\+::\+R\+E\+S\+E\+R\+V\+E\+D1}}\+: 15
\item 
\mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_ga0dc509ad1025f30958975eab1b753606}\label{group__REGMAP1__HSP__BYPASS_ga0dc509ad1025f30958975eab1b753606}} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_ga8396371f58d12519b131a41cafb16984}{\_ADI\_FPGA\_BACKDOOR\_REGMAP1\_BACKDOOR\_RESET\_t::HSP\_SOFTRESETB\_STICKY}}: 1\\
\>unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_gab1f68faf564701023b4df6e3cfb4428f}{\_ADI\_FPGA\_BACKDOOR\_REGMAP1\_BACKDOOR\_RESET\_t::RESERVED1}}: 15\\
\} \\

\end{tabbing}\item 
uint16\+\_\+t {\bfseries \+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+S\+E\+T\+\_\+t\+::\+V\+A\+L\+U\+E16}
\item 
\mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_gaf8737f382d2a335a47f22b54949a231b}\label{group__REGMAP1__HSP__BYPASS_gaf8737f382d2a335a47f22b54949a231b}} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_ga0dc509ad1025f30958975eab1b753606}\label{group__REGMAP1__HSP__BYPASS_ga0dc509ad1025f30958975eab1b753606}} 
\>struct \{\\
\>\>unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_ga8396371f58d12519b131a41cafb16984}{\_ADI\_FPGA\_BACKDOOR\_REGMAP1\_BACKDOOR\_RESET\_t::HSP\_SOFTRESETB\_STICKY}}: 1\\
\>\>unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_gab1f68faf564701023b4df6e3cfb4428f}{\_ADI\_FPGA\_BACKDOOR\_REGMAP1\_BACKDOOR\_RESET\_t::RESERVED1}}: 15\\
\>\} \\
\>uint16\_t {\bfseries VALUE16}\\
\}; \\

\end{tabbing}\item 
unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_gaa7fcff1b84d73e87c12233424c101bea}{\+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+t\+::\+H\+S\+P\+R\+O\+M\+\_\+\+B\+D\+EN}}\+: 1
\item 
unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_gafcdb110c4e3f6517bcb446fb014876ee}{\+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+t\+::\+F\+M\+C\+E\+F\+U\+S\+E\+\_\+\+B\+D\+EN}}\+: 1
\item 
unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_ga384877c1d05bff44d5f31ad8ce9437db}{\+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+t\+::\+H\+S\+P\+R\+A\+M\+\_\+\+B\+D\+EN}}\+: 1
\item 
unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_ga88a5880a38233f96307d1490d1435164}{\+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+t\+::\+R\+E\+S\+E\+R\+V\+E\+D3}}\+: 13
\item 
\mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_ga5d38186a21739bc040adf7b3ba5f30d9}\label{group__REGMAP1__HSP__BYPASS_ga5d38186a21739bc040adf7b3ba5f30d9}} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_gaa7fcff1b84d73e87c12233424c101bea}{\_ADI\_FPGA\_BACKDOOR\_REGMAP1\_BACKDOOR\_ENABLE\_t::HSPROM\_BDEN}}: 1\\
\>unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_gafcdb110c4e3f6517bcb446fb014876ee}{\_ADI\_FPGA\_BACKDOOR\_REGMAP1\_BACKDOOR\_ENABLE\_t::FMCEFUSE\_BDEN}}: 1\\
\>unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_ga384877c1d05bff44d5f31ad8ce9437db}{\_ADI\_FPGA\_BACKDOOR\_REGMAP1\_BACKDOOR\_ENABLE\_t::HSPRAM\_BDEN}}: 1\\
\>unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_ga88a5880a38233f96307d1490d1435164}{\_ADI\_FPGA\_BACKDOOR\_REGMAP1\_BACKDOOR\_ENABLE\_t::RESERVED3}}: 13\\
\} \\

\end{tabbing}\item 
uint16\+\_\+t {\bfseries \+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+t\+::\+V\+A\+L\+U\+E16}
\item 
\mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_ga1347b357a0f4f3e4151d2c03dcfe1585}\label{group__REGMAP1__HSP__BYPASS_ga1347b357a0f4f3e4151d2c03dcfe1585}} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_ga5d38186a21739bc040adf7b3ba5f30d9}\label{group__REGMAP1__HSP__BYPASS_ga5d38186a21739bc040adf7b3ba5f30d9}} 
\>struct \{\\
\>\>unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_gaa7fcff1b84d73e87c12233424c101bea}{\_ADI\_FPGA\_BACKDOOR\_REGMAP1\_BACKDOOR\_ENABLE\_t::HSPROM\_BDEN}}: 1\\
\>\>unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_gafcdb110c4e3f6517bcb446fb014876ee}{\_ADI\_FPGA\_BACKDOOR\_REGMAP1\_BACKDOOR\_ENABLE\_t::FMCEFUSE\_BDEN}}: 1\\
\>\>unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_ga384877c1d05bff44d5f31ad8ce9437db}{\_ADI\_FPGA\_BACKDOOR\_REGMAP1\_BACKDOOR\_ENABLE\_t::HSPRAM\_BDEN}}: 1\\
\>\>unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_ga88a5880a38233f96307d1490d1435164}{\_ADI\_FPGA\_BACKDOOR\_REGMAP1\_BACKDOOR\_ENABLE\_t::RESERVED3}}: 13\\
\>\} \\
\>uint16\_t {\bfseries VALUE16}\\
\}; \\

\end{tabbing}\item 
unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_ga1b4e1a44b8cf888a6ea6bdb03958815c}{\+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+F\+P\+G\+A\+\_\+\+D\+E\+B\+U\+G1\+\_\+t\+::\+H\+S\+P\+\_\+\+A\+EB}}\+: 16
\item 
\mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_ga54edab12cefcc20f48d3457f019a10f9}\label{group__REGMAP1__HSP__BYPASS_ga54edab12cefcc20f48d3457f019a10f9}} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_ga1b4e1a44b8cf888a6ea6bdb03958815c}{\_ADI\_FPGA\_BACKDOOR\_REGMAP1\_FPGA\_DEBUG1\_t::HSP\_AEB}}: 16\\
\} \\

\end{tabbing}\item 
uint16\+\_\+t {\bfseries \+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+F\+P\+G\+A\+\_\+\+D\+E\+B\+U\+G1\+\_\+t\+::\+V\+A\+L\+U\+E16}
\item 
\mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_gaacad6c91b6dde58ca6c187b29f8ee2d5}\label{group__REGMAP1__HSP__BYPASS_gaacad6c91b6dde58ca6c187b29f8ee2d5}} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_ga54edab12cefcc20f48d3457f019a10f9}\label{group__REGMAP1__HSP__BYPASS_ga54edab12cefcc20f48d3457f019a10f9}} 
\>struct \{\\
\>\>unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_ga1b4e1a44b8cf888a6ea6bdb03958815c}{\_ADI\_FPGA\_BACKDOOR\_REGMAP1\_FPGA\_DEBUG1\_t::HSP\_AEB}}: 16\\
\>\} \\
\>uint16\_t {\bfseries VALUE16}\\
\}; \\

\end{tabbing}\item 
unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_ga6e34fae475a0752660021082c3a738b4}{\+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+F\+P\+G\+A\+\_\+\+S\+C\+R\+A\+T\+C\+H0\+\_\+t\+::\+S\+C\+R\+A\+T\+C\+H0}}\+: 16
\item 
\mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_ga403c748d90015251c38a5136f6f552db}\label{group__REGMAP1__HSP__BYPASS_ga403c748d90015251c38a5136f6f552db}} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_ga6e34fae475a0752660021082c3a738b4}{\_ADI\_FPGA\_BACKDOOR\_REGMAP1\_FPGA\_SCRATCH0\_t::SCRATCH0}}: 16\\
\} \\

\end{tabbing}\item 
uint16\+\_\+t {\bfseries \+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+F\+P\+G\+A\+\_\+\+S\+C\+R\+A\+T\+C\+H0\+\_\+t\+::\+V\+A\+L\+U\+E16}
\item 
\mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_ga4135d963ce69339cd88b7f987a4716f4}\label{group__REGMAP1__HSP__BYPASS_ga4135d963ce69339cd88b7f987a4716f4}} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_ga403c748d90015251c38a5136f6f552db}\label{group__REGMAP1__HSP__BYPASS_ga403c748d90015251c38a5136f6f552db}} 
\>struct \{\\
\>\>unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_ga6e34fae475a0752660021082c3a738b4}{\_ADI\_FPGA\_BACKDOOR\_REGMAP1\_FPGA\_SCRATCH0\_t::SCRATCH0}}: 16\\
\>\} \\
\>uint16\_t {\bfseries VALUE16}\\
\}; \\

\end{tabbing}\item 
unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_ga600e833f2ae76207ef0d64ece3c086ce}{\+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+F\+P\+G\+A\+\_\+\+S\+C\+R\+A\+T\+C\+H1\+\_\+t\+::\+S\+C\+R\+A\+T\+C\+H1}}\+: 16
\item 
\mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_ga21233715bfe72da84f86a2958577f1c5}\label{group__REGMAP1__HSP__BYPASS_ga21233715bfe72da84f86a2958577f1c5}} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_ga600e833f2ae76207ef0d64ece3c086ce}{\_ADI\_FPGA\_BACKDOOR\_REGMAP1\_FPGA\_SCRATCH1\_t::SCRATCH1}}: 16\\
\} \\

\end{tabbing}\item 
uint16\+\_\+t {\bfseries \+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+F\+P\+G\+A\+\_\+\+S\+C\+R\+A\+T\+C\+H1\+\_\+t\+::\+V\+A\+L\+U\+E16}
\item 
\mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_gaf03bd99bda68dfe83b92a15e77599819}\label{group__REGMAP1__HSP__BYPASS_gaf03bd99bda68dfe83b92a15e77599819}} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_ga21233715bfe72da84f86a2958577f1c5}\label{group__REGMAP1__HSP__BYPASS_ga21233715bfe72da84f86a2958577f1c5}} 
\>struct \{\\
\>\>unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_ga600e833f2ae76207ef0d64ece3c086ce}{\_ADI\_FPGA\_BACKDOOR\_REGMAP1\_FPGA\_SCRATCH1\_t::SCRATCH1}}: 16\\
\>\} \\
\>uint16\_t {\bfseries VALUE16}\\
\}; \\

\end{tabbing}\item 
unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_ga2bf57d2bd12629dcaf02d684d3841122}{\+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+F\+P\+G\+A\+\_\+\+S\+C\+R\+A\+T\+C\+H2\+\_\+t\+::\+S\+C\+R\+A\+T\+C\+H2}}\+: 16
\item 
\mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_gad49d2c1419cb106967e10c7cbeec9906}\label{group__REGMAP1__HSP__BYPASS_gad49d2c1419cb106967e10c7cbeec9906}} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_ga2bf57d2bd12629dcaf02d684d3841122}{\_ADI\_FPGA\_BACKDOOR\_REGMAP1\_FPGA\_SCRATCH2\_t::SCRATCH2}}: 16\\
\} \\

\end{tabbing}\item 
uint16\+\_\+t {\bfseries \+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+F\+P\+G\+A\+\_\+\+S\+C\+R\+A\+T\+C\+H2\+\_\+t\+::\+V\+A\+L\+U\+E16}
\item 
\mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_ga5ea1ca98fad9f65412a83f090a277955}\label{group__REGMAP1__HSP__BYPASS_ga5ea1ca98fad9f65412a83f090a277955}} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_gad49d2c1419cb106967e10c7cbeec9906}\label{group__REGMAP1__HSP__BYPASS_gad49d2c1419cb106967e10c7cbeec9906}} 
\>struct \{\\
\>\>unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_ga2bf57d2bd12629dcaf02d684d3841122}{\_ADI\_FPGA\_BACKDOOR\_REGMAP1\_FPGA\_SCRATCH2\_t::SCRATCH2}}: 16\\
\>\} \\
\>uint16\_t {\bfseries VALUE16}\\
\}; \\

\end{tabbing}\item 
unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_ga30445fa8cd56d27f598484cc2fee9632}{\+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+F\+P\+G\+A\+\_\+\+S\+C\+R\+A\+T\+C\+H3\+\_\+t\+::\+S\+C\+R\+A\+T\+C\+H3}}\+: 16
\item 
\mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_ga147ccd6abf180da71dd08b65f3b22c56}\label{group__REGMAP1__HSP__BYPASS_ga147ccd6abf180da71dd08b65f3b22c56}} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_ga30445fa8cd56d27f598484cc2fee9632}{\_ADI\_FPGA\_BACKDOOR\_REGMAP1\_FPGA\_SCRATCH3\_t::SCRATCH3}}: 16\\
\} \\

\end{tabbing}\item 
uint16\+\_\+t {\bfseries \+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+F\+P\+G\+A\+\_\+\+S\+C\+R\+A\+T\+C\+H3\+\_\+t\+::\+V\+A\+L\+U\+E16}
\item 
\mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_gae63b91f8997d967f197904ae7d2e279c}\label{group__REGMAP1__HSP__BYPASS_gae63b91f8997d967f197904ae7d2e279c}} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_ga147ccd6abf180da71dd08b65f3b22c56}\label{group__REGMAP1__HSP__BYPASS_ga147ccd6abf180da71dd08b65f3b22c56}} 
\>struct \{\\
\>\>unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_ga30445fa8cd56d27f598484cc2fee9632}{\_ADI\_FPGA\_BACKDOOR\_REGMAP1\_FPGA\_SCRATCH3\_t::SCRATCH3}}: 16\\
\>\} \\
\>uint16\_t {\bfseries VALUE16}\\
\}; \\

\end{tabbing}\item 
unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_gae70a97cfea29608f07538c240cb24a8f}{\+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+H\+S\+P\+\_\+\+B\+Y\+P\+A\+S\+S\+\_\+t\+::\+H\+S\+P\+\_\+\+B\+Y\+P\+A\+S\+S\+\_\+\+EN}}\+: 1
\item 
unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_ga51e9ff8a8f5a10db81224b5101a0c01a}{\+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+H\+S\+P\+\_\+\+B\+Y\+P\+A\+S\+S\+\_\+t\+::\+R\+E\+S\+E\+R\+V\+E\+D1}}\+: 15
\item 
\mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_ga68ea17ffc8b1512b41959de86bc450de}\label{group__REGMAP1__HSP__BYPASS_ga68ea17ffc8b1512b41959de86bc450de}} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_gae70a97cfea29608f07538c240cb24a8f}{\_ADI\_FPGA\_BACKDOOR\_REGMAP1\_HSP\_BYPASS\_t::HSP\_BYPASS\_EN}}: 1\\
\>unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_ga51e9ff8a8f5a10db81224b5101a0c01a}{\_ADI\_FPGA\_BACKDOOR\_REGMAP1\_HSP\_BYPASS\_t::RESERVED1}}: 15\\
\} \\

\end{tabbing}\item 
uint16\+\_\+t {\bfseries \+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+H\+S\+P\+\_\+\+B\+Y\+P\+A\+S\+S\+\_\+t\+::\+V\+A\+L\+U\+E16}
\item 
\mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_ga814d8888b74884fa6591caf2d1797310}\label{group__REGMAP1__HSP__BYPASS_ga814d8888b74884fa6591caf2d1797310}} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_ga68ea17ffc8b1512b41959de86bc450de}\label{group__REGMAP1__HSP__BYPASS_ga68ea17ffc8b1512b41959de86bc450de}} 
\>struct \{\\
\>\>unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_gae70a97cfea29608f07538c240cb24a8f}{\_ADI\_FPGA\_BACKDOOR\_REGMAP1\_HSP\_BYPASS\_t::HSP\_BYPASS\_EN}}: 1\\
\>\>unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_ga51e9ff8a8f5a10db81224b5101a0c01a}{\_ADI\_FPGA\_BACKDOOR\_REGMAP1\_HSP\_BYPASS\_t::RESERVED1}}: 15\\
\>\} \\
\>uint16\_t {\bfseries VALUE16}\\
\}; \\

\end{tabbing}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
F\+P\+GA H\+SP Bypass Enable (R\+E\+G\+M\+A\+P1\+\_\+\+H\+S\+P\+\_\+\+B\+Y\+P\+A\+SS) Register. 



\doxysubsection{Variable Documentation}
\mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_gafcdb110c4e3f6517bcb446fb014876ee}\label{group__REGMAP1__HSP__BYPASS_gafcdb110c4e3f6517bcb446fb014876ee}} 
\index{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}!FMCEFUSE\_BDEN@{FMCEFUSE\_BDEN}}
\index{FMCEFUSE\_BDEN@{FMCEFUSE\_BDEN}!FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}}
\doxysubsubsection{\texorpdfstring{FMCEFUSE\_BDEN}{FMCEFUSE\_BDEN}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily unsigned int \+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+t\+::\+F\+M\+C\+E\+F\+U\+S\+E\+\_\+\+B\+D\+EN}

Enables Backdoor Load of Secure Fuse \mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_ga879f7371b0ad27018febc3aa04186f2a}\label{group__REGMAP1__HSP__BYPASS_ga879f7371b0ad27018febc3aa04186f2a}} 
\index{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}!FMCEFUSE\_BDEN@{FMCEFUSE\_BDEN}}
\index{FMCEFUSE\_BDEN@{FMCEFUSE\_BDEN}!FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}}
\doxysubsubsection{\texorpdfstring{FMCEFUSE\_BDEN}{FMCEFUSE\_BDEN}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily unsigned \{ ... \} \+::F\+M\+C\+E\+F\+U\+S\+E\+\_\+\+B\+D\+EN}

Enables Backdoor Load of Secure Fuse \mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_ga1b4e1a44b8cf888a6ea6bdb03958815c}\label{group__REGMAP1__HSP__BYPASS_ga1b4e1a44b8cf888a6ea6bdb03958815c}} 
\index{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}!HSP\_AEB@{HSP\_AEB}}
\index{HSP\_AEB@{HSP\_AEB}!FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}}
\doxysubsubsection{\texorpdfstring{HSP\_AEB}{HSP\_AEB}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily unsigned int \+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+F\+P\+G\+A\+\_\+\+D\+E\+B\+U\+G1\+\_\+t\+::\+H\+S\+P\+\_\+\+A\+EB}

H\+SP Access Enable Bits \mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_ga464d672bbf60cbddd247fe6ad53e57c6}\label{group__REGMAP1__HSP__BYPASS_ga464d672bbf60cbddd247fe6ad53e57c6}} 
\index{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}!HSP\_AEB@{HSP\_AEB}}
\index{HSP\_AEB@{HSP\_AEB}!FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}}
\doxysubsubsection{\texorpdfstring{HSP\_AEB}{HSP\_AEB}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily unsigned \{ ... \} \+::H\+S\+P\+\_\+\+A\+EB}

H\+SP Access Enable Bits \mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_gae70a97cfea29608f07538c240cb24a8f}\label{group__REGMAP1__HSP__BYPASS_gae70a97cfea29608f07538c240cb24a8f}} 
\index{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}!HSP\_BYPASS\_EN@{HSP\_BYPASS\_EN}}
\index{HSP\_BYPASS\_EN@{HSP\_BYPASS\_EN}!FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}}
\doxysubsubsection{\texorpdfstring{HSP\_BYPASS\_EN}{HSP\_BYPASS\_EN}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily unsigned int \+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+H\+S\+P\+\_\+\+B\+Y\+P\+A\+S\+S\+\_\+t\+::\+H\+S\+P\+\_\+\+B\+Y\+P\+A\+S\+S\+\_\+\+EN}

F\+P\+GA H\+SP Bypass Enable \mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_ga9432545cc5727a22675a8d31c16ec108}\label{group__REGMAP1__HSP__BYPASS_ga9432545cc5727a22675a8d31c16ec108}} 
\index{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}!HSP\_BYPASS\_EN@{HSP\_BYPASS\_EN}}
\index{HSP\_BYPASS\_EN@{HSP\_BYPASS\_EN}!FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}}
\doxysubsubsection{\texorpdfstring{HSP\_BYPASS\_EN}{HSP\_BYPASS\_EN}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily unsigned \{ ... \} \+::H\+S\+P\+\_\+\+B\+Y\+P\+A\+S\+S\+\_\+\+EN}

F\+P\+GA H\+SP Bypass Enable \mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_ga8396371f58d12519b131a41cafb16984}\label{group__REGMAP1__HSP__BYPASS_ga8396371f58d12519b131a41cafb16984}} 
\index{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}!HSP\_SOFTRESETB\_STICKY@{HSP\_SOFTRESETB\_STICKY}}
\index{HSP\_SOFTRESETB\_STICKY@{HSP\_SOFTRESETB\_STICKY}!FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}}
\doxysubsubsection{\texorpdfstring{HSP\_SOFTRESETB\_STICKY}{HSP\_SOFTRESETB\_STICKY}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily unsigned int \+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+S\+E\+T\+\_\+t\+::\+H\+S\+P\+\_\+\+S\+O\+F\+T\+R\+E\+S\+E\+T\+B\+\_\+\+S\+T\+I\+C\+KY}

H\+SP Soft Reset Active Low (F\+P\+GA) \mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_ga2de263f73529cccc28094b9f13ce7c7e}\label{group__REGMAP1__HSP__BYPASS_ga2de263f73529cccc28094b9f13ce7c7e}} 
\index{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}!HSP\_SOFTRESETB\_STICKY@{HSP\_SOFTRESETB\_STICKY}}
\index{HSP\_SOFTRESETB\_STICKY@{HSP\_SOFTRESETB\_STICKY}!FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}}
\doxysubsubsection{\texorpdfstring{HSP\_SOFTRESETB\_STICKY}{HSP\_SOFTRESETB\_STICKY}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily unsigned \{ ... \} \+::H\+S\+P\+\_\+\+S\+O\+F\+T\+R\+E\+S\+E\+T\+B\+\_\+\+S\+T\+I\+C\+KY}

H\+SP Soft Reset Active Low (F\+P\+GA) \mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_ga384877c1d05bff44d5f31ad8ce9437db}\label{group__REGMAP1__HSP__BYPASS_ga384877c1d05bff44d5f31ad8ce9437db}} 
\index{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}!HSPRAM\_BDEN@{HSPRAM\_BDEN}}
\index{HSPRAM\_BDEN@{HSPRAM\_BDEN}!FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}}
\doxysubsubsection{\texorpdfstring{HSPRAM\_BDEN}{HSPRAM\_BDEN}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily unsigned int \+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+t\+::\+H\+S\+P\+R\+A\+M\+\_\+\+B\+D\+EN}

Enables Backdoor Load of H\+SP R\+AM \mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_ga73ffc5e2653ba84f6347f333157c9f80}\label{group__REGMAP1__HSP__BYPASS_ga73ffc5e2653ba84f6347f333157c9f80}} 
\index{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}!HSPRAM\_BDEN@{HSPRAM\_BDEN}}
\index{HSPRAM\_BDEN@{HSPRAM\_BDEN}!FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}}
\doxysubsubsection{\texorpdfstring{HSPRAM\_BDEN}{HSPRAM\_BDEN}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily unsigned \{ ... \} \+::H\+S\+P\+R\+A\+M\+\_\+\+B\+D\+EN}

Enables Backdoor Load of H\+SP R\+AM \mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_gaa7fcff1b84d73e87c12233424c101bea}\label{group__REGMAP1__HSP__BYPASS_gaa7fcff1b84d73e87c12233424c101bea}} 
\index{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}!HSPROM\_BDEN@{HSPROM\_BDEN}}
\index{HSPROM\_BDEN@{HSPROM\_BDEN}!FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}}
\doxysubsubsection{\texorpdfstring{HSPROM\_BDEN}{HSPROM\_BDEN}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily unsigned int \+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+t\+::\+H\+S\+P\+R\+O\+M\+\_\+\+B\+D\+EN}

Enables Backdoor Load of H\+SP R\+OM \mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_ga84318e15881621cd57aee9aef7c3374b}\label{group__REGMAP1__HSP__BYPASS_ga84318e15881621cd57aee9aef7c3374b}} 
\index{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}!HSPROM\_BDEN@{HSPROM\_BDEN}}
\index{HSPROM\_BDEN@{HSPROM\_BDEN}!FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}}
\doxysubsubsection{\texorpdfstring{HSPROM\_BDEN}{HSPROM\_BDEN}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily unsigned \{ ... \} \+::H\+S\+P\+R\+O\+M\+\_\+\+B\+D\+EN}

Enables Backdoor Load of H\+SP R\+OM \mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_gafc8fea1a1786f5d8b804267a7f017020}\label{group__REGMAP1__HSP__BYPASS_gafc8fea1a1786f5d8b804267a7f017020}} 
\index{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily unsigned \{ ... \} \+::R\+E\+S\+E\+R\+V\+E\+D1}

Reserved \mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_gab1f68faf564701023b4df6e3cfb4428f}\label{group__REGMAP1__HSP__BYPASS_gab1f68faf564701023b4df6e3cfb4428f}} 
\index{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily unsigned int \+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+S\+E\+T\+\_\+t\+::\+R\+E\+S\+E\+R\+V\+E\+D1}

Reserved \mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_ga51e9ff8a8f5a10db81224b5101a0c01a}\label{group__REGMAP1__HSP__BYPASS_ga51e9ff8a8f5a10db81224b5101a0c01a}} 
\index{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily unsigned int \+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+H\+S\+P\+\_\+\+B\+Y\+P\+A\+S\+S\+\_\+t\+::\+R\+E\+S\+E\+R\+V\+E\+D1}

Reserved \mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_gaa9b2b67a50ecfb7e29e14570884464c1}\label{group__REGMAP1__HSP__BYPASS_gaa9b2b67a50ecfb7e29e14570884464c1}} 
\index{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily unsigned \{ ... \} \+::R\+E\+S\+E\+R\+V\+E\+D1}

Reserved \mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_gaa180a29151e3125d17eeb450d45b3a08}\label{group__REGMAP1__HSP__BYPASS_gaa180a29151e3125d17eeb450d45b3a08}} 
\index{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily unsigned \{ ... \} \+::R\+E\+S\+E\+R\+V\+E\+D3}

Reserved \mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_ga88a5880a38233f96307d1490d1435164}\label{group__REGMAP1__HSP__BYPASS_ga88a5880a38233f96307d1490d1435164}} 
\index{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily unsigned int \+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+t\+::\+R\+E\+S\+E\+R\+V\+E\+D3}

Reserved \mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_ga6e34fae475a0752660021082c3a738b4}\label{group__REGMAP1__HSP__BYPASS_ga6e34fae475a0752660021082c3a738b4}} 
\index{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}!SCRATCH0@{SCRATCH0}}
\index{SCRATCH0@{SCRATCH0}!FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}}
\doxysubsubsection{\texorpdfstring{SCRATCH0}{SCRATCH0}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily unsigned int \+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+F\+P\+G\+A\+\_\+\+S\+C\+R\+A\+T\+C\+H0\+\_\+t\+::\+S\+C\+R\+A\+T\+C\+H0}

F\+P\+GA Scratch Register 0 \mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_gad980efaa2f55cf60b480f8b5916d6c44}\label{group__REGMAP1__HSP__BYPASS_gad980efaa2f55cf60b480f8b5916d6c44}} 
\index{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}!SCRATCH0@{SCRATCH0}}
\index{SCRATCH0@{SCRATCH0}!FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}}
\doxysubsubsection{\texorpdfstring{SCRATCH0}{SCRATCH0}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily unsigned \{ ... \} \+::S\+C\+R\+A\+T\+C\+H0}

F\+P\+GA Scratch Register 0 \mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_gad2ecca772912cbc2cab28a35c12b93fc}\label{group__REGMAP1__HSP__BYPASS_gad2ecca772912cbc2cab28a35c12b93fc}} 
\index{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}!SCRATCH1@{SCRATCH1}}
\index{SCRATCH1@{SCRATCH1}!FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}}
\doxysubsubsection{\texorpdfstring{SCRATCH1}{SCRATCH1}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily unsigned \{ ... \} \+::S\+C\+R\+A\+T\+C\+H1}

F\+P\+GA Scratch Register 1 \mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_ga600e833f2ae76207ef0d64ece3c086ce}\label{group__REGMAP1__HSP__BYPASS_ga600e833f2ae76207ef0d64ece3c086ce}} 
\index{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}!SCRATCH1@{SCRATCH1}}
\index{SCRATCH1@{SCRATCH1}!FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}}
\doxysubsubsection{\texorpdfstring{SCRATCH1}{SCRATCH1}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily unsigned int \+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+F\+P\+G\+A\+\_\+\+S\+C\+R\+A\+T\+C\+H1\+\_\+t\+::\+S\+C\+R\+A\+T\+C\+H1}

F\+P\+GA Scratch Register 1 \mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_ga2bf57d2bd12629dcaf02d684d3841122}\label{group__REGMAP1__HSP__BYPASS_ga2bf57d2bd12629dcaf02d684d3841122}} 
\index{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}!SCRATCH2@{SCRATCH2}}
\index{SCRATCH2@{SCRATCH2}!FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}}
\doxysubsubsection{\texorpdfstring{SCRATCH2}{SCRATCH2}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily unsigned int \+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+F\+P\+G\+A\+\_\+\+S\+C\+R\+A\+T\+C\+H2\+\_\+t\+::\+S\+C\+R\+A\+T\+C\+H2}

F\+P\+GA Scratch Register 2 \mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_ga18fb059aac46887344d8070b0822c17a}\label{group__REGMAP1__HSP__BYPASS_ga18fb059aac46887344d8070b0822c17a}} 
\index{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}!SCRATCH2@{SCRATCH2}}
\index{SCRATCH2@{SCRATCH2}!FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}}
\doxysubsubsection{\texorpdfstring{SCRATCH2}{SCRATCH2}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily unsigned \{ ... \} \+::S\+C\+R\+A\+T\+C\+H2}

F\+P\+GA Scratch Register 2 \mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_ga6522e74f4580c121d4c1d37732b890a2}\label{group__REGMAP1__HSP__BYPASS_ga6522e74f4580c121d4c1d37732b890a2}} 
\index{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}!SCRATCH3@{SCRATCH3}}
\index{SCRATCH3@{SCRATCH3}!FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}}
\doxysubsubsection{\texorpdfstring{SCRATCH3}{SCRATCH3}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily unsigned \{ ... \} \+::S\+C\+R\+A\+T\+C\+H3}

F\+P\+GA Scratch Register 3 \mbox{\Hypertarget{group__REGMAP1__HSP__BYPASS_ga30445fa8cd56d27f598484cc2fee9632}\label{group__REGMAP1__HSP__BYPASS_ga30445fa8cd56d27f598484cc2fee9632}} 
\index{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}!SCRATCH3@{SCRATCH3}}
\index{SCRATCH3@{SCRATCH3}!FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register@{FPGA HSP Bypass Enable (REGMAP1\_HSP\_BYPASS) Register}}
\doxysubsubsection{\texorpdfstring{SCRATCH3}{SCRATCH3}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily unsigned int \+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+F\+P\+G\+A\+\_\+\+S\+C\+R\+A\+T\+C\+H3\+\_\+t\+::\+S\+C\+R\+A\+T\+C\+H3}

F\+P\+GA Scratch Register 3 