INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/nvme0n1p2/Vivado/Vivado_projects/clock_50MHz/clock_50MHz.srcs/sources_1/new/clock_50MHz.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_50MHz'
