
meteo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004924  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001180  08004aac  08004aac  00005aac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005c2c  08005c2c  00007014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005c2c  08005c2c  00007014  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005c2c  08005c2c  00007014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005c2c  08005c2c  00006c2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005c30  08005c30  00006c30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08005c34  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00007014  2**0
                  CONTENTS
 10 .bss          00000238  20000014  20000014  00007014  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000024c  2000024c  00007014  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00007014  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000fbae  00000000  00000000  00007044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002a8f  00000000  00000000  00016bf2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000dc0  00000000  00000000  00019688  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a8f  00000000  00000000  0001a448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b5ea  00000000  00000000  0001aed7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014304  00000000  00000000  000364c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009ae35  00000000  00000000  0004a7c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000e55fa  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003698  00000000  00000000  000e5640  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006b  00000000  00000000  000e8cd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000014 	.word	0x20000014
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004a94 	.word	0x08004a94

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000018 	.word	0x20000018
 80001c4:	08004a94 	.word	0x08004a94

080001c8 <ILI9341_DrawChar>:

	ILI9341_DrawRectangle(X0True, Y0True, xLen, yLen, color);
}

void ILI9341_DrawChar(char ch, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t color, uint16_t bgcolor)
{
 80001c8:	b590      	push	{r4, r7, lr}
 80001ca:	b08d      	sub	sp, #52	@ 0x34
 80001cc:	af02      	add	r7, sp, #8
 80001ce:	60b9      	str	r1, [r7, #8]
 80001d0:	4611      	mov	r1, r2
 80001d2:	461a      	mov	r2, r3
 80001d4:	4603      	mov	r3, r0
 80001d6:	73fb      	strb	r3, [r7, #15]
 80001d8:	460b      	mov	r3, r1
 80001da:	81bb      	strh	r3, [r7, #12]
 80001dc:	4613      	mov	r3, r2
 80001de:	80fb      	strh	r3, [r7, #6]
	if ((ch < 31) || (ch > 127)) return;
 80001e0:	7bfb      	ldrb	r3, [r7, #15]
 80001e2:	2b1e      	cmp	r3, #30
 80001e4:	d964      	bls.n	80002b0 <ILI9341_DrawChar+0xe8>
 80001e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80001ea:	2b00      	cmp	r3, #0
 80001ec:	db60      	blt.n	80002b0 <ILI9341_DrawChar+0xe8>

	uint8_t fOffset, fWidth, fHeight, fBPL;
	uint8_t *tempChar;

	fOffset = font[0];
 80001ee:	68bb      	ldr	r3, [r7, #8]
 80001f0:	781b      	ldrb	r3, [r3, #0]
 80001f2:	77fb      	strb	r3, [r7, #31]
	fWidth = font[1];
 80001f4:	68bb      	ldr	r3, [r7, #8]
 80001f6:	3301      	adds	r3, #1
 80001f8:	781b      	ldrb	r3, [r3, #0]
 80001fa:	77bb      	strb	r3, [r7, #30]
	fHeight = font[2];
 80001fc:	68bb      	ldr	r3, [r7, #8]
 80001fe:	3302      	adds	r3, #2
 8000200:	781b      	ldrb	r3, [r3, #0]
 8000202:	777b      	strb	r3, [r7, #29]
	fBPL = font[3];
 8000204:	68bb      	ldr	r3, [r7, #8]
 8000206:	3303      	adds	r3, #3
 8000208:	781b      	ldrb	r3, [r3, #0]
 800020a:	773b      	strb	r3, [r7, #28]

	tempChar = (uint8_t*)&font[((ch - 0x20) * fOffset) + 4]; /* Current Character = Meta + (Character Index * Offset) */
 800020c:	7bfb      	ldrb	r3, [r7, #15]
 800020e:	3b20      	subs	r3, #32
 8000210:	7ffa      	ldrb	r2, [r7, #31]
 8000212:	fb02 f303 	mul.w	r3, r2, r3
 8000216:	3304      	adds	r3, #4
 8000218:	68ba      	ldr	r2, [r7, #8]
 800021a:	4413      	add	r3, r2
 800021c:	61bb      	str	r3, [r7, #24]

	/* Clear background first */
	ILI9341_DrawRectangle(X, Y, fWidth, fHeight, bgcolor);
 800021e:	7fbb      	ldrb	r3, [r7, #30]
 8000220:	b29a      	uxth	r2, r3
 8000222:	7f7b      	ldrb	r3, [r7, #29]
 8000224:	b29c      	uxth	r4, r3
 8000226:	88f9      	ldrh	r1, [r7, #6]
 8000228:	89b8      	ldrh	r0, [r7, #12]
 800022a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800022c:	9300      	str	r3, [sp, #0]
 800022e:	4623      	mov	r3, r4
 8000230:	f000 fd1c 	bl	8000c6c <ILI9341_DrawRectangle>

	for (int j=0; j < fHeight; j++)
 8000234:	2300      	movs	r3, #0
 8000236:	627b      	str	r3, [r7, #36]	@ 0x24
 8000238:	e035      	b.n	80002a6 <ILI9341_DrawChar+0xde>
	{
		for (int i=0; i < fWidth; i++)
 800023a:	2300      	movs	r3, #0
 800023c:	623b      	str	r3, [r7, #32]
 800023e:	e02b      	b.n	8000298 <ILI9341_DrawChar+0xd0>
		{
			uint8_t z =  tempChar[fBPL * i + ((j & 0xF8) >> 3) + 1]; /* (j & 0xF8) >> 3, increase one by 8-bits */
 8000240:	7f3b      	ldrb	r3, [r7, #28]
 8000242:	6a3a      	ldr	r2, [r7, #32]
 8000244:	fb03 f202 	mul.w	r2, r3, r2
 8000248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800024a:	10db      	asrs	r3, r3, #3
 800024c:	f003 031f 	and.w	r3, r3, #31
 8000250:	4413      	add	r3, r2
 8000252:	3301      	adds	r3, #1
 8000254:	69ba      	ldr	r2, [r7, #24]
 8000256:	4413      	add	r3, r2
 8000258:	781b      	ldrb	r3, [r3, #0]
 800025a:	75fb      	strb	r3, [r7, #23]
			uint8_t b = 1 << (j & 0x07);
 800025c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800025e:	f003 0307 	and.w	r3, r3, #7
 8000262:	2201      	movs	r2, #1
 8000264:	fa02 f303 	lsl.w	r3, r2, r3
 8000268:	75bb      	strb	r3, [r7, #22]
			if (( z & b ) != 0x00)
 800026a:	7dfa      	ldrb	r2, [r7, #23]
 800026c:	7dbb      	ldrb	r3, [r7, #22]
 800026e:	4013      	ands	r3, r2
 8000270:	b2db      	uxtb	r3, r3
 8000272:	2b00      	cmp	r3, #0
 8000274:	d00d      	beq.n	8000292 <ILI9341_DrawChar+0xca>
			{
				ILI9341_DrawPixel(X+i, Y+j, color);
 8000276:	6a3b      	ldr	r3, [r7, #32]
 8000278:	b29a      	uxth	r2, r3
 800027a:	89bb      	ldrh	r3, [r7, #12]
 800027c:	4413      	add	r3, r2
 800027e:	b298      	uxth	r0, r3
 8000280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000282:	b29a      	uxth	r2, r3
 8000284:	88fb      	ldrh	r3, [r7, #6]
 8000286:	4413      	add	r3, r2
 8000288:	b29b      	uxth	r3, r3
 800028a:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 800028c:	4619      	mov	r1, r3
 800028e:	f000 fc87 	bl	8000ba0 <ILI9341_DrawPixel>
		for (int i=0; i < fWidth; i++)
 8000292:	6a3b      	ldr	r3, [r7, #32]
 8000294:	3301      	adds	r3, #1
 8000296:	623b      	str	r3, [r7, #32]
 8000298:	7fbb      	ldrb	r3, [r7, #30]
 800029a:	6a3a      	ldr	r2, [r7, #32]
 800029c:	429a      	cmp	r2, r3
 800029e:	dbcf      	blt.n	8000240 <ILI9341_DrawChar+0x78>
	for (int j=0; j < fHeight; j++)
 80002a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80002a2:	3301      	adds	r3, #1
 80002a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80002a6:	7f7b      	ldrb	r3, [r7, #29]
 80002a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80002aa:	429a      	cmp	r2, r3
 80002ac:	dbc5      	blt.n	800023a <ILI9341_DrawChar+0x72>
 80002ae:	e000      	b.n	80002b2 <ILI9341_DrawChar+0xea>
	if ((ch < 31) || (ch > 127)) return;
 80002b0:	bf00      	nop
			}
		}
	}
}
 80002b2:	372c      	adds	r7, #44	@ 0x2c
 80002b4:	46bd      	mov	sp, r7
 80002b6:	bd90      	pop	{r4, r7, pc}

080002b8 <ILI9341_DrawText>:

void ILI9341_DrawText(char* str, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t color, uint16_t bgcolor)
{
 80002b8:	b580      	push	{r7, lr}
 80002ba:	b08a      	sub	sp, #40	@ 0x28
 80002bc:	af02      	add	r7, sp, #8
 80002be:	60f8      	str	r0, [r7, #12]
 80002c0:	60b9      	str	r1, [r7, #8]
 80002c2:	4611      	mov	r1, r2
 80002c4:	461a      	mov	r2, r3
 80002c6:	460b      	mov	r3, r1
 80002c8:	80fb      	strh	r3, [r7, #6]
 80002ca:	4613      	mov	r3, r2
 80002cc:	80bb      	strh	r3, [r7, #4]
	uint8_t charWidth;			/* Width of character */
	uint8_t fOffset = font[0];	/* Offset of character */
 80002ce:	68bb      	ldr	r3, [r7, #8]
 80002d0:	781b      	ldrb	r3, [r3, #0]
 80002d2:	77fb      	strb	r3, [r7, #31]
	uint8_t fWidth = font[1];	/* Width of font */
 80002d4:	68bb      	ldr	r3, [r7, #8]
 80002d6:	3301      	adds	r3, #1
 80002d8:	781b      	ldrb	r3, [r3, #0]
 80002da:	77bb      	strb	r3, [r7, #30]

	while (*str)
 80002dc:	e02d      	b.n	800033a <ILI9341_DrawText+0x82>
	{
		ILI9341_DrawChar(*str, font, X, Y, color, bgcolor);
 80002de:	68fb      	ldr	r3, [r7, #12]
 80002e0:	7818      	ldrb	r0, [r3, #0]
 80002e2:	88b9      	ldrh	r1, [r7, #4]
 80002e4:	88fa      	ldrh	r2, [r7, #6]
 80002e6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80002e8:	9301      	str	r3, [sp, #4]
 80002ea:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80002ec:	9300      	str	r3, [sp, #0]
 80002ee:	460b      	mov	r3, r1
 80002f0:	68b9      	ldr	r1, [r7, #8]
 80002f2:	f7ff ff69 	bl	80001c8 <ILI9341_DrawChar>

		/* Check character width and calculate proper position */
		uint8_t *tempChar = (uint8_t*)&font[((*str - 0x20) * fOffset) + 4];
 80002f6:	68fb      	ldr	r3, [r7, #12]
 80002f8:	781b      	ldrb	r3, [r3, #0]
 80002fa:	3b20      	subs	r3, #32
 80002fc:	7ffa      	ldrb	r2, [r7, #31]
 80002fe:	fb02 f303 	mul.w	r3, r2, r3
 8000302:	3304      	adds	r3, #4
 8000304:	68ba      	ldr	r2, [r7, #8]
 8000306:	4413      	add	r3, r2
 8000308:	61bb      	str	r3, [r7, #24]
		charWidth = tempChar[0];
 800030a:	69bb      	ldr	r3, [r7, #24]
 800030c:	781b      	ldrb	r3, [r3, #0]
 800030e:	75fb      	strb	r3, [r7, #23]

		if(charWidth + 2 < fWidth)
 8000310:	7dfb      	ldrb	r3, [r7, #23]
 8000312:	1c9a      	adds	r2, r3, #2
 8000314:	7fbb      	ldrb	r3, [r7, #30]
 8000316:	429a      	cmp	r2, r3
 8000318:	da07      	bge.n	800032a <ILI9341_DrawText+0x72>
		{
			/* If character width is smaller than font width */
			X += (charWidth + 2);
 800031a:	7dfb      	ldrb	r3, [r7, #23]
 800031c:	b29a      	uxth	r2, r3
 800031e:	88fb      	ldrh	r3, [r7, #6]
 8000320:	4413      	add	r3, r2
 8000322:	b29b      	uxth	r3, r3
 8000324:	3302      	adds	r3, #2
 8000326:	80fb      	strh	r3, [r7, #6]
 8000328:	e004      	b.n	8000334 <ILI9341_DrawText+0x7c>
		}
		else
		{
			X += fWidth;
 800032a:	7fbb      	ldrb	r3, [r7, #30]
 800032c:	b29a      	uxth	r2, r3
 800032e:	88fb      	ldrh	r3, [r7, #6]
 8000330:	4413      	add	r3, r2
 8000332:	80fb      	strh	r3, [r7, #6]
		}

		str++;
 8000334:	68fb      	ldr	r3, [r7, #12]
 8000336:	3301      	adds	r3, #1
 8000338:	60fb      	str	r3, [r7, #12]
	while (*str)
 800033a:	68fb      	ldr	r3, [r7, #12]
 800033c:	781b      	ldrb	r3, [r3, #0]
 800033e:	2b00      	cmp	r3, #0
 8000340:	d1cd      	bne.n	80002de <ILI9341_DrawText+0x26>
	}
}
 8000342:	bf00      	nop
 8000344:	bf00      	nop
 8000346:	3720      	adds	r7, #32
 8000348:	46bd      	mov	sp, r7
 800034a:	bd80      	pop	{r7, pc}

0800034c <ILI9341_DrawChar_Scaled>:
		DelayUs(1);
	}
}

void ILI9341_DrawChar_Scaled(char ch, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t color, uint16_t bgcolor, uint8_t size)
{
 800034c:	b590      	push	{r4, r7, lr}
 800034e:	b08d      	sub	sp, #52	@ 0x34
 8000350:	af02      	add	r7, sp, #8
 8000352:	60b9      	str	r1, [r7, #8]
 8000354:	4611      	mov	r1, r2
 8000356:	461a      	mov	r2, r3
 8000358:	4603      	mov	r3, r0
 800035a:	73fb      	strb	r3, [r7, #15]
 800035c:	460b      	mov	r3, r1
 800035e:	81bb      	strh	r3, [r7, #12]
 8000360:	4613      	mov	r3, r2
 8000362:	80fb      	strh	r3, [r7, #6]
    if ((ch < 31) || (ch > 127)) return;
 8000364:	7bfb      	ldrb	r3, [r7, #15]
 8000366:	2b1e      	cmp	r3, #30
 8000368:	f240 809d 	bls.w	80004a6 <ILI9341_DrawChar_Scaled+0x15a>
 800036c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000370:	2b00      	cmp	r3, #0
 8000372:	f2c0 8098 	blt.w	80004a6 <ILI9341_DrawChar_Scaled+0x15a>

    uint8_t fOffset = font[0];
 8000376:	68bb      	ldr	r3, [r7, #8]
 8000378:	781b      	ldrb	r3, [r3, #0]
 800037a:	77fb      	strb	r3, [r7, #31]
    uint8_t fWidth = font[1];
 800037c:	68bb      	ldr	r3, [r7, #8]
 800037e:	3301      	adds	r3, #1
 8000380:	781b      	ldrb	r3, [r3, #0]
 8000382:	77bb      	strb	r3, [r7, #30]
    uint8_t fHeight = font[2];
 8000384:	68bb      	ldr	r3, [r7, #8]
 8000386:	3302      	adds	r3, #2
 8000388:	781b      	ldrb	r3, [r3, #0]
 800038a:	777b      	strb	r3, [r7, #29]
    uint8_t fBPL = font[3];
 800038c:	68bb      	ldr	r3, [r7, #8]
 800038e:	3303      	adds	r3, #3
 8000390:	781b      	ldrb	r3, [r3, #0]
 8000392:	773b      	strb	r3, [r7, #28]

    uint8_t *tempChar = (uint8_t*)&font[((ch - 0x20) * fOffset) + 4];
 8000394:	7bfb      	ldrb	r3, [r7, #15]
 8000396:	3b20      	subs	r3, #32
 8000398:	7ffa      	ldrb	r2, [r7, #31]
 800039a:	fb02 f303 	mul.w	r3, r2, r3
 800039e:	3304      	adds	r3, #4
 80003a0:	68ba      	ldr	r2, [r7, #8]
 80003a2:	4413      	add	r3, r2
 80003a4:	61bb      	str	r3, [r7, #24]

//    ILI9341_DrawRectangle(X, Y, fWidth * size, fHeight * size, bgcolor);

    uint8_t realWidth = tempChar[0];
 80003a6:	69bb      	ldr	r3, [r7, #24]
 80003a8:	781b      	ldrb	r3, [r3, #0]
 80003aa:	75fb      	strb	r3, [r7, #23]
    ILI9341_DrawRectangle(X, Y, (realWidth + 1) * size, fHeight * size, bgcolor);
 80003ac:	7dfb      	ldrb	r3, [r7, #23]
 80003ae:	3301      	adds	r3, #1
 80003b0:	b29a      	uxth	r2, r3
 80003b2:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80003b6:	b29b      	uxth	r3, r3
 80003b8:	fb12 f303 	smulbb	r3, r2, r3
 80003bc:	b29c      	uxth	r4, r3
 80003be:	7f7b      	ldrb	r3, [r7, #29]
 80003c0:	b29a      	uxth	r2, r3
 80003c2:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80003c6:	b29b      	uxth	r3, r3
 80003c8:	fb12 f303 	smulbb	r3, r2, r3
 80003cc:	b29a      	uxth	r2, r3
 80003ce:	88f9      	ldrh	r1, [r7, #6]
 80003d0:	89b8      	ldrh	r0, [r7, #12]
 80003d2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80003d4:	9300      	str	r3, [sp, #0]
 80003d6:	4613      	mov	r3, r2
 80003d8:	4622      	mov	r2, r4
 80003da:	f000 fc47 	bl	8000c6c <ILI9341_DrawRectangle>

    for (int j=0; j < fHeight; j++)
 80003de:	2300      	movs	r3, #0
 80003e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80003e2:	e05b      	b.n	800049c <ILI9341_DrawChar_Scaled+0x150>
    {
        for (int i=0; i < fWidth; i++)
 80003e4:	2300      	movs	r3, #0
 80003e6:	623b      	str	r3, [r7, #32]
 80003e8:	e051      	b.n	800048e <ILI9341_DrawChar_Scaled+0x142>
        {
            uint8_t z = tempChar[fBPL * i + ((j & 0xF8) >> 3) + 1];
 80003ea:	7f3b      	ldrb	r3, [r7, #28]
 80003ec:	6a3a      	ldr	r2, [r7, #32]
 80003ee:	fb03 f202 	mul.w	r2, r3, r2
 80003f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80003f4:	10db      	asrs	r3, r3, #3
 80003f6:	f003 031f 	and.w	r3, r3, #31
 80003fa:	4413      	add	r3, r2
 80003fc:	3301      	adds	r3, #1
 80003fe:	69ba      	ldr	r2, [r7, #24]
 8000400:	4413      	add	r3, r2
 8000402:	781b      	ldrb	r3, [r3, #0]
 8000404:	75bb      	strb	r3, [r7, #22]
            uint8_t b = 1 << (j & 0x07);
 8000406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000408:	f003 0307 	and.w	r3, r3, #7
 800040c:	2201      	movs	r2, #1
 800040e:	fa02 f303 	lsl.w	r3, r2, r3
 8000412:	757b      	strb	r3, [r7, #21]

            if ((z & b) != 0x00)
 8000414:	7dba      	ldrb	r2, [r7, #22]
 8000416:	7d7b      	ldrb	r3, [r7, #21]
 8000418:	4013      	ands	r3, r2
 800041a:	b2db      	uxtb	r3, r3
 800041c:	2b00      	cmp	r3, #0
 800041e:	d033      	beq.n	8000488 <ILI9341_DrawChar_Scaled+0x13c>
            {
                if(size <= 1)
 8000420:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000424:	2b01      	cmp	r3, #1
 8000426:	d80e      	bhi.n	8000446 <ILI9341_DrawChar_Scaled+0xfa>
                    ILI9341_DrawPixel(X + i, Y + j, color);
 8000428:	6a3b      	ldr	r3, [r7, #32]
 800042a:	b29a      	uxth	r2, r3
 800042c:	89bb      	ldrh	r3, [r7, #12]
 800042e:	4413      	add	r3, r2
 8000430:	b298      	uxth	r0, r3
 8000432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000434:	b29a      	uxth	r2, r3
 8000436:	88fb      	ldrh	r3, [r7, #6]
 8000438:	4413      	add	r3, r2
 800043a:	b29b      	uxth	r3, r3
 800043c:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 800043e:	4619      	mov	r1, r3
 8000440:	f000 fbae 	bl	8000ba0 <ILI9341_DrawPixel>
 8000444:	e020      	b.n	8000488 <ILI9341_DrawChar_Scaled+0x13c>
                else
                    ILI9341_DrawRectangle(X + (i * size), Y + (j * size), size, size, color);
 8000446:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800044a:	b29a      	uxth	r2, r3
 800044c:	6a3b      	ldr	r3, [r7, #32]
 800044e:	b29b      	uxth	r3, r3
 8000450:	fb12 f303 	smulbb	r3, r2, r3
 8000454:	b29a      	uxth	r2, r3
 8000456:	89bb      	ldrh	r3, [r7, #12]
 8000458:	4413      	add	r3, r2
 800045a:	b298      	uxth	r0, r3
 800045c:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000460:	b29a      	uxth	r2, r3
 8000462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000464:	b29b      	uxth	r3, r3
 8000466:	fb12 f303 	smulbb	r3, r2, r3
 800046a:	b29a      	uxth	r2, r3
 800046c:	88fb      	ldrh	r3, [r7, #6]
 800046e:	4413      	add	r3, r2
 8000470:	b299      	uxth	r1, r3
 8000472:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000476:	b29a      	uxth	r2, r3
 8000478:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800047c:	b29c      	uxth	r4, r3
 800047e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8000480:	9300      	str	r3, [sp, #0]
 8000482:	4623      	mov	r3, r4
 8000484:	f000 fbf2 	bl	8000c6c <ILI9341_DrawRectangle>
        for (int i=0; i < fWidth; i++)
 8000488:	6a3b      	ldr	r3, [r7, #32]
 800048a:	3301      	adds	r3, #1
 800048c:	623b      	str	r3, [r7, #32]
 800048e:	7fbb      	ldrb	r3, [r7, #30]
 8000490:	6a3a      	ldr	r2, [r7, #32]
 8000492:	429a      	cmp	r2, r3
 8000494:	dba9      	blt.n	80003ea <ILI9341_DrawChar_Scaled+0x9e>
    for (int j=0; j < fHeight; j++)
 8000496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000498:	3301      	adds	r3, #1
 800049a:	627b      	str	r3, [r7, #36]	@ 0x24
 800049c:	7f7b      	ldrb	r3, [r7, #29]
 800049e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80004a0:	429a      	cmp	r2, r3
 80004a2:	db9f      	blt.n	80003e4 <ILI9341_DrawChar_Scaled+0x98>
 80004a4:	e000      	b.n	80004a8 <ILI9341_DrawChar_Scaled+0x15c>
    if ((ch < 31) || (ch > 127)) return;
 80004a6:	bf00      	nop
            }
        }
    }
}
 80004a8:	372c      	adds	r7, #44	@ 0x2c
 80004aa:	46bd      	mov	sp, r7
 80004ac:	bd90      	pop	{r4, r7, pc}

080004ae <ILI9341_DrawText_Scaled>:

void ILI9341_DrawText_Scaled(char* str, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t color, uint16_t bgcolor, uint16_t size)
{
 80004ae:	b580      	push	{r7, lr}
 80004b0:	b08c      	sub	sp, #48	@ 0x30
 80004b2:	af04      	add	r7, sp, #16
 80004b4:	60f8      	str	r0, [r7, #12]
 80004b6:	60b9      	str	r1, [r7, #8]
 80004b8:	4611      	mov	r1, r2
 80004ba:	461a      	mov	r2, r3
 80004bc:	460b      	mov	r3, r1
 80004be:	80fb      	strh	r3, [r7, #6]
 80004c0:	4613      	mov	r3, r2
 80004c2:	80bb      	strh	r3, [r7, #4]
	uint8_t fOffset = font[0];
 80004c4:	68bb      	ldr	r3, [r7, #8]
 80004c6:	781b      	ldrb	r3, [r3, #0]
 80004c8:	77fb      	strb	r3, [r7, #31]

    while (*str)
 80004ca:	e028      	b.n	800051e <ILI9341_DrawText_Scaled+0x70>
    {
        ILI9341_DrawChar_Scaled(*str, font, X, Y, color, bgcolor, size);
 80004cc:	68fb      	ldr	r3, [r7, #12]
 80004ce:	7818      	ldrb	r0, [r3, #0]
 80004d0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80004d2:	b2db      	uxtb	r3, r3
 80004d4:	88b9      	ldrh	r1, [r7, #4]
 80004d6:	88fa      	ldrh	r2, [r7, #6]
 80004d8:	9302      	str	r3, [sp, #8]
 80004da:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80004dc:	9301      	str	r3, [sp, #4]
 80004de:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80004e0:	9300      	str	r3, [sp, #0]
 80004e2:	460b      	mov	r3, r1
 80004e4:	68b9      	ldr	r1, [r7, #8]
 80004e6:	f7ff ff31 	bl	800034c <ILI9341_DrawChar_Scaled>

        uint8_t *tempChar = (uint8_t*)&font[((*str - 0x20) * fOffset) + 4];
 80004ea:	68fb      	ldr	r3, [r7, #12]
 80004ec:	781b      	ldrb	r3, [r3, #0]
 80004ee:	3b20      	subs	r3, #32
 80004f0:	7ffa      	ldrb	r2, [r7, #31]
 80004f2:	fb02 f303 	mul.w	r3, r2, r3
 80004f6:	3304      	adds	r3, #4
 80004f8:	68ba      	ldr	r2, [r7, #8]
 80004fa:	4413      	add	r3, r2
 80004fc:	61bb      	str	r3, [r7, #24]
        uint8_t realWidth = tempChar[0];
 80004fe:	69bb      	ldr	r3, [r7, #24]
 8000500:	781b      	ldrb	r3, [r3, #0]
 8000502:	75fb      	strb	r3, [r7, #23]

        X += (realWidth + 1) * size;
 8000504:	7dfb      	ldrb	r3, [r7, #23]
 8000506:	3301      	adds	r3, #1
 8000508:	b29b      	uxth	r3, r3
 800050a:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800050c:	fb12 f303 	smulbb	r3, r2, r3
 8000510:	b29a      	uxth	r2, r3
 8000512:	88fb      	ldrh	r3, [r7, #6]
 8000514:	4413      	add	r3, r2
 8000516:	80fb      	strh	r3, [r7, #6]
        str++;
 8000518:	68fb      	ldr	r3, [r7, #12]
 800051a:	3301      	adds	r3, #1
 800051c:	60fb      	str	r3, [r7, #12]
    while (*str)
 800051e:	68fb      	ldr	r3, [r7, #12]
 8000520:	781b      	ldrb	r3, [r3, #0]
 8000522:	2b00      	cmp	r3, #0
 8000524:	d1d2      	bne.n	80004cc <ILI9341_DrawText_Scaled+0x1e>
    }
}
 8000526:	bf00      	nop
 8000528:	bf00      	nop
 800052a:	3720      	adds	r7, #32
 800052c:	46bd      	mov	sp, r7
 800052e:	bd80      	pop	{r7, pc}

08000530 <HAL_SPI_TxCpltCallback>:

volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b082      	sub	sp, #8
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
  /* Deselect when Tx Complete */
  if(hspi == HSPI_INSTANCE)
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	4a07      	ldr	r2, [pc, #28]	@ (8000558 <HAL_SPI_TxCpltCallback+0x28>)
 800053c:	4293      	cmp	r3, r2
 800053e:	d106      	bne.n	800054e <HAL_SPI_TxCpltCallback+0x1e>
  {
	  HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000540:	2201      	movs	r2, #1
 8000542:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000546:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800054a:	f001 fd09 	bl	8001f60 <HAL_GPIO_WritePin>
  }
}
 800054e:	bf00      	nop
 8000550:	3708      	adds	r7, #8
 8000552:	46bd      	mov	sp, r7
 8000554:	bd80      	pop	{r7, pc}
 8000556:	bf00      	nop
 8000558:	20000118 	.word	0x20000118

0800055c <ILI9341_SPI_Tx>:

static void ILI9341_SPI_Tx(uint8_t data)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	b082      	sub	sp, #8
 8000560:	af00      	add	r7, sp, #0
 8000562:	4603      	mov	r3, r0
 8000564:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_INSTANCE, SPI_FLAG_TXE));
 8000566:	bf00      	nop
 8000568:	4b08      	ldr	r3, [pc, #32]	@ (800058c <ILI9341_SPI_Tx+0x30>)
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	689b      	ldr	r3, [r3, #8]
 800056e:	f003 0302 	and.w	r3, r3, #2
 8000572:	2b02      	cmp	r3, #2
 8000574:	d1f8      	bne.n	8000568 <ILI9341_SPI_Tx+0xc>
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, &data, 1);
 8000576:	1dfb      	adds	r3, r7, #7
 8000578:	2201      	movs	r2, #1
 800057a:	4619      	mov	r1, r3
 800057c:	4803      	ldr	r0, [pc, #12]	@ (800058c <ILI9341_SPI_Tx+0x30>)
 800057e:	f003 fbd3 	bl	8003d28 <HAL_SPI_Transmit_DMA>
	//HAL_SPI_Transmit(HSPI_INSTANCE, &data, 1, 10);
}
 8000582:	bf00      	nop
 8000584:	3708      	adds	r7, #8
 8000586:	46bd      	mov	sp, r7
 8000588:	bd80      	pop	{r7, pc}
 800058a:	bf00      	nop
 800058c:	20000118 	.word	0x20000118

08000590 <ILI9341_SPI_TxBuffer>:

static void ILI9341_SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
 8000598:	460b      	mov	r3, r1
 800059a:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_INSTANCE, SPI_FLAG_TXE));
 800059c:	bf00      	nop
 800059e:	4b08      	ldr	r3, [pc, #32]	@ (80005c0 <ILI9341_SPI_TxBuffer+0x30>)
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	689b      	ldr	r3, [r3, #8]
 80005a4:	f003 0302 	and.w	r3, r3, #2
 80005a8:	2b02      	cmp	r3, #2
 80005aa:	d1f8      	bne.n	800059e <ILI9341_SPI_TxBuffer+0xe>
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, buffer, len);
 80005ac:	887b      	ldrh	r3, [r7, #2]
 80005ae:	461a      	mov	r2, r3
 80005b0:	6879      	ldr	r1, [r7, #4]
 80005b2:	4803      	ldr	r0, [pc, #12]	@ (80005c0 <ILI9341_SPI_TxBuffer+0x30>)
 80005b4:	f003 fbb8 	bl	8003d28 <HAL_SPI_Transmit_DMA>
	//HAL_SPI_Transmit(HSPI_INSTANCE, buffer, len, 10);
}
 80005b8:	bf00      	nop
 80005ba:	3708      	adds	r7, #8
 80005bc:	46bd      	mov	sp, r7
 80005be:	bd80      	pop	{r7, pc}
 80005c0:	20000118 	.word	0x20000118

080005c4 <ILI9341_WriteCommand>:

void ILI9341_WriteCommand(uint8_t cmd)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b082      	sub	sp, #8
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	4603      	mov	r3, r0
 80005cc:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	//command
 80005ce:	2200      	movs	r2, #0
 80005d0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005d8:	f001 fcc2 	bl	8001f60 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 80005dc:	2200      	movs	r2, #0
 80005de:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80005e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005e6:	f001 fcbb 	bl	8001f60 <HAL_GPIO_WritePin>
	ILI9341_SPI_Tx(cmd);
 80005ea:	79fb      	ldrb	r3, [r7, #7]
 80005ec:	4618      	mov	r0, r3
 80005ee:	f7ff ffb5 	bl	800055c <ILI9341_SPI_Tx>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 80005f2:	bf00      	nop
 80005f4:	3708      	adds	r7, #8
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bd80      	pop	{r7, pc}

080005fa <ILI9341_WriteData>:

void ILI9341_WriteData(uint8_t data)
{
 80005fa:	b580      	push	{r7, lr}
 80005fc:	b082      	sub	sp, #8
 80005fe:	af00      	add	r7, sp, #0
 8000600:	4603      	mov	r3, r0
 8000602:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	//data
 8000604:	2201      	movs	r2, #1
 8000606:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800060a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800060e:	f001 fca7 	bl	8001f60 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 8000612:	2200      	movs	r2, #0
 8000614:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000618:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800061c:	f001 fca0 	bl	8001f60 <HAL_GPIO_WritePin>
	ILI9341_SPI_Tx(data);
 8000620:	79fb      	ldrb	r3, [r7, #7]
 8000622:	4618      	mov	r0, r3
 8000624:	f7ff ff9a 	bl	800055c <ILI9341_SPI_Tx>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 8000628:	bf00      	nop
 800062a:	3708      	adds	r7, #8
 800062c:	46bd      	mov	sp, r7
 800062e:	bd80      	pop	{r7, pc}

08000630 <ILI9341_WriteBuffer>:

void ILI9341_WriteBuffer(uint8_t *buffer, uint16_t len)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b082      	sub	sp, #8
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
 8000638:	460b      	mov	r3, r1
 800063a:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	//data
 800063c:	2201      	movs	r2, #1
 800063e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000642:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000646:	f001 fc8b 	bl	8001f60 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 800064a:	2200      	movs	r2, #0
 800064c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000650:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000654:	f001 fc84 	bl	8001f60 <HAL_GPIO_WritePin>
	ILI9341_SPI_TxBuffer(buffer, len);
 8000658:	887b      	ldrh	r3, [r7, #2]
 800065a:	4619      	mov	r1, r3
 800065c:	6878      	ldr	r0, [r7, #4]
 800065e:	f7ff ff97 	bl	8000590 <ILI9341_SPI_TxBuffer>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 8000662:	bf00      	nop
 8000664:	3708      	adds	r7, #8
 8000666:	46bd      	mov	sp, r7
 8000668:	bd80      	pop	{r7, pc}

0800066a <ILI9341_SetAddress>:

void ILI9341_SetAddress(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 800066a:	b590      	push	{r4, r7, lr}
 800066c:	b085      	sub	sp, #20
 800066e:	af00      	add	r7, sp, #0
 8000670:	4604      	mov	r4, r0
 8000672:	4608      	mov	r0, r1
 8000674:	4611      	mov	r1, r2
 8000676:	461a      	mov	r2, r3
 8000678:	4623      	mov	r3, r4
 800067a:	80fb      	strh	r3, [r7, #6]
 800067c:	4603      	mov	r3, r0
 800067e:	80bb      	strh	r3, [r7, #4]
 8000680:	460b      	mov	r3, r1
 8000682:	807b      	strh	r3, [r7, #2]
 8000684:	4613      	mov	r3, r2
 8000686:	803b      	strh	r3, [r7, #0]
	uint8_t buffer[4];
	buffer[0] = x1 >> 8;
 8000688:	88fb      	ldrh	r3, [r7, #6]
 800068a:	0a1b      	lsrs	r3, r3, #8
 800068c:	b29b      	uxth	r3, r3
 800068e:	b2db      	uxtb	r3, r3
 8000690:	733b      	strb	r3, [r7, #12]
	buffer[1] = x1;
 8000692:	88fb      	ldrh	r3, [r7, #6]
 8000694:	b2db      	uxtb	r3, r3
 8000696:	737b      	strb	r3, [r7, #13]
	buffer[2] = x2 >> 8;
 8000698:	887b      	ldrh	r3, [r7, #2]
 800069a:	0a1b      	lsrs	r3, r3, #8
 800069c:	b29b      	uxth	r3, r3
 800069e:	b2db      	uxtb	r3, r3
 80006a0:	73bb      	strb	r3, [r7, #14]
	buffer[3] = x2;
 80006a2:	887b      	ldrh	r3, [r7, #2]
 80006a4:	b2db      	uxtb	r3, r3
 80006a6:	73fb      	strb	r3, [r7, #15]

	ILI9341_WriteCommand(0x2B); //povodne 0x2A
 80006a8:	202b      	movs	r0, #43	@ 0x2b
 80006aa:	f7ff ff8b 	bl	80005c4 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
 80006ae:	f107 030c 	add.w	r3, r7, #12
 80006b2:	2104      	movs	r1, #4
 80006b4:	4618      	mov	r0, r3
 80006b6:	f7ff ffbb 	bl	8000630 <ILI9341_WriteBuffer>

	buffer[0] = y1 >> 8;
 80006ba:	88bb      	ldrh	r3, [r7, #4]
 80006bc:	0a1b      	lsrs	r3, r3, #8
 80006be:	b29b      	uxth	r3, r3
 80006c0:	b2db      	uxtb	r3, r3
 80006c2:	733b      	strb	r3, [r7, #12]
	buffer[1] = y1;
 80006c4:	88bb      	ldrh	r3, [r7, #4]
 80006c6:	b2db      	uxtb	r3, r3
 80006c8:	737b      	strb	r3, [r7, #13]
	buffer[2] = y2 >> 8;
 80006ca:	883b      	ldrh	r3, [r7, #0]
 80006cc:	0a1b      	lsrs	r3, r3, #8
 80006ce:	b29b      	uxth	r3, r3
 80006d0:	b2db      	uxtb	r3, r3
 80006d2:	73bb      	strb	r3, [r7, #14]
	buffer[3] = y2;
 80006d4:	883b      	ldrh	r3, [r7, #0]
 80006d6:	b2db      	uxtb	r3, r3
 80006d8:	73fb      	strb	r3, [r7, #15]

	ILI9341_WriteCommand(0x2A); //povodne 0x2B
 80006da:	202a      	movs	r0, #42	@ 0x2a
 80006dc:	f7ff ff72 	bl	80005c4 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
 80006e0:	f107 030c 	add.w	r3, r7, #12
 80006e4:	2104      	movs	r1, #4
 80006e6:	4618      	mov	r0, r3
 80006e8:	f7ff ffa2 	bl	8000630 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2C);
 80006ec:	202c      	movs	r0, #44	@ 0x2c
 80006ee:	f7ff ff69 	bl	80005c4 <ILI9341_WriteCommand>
}
 80006f2:	bf00      	nop
 80006f4:	3714      	adds	r7, #20
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd90      	pop	{r4, r7, pc}

080006fa <ILI9341_Reset>:

void ILI9341_Reset(void)
{
 80006fa:	b580      	push	{r7, lr}
 80006fc:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);	//Disable
 80006fe:	2200      	movs	r2, #0
 8000700:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000704:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000708:	f001 fc2a 	bl	8001f60 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800070c:	200a      	movs	r0, #10
 800070e:	f000 ffe9 	bl	80016e4 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);		//Select
 8000712:	2200      	movs	r2, #0
 8000714:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000718:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800071c:	f001 fc20 	bl	8001f60 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000720:	200a      	movs	r0, #10
 8000722:	f000 ffdf 	bl	80016e4 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);		//Enable
 8000726:	2201      	movs	r2, #1
 8000728:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800072c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000730:	f001 fc16 	bl	8001f60 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET); 		//Deselect
 8000734:	2201      	movs	r2, #1
 8000736:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800073a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800073e:	f001 fc0f 	bl	8001f60 <HAL_GPIO_WritePin>
}
 8000742:	bf00      	nop
 8000744:	bd80      	pop	{r7, pc}

08000746 <ILI9341_Enable>:

void ILI9341_Enable(void)
{
 8000746:	b580      	push	{r7, lr}
 8000748:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);		//Enable
 800074a:	2201      	movs	r2, #1
 800074c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000750:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000754:	f001 fc04 	bl	8001f60 <HAL_GPIO_WritePin>
}
 8000758:	bf00      	nop
 800075a:	bd80      	pop	{r7, pc}

0800075c <ILI9341_Init>:

void ILI9341_Init(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	af00      	add	r7, sp, #0
	ILI9341_Enable();
 8000760:	f7ff fff1 	bl	8000746 <ILI9341_Enable>
	HAL_Delay(10);
 8000764:	200a      	movs	r0, #10
 8000766:	f000 ffbd 	bl	80016e4 <HAL_Delay>
	ILI9341_Reset();
 800076a:	f7ff ffc6 	bl	80006fa <ILI9341_Reset>

	//SOFTWARE RESET
	ILI9341_WriteCommand(0x01);
 800076e:	2001      	movs	r0, #1
 8000770:	f7ff ff28 	bl	80005c4 <ILI9341_WriteCommand>
	HAL_Delay(10);
 8000774:	200a      	movs	r0, #10
 8000776:	f000 ffb5 	bl	80016e4 <HAL_Delay>

	//POWER CONTROL A
	ILI9341_WriteCommand(0xCB);
 800077a:	20cb      	movs	r0, #203	@ 0xcb
 800077c:	f7ff ff22 	bl	80005c4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x39);
 8000780:	2039      	movs	r0, #57	@ 0x39
 8000782:	f7ff ff3a 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x2C);
 8000786:	202c      	movs	r0, #44	@ 0x2c
 8000788:	f7ff ff37 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 800078c:	2000      	movs	r0, #0
 800078e:	f7ff ff34 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x34);
 8000792:	2034      	movs	r0, #52	@ 0x34
 8000794:	f7ff ff31 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x02);
 8000798:	2002      	movs	r0, #2
 800079a:	f7ff ff2e 	bl	80005fa <ILI9341_WriteData>

	//POWER CONTROL B
	ILI9341_WriteCommand(0xCF);
 800079e:	20cf      	movs	r0, #207	@ 0xcf
 80007a0:	f7ff ff10 	bl	80005c4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 80007a4:	2000      	movs	r0, #0
 80007a6:	f7ff ff28 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0xC1);
 80007aa:	20c1      	movs	r0, #193	@ 0xc1
 80007ac:	f7ff ff25 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x30);
 80007b0:	2030      	movs	r0, #48	@ 0x30
 80007b2:	f7ff ff22 	bl	80005fa <ILI9341_WriteData>

	//DRIVER TIMING CONTROL A
	ILI9341_WriteCommand(0xE8);
 80007b6:	20e8      	movs	r0, #232	@ 0xe8
 80007b8:	f7ff ff04 	bl	80005c4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x85);
 80007bc:	2085      	movs	r0, #133	@ 0x85
 80007be:	f7ff ff1c 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 80007c2:	2000      	movs	r0, #0
 80007c4:	f7ff ff19 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x78);
 80007c8:	2078      	movs	r0, #120	@ 0x78
 80007ca:	f7ff ff16 	bl	80005fa <ILI9341_WriteData>

	//DRIVER TIMING CONTROL B
	ILI9341_WriteCommand(0xEA);
 80007ce:	20ea      	movs	r0, #234	@ 0xea
 80007d0:	f7ff fef8 	bl	80005c4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 80007d4:	2000      	movs	r0, #0
 80007d6:	f7ff ff10 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 80007da:	2000      	movs	r0, #0
 80007dc:	f7ff ff0d 	bl	80005fa <ILI9341_WriteData>

	//POWER ON SEQUENCE CONTROL
	ILI9341_WriteCommand(0xED);
 80007e0:	20ed      	movs	r0, #237	@ 0xed
 80007e2:	f7ff feef 	bl	80005c4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x64);
 80007e6:	2064      	movs	r0, #100	@ 0x64
 80007e8:	f7ff ff07 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 80007ec:	2003      	movs	r0, #3
 80007ee:	f7ff ff04 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x12);
 80007f2:	2012      	movs	r0, #18
 80007f4:	f7ff ff01 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x81);
 80007f8:	2081      	movs	r0, #129	@ 0x81
 80007fa:	f7ff fefe 	bl	80005fa <ILI9341_WriteData>

	//PUMP RATIO CONTROL
	ILI9341_WriteCommand(0xF7);
 80007fe:	20f7      	movs	r0, #247	@ 0xf7
 8000800:	f7ff fee0 	bl	80005c4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x20);
 8000804:	2020      	movs	r0, #32
 8000806:	f7ff fef8 	bl	80005fa <ILI9341_WriteData>

	//POWER CONTROL,VRH[5:0]
	ILI9341_WriteCommand(0xC0);
 800080a:	20c0      	movs	r0, #192	@ 0xc0
 800080c:	f7ff feda 	bl	80005c4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x23);
 8000810:	2023      	movs	r0, #35	@ 0x23
 8000812:	f7ff fef2 	bl	80005fa <ILI9341_WriteData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	ILI9341_WriteCommand(0xC1);
 8000816:	20c1      	movs	r0, #193	@ 0xc1
 8000818:	f7ff fed4 	bl	80005c4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x10);
 800081c:	2010      	movs	r0, #16
 800081e:	f7ff feec 	bl	80005fa <ILI9341_WriteData>

	//VCM CONTROL
	ILI9341_WriteCommand(0xC5);
 8000822:	20c5      	movs	r0, #197	@ 0xc5
 8000824:	f7ff fece 	bl	80005c4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x3E);
 8000828:	203e      	movs	r0, #62	@ 0x3e
 800082a:	f7ff fee6 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x28);
 800082e:	2028      	movs	r0, #40	@ 0x28
 8000830:	f7ff fee3 	bl	80005fa <ILI9341_WriteData>

	//VCM CONTROL 2
	ILI9341_WriteCommand(0xC7);
 8000834:	20c7      	movs	r0, #199	@ 0xc7
 8000836:	f7ff fec5 	bl	80005c4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x86);
 800083a:	2086      	movs	r0, #134	@ 0x86
 800083c:	f7ff fedd 	bl	80005fa <ILI9341_WriteData>

	//MEMORY ACCESS CONTROL
	ILI9341_WriteCommand(0x36);
 8000840:	2036      	movs	r0, #54	@ 0x36
 8000842:	f7ff febf 	bl	80005c4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x48);
 8000846:	2048      	movs	r0, #72	@ 0x48
 8000848:	f7ff fed7 	bl	80005fa <ILI9341_WriteData>

	//PIXEL FORMAT
	ILI9341_WriteCommand(0x3A);
 800084c:	203a      	movs	r0, #58	@ 0x3a
 800084e:	f7ff feb9 	bl	80005c4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x55);
 8000852:	2055      	movs	r0, #85	@ 0x55
 8000854:	f7ff fed1 	bl	80005fa <ILI9341_WriteData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	ILI9341_WriteCommand(0xB1);
 8000858:	20b1      	movs	r0, #177	@ 0xb1
 800085a:	f7ff feb3 	bl	80005c4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 800085e:	2000      	movs	r0, #0
 8000860:	f7ff fecb 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x18);
 8000864:	2018      	movs	r0, #24
 8000866:	f7ff fec8 	bl	80005fa <ILI9341_WriteData>

	//DISPLAY FUNCTION CONTROL
	ILI9341_WriteCommand(0xB6);
 800086a:	20b6      	movs	r0, #182	@ 0xb6
 800086c:	f7ff feaa 	bl	80005c4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x08);
 8000870:	2008      	movs	r0, #8
 8000872:	f7ff fec2 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x82);
 8000876:	2082      	movs	r0, #130	@ 0x82
 8000878:	f7ff febf 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x27);
 800087c:	2027      	movs	r0, #39	@ 0x27
 800087e:	f7ff febc 	bl	80005fa <ILI9341_WriteData>

	//3GAMMA FUNCTION DISABLE
	ILI9341_WriteCommand(0xF2);
 8000882:	20f2      	movs	r0, #242	@ 0xf2
 8000884:	f7ff fe9e 	bl	80005c4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8000888:	2000      	movs	r0, #0
 800088a:	f7ff feb6 	bl	80005fa <ILI9341_WriteData>

	//GAMMA CURVE SELECTED
	ILI9341_WriteCommand(0x26);
 800088e:	2026      	movs	r0, #38	@ 0x26
 8000890:	f7ff fe98 	bl	80005c4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x01);
 8000894:	2001      	movs	r0, #1
 8000896:	f7ff feb0 	bl	80005fa <ILI9341_WriteData>

	//POSITIVE GAMMA CORRECTION
	ILI9341_WriteCommand(0xE0);
 800089a:	20e0      	movs	r0, #224	@ 0xe0
 800089c:	f7ff fe92 	bl	80005c4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x0F);
 80008a0:	200f      	movs	r0, #15
 80008a2:	f7ff feaa 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 80008a6:	2031      	movs	r0, #49	@ 0x31
 80008a8:	f7ff fea7 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x2B);
 80008ac:	202b      	movs	r0, #43	@ 0x2b
 80008ae:	f7ff fea4 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x0C);
 80008b2:	200c      	movs	r0, #12
 80008b4:	f7ff fea1 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 80008b8:	200e      	movs	r0, #14
 80008ba:	f7ff fe9e 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x08);
 80008be:	2008      	movs	r0, #8
 80008c0:	f7ff fe9b 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x4E);
 80008c4:	204e      	movs	r0, #78	@ 0x4e
 80008c6:	f7ff fe98 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0xF1);
 80008ca:	20f1      	movs	r0, #241	@ 0xf1
 80008cc:	f7ff fe95 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x37);
 80008d0:	2037      	movs	r0, #55	@ 0x37
 80008d2:	f7ff fe92 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x07);
 80008d6:	2007      	movs	r0, #7
 80008d8:	f7ff fe8f 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x10);
 80008dc:	2010      	movs	r0, #16
 80008de:	f7ff fe8c 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 80008e2:	2003      	movs	r0, #3
 80008e4:	f7ff fe89 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 80008e8:	200e      	movs	r0, #14
 80008ea:	f7ff fe86 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x09);
 80008ee:	2009      	movs	r0, #9
 80008f0:	f7ff fe83 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 80008f4:	2000      	movs	r0, #0
 80008f6:	f7ff fe80 	bl	80005fa <ILI9341_WriteData>

	//NEGATIVE GAMMA CORRECTION
	ILI9341_WriteCommand(0xE1);
 80008fa:	20e1      	movs	r0, #225	@ 0xe1
 80008fc:	f7ff fe62 	bl	80005c4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8000900:	2000      	movs	r0, #0
 8000902:	f7ff fe7a 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 8000906:	200e      	movs	r0, #14
 8000908:	f7ff fe77 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x14);
 800090c:	2014      	movs	r0, #20
 800090e:	f7ff fe74 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 8000912:	2003      	movs	r0, #3
 8000914:	f7ff fe71 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x11);
 8000918:	2011      	movs	r0, #17
 800091a:	f7ff fe6e 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x07);
 800091e:	2007      	movs	r0, #7
 8000920:	f7ff fe6b 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 8000924:	2031      	movs	r0, #49	@ 0x31
 8000926:	f7ff fe68 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0xC1);
 800092a:	20c1      	movs	r0, #193	@ 0xc1
 800092c:	f7ff fe65 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x48);
 8000930:	2048      	movs	r0, #72	@ 0x48
 8000932:	f7ff fe62 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x08);
 8000936:	2008      	movs	r0, #8
 8000938:	f7ff fe5f 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x0F);
 800093c:	200f      	movs	r0, #15
 800093e:	f7ff fe5c 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x0C);
 8000942:	200c      	movs	r0, #12
 8000944:	f7ff fe59 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 8000948:	2031      	movs	r0, #49	@ 0x31
 800094a:	f7ff fe56 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x36);
 800094e:	2036      	movs	r0, #54	@ 0x36
 8000950:	f7ff fe53 	bl	80005fa <ILI9341_WriteData>
	ILI9341_WriteData(0x0F);
 8000954:	200f      	movs	r0, #15
 8000956:	f7ff fe50 	bl	80005fa <ILI9341_WriteData>

	//EXIT SLEEP
	ILI9341_WriteCommand(0x11);
 800095a:	2011      	movs	r0, #17
 800095c:	f7ff fe32 	bl	80005c4 <ILI9341_WriteCommand>
	HAL_Delay(100);
 8000960:	2064      	movs	r0, #100	@ 0x64
 8000962:	f000 febf 	bl	80016e4 <HAL_Delay>

	//TURN ON DISPLAY
	ILI9341_WriteCommand(0x29);
 8000966:	2029      	movs	r0, #41	@ 0x29
 8000968:	f7ff fe2c 	bl	80005c4 <ILI9341_WriteCommand>

	//STARTING ROTATION
	//ILI9341_SetRotation(SCREEN_VERTICAL_1);
	ILI9341_SetRotation(SCREEN_HORIZONTAL_2);
 800096c:	2003      	movs	r0, #3
 800096e:	f000 f803 	bl	8000978 <ILI9341_SetRotation>
}
 8000972:	bf00      	nop
 8000974:	bd80      	pop	{r7, pc}
	...

08000978 <ILI9341_SetRotation>:

void ILI9341_SetRotation(uint8_t rotation)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b082      	sub	sp, #8
 800097c:	af00      	add	r7, sp, #0
 800097e:	4603      	mov	r3, r0
 8000980:	71fb      	strb	r3, [r7, #7]
	ILI9341_WriteCommand(0x36);
 8000982:	2036      	movs	r0, #54	@ 0x36
 8000984:	f7ff fe1e 	bl	80005c4 <ILI9341_WriteCommand>
	HAL_Delay(1);
 8000988:	2001      	movs	r0, #1
 800098a:	f000 feab 	bl	80016e4 <HAL_Delay>

	switch(rotation)
 800098e:	79fb      	ldrb	r3, [r7, #7]
 8000990:	2b03      	cmp	r3, #3
 8000992:	d837      	bhi.n	8000a04 <ILI9341_SetRotation+0x8c>
 8000994:	a201      	add	r2, pc, #4	@ (adr r2, 800099c <ILI9341_SetRotation+0x24>)
 8000996:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800099a:	bf00      	nop
 800099c:	080009ad 	.word	0x080009ad
 80009a0:	080009c3 	.word	0x080009c3
 80009a4:	080009d9 	.word	0x080009d9
 80009a8:	080009ef 	.word	0x080009ef
	{
	case SCREEN_VERTICAL_1:
		ILI9341_WriteData(0x40);
 80009ac:	2040      	movs	r0, #64	@ 0x40
 80009ae:	f7ff fe24 	bl	80005fa <ILI9341_WriteData>
		LCD_WIDTH = 240;
 80009b2:	4b17      	ldr	r3, [pc, #92]	@ (8000a10 <ILI9341_SetRotation+0x98>)
 80009b4:	22f0      	movs	r2, #240	@ 0xf0
 80009b6:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 80009b8:	4b16      	ldr	r3, [pc, #88]	@ (8000a14 <ILI9341_SetRotation+0x9c>)
 80009ba:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80009be:	801a      	strh	r2, [r3, #0]
		break;
 80009c0:	e021      	b.n	8000a06 <ILI9341_SetRotation+0x8e>
	case SCREEN_HORIZONTAL_1:
		ILI9341_WriteData(0x60); //povodne 0x20
 80009c2:	2060      	movs	r0, #96	@ 0x60
 80009c4:	f7ff fe19 	bl	80005fa <ILI9341_WriteData>
		LCD_WIDTH  = 320;
 80009c8:	4b11      	ldr	r3, [pc, #68]	@ (8000a10 <ILI9341_SetRotation+0x98>)
 80009ca:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80009ce:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 80009d0:	4b10      	ldr	r3, [pc, #64]	@ (8000a14 <ILI9341_SetRotation+0x9c>)
 80009d2:	22f0      	movs	r2, #240	@ 0xf0
 80009d4:	801a      	strh	r2, [r3, #0]
		break;
 80009d6:	e016      	b.n	8000a06 <ILI9341_SetRotation+0x8e>
	case SCREEN_VERTICAL_2:
		ILI9341_WriteData(0x80);
 80009d8:	2080      	movs	r0, #128	@ 0x80
 80009da:	f7ff fe0e 	bl	80005fa <ILI9341_WriteData>
		LCD_WIDTH  = 240;
 80009de:	4b0c      	ldr	r3, [pc, #48]	@ (8000a10 <ILI9341_SetRotation+0x98>)
 80009e0:	22f0      	movs	r2, #240	@ 0xf0
 80009e2:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 80009e4:	4b0b      	ldr	r3, [pc, #44]	@ (8000a14 <ILI9341_SetRotation+0x9c>)
 80009e6:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80009ea:	801a      	strh	r2, [r3, #0]
		break;
 80009ec:	e00b      	b.n	8000a06 <ILI9341_SetRotation+0x8e>
	case SCREEN_HORIZONTAL_2:
		ILI9341_WriteData(0x80|0x20); //povodne 0x40|0x80|0x20
 80009ee:	20a0      	movs	r0, #160	@ 0xa0
 80009f0:	f7ff fe03 	bl	80005fa <ILI9341_WriteData>
		LCD_WIDTH  = 320;
 80009f4:	4b06      	ldr	r3, [pc, #24]	@ (8000a10 <ILI9341_SetRotation+0x98>)
 80009f6:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80009fa:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 80009fc:	4b05      	ldr	r3, [pc, #20]	@ (8000a14 <ILI9341_SetRotation+0x9c>)
 80009fe:	22f0      	movs	r2, #240	@ 0xf0
 8000a00:	801a      	strh	r2, [r3, #0]
		break;
 8000a02:	e000      	b.n	8000a06 <ILI9341_SetRotation+0x8e>
	default:
		break;
 8000a04:	bf00      	nop
	}
}
 8000a06:	bf00      	nop
 8000a08:	3708      	adds	r7, #8
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	20000002 	.word	0x20000002
 8000a14:	20000000 	.word	0x20000000

08000a18 <ILI9341_DrawColorBurst>:
	uint8_t buffer[2] = {color>>8, color};
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
}

void ILI9341_DrawColorBurst(uint16_t color, uint32_t size)
{
 8000a18:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000a1c:	b08d      	sub	sp, #52	@ 0x34
 8000a1e:	af00      	add	r7, sp, #0
 8000a20:	4603      	mov	r3, r0
 8000a22:	6039      	str	r1, [r7, #0]
 8000a24:	80fb      	strh	r3, [r7, #6]
 8000a26:	466b      	mov	r3, sp
 8000a28:	461e      	mov	r6, r3
	uint32_t BufferSize = 0;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if((size*2) < BURST_MAX_SIZE)
 8000a2e:	683b      	ldr	r3, [r7, #0]
 8000a30:	005b      	lsls	r3, r3, #1
 8000a32:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000a36:	d202      	bcs.n	8000a3e <ILI9341_DrawColorBurst+0x26>
	{
		BufferSize = size;
 8000a38:	683b      	ldr	r3, [r7, #0]
 8000a3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000a3c:	e002      	b.n	8000a44 <ILI9341_DrawColorBurst+0x2c>
	}
	else
	{
		BufferSize = BURST_MAX_SIZE;
 8000a3e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000a42:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}

	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8000a44:	2201      	movs	r2, #1
 8000a46:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a4a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a4e:	f001 fa87 	bl	8001f60 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000a52:	2200      	movs	r2, #0
 8000a54:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000a58:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a5c:	f001 fa80 	bl	8001f60 <HAL_GPIO_WritePin>

	uint8_t chifted = color>>8;
 8000a60:	88fb      	ldrh	r3, [r7, #6]
 8000a62:	0a1b      	lsrs	r3, r3, #8
 8000a64:	b29b      	uxth	r3, r3
 8000a66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint8_t BurstBuffer[BufferSize];
 8000a6a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000a6c:	460b      	mov	r3, r1
 8000a6e:	3b01      	subs	r3, #1
 8000a70:	61fb      	str	r3, [r7, #28]
 8000a72:	2300      	movs	r3, #0
 8000a74:	4688      	mov	r8, r1
 8000a76:	4699      	mov	r9, r3
 8000a78:	f04f 0200 	mov.w	r2, #0
 8000a7c:	f04f 0300 	mov.w	r3, #0
 8000a80:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000a84:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000a88:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	460c      	mov	r4, r1
 8000a90:	461d      	mov	r5, r3
 8000a92:	f04f 0200 	mov.w	r2, #0
 8000a96:	f04f 0300 	mov.w	r3, #0
 8000a9a:	00eb      	lsls	r3, r5, #3
 8000a9c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000aa0:	00e2      	lsls	r2, r4, #3
 8000aa2:	1dcb      	adds	r3, r1, #7
 8000aa4:	08db      	lsrs	r3, r3, #3
 8000aa6:	00db      	lsls	r3, r3, #3
 8000aa8:	ebad 0d03 	sub.w	sp, sp, r3
 8000aac:	466b      	mov	r3, sp
 8000aae:	3300      	adds	r3, #0
 8000ab0:	61bb      	str	r3, [r7, #24]

	for(uint32_t j = 0; j < BufferSize; j+=2)
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000ab6:	e00e      	b.n	8000ad6 <ILI9341_DrawColorBurst+0xbe>
	{
		BurstBuffer[j] = chifted;
 8000ab8:	69ba      	ldr	r2, [r7, #24]
 8000aba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000abc:	4413      	add	r3, r2
 8000abe:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8000ac2:	701a      	strb	r2, [r3, #0]
		BurstBuffer[j+1] = color;
 8000ac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ac6:	3301      	adds	r3, #1
 8000ac8:	88fa      	ldrh	r2, [r7, #6]
 8000aca:	b2d1      	uxtb	r1, r2
 8000acc:	69ba      	ldr	r2, [r7, #24]
 8000ace:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < BufferSize; j+=2)
 8000ad0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ad2:	3302      	adds	r3, #2
 8000ad4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000ad6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000ad8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ada:	429a      	cmp	r2, r3
 8000adc:	d3ec      	bcc.n	8000ab8 <ILI9341_DrawColorBurst+0xa0>
	}

	uint32_t SendingSize = size * 2;
 8000ade:	683b      	ldr	r3, [r7, #0]
 8000ae0:	005b      	lsls	r3, r3, #1
 8000ae2:	617b      	str	r3, [r7, #20]
	uint32_t SendingInBlock = SendingSize / BufferSize;
 8000ae4:	697a      	ldr	r2, [r7, #20]
 8000ae6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ae8:	fbb2 f3f3 	udiv	r3, r2, r3
 8000aec:	613b      	str	r3, [r7, #16]
	uint32_t RemainderFromBlock = SendingSize % BufferSize;
 8000aee:	697b      	ldr	r3, [r7, #20]
 8000af0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000af2:	fbb3 f2f2 	udiv	r2, r3, r2
 8000af6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000af8:	fb01 f202 	mul.w	r2, r1, r2
 8000afc:	1a9b      	subs	r3, r3, r2
 8000afe:	60fb      	str	r3, [r7, #12]

	if(SendingInBlock != 0)
 8000b00:	693b      	ldr	r3, [r7, #16]
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d010      	beq.n	8000b28 <ILI9341_DrawColorBurst+0x110>
	{
		for(uint32_t j = 0; j < (SendingInBlock); j++)
 8000b06:	2300      	movs	r3, #0
 8000b08:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b0a:	e009      	b.n	8000b20 <ILI9341_DrawColorBurst+0x108>
		{
			HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, BufferSize, 10);
 8000b0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b0e:	b29a      	uxth	r2, r3
 8000b10:	230a      	movs	r3, #10
 8000b12:	69b9      	ldr	r1, [r7, #24]
 8000b14:	480e      	ldr	r0, [pc, #56]	@ (8000b50 <ILI9341_DrawColorBurst+0x138>)
 8000b16:	f002 ff92 	bl	8003a3e <HAL_SPI_Transmit>
		for(uint32_t j = 0; j < (SendingInBlock); j++)
 8000b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b1c:	3301      	adds	r3, #1
 8000b1e:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000b22:	693b      	ldr	r3, [r7, #16]
 8000b24:	429a      	cmp	r2, r3
 8000b26:	d3f1      	bcc.n	8000b0c <ILI9341_DrawColorBurst+0xf4>
		}
	}

	HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, RemainderFromBlock, 10);
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	b29a      	uxth	r2, r3
 8000b2c:	230a      	movs	r3, #10
 8000b2e:	69b9      	ldr	r1, [r7, #24]
 8000b30:	4807      	ldr	r0, [pc, #28]	@ (8000b50 <ILI9341_DrawColorBurst+0x138>)
 8000b32:	f002 ff84 	bl	8003a3e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000b36:	2201      	movs	r2, #1
 8000b38:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000b3c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b40:	f001 fa0e 	bl	8001f60 <HAL_GPIO_WritePin>
 8000b44:	46b5      	mov	sp, r6
}
 8000b46:	bf00      	nop
 8000b48:	3734      	adds	r7, #52	@ 0x34
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000b50:	20000118 	.word	0x20000118

08000b54 <ILI9341_FillScreen>:

void ILI9341_FillScreen(uint16_t color)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b082      	sub	sp, #8
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	80fb      	strh	r3, [r7, #6]
	ILI9341_SetAddress(0, 0, LCD_WIDTH, LCD_HEIGHT);
 8000b5e:	4b0e      	ldr	r3, [pc, #56]	@ (8000b98 <ILI9341_FillScreen+0x44>)
 8000b60:	881b      	ldrh	r3, [r3, #0]
 8000b62:	b29a      	uxth	r2, r3
 8000b64:	4b0d      	ldr	r3, [pc, #52]	@ (8000b9c <ILI9341_FillScreen+0x48>)
 8000b66:	881b      	ldrh	r3, [r3, #0]
 8000b68:	b29b      	uxth	r3, r3
 8000b6a:	2100      	movs	r1, #0
 8000b6c:	2000      	movs	r0, #0
 8000b6e:	f7ff fd7c 	bl	800066a <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, LCD_WIDTH*LCD_HEIGHT);
 8000b72:	4b09      	ldr	r3, [pc, #36]	@ (8000b98 <ILI9341_FillScreen+0x44>)
 8000b74:	881b      	ldrh	r3, [r3, #0]
 8000b76:	b29b      	uxth	r3, r3
 8000b78:	461a      	mov	r2, r3
 8000b7a:	4b08      	ldr	r3, [pc, #32]	@ (8000b9c <ILI9341_FillScreen+0x48>)
 8000b7c:	881b      	ldrh	r3, [r3, #0]
 8000b7e:	b29b      	uxth	r3, r3
 8000b80:	fb02 f303 	mul.w	r3, r2, r3
 8000b84:	461a      	mov	r2, r3
 8000b86:	88fb      	ldrh	r3, [r7, #6]
 8000b88:	4611      	mov	r1, r2
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f7ff ff44 	bl	8000a18 <ILI9341_DrawColorBurst>
}
 8000b90:	bf00      	nop
 8000b92:	3708      	adds	r7, #8
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	20000002 	.word	0x20000002
 8000b9c:	20000000 	.word	0x20000000

08000ba0 <ILI9341_DrawPixel>:

void ILI9341_DrawPixel(uint16_t x,uint16_t y,uint16_t color)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b086      	sub	sp, #24
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	80fb      	strh	r3, [r7, #6]
 8000baa:	460b      	mov	r3, r1
 8000bac:	80bb      	strh	r3, [r7, #4]
 8000bae:	4613      	mov	r3, r2
 8000bb0:	807b      	strh	r3, [r7, #2]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000bb2:	4b2c      	ldr	r3, [pc, #176]	@ (8000c64 <ILI9341_DrawPixel+0xc4>)
 8000bb4:	881b      	ldrh	r3, [r3, #0]
 8000bb6:	b29b      	uxth	r3, r3
 8000bb8:	88fa      	ldrh	r2, [r7, #6]
 8000bba:	429a      	cmp	r2, r3
 8000bbc:	d24d      	bcs.n	8000c5a <ILI9341_DrawPixel+0xba>
 8000bbe:	4b2a      	ldr	r3, [pc, #168]	@ (8000c68 <ILI9341_DrawPixel+0xc8>)
 8000bc0:	881b      	ldrh	r3, [r3, #0]
 8000bc2:	b29b      	uxth	r3, r3
 8000bc4:	88ba      	ldrh	r2, [r7, #4]
 8000bc6:	429a      	cmp	r2, r3
 8000bc8:	d247      	bcs.n	8000c5a <ILI9341_DrawPixel+0xba>

	uint8_t bufferX[4] = {x>>8, x, (x+1)>>8, (x+1)};
 8000bca:	88fb      	ldrh	r3, [r7, #6]
 8000bcc:	0a1b      	lsrs	r3, r3, #8
 8000bce:	b29b      	uxth	r3, r3
 8000bd0:	b2db      	uxtb	r3, r3
 8000bd2:	753b      	strb	r3, [r7, #20]
 8000bd4:	88fb      	ldrh	r3, [r7, #6]
 8000bd6:	b2db      	uxtb	r3, r3
 8000bd8:	757b      	strb	r3, [r7, #21]
 8000bda:	88fb      	ldrh	r3, [r7, #6]
 8000bdc:	3301      	adds	r3, #1
 8000bde:	121b      	asrs	r3, r3, #8
 8000be0:	b2db      	uxtb	r3, r3
 8000be2:	75bb      	strb	r3, [r7, #22]
 8000be4:	88fb      	ldrh	r3, [r7, #6]
 8000be6:	b2db      	uxtb	r3, r3
 8000be8:	3301      	adds	r3, #1
 8000bea:	b2db      	uxtb	r3, r3
 8000bec:	75fb      	strb	r3, [r7, #23]
	uint8_t bufferY[4] = {y>>8, y, (y+1)>>8, (y+1)};
 8000bee:	88bb      	ldrh	r3, [r7, #4]
 8000bf0:	0a1b      	lsrs	r3, r3, #8
 8000bf2:	b29b      	uxth	r3, r3
 8000bf4:	b2db      	uxtb	r3, r3
 8000bf6:	743b      	strb	r3, [r7, #16]
 8000bf8:	88bb      	ldrh	r3, [r7, #4]
 8000bfa:	b2db      	uxtb	r3, r3
 8000bfc:	747b      	strb	r3, [r7, #17]
 8000bfe:	88bb      	ldrh	r3, [r7, #4]
 8000c00:	3301      	adds	r3, #1
 8000c02:	121b      	asrs	r3, r3, #8
 8000c04:	b2db      	uxtb	r3, r3
 8000c06:	74bb      	strb	r3, [r7, #18]
 8000c08:	88bb      	ldrh	r3, [r7, #4]
 8000c0a:	b2db      	uxtb	r3, r3
 8000c0c:	3301      	adds	r3, #1
 8000c0e:	b2db      	uxtb	r3, r3
 8000c10:	74fb      	strb	r3, [r7, #19]
	uint8_t bufferC[2] = {color>>8, color};
 8000c12:	887b      	ldrh	r3, [r7, #2]
 8000c14:	0a1b      	lsrs	r3, r3, #8
 8000c16:	b29b      	uxth	r3, r3
 8000c18:	b2db      	uxtb	r3, r3
 8000c1a:	733b      	strb	r3, [r7, #12]
 8000c1c:	887b      	ldrh	r3, [r7, #2]
 8000c1e:	b2db      	uxtb	r3, r3
 8000c20:	737b      	strb	r3, [r7, #13]

	ILI9341_WriteCommand(0x2B);	  //povodne 0x2A	//ADDRESS
 8000c22:	202b      	movs	r0, #43	@ 0x2b
 8000c24:	f7ff fcce 	bl	80005c4 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferX, sizeof(bufferX));	//XDATA
 8000c28:	f107 0314 	add.w	r3, r7, #20
 8000c2c:	2104      	movs	r1, #4
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f7ff fcfe 	bl	8000630 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2A);	  //povodne 0x2B	//ADDRESS
 8000c34:	202a      	movs	r0, #42	@ 0x2a
 8000c36:	f7ff fcc5 	bl	80005c4 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferY, sizeof(bufferY));	//YDATA
 8000c3a:	f107 0310 	add.w	r3, r7, #16
 8000c3e:	2104      	movs	r1, #4
 8000c40:	4618      	mov	r0, r3
 8000c42:	f7ff fcf5 	bl	8000630 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2C);						//ADDRESS
 8000c46:	202c      	movs	r0, #44	@ 0x2c
 8000c48:	f7ff fcbc 	bl	80005c4 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferC, sizeof(bufferC));	//COLOR
 8000c4c:	f107 030c 	add.w	r3, r7, #12
 8000c50:	2102      	movs	r1, #2
 8000c52:	4618      	mov	r0, r3
 8000c54:	f7ff fcec 	bl	8000630 <ILI9341_WriteBuffer>
 8000c58:	e000      	b.n	8000c5c <ILI9341_DrawPixel+0xbc>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000c5a:	bf00      	nop
}
 8000c5c:	3718      	adds	r7, #24
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	20000002 	.word	0x20000002
 8000c68:	20000000 	.word	0x20000000

08000c6c <ILI9341_DrawRectangle>:

void ILI9341_DrawRectangle(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t color)
{
 8000c6c:	b590      	push	{r4, r7, lr}
 8000c6e:	b083      	sub	sp, #12
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	4604      	mov	r4, r0
 8000c74:	4608      	mov	r0, r1
 8000c76:	4611      	mov	r1, r2
 8000c78:	461a      	mov	r2, r3
 8000c7a:	4623      	mov	r3, r4
 8000c7c:	80fb      	strh	r3, [r7, #6]
 8000c7e:	4603      	mov	r3, r0
 8000c80:	80bb      	strh	r3, [r7, #4]
 8000c82:	460b      	mov	r3, r1
 8000c84:	807b      	strh	r3, [r7, #2]
 8000c86:	4613      	mov	r3, r2
 8000c88:	803b      	strh	r3, [r7, #0]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000c8a:	4b24      	ldr	r3, [pc, #144]	@ (8000d1c <ILI9341_DrawRectangle+0xb0>)
 8000c8c:	881b      	ldrh	r3, [r3, #0]
 8000c8e:	b29b      	uxth	r3, r3
 8000c90:	88fa      	ldrh	r2, [r7, #6]
 8000c92:	429a      	cmp	r2, r3
 8000c94:	d23d      	bcs.n	8000d12 <ILI9341_DrawRectangle+0xa6>
 8000c96:	4b22      	ldr	r3, [pc, #136]	@ (8000d20 <ILI9341_DrawRectangle+0xb4>)
 8000c98:	881b      	ldrh	r3, [r3, #0]
 8000c9a:	b29b      	uxth	r3, r3
 8000c9c:	88ba      	ldrh	r2, [r7, #4]
 8000c9e:	429a      	cmp	r2, r3
 8000ca0:	d237      	bcs.n	8000d12 <ILI9341_DrawRectangle+0xa6>

	if((x+width-1)>=LCD_WIDTH)
 8000ca2:	88fa      	ldrh	r2, [r7, #6]
 8000ca4:	887b      	ldrh	r3, [r7, #2]
 8000ca6:	4413      	add	r3, r2
 8000ca8:	4a1c      	ldr	r2, [pc, #112]	@ (8000d1c <ILI9341_DrawRectangle+0xb0>)
 8000caa:	8812      	ldrh	r2, [r2, #0]
 8000cac:	b292      	uxth	r2, r2
 8000cae:	4293      	cmp	r3, r2
 8000cb0:	dd05      	ble.n	8000cbe <ILI9341_DrawRectangle+0x52>
	{
		width=LCD_WIDTH-x;
 8000cb2:	4b1a      	ldr	r3, [pc, #104]	@ (8000d1c <ILI9341_DrawRectangle+0xb0>)
 8000cb4:	881b      	ldrh	r3, [r3, #0]
 8000cb6:	b29a      	uxth	r2, r3
 8000cb8:	88fb      	ldrh	r3, [r7, #6]
 8000cba:	1ad3      	subs	r3, r2, r3
 8000cbc:	807b      	strh	r3, [r7, #2]
	}

	if((y+height-1)>=LCD_HEIGHT)
 8000cbe:	88ba      	ldrh	r2, [r7, #4]
 8000cc0:	883b      	ldrh	r3, [r7, #0]
 8000cc2:	4413      	add	r3, r2
 8000cc4:	4a16      	ldr	r2, [pc, #88]	@ (8000d20 <ILI9341_DrawRectangle+0xb4>)
 8000cc6:	8812      	ldrh	r2, [r2, #0]
 8000cc8:	b292      	uxth	r2, r2
 8000cca:	4293      	cmp	r3, r2
 8000ccc:	dd05      	ble.n	8000cda <ILI9341_DrawRectangle+0x6e>
	{
		height=LCD_HEIGHT-y;
 8000cce:	4b14      	ldr	r3, [pc, #80]	@ (8000d20 <ILI9341_DrawRectangle+0xb4>)
 8000cd0:	881b      	ldrh	r3, [r3, #0]
 8000cd2:	b29a      	uxth	r2, r3
 8000cd4:	88bb      	ldrh	r3, [r7, #4]
 8000cd6:	1ad3      	subs	r3, r2, r3
 8000cd8:	803b      	strh	r3, [r7, #0]
	}

	ILI9341_SetAddress(x, y, x+width-1, y+height-1);
 8000cda:	88fa      	ldrh	r2, [r7, #6]
 8000cdc:	887b      	ldrh	r3, [r7, #2]
 8000cde:	4413      	add	r3, r2
 8000ce0:	b29b      	uxth	r3, r3
 8000ce2:	3b01      	subs	r3, #1
 8000ce4:	b29c      	uxth	r4, r3
 8000ce6:	88ba      	ldrh	r2, [r7, #4]
 8000ce8:	883b      	ldrh	r3, [r7, #0]
 8000cea:	4413      	add	r3, r2
 8000cec:	b29b      	uxth	r3, r3
 8000cee:	3b01      	subs	r3, #1
 8000cf0:	b29b      	uxth	r3, r3
 8000cf2:	88b9      	ldrh	r1, [r7, #4]
 8000cf4:	88f8      	ldrh	r0, [r7, #6]
 8000cf6:	4622      	mov	r2, r4
 8000cf8:	f7ff fcb7 	bl	800066a <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, height*width);
 8000cfc:	883b      	ldrh	r3, [r7, #0]
 8000cfe:	887a      	ldrh	r2, [r7, #2]
 8000d00:	fb02 f303 	mul.w	r3, r2, r3
 8000d04:	461a      	mov	r2, r3
 8000d06:	8b3b      	ldrh	r3, [r7, #24]
 8000d08:	4611      	mov	r1, r2
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f7ff fe84 	bl	8000a18 <ILI9341_DrawColorBurst>
 8000d10:	e000      	b.n	8000d14 <ILI9341_DrawRectangle+0xa8>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000d12:	bf00      	nop
}
 8000d14:	370c      	adds	r7, #12
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd90      	pop	{r4, r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	20000002 	.word	0x20000002
 8000d20:	20000000 	.word	0x20000000

08000d24 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b082      	sub	sp, #8
 8000d28:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d2a:	4b14      	ldr	r3, [pc, #80]	@ (8000d7c <MX_DMA_Init+0x58>)
 8000d2c:	695b      	ldr	r3, [r3, #20]
 8000d2e:	4a13      	ldr	r2, [pc, #76]	@ (8000d7c <MX_DMA_Init+0x58>)
 8000d30:	f043 0301 	orr.w	r3, r3, #1
 8000d34:	6153      	str	r3, [r2, #20]
 8000d36:	4b11      	ldr	r3, [pc, #68]	@ (8000d7c <MX_DMA_Init+0x58>)
 8000d38:	695b      	ldr	r3, [r3, #20]
 8000d3a:	f003 0301 	and.w	r3, r3, #1
 8000d3e:	607b      	str	r3, [r7, #4]
 8000d40:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000d42:	2200      	movs	r2, #0
 8000d44:	2100      	movs	r1, #0
 8000d46:	200c      	movs	r0, #12
 8000d48:	f000 fdcb 	bl	80018e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000d4c:	200c      	movs	r0, #12
 8000d4e:	f000 fde4 	bl	800191a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000d52:	2200      	movs	r2, #0
 8000d54:	2100      	movs	r1, #0
 8000d56:	200d      	movs	r0, #13
 8000d58:	f000 fdc3 	bl	80018e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000d5c:	200d      	movs	r0, #13
 8000d5e:	f000 fddc 	bl	800191a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000d62:	2200      	movs	r2, #0
 8000d64:	2100      	movs	r1, #0
 8000d66:	200f      	movs	r0, #15
 8000d68:	f000 fdbb 	bl	80018e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000d6c:	200f      	movs	r0, #15
 8000d6e:	f000 fdd4 	bl	800191a <HAL_NVIC_EnableIRQ>

}
 8000d72:	bf00      	nop
 8000d74:	3708      	adds	r7, #8
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	40021000 	.word	0x40021000

08000d80 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b088      	sub	sp, #32
 8000d84:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d86:	f107 030c 	add.w	r3, r7, #12
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	601a      	str	r2, [r3, #0]
 8000d8e:	605a      	str	r2, [r3, #4]
 8000d90:	609a      	str	r2, [r3, #8]
 8000d92:	60da      	str	r2, [r3, #12]
 8000d94:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d96:	4b36      	ldr	r3, [pc, #216]	@ (8000e70 <MX_GPIO_Init+0xf0>)
 8000d98:	695b      	ldr	r3, [r3, #20]
 8000d9a:	4a35      	ldr	r2, [pc, #212]	@ (8000e70 <MX_GPIO_Init+0xf0>)
 8000d9c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000da0:	6153      	str	r3, [r2, #20]
 8000da2:	4b33      	ldr	r3, [pc, #204]	@ (8000e70 <MX_GPIO_Init+0xf0>)
 8000da4:	695b      	ldr	r3, [r3, #20]
 8000da6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000daa:	60bb      	str	r3, [r7, #8]
 8000dac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dae:	4b30      	ldr	r3, [pc, #192]	@ (8000e70 <MX_GPIO_Init+0xf0>)
 8000db0:	695b      	ldr	r3, [r3, #20]
 8000db2:	4a2f      	ldr	r2, [pc, #188]	@ (8000e70 <MX_GPIO_Init+0xf0>)
 8000db4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000db8:	6153      	str	r3, [r2, #20]
 8000dba:	4b2d      	ldr	r3, [pc, #180]	@ (8000e70 <MX_GPIO_Init+0xf0>)
 8000dbc:	695b      	ldr	r3, [r3, #20]
 8000dbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000dc2:	607b      	str	r3, [r7, #4]
 8000dc4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dc6:	4b2a      	ldr	r3, [pc, #168]	@ (8000e70 <MX_GPIO_Init+0xf0>)
 8000dc8:	695b      	ldr	r3, [r3, #20]
 8000dca:	4a29      	ldr	r2, [pc, #164]	@ (8000e70 <MX_GPIO_Init+0xf0>)
 8000dcc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000dd0:	6153      	str	r3, [r2, #20]
 8000dd2:	4b27      	ldr	r3, [pc, #156]	@ (8000e70 <MX_GPIO_Init+0xf0>)
 8000dd4:	695b      	ldr	r3, [r3, #20]
 8000dd6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000dda:	603b      	str	r3, [r7, #0]
 8000ddc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8000dde:	2201      	movs	r2, #1
 8000de0:	2140      	movs	r1, #64	@ 0x40
 8000de2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000de6:	f001 f8bb 	bl	8001f60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DISP_DC_Pin|DISP_RESET_Pin|DISP_CS_Pin, GPIO_PIN_RESET);
 8000dea:	2200      	movs	r2, #0
 8000dec:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8000df0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000df4:	f001 f8b4 	bl	8001f60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000df8:	2200      	movs	r2, #0
 8000dfa:	2108      	movs	r1, #8
 8000dfc:	481d      	ldr	r0, [pc, #116]	@ (8000e74 <MX_GPIO_Init+0xf4>)
 8000dfe:	f001 f8af 	bl	8001f60 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_Pin DISP_DC_Pin DISP_RESET_Pin DISP_CS_Pin */
  GPIO_InitStruct.Pin = LED_Pin|DISP_DC_Pin|DISP_RESET_Pin|DISP_CS_Pin;
 8000e02:	f44f 63e8 	mov.w	r3, #1856	@ 0x740
 8000e06:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e08:	2301      	movs	r3, #1
 8000e0a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e10:	2300      	movs	r3, #0
 8000e12:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e14:	f107 030c 	add.w	r3, r7, #12
 8000e18:	4619      	mov	r1, r3
 8000e1a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e1e:	f000 ff2d 	bl	8001c7c <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_Pin */
  GPIO_InitStruct.Pin = BTN_Pin;
 8000e22:	2302      	movs	r3, #2
 8000e24:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000e26:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000e2a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e2c:	2301      	movs	r3, #1
 8000e2e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 8000e30:	f107 030c 	add.w	r3, r7, #12
 8000e34:	4619      	mov	r1, r3
 8000e36:	480f      	ldr	r0, [pc, #60]	@ (8000e74 <MX_GPIO_Init+0xf4>)
 8000e38:	f000 ff20 	bl	8001c7c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8000e3c:	2308      	movs	r3, #8
 8000e3e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e40:	2301      	movs	r3, #1
 8000e42:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e44:	2300      	movs	r3, #0
 8000e46:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8000e4c:	f107 030c 	add.w	r3, r7, #12
 8000e50:	4619      	mov	r1, r3
 8000e52:	4808      	ldr	r0, [pc, #32]	@ (8000e74 <MX_GPIO_Init+0xf4>)
 8000e54:	f000 ff12 	bl	8001c7c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8000e58:	2200      	movs	r2, #0
 8000e5a:	2100      	movs	r1, #0
 8000e5c:	2007      	movs	r0, #7
 8000e5e:	f000 fd40 	bl	80018e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000e62:	2007      	movs	r0, #7
 8000e64:	f000 fd59 	bl	800191a <HAL_NVIC_EnableIRQ>

}
 8000e68:	bf00      	nop
 8000e6a:	3720      	adds	r7, #32
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	40021000 	.word	0x40021000
 8000e74:	48000400 	.word	0x48000400

08000e78 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e7c:	4b1b      	ldr	r3, [pc, #108]	@ (8000eec <MX_I2C1_Init+0x74>)
 8000e7e:	4a1c      	ldr	r2, [pc, #112]	@ (8000ef0 <MX_I2C1_Init+0x78>)
 8000e80:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 8000e82:	4b1a      	ldr	r3, [pc, #104]	@ (8000eec <MX_I2C1_Init+0x74>)
 8000e84:	4a1b      	ldr	r2, [pc, #108]	@ (8000ef4 <MX_I2C1_Init+0x7c>)
 8000e86:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000e88:	4b18      	ldr	r3, [pc, #96]	@ (8000eec <MX_I2C1_Init+0x74>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e8e:	4b17      	ldr	r3, [pc, #92]	@ (8000eec <MX_I2C1_Init+0x74>)
 8000e90:	2201      	movs	r2, #1
 8000e92:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e94:	4b15      	ldr	r3, [pc, #84]	@ (8000eec <MX_I2C1_Init+0x74>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000e9a:	4b14      	ldr	r3, [pc, #80]	@ (8000eec <MX_I2C1_Init+0x74>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000ea0:	4b12      	ldr	r3, [pc, #72]	@ (8000eec <MX_I2C1_Init+0x74>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ea6:	4b11      	ldr	r3, [pc, #68]	@ (8000eec <MX_I2C1_Init+0x74>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000eac:	4b0f      	ldr	r3, [pc, #60]	@ (8000eec <MX_I2C1_Init+0x74>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000eb2:	480e      	ldr	r0, [pc, #56]	@ (8000eec <MX_I2C1_Init+0x74>)
 8000eb4:	f001 f8a9 	bl	800200a <HAL_I2C_Init>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d001      	beq.n	8000ec2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000ebe:	f000 f987 	bl	80011d0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000ec2:	2100      	movs	r1, #0
 8000ec4:	4809      	ldr	r0, [pc, #36]	@ (8000eec <MX_I2C1_Init+0x74>)
 8000ec6:	f001 f93b 	bl	8002140 <HAL_I2CEx_ConfigAnalogFilter>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d001      	beq.n	8000ed4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000ed0:	f000 f97e 	bl	80011d0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	4805      	ldr	r0, [pc, #20]	@ (8000eec <MX_I2C1_Init+0x74>)
 8000ed8:	f001 f97d 	bl	80021d6 <HAL_I2CEx_ConfigDigitalFilter>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d001      	beq.n	8000ee6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000ee2:	f000 f975 	bl	80011d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000ee6:	bf00      	nop
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	20000030 	.word	0x20000030
 8000ef0:	40005400 	.word	0x40005400
 8000ef4:	00201d2b 	.word	0x00201d2b

08000ef8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b08a      	sub	sp, #40	@ 0x28
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f00:	f107 0314 	add.w	r3, r7, #20
 8000f04:	2200      	movs	r2, #0
 8000f06:	601a      	str	r2, [r3, #0]
 8000f08:	605a      	str	r2, [r3, #4]
 8000f0a:	609a      	str	r2, [r3, #8]
 8000f0c:	60da      	str	r2, [r3, #12]
 8000f0e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a43      	ldr	r2, [pc, #268]	@ (8001024 <HAL_I2C_MspInit+0x12c>)
 8000f16:	4293      	cmp	r3, r2
 8000f18:	d17f      	bne.n	800101a <HAL_I2C_MspInit+0x122>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f1a:	4b43      	ldr	r3, [pc, #268]	@ (8001028 <HAL_I2C_MspInit+0x130>)
 8000f1c:	695b      	ldr	r3, [r3, #20]
 8000f1e:	4a42      	ldr	r2, [pc, #264]	@ (8001028 <HAL_I2C_MspInit+0x130>)
 8000f20:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f24:	6153      	str	r3, [r2, #20]
 8000f26:	4b40      	ldr	r3, [pc, #256]	@ (8001028 <HAL_I2C_MspInit+0x130>)
 8000f28:	695b      	ldr	r3, [r3, #20]
 8000f2a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000f2e:	613b      	str	r3, [r7, #16]
 8000f30:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000f32:	23c0      	movs	r3, #192	@ 0xc0
 8000f34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f36:	2312      	movs	r3, #18
 8000f38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f3e:	2303      	movs	r3, #3
 8000f40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000f42:	2304      	movs	r3, #4
 8000f44:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f46:	f107 0314 	add.w	r3, r7, #20
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	4837      	ldr	r0, [pc, #220]	@ (800102c <HAL_I2C_MspInit+0x134>)
 8000f4e:	f000 fe95 	bl	8001c7c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f52:	4b35      	ldr	r3, [pc, #212]	@ (8001028 <HAL_I2C_MspInit+0x130>)
 8000f54:	69db      	ldr	r3, [r3, #28]
 8000f56:	4a34      	ldr	r2, [pc, #208]	@ (8001028 <HAL_I2C_MspInit+0x130>)
 8000f58:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f5c:	61d3      	str	r3, [r2, #28]
 8000f5e:	4b32      	ldr	r3, [pc, #200]	@ (8001028 <HAL_I2C_MspInit+0x130>)
 8000f60:	69db      	ldr	r3, [r3, #28]
 8000f62:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f66:	60fb      	str	r3, [r7, #12]
 8000f68:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel5;
 8000f6a:	4b31      	ldr	r3, [pc, #196]	@ (8001030 <HAL_I2C_MspInit+0x138>)
 8000f6c:	4a31      	ldr	r2, [pc, #196]	@ (8001034 <HAL_I2C_MspInit+0x13c>)
 8000f6e:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f70:	4b2f      	ldr	r3, [pc, #188]	@ (8001030 <HAL_I2C_MspInit+0x138>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f76:	4b2e      	ldr	r3, [pc, #184]	@ (8001030 <HAL_I2C_MspInit+0x138>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000f7c:	4b2c      	ldr	r3, [pc, #176]	@ (8001030 <HAL_I2C_MspInit+0x138>)
 8000f7e:	2280      	movs	r2, #128	@ 0x80
 8000f80:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000f82:	4b2b      	ldr	r3, [pc, #172]	@ (8001030 <HAL_I2C_MspInit+0x138>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f88:	4b29      	ldr	r3, [pc, #164]	@ (8001030 <HAL_I2C_MspInit+0x138>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8000f8e:	4b28      	ldr	r3, [pc, #160]	@ (8001030 <HAL_I2C_MspInit+0x138>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000f94:	4b26      	ldr	r3, [pc, #152]	@ (8001030 <HAL_I2C_MspInit+0x138>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8000f9a:	4825      	ldr	r0, [pc, #148]	@ (8001030 <HAL_I2C_MspInit+0x138>)
 8000f9c:	f000 fcd7 	bl	800194e <HAL_DMA_Init>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d001      	beq.n	8000faa <HAL_I2C_MspInit+0xb2>
    {
      Error_Handler();
 8000fa6:	f000 f913 	bl	80011d0 <Error_Handler>
    }

    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_I2C1_RX_DMA1_CH5);
 8000faa:	4b23      	ldr	r3, [pc, #140]	@ (8001038 <HAL_I2C_MspInit+0x140>)
 8000fac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000fae:	4a22      	ldr	r2, [pc, #136]	@ (8001038 <HAL_I2C_MspInit+0x140>)
 8000fb0:	f043 0320 	orr.w	r3, r3, #32
 8000fb4:	6513      	str	r3, [r2, #80]	@ 0x50

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	4a1d      	ldr	r2, [pc, #116]	@ (8001030 <HAL_I2C_MspInit+0x138>)
 8000fba:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000fbc:	4a1c      	ldr	r2, [pc, #112]	@ (8001030 <HAL_I2C_MspInit+0x138>)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel2;
 8000fc2:	4b1e      	ldr	r3, [pc, #120]	@ (800103c <HAL_I2C_MspInit+0x144>)
 8000fc4:	4a1e      	ldr	r2, [pc, #120]	@ (8001040 <HAL_I2C_MspInit+0x148>)
 8000fc6:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000fc8:	4b1c      	ldr	r3, [pc, #112]	@ (800103c <HAL_I2C_MspInit+0x144>)
 8000fca:	2210      	movs	r2, #16
 8000fcc:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fce:	4b1b      	ldr	r3, [pc, #108]	@ (800103c <HAL_I2C_MspInit+0x144>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000fd4:	4b19      	ldr	r3, [pc, #100]	@ (800103c <HAL_I2C_MspInit+0x144>)
 8000fd6:	2280      	movs	r2, #128	@ 0x80
 8000fd8:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000fda:	4b18      	ldr	r3, [pc, #96]	@ (800103c <HAL_I2C_MspInit+0x144>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000fe0:	4b16      	ldr	r3, [pc, #88]	@ (800103c <HAL_I2C_MspInit+0x144>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8000fe6:	4b15      	ldr	r3, [pc, #84]	@ (800103c <HAL_I2C_MspInit+0x144>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000fec:	4b13      	ldr	r3, [pc, #76]	@ (800103c <HAL_I2C_MspInit+0x144>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8000ff2:	4812      	ldr	r0, [pc, #72]	@ (800103c <HAL_I2C_MspInit+0x144>)
 8000ff4:	f000 fcab 	bl	800194e <HAL_DMA_Init>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d001      	beq.n	8001002 <HAL_I2C_MspInit+0x10a>
    {
      Error_Handler();
 8000ffe:	f000 f8e7 	bl	80011d0 <Error_Handler>
    }

    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_I2C1_TX_DMA1_CH2);
 8001002:	4b0d      	ldr	r3, [pc, #52]	@ (8001038 <HAL_I2C_MspInit+0x140>)
 8001004:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001006:	4a0c      	ldr	r2, [pc, #48]	@ (8001038 <HAL_I2C_MspInit+0x140>)
 8001008:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800100c:	6513      	str	r3, [r2, #80]	@ 0x50

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	4a0a      	ldr	r2, [pc, #40]	@ (800103c <HAL_I2C_MspInit+0x144>)
 8001012:	639a      	str	r2, [r3, #56]	@ 0x38
 8001014:	4a09      	ldr	r2, [pc, #36]	@ (800103c <HAL_I2C_MspInit+0x144>)
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800101a:	bf00      	nop
 800101c:	3728      	adds	r7, #40	@ 0x28
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	40005400 	.word	0x40005400
 8001028:	40021000 	.word	0x40021000
 800102c:	48000400 	.word	0x48000400
 8001030:	20000084 	.word	0x20000084
 8001034:	40020058 	.word	0x40020058
 8001038:	40010000 	.word	0x40010000
 800103c:	200000c8 	.word	0x200000c8
 8001040:	4002001c 	.word	0x4002001c

08001044 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b084      	sub	sp, #16
 8001048:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800104a:	f000 fae5 	bl	8001618 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800104e:	f000 f86d 	bl	800112c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001052:	f7ff fe95 	bl	8000d80 <MX_GPIO_Init>
  MX_DMA_Init();
 8001056:	f7ff fe65 	bl	8000d24 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800105a:	f000 fa3f 	bl	80014dc <MX_USART2_UART_Init>
  MX_SPI1_Init();
 800105e:	f000 f8bd 	bl	80011dc <MX_SPI1_Init>
  MX_I2C1_Init();
 8001062:	f7ff ff09 	bl	8000e78 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  ILI9341_Reset();
 8001066:	f7ff fb48 	bl	80006fa <ILI9341_Reset>
  HAL_Delay(10);
 800106a:	200a      	movs	r0, #10
 800106c:	f000 fb3a 	bl	80016e4 <HAL_Delay>
  ILI9341_Init();
 8001070:	f7ff fb74 	bl	800075c <ILI9341_Init>
  HAL_Delay(50);
 8001074:	2032      	movs	r0, #50	@ 0x32
 8001076:	f000 fb35 	bl	80016e4 <HAL_Delay>

  ILI9341_SetRotation(3);
 800107a:	2003      	movs	r0, #3
 800107c:	f7ff fc7c 	bl	8000978 <ILI9341_SetRotation>
  ILI9341_FillScreen(BLACK); //fill whole screen with black color
 8001080:	2000      	movs	r0, #0
 8001082:	f7ff fd67 	bl	8000b54 <ILI9341_FillScreen>

  ILI9341_DrawChar_Scaled('3', FONT4, 160, 100, WHITE, BLACK, 5);
 8001086:	2305      	movs	r3, #5
 8001088:	9302      	str	r3, [sp, #8]
 800108a:	2300      	movs	r3, #0
 800108c:	9301      	str	r3, [sp, #4]
 800108e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001092:	9300      	str	r3, [sp, #0]
 8001094:	2364      	movs	r3, #100	@ 0x64
 8001096:	22a0      	movs	r2, #160	@ 0xa0
 8001098:	491e      	ldr	r1, [pc, #120]	@ (8001114 <main+0xd0>)
 800109a:	2033      	movs	r0, #51	@ 0x33
 800109c:	f7ff f956 	bl	800034c <ILI9341_DrawChar_Scaled>
  ILI9341_DrawText_Scaled("10", FONT4, 10, 10, BLACK, WHITE, 5);
 80010a0:	2305      	movs	r3, #5
 80010a2:	9302      	str	r3, [sp, #8]
 80010a4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010a8:	9301      	str	r3, [sp, #4]
 80010aa:	2300      	movs	r3, #0
 80010ac:	9300      	str	r3, [sp, #0]
 80010ae:	230a      	movs	r3, #10
 80010b0:	220a      	movs	r2, #10
 80010b2:	4918      	ldr	r1, [pc, #96]	@ (8001114 <main+0xd0>)
 80010b4:	4818      	ldr	r0, [pc, #96]	@ (8001118 <main+0xd4>)
 80010b6:	f7ff f9fa 	bl	80004ae <ILI9341_DrawText_Scaled>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (screen_status) {
 80010ba:	4b18      	ldr	r3, [pc, #96]	@ (800111c <main+0xd8>)
 80010bc:	f993 3000 	ldrsb.w	r3, [r3]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d01e      	beq.n	8001102 <main+0xbe>
		  pressure++;
 80010c4:	4b16      	ldr	r3, [pc, #88]	@ (8001120 <main+0xdc>)
 80010c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010ca:	b29b      	uxth	r3, r3
 80010cc:	3301      	adds	r3, #1
 80010ce:	b29b      	uxth	r3, r3
 80010d0:	b21a      	sxth	r2, r3
 80010d2:	4b13      	ldr	r3, [pc, #76]	@ (8001120 <main+0xdc>)
 80010d4:	801a      	strh	r2, [r3, #0]
		  digit3_to_ascii(pressure, string_buf);
 80010d6:	4b12      	ldr	r3, [pc, #72]	@ (8001120 <main+0xdc>)
 80010d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010dc:	b29b      	uxth	r3, r3
 80010de:	4911      	ldr	r1, [pc, #68]	@ (8001124 <main+0xe0>)
 80010e0:	4618      	mov	r0, r3
 80010e2:	f000 f9b5 	bl	8001450 <digit3_to_ascii>
		  ILI9341_DrawText(string_buf, FONT4, 190, 95, WHITE, BLACK);
 80010e6:	2300      	movs	r3, #0
 80010e8:	9301      	str	r3, [sp, #4]
 80010ea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010ee:	9300      	str	r3, [sp, #0]
 80010f0:	235f      	movs	r3, #95	@ 0x5f
 80010f2:	22be      	movs	r2, #190	@ 0xbe
 80010f4:	4907      	ldr	r1, [pc, #28]	@ (8001114 <main+0xd0>)
 80010f6:	480b      	ldr	r0, [pc, #44]	@ (8001124 <main+0xe0>)
 80010f8:	f7ff f8de 	bl	80002b8 <ILI9341_DrawText>
		  screen_status = 0;
 80010fc:	4b07      	ldr	r3, [pc, #28]	@ (800111c <main+0xd8>)
 80010fe:	2200      	movs	r2, #0
 8001100:	701a      	strb	r2, [r3, #0]

	  //HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
	  //HAL_Delay(500);
	  //HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
	  //HAL_Delay(500);
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 8001102:	2108      	movs	r1, #8
 8001104:	4808      	ldr	r0, [pc, #32]	@ (8001128 <main+0xe4>)
 8001106:	f000 ff43 	bl	8001f90 <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 800110a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800110e:	f000 fae9 	bl	80016e4 <HAL_Delay>
	  if (screen_status) {
 8001112:	e7d2      	b.n	80010ba <main+0x76>
 8001114:	08004ab0 	.word	0x08004ab0
 8001118:	08004aac 	.word	0x08004aac
 800111c:	2000010c 	.word	0x2000010c
 8001120:	20000004 	.word	0x20000004
 8001124:	20000110 	.word	0x20000110
 8001128:	48000400 	.word	0x48000400

0800112c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b096      	sub	sp, #88	@ 0x58
 8001130:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001132:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001136:	2228      	movs	r2, #40	@ 0x28
 8001138:	2100      	movs	r1, #0
 800113a:	4618      	mov	r0, r3
 800113c:	f003 fc7d 	bl	8004a3a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001140:	f107 031c 	add.w	r3, r7, #28
 8001144:	2200      	movs	r2, #0
 8001146:	601a      	str	r2, [r3, #0]
 8001148:	605a      	str	r2, [r3, #4]
 800114a:	609a      	str	r2, [r3, #8]
 800114c:	60da      	str	r2, [r3, #12]
 800114e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001150:	1d3b      	adds	r3, r7, #4
 8001152:	2200      	movs	r2, #0
 8001154:	601a      	str	r2, [r3, #0]
 8001156:	605a      	str	r2, [r3, #4]
 8001158:	609a      	str	r2, [r3, #8]
 800115a:	60da      	str	r2, [r3, #12]
 800115c:	611a      	str	r2, [r3, #16]
 800115e:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001160:	2302      	movs	r3, #2
 8001162:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001164:	2301      	movs	r3, #1
 8001166:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001168:	2310      	movs	r3, #16
 800116a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800116c:	2300      	movs	r3, #0
 800116e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001170:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001174:	4618      	mov	r0, r3
 8001176:	f001 f87b 	bl	8002270 <HAL_RCC_OscConfig>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d001      	beq.n	8001184 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001180:	f000 f826 	bl	80011d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001184:	230f      	movs	r3, #15
 8001186:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001188:	2300      	movs	r3, #0
 800118a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800118c:	2300      	movs	r3, #0
 800118e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001190:	2300      	movs	r3, #0
 8001192:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001194:	2300      	movs	r3, #0
 8001196:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001198:	f107 031c 	add.w	r3, r7, #28
 800119c:	2100      	movs	r1, #0
 800119e:	4618      	mov	r0, r3
 80011a0:	f002 f874 	bl	800328c <HAL_RCC_ClockConfig>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d001      	beq.n	80011ae <SystemClock_Config+0x82>
  {
    Error_Handler();
 80011aa:	f000 f811 	bl	80011d0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80011ae:	2320      	movs	r3, #32
 80011b0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80011b2:	2300      	movs	r3, #0
 80011b4:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011b6:	1d3b      	adds	r3, r7, #4
 80011b8:	4618      	mov	r0, r3
 80011ba:	f002 fa79 	bl	80036b0 <HAL_RCCEx_PeriphCLKConfig>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80011c4:	f000 f804 	bl	80011d0 <Error_Handler>
  }
}
 80011c8:	bf00      	nop
 80011ca:	3758      	adds	r7, #88	@ 0x58
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}

080011d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011d4:	b672      	cpsid	i
}
 80011d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011d8:	bf00      	nop
 80011da:	e7fd      	b.n	80011d8 <Error_Handler+0x8>

080011dc <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80011e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001250 <MX_SPI1_Init+0x74>)
 80011e2:	4a1c      	ldr	r2, [pc, #112]	@ (8001254 <MX_SPI1_Init+0x78>)
 80011e4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80011e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001250 <MX_SPI1_Init+0x74>)
 80011e8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80011ec:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80011ee:	4b18      	ldr	r3, [pc, #96]	@ (8001250 <MX_SPI1_Init+0x74>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80011f4:	4b16      	ldr	r3, [pc, #88]	@ (8001250 <MX_SPI1_Init+0x74>)
 80011f6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80011fa:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011fc:	4b14      	ldr	r3, [pc, #80]	@ (8001250 <MX_SPI1_Init+0x74>)
 80011fe:	2200      	movs	r2, #0
 8001200:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001202:	4b13      	ldr	r3, [pc, #76]	@ (8001250 <MX_SPI1_Init+0x74>)
 8001204:	2200      	movs	r2, #0
 8001206:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001208:	4b11      	ldr	r3, [pc, #68]	@ (8001250 <MX_SPI1_Init+0x74>)
 800120a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800120e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001210:	4b0f      	ldr	r3, [pc, #60]	@ (8001250 <MX_SPI1_Init+0x74>)
 8001212:	2200      	movs	r2, #0
 8001214:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001216:	4b0e      	ldr	r3, [pc, #56]	@ (8001250 <MX_SPI1_Init+0x74>)
 8001218:	2200      	movs	r2, #0
 800121a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800121c:	4b0c      	ldr	r3, [pc, #48]	@ (8001250 <MX_SPI1_Init+0x74>)
 800121e:	2200      	movs	r2, #0
 8001220:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001222:	4b0b      	ldr	r3, [pc, #44]	@ (8001250 <MX_SPI1_Init+0x74>)
 8001224:	2200      	movs	r2, #0
 8001226:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001228:	4b09      	ldr	r3, [pc, #36]	@ (8001250 <MX_SPI1_Init+0x74>)
 800122a:	2207      	movs	r2, #7
 800122c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800122e:	4b08      	ldr	r3, [pc, #32]	@ (8001250 <MX_SPI1_Init+0x74>)
 8001230:	2200      	movs	r2, #0
 8001232:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001234:	4b06      	ldr	r3, [pc, #24]	@ (8001250 <MX_SPI1_Init+0x74>)
 8001236:	2208      	movs	r2, #8
 8001238:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800123a:	4805      	ldr	r0, [pc, #20]	@ (8001250 <MX_SPI1_Init+0x74>)
 800123c:	f002 fb5c 	bl	80038f8 <HAL_SPI_Init>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001246:	f7ff ffc3 	bl	80011d0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800124a:	bf00      	nop
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	20000118 	.word	0x20000118
 8001254:	40013000 	.word	0x40013000

08001258 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b08a      	sub	sp, #40	@ 0x28
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001260:	f107 0314 	add.w	r3, r7, #20
 8001264:	2200      	movs	r2, #0
 8001266:	601a      	str	r2, [r3, #0]
 8001268:	605a      	str	r2, [r3, #4]
 800126a:	609a      	str	r2, [r3, #8]
 800126c:	60da      	str	r2, [r3, #12]
 800126e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4a2a      	ldr	r2, [pc, #168]	@ (8001320 <HAL_SPI_MspInit+0xc8>)
 8001276:	4293      	cmp	r3, r2
 8001278:	d14e      	bne.n	8001318 <HAL_SPI_MspInit+0xc0>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800127a:	4b2a      	ldr	r3, [pc, #168]	@ (8001324 <HAL_SPI_MspInit+0xcc>)
 800127c:	699b      	ldr	r3, [r3, #24]
 800127e:	4a29      	ldr	r2, [pc, #164]	@ (8001324 <HAL_SPI_MspInit+0xcc>)
 8001280:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001284:	6193      	str	r3, [r2, #24]
 8001286:	4b27      	ldr	r3, [pc, #156]	@ (8001324 <HAL_SPI_MspInit+0xcc>)
 8001288:	699b      	ldr	r3, [r3, #24]
 800128a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800128e:	613b      	str	r3, [r7, #16]
 8001290:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001292:	4b24      	ldr	r3, [pc, #144]	@ (8001324 <HAL_SPI_MspInit+0xcc>)
 8001294:	695b      	ldr	r3, [r3, #20]
 8001296:	4a23      	ldr	r2, [pc, #140]	@ (8001324 <HAL_SPI_MspInit+0xcc>)
 8001298:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800129c:	6153      	str	r3, [r2, #20]
 800129e:	4b21      	ldr	r3, [pc, #132]	@ (8001324 <HAL_SPI_MspInit+0xcc>)
 80012a0:	695b      	ldr	r3, [r3, #20]
 80012a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012a6:	60fb      	str	r3, [r7, #12]
 80012a8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80012aa:	23a0      	movs	r3, #160	@ 0xa0
 80012ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ae:	2302      	movs	r3, #2
 80012b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b2:	2300      	movs	r3, #0
 80012b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012b6:	2303      	movs	r3, #3
 80012b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80012ba:	2305      	movs	r3, #5
 80012bc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012be:	f107 0314 	add.w	r3, r7, #20
 80012c2:	4619      	mov	r1, r3
 80012c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012c8:	f000 fcd8 	bl	8001c7c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 80012cc:	4b16      	ldr	r3, [pc, #88]	@ (8001328 <HAL_SPI_MspInit+0xd0>)
 80012ce:	4a17      	ldr	r2, [pc, #92]	@ (800132c <HAL_SPI_MspInit+0xd4>)
 80012d0:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80012d2:	4b15      	ldr	r3, [pc, #84]	@ (8001328 <HAL_SPI_MspInit+0xd0>)
 80012d4:	2210      	movs	r2, #16
 80012d6:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012d8:	4b13      	ldr	r3, [pc, #76]	@ (8001328 <HAL_SPI_MspInit+0xd0>)
 80012da:	2200      	movs	r2, #0
 80012dc:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80012de:	4b12      	ldr	r3, [pc, #72]	@ (8001328 <HAL_SPI_MspInit+0xd0>)
 80012e0:	2280      	movs	r2, #128	@ 0x80
 80012e2:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80012e4:	4b10      	ldr	r3, [pc, #64]	@ (8001328 <HAL_SPI_MspInit+0xd0>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80012ea:	4b0f      	ldr	r3, [pc, #60]	@ (8001328 <HAL_SPI_MspInit+0xd0>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80012f0:	4b0d      	ldr	r3, [pc, #52]	@ (8001328 <HAL_SPI_MspInit+0xd0>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80012f6:	4b0c      	ldr	r3, [pc, #48]	@ (8001328 <HAL_SPI_MspInit+0xd0>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80012fc:	480a      	ldr	r0, [pc, #40]	@ (8001328 <HAL_SPI_MspInit+0xd0>)
 80012fe:	f000 fb26 	bl	800194e <HAL_DMA_Init>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d001      	beq.n	800130c <HAL_SPI_MspInit+0xb4>
    {
      Error_Handler();
 8001308:	f7ff ff62 	bl	80011d0 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	4a06      	ldr	r2, [pc, #24]	@ (8001328 <HAL_SPI_MspInit+0xd0>)
 8001310:	655a      	str	r2, [r3, #84]	@ 0x54
 8001312:	4a05      	ldr	r2, [pc, #20]	@ (8001328 <HAL_SPI_MspInit+0xd0>)
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001318:	bf00      	nop
 800131a:	3728      	adds	r7, #40	@ 0x28
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	40013000 	.word	0x40013000
 8001324:	40021000 	.word	0x40021000
 8001328:	2000017c 	.word	0x2000017c
 800132c:	40020030 	.word	0x40020030

08001330 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001330:	b480      	push	{r7}
 8001332:	b083      	sub	sp, #12
 8001334:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001336:	4b0f      	ldr	r3, [pc, #60]	@ (8001374 <HAL_MspInit+0x44>)
 8001338:	699b      	ldr	r3, [r3, #24]
 800133a:	4a0e      	ldr	r2, [pc, #56]	@ (8001374 <HAL_MspInit+0x44>)
 800133c:	f043 0301 	orr.w	r3, r3, #1
 8001340:	6193      	str	r3, [r2, #24]
 8001342:	4b0c      	ldr	r3, [pc, #48]	@ (8001374 <HAL_MspInit+0x44>)
 8001344:	699b      	ldr	r3, [r3, #24]
 8001346:	f003 0301 	and.w	r3, r3, #1
 800134a:	607b      	str	r3, [r7, #4]
 800134c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800134e:	4b09      	ldr	r3, [pc, #36]	@ (8001374 <HAL_MspInit+0x44>)
 8001350:	69db      	ldr	r3, [r3, #28]
 8001352:	4a08      	ldr	r2, [pc, #32]	@ (8001374 <HAL_MspInit+0x44>)
 8001354:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001358:	61d3      	str	r3, [r2, #28]
 800135a:	4b06      	ldr	r3, [pc, #24]	@ (8001374 <HAL_MspInit+0x44>)
 800135c:	69db      	ldr	r3, [r3, #28]
 800135e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001362:	603b      	str	r3, [r7, #0]
 8001364:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001366:	bf00      	nop
 8001368:	370c      	adds	r7, #12
 800136a:	46bd      	mov	sp, r7
 800136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001370:	4770      	bx	lr
 8001372:	bf00      	nop
 8001374:	40021000 	.word	0x40021000

08001378 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001378:	b480      	push	{r7}
 800137a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800137c:	bf00      	nop
 800137e:	e7fd      	b.n	800137c <NMI_Handler+0x4>

08001380 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001384:	bf00      	nop
 8001386:	e7fd      	b.n	8001384 <HardFault_Handler+0x4>

08001388 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800138c:	bf00      	nop
 800138e:	e7fd      	b.n	800138c <MemManage_Handler+0x4>

08001390 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001394:	bf00      	nop
 8001396:	e7fd      	b.n	8001394 <BusFault_Handler+0x4>

08001398 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800139c:	bf00      	nop
 800139e:	e7fd      	b.n	800139c <UsageFault_Handler+0x4>

080013a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013a4:	bf00      	nop
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr

080013ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013ae:	b480      	push	{r7}
 80013b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013b2:	bf00      	nop
 80013b4:	46bd      	mov	sp, r7
 80013b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ba:	4770      	bx	lr

080013bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013c0:	bf00      	nop
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr

080013ca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013ca:	b580      	push	{r7, lr}
 80013cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013ce:	f000 f969 	bl	80016a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013d2:	bf00      	nop
 80013d4:	bd80      	pop	{r7, pc}
	...

080013d8 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line 1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_Pin);
 80013dc:	2002      	movs	r0, #2
 80013de:	f000 fdf1 	bl	8001fc4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */
  screen_status = 1;
 80013e2:	4b02      	ldr	r3, [pc, #8]	@ (80013ec <EXTI1_IRQHandler+0x14>)
 80013e4:	2201      	movs	r2, #1
 80013e6:	701a      	strb	r2, [r3, #0]
  /* USER CODE END EXTI1_IRQn 1 */
}
 80013e8:	bf00      	nop
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	2000010c 	.word	0x2000010c

080013f0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 80013f4:	4802      	ldr	r0, [pc, #8]	@ (8001400 <DMA1_Channel2_IRQHandler+0x10>)
 80013f6:	f000 fb50 	bl	8001a9a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80013fa:	bf00      	nop
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	200000c8 	.word	0x200000c8

08001404 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001408:	4802      	ldr	r0, [pc, #8]	@ (8001414 <DMA1_Channel3_IRQHandler+0x10>)
 800140a:	f000 fb46 	bl	8001a9a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800140e:	bf00      	nop
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	2000017c 	.word	0x2000017c

08001418 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 800141c:	4802      	ldr	r0, [pc, #8]	@ (8001428 <DMA1_Channel5_IRQHandler+0x10>)
 800141e:	f000 fb3c 	bl	8001a9a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001422:	bf00      	nop
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	20000084 	.word	0x20000084

0800142c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001430:	4b06      	ldr	r3, [pc, #24]	@ (800144c <SystemInit+0x20>)
 8001432:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001436:	4a05      	ldr	r2, [pc, #20]	@ (800144c <SystemInit+0x20>)
 8001438:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800143c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001440:	bf00      	nop
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr
 800144a:	bf00      	nop
 800144c:	e000ed00 	.word	0xe000ed00

08001450 <digit3_to_ascii>:


/* INT to CHAR functions--------------------------------------------------------*/
/* USER CODE BEGIN 1 */
void digit3_to_ascii(uint16_t value, char *buffer)
{
 8001450:	b480      	push	{r7}
 8001452:	b083      	sub	sp, #12
 8001454:	af00      	add	r7, sp, #0
 8001456:	4603      	mov	r3, r0
 8001458:	6039      	str	r1, [r7, #0]
 800145a:	80fb      	strh	r3, [r7, #6]
	buffer[0] = (value / 100) + '0';
 800145c:	88fb      	ldrh	r3, [r7, #6]
 800145e:	4a1d      	ldr	r2, [pc, #116]	@ (80014d4 <digit3_to_ascii+0x84>)
 8001460:	fba2 2303 	umull	r2, r3, r2, r3
 8001464:	095b      	lsrs	r3, r3, #5
 8001466:	b29b      	uxth	r3, r3
 8001468:	b2db      	uxtb	r3, r3
 800146a:	3330      	adds	r3, #48	@ 0x30
 800146c:	b2da      	uxtb	r2, r3
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	701a      	strb	r2, [r3, #0]
	buffer[1] = ((value % 100) / 10) + '0';
 8001472:	88fb      	ldrh	r3, [r7, #6]
 8001474:	4a17      	ldr	r2, [pc, #92]	@ (80014d4 <digit3_to_ascii+0x84>)
 8001476:	fba2 1203 	umull	r1, r2, r2, r3
 800147a:	0952      	lsrs	r2, r2, #5
 800147c:	2164      	movs	r1, #100	@ 0x64
 800147e:	fb01 f202 	mul.w	r2, r1, r2
 8001482:	1a9b      	subs	r3, r3, r2
 8001484:	b29b      	uxth	r3, r3
 8001486:	4a14      	ldr	r2, [pc, #80]	@ (80014d8 <digit3_to_ascii+0x88>)
 8001488:	fba2 2303 	umull	r2, r3, r2, r3
 800148c:	08db      	lsrs	r3, r3, #3
 800148e:	b29b      	uxth	r3, r3
 8001490:	b2da      	uxtb	r2, r3
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	3301      	adds	r3, #1
 8001496:	3230      	adds	r2, #48	@ 0x30
 8001498:	b2d2      	uxtb	r2, r2
 800149a:	701a      	strb	r2, [r3, #0]
	buffer[2] = (value % 10) + '0';
 800149c:	88fa      	ldrh	r2, [r7, #6]
 800149e:	4b0e      	ldr	r3, [pc, #56]	@ (80014d8 <digit3_to_ascii+0x88>)
 80014a0:	fba3 1302 	umull	r1, r3, r3, r2
 80014a4:	08d9      	lsrs	r1, r3, #3
 80014a6:	460b      	mov	r3, r1
 80014a8:	009b      	lsls	r3, r3, #2
 80014aa:	440b      	add	r3, r1
 80014ac:	005b      	lsls	r3, r3, #1
 80014ae:	1ad3      	subs	r3, r2, r3
 80014b0:	b29b      	uxth	r3, r3
 80014b2:	b2da      	uxtb	r2, r3
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	3302      	adds	r3, #2
 80014b8:	3230      	adds	r2, #48	@ 0x30
 80014ba:	b2d2      	uxtb	r2, r2
 80014bc:	701a      	strb	r2, [r3, #0]
	buffer[3] = '\0';
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	3303      	adds	r3, #3
 80014c2:	2200      	movs	r2, #0
 80014c4:	701a      	strb	r2, [r3, #0]
}
 80014c6:	bf00      	nop
 80014c8:	370c      	adds	r7, #12
 80014ca:	46bd      	mov	sp, r7
 80014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d0:	4770      	bx	lr
 80014d2:	bf00      	nop
 80014d4:	51eb851f 	.word	0x51eb851f
 80014d8:	cccccccd 	.word	0xcccccccd

080014dc <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014e0:	4b14      	ldr	r3, [pc, #80]	@ (8001534 <MX_USART2_UART_Init+0x58>)
 80014e2:	4a15      	ldr	r2, [pc, #84]	@ (8001538 <MX_USART2_UART_Init+0x5c>)
 80014e4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80014e6:	4b13      	ldr	r3, [pc, #76]	@ (8001534 <MX_USART2_UART_Init+0x58>)
 80014e8:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 80014ec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014ee:	4b11      	ldr	r3, [pc, #68]	@ (8001534 <MX_USART2_UART_Init+0x58>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001534 <MX_USART2_UART_Init+0x58>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001534 <MX_USART2_UART_Init+0x58>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001500:	4b0c      	ldr	r3, [pc, #48]	@ (8001534 <MX_USART2_UART_Init+0x58>)
 8001502:	220c      	movs	r2, #12
 8001504:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001506:	4b0b      	ldr	r3, [pc, #44]	@ (8001534 <MX_USART2_UART_Init+0x58>)
 8001508:	2200      	movs	r2, #0
 800150a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800150c:	4b09      	ldr	r3, [pc, #36]	@ (8001534 <MX_USART2_UART_Init+0x58>)
 800150e:	2200      	movs	r2, #0
 8001510:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001512:	4b08      	ldr	r3, [pc, #32]	@ (8001534 <MX_USART2_UART_Init+0x58>)
 8001514:	2200      	movs	r2, #0
 8001516:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001518:	4b06      	ldr	r3, [pc, #24]	@ (8001534 <MX_USART2_UART_Init+0x58>)
 800151a:	2200      	movs	r2, #0
 800151c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800151e:	4805      	ldr	r0, [pc, #20]	@ (8001534 <MX_USART2_UART_Init+0x58>)
 8001520:	f002 feec 	bl	80042fc <HAL_UART_Init>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d001      	beq.n	800152e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800152a:	f7ff fe51 	bl	80011d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800152e:	bf00      	nop
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	200001c0 	.word	0x200001c0
 8001538:	40004400 	.word	0x40004400

0800153c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b08a      	sub	sp, #40	@ 0x28
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001544:	f107 0314 	add.w	r3, r7, #20
 8001548:	2200      	movs	r2, #0
 800154a:	601a      	str	r2, [r3, #0]
 800154c:	605a      	str	r2, [r3, #4]
 800154e:	609a      	str	r2, [r3, #8]
 8001550:	60da      	str	r2, [r3, #12]
 8001552:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4a18      	ldr	r2, [pc, #96]	@ (80015bc <HAL_UART_MspInit+0x80>)
 800155a:	4293      	cmp	r3, r2
 800155c:	d129      	bne.n	80015b2 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800155e:	4b18      	ldr	r3, [pc, #96]	@ (80015c0 <HAL_UART_MspInit+0x84>)
 8001560:	69db      	ldr	r3, [r3, #28]
 8001562:	4a17      	ldr	r2, [pc, #92]	@ (80015c0 <HAL_UART_MspInit+0x84>)
 8001564:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001568:	61d3      	str	r3, [r2, #28]
 800156a:	4b15      	ldr	r3, [pc, #84]	@ (80015c0 <HAL_UART_MspInit+0x84>)
 800156c:	69db      	ldr	r3, [r3, #28]
 800156e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001572:	613b      	str	r3, [r7, #16]
 8001574:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001576:	4b12      	ldr	r3, [pc, #72]	@ (80015c0 <HAL_UART_MspInit+0x84>)
 8001578:	695b      	ldr	r3, [r3, #20]
 800157a:	4a11      	ldr	r2, [pc, #68]	@ (80015c0 <HAL_UART_MspInit+0x84>)
 800157c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001580:	6153      	str	r3, [r2, #20]
 8001582:	4b0f      	ldr	r3, [pc, #60]	@ (80015c0 <HAL_UART_MspInit+0x84>)
 8001584:	695b      	ldr	r3, [r3, #20]
 8001586:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800158a:	60fb      	str	r3, [r7, #12]
 800158c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 800158e:	f248 0304 	movw	r3, #32772	@ 0x8004
 8001592:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001594:	2302      	movs	r3, #2
 8001596:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001598:	2300      	movs	r3, #0
 800159a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800159c:	2303      	movs	r3, #3
 800159e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80015a0:	2307      	movs	r3, #7
 80015a2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015a4:	f107 0314 	add.w	r3, r7, #20
 80015a8:	4619      	mov	r1, r3
 80015aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015ae:	f000 fb65 	bl	8001c7c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80015b2:	bf00      	nop
 80015b4:	3728      	adds	r7, #40	@ 0x28
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	40004400 	.word	0x40004400
 80015c0:	40021000 	.word	0x40021000

080015c4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80015c4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80015fc <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80015c8:	f7ff ff30 	bl	800142c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015cc:	480c      	ldr	r0, [pc, #48]	@ (8001600 <LoopForever+0x6>)
  ldr r1, =_edata
 80015ce:	490d      	ldr	r1, [pc, #52]	@ (8001604 <LoopForever+0xa>)
  ldr r2, =_sidata
 80015d0:	4a0d      	ldr	r2, [pc, #52]	@ (8001608 <LoopForever+0xe>)
  movs r3, #0
 80015d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015d4:	e002      	b.n	80015dc <LoopCopyDataInit>

080015d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015da:	3304      	adds	r3, #4

080015dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015e0:	d3f9      	bcc.n	80015d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015e2:	4a0a      	ldr	r2, [pc, #40]	@ (800160c <LoopForever+0x12>)
  ldr r4, =_ebss
 80015e4:	4c0a      	ldr	r4, [pc, #40]	@ (8001610 <LoopForever+0x16>)
  movs r3, #0
 80015e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015e8:	e001      	b.n	80015ee <LoopFillZerobss>

080015ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015ec:	3204      	adds	r2, #4

080015ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015f0:	d3fb      	bcc.n	80015ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80015f2:	f003 fa2b 	bl	8004a4c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80015f6:	f7ff fd25 	bl	8001044 <main>

080015fa <LoopForever>:

LoopForever:
    b LoopForever
 80015fa:	e7fe      	b.n	80015fa <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80015fc:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8001600:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001604:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8001608:	08005c34 	.word	0x08005c34
  ldr r2, =_sbss
 800160c:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8001610:	2000024c 	.word	0x2000024c

08001614 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001614:	e7fe      	b.n	8001614 <ADC1_2_IRQHandler>
	...

08001618 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800161c:	4b08      	ldr	r3, [pc, #32]	@ (8001640 <HAL_Init+0x28>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	4a07      	ldr	r2, [pc, #28]	@ (8001640 <HAL_Init+0x28>)
 8001622:	f043 0310 	orr.w	r3, r3, #16
 8001626:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001628:	2003      	movs	r0, #3
 800162a:	f000 f94f 	bl	80018cc <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800162e:	2000      	movs	r0, #0
 8001630:	f000 f808 	bl	8001644 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001634:	f7ff fe7c 	bl	8001330 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001638:	2300      	movs	r3, #0
}
 800163a:	4618      	mov	r0, r3
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	40022000 	.word	0x40022000

08001644 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b082      	sub	sp, #8
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800164c:	4b12      	ldr	r3, [pc, #72]	@ (8001698 <HAL_InitTick+0x54>)
 800164e:	681a      	ldr	r2, [r3, #0]
 8001650:	4b12      	ldr	r3, [pc, #72]	@ (800169c <HAL_InitTick+0x58>)
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	4619      	mov	r1, r3
 8001656:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800165a:	fbb3 f3f1 	udiv	r3, r3, r1
 800165e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001662:	4618      	mov	r0, r3
 8001664:	f000 f967 	bl	8001936 <HAL_SYSTICK_Config>
 8001668:	4603      	mov	r3, r0
 800166a:	2b00      	cmp	r3, #0
 800166c:	d001      	beq.n	8001672 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800166e:	2301      	movs	r3, #1
 8001670:	e00e      	b.n	8001690 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2b0f      	cmp	r3, #15
 8001676:	d80a      	bhi.n	800168e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001678:	2200      	movs	r2, #0
 800167a:	6879      	ldr	r1, [r7, #4]
 800167c:	f04f 30ff 	mov.w	r0, #4294967295
 8001680:	f000 f92f 	bl	80018e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001684:	4a06      	ldr	r2, [pc, #24]	@ (80016a0 <HAL_InitTick+0x5c>)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800168a:	2300      	movs	r3, #0
 800168c:	e000      	b.n	8001690 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800168e:	2301      	movs	r3, #1
}
 8001690:	4618      	mov	r0, r3
 8001692:	3708      	adds	r7, #8
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	20000008 	.word	0x20000008
 800169c:	20000010 	.word	0x20000010
 80016a0:	2000000c 	.word	0x2000000c

080016a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016a8:	4b06      	ldr	r3, [pc, #24]	@ (80016c4 <HAL_IncTick+0x20>)
 80016aa:	781b      	ldrb	r3, [r3, #0]
 80016ac:	461a      	mov	r2, r3
 80016ae:	4b06      	ldr	r3, [pc, #24]	@ (80016c8 <HAL_IncTick+0x24>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4413      	add	r3, r2
 80016b4:	4a04      	ldr	r2, [pc, #16]	@ (80016c8 <HAL_IncTick+0x24>)
 80016b6:	6013      	str	r3, [r2, #0]
}
 80016b8:	bf00      	nop
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr
 80016c2:	bf00      	nop
 80016c4:	20000010 	.word	0x20000010
 80016c8:	20000248 	.word	0x20000248

080016cc <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  return uwTick;  
 80016d0:	4b03      	ldr	r3, [pc, #12]	@ (80016e0 <HAL_GetTick+0x14>)
 80016d2:	681b      	ldr	r3, [r3, #0]
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	46bd      	mov	sp, r7
 80016d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016dc:	4770      	bx	lr
 80016de:	bf00      	nop
 80016e0:	20000248 	.word	0x20000248

080016e4 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b084      	sub	sp, #16
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016ec:	f7ff ffee 	bl	80016cc <HAL_GetTick>
 80016f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016fc:	d005      	beq.n	800170a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80016fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001728 <HAL_Delay+0x44>)
 8001700:	781b      	ldrb	r3, [r3, #0]
 8001702:	461a      	mov	r2, r3
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	4413      	add	r3, r2
 8001708:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800170a:	bf00      	nop
 800170c:	f7ff ffde 	bl	80016cc <HAL_GetTick>
 8001710:	4602      	mov	r2, r0
 8001712:	68bb      	ldr	r3, [r7, #8]
 8001714:	1ad3      	subs	r3, r2, r3
 8001716:	68fa      	ldr	r2, [r7, #12]
 8001718:	429a      	cmp	r2, r3
 800171a:	d8f7      	bhi.n	800170c <HAL_Delay+0x28>
  {
  }
}
 800171c:	bf00      	nop
 800171e:	bf00      	nop
 8001720:	3710      	adds	r7, #16
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	20000010 	.word	0x20000010

0800172c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800172c:	b480      	push	{r7}
 800172e:	b085      	sub	sp, #20
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	f003 0307 	and.w	r3, r3, #7
 800173a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800173c:	4b0c      	ldr	r3, [pc, #48]	@ (8001770 <__NVIC_SetPriorityGrouping+0x44>)
 800173e:	68db      	ldr	r3, [r3, #12]
 8001740:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001742:	68ba      	ldr	r2, [r7, #8]
 8001744:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001748:	4013      	ands	r3, r2
 800174a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001750:	68bb      	ldr	r3, [r7, #8]
 8001752:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001754:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001758:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800175c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800175e:	4a04      	ldr	r2, [pc, #16]	@ (8001770 <__NVIC_SetPriorityGrouping+0x44>)
 8001760:	68bb      	ldr	r3, [r7, #8]
 8001762:	60d3      	str	r3, [r2, #12]
}
 8001764:	bf00      	nop
 8001766:	3714      	adds	r7, #20
 8001768:	46bd      	mov	sp, r7
 800176a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176e:	4770      	bx	lr
 8001770:	e000ed00 	.word	0xe000ed00

08001774 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001778:	4b04      	ldr	r3, [pc, #16]	@ (800178c <__NVIC_GetPriorityGrouping+0x18>)
 800177a:	68db      	ldr	r3, [r3, #12]
 800177c:	0a1b      	lsrs	r3, r3, #8
 800177e:	f003 0307 	and.w	r3, r3, #7
}
 8001782:	4618      	mov	r0, r3
 8001784:	46bd      	mov	sp, r7
 8001786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178a:	4770      	bx	lr
 800178c:	e000ed00 	.word	0xe000ed00

08001790 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001790:	b480      	push	{r7}
 8001792:	b083      	sub	sp, #12
 8001794:	af00      	add	r7, sp, #0
 8001796:	4603      	mov	r3, r0
 8001798:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800179a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	db0b      	blt.n	80017ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017a2:	79fb      	ldrb	r3, [r7, #7]
 80017a4:	f003 021f 	and.w	r2, r3, #31
 80017a8:	4907      	ldr	r1, [pc, #28]	@ (80017c8 <__NVIC_EnableIRQ+0x38>)
 80017aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ae:	095b      	lsrs	r3, r3, #5
 80017b0:	2001      	movs	r0, #1
 80017b2:	fa00 f202 	lsl.w	r2, r0, r2
 80017b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80017ba:	bf00      	nop
 80017bc:	370c      	adds	r7, #12
 80017be:	46bd      	mov	sp, r7
 80017c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c4:	4770      	bx	lr
 80017c6:	bf00      	nop
 80017c8:	e000e100 	.word	0xe000e100

080017cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b083      	sub	sp, #12
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	4603      	mov	r3, r0
 80017d4:	6039      	str	r1, [r7, #0]
 80017d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	db0a      	blt.n	80017f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	b2da      	uxtb	r2, r3
 80017e4:	490c      	ldr	r1, [pc, #48]	@ (8001818 <__NVIC_SetPriority+0x4c>)
 80017e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ea:	0112      	lsls	r2, r2, #4
 80017ec:	b2d2      	uxtb	r2, r2
 80017ee:	440b      	add	r3, r1
 80017f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017f4:	e00a      	b.n	800180c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	b2da      	uxtb	r2, r3
 80017fa:	4908      	ldr	r1, [pc, #32]	@ (800181c <__NVIC_SetPriority+0x50>)
 80017fc:	79fb      	ldrb	r3, [r7, #7]
 80017fe:	f003 030f 	and.w	r3, r3, #15
 8001802:	3b04      	subs	r3, #4
 8001804:	0112      	lsls	r2, r2, #4
 8001806:	b2d2      	uxtb	r2, r2
 8001808:	440b      	add	r3, r1
 800180a:	761a      	strb	r2, [r3, #24]
}
 800180c:	bf00      	nop
 800180e:	370c      	adds	r7, #12
 8001810:	46bd      	mov	sp, r7
 8001812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001816:	4770      	bx	lr
 8001818:	e000e100 	.word	0xe000e100
 800181c:	e000ed00 	.word	0xe000ed00

08001820 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001820:	b480      	push	{r7}
 8001822:	b089      	sub	sp, #36	@ 0x24
 8001824:	af00      	add	r7, sp, #0
 8001826:	60f8      	str	r0, [r7, #12]
 8001828:	60b9      	str	r1, [r7, #8]
 800182a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	f003 0307 	and.w	r3, r3, #7
 8001832:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001834:	69fb      	ldr	r3, [r7, #28]
 8001836:	f1c3 0307 	rsb	r3, r3, #7
 800183a:	2b04      	cmp	r3, #4
 800183c:	bf28      	it	cs
 800183e:	2304      	movcs	r3, #4
 8001840:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001842:	69fb      	ldr	r3, [r7, #28]
 8001844:	3304      	adds	r3, #4
 8001846:	2b06      	cmp	r3, #6
 8001848:	d902      	bls.n	8001850 <NVIC_EncodePriority+0x30>
 800184a:	69fb      	ldr	r3, [r7, #28]
 800184c:	3b03      	subs	r3, #3
 800184e:	e000      	b.n	8001852 <NVIC_EncodePriority+0x32>
 8001850:	2300      	movs	r3, #0
 8001852:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001854:	f04f 32ff 	mov.w	r2, #4294967295
 8001858:	69bb      	ldr	r3, [r7, #24]
 800185a:	fa02 f303 	lsl.w	r3, r2, r3
 800185e:	43da      	mvns	r2, r3
 8001860:	68bb      	ldr	r3, [r7, #8]
 8001862:	401a      	ands	r2, r3
 8001864:	697b      	ldr	r3, [r7, #20]
 8001866:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001868:	f04f 31ff 	mov.w	r1, #4294967295
 800186c:	697b      	ldr	r3, [r7, #20]
 800186e:	fa01 f303 	lsl.w	r3, r1, r3
 8001872:	43d9      	mvns	r1, r3
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001878:	4313      	orrs	r3, r2
         );
}
 800187a:	4618      	mov	r0, r3
 800187c:	3724      	adds	r7, #36	@ 0x24
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr
	...

08001888 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	3b01      	subs	r3, #1
 8001894:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001898:	d301      	bcc.n	800189e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800189a:	2301      	movs	r3, #1
 800189c:	e00f      	b.n	80018be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800189e:	4a0a      	ldr	r2, [pc, #40]	@ (80018c8 <SysTick_Config+0x40>)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	3b01      	subs	r3, #1
 80018a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018a6:	210f      	movs	r1, #15
 80018a8:	f04f 30ff 	mov.w	r0, #4294967295
 80018ac:	f7ff ff8e 	bl	80017cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018b0:	4b05      	ldr	r3, [pc, #20]	@ (80018c8 <SysTick_Config+0x40>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018b6:	4b04      	ldr	r3, [pc, #16]	@ (80018c8 <SysTick_Config+0x40>)
 80018b8:	2207      	movs	r2, #7
 80018ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018bc:	2300      	movs	r3, #0
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3708      	adds	r7, #8
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	e000e010 	.word	0xe000e010

080018cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018d4:	6878      	ldr	r0, [r7, #4]
 80018d6:	f7ff ff29 	bl	800172c <__NVIC_SetPriorityGrouping>
}
 80018da:	bf00      	nop
 80018dc:	3708      	adds	r7, #8
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}

080018e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018e2:	b580      	push	{r7, lr}
 80018e4:	b086      	sub	sp, #24
 80018e6:	af00      	add	r7, sp, #0
 80018e8:	4603      	mov	r3, r0
 80018ea:	60b9      	str	r1, [r7, #8]
 80018ec:	607a      	str	r2, [r7, #4]
 80018ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018f0:	2300      	movs	r3, #0
 80018f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018f4:	f7ff ff3e 	bl	8001774 <__NVIC_GetPriorityGrouping>
 80018f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018fa:	687a      	ldr	r2, [r7, #4]
 80018fc:	68b9      	ldr	r1, [r7, #8]
 80018fe:	6978      	ldr	r0, [r7, #20]
 8001900:	f7ff ff8e 	bl	8001820 <NVIC_EncodePriority>
 8001904:	4602      	mov	r2, r0
 8001906:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800190a:	4611      	mov	r1, r2
 800190c:	4618      	mov	r0, r3
 800190e:	f7ff ff5d 	bl	80017cc <__NVIC_SetPriority>
}
 8001912:	bf00      	nop
 8001914:	3718      	adds	r7, #24
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}

0800191a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800191a:	b580      	push	{r7, lr}
 800191c:	b082      	sub	sp, #8
 800191e:	af00      	add	r7, sp, #0
 8001920:	4603      	mov	r3, r0
 8001922:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001924:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001928:	4618      	mov	r0, r3
 800192a:	f7ff ff31 	bl	8001790 <__NVIC_EnableIRQ>
}
 800192e:	bf00      	nop
 8001930:	3708      	adds	r7, #8
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}

08001936 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001936:	b580      	push	{r7, lr}
 8001938:	b082      	sub	sp, #8
 800193a:	af00      	add	r7, sp, #0
 800193c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800193e:	6878      	ldr	r0, [r7, #4]
 8001940:	f7ff ffa2 	bl	8001888 <SysTick_Config>
 8001944:	4603      	mov	r3, r0
}
 8001946:	4618      	mov	r0, r3
 8001948:	3708      	adds	r7, #8
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}

0800194e <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800194e:	b580      	push	{r7, lr}
 8001950:	b084      	sub	sp, #16
 8001952:	af00      	add	r7, sp, #0
 8001954:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001956:	2300      	movs	r3, #0
 8001958:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d101      	bne.n	8001964 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001960:	2301      	movs	r3, #1
 8001962:	e037      	b.n	80019d4 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2202      	movs	r2, #2
 8001968:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800197a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800197e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001988:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	68db      	ldr	r3, [r3, #12]
 800198e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001994:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	695b      	ldr	r3, [r3, #20]
 800199a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019a0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	69db      	ldr	r3, [r3, #28]
 80019a6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80019a8:	68fa      	ldr	r2, [r7, #12]
 80019aa:	4313      	orrs	r3, r2
 80019ac:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	68fa      	ldr	r2, [r7, #12]
 80019b4:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80019b6:	6878      	ldr	r0, [r7, #4]
 80019b8:	f000 f940 	bl	8001c3c <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	2200      	movs	r2, #0
 80019c0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	2201      	movs	r2, #1
 80019c6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	2200      	movs	r2, #0
 80019ce:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80019d2:	2300      	movs	r3, #0
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	3710      	adds	r7, #16
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}

080019dc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b086      	sub	sp, #24
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	60f8      	str	r0, [r7, #12]
 80019e4:	60b9      	str	r1, [r7, #8]
 80019e6:	607a      	str	r2, [r7, #4]
 80019e8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80019ea:	2300      	movs	r3, #0
 80019ec:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019f4:	2b01      	cmp	r3, #1
 80019f6:	d101      	bne.n	80019fc <HAL_DMA_Start_IT+0x20>
 80019f8:	2302      	movs	r3, #2
 80019fa:	e04a      	b.n	8001a92 <HAL_DMA_Start_IT+0xb6>
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	2201      	movs	r2, #1
 8001a00:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001a0a:	2b01      	cmp	r3, #1
 8001a0c:	d13a      	bne.n	8001a84 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	2202      	movs	r2, #2
 8001a12:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	2200      	movs	r2, #0
 8001a1a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	681a      	ldr	r2, [r3, #0]
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f022 0201 	bic.w	r2, r2, #1
 8001a2a:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	687a      	ldr	r2, [r7, #4]
 8001a30:	68b9      	ldr	r1, [r7, #8]
 8001a32:	68f8      	ldr	r0, [r7, #12]
 8001a34:	f000 f8d4 	bl	8001be0 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d008      	beq.n	8001a52 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	681a      	ldr	r2, [r3, #0]
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f042 020e 	orr.w	r2, r2, #14
 8001a4e:	601a      	str	r2, [r3, #0]
 8001a50:	e00f      	b.n	8001a72 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	681a      	ldr	r2, [r3, #0]
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f042 020a 	orr.w	r2, r2, #10
 8001a60:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	681a      	ldr	r2, [r3, #0]
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f022 0204 	bic.w	r2, r2, #4
 8001a70:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	681a      	ldr	r2, [r3, #0]
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f042 0201 	orr.w	r2, r2, #1
 8001a80:	601a      	str	r2, [r3, #0]
 8001a82:	e005      	b.n	8001a90 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	2200      	movs	r2, #0
 8001a88:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001a8c:	2302      	movs	r3, #2
 8001a8e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8001a90:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	3718      	adds	r7, #24
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}

08001a9a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001a9a:	b580      	push	{r7, lr}
 8001a9c:	b084      	sub	sp, #16
 8001a9e:	af00      	add	r7, sp, #0
 8001aa0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ab6:	2204      	movs	r2, #4
 8001ab8:	409a      	lsls	r2, r3
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	4013      	ands	r3, r2
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d024      	beq.n	8001b0c <HAL_DMA_IRQHandler+0x72>
 8001ac2:	68bb      	ldr	r3, [r7, #8]
 8001ac4:	f003 0304 	and.w	r3, r3, #4
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d01f      	beq.n	8001b0c <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f003 0320 	and.w	r3, r3, #32
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d107      	bne.n	8001aea <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	681a      	ldr	r2, [r3, #0]
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f022 0204 	bic.w	r2, r2, #4
 8001ae8:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001af2:	2104      	movs	r1, #4
 8001af4:	fa01 f202 	lsl.w	r2, r1, r2
 8001af8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d06a      	beq.n	8001bd8 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b06:	6878      	ldr	r0, [r7, #4]
 8001b08:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001b0a:	e065      	b.n	8001bd8 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b10:	2202      	movs	r2, #2
 8001b12:	409a      	lsls	r2, r3
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	4013      	ands	r3, r2
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d02c      	beq.n	8001b76 <HAL_DMA_IRQHandler+0xdc>
 8001b1c:	68bb      	ldr	r3, [r7, #8]
 8001b1e:	f003 0302 	and.w	r3, r3, #2
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d027      	beq.n	8001b76 <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f003 0320 	and.w	r3, r3, #32
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d10b      	bne.n	8001b4c <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	681a      	ldr	r2, [r3, #0]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f022 020a 	bic.w	r2, r2, #10
 8001b42:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2201      	movs	r2, #1
 8001b48:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b54:	2102      	movs	r1, #2
 8001b56:	fa01 f202 	lsl.w	r2, r1, r2
 8001b5a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2200      	movs	r2, #0
 8001b60:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d035      	beq.n	8001bd8 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b70:	6878      	ldr	r0, [r7, #4]
 8001b72:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001b74:	e030      	b.n	8001bd8 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b7a:	2208      	movs	r2, #8
 8001b7c:	409a      	lsls	r2, r3
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	4013      	ands	r3, r2
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d028      	beq.n	8001bd8 <HAL_DMA_IRQHandler+0x13e>
 8001b86:	68bb      	ldr	r3, [r7, #8]
 8001b88:	f003 0308 	and.w	r3, r3, #8
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d023      	beq.n	8001bd8 <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	681a      	ldr	r2, [r3, #0]
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f022 020e 	bic.w	r2, r2, #14
 8001b9e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ba8:	2101      	movs	r1, #1
 8001baa:	fa01 f202 	lsl.w	r2, r1, r2
 8001bae:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2201      	movs	r2, #1
 8001bb4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	2201      	movs	r2, #1
 8001bba:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferErrorCallback != NULL)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d004      	beq.n	8001bd8 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bd2:	6878      	ldr	r0, [r7, #4]
 8001bd4:	4798      	blx	r3
    }
  }
}
 8001bd6:	e7ff      	b.n	8001bd8 <HAL_DMA_IRQHandler+0x13e>
 8001bd8:	bf00      	nop
 8001bda:	3710      	adds	r7, #16
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}

08001be0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b085      	sub	sp, #20
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	60f8      	str	r0, [r7, #12]
 8001be8:	60b9      	str	r1, [r7, #8]
 8001bea:	607a      	str	r2, [r7, #4]
 8001bec:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001bf6:	2101      	movs	r1, #1
 8001bf8:	fa01 f202 	lsl.w	r2, r1, r2
 8001bfc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	683a      	ldr	r2, [r7, #0]
 8001c04:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	2b10      	cmp	r3, #16
 8001c0c:	d108      	bne.n	8001c20 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	687a      	ldr	r2, [r7, #4]
 8001c14:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	68ba      	ldr	r2, [r7, #8]
 8001c1c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001c1e:	e007      	b.n	8001c30 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	68ba      	ldr	r2, [r7, #8]
 8001c26:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	687a      	ldr	r2, [r7, #4]
 8001c2e:	60da      	str	r2, [r3, #12]
}
 8001c30:	bf00      	nop
 8001c32:	3714      	adds	r7, #20
 8001c34:	46bd      	mov	sp, r7
 8001c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3a:	4770      	bx	lr

08001c3c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	b083      	sub	sp, #12
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	461a      	mov	r2, r3
 8001c4a:	4b09      	ldr	r3, [pc, #36]	@ (8001c70 <DMA_CalcBaseAndBitshift+0x34>)
 8001c4c:	4413      	add	r3, r2
 8001c4e:	4a09      	ldr	r2, [pc, #36]	@ (8001c74 <DMA_CalcBaseAndBitshift+0x38>)
 8001c50:	fba2 2303 	umull	r2, r3, r2, r3
 8001c54:	091b      	lsrs	r3, r3, #4
 8001c56:	009a      	lsls	r2, r3, #2
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	4a06      	ldr	r2, [pc, #24]	@ (8001c78 <DMA_CalcBaseAndBitshift+0x3c>)
 8001c60:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 8001c62:	bf00      	nop
 8001c64:	370c      	adds	r7, #12
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop
 8001c70:	bffdfff8 	.word	0xbffdfff8
 8001c74:	cccccccd 	.word	0xcccccccd
 8001c78:	40020000 	.word	0x40020000

08001c7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b087      	sub	sp, #28
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
 8001c84:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c86:	2300      	movs	r3, #0
 8001c88:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c8a:	e14e      	b.n	8001f2a <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	681a      	ldr	r2, [r3, #0]
 8001c90:	2101      	movs	r1, #1
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	fa01 f303 	lsl.w	r3, r1, r3
 8001c98:	4013      	ands	r3, r2
 8001c9a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	f000 8140 	beq.w	8001f24 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	f003 0303 	and.w	r3, r3, #3
 8001cac:	2b01      	cmp	r3, #1
 8001cae:	d005      	beq.n	8001cbc <HAL_GPIO_Init+0x40>
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	f003 0303 	and.w	r3, r3, #3
 8001cb8:	2b02      	cmp	r3, #2
 8001cba:	d130      	bne.n	8001d1e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001cc2:	697b      	ldr	r3, [r7, #20]
 8001cc4:	005b      	lsls	r3, r3, #1
 8001cc6:	2203      	movs	r2, #3
 8001cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ccc:	43db      	mvns	r3, r3
 8001cce:	693a      	ldr	r2, [r7, #16]
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	68da      	ldr	r2, [r3, #12]
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	005b      	lsls	r3, r3, #1
 8001cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce0:	693a      	ldr	r2, [r7, #16]
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	693a      	ldr	r2, [r7, #16]
 8001cea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfa:	43db      	mvns	r3, r3
 8001cfc:	693a      	ldr	r2, [r7, #16]
 8001cfe:	4013      	ands	r3, r2
 8001d00:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	091b      	lsrs	r3, r3, #4
 8001d08:	f003 0201 	and.w	r2, r3, #1
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d12:	693a      	ldr	r2, [r7, #16]
 8001d14:	4313      	orrs	r3, r2
 8001d16:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	693a      	ldr	r2, [r7, #16]
 8001d1c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	f003 0303 	and.w	r3, r3, #3
 8001d26:	2b03      	cmp	r3, #3
 8001d28:	d017      	beq.n	8001d5a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	68db      	ldr	r3, [r3, #12]
 8001d2e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001d30:	697b      	ldr	r3, [r7, #20]
 8001d32:	005b      	lsls	r3, r3, #1
 8001d34:	2203      	movs	r2, #3
 8001d36:	fa02 f303 	lsl.w	r3, r2, r3
 8001d3a:	43db      	mvns	r3, r3
 8001d3c:	693a      	ldr	r2, [r7, #16]
 8001d3e:	4013      	ands	r3, r2
 8001d40:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	689a      	ldr	r2, [r3, #8]
 8001d46:	697b      	ldr	r3, [r7, #20]
 8001d48:	005b      	lsls	r3, r3, #1
 8001d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4e:	693a      	ldr	r2, [r7, #16]
 8001d50:	4313      	orrs	r3, r2
 8001d52:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	693a      	ldr	r2, [r7, #16]
 8001d58:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	f003 0303 	and.w	r3, r3, #3
 8001d62:	2b02      	cmp	r3, #2
 8001d64:	d123      	bne.n	8001dae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001d66:	697b      	ldr	r3, [r7, #20]
 8001d68:	08da      	lsrs	r2, r3, #3
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	3208      	adds	r2, #8
 8001d6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d72:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	f003 0307 	and.w	r3, r3, #7
 8001d7a:	009b      	lsls	r3, r3, #2
 8001d7c:	220f      	movs	r2, #15
 8001d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d82:	43db      	mvns	r3, r3
 8001d84:	693a      	ldr	r2, [r7, #16]
 8001d86:	4013      	ands	r3, r2
 8001d88:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	691a      	ldr	r2, [r3, #16]
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	f003 0307 	and.w	r3, r3, #7
 8001d94:	009b      	lsls	r3, r3, #2
 8001d96:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9a:	693a      	ldr	r2, [r7, #16]
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	08da      	lsrs	r2, r3, #3
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	3208      	adds	r2, #8
 8001da8:	6939      	ldr	r1, [r7, #16]
 8001daa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	005b      	lsls	r3, r3, #1
 8001db8:	2203      	movs	r2, #3
 8001dba:	fa02 f303 	lsl.w	r3, r2, r3
 8001dbe:	43db      	mvns	r3, r3
 8001dc0:	693a      	ldr	r2, [r7, #16]
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	f003 0203 	and.w	r2, r3, #3
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	005b      	lsls	r3, r3, #1
 8001dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd6:	693a      	ldr	r2, [r7, #16]
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	693a      	ldr	r2, [r7, #16]
 8001de0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	f000 809a 	beq.w	8001f24 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001df0:	4b55      	ldr	r3, [pc, #340]	@ (8001f48 <HAL_GPIO_Init+0x2cc>)
 8001df2:	699b      	ldr	r3, [r3, #24]
 8001df4:	4a54      	ldr	r2, [pc, #336]	@ (8001f48 <HAL_GPIO_Init+0x2cc>)
 8001df6:	f043 0301 	orr.w	r3, r3, #1
 8001dfa:	6193      	str	r3, [r2, #24]
 8001dfc:	4b52      	ldr	r3, [pc, #328]	@ (8001f48 <HAL_GPIO_Init+0x2cc>)
 8001dfe:	699b      	ldr	r3, [r3, #24]
 8001e00:	f003 0301 	and.w	r3, r3, #1
 8001e04:	60bb      	str	r3, [r7, #8]
 8001e06:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001e08:	4a50      	ldr	r2, [pc, #320]	@ (8001f4c <HAL_GPIO_Init+0x2d0>)
 8001e0a:	697b      	ldr	r3, [r7, #20]
 8001e0c:	089b      	lsrs	r3, r3, #2
 8001e0e:	3302      	adds	r3, #2
 8001e10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e14:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e16:	697b      	ldr	r3, [r7, #20]
 8001e18:	f003 0303 	and.w	r3, r3, #3
 8001e1c:	009b      	lsls	r3, r3, #2
 8001e1e:	220f      	movs	r2, #15
 8001e20:	fa02 f303 	lsl.w	r3, r2, r3
 8001e24:	43db      	mvns	r3, r3
 8001e26:	693a      	ldr	r2, [r7, #16]
 8001e28:	4013      	ands	r3, r2
 8001e2a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001e32:	d013      	beq.n	8001e5c <HAL_GPIO_Init+0x1e0>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	4a46      	ldr	r2, [pc, #280]	@ (8001f50 <HAL_GPIO_Init+0x2d4>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d00d      	beq.n	8001e58 <HAL_GPIO_Init+0x1dc>
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	4a45      	ldr	r2, [pc, #276]	@ (8001f54 <HAL_GPIO_Init+0x2d8>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d007      	beq.n	8001e54 <HAL_GPIO_Init+0x1d8>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	4a44      	ldr	r2, [pc, #272]	@ (8001f58 <HAL_GPIO_Init+0x2dc>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d101      	bne.n	8001e50 <HAL_GPIO_Init+0x1d4>
 8001e4c:	2303      	movs	r3, #3
 8001e4e:	e006      	b.n	8001e5e <HAL_GPIO_Init+0x1e2>
 8001e50:	2305      	movs	r3, #5
 8001e52:	e004      	b.n	8001e5e <HAL_GPIO_Init+0x1e2>
 8001e54:	2302      	movs	r3, #2
 8001e56:	e002      	b.n	8001e5e <HAL_GPIO_Init+0x1e2>
 8001e58:	2301      	movs	r3, #1
 8001e5a:	e000      	b.n	8001e5e <HAL_GPIO_Init+0x1e2>
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	697a      	ldr	r2, [r7, #20]
 8001e60:	f002 0203 	and.w	r2, r2, #3
 8001e64:	0092      	lsls	r2, r2, #2
 8001e66:	4093      	lsls	r3, r2
 8001e68:	693a      	ldr	r2, [r7, #16]
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001e6e:	4937      	ldr	r1, [pc, #220]	@ (8001f4c <HAL_GPIO_Init+0x2d0>)
 8001e70:	697b      	ldr	r3, [r7, #20]
 8001e72:	089b      	lsrs	r3, r3, #2
 8001e74:	3302      	adds	r3, #2
 8001e76:	693a      	ldr	r2, [r7, #16]
 8001e78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e7c:	4b37      	ldr	r3, [pc, #220]	@ (8001f5c <HAL_GPIO_Init+0x2e0>)
 8001e7e:	689b      	ldr	r3, [r3, #8]
 8001e80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	43db      	mvns	r3, r3
 8001e86:	693a      	ldr	r2, [r7, #16]
 8001e88:	4013      	ands	r3, r2
 8001e8a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d003      	beq.n	8001ea0 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001e98:	693a      	ldr	r2, [r7, #16]
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	4313      	orrs	r3, r2
 8001e9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001ea0:	4a2e      	ldr	r2, [pc, #184]	@ (8001f5c <HAL_GPIO_Init+0x2e0>)
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ea6:	4b2d      	ldr	r3, [pc, #180]	@ (8001f5c <HAL_GPIO_Init+0x2e0>)
 8001ea8:	68db      	ldr	r3, [r3, #12]
 8001eaa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	43db      	mvns	r3, r3
 8001eb0:	693a      	ldr	r2, [r7, #16]
 8001eb2:	4013      	ands	r3, r2
 8001eb4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d003      	beq.n	8001eca <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001ec2:	693a      	ldr	r2, [r7, #16]
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001eca:	4a24      	ldr	r2, [pc, #144]	@ (8001f5c <HAL_GPIO_Init+0x2e0>)
 8001ecc:	693b      	ldr	r3, [r7, #16]
 8001ece:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001ed0:	4b22      	ldr	r3, [pc, #136]	@ (8001f5c <HAL_GPIO_Init+0x2e0>)
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	43db      	mvns	r3, r3
 8001eda:	693a      	ldr	r2, [r7, #16]
 8001edc:	4013      	ands	r3, r2
 8001ede:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d003      	beq.n	8001ef4 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001eec:	693a      	ldr	r2, [r7, #16]
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001ef4:	4a19      	ldr	r2, [pc, #100]	@ (8001f5c <HAL_GPIO_Init+0x2e0>)
 8001ef6:	693b      	ldr	r3, [r7, #16]
 8001ef8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001efa:	4b18      	ldr	r3, [pc, #96]	@ (8001f5c <HAL_GPIO_Init+0x2e0>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	43db      	mvns	r3, r3
 8001f04:	693a      	ldr	r2, [r7, #16]
 8001f06:	4013      	ands	r3, r2
 8001f08:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d003      	beq.n	8001f1e <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001f16:	693a      	ldr	r2, [r7, #16]
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	4313      	orrs	r3, r2
 8001f1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001f1e:	4a0f      	ldr	r2, [pc, #60]	@ (8001f5c <HAL_GPIO_Init+0x2e0>)
 8001f20:	693b      	ldr	r3, [r7, #16]
 8001f22:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	3301      	adds	r3, #1
 8001f28:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	681a      	ldr	r2, [r3, #0]
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	fa22 f303 	lsr.w	r3, r2, r3
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	f47f aea9 	bne.w	8001c8c <HAL_GPIO_Init+0x10>
  }
}
 8001f3a:	bf00      	nop
 8001f3c:	bf00      	nop
 8001f3e:	371c      	adds	r7, #28
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr
 8001f48:	40021000 	.word	0x40021000
 8001f4c:	40010000 	.word	0x40010000
 8001f50:	48000400 	.word	0x48000400
 8001f54:	48000800 	.word	0x48000800
 8001f58:	48000c00 	.word	0x48000c00
 8001f5c:	40010400 	.word	0x40010400

08001f60 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b083      	sub	sp, #12
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
 8001f68:	460b      	mov	r3, r1
 8001f6a:	807b      	strh	r3, [r7, #2]
 8001f6c:	4613      	mov	r3, r2
 8001f6e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f70:	787b      	ldrb	r3, [r7, #1]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d003      	beq.n	8001f7e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001f76:	887a      	ldrh	r2, [r7, #2]
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001f7c:	e002      	b.n	8001f84 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001f7e:	887a      	ldrh	r2, [r7, #2]
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001f84:	bf00      	nop
 8001f86:	370c      	adds	r7, #12
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8e:	4770      	bx	lr

08001f90 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b085      	sub	sp, #20
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
 8001f98:	460b      	mov	r3, r1
 8001f9a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	695b      	ldr	r3, [r3, #20]
 8001fa0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001fa2:	887a      	ldrh	r2, [r7, #2]
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	041a      	lsls	r2, r3, #16
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	43d9      	mvns	r1, r3
 8001fae:	887b      	ldrh	r3, [r7, #2]
 8001fb0:	400b      	ands	r3, r1
 8001fb2:	431a      	orrs	r2, r3
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	619a      	str	r2, [r3, #24]
}
 8001fb8:	bf00      	nop
 8001fba:	3714      	adds	r7, #20
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr

08001fc4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	4603      	mov	r3, r0
 8001fcc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001fce:	4b08      	ldr	r3, [pc, #32]	@ (8001ff0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001fd0:	695a      	ldr	r2, [r3, #20]
 8001fd2:	88fb      	ldrh	r3, [r7, #6]
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d006      	beq.n	8001fe8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001fda:	4a05      	ldr	r2, [pc, #20]	@ (8001ff0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001fdc:	88fb      	ldrh	r3, [r7, #6]
 8001fde:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001fe0:	88fb      	ldrh	r3, [r7, #6]
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f000 f806 	bl	8001ff4 <HAL_GPIO_EXTI_Callback>
  }
}
 8001fe8:	bf00      	nop
 8001fea:	3708      	adds	r7, #8
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd80      	pop	{r7, pc}
 8001ff0:	40010400 	.word	0x40010400

08001ff4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b083      	sub	sp, #12
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001ffe:	bf00      	nop
 8002000:	370c      	adds	r7, #12
 8002002:	46bd      	mov	sp, r7
 8002004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002008:	4770      	bx	lr

0800200a <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800200a:	b580      	push	{r7, lr}
 800200c:	b082      	sub	sp, #8
 800200e:	af00      	add	r7, sp, #0
 8002010:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d101      	bne.n	800201c <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002018:	2301      	movs	r3, #1
 800201a:	e08d      	b.n	8002138 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002022:	b2db      	uxtb	r3, r3
 8002024:	2b00      	cmp	r3, #0
 8002026:	d106      	bne.n	8002036 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2200      	movs	r2, #0
 800202c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002030:	6878      	ldr	r0, [r7, #4]
 8002032:	f7fe ff61 	bl	8000ef8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2224      	movs	r2, #36	@ 0x24
 800203a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f022 0201 	bic.w	r2, r2, #1
 800204c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	685a      	ldr	r2, [r3, #4]
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800205a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	689a      	ldr	r2, [r3, #8]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800206a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	68db      	ldr	r3, [r3, #12]
 8002070:	2b01      	cmp	r3, #1
 8002072:	d107      	bne.n	8002084 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	689a      	ldr	r2, [r3, #8]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002080:	609a      	str	r2, [r3, #8]
 8002082:	e006      	b.n	8002092 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	689a      	ldr	r2, [r3, #8]
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002090:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	68db      	ldr	r3, [r3, #12]
 8002096:	2b02      	cmp	r3, #2
 8002098:	d108      	bne.n	80020ac <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	685a      	ldr	r2, [r3, #4]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80020a8:	605a      	str	r2, [r3, #4]
 80020aa:	e007      	b.n	80020bc <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	685a      	ldr	r2, [r3, #4]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80020ba:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	687a      	ldr	r2, [r7, #4]
 80020c4:	6812      	ldr	r2, [r2, #0]
 80020c6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80020ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80020ce:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	68da      	ldr	r2, [r3, #12]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80020de:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	691a      	ldr	r2, [r3, #16]
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	695b      	ldr	r3, [r3, #20]
 80020e8:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	699b      	ldr	r3, [r3, #24]
 80020f0:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	430a      	orrs	r2, r1
 80020f8:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	69d9      	ldr	r1, [r3, #28]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6a1a      	ldr	r2, [r3, #32]
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	430a      	orrs	r2, r1
 8002108:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	681a      	ldr	r2, [r3, #0]
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f042 0201 	orr.w	r2, r2, #1
 8002118:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2200      	movs	r2, #0
 800211e:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2220      	movs	r2, #32
 8002124:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2200      	movs	r2, #0
 800212c:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2200      	movs	r2, #0
 8002132:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002136:	2300      	movs	r3, #0
}
 8002138:	4618      	mov	r0, r3
 800213a:	3708      	adds	r7, #8
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}

08002140 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002140:	b480      	push	{r7}
 8002142:	b083      	sub	sp, #12
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
 8002148:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002150:	b2db      	uxtb	r3, r3
 8002152:	2b20      	cmp	r3, #32
 8002154:	d138      	bne.n	80021c8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800215c:	2b01      	cmp	r3, #1
 800215e:	d101      	bne.n	8002164 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002160:	2302      	movs	r3, #2
 8002162:	e032      	b.n	80021ca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2201      	movs	r2, #1
 8002168:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2224      	movs	r2, #36	@ 0x24
 8002170:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	681a      	ldr	r2, [r3, #0]
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f022 0201 	bic.w	r2, r2, #1
 8002182:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	681a      	ldr	r2, [r3, #0]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002192:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	6819      	ldr	r1, [r3, #0]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	683a      	ldr	r2, [r7, #0]
 80021a0:	430a      	orrs	r2, r1
 80021a2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	681a      	ldr	r2, [r3, #0]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f042 0201 	orr.w	r2, r2, #1
 80021b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2220      	movs	r2, #32
 80021b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2200      	movs	r2, #0
 80021c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80021c4:	2300      	movs	r3, #0
 80021c6:	e000      	b.n	80021ca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80021c8:	2302      	movs	r3, #2
  }
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	370c      	adds	r7, #12
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr

080021d6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80021d6:	b480      	push	{r7}
 80021d8:	b085      	sub	sp, #20
 80021da:	af00      	add	r7, sp, #0
 80021dc:	6078      	str	r0, [r7, #4]
 80021de:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80021e6:	b2db      	uxtb	r3, r3
 80021e8:	2b20      	cmp	r3, #32
 80021ea:	d139      	bne.n	8002260 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80021f2:	2b01      	cmp	r3, #1
 80021f4:	d101      	bne.n	80021fa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80021f6:	2302      	movs	r3, #2
 80021f8:	e033      	b.n	8002262 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2201      	movs	r2, #1
 80021fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2224      	movs	r2, #36	@ 0x24
 8002206:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	681a      	ldr	r2, [r3, #0]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f022 0201 	bic.w	r2, r2, #1
 8002218:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002228:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	021b      	lsls	r3, r3, #8
 800222e:	68fa      	ldr	r2, [r7, #12]
 8002230:	4313      	orrs	r3, r2
 8002232:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	68fa      	ldr	r2, [r7, #12]
 800223a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	681a      	ldr	r2, [r3, #0]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f042 0201 	orr.w	r2, r2, #1
 800224a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2220      	movs	r2, #32
 8002250:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2200      	movs	r2, #0
 8002258:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800225c:	2300      	movs	r3, #0
 800225e:	e000      	b.n	8002262 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002260:	2302      	movs	r3, #2
  }
}
 8002262:	4618      	mov	r0, r3
 8002264:	3714      	adds	r7, #20
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr
	...

08002270 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8002276:	af00      	add	r7, sp, #0
 8002278:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800227c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002280:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002282:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002286:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d102      	bne.n	8002296 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002290:	2301      	movs	r3, #1
 8002292:	f000 bff4 	b.w	800327e <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002296:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800229a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f003 0301 	and.w	r3, r3, #1
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	f000 816d 	beq.w	8002586 <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80022ac:	4bb4      	ldr	r3, [pc, #720]	@ (8002580 <HAL_RCC_OscConfig+0x310>)
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	f003 030c 	and.w	r3, r3, #12
 80022b4:	2b04      	cmp	r3, #4
 80022b6:	d00c      	beq.n	80022d2 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80022b8:	4bb1      	ldr	r3, [pc, #708]	@ (8002580 <HAL_RCC_OscConfig+0x310>)
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	f003 030c 	and.w	r3, r3, #12
 80022c0:	2b08      	cmp	r3, #8
 80022c2:	d157      	bne.n	8002374 <HAL_RCC_OscConfig+0x104>
 80022c4:	4bae      	ldr	r3, [pc, #696]	@ (8002580 <HAL_RCC_OscConfig+0x310>)
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022d0:	d150      	bne.n	8002374 <HAL_RCC_OscConfig+0x104>
 80022d2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80022d6:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022da:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 80022de:	fa93 f3a3 	rbit	r3, r3
 80022e2:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80022e6:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022ea:	fab3 f383 	clz	r3, r3
 80022ee:	b2db      	uxtb	r3, r3
 80022f0:	2b3f      	cmp	r3, #63	@ 0x3f
 80022f2:	d802      	bhi.n	80022fa <HAL_RCC_OscConfig+0x8a>
 80022f4:	4ba2      	ldr	r3, [pc, #648]	@ (8002580 <HAL_RCC_OscConfig+0x310>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	e015      	b.n	8002326 <HAL_RCC_OscConfig+0xb6>
 80022fa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80022fe:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002302:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8002306:	fa93 f3a3 	rbit	r3, r3
 800230a:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 800230e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002312:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8002316:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 800231a:	fa93 f3a3 	rbit	r3, r3
 800231e:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8002322:	4b97      	ldr	r3, [pc, #604]	@ (8002580 <HAL_RCC_OscConfig+0x310>)
 8002324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002326:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800232a:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 800232e:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8002332:	fa92 f2a2 	rbit	r2, r2
 8002336:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 800233a:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 800233e:	fab2 f282 	clz	r2, r2
 8002342:	b2d2      	uxtb	r2, r2
 8002344:	f042 0220 	orr.w	r2, r2, #32
 8002348:	b2d2      	uxtb	r2, r2
 800234a:	f002 021f 	and.w	r2, r2, #31
 800234e:	2101      	movs	r1, #1
 8002350:	fa01 f202 	lsl.w	r2, r1, r2
 8002354:	4013      	ands	r3, r2
 8002356:	2b00      	cmp	r3, #0
 8002358:	f000 8114 	beq.w	8002584 <HAL_RCC_OscConfig+0x314>
 800235c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002360:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	2b00      	cmp	r3, #0
 800236a:	f040 810b 	bne.w	8002584 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 800236e:	2301      	movs	r3, #1
 8002370:	f000 bf85 	b.w	800327e <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002374:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002378:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002384:	d106      	bne.n	8002394 <HAL_RCC_OscConfig+0x124>
 8002386:	4b7e      	ldr	r3, [pc, #504]	@ (8002580 <HAL_RCC_OscConfig+0x310>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a7d      	ldr	r2, [pc, #500]	@ (8002580 <HAL_RCC_OscConfig+0x310>)
 800238c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002390:	6013      	str	r3, [r2, #0]
 8002392:	e036      	b.n	8002402 <HAL_RCC_OscConfig+0x192>
 8002394:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002398:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d10c      	bne.n	80023be <HAL_RCC_OscConfig+0x14e>
 80023a4:	4b76      	ldr	r3, [pc, #472]	@ (8002580 <HAL_RCC_OscConfig+0x310>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a75      	ldr	r2, [pc, #468]	@ (8002580 <HAL_RCC_OscConfig+0x310>)
 80023aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80023ae:	6013      	str	r3, [r2, #0]
 80023b0:	4b73      	ldr	r3, [pc, #460]	@ (8002580 <HAL_RCC_OscConfig+0x310>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a72      	ldr	r2, [pc, #456]	@ (8002580 <HAL_RCC_OscConfig+0x310>)
 80023b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80023ba:	6013      	str	r3, [r2, #0]
 80023bc:	e021      	b.n	8002402 <HAL_RCC_OscConfig+0x192>
 80023be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023c2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80023ce:	d10c      	bne.n	80023ea <HAL_RCC_OscConfig+0x17a>
 80023d0:	4b6b      	ldr	r3, [pc, #428]	@ (8002580 <HAL_RCC_OscConfig+0x310>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a6a      	ldr	r2, [pc, #424]	@ (8002580 <HAL_RCC_OscConfig+0x310>)
 80023d6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80023da:	6013      	str	r3, [r2, #0]
 80023dc:	4b68      	ldr	r3, [pc, #416]	@ (8002580 <HAL_RCC_OscConfig+0x310>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a67      	ldr	r2, [pc, #412]	@ (8002580 <HAL_RCC_OscConfig+0x310>)
 80023e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023e6:	6013      	str	r3, [r2, #0]
 80023e8:	e00b      	b.n	8002402 <HAL_RCC_OscConfig+0x192>
 80023ea:	4b65      	ldr	r3, [pc, #404]	@ (8002580 <HAL_RCC_OscConfig+0x310>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4a64      	ldr	r2, [pc, #400]	@ (8002580 <HAL_RCC_OscConfig+0x310>)
 80023f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80023f4:	6013      	str	r3, [r2, #0]
 80023f6:	4b62      	ldr	r3, [pc, #392]	@ (8002580 <HAL_RCC_OscConfig+0x310>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a61      	ldr	r2, [pc, #388]	@ (8002580 <HAL_RCC_OscConfig+0x310>)
 80023fc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002400:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002402:	4b5f      	ldr	r3, [pc, #380]	@ (8002580 <HAL_RCC_OscConfig+0x310>)
 8002404:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002406:	f023 020f 	bic.w	r2, r3, #15
 800240a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800240e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	689b      	ldr	r3, [r3, #8]
 8002416:	495a      	ldr	r1, [pc, #360]	@ (8002580 <HAL_RCC_OscConfig+0x310>)
 8002418:	4313      	orrs	r3, r2
 800241a:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800241c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002420:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d054      	beq.n	80024d6 <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800242c:	f7ff f94e 	bl	80016cc <HAL_GetTick>
 8002430:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002434:	e00a      	b.n	800244c <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002436:	f7ff f949 	bl	80016cc <HAL_GetTick>
 800243a:	4602      	mov	r2, r0
 800243c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002440:	1ad3      	subs	r3, r2, r3
 8002442:	2b64      	cmp	r3, #100	@ 0x64
 8002444:	d902      	bls.n	800244c <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8002446:	2303      	movs	r3, #3
 8002448:	f000 bf19 	b.w	800327e <HAL_RCC_OscConfig+0x100e>
 800244c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002450:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002454:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8002458:	fa93 f3a3 	rbit	r3, r3
 800245c:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8002460:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002464:	fab3 f383 	clz	r3, r3
 8002468:	b2db      	uxtb	r3, r3
 800246a:	2b3f      	cmp	r3, #63	@ 0x3f
 800246c:	d802      	bhi.n	8002474 <HAL_RCC_OscConfig+0x204>
 800246e:	4b44      	ldr	r3, [pc, #272]	@ (8002580 <HAL_RCC_OscConfig+0x310>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	e015      	b.n	80024a0 <HAL_RCC_OscConfig+0x230>
 8002474:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002478:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800247c:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8002480:	fa93 f3a3 	rbit	r3, r3
 8002484:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8002488:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800248c:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8002490:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8002494:	fa93 f3a3 	rbit	r3, r3
 8002498:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 800249c:	4b38      	ldr	r3, [pc, #224]	@ (8002580 <HAL_RCC_OscConfig+0x310>)
 800249e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024a0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80024a4:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 80024a8:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 80024ac:	fa92 f2a2 	rbit	r2, r2
 80024b0:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 80024b4:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 80024b8:	fab2 f282 	clz	r2, r2
 80024bc:	b2d2      	uxtb	r2, r2
 80024be:	f042 0220 	orr.w	r2, r2, #32
 80024c2:	b2d2      	uxtb	r2, r2
 80024c4:	f002 021f 	and.w	r2, r2, #31
 80024c8:	2101      	movs	r1, #1
 80024ca:	fa01 f202 	lsl.w	r2, r1, r2
 80024ce:	4013      	ands	r3, r2
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d0b0      	beq.n	8002436 <HAL_RCC_OscConfig+0x1c6>
 80024d4:	e057      	b.n	8002586 <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024d6:	f7ff f8f9 	bl	80016cc <HAL_GetTick>
 80024da:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024de:	e00a      	b.n	80024f6 <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024e0:	f7ff f8f4 	bl	80016cc <HAL_GetTick>
 80024e4:	4602      	mov	r2, r0
 80024e6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80024ea:	1ad3      	subs	r3, r2, r3
 80024ec:	2b64      	cmp	r3, #100	@ 0x64
 80024ee:	d902      	bls.n	80024f6 <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 80024f0:	2303      	movs	r3, #3
 80024f2:	f000 bec4 	b.w	800327e <HAL_RCC_OscConfig+0x100e>
 80024f6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80024fa:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024fe:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8002502:	fa93 f3a3 	rbit	r3, r3
 8002506:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 800250a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800250e:	fab3 f383 	clz	r3, r3
 8002512:	b2db      	uxtb	r3, r3
 8002514:	2b3f      	cmp	r3, #63	@ 0x3f
 8002516:	d802      	bhi.n	800251e <HAL_RCC_OscConfig+0x2ae>
 8002518:	4b19      	ldr	r3, [pc, #100]	@ (8002580 <HAL_RCC_OscConfig+0x310>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	e015      	b.n	800254a <HAL_RCC_OscConfig+0x2da>
 800251e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002522:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002526:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 800252a:	fa93 f3a3 	rbit	r3, r3
 800252e:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8002532:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002536:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 800253a:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 800253e:	fa93 f3a3 	rbit	r3, r3
 8002542:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8002546:	4b0e      	ldr	r3, [pc, #56]	@ (8002580 <HAL_RCC_OscConfig+0x310>)
 8002548:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800254a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800254e:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8002552:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8002556:	fa92 f2a2 	rbit	r2, r2
 800255a:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 800255e:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8002562:	fab2 f282 	clz	r2, r2
 8002566:	b2d2      	uxtb	r2, r2
 8002568:	f042 0220 	orr.w	r2, r2, #32
 800256c:	b2d2      	uxtb	r2, r2
 800256e:	f002 021f 	and.w	r2, r2, #31
 8002572:	2101      	movs	r1, #1
 8002574:	fa01 f202 	lsl.w	r2, r1, r2
 8002578:	4013      	ands	r3, r2
 800257a:	2b00      	cmp	r3, #0
 800257c:	d1b0      	bne.n	80024e0 <HAL_RCC_OscConfig+0x270>
 800257e:	e002      	b.n	8002586 <HAL_RCC_OscConfig+0x316>
 8002580:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002584:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002586:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800258a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f003 0302 	and.w	r3, r3, #2
 8002596:	2b00      	cmp	r3, #0
 8002598:	f000 816c 	beq.w	8002874 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800259c:	4bcc      	ldr	r3, [pc, #816]	@ (80028d0 <HAL_RCC_OscConfig+0x660>)
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	f003 030c 	and.w	r3, r3, #12
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d00b      	beq.n	80025c0 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80025a8:	4bc9      	ldr	r3, [pc, #804]	@ (80028d0 <HAL_RCC_OscConfig+0x660>)
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	f003 030c 	and.w	r3, r3, #12
 80025b0:	2b08      	cmp	r3, #8
 80025b2:	d16d      	bne.n	8002690 <HAL_RCC_OscConfig+0x420>
 80025b4:	4bc6      	ldr	r3, [pc, #792]	@ (80028d0 <HAL_RCC_OscConfig+0x660>)
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d167      	bne.n	8002690 <HAL_RCC_OscConfig+0x420>
 80025c0:	2302      	movs	r3, #2
 80025c2:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025c6:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80025ca:	fa93 f3a3 	rbit	r3, r3
 80025ce:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 80025d2:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025d6:	fab3 f383 	clz	r3, r3
 80025da:	b2db      	uxtb	r3, r3
 80025dc:	2b3f      	cmp	r3, #63	@ 0x3f
 80025de:	d802      	bhi.n	80025e6 <HAL_RCC_OscConfig+0x376>
 80025e0:	4bbb      	ldr	r3, [pc, #748]	@ (80028d0 <HAL_RCC_OscConfig+0x660>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	e013      	b.n	800260e <HAL_RCC_OscConfig+0x39e>
 80025e6:	2302      	movs	r3, #2
 80025e8:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ec:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80025f0:	fa93 f3a3 	rbit	r3, r3
 80025f4:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80025f8:	2302      	movs	r3, #2
 80025fa:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80025fe:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8002602:	fa93 f3a3 	rbit	r3, r3
 8002606:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 800260a:	4bb1      	ldr	r3, [pc, #708]	@ (80028d0 <HAL_RCC_OscConfig+0x660>)
 800260c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800260e:	2202      	movs	r2, #2
 8002610:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8002614:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8002618:	fa92 f2a2 	rbit	r2, r2
 800261c:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8002620:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8002624:	fab2 f282 	clz	r2, r2
 8002628:	b2d2      	uxtb	r2, r2
 800262a:	f042 0220 	orr.w	r2, r2, #32
 800262e:	b2d2      	uxtb	r2, r2
 8002630:	f002 021f 	and.w	r2, r2, #31
 8002634:	2101      	movs	r1, #1
 8002636:	fa01 f202 	lsl.w	r2, r1, r2
 800263a:	4013      	ands	r3, r2
 800263c:	2b00      	cmp	r3, #0
 800263e:	d00a      	beq.n	8002656 <HAL_RCC_OscConfig+0x3e6>
 8002640:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002644:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	691b      	ldr	r3, [r3, #16]
 800264c:	2b01      	cmp	r3, #1
 800264e:	d002      	beq.n	8002656 <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8002650:	2301      	movs	r3, #1
 8002652:	f000 be14 	b.w	800327e <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002656:	4b9e      	ldr	r3, [pc, #632]	@ (80028d0 <HAL_RCC_OscConfig+0x660>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800265e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002662:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	695b      	ldr	r3, [r3, #20]
 800266a:	21f8      	movs	r1, #248	@ 0xf8
 800266c:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002670:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8002674:	fa91 f1a1 	rbit	r1, r1
 8002678:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 800267c:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8002680:	fab1 f181 	clz	r1, r1
 8002684:	b2c9      	uxtb	r1, r1
 8002686:	408b      	lsls	r3, r1
 8002688:	4991      	ldr	r1, [pc, #580]	@ (80028d0 <HAL_RCC_OscConfig+0x660>)
 800268a:	4313      	orrs	r3, r2
 800268c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800268e:	e0f1      	b.n	8002874 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002690:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002694:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	691b      	ldr	r3, [r3, #16]
 800269c:	2b00      	cmp	r3, #0
 800269e:	f000 8083 	beq.w	80027a8 <HAL_RCC_OscConfig+0x538>
 80026a2:	2301      	movs	r3, #1
 80026a4:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026a8:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80026ac:	fa93 f3a3 	rbit	r3, r3
 80026b0:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 80026b4:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026b8:	fab3 f383 	clz	r3, r3
 80026bc:	b2db      	uxtb	r3, r3
 80026be:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80026c2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80026c6:	009b      	lsls	r3, r3, #2
 80026c8:	461a      	mov	r2, r3
 80026ca:	2301      	movs	r3, #1
 80026cc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026ce:	f7fe fffd 	bl	80016cc <HAL_GetTick>
 80026d2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026d6:	e00a      	b.n	80026ee <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80026d8:	f7fe fff8 	bl	80016cc <HAL_GetTick>
 80026dc:	4602      	mov	r2, r0
 80026de:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80026e2:	1ad3      	subs	r3, r2, r3
 80026e4:	2b02      	cmp	r3, #2
 80026e6:	d902      	bls.n	80026ee <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 80026e8:	2303      	movs	r3, #3
 80026ea:	f000 bdc8 	b.w	800327e <HAL_RCC_OscConfig+0x100e>
 80026ee:	2302      	movs	r3, #2
 80026f0:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026f4:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80026f8:	fa93 f3a3 	rbit	r3, r3
 80026fc:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8002700:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002704:	fab3 f383 	clz	r3, r3
 8002708:	b2db      	uxtb	r3, r3
 800270a:	2b3f      	cmp	r3, #63	@ 0x3f
 800270c:	d802      	bhi.n	8002714 <HAL_RCC_OscConfig+0x4a4>
 800270e:	4b70      	ldr	r3, [pc, #448]	@ (80028d0 <HAL_RCC_OscConfig+0x660>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	e013      	b.n	800273c <HAL_RCC_OscConfig+0x4cc>
 8002714:	2302      	movs	r3, #2
 8002716:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800271a:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800271e:	fa93 f3a3 	rbit	r3, r3
 8002722:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8002726:	2302      	movs	r3, #2
 8002728:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 800272c:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8002730:	fa93 f3a3 	rbit	r3, r3
 8002734:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8002738:	4b65      	ldr	r3, [pc, #404]	@ (80028d0 <HAL_RCC_OscConfig+0x660>)
 800273a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800273c:	2202      	movs	r2, #2
 800273e:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8002742:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8002746:	fa92 f2a2 	rbit	r2, r2
 800274a:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 800274e:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8002752:	fab2 f282 	clz	r2, r2
 8002756:	b2d2      	uxtb	r2, r2
 8002758:	f042 0220 	orr.w	r2, r2, #32
 800275c:	b2d2      	uxtb	r2, r2
 800275e:	f002 021f 	and.w	r2, r2, #31
 8002762:	2101      	movs	r1, #1
 8002764:	fa01 f202 	lsl.w	r2, r1, r2
 8002768:	4013      	ands	r3, r2
 800276a:	2b00      	cmp	r3, #0
 800276c:	d0b4      	beq.n	80026d8 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800276e:	4b58      	ldr	r3, [pc, #352]	@ (80028d0 <HAL_RCC_OscConfig+0x660>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002776:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800277a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	695b      	ldr	r3, [r3, #20]
 8002782:	21f8      	movs	r1, #248	@ 0xf8
 8002784:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002788:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800278c:	fa91 f1a1 	rbit	r1, r1
 8002790:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8002794:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8002798:	fab1 f181 	clz	r1, r1
 800279c:	b2c9      	uxtb	r1, r1
 800279e:	408b      	lsls	r3, r1
 80027a0:	494b      	ldr	r1, [pc, #300]	@ (80028d0 <HAL_RCC_OscConfig+0x660>)
 80027a2:	4313      	orrs	r3, r2
 80027a4:	600b      	str	r3, [r1, #0]
 80027a6:	e065      	b.n	8002874 <HAL_RCC_OscConfig+0x604>
 80027a8:	2301      	movs	r3, #1
 80027aa:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027ae:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80027b2:	fa93 f3a3 	rbit	r3, r3
 80027b6:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 80027ba:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027be:	fab3 f383 	clz	r3, r3
 80027c2:	b2db      	uxtb	r3, r3
 80027c4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80027c8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80027cc:	009b      	lsls	r3, r3, #2
 80027ce:	461a      	mov	r2, r3
 80027d0:	2300      	movs	r3, #0
 80027d2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027d4:	f7fe ff7a 	bl	80016cc <HAL_GetTick>
 80027d8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027dc:	e00a      	b.n	80027f4 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027de:	f7fe ff75 	bl	80016cc <HAL_GetTick>
 80027e2:	4602      	mov	r2, r0
 80027e4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	2b02      	cmp	r3, #2
 80027ec:	d902      	bls.n	80027f4 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 80027ee:	2303      	movs	r3, #3
 80027f0:	f000 bd45 	b.w	800327e <HAL_RCC_OscConfig+0x100e>
 80027f4:	2302      	movs	r3, #2
 80027f6:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027fa:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80027fe:	fa93 f3a3 	rbit	r3, r3
 8002802:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8002806:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800280a:	fab3 f383 	clz	r3, r3
 800280e:	b2db      	uxtb	r3, r3
 8002810:	2b3f      	cmp	r3, #63	@ 0x3f
 8002812:	d802      	bhi.n	800281a <HAL_RCC_OscConfig+0x5aa>
 8002814:	4b2e      	ldr	r3, [pc, #184]	@ (80028d0 <HAL_RCC_OscConfig+0x660>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	e013      	b.n	8002842 <HAL_RCC_OscConfig+0x5d2>
 800281a:	2302      	movs	r3, #2
 800281c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002820:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002824:	fa93 f3a3 	rbit	r3, r3
 8002828:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800282c:	2302      	movs	r3, #2
 800282e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002832:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002836:	fa93 f3a3 	rbit	r3, r3
 800283a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 800283e:	4b24      	ldr	r3, [pc, #144]	@ (80028d0 <HAL_RCC_OscConfig+0x660>)
 8002840:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002842:	2202      	movs	r2, #2
 8002844:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8002848:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800284c:	fa92 f2a2 	rbit	r2, r2
 8002850:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8002854:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8002858:	fab2 f282 	clz	r2, r2
 800285c:	b2d2      	uxtb	r2, r2
 800285e:	f042 0220 	orr.w	r2, r2, #32
 8002862:	b2d2      	uxtb	r2, r2
 8002864:	f002 021f 	and.w	r2, r2, #31
 8002868:	2101      	movs	r1, #1
 800286a:	fa01 f202 	lsl.w	r2, r1, r2
 800286e:	4013      	ands	r3, r2
 8002870:	2b00      	cmp	r3, #0
 8002872:	d1b4      	bne.n	80027de <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002874:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002878:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f003 0308 	and.w	r3, r3, #8
 8002884:	2b00      	cmp	r3, #0
 8002886:	f000 8115 	beq.w	8002ab4 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800288a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800288e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	699b      	ldr	r3, [r3, #24]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d07e      	beq.n	8002998 <HAL_RCC_OscConfig+0x728>
 800289a:	2301      	movs	r3, #1
 800289c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028a0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80028a4:	fa93 f3a3 	rbit	r3, r3
 80028a8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 80028ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028b0:	fab3 f383 	clz	r3, r3
 80028b4:	b2db      	uxtb	r3, r3
 80028b6:	461a      	mov	r2, r3
 80028b8:	4b06      	ldr	r3, [pc, #24]	@ (80028d4 <HAL_RCC_OscConfig+0x664>)
 80028ba:	4413      	add	r3, r2
 80028bc:	009b      	lsls	r3, r3, #2
 80028be:	461a      	mov	r2, r3
 80028c0:	2301      	movs	r3, #1
 80028c2:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028c4:	f7fe ff02 	bl	80016cc <HAL_GetTick>
 80028c8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028cc:	e00f      	b.n	80028ee <HAL_RCC_OscConfig+0x67e>
 80028ce:	bf00      	nop
 80028d0:	40021000 	.word	0x40021000
 80028d4:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80028d8:	f7fe fef8 	bl	80016cc <HAL_GetTick>
 80028dc:	4602      	mov	r2, r0
 80028de:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80028e2:	1ad3      	subs	r3, r2, r3
 80028e4:	2b02      	cmp	r3, #2
 80028e6:	d902      	bls.n	80028ee <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 80028e8:	2303      	movs	r3, #3
 80028ea:	f000 bcc8 	b.w	800327e <HAL_RCC_OscConfig+0x100e>
 80028ee:	2302      	movs	r3, #2
 80028f0:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028f4:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80028f8:	fa93 f3a3 	rbit	r3, r3
 80028fc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002900:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002904:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002908:	2202      	movs	r2, #2
 800290a:	601a      	str	r2, [r3, #0]
 800290c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002910:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	fa93 f2a3 	rbit	r2, r3
 800291a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800291e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002922:	601a      	str	r2, [r3, #0]
 8002924:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002928:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800292c:	2202      	movs	r2, #2
 800292e:	601a      	str	r2, [r3, #0]
 8002930:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002934:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	fa93 f2a3 	rbit	r2, r3
 800293e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002942:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002946:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002948:	4bb0      	ldr	r3, [pc, #704]	@ (8002c0c <HAL_RCC_OscConfig+0x99c>)
 800294a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800294c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002950:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002954:	2102      	movs	r1, #2
 8002956:	6019      	str	r1, [r3, #0]
 8002958:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800295c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	fa93 f1a3 	rbit	r1, r3
 8002966:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800296a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800296e:	6019      	str	r1, [r3, #0]
  return result;
 8002970:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002974:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	fab3 f383 	clz	r3, r3
 800297e:	b2db      	uxtb	r3, r3
 8002980:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002984:	b2db      	uxtb	r3, r3
 8002986:	f003 031f 	and.w	r3, r3, #31
 800298a:	2101      	movs	r1, #1
 800298c:	fa01 f303 	lsl.w	r3, r1, r3
 8002990:	4013      	ands	r3, r2
 8002992:	2b00      	cmp	r3, #0
 8002994:	d0a0      	beq.n	80028d8 <HAL_RCC_OscConfig+0x668>
 8002996:	e08d      	b.n	8002ab4 <HAL_RCC_OscConfig+0x844>
 8002998:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800299c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80029a0:	2201      	movs	r2, #1
 80029a2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029a8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	fa93 f2a3 	rbit	r2, r3
 80029b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029b6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80029ba:	601a      	str	r2, [r3, #0]
  return result;
 80029bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029c0:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80029c4:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029c6:	fab3 f383 	clz	r3, r3
 80029ca:	b2db      	uxtb	r3, r3
 80029cc:	461a      	mov	r2, r3
 80029ce:	4b90      	ldr	r3, [pc, #576]	@ (8002c10 <HAL_RCC_OscConfig+0x9a0>)
 80029d0:	4413      	add	r3, r2
 80029d2:	009b      	lsls	r3, r3, #2
 80029d4:	461a      	mov	r2, r3
 80029d6:	2300      	movs	r3, #0
 80029d8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029da:	f7fe fe77 	bl	80016cc <HAL_GetTick>
 80029de:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029e2:	e00a      	b.n	80029fa <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80029e4:	f7fe fe72 	bl	80016cc <HAL_GetTick>
 80029e8:	4602      	mov	r2, r0
 80029ea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80029ee:	1ad3      	subs	r3, r2, r3
 80029f0:	2b02      	cmp	r3, #2
 80029f2:	d902      	bls.n	80029fa <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 80029f4:	2303      	movs	r3, #3
 80029f6:	f000 bc42 	b.w	800327e <HAL_RCC_OscConfig+0x100e>
 80029fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029fe:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002a02:	2202      	movs	r2, #2
 8002a04:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a0a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	fa93 f2a3 	rbit	r2, r3
 8002a14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a18:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002a1c:	601a      	str	r2, [r3, #0]
 8002a1e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a22:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002a26:	2202      	movs	r2, #2
 8002a28:	601a      	str	r2, [r3, #0]
 8002a2a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a2e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	fa93 f2a3 	rbit	r2, r3
 8002a38:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a3c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002a40:	601a      	str	r2, [r3, #0]
 8002a42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a46:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002a4a:	2202      	movs	r2, #2
 8002a4c:	601a      	str	r2, [r3, #0]
 8002a4e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a52:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	fa93 f2a3 	rbit	r2, r3
 8002a5c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a60:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002a64:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a66:	4b69      	ldr	r3, [pc, #420]	@ (8002c0c <HAL_RCC_OscConfig+0x99c>)
 8002a68:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002a6a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a6e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002a72:	2102      	movs	r1, #2
 8002a74:	6019      	str	r1, [r3, #0]
 8002a76:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a7a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	fa93 f1a3 	rbit	r1, r3
 8002a84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a88:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002a8c:	6019      	str	r1, [r3, #0]
  return result;
 8002a8e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a92:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	fab3 f383 	clz	r3, r3
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002aa2:	b2db      	uxtb	r3, r3
 8002aa4:	f003 031f 	and.w	r3, r3, #31
 8002aa8:	2101      	movs	r1, #1
 8002aaa:	fa01 f303 	lsl.w	r3, r1, r3
 8002aae:	4013      	ands	r3, r2
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d197      	bne.n	80029e4 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ab4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ab8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f003 0304 	and.w	r3, r3, #4
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	f000 819e 	beq.w	8002e06 <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002aca:	2300      	movs	r3, #0
 8002acc:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ad0:	4b4e      	ldr	r3, [pc, #312]	@ (8002c0c <HAL_RCC_OscConfig+0x99c>)
 8002ad2:	69db      	ldr	r3, [r3, #28]
 8002ad4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d116      	bne.n	8002b0a <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002adc:	4b4b      	ldr	r3, [pc, #300]	@ (8002c0c <HAL_RCC_OscConfig+0x99c>)
 8002ade:	69db      	ldr	r3, [r3, #28]
 8002ae0:	4a4a      	ldr	r2, [pc, #296]	@ (8002c0c <HAL_RCC_OscConfig+0x99c>)
 8002ae2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ae6:	61d3      	str	r3, [r2, #28]
 8002ae8:	4b48      	ldr	r3, [pc, #288]	@ (8002c0c <HAL_RCC_OscConfig+0x99c>)
 8002aea:	69db      	ldr	r3, [r3, #28]
 8002aec:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8002af0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002af4:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002af8:	601a      	str	r2, [r3, #0]
 8002afa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002afe:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002b02:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002b04:	2301      	movs	r3, #1
 8002b06:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b0a:	4b42      	ldr	r3, [pc, #264]	@ (8002c14 <HAL_RCC_OscConfig+0x9a4>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d11a      	bne.n	8002b4c <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b16:	4b3f      	ldr	r3, [pc, #252]	@ (8002c14 <HAL_RCC_OscConfig+0x9a4>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4a3e      	ldr	r2, [pc, #248]	@ (8002c14 <HAL_RCC_OscConfig+0x9a4>)
 8002b1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b20:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b22:	f7fe fdd3 	bl	80016cc <HAL_GetTick>
 8002b26:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b2a:	e009      	b.n	8002b40 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b2c:	f7fe fdce 	bl	80016cc <HAL_GetTick>
 8002b30:	4602      	mov	r2, r0
 8002b32:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002b36:	1ad3      	subs	r3, r2, r3
 8002b38:	2b64      	cmp	r3, #100	@ 0x64
 8002b3a:	d901      	bls.n	8002b40 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8002b3c:	2303      	movs	r3, #3
 8002b3e:	e39e      	b.n	800327e <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b40:	4b34      	ldr	r3, [pc, #208]	@ (8002c14 <HAL_RCC_OscConfig+0x9a4>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d0ef      	beq.n	8002b2c <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b50:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	68db      	ldr	r3, [r3, #12]
 8002b58:	2b01      	cmp	r3, #1
 8002b5a:	d106      	bne.n	8002b6a <HAL_RCC_OscConfig+0x8fa>
 8002b5c:	4b2b      	ldr	r3, [pc, #172]	@ (8002c0c <HAL_RCC_OscConfig+0x99c>)
 8002b5e:	6a1b      	ldr	r3, [r3, #32]
 8002b60:	4a2a      	ldr	r2, [pc, #168]	@ (8002c0c <HAL_RCC_OscConfig+0x99c>)
 8002b62:	f043 0301 	orr.w	r3, r3, #1
 8002b66:	6213      	str	r3, [r2, #32]
 8002b68:	e035      	b.n	8002bd6 <HAL_RCC_OscConfig+0x966>
 8002b6a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b6e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	68db      	ldr	r3, [r3, #12]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d10c      	bne.n	8002b94 <HAL_RCC_OscConfig+0x924>
 8002b7a:	4b24      	ldr	r3, [pc, #144]	@ (8002c0c <HAL_RCC_OscConfig+0x99c>)
 8002b7c:	6a1b      	ldr	r3, [r3, #32]
 8002b7e:	4a23      	ldr	r2, [pc, #140]	@ (8002c0c <HAL_RCC_OscConfig+0x99c>)
 8002b80:	f023 0301 	bic.w	r3, r3, #1
 8002b84:	6213      	str	r3, [r2, #32]
 8002b86:	4b21      	ldr	r3, [pc, #132]	@ (8002c0c <HAL_RCC_OscConfig+0x99c>)
 8002b88:	6a1b      	ldr	r3, [r3, #32]
 8002b8a:	4a20      	ldr	r2, [pc, #128]	@ (8002c0c <HAL_RCC_OscConfig+0x99c>)
 8002b8c:	f023 0304 	bic.w	r3, r3, #4
 8002b90:	6213      	str	r3, [r2, #32]
 8002b92:	e020      	b.n	8002bd6 <HAL_RCC_OscConfig+0x966>
 8002b94:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b98:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	68db      	ldr	r3, [r3, #12]
 8002ba0:	2b05      	cmp	r3, #5
 8002ba2:	d10c      	bne.n	8002bbe <HAL_RCC_OscConfig+0x94e>
 8002ba4:	4b19      	ldr	r3, [pc, #100]	@ (8002c0c <HAL_RCC_OscConfig+0x99c>)
 8002ba6:	6a1b      	ldr	r3, [r3, #32]
 8002ba8:	4a18      	ldr	r2, [pc, #96]	@ (8002c0c <HAL_RCC_OscConfig+0x99c>)
 8002baa:	f043 0304 	orr.w	r3, r3, #4
 8002bae:	6213      	str	r3, [r2, #32]
 8002bb0:	4b16      	ldr	r3, [pc, #88]	@ (8002c0c <HAL_RCC_OscConfig+0x99c>)
 8002bb2:	6a1b      	ldr	r3, [r3, #32]
 8002bb4:	4a15      	ldr	r2, [pc, #84]	@ (8002c0c <HAL_RCC_OscConfig+0x99c>)
 8002bb6:	f043 0301 	orr.w	r3, r3, #1
 8002bba:	6213      	str	r3, [r2, #32]
 8002bbc:	e00b      	b.n	8002bd6 <HAL_RCC_OscConfig+0x966>
 8002bbe:	4b13      	ldr	r3, [pc, #76]	@ (8002c0c <HAL_RCC_OscConfig+0x99c>)
 8002bc0:	6a1b      	ldr	r3, [r3, #32]
 8002bc2:	4a12      	ldr	r2, [pc, #72]	@ (8002c0c <HAL_RCC_OscConfig+0x99c>)
 8002bc4:	f023 0301 	bic.w	r3, r3, #1
 8002bc8:	6213      	str	r3, [r2, #32]
 8002bca:	4b10      	ldr	r3, [pc, #64]	@ (8002c0c <HAL_RCC_OscConfig+0x99c>)
 8002bcc:	6a1b      	ldr	r3, [r3, #32]
 8002bce:	4a0f      	ldr	r2, [pc, #60]	@ (8002c0c <HAL_RCC_OscConfig+0x99c>)
 8002bd0:	f023 0304 	bic.w	r3, r3, #4
 8002bd4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002bd6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bda:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	68db      	ldr	r3, [r3, #12]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	f000 8087 	beq.w	8002cf6 <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002be8:	f7fe fd70 	bl	80016cc <HAL_GetTick>
 8002bec:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bf0:	e012      	b.n	8002c18 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bf2:	f7fe fd6b 	bl	80016cc <HAL_GetTick>
 8002bf6:	4602      	mov	r2, r0
 8002bf8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d908      	bls.n	8002c18 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8002c06:	2303      	movs	r3, #3
 8002c08:	e339      	b.n	800327e <HAL_RCC_OscConfig+0x100e>
 8002c0a:	bf00      	nop
 8002c0c:	40021000 	.word	0x40021000
 8002c10:	10908120 	.word	0x10908120
 8002c14:	40007000 	.word	0x40007000
 8002c18:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c1c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002c20:	2202      	movs	r2, #2
 8002c22:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c28:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	fa93 f2a3 	rbit	r2, r3
 8002c32:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c36:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002c3a:	601a      	str	r2, [r3, #0]
 8002c3c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c40:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002c44:	2202      	movs	r2, #2
 8002c46:	601a      	str	r2, [r3, #0]
 8002c48:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c4c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	fa93 f2a3 	rbit	r2, r3
 8002c56:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c5a:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002c5e:	601a      	str	r2, [r3, #0]
  return result;
 8002c60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c64:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002c68:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c6a:	fab3 f383 	clz	r3, r3
 8002c6e:	b2db      	uxtb	r3, r3
 8002c70:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d102      	bne.n	8002c80 <HAL_RCC_OscConfig+0xa10>
 8002c7a:	4b98      	ldr	r3, [pc, #608]	@ (8002edc <HAL_RCC_OscConfig+0xc6c>)
 8002c7c:	6a1b      	ldr	r3, [r3, #32]
 8002c7e:	e013      	b.n	8002ca8 <HAL_RCC_OscConfig+0xa38>
 8002c80:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c84:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002c88:	2202      	movs	r2, #2
 8002c8a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c8c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c90:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	fa93 f2a3 	rbit	r2, r3
 8002c9a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c9e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002ca2:	601a      	str	r2, [r3, #0]
 8002ca4:	4b8d      	ldr	r3, [pc, #564]	@ (8002edc <HAL_RCC_OscConfig+0xc6c>)
 8002ca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ca8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002cac:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002cb0:	2102      	movs	r1, #2
 8002cb2:	6011      	str	r1, [r2, #0]
 8002cb4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002cb8:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002cbc:	6812      	ldr	r2, [r2, #0]
 8002cbe:	fa92 f1a2 	rbit	r1, r2
 8002cc2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002cc6:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002cca:	6011      	str	r1, [r2, #0]
  return result;
 8002ccc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002cd0:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002cd4:	6812      	ldr	r2, [r2, #0]
 8002cd6:	fab2 f282 	clz	r2, r2
 8002cda:	b2d2      	uxtb	r2, r2
 8002cdc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002ce0:	b2d2      	uxtb	r2, r2
 8002ce2:	f002 021f 	and.w	r2, r2, #31
 8002ce6:	2101      	movs	r1, #1
 8002ce8:	fa01 f202 	lsl.w	r2, r1, r2
 8002cec:	4013      	ands	r3, r2
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	f43f af7f 	beq.w	8002bf2 <HAL_RCC_OscConfig+0x982>
 8002cf4:	e07d      	b.n	8002df2 <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cf6:	f7fe fce9 	bl	80016cc <HAL_GetTick>
 8002cfa:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cfe:	e00b      	b.n	8002d18 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d00:	f7fe fce4 	bl	80016cc <HAL_GetTick>
 8002d04:	4602      	mov	r2, r0
 8002d06:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002d0a:	1ad3      	subs	r3, r2, r3
 8002d0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d901      	bls.n	8002d18 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8002d14:	2303      	movs	r3, #3
 8002d16:	e2b2      	b.n	800327e <HAL_RCC_OscConfig+0x100e>
 8002d18:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d1c:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002d20:	2202      	movs	r2, #2
 8002d22:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d28:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	fa93 f2a3 	rbit	r2, r3
 8002d32:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d36:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002d3a:	601a      	str	r2, [r3, #0]
 8002d3c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d40:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002d44:	2202      	movs	r2, #2
 8002d46:	601a      	str	r2, [r3, #0]
 8002d48:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d4c:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	fa93 f2a3 	rbit	r2, r3
 8002d56:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d5a:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002d5e:	601a      	str	r2, [r3, #0]
  return result;
 8002d60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d64:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002d68:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d6a:	fab3 f383 	clz	r3, r3
 8002d6e:	b2db      	uxtb	r3, r3
 8002d70:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d102      	bne.n	8002d80 <HAL_RCC_OscConfig+0xb10>
 8002d7a:	4b58      	ldr	r3, [pc, #352]	@ (8002edc <HAL_RCC_OscConfig+0xc6c>)
 8002d7c:	6a1b      	ldr	r3, [r3, #32]
 8002d7e:	e013      	b.n	8002da8 <HAL_RCC_OscConfig+0xb38>
 8002d80:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d84:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002d88:	2202      	movs	r2, #2
 8002d8a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d8c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d90:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	fa93 f2a3 	rbit	r2, r3
 8002d9a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d9e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002da2:	601a      	str	r2, [r3, #0]
 8002da4:	4b4d      	ldr	r3, [pc, #308]	@ (8002edc <HAL_RCC_OscConfig+0xc6c>)
 8002da6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002da8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002dac:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002db0:	2102      	movs	r1, #2
 8002db2:	6011      	str	r1, [r2, #0]
 8002db4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002db8:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002dbc:	6812      	ldr	r2, [r2, #0]
 8002dbe:	fa92 f1a2 	rbit	r1, r2
 8002dc2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002dc6:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002dca:	6011      	str	r1, [r2, #0]
  return result;
 8002dcc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002dd0:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002dd4:	6812      	ldr	r2, [r2, #0]
 8002dd6:	fab2 f282 	clz	r2, r2
 8002dda:	b2d2      	uxtb	r2, r2
 8002ddc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002de0:	b2d2      	uxtb	r2, r2
 8002de2:	f002 021f 	and.w	r2, r2, #31
 8002de6:	2101      	movs	r1, #1
 8002de8:	fa01 f202 	lsl.w	r2, r1, r2
 8002dec:	4013      	ands	r3, r2
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d186      	bne.n	8002d00 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002df2:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8002df6:	2b01      	cmp	r3, #1
 8002df8:	d105      	bne.n	8002e06 <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002dfa:	4b38      	ldr	r3, [pc, #224]	@ (8002edc <HAL_RCC_OscConfig+0xc6c>)
 8002dfc:	69db      	ldr	r3, [r3, #28]
 8002dfe:	4a37      	ldr	r2, [pc, #220]	@ (8002edc <HAL_RCC_OscConfig+0xc6c>)
 8002e00:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e04:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e0a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	69db      	ldr	r3, [r3, #28]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	f000 8232 	beq.w	800327c <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e18:	4b30      	ldr	r3, [pc, #192]	@ (8002edc <HAL_RCC_OscConfig+0xc6c>)
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	f003 030c 	and.w	r3, r3, #12
 8002e20:	2b08      	cmp	r3, #8
 8002e22:	f000 8201 	beq.w	8003228 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e2a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	69db      	ldr	r3, [r3, #28]
 8002e32:	2b02      	cmp	r3, #2
 8002e34:	f040 8157 	bne.w	80030e6 <HAL_RCC_OscConfig+0xe76>
 8002e38:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e3c:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8002e40:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002e44:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e46:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e4a:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	fa93 f2a3 	rbit	r2, r3
 8002e54:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e58:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002e5c:	601a      	str	r2, [r3, #0]
  return result;
 8002e5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e62:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002e66:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e68:	fab3 f383 	clz	r3, r3
 8002e6c:	b2db      	uxtb	r3, r3
 8002e6e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002e72:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002e76:	009b      	lsls	r3, r3, #2
 8002e78:	461a      	mov	r2, r3
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e7e:	f7fe fc25 	bl	80016cc <HAL_GetTick>
 8002e82:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e86:	e009      	b.n	8002e9c <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e88:	f7fe fc20 	bl	80016cc <HAL_GetTick>
 8002e8c:	4602      	mov	r2, r0
 8002e8e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002e92:	1ad3      	subs	r3, r2, r3
 8002e94:	2b02      	cmp	r3, #2
 8002e96:	d901      	bls.n	8002e9c <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8002e98:	2303      	movs	r3, #3
 8002e9a:	e1f0      	b.n	800327e <HAL_RCC_OscConfig+0x100e>
 8002e9c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ea0:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002ea4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002ea8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eaa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002eae:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	fa93 f2a3 	rbit	r2, r3
 8002eb8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ebc:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002ec0:	601a      	str	r2, [r3, #0]
  return result;
 8002ec2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ec6:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002eca:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ecc:	fab3 f383 	clz	r3, r3
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	2b3f      	cmp	r3, #63	@ 0x3f
 8002ed4:	d804      	bhi.n	8002ee0 <HAL_RCC_OscConfig+0xc70>
 8002ed6:	4b01      	ldr	r3, [pc, #4]	@ (8002edc <HAL_RCC_OscConfig+0xc6c>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	e029      	b.n	8002f30 <HAL_RCC_OscConfig+0xcc0>
 8002edc:	40021000 	.word	0x40021000
 8002ee0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ee4:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002ee8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002eec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ef2:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	fa93 f2a3 	rbit	r2, r3
 8002efc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f00:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002f04:	601a      	str	r2, [r3, #0]
 8002f06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f0a:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002f0e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002f12:	601a      	str	r2, [r3, #0]
 8002f14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f18:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	fa93 f2a3 	rbit	r2, r3
 8002f22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f26:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002f2a:	601a      	str	r2, [r3, #0]
 8002f2c:	4bc3      	ldr	r3, [pc, #780]	@ (800323c <HAL_RCC_OscConfig+0xfcc>)
 8002f2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f30:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002f34:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8002f38:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002f3c:	6011      	str	r1, [r2, #0]
 8002f3e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002f42:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8002f46:	6812      	ldr	r2, [r2, #0]
 8002f48:	fa92 f1a2 	rbit	r1, r2
 8002f4c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002f50:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002f54:	6011      	str	r1, [r2, #0]
  return result;
 8002f56:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002f5a:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002f5e:	6812      	ldr	r2, [r2, #0]
 8002f60:	fab2 f282 	clz	r2, r2
 8002f64:	b2d2      	uxtb	r2, r2
 8002f66:	f042 0220 	orr.w	r2, r2, #32
 8002f6a:	b2d2      	uxtb	r2, r2
 8002f6c:	f002 021f 	and.w	r2, r2, #31
 8002f70:	2101      	movs	r1, #1
 8002f72:	fa01 f202 	lsl.w	r2, r1, r2
 8002f76:	4013      	ands	r3, r2
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d185      	bne.n	8002e88 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f7c:	4baf      	ldr	r3, [pc, #700]	@ (800323c <HAL_RCC_OscConfig+0xfcc>)
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002f84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f88:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002f90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f94:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	6a1b      	ldr	r3, [r3, #32]
 8002f9c:	430b      	orrs	r3, r1
 8002f9e:	49a7      	ldr	r1, [pc, #668]	@ (800323c <HAL_RCC_OscConfig+0xfcc>)
 8002fa0:	4313      	orrs	r3, r2
 8002fa2:	604b      	str	r3, [r1, #4]
 8002fa4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fa8:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002fac:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002fb0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fb2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fb6:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	fa93 f2a3 	rbit	r2, r3
 8002fc0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fc4:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002fc8:	601a      	str	r2, [r3, #0]
  return result;
 8002fca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fce:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002fd2:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002fd4:	fab3 f383 	clz	r3, r3
 8002fd8:	b2db      	uxtb	r3, r3
 8002fda:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002fde:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002fe2:	009b      	lsls	r3, r3, #2
 8002fe4:	461a      	mov	r2, r3
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fea:	f7fe fb6f 	bl	80016cc <HAL_GetTick>
 8002fee:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ff2:	e009      	b.n	8003008 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ff4:	f7fe fb6a 	bl	80016cc <HAL_GetTick>
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002ffe:	1ad3      	subs	r3, r2, r3
 8003000:	2b02      	cmp	r3, #2
 8003002:	d901      	bls.n	8003008 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8003004:	2303      	movs	r3, #3
 8003006:	e13a      	b.n	800327e <HAL_RCC_OscConfig+0x100e>
 8003008:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800300c:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003010:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003014:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003016:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800301a:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	fa93 f2a3 	rbit	r2, r3
 8003024:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003028:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800302c:	601a      	str	r2, [r3, #0]
  return result;
 800302e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003032:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003036:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003038:	fab3 f383 	clz	r3, r3
 800303c:	b2db      	uxtb	r3, r3
 800303e:	2b3f      	cmp	r3, #63	@ 0x3f
 8003040:	d802      	bhi.n	8003048 <HAL_RCC_OscConfig+0xdd8>
 8003042:	4b7e      	ldr	r3, [pc, #504]	@ (800323c <HAL_RCC_OscConfig+0xfcc>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	e027      	b.n	8003098 <HAL_RCC_OscConfig+0xe28>
 8003048:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800304c:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003050:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003054:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003056:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800305a:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	fa93 f2a3 	rbit	r2, r3
 8003064:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003068:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 800306c:	601a      	str	r2, [r3, #0]
 800306e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003072:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003076:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800307a:	601a      	str	r2, [r3, #0]
 800307c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003080:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	fa93 f2a3 	rbit	r2, r3
 800308a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800308e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8003092:	601a      	str	r2, [r3, #0]
 8003094:	4b69      	ldr	r3, [pc, #420]	@ (800323c <HAL_RCC_OscConfig+0xfcc>)
 8003096:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003098:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800309c:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80030a0:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80030a4:	6011      	str	r1, [r2, #0]
 80030a6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80030aa:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80030ae:	6812      	ldr	r2, [r2, #0]
 80030b0:	fa92 f1a2 	rbit	r1, r2
 80030b4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80030b8:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80030bc:	6011      	str	r1, [r2, #0]
  return result;
 80030be:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80030c2:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80030c6:	6812      	ldr	r2, [r2, #0]
 80030c8:	fab2 f282 	clz	r2, r2
 80030cc:	b2d2      	uxtb	r2, r2
 80030ce:	f042 0220 	orr.w	r2, r2, #32
 80030d2:	b2d2      	uxtb	r2, r2
 80030d4:	f002 021f 	and.w	r2, r2, #31
 80030d8:	2101      	movs	r1, #1
 80030da:	fa01 f202 	lsl.w	r2, r1, r2
 80030de:	4013      	ands	r3, r2
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d087      	beq.n	8002ff4 <HAL_RCC_OscConfig+0xd84>
 80030e4:	e0ca      	b.n	800327c <HAL_RCC_OscConfig+0x100c>
 80030e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030ea:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80030ee:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80030f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030f8:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	fa93 f2a3 	rbit	r2, r3
 8003102:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003106:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800310a:	601a      	str	r2, [r3, #0]
  return result;
 800310c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003110:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003114:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003116:	fab3 f383 	clz	r3, r3
 800311a:	b2db      	uxtb	r3, r3
 800311c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003120:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003124:	009b      	lsls	r3, r3, #2
 8003126:	461a      	mov	r2, r3
 8003128:	2300      	movs	r3, #0
 800312a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800312c:	f7fe face 	bl	80016cc <HAL_GetTick>
 8003130:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003134:	e009      	b.n	800314a <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003136:	f7fe fac9 	bl	80016cc <HAL_GetTick>
 800313a:	4602      	mov	r2, r0
 800313c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003140:	1ad3      	subs	r3, r2, r3
 8003142:	2b02      	cmp	r3, #2
 8003144:	d901      	bls.n	800314a <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 8003146:	2303      	movs	r3, #3
 8003148:	e099      	b.n	800327e <HAL_RCC_OscConfig+0x100e>
 800314a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800314e:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8003152:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003156:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003158:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800315c:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	fa93 f2a3 	rbit	r2, r3
 8003166:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800316a:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800316e:	601a      	str	r2, [r3, #0]
  return result;
 8003170:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003174:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003178:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800317a:	fab3 f383 	clz	r3, r3
 800317e:	b2db      	uxtb	r3, r3
 8003180:	2b3f      	cmp	r3, #63	@ 0x3f
 8003182:	d802      	bhi.n	800318a <HAL_RCC_OscConfig+0xf1a>
 8003184:	4b2d      	ldr	r3, [pc, #180]	@ (800323c <HAL_RCC_OscConfig+0xfcc>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	e027      	b.n	80031da <HAL_RCC_OscConfig+0xf6a>
 800318a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800318e:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003192:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003196:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003198:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800319c:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	fa93 f2a3 	rbit	r2, r3
 80031a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031aa:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80031ae:	601a      	str	r2, [r3, #0]
 80031b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031b4:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80031b8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80031bc:	601a      	str	r2, [r3, #0]
 80031be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031c2:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	fa93 f2a3 	rbit	r2, r3
 80031cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031d0:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80031d4:	601a      	str	r2, [r3, #0]
 80031d6:	4b19      	ldr	r3, [pc, #100]	@ (800323c <HAL_RCC_OscConfig+0xfcc>)
 80031d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031da:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80031de:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80031e2:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80031e6:	6011      	str	r1, [r2, #0]
 80031e8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80031ec:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80031f0:	6812      	ldr	r2, [r2, #0]
 80031f2:	fa92 f1a2 	rbit	r1, r2
 80031f6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80031fa:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80031fe:	6011      	str	r1, [r2, #0]
  return result;
 8003200:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003204:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003208:	6812      	ldr	r2, [r2, #0]
 800320a:	fab2 f282 	clz	r2, r2
 800320e:	b2d2      	uxtb	r2, r2
 8003210:	f042 0220 	orr.w	r2, r2, #32
 8003214:	b2d2      	uxtb	r2, r2
 8003216:	f002 021f 	and.w	r2, r2, #31
 800321a:	2101      	movs	r1, #1
 800321c:	fa01 f202 	lsl.w	r2, r1, r2
 8003220:	4013      	ands	r3, r2
 8003222:	2b00      	cmp	r3, #0
 8003224:	d187      	bne.n	8003136 <HAL_RCC_OscConfig+0xec6>
 8003226:	e029      	b.n	800327c <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003228:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800322c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	69db      	ldr	r3, [r3, #28]
 8003234:	2b01      	cmp	r3, #1
 8003236:	d103      	bne.n	8003240 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8003238:	2301      	movs	r3, #1
 800323a:	e020      	b.n	800327e <HAL_RCC_OscConfig+0x100e>
 800323c:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003240:	4b11      	ldr	r3, [pc, #68]	@ (8003288 <HAL_RCC_OscConfig+0x1018>)
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003248:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 800324c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003250:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003254:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	6a1b      	ldr	r3, [r3, #32]
 800325c:	429a      	cmp	r2, r3
 800325e:	d10b      	bne.n	8003278 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003260:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003264:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003268:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800326c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003274:	429a      	cmp	r2, r3
 8003276:	d001      	beq.n	800327c <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8003278:	2301      	movs	r3, #1
 800327a:	e000      	b.n	800327e <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 800327c:	2300      	movs	r3, #0
}
 800327e:	4618      	mov	r0, r3
 8003280:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}
 8003288:	40021000 	.word	0x40021000

0800328c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b09e      	sub	sp, #120	@ 0x78
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
 8003294:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003296:	2300      	movs	r3, #0
 8003298:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d101      	bne.n	80032a4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80032a0:	2301      	movs	r3, #1
 80032a2:	e154      	b.n	800354e <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80032a4:	4b89      	ldr	r3, [pc, #548]	@ (80034cc <HAL_RCC_ClockConfig+0x240>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f003 0307 	and.w	r3, r3, #7
 80032ac:	683a      	ldr	r2, [r7, #0]
 80032ae:	429a      	cmp	r2, r3
 80032b0:	d910      	bls.n	80032d4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032b2:	4b86      	ldr	r3, [pc, #536]	@ (80034cc <HAL_RCC_ClockConfig+0x240>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f023 0207 	bic.w	r2, r3, #7
 80032ba:	4984      	ldr	r1, [pc, #528]	@ (80034cc <HAL_RCC_ClockConfig+0x240>)
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	4313      	orrs	r3, r2
 80032c0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032c2:	4b82      	ldr	r3, [pc, #520]	@ (80034cc <HAL_RCC_ClockConfig+0x240>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f003 0307 	and.w	r3, r3, #7
 80032ca:	683a      	ldr	r2, [r7, #0]
 80032cc:	429a      	cmp	r2, r3
 80032ce:	d001      	beq.n	80032d4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80032d0:	2301      	movs	r3, #1
 80032d2:	e13c      	b.n	800354e <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f003 0302 	and.w	r3, r3, #2
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d008      	beq.n	80032f2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032e0:	4b7b      	ldr	r3, [pc, #492]	@ (80034d0 <HAL_RCC_ClockConfig+0x244>)
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	4978      	ldr	r1, [pc, #480]	@ (80034d0 <HAL_RCC_ClockConfig+0x244>)
 80032ee:	4313      	orrs	r3, r2
 80032f0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 0301 	and.w	r3, r3, #1
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	f000 80cd 	beq.w	800349a <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	2b01      	cmp	r3, #1
 8003306:	d137      	bne.n	8003378 <HAL_RCC_ClockConfig+0xec>
 8003308:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800330c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800330e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003310:	fa93 f3a3 	rbit	r3, r3
 8003314:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003316:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003318:	fab3 f383 	clz	r3, r3
 800331c:	b2db      	uxtb	r3, r3
 800331e:	2b3f      	cmp	r3, #63	@ 0x3f
 8003320:	d802      	bhi.n	8003328 <HAL_RCC_ClockConfig+0x9c>
 8003322:	4b6b      	ldr	r3, [pc, #428]	@ (80034d0 <HAL_RCC_ClockConfig+0x244>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	e00f      	b.n	8003348 <HAL_RCC_ClockConfig+0xbc>
 8003328:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800332c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800332e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003330:	fa93 f3a3 	rbit	r3, r3
 8003334:	667b      	str	r3, [r7, #100]	@ 0x64
 8003336:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800333a:	663b      	str	r3, [r7, #96]	@ 0x60
 800333c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800333e:	fa93 f3a3 	rbit	r3, r3
 8003342:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003344:	4b62      	ldr	r3, [pc, #392]	@ (80034d0 <HAL_RCC_ClockConfig+0x244>)
 8003346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003348:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800334c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800334e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003350:	fa92 f2a2 	rbit	r2, r2
 8003354:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8003356:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003358:	fab2 f282 	clz	r2, r2
 800335c:	b2d2      	uxtb	r2, r2
 800335e:	f042 0220 	orr.w	r2, r2, #32
 8003362:	b2d2      	uxtb	r2, r2
 8003364:	f002 021f 	and.w	r2, r2, #31
 8003368:	2101      	movs	r1, #1
 800336a:	fa01 f202 	lsl.w	r2, r1, r2
 800336e:	4013      	ands	r3, r2
 8003370:	2b00      	cmp	r3, #0
 8003372:	d171      	bne.n	8003458 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003374:	2301      	movs	r3, #1
 8003376:	e0ea      	b.n	800354e <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	2b02      	cmp	r3, #2
 800337e:	d137      	bne.n	80033f0 <HAL_RCC_ClockConfig+0x164>
 8003380:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003384:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003386:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003388:	fa93 f3a3 	rbit	r3, r3
 800338c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800338e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003390:	fab3 f383 	clz	r3, r3
 8003394:	b2db      	uxtb	r3, r3
 8003396:	2b3f      	cmp	r3, #63	@ 0x3f
 8003398:	d802      	bhi.n	80033a0 <HAL_RCC_ClockConfig+0x114>
 800339a:	4b4d      	ldr	r3, [pc, #308]	@ (80034d0 <HAL_RCC_ClockConfig+0x244>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	e00f      	b.n	80033c0 <HAL_RCC_ClockConfig+0x134>
 80033a0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80033a4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80033a8:	fa93 f3a3 	rbit	r3, r3
 80033ac:	647b      	str	r3, [r7, #68]	@ 0x44
 80033ae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80033b2:	643b      	str	r3, [r7, #64]	@ 0x40
 80033b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80033b6:	fa93 f3a3 	rbit	r3, r3
 80033ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80033bc:	4b44      	ldr	r3, [pc, #272]	@ (80034d0 <HAL_RCC_ClockConfig+0x244>)
 80033be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033c0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80033c4:	63ba      	str	r2, [r7, #56]	@ 0x38
 80033c6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80033c8:	fa92 f2a2 	rbit	r2, r2
 80033cc:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 80033ce:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80033d0:	fab2 f282 	clz	r2, r2
 80033d4:	b2d2      	uxtb	r2, r2
 80033d6:	f042 0220 	orr.w	r2, r2, #32
 80033da:	b2d2      	uxtb	r2, r2
 80033dc:	f002 021f 	and.w	r2, r2, #31
 80033e0:	2101      	movs	r1, #1
 80033e2:	fa01 f202 	lsl.w	r2, r1, r2
 80033e6:	4013      	ands	r3, r2
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d135      	bne.n	8003458 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80033ec:	2301      	movs	r3, #1
 80033ee:	e0ae      	b.n	800354e <HAL_RCC_ClockConfig+0x2c2>
 80033f0:	2302      	movs	r3, #2
 80033f2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033f6:	fa93 f3a3 	rbit	r3, r3
 80033fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80033fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033fe:	fab3 f383 	clz	r3, r3
 8003402:	b2db      	uxtb	r3, r3
 8003404:	2b3f      	cmp	r3, #63	@ 0x3f
 8003406:	d802      	bhi.n	800340e <HAL_RCC_ClockConfig+0x182>
 8003408:	4b31      	ldr	r3, [pc, #196]	@ (80034d0 <HAL_RCC_ClockConfig+0x244>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	e00d      	b.n	800342a <HAL_RCC_ClockConfig+0x19e>
 800340e:	2302      	movs	r3, #2
 8003410:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003414:	fa93 f3a3 	rbit	r3, r3
 8003418:	627b      	str	r3, [r7, #36]	@ 0x24
 800341a:	2302      	movs	r3, #2
 800341c:	623b      	str	r3, [r7, #32]
 800341e:	6a3b      	ldr	r3, [r7, #32]
 8003420:	fa93 f3a3 	rbit	r3, r3
 8003424:	61fb      	str	r3, [r7, #28]
 8003426:	4b2a      	ldr	r3, [pc, #168]	@ (80034d0 <HAL_RCC_ClockConfig+0x244>)
 8003428:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800342a:	2202      	movs	r2, #2
 800342c:	61ba      	str	r2, [r7, #24]
 800342e:	69ba      	ldr	r2, [r7, #24]
 8003430:	fa92 f2a2 	rbit	r2, r2
 8003434:	617a      	str	r2, [r7, #20]
  return result;
 8003436:	697a      	ldr	r2, [r7, #20]
 8003438:	fab2 f282 	clz	r2, r2
 800343c:	b2d2      	uxtb	r2, r2
 800343e:	f042 0220 	orr.w	r2, r2, #32
 8003442:	b2d2      	uxtb	r2, r2
 8003444:	f002 021f 	and.w	r2, r2, #31
 8003448:	2101      	movs	r1, #1
 800344a:	fa01 f202 	lsl.w	r2, r1, r2
 800344e:	4013      	ands	r3, r2
 8003450:	2b00      	cmp	r3, #0
 8003452:	d101      	bne.n	8003458 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003454:	2301      	movs	r3, #1
 8003456:	e07a      	b.n	800354e <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003458:	4b1d      	ldr	r3, [pc, #116]	@ (80034d0 <HAL_RCC_ClockConfig+0x244>)
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	f023 0203 	bic.w	r2, r3, #3
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	491a      	ldr	r1, [pc, #104]	@ (80034d0 <HAL_RCC_ClockConfig+0x244>)
 8003466:	4313      	orrs	r3, r2
 8003468:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800346a:	f7fe f92f 	bl	80016cc <HAL_GetTick>
 800346e:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003470:	e00a      	b.n	8003488 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003472:	f7fe f92b 	bl	80016cc <HAL_GetTick>
 8003476:	4602      	mov	r2, r0
 8003478:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800347a:	1ad3      	subs	r3, r2, r3
 800347c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003480:	4293      	cmp	r3, r2
 8003482:	d901      	bls.n	8003488 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8003484:	2303      	movs	r3, #3
 8003486:	e062      	b.n	800354e <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003488:	4b11      	ldr	r3, [pc, #68]	@ (80034d0 <HAL_RCC_ClockConfig+0x244>)
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	f003 020c 	and.w	r2, r3, #12
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	009b      	lsls	r3, r3, #2
 8003496:	429a      	cmp	r2, r3
 8003498:	d1eb      	bne.n	8003472 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800349a:	4b0c      	ldr	r3, [pc, #48]	@ (80034cc <HAL_RCC_ClockConfig+0x240>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f003 0307 	and.w	r3, r3, #7
 80034a2:	683a      	ldr	r2, [r7, #0]
 80034a4:	429a      	cmp	r2, r3
 80034a6:	d215      	bcs.n	80034d4 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034a8:	4b08      	ldr	r3, [pc, #32]	@ (80034cc <HAL_RCC_ClockConfig+0x240>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f023 0207 	bic.w	r2, r3, #7
 80034b0:	4906      	ldr	r1, [pc, #24]	@ (80034cc <HAL_RCC_ClockConfig+0x240>)
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	4313      	orrs	r3, r2
 80034b6:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034b8:	4b04      	ldr	r3, [pc, #16]	@ (80034cc <HAL_RCC_ClockConfig+0x240>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f003 0307 	and.w	r3, r3, #7
 80034c0:	683a      	ldr	r2, [r7, #0]
 80034c2:	429a      	cmp	r2, r3
 80034c4:	d006      	beq.n	80034d4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	e041      	b.n	800354e <HAL_RCC_ClockConfig+0x2c2>
 80034ca:	bf00      	nop
 80034cc:	40022000 	.word	0x40022000
 80034d0:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f003 0304 	and.w	r3, r3, #4
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d008      	beq.n	80034f2 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034e0:	4b1d      	ldr	r3, [pc, #116]	@ (8003558 <HAL_RCC_ClockConfig+0x2cc>)
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	68db      	ldr	r3, [r3, #12]
 80034ec:	491a      	ldr	r1, [pc, #104]	@ (8003558 <HAL_RCC_ClockConfig+0x2cc>)
 80034ee:	4313      	orrs	r3, r2
 80034f0:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f003 0308 	and.w	r3, r3, #8
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d009      	beq.n	8003512 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80034fe:	4b16      	ldr	r3, [pc, #88]	@ (8003558 <HAL_RCC_ClockConfig+0x2cc>)
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	691b      	ldr	r3, [r3, #16]
 800350a:	00db      	lsls	r3, r3, #3
 800350c:	4912      	ldr	r1, [pc, #72]	@ (8003558 <HAL_RCC_ClockConfig+0x2cc>)
 800350e:	4313      	orrs	r3, r2
 8003510:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003512:	f000 f829 	bl	8003568 <HAL_RCC_GetSysClockFreq>
 8003516:	4601      	mov	r1, r0
 8003518:	4b0f      	ldr	r3, [pc, #60]	@ (8003558 <HAL_RCC_ClockConfig+0x2cc>)
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003520:	22f0      	movs	r2, #240	@ 0xf0
 8003522:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003524:	693a      	ldr	r2, [r7, #16]
 8003526:	fa92 f2a2 	rbit	r2, r2
 800352a:	60fa      	str	r2, [r7, #12]
  return result;
 800352c:	68fa      	ldr	r2, [r7, #12]
 800352e:	fab2 f282 	clz	r2, r2
 8003532:	b2d2      	uxtb	r2, r2
 8003534:	40d3      	lsrs	r3, r2
 8003536:	4a09      	ldr	r2, [pc, #36]	@ (800355c <HAL_RCC_ClockConfig+0x2d0>)
 8003538:	5cd3      	ldrb	r3, [r2, r3]
 800353a:	fa21 f303 	lsr.w	r3, r1, r3
 800353e:	4a08      	ldr	r2, [pc, #32]	@ (8003560 <HAL_RCC_ClockConfig+0x2d4>)
 8003540:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003542:	4b08      	ldr	r3, [pc, #32]	@ (8003564 <HAL_RCC_ClockConfig+0x2d8>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4618      	mov	r0, r3
 8003548:	f7fe f87c 	bl	8001644 <HAL_InitTick>
  
  return HAL_OK;
 800354c:	2300      	movs	r3, #0
}
 800354e:	4618      	mov	r0, r3
 8003550:	3778      	adds	r7, #120	@ 0x78
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}
 8003556:	bf00      	nop
 8003558:	40021000 	.word	0x40021000
 800355c:	08005bf4 	.word	0x08005bf4
 8003560:	20000008 	.word	0x20000008
 8003564:	2000000c 	.word	0x2000000c

08003568 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003568:	b480      	push	{r7}
 800356a:	b087      	sub	sp, #28
 800356c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800356e:	2300      	movs	r3, #0
 8003570:	60fb      	str	r3, [r7, #12]
 8003572:	2300      	movs	r3, #0
 8003574:	60bb      	str	r3, [r7, #8]
 8003576:	2300      	movs	r3, #0
 8003578:	617b      	str	r3, [r7, #20]
 800357a:	2300      	movs	r3, #0
 800357c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800357e:	2300      	movs	r3, #0
 8003580:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003582:	4b1e      	ldr	r3, [pc, #120]	@ (80035fc <HAL_RCC_GetSysClockFreq+0x94>)
 8003584:	685b      	ldr	r3, [r3, #4]
 8003586:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	f003 030c 	and.w	r3, r3, #12
 800358e:	2b04      	cmp	r3, #4
 8003590:	d002      	beq.n	8003598 <HAL_RCC_GetSysClockFreq+0x30>
 8003592:	2b08      	cmp	r3, #8
 8003594:	d003      	beq.n	800359e <HAL_RCC_GetSysClockFreq+0x36>
 8003596:	e026      	b.n	80035e6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003598:	4b19      	ldr	r3, [pc, #100]	@ (8003600 <HAL_RCC_GetSysClockFreq+0x98>)
 800359a:	613b      	str	r3, [r7, #16]
      break;
 800359c:	e026      	b.n	80035ec <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	0c9b      	lsrs	r3, r3, #18
 80035a2:	f003 030f 	and.w	r3, r3, #15
 80035a6:	4a17      	ldr	r2, [pc, #92]	@ (8003604 <HAL_RCC_GetSysClockFreq+0x9c>)
 80035a8:	5cd3      	ldrb	r3, [r2, r3]
 80035aa:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80035ac:	4b13      	ldr	r3, [pc, #76]	@ (80035fc <HAL_RCC_GetSysClockFreq+0x94>)
 80035ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035b0:	f003 030f 	and.w	r3, r3, #15
 80035b4:	4a14      	ldr	r2, [pc, #80]	@ (8003608 <HAL_RCC_GetSysClockFreq+0xa0>)
 80035b6:	5cd3      	ldrb	r3, [r2, r3]
 80035b8:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d008      	beq.n	80035d6 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80035c4:	4a0e      	ldr	r2, [pc, #56]	@ (8003600 <HAL_RCC_GetSysClockFreq+0x98>)
 80035c6:	68bb      	ldr	r3, [r7, #8]
 80035c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	fb02 f303 	mul.w	r3, r2, r3
 80035d2:	617b      	str	r3, [r7, #20]
 80035d4:	e004      	b.n	80035e0 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	4a0c      	ldr	r2, [pc, #48]	@ (800360c <HAL_RCC_GetSysClockFreq+0xa4>)
 80035da:	fb02 f303 	mul.w	r3, r2, r3
 80035de:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	613b      	str	r3, [r7, #16]
      break;
 80035e4:	e002      	b.n	80035ec <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80035e6:	4b06      	ldr	r3, [pc, #24]	@ (8003600 <HAL_RCC_GetSysClockFreq+0x98>)
 80035e8:	613b      	str	r3, [r7, #16]
      break;
 80035ea:	bf00      	nop
    }
  }
  return sysclockfreq;
 80035ec:	693b      	ldr	r3, [r7, #16]
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	371c      	adds	r7, #28
 80035f2:	46bd      	mov	sp, r7
 80035f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f8:	4770      	bx	lr
 80035fa:	bf00      	nop
 80035fc:	40021000 	.word	0x40021000
 8003600:	007a1200 	.word	0x007a1200
 8003604:	08005c0c 	.word	0x08005c0c
 8003608:	08005c1c 	.word	0x08005c1c
 800360c:	003d0900 	.word	0x003d0900

08003610 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003610:	b480      	push	{r7}
 8003612:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003614:	4b03      	ldr	r3, [pc, #12]	@ (8003624 <HAL_RCC_GetHCLKFreq+0x14>)
 8003616:	681b      	ldr	r3, [r3, #0]
}
 8003618:	4618      	mov	r0, r3
 800361a:	46bd      	mov	sp, r7
 800361c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003620:	4770      	bx	lr
 8003622:	bf00      	nop
 8003624:	20000008 	.word	0x20000008

08003628 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b082      	sub	sp, #8
 800362c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800362e:	f7ff ffef 	bl	8003610 <HAL_RCC_GetHCLKFreq>
 8003632:	4601      	mov	r1, r0
 8003634:	4b0b      	ldr	r3, [pc, #44]	@ (8003664 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800363c:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003640:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003642:	687a      	ldr	r2, [r7, #4]
 8003644:	fa92 f2a2 	rbit	r2, r2
 8003648:	603a      	str	r2, [r7, #0]
  return result;
 800364a:	683a      	ldr	r2, [r7, #0]
 800364c:	fab2 f282 	clz	r2, r2
 8003650:	b2d2      	uxtb	r2, r2
 8003652:	40d3      	lsrs	r3, r2
 8003654:	4a04      	ldr	r2, [pc, #16]	@ (8003668 <HAL_RCC_GetPCLK1Freq+0x40>)
 8003656:	5cd3      	ldrb	r3, [r2, r3]
 8003658:	fa21 f303 	lsr.w	r3, r1, r3
}    
 800365c:	4618      	mov	r0, r3
 800365e:	3708      	adds	r7, #8
 8003660:	46bd      	mov	sp, r7
 8003662:	bd80      	pop	{r7, pc}
 8003664:	40021000 	.word	0x40021000
 8003668:	08005c04 	.word	0x08005c04

0800366c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b082      	sub	sp, #8
 8003670:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003672:	f7ff ffcd 	bl	8003610 <HAL_RCC_GetHCLKFreq>
 8003676:	4601      	mov	r1, r0
 8003678:	4b0b      	ldr	r3, [pc, #44]	@ (80036a8 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8003680:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8003684:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003686:	687a      	ldr	r2, [r7, #4]
 8003688:	fa92 f2a2 	rbit	r2, r2
 800368c:	603a      	str	r2, [r7, #0]
  return result;
 800368e:	683a      	ldr	r2, [r7, #0]
 8003690:	fab2 f282 	clz	r2, r2
 8003694:	b2d2      	uxtb	r2, r2
 8003696:	40d3      	lsrs	r3, r2
 8003698:	4a04      	ldr	r2, [pc, #16]	@ (80036ac <HAL_RCC_GetPCLK2Freq+0x40>)
 800369a:	5cd3      	ldrb	r3, [r2, r3]
 800369c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80036a0:	4618      	mov	r0, r3
 80036a2:	3708      	adds	r7, #8
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd80      	pop	{r7, pc}
 80036a8:	40021000 	.word	0x40021000
 80036ac:	08005c04 	.word	0x08005c04

080036b0 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b092      	sub	sp, #72	@ 0x48
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80036b8:	2300      	movs	r3, #0
 80036ba:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 80036bc:	2300      	movs	r3, #0
 80036be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80036c0:	2300      	movs	r3, #0
 80036c2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	f000 80cb 	beq.w	800386a <HAL_RCCEx_PeriphCLKConfig+0x1ba>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036d4:	4b85      	ldr	r3, [pc, #532]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80036d6:	69db      	ldr	r3, [r3, #28]
 80036d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d10e      	bne.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036e0:	4b82      	ldr	r3, [pc, #520]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80036e2:	69db      	ldr	r3, [r3, #28]
 80036e4:	4a81      	ldr	r2, [pc, #516]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80036e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036ea:	61d3      	str	r3, [r2, #28]
 80036ec:	4b7f      	ldr	r3, [pc, #508]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80036ee:	69db      	ldr	r3, [r3, #28]
 80036f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036f4:	60bb      	str	r3, [r7, #8]
 80036f6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036f8:	2301      	movs	r3, #1
 80036fa:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036fe:	4b7c      	ldr	r3, [pc, #496]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003706:	2b00      	cmp	r3, #0
 8003708:	d118      	bne.n	800373c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800370a:	4b79      	ldr	r3, [pc, #484]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4a78      	ldr	r2, [pc, #480]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003710:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003714:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003716:	f7fd ffd9 	bl	80016cc <HAL_GetTick>
 800371a:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800371c:	e008      	b.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800371e:	f7fd ffd5 	bl	80016cc <HAL_GetTick>
 8003722:	4602      	mov	r2, r0
 8003724:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003726:	1ad3      	subs	r3, r2, r3
 8003728:	2b64      	cmp	r3, #100	@ 0x64
 800372a:	d901      	bls.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800372c:	2303      	movs	r3, #3
 800372e:	e0d9      	b.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0x234>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003730:	4b6f      	ldr	r3, [pc, #444]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003738:	2b00      	cmp	r3, #0
 800373a:	d0f0      	beq.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800373c:	4b6b      	ldr	r3, [pc, #428]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800373e:	6a1b      	ldr	r3, [r3, #32]
 8003740:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003744:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003746:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003748:	2b00      	cmp	r3, #0
 800374a:	d07b      	beq.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x194>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003754:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003756:	429a      	cmp	r2, r3
 8003758:	d074      	beq.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800375a:	4b64      	ldr	r3, [pc, #400]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800375c:	6a1b      	ldr	r3, [r3, #32]
 800375e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003762:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003764:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003768:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800376a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800376c:	fa93 f3a3 	rbit	r3, r3
 8003770:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003772:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003774:	fab3 f383 	clz	r3, r3
 8003778:	b2db      	uxtb	r3, r3
 800377a:	461a      	mov	r2, r3
 800377c:	4b5d      	ldr	r3, [pc, #372]	@ (80038f4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800377e:	4413      	add	r3, r2
 8003780:	009b      	lsls	r3, r3, #2
 8003782:	461a      	mov	r2, r3
 8003784:	2301      	movs	r3, #1
 8003786:	6013      	str	r3, [r2, #0]
 8003788:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800378c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800378e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003790:	fa93 f3a3 	rbit	r3, r3
 8003794:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003796:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003798:	fab3 f383 	clz	r3, r3
 800379c:	b2db      	uxtb	r3, r3
 800379e:	461a      	mov	r2, r3
 80037a0:	4b54      	ldr	r3, [pc, #336]	@ (80038f4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80037a2:	4413      	add	r3, r2
 80037a4:	009b      	lsls	r3, r3, #2
 80037a6:	461a      	mov	r2, r3
 80037a8:	2300      	movs	r3, #0
 80037aa:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80037ac:	4a4f      	ldr	r2, [pc, #316]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80037ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037b0:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80037b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037b4:	f003 0301 	and.w	r3, r3, #1
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d043      	beq.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037bc:	f7fd ff86 	bl	80016cc <HAL_GetTick>
 80037c0:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037c2:	e00a      	b.n	80037da <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037c4:	f7fd ff82 	bl	80016cc <HAL_GetTick>
 80037c8:	4602      	mov	r2, r0
 80037ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037cc:	1ad3      	subs	r3, r2, r3
 80037ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d901      	bls.n	80037da <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80037d6:	2303      	movs	r3, #3
 80037d8:	e084      	b.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0x234>
 80037da:	2302      	movs	r3, #2
 80037dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037e0:	fa93 f3a3 	rbit	r3, r3
 80037e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80037e6:	2302      	movs	r3, #2
 80037e8:	623b      	str	r3, [r7, #32]
 80037ea:	6a3b      	ldr	r3, [r7, #32]
 80037ec:	fa93 f3a3 	rbit	r3, r3
 80037f0:	61fb      	str	r3, [r7, #28]
  return result;
 80037f2:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037f4:	fab3 f383 	clz	r3, r3
 80037f8:	b2db      	uxtb	r3, r3
 80037fa:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80037fe:	b2db      	uxtb	r3, r3
 8003800:	2b00      	cmp	r3, #0
 8003802:	d102      	bne.n	800380a <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8003804:	4b39      	ldr	r3, [pc, #228]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003806:	6a1b      	ldr	r3, [r3, #32]
 8003808:	e007      	b.n	800381a <HAL_RCCEx_PeriphCLKConfig+0x16a>
 800380a:	2302      	movs	r3, #2
 800380c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800380e:	69bb      	ldr	r3, [r7, #24]
 8003810:	fa93 f3a3 	rbit	r3, r3
 8003814:	617b      	str	r3, [r7, #20]
 8003816:	4b35      	ldr	r3, [pc, #212]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003818:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800381a:	2202      	movs	r2, #2
 800381c:	613a      	str	r2, [r7, #16]
 800381e:	693a      	ldr	r2, [r7, #16]
 8003820:	fa92 f2a2 	rbit	r2, r2
 8003824:	60fa      	str	r2, [r7, #12]
  return result;
 8003826:	68fa      	ldr	r2, [r7, #12]
 8003828:	fab2 f282 	clz	r2, r2
 800382c:	b2d2      	uxtb	r2, r2
 800382e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003832:	b2d2      	uxtb	r2, r2
 8003834:	f002 021f 	and.w	r2, r2, #31
 8003838:	2101      	movs	r1, #1
 800383a:	fa01 f202 	lsl.w	r2, r1, r2
 800383e:	4013      	ands	r3, r2
 8003840:	2b00      	cmp	r3, #0
 8003842:	d0bf      	beq.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003844:	4b29      	ldr	r3, [pc, #164]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003846:	6a1b      	ldr	r3, [r3, #32]
 8003848:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	4926      	ldr	r1, [pc, #152]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003852:	4313      	orrs	r3, r2
 8003854:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003856:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800385a:	2b01      	cmp	r3, #1
 800385c:	d105      	bne.n	800386a <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800385e:	4b23      	ldr	r3, [pc, #140]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003860:	69db      	ldr	r3, [r3, #28]
 8003862:	4a22      	ldr	r2, [pc, #136]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003864:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003868:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f003 0301 	and.w	r3, r3, #1
 8003872:	2b00      	cmp	r3, #0
 8003874:	d008      	beq.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003876:	4b1d      	ldr	r3, [pc, #116]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800387a:	f023 0203 	bic.w	r2, r3, #3
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	689b      	ldr	r3, [r3, #8]
 8003882:	491a      	ldr	r1, [pc, #104]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003884:	4313      	orrs	r3, r2
 8003886:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f003 0320 	and.w	r3, r3, #32
 8003890:	2b00      	cmp	r3, #0
 8003892:	d008      	beq.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003894:	4b15      	ldr	r3, [pc, #84]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003896:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003898:	f023 0210 	bic.w	r2, r3, #16
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	68db      	ldr	r3, [r3, #12]
 80038a0:	4912      	ldr	r1, [pc, #72]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80038a2:	4313      	orrs	r3, r2
 80038a4:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d008      	beq.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80038b2:	4b0e      	ldr	r3, [pc, #56]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80038b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038b6:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	691b      	ldr	r3, [r3, #16]
 80038be:	490b      	ldr	r1, [pc, #44]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80038c0:	4313      	orrs	r3, r2
 80038c2:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d008      	beq.n	80038e2 <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80038d0:	4b06      	ldr	r3, [pc, #24]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80038d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038d4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	695b      	ldr	r3, [r3, #20]
 80038dc:	4903      	ldr	r1, [pc, #12]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80038de:	4313      	orrs	r3, r2
 80038e0:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80038e2:	2300      	movs	r3, #0
}
 80038e4:	4618      	mov	r0, r3
 80038e6:	3748      	adds	r7, #72	@ 0x48
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bd80      	pop	{r7, pc}
 80038ec:	40021000 	.word	0x40021000
 80038f0:	40007000 	.word	0x40007000
 80038f4:	10908100 	.word	0x10908100

080038f8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b084      	sub	sp, #16
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d101      	bne.n	800390a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003906:	2301      	movs	r3, #1
 8003908:	e095      	b.n	8003a36 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800390e:	2b00      	cmp	r3, #0
 8003910:	d108      	bne.n	8003924 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800391a:	d009      	beq.n	8003930 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2200      	movs	r2, #0
 8003920:	61da      	str	r2, [r3, #28]
 8003922:	e005      	b.n	8003930 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2200      	movs	r2, #0
 8003928:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2200      	movs	r2, #0
 800392e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2200      	movs	r2, #0
 8003934:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800393c:	b2db      	uxtb	r3, r3
 800393e:	2b00      	cmp	r3, #0
 8003940:	d106      	bne.n	8003950 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2200      	movs	r2, #0
 8003946:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800394a:	6878      	ldr	r0, [r7, #4]
 800394c:	f7fd fc84 	bl	8001258 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2202      	movs	r2, #2
 8003954:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	681a      	ldr	r2, [r3, #0]
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003966:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	68db      	ldr	r3, [r3, #12]
 800396c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003970:	d902      	bls.n	8003978 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003972:	2300      	movs	r3, #0
 8003974:	60fb      	str	r3, [r7, #12]
 8003976:	e002      	b.n	800397e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003978:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800397c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	68db      	ldr	r3, [r3, #12]
 8003982:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003986:	d007      	beq.n	8003998 <HAL_SPI_Init+0xa0>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	68db      	ldr	r3, [r3, #12]
 800398c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003990:	d002      	beq.n	8003998 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2200      	movs	r2, #0
 8003996:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	689b      	ldr	r3, [r3, #8]
 80039a4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80039a8:	431a      	orrs	r2, r3
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	691b      	ldr	r3, [r3, #16]
 80039ae:	f003 0302 	and.w	r3, r3, #2
 80039b2:	431a      	orrs	r2, r3
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	695b      	ldr	r3, [r3, #20]
 80039b8:	f003 0301 	and.w	r3, r3, #1
 80039bc:	431a      	orrs	r2, r3
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	699b      	ldr	r3, [r3, #24]
 80039c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80039c6:	431a      	orrs	r2, r3
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	69db      	ldr	r3, [r3, #28]
 80039cc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80039d0:	431a      	orrs	r2, r3
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6a1b      	ldr	r3, [r3, #32]
 80039d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039da:	ea42 0103 	orr.w	r1, r2, r3
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039e2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	430a      	orrs	r2, r1
 80039ec:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	699b      	ldr	r3, [r3, #24]
 80039f2:	0c1b      	lsrs	r3, r3, #16
 80039f4:	f003 0204 	and.w	r2, r3, #4
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039fc:	f003 0310 	and.w	r3, r3, #16
 8003a00:	431a      	orrs	r2, r3
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a06:	f003 0308 	and.w	r3, r3, #8
 8003a0a:	431a      	orrs	r2, r3
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	68db      	ldr	r3, [r3, #12]
 8003a10:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003a14:	ea42 0103 	orr.w	r1, r2, r3
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	430a      	orrs	r2, r1
 8003a24:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2201      	movs	r2, #1
 8003a30:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003a34:	2300      	movs	r3, #0
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	3710      	adds	r7, #16
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bd80      	pop	{r7, pc}

08003a3e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a3e:	b580      	push	{r7, lr}
 8003a40:	b088      	sub	sp, #32
 8003a42:	af00      	add	r7, sp, #0
 8003a44:	60f8      	str	r0, [r7, #12]
 8003a46:	60b9      	str	r1, [r7, #8]
 8003a48:	603b      	str	r3, [r7, #0]
 8003a4a:	4613      	mov	r3, r2
 8003a4c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003a4e:	2300      	movs	r3, #0
 8003a50:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003a58:	2b01      	cmp	r3, #1
 8003a5a:	d101      	bne.n	8003a60 <HAL_SPI_Transmit+0x22>
 8003a5c:	2302      	movs	r3, #2
 8003a5e:	e15f      	b.n	8003d20 <HAL_SPI_Transmit+0x2e2>
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2201      	movs	r2, #1
 8003a64:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003a68:	f7fd fe30 	bl	80016cc <HAL_GetTick>
 8003a6c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003a6e:	88fb      	ldrh	r3, [r7, #6]
 8003a70:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003a78:	b2db      	uxtb	r3, r3
 8003a7a:	2b01      	cmp	r3, #1
 8003a7c:	d002      	beq.n	8003a84 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003a7e:	2302      	movs	r3, #2
 8003a80:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003a82:	e148      	b.n	8003d16 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d002      	beq.n	8003a90 <HAL_SPI_Transmit+0x52>
 8003a8a:	88fb      	ldrh	r3, [r7, #6]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d102      	bne.n	8003a96 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003a94:	e13f      	b.n	8003d16 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	2203      	movs	r2, #3
 8003a9a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	68ba      	ldr	r2, [r7, #8]
 8003aa8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	88fa      	ldrh	r2, [r7, #6]
 8003aae:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	88fa      	ldrh	r2, [r7, #6]
 8003ab4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	2200      	movs	r2, #0
 8003ac0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	2200      	movs	r2, #0
 8003ad0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	689b      	ldr	r3, [r3, #8]
 8003adc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ae0:	d10f      	bne.n	8003b02 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	681a      	ldr	r2, [r3, #0]
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003af0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	681a      	ldr	r2, [r3, #0]
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003b00:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b0c:	2b40      	cmp	r3, #64	@ 0x40
 8003b0e:	d007      	beq.n	8003b20 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	681a      	ldr	r2, [r3, #0]
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003b1e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003b28:	d94f      	bls.n	8003bca <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d002      	beq.n	8003b38 <HAL_SPI_Transmit+0xfa>
 8003b32:	8afb      	ldrh	r3, [r7, #22]
 8003b34:	2b01      	cmp	r3, #1
 8003b36:	d142      	bne.n	8003bbe <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b3c:	881a      	ldrh	r2, [r3, #0]
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b48:	1c9a      	adds	r2, r3, #2
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b52:	b29b      	uxth	r3, r3
 8003b54:	3b01      	subs	r3, #1
 8003b56:	b29a      	uxth	r2, r3
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003b5c:	e02f      	b.n	8003bbe <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	689b      	ldr	r3, [r3, #8]
 8003b64:	f003 0302 	and.w	r3, r3, #2
 8003b68:	2b02      	cmp	r3, #2
 8003b6a:	d112      	bne.n	8003b92 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b70:	881a      	ldrh	r2, [r3, #0]
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b7c:	1c9a      	adds	r2, r3, #2
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b86:	b29b      	uxth	r3, r3
 8003b88:	3b01      	subs	r3, #1
 8003b8a:	b29a      	uxth	r2, r3
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003b90:	e015      	b.n	8003bbe <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003b92:	f7fd fd9b 	bl	80016cc <HAL_GetTick>
 8003b96:	4602      	mov	r2, r0
 8003b98:	69bb      	ldr	r3, [r7, #24]
 8003b9a:	1ad3      	subs	r3, r2, r3
 8003b9c:	683a      	ldr	r2, [r7, #0]
 8003b9e:	429a      	cmp	r2, r3
 8003ba0:	d803      	bhi.n	8003baa <HAL_SPI_Transmit+0x16c>
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ba8:	d102      	bne.n	8003bb0 <HAL_SPI_Transmit+0x172>
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d106      	bne.n	8003bbe <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8003bb0:	2303      	movs	r3, #3
 8003bb2:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	2201      	movs	r2, #1
 8003bb8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8003bbc:	e0ab      	b.n	8003d16 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bc2:	b29b      	uxth	r3, r3
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d1ca      	bne.n	8003b5e <HAL_SPI_Transmit+0x120>
 8003bc8:	e080      	b.n	8003ccc <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d002      	beq.n	8003bd8 <HAL_SPI_Transmit+0x19a>
 8003bd2:	8afb      	ldrh	r3, [r7, #22]
 8003bd4:	2b01      	cmp	r3, #1
 8003bd6:	d174      	bne.n	8003cc2 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bdc:	b29b      	uxth	r3, r3
 8003bde:	2b01      	cmp	r3, #1
 8003be0:	d912      	bls.n	8003c08 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003be6:	881a      	ldrh	r2, [r3, #0]
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bf2:	1c9a      	adds	r2, r3, #2
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bfc:	b29b      	uxth	r3, r3
 8003bfe:	3b02      	subs	r3, #2
 8003c00:	b29a      	uxth	r2, r3
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003c06:	e05c      	b.n	8003cc2 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	330c      	adds	r3, #12
 8003c12:	7812      	ldrb	r2, [r2, #0]
 8003c14:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c1a:	1c5a      	adds	r2, r3, #1
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c24:	b29b      	uxth	r3, r3
 8003c26:	3b01      	subs	r3, #1
 8003c28:	b29a      	uxth	r2, r3
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003c2e:	e048      	b.n	8003cc2 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	689b      	ldr	r3, [r3, #8]
 8003c36:	f003 0302 	and.w	r3, r3, #2
 8003c3a:	2b02      	cmp	r3, #2
 8003c3c:	d12b      	bne.n	8003c96 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c42:	b29b      	uxth	r3, r3
 8003c44:	2b01      	cmp	r3, #1
 8003c46:	d912      	bls.n	8003c6e <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c4c:	881a      	ldrh	r2, [r3, #0]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c58:	1c9a      	adds	r2, r3, #2
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c62:	b29b      	uxth	r3, r3
 8003c64:	3b02      	subs	r3, #2
 8003c66:	b29a      	uxth	r2, r3
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003c6c:	e029      	b.n	8003cc2 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	330c      	adds	r3, #12
 8003c78:	7812      	ldrb	r2, [r2, #0]
 8003c7a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c80:	1c5a      	adds	r2, r3, #1
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c8a:	b29b      	uxth	r3, r3
 8003c8c:	3b01      	subs	r3, #1
 8003c8e:	b29a      	uxth	r2, r3
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003c94:	e015      	b.n	8003cc2 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003c96:	f7fd fd19 	bl	80016cc <HAL_GetTick>
 8003c9a:	4602      	mov	r2, r0
 8003c9c:	69bb      	ldr	r3, [r7, #24]
 8003c9e:	1ad3      	subs	r3, r2, r3
 8003ca0:	683a      	ldr	r2, [r7, #0]
 8003ca2:	429a      	cmp	r2, r3
 8003ca4:	d803      	bhi.n	8003cae <HAL_SPI_Transmit+0x270>
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cac:	d102      	bne.n	8003cb4 <HAL_SPI_Transmit+0x276>
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d106      	bne.n	8003cc2 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8003cb4:	2303      	movs	r3, #3
 8003cb6:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2201      	movs	r2, #1
 8003cbc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8003cc0:	e029      	b.n	8003d16 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003cc6:	b29b      	uxth	r3, r3
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d1b1      	bne.n	8003c30 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003ccc:	69ba      	ldr	r2, [r7, #24]
 8003cce:	6839      	ldr	r1, [r7, #0]
 8003cd0:	68f8      	ldr	r0, [r7, #12]
 8003cd2:	f000 facd 	bl	8004270 <SPI_EndRxTxTransaction>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d002      	beq.n	8003ce2 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	2220      	movs	r2, #32
 8003ce0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	689b      	ldr	r3, [r3, #8]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d10a      	bne.n	8003d00 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003cea:	2300      	movs	r3, #0
 8003cec:	613b      	str	r3, [r7, #16]
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	68db      	ldr	r3, [r3, #12]
 8003cf4:	613b      	str	r3, [r7, #16]
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	689b      	ldr	r3, [r3, #8]
 8003cfc:	613b      	str	r3, [r7, #16]
 8003cfe:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d002      	beq.n	8003d0e <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	77fb      	strb	r3, [r7, #31]
 8003d0c:	e003      	b.n	8003d16 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2201      	movs	r2, #1
 8003d12:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8003d1e:	7ffb      	ldrb	r3, [r7, #31]
}
 8003d20:	4618      	mov	r0, r3
 8003d22:	3720      	adds	r7, #32
 8003d24:	46bd      	mov	sp, r7
 8003d26:	bd80      	pop	{r7, pc}

08003d28 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b086      	sub	sp, #24
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	60f8      	str	r0, [r7, #12]
 8003d30:	60b9      	str	r1, [r7, #8]
 8003d32:	4613      	mov	r3, r2
 8003d34:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003d36:	2300      	movs	r3, #0
 8003d38:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003d40:	2b01      	cmp	r3, #1
 8003d42:	d101      	bne.n	8003d48 <HAL_SPI_Transmit_DMA+0x20>
 8003d44:	2302      	movs	r3, #2
 8003d46:	e0d4      	b.n	8003ef2 <HAL_SPI_Transmit_DMA+0x1ca>
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	2201      	movs	r2, #1
 8003d4c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003d56:	b2db      	uxtb	r3, r3
 8003d58:	2b01      	cmp	r3, #1
 8003d5a:	d002      	beq.n	8003d62 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8003d5c:	2302      	movs	r3, #2
 8003d5e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003d60:	e0c2      	b.n	8003ee8 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  if ((pData == NULL) || (Size == 0U))
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d002      	beq.n	8003d6e <HAL_SPI_Transmit_DMA+0x46>
 8003d68:	88fb      	ldrh	r3, [r7, #6]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d102      	bne.n	8003d74 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003d72:	e0b9      	b.n	8003ee8 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	2203      	movs	r2, #3
 8003d78:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	2200      	movs	r2, #0
 8003d80:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	68ba      	ldr	r2, [r7, #8]
 8003d86:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	88fa      	ldrh	r2, [r7, #6]
 8003d8c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	88fa      	ldrh	r2, [r7, #6]
 8003d92:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2200      	movs	r2, #0
 8003d98:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2200      	movs	r2, #0
 8003da4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->RxXferSize  = 0U;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	2200      	movs	r2, #0
 8003daa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	2200      	movs	r2, #0
 8003db2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	689b      	ldr	r3, [r3, #8]
 8003dba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003dbe:	d10f      	bne.n	8003de0 <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	681a      	ldr	r2, [r3, #0]
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003dce:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	681a      	ldr	r2, [r3, #0]
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003dde:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003de4:	4a45      	ldr	r2, [pc, #276]	@ (8003efc <HAL_SPI_Transmit_DMA+0x1d4>)
 8003de6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dec:	4a44      	ldr	r2, [pc, #272]	@ (8003f00 <HAL_SPI_Transmit_DMA+0x1d8>)
 8003dee:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003df4:	4a43      	ldr	r2, [pc, #268]	@ (8003f04 <HAL_SPI_Transmit_DMA+0x1dc>)
 8003df6:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	635a      	str	r2, [r3, #52]	@ 0x34

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	685a      	ldr	r2, [r3, #4]
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003e0e:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	68db      	ldr	r3, [r3, #12]
 8003e14:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003e18:	d82d      	bhi.n	8003e76 <HAL_SPI_Transmit_DMA+0x14e>
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e1e:	695b      	ldr	r3, [r3, #20]
 8003e20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e24:	d127      	bne.n	8003e76 <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e2a:	b29b      	uxth	r3, r3
 8003e2c:	f003 0301 	and.w	r3, r3, #1
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d10f      	bne.n	8003e54 <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	685a      	ldr	r2, [r3, #4]
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003e42:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e48:	b29b      	uxth	r3, r3
 8003e4a:	085b      	lsrs	r3, r3, #1
 8003e4c:	b29a      	uxth	r2, r3
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003e52:	e010      	b.n	8003e76 <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	685a      	ldr	r2, [r3, #4]
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003e62:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e68:	b29b      	uxth	r3, r3
 8003e6a:	085b      	lsrs	r3, r3, #1
 8003e6c:	b29b      	uxth	r3, r3
 8003e6e:	3301      	adds	r3, #1
 8003e70:	b29a      	uxth	r2, r3
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e7e:	4619      	mov	r1, r3
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	330c      	adds	r3, #12
 8003e86:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e8c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003e8e:	f7fd fda5 	bl	80019dc <HAL_DMA_Start_IT>
 8003e92:	4603      	mov	r3, r0
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d008      	beq.n	8003eaa <HAL_SPI_Transmit_DMA+0x182>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e9c:	f043 0210 	orr.w	r2, r3, #16
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	661a      	str	r2, [r3, #96]	@ 0x60
    errorcode = HAL_ERROR;
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	75fb      	strb	r3, [r7, #23]

    goto error;
 8003ea8:	e01e      	b.n	8003ee8 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003eb4:	2b40      	cmp	r3, #64	@ 0x40
 8003eb6:	d007      	beq.n	8003ec8 <HAL_SPI_Transmit_DMA+0x1a0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	681a      	ldr	r2, [r3, #0]
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003ec6:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	685a      	ldr	r2, [r3, #4]
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f042 0220 	orr.w	r2, r2, #32
 8003ed6:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	685a      	ldr	r2, [r3, #4]
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f042 0202 	orr.w	r2, r2, #2
 8003ee6:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2200      	movs	r2, #0
 8003eec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8003ef0:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	3718      	adds	r7, #24
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}
 8003efa:	bf00      	nop
 8003efc:	08003fd7 	.word	0x08003fd7
 8003f00:	08003f31 	.word	0x08003f31
 8003f04:	08003ff3 	.word	0x08003ff3

08003f08 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b083      	sub	sp, #12
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8003f10:	bf00      	nop
 8003f12:	370c      	adds	r7, #12
 8003f14:	46bd      	mov	sp, r7
 8003f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1a:	4770      	bx	lr

08003f1c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b083      	sub	sp, #12
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003f24:	bf00      	nop
 8003f26:	370c      	adds	r7, #12
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2e:	4770      	bx	lr

08003f30 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b086      	sub	sp, #24
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f3c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003f3e:	f7fd fbc5 	bl	80016cc <HAL_GetTick>
 8003f42:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f003 0320 	and.w	r3, r3, #32
 8003f4e:	2b20      	cmp	r3, #32
 8003f50:	d03b      	beq.n	8003fca <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	685a      	ldr	r2, [r3, #4]
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f022 0220 	bic.w	r2, r2, #32
 8003f60:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	685a      	ldr	r2, [r3, #4]
 8003f68:	697b      	ldr	r3, [r7, #20]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f022 0202 	bic.w	r2, r2, #2
 8003f70:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003f72:	693a      	ldr	r2, [r7, #16]
 8003f74:	2164      	movs	r1, #100	@ 0x64
 8003f76:	6978      	ldr	r0, [r7, #20]
 8003f78:	f000 f97a 	bl	8004270 <SPI_EndRxTxTransaction>
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d005      	beq.n	8003f8e <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f82:	697b      	ldr	r3, [r7, #20]
 8003f84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f86:	f043 0220 	orr.w	r2, r3, #32
 8003f8a:	697b      	ldr	r3, [r7, #20]
 8003f8c:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003f8e:	697b      	ldr	r3, [r7, #20]
 8003f90:	689b      	ldr	r3, [r3, #8]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d10a      	bne.n	8003fac <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003f96:	2300      	movs	r3, #0
 8003f98:	60fb      	str	r3, [r7, #12]
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	68db      	ldr	r3, [r3, #12]
 8003fa0:	60fb      	str	r3, [r7, #12]
 8003fa2:	697b      	ldr	r3, [r7, #20]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	689b      	ldr	r3, [r3, #8]
 8003fa8:	60fb      	str	r3, [r7, #12]
 8003faa:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8003fac:	697b      	ldr	r3, [r7, #20]
 8003fae:	2200      	movs	r2, #0
 8003fb0:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8003fb2:	697b      	ldr	r3, [r7, #20]
 8003fb4:	2201      	movs	r2, #1
 8003fb6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003fba:	697b      	ldr	r3, [r7, #20]
 8003fbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d003      	beq.n	8003fca <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003fc2:	6978      	ldr	r0, [r7, #20]
 8003fc4:	f7ff ffaa 	bl	8003f1c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8003fc8:	e002      	b.n	8003fd0 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8003fca:	6978      	ldr	r0, [r7, #20]
 8003fcc:	f7fc fab0 	bl	8000530 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003fd0:	3718      	adds	r7, #24
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd80      	pop	{r7, pc}

08003fd6 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003fd6:	b580      	push	{r7, lr}
 8003fd8:	b084      	sub	sp, #16
 8003fda:	af00      	add	r7, sp, #0
 8003fdc:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fe2:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8003fe4:	68f8      	ldr	r0, [r7, #12]
 8003fe6:	f7ff ff8f 	bl	8003f08 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003fea:	bf00      	nop
 8003fec:	3710      	adds	r7, #16
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bd80      	pop	{r7, pc}

08003ff2 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8003ff2:	b580      	push	{r7, lr}
 8003ff4:	b084      	sub	sp, #16
 8003ff6:	af00      	add	r7, sp, #0
 8003ff8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ffe:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	685a      	ldr	r2, [r3, #4]
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f022 0203 	bic.w	r2, r2, #3
 800400e:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004014:	f043 0210 	orr.w	r2, r3, #16
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2201      	movs	r2, #1
 8004020:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004024:	68f8      	ldr	r0, [r7, #12]
 8004026:	f7ff ff79 	bl	8003f1c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800402a:	bf00      	nop
 800402c:	3710      	adds	r7, #16
 800402e:	46bd      	mov	sp, r7
 8004030:	bd80      	pop	{r7, pc}
	...

08004034 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b088      	sub	sp, #32
 8004038:	af00      	add	r7, sp, #0
 800403a:	60f8      	str	r0, [r7, #12]
 800403c:	60b9      	str	r1, [r7, #8]
 800403e:	603b      	str	r3, [r7, #0]
 8004040:	4613      	mov	r3, r2
 8004042:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004044:	f7fd fb42 	bl	80016cc <HAL_GetTick>
 8004048:	4602      	mov	r2, r0
 800404a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800404c:	1a9b      	subs	r3, r3, r2
 800404e:	683a      	ldr	r2, [r7, #0]
 8004050:	4413      	add	r3, r2
 8004052:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004054:	f7fd fb3a 	bl	80016cc <HAL_GetTick>
 8004058:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800405a:	4b39      	ldr	r3, [pc, #228]	@ (8004140 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	015b      	lsls	r3, r3, #5
 8004060:	0d1b      	lsrs	r3, r3, #20
 8004062:	69fa      	ldr	r2, [r7, #28]
 8004064:	fb02 f303 	mul.w	r3, r2, r3
 8004068:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800406a:	e054      	b.n	8004116 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004072:	d050      	beq.n	8004116 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004074:	f7fd fb2a 	bl	80016cc <HAL_GetTick>
 8004078:	4602      	mov	r2, r0
 800407a:	69bb      	ldr	r3, [r7, #24]
 800407c:	1ad3      	subs	r3, r2, r3
 800407e:	69fa      	ldr	r2, [r7, #28]
 8004080:	429a      	cmp	r2, r3
 8004082:	d902      	bls.n	800408a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004084:	69fb      	ldr	r3, [r7, #28]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d13d      	bne.n	8004106 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	685a      	ldr	r2, [r3, #4]
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004098:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80040a2:	d111      	bne.n	80040c8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	689b      	ldr	r3, [r3, #8]
 80040a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040ac:	d004      	beq.n	80040b8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	689b      	ldr	r3, [r3, #8]
 80040b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040b6:	d107      	bne.n	80040c8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	681a      	ldr	r2, [r3, #0]
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80040c6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040d0:	d10f      	bne.n	80040f2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	681a      	ldr	r2, [r3, #0]
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80040e0:	601a      	str	r2, [r3, #0]
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	681a      	ldr	r2, [r3, #0]
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80040f0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2201      	movs	r2, #1
 80040f6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	2200      	movs	r2, #0
 80040fe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004102:	2303      	movs	r3, #3
 8004104:	e017      	b.n	8004136 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004106:	697b      	ldr	r3, [r7, #20]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d101      	bne.n	8004110 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800410c:	2300      	movs	r3, #0
 800410e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004110:	697b      	ldr	r3, [r7, #20]
 8004112:	3b01      	subs	r3, #1
 8004114:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	689a      	ldr	r2, [r3, #8]
 800411c:	68bb      	ldr	r3, [r7, #8]
 800411e:	4013      	ands	r3, r2
 8004120:	68ba      	ldr	r2, [r7, #8]
 8004122:	429a      	cmp	r2, r3
 8004124:	bf0c      	ite	eq
 8004126:	2301      	moveq	r3, #1
 8004128:	2300      	movne	r3, #0
 800412a:	b2db      	uxtb	r3, r3
 800412c:	461a      	mov	r2, r3
 800412e:	79fb      	ldrb	r3, [r7, #7]
 8004130:	429a      	cmp	r2, r3
 8004132:	d19b      	bne.n	800406c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004134:	2300      	movs	r3, #0
}
 8004136:	4618      	mov	r0, r3
 8004138:	3720      	adds	r7, #32
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}
 800413e:	bf00      	nop
 8004140:	20000008 	.word	0x20000008

08004144 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b08a      	sub	sp, #40	@ 0x28
 8004148:	af00      	add	r7, sp, #0
 800414a:	60f8      	str	r0, [r7, #12]
 800414c:	60b9      	str	r1, [r7, #8]
 800414e:	607a      	str	r2, [r7, #4]
 8004150:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004152:	2300      	movs	r3, #0
 8004154:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004156:	f7fd fab9 	bl	80016cc <HAL_GetTick>
 800415a:	4602      	mov	r2, r0
 800415c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800415e:	1a9b      	subs	r3, r3, r2
 8004160:	683a      	ldr	r2, [r7, #0]
 8004162:	4413      	add	r3, r2
 8004164:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004166:	f7fd fab1 	bl	80016cc <HAL_GetTick>
 800416a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	330c      	adds	r3, #12
 8004172:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004174:	4b3d      	ldr	r3, [pc, #244]	@ (800426c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004176:	681a      	ldr	r2, [r3, #0]
 8004178:	4613      	mov	r3, r2
 800417a:	009b      	lsls	r3, r3, #2
 800417c:	4413      	add	r3, r2
 800417e:	00da      	lsls	r2, r3, #3
 8004180:	1ad3      	subs	r3, r2, r3
 8004182:	0d1b      	lsrs	r3, r3, #20
 8004184:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004186:	fb02 f303 	mul.w	r3, r2, r3
 800418a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800418c:	e060      	b.n	8004250 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004194:	d107      	bne.n	80041a6 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d104      	bne.n	80041a6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800419c:	69fb      	ldr	r3, [r7, #28]
 800419e:	781b      	ldrb	r3, [r3, #0]
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80041a4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041ac:	d050      	beq.n	8004250 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80041ae:	f7fd fa8d 	bl	80016cc <HAL_GetTick>
 80041b2:	4602      	mov	r2, r0
 80041b4:	6a3b      	ldr	r3, [r7, #32]
 80041b6:	1ad3      	subs	r3, r2, r3
 80041b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041ba:	429a      	cmp	r2, r3
 80041bc:	d902      	bls.n	80041c4 <SPI_WaitFifoStateUntilTimeout+0x80>
 80041be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d13d      	bne.n	8004240 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	685a      	ldr	r2, [r3, #4]
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80041d2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80041dc:	d111      	bne.n	8004202 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	689b      	ldr	r3, [r3, #8]
 80041e2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041e6:	d004      	beq.n	80041f2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	689b      	ldr	r3, [r3, #8]
 80041ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041f0:	d107      	bne.n	8004202 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	681a      	ldr	r2, [r3, #0]
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004200:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004206:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800420a:	d10f      	bne.n	800422c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681a      	ldr	r2, [r3, #0]
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800421a:	601a      	str	r2, [r3, #0]
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	681a      	ldr	r2, [r3, #0]
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800422a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	2201      	movs	r2, #1
 8004230:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	2200      	movs	r2, #0
 8004238:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800423c:	2303      	movs	r3, #3
 800423e:	e010      	b.n	8004262 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004240:	69bb      	ldr	r3, [r7, #24]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d101      	bne.n	800424a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004246:	2300      	movs	r3, #0
 8004248:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800424a:	69bb      	ldr	r3, [r7, #24]
 800424c:	3b01      	subs	r3, #1
 800424e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	689a      	ldr	r2, [r3, #8]
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	4013      	ands	r3, r2
 800425a:	687a      	ldr	r2, [r7, #4]
 800425c:	429a      	cmp	r2, r3
 800425e:	d196      	bne.n	800418e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004260:	2300      	movs	r3, #0
}
 8004262:	4618      	mov	r0, r3
 8004264:	3728      	adds	r7, #40	@ 0x28
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}
 800426a:	bf00      	nop
 800426c:	20000008 	.word	0x20000008

08004270 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b086      	sub	sp, #24
 8004274:	af02      	add	r7, sp, #8
 8004276:	60f8      	str	r0, [r7, #12]
 8004278:	60b9      	str	r1, [r7, #8]
 800427a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	9300      	str	r3, [sp, #0]
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	2200      	movs	r2, #0
 8004284:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004288:	68f8      	ldr	r0, [r7, #12]
 800428a:	f7ff ff5b 	bl	8004144 <SPI_WaitFifoStateUntilTimeout>
 800428e:	4603      	mov	r3, r0
 8004290:	2b00      	cmp	r3, #0
 8004292:	d007      	beq.n	80042a4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004298:	f043 0220 	orr.w	r2, r3, #32
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80042a0:	2303      	movs	r3, #3
 80042a2:	e027      	b.n	80042f4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	9300      	str	r3, [sp, #0]
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	2200      	movs	r2, #0
 80042ac:	2180      	movs	r1, #128	@ 0x80
 80042ae:	68f8      	ldr	r0, [r7, #12]
 80042b0:	f7ff fec0 	bl	8004034 <SPI_WaitFlagStateUntilTimeout>
 80042b4:	4603      	mov	r3, r0
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d007      	beq.n	80042ca <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042be:	f043 0220 	orr.w	r2, r3, #32
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80042c6:	2303      	movs	r3, #3
 80042c8:	e014      	b.n	80042f4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	9300      	str	r3, [sp, #0]
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	2200      	movs	r2, #0
 80042d2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80042d6:	68f8      	ldr	r0, [r7, #12]
 80042d8:	f7ff ff34 	bl	8004144 <SPI_WaitFifoStateUntilTimeout>
 80042dc:	4603      	mov	r3, r0
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d007      	beq.n	80042f2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042e6:	f043 0220 	orr.w	r2, r3, #32
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80042ee:	2303      	movs	r3, #3
 80042f0:	e000      	b.n	80042f4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80042f2:	2300      	movs	r3, #0
}
 80042f4:	4618      	mov	r0, r3
 80042f6:	3710      	adds	r7, #16
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bd80      	pop	{r7, pc}

080042fc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b082      	sub	sp, #8
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d101      	bne.n	800430e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e040      	b.n	8004390 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004312:	2b00      	cmp	r3, #0
 8004314:	d106      	bne.n	8004324 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2200      	movs	r2, #0
 800431a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800431e:	6878      	ldr	r0, [r7, #4]
 8004320:	f7fd f90c 	bl	800153c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2224      	movs	r2, #36	@ 0x24
 8004328:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	681a      	ldr	r2, [r3, #0]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f022 0201 	bic.w	r2, r2, #1
 8004338:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800433e:	2b00      	cmp	r3, #0
 8004340:	d002      	beq.n	8004348 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004342:	6878      	ldr	r0, [r7, #4]
 8004344:	f000 f95e 	bl	8004604 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004348:	6878      	ldr	r0, [r7, #4]
 800434a:	f000 f825 	bl	8004398 <UART_SetConfig>
 800434e:	4603      	mov	r3, r0
 8004350:	2b01      	cmp	r3, #1
 8004352:	d101      	bne.n	8004358 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004354:	2301      	movs	r3, #1
 8004356:	e01b      	b.n	8004390 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	685a      	ldr	r2, [r3, #4]
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004366:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	689a      	ldr	r2, [r3, #8]
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004376:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	681a      	ldr	r2, [r3, #0]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f042 0201 	orr.w	r2, r2, #1
 8004386:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004388:	6878      	ldr	r0, [r7, #4]
 800438a:	f000 f9dd 	bl	8004748 <UART_CheckIdleState>
 800438e:	4603      	mov	r3, r0
}
 8004390:	4618      	mov	r0, r3
 8004392:	3708      	adds	r7, #8
 8004394:	46bd      	mov	sp, r7
 8004396:	bd80      	pop	{r7, pc}

08004398 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b088      	sub	sp, #32
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80043a0:	2300      	movs	r3, #0
 80043a2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	689a      	ldr	r2, [r3, #8]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	691b      	ldr	r3, [r3, #16]
 80043ac:	431a      	orrs	r2, r3
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	695b      	ldr	r3, [r3, #20]
 80043b2:	431a      	orrs	r2, r3
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	69db      	ldr	r3, [r3, #28]
 80043b8:	4313      	orrs	r3, r2
 80043ba:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	681a      	ldr	r2, [r3, #0]
 80043c2:	4b8a      	ldr	r3, [pc, #552]	@ (80045ec <UART_SetConfig+0x254>)
 80043c4:	4013      	ands	r3, r2
 80043c6:	687a      	ldr	r2, [r7, #4]
 80043c8:	6812      	ldr	r2, [r2, #0]
 80043ca:	6979      	ldr	r1, [r7, #20]
 80043cc:	430b      	orrs	r3, r1
 80043ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	685b      	ldr	r3, [r3, #4]
 80043d6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	68da      	ldr	r2, [r3, #12]
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	430a      	orrs	r2, r1
 80043e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	699b      	ldr	r3, [r3, #24]
 80043ea:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6a1b      	ldr	r3, [r3, #32]
 80043f0:	697a      	ldr	r2, [r7, #20]
 80043f2:	4313      	orrs	r3, r2
 80043f4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	689b      	ldr	r3, [r3, #8]
 80043fc:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	697a      	ldr	r2, [r7, #20]
 8004406:	430a      	orrs	r2, r1
 8004408:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4a78      	ldr	r2, [pc, #480]	@ (80045f0 <UART_SetConfig+0x258>)
 8004410:	4293      	cmp	r3, r2
 8004412:	d120      	bne.n	8004456 <UART_SetConfig+0xbe>
 8004414:	4b77      	ldr	r3, [pc, #476]	@ (80045f4 <UART_SetConfig+0x25c>)
 8004416:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004418:	f003 0303 	and.w	r3, r3, #3
 800441c:	2b03      	cmp	r3, #3
 800441e:	d817      	bhi.n	8004450 <UART_SetConfig+0xb8>
 8004420:	a201      	add	r2, pc, #4	@ (adr r2, 8004428 <UART_SetConfig+0x90>)
 8004422:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004426:	bf00      	nop
 8004428:	08004439 	.word	0x08004439
 800442c:	08004445 	.word	0x08004445
 8004430:	0800444b 	.word	0x0800444b
 8004434:	0800443f 	.word	0x0800443f
 8004438:	2300      	movs	r3, #0
 800443a:	77fb      	strb	r3, [r7, #31]
 800443c:	e01d      	b.n	800447a <UART_SetConfig+0xe2>
 800443e:	2302      	movs	r3, #2
 8004440:	77fb      	strb	r3, [r7, #31]
 8004442:	e01a      	b.n	800447a <UART_SetConfig+0xe2>
 8004444:	2304      	movs	r3, #4
 8004446:	77fb      	strb	r3, [r7, #31]
 8004448:	e017      	b.n	800447a <UART_SetConfig+0xe2>
 800444a:	2308      	movs	r3, #8
 800444c:	77fb      	strb	r3, [r7, #31]
 800444e:	e014      	b.n	800447a <UART_SetConfig+0xe2>
 8004450:	2310      	movs	r3, #16
 8004452:	77fb      	strb	r3, [r7, #31]
 8004454:	e011      	b.n	800447a <UART_SetConfig+0xe2>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4a67      	ldr	r2, [pc, #412]	@ (80045f8 <UART_SetConfig+0x260>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d102      	bne.n	8004466 <UART_SetConfig+0xce>
 8004460:	2300      	movs	r3, #0
 8004462:	77fb      	strb	r3, [r7, #31]
 8004464:	e009      	b.n	800447a <UART_SetConfig+0xe2>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a64      	ldr	r2, [pc, #400]	@ (80045fc <UART_SetConfig+0x264>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d102      	bne.n	8004476 <UART_SetConfig+0xde>
 8004470:	2300      	movs	r3, #0
 8004472:	77fb      	strb	r3, [r7, #31]
 8004474:	e001      	b.n	800447a <UART_SetConfig+0xe2>
 8004476:	2310      	movs	r3, #16
 8004478:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	69db      	ldr	r3, [r3, #28]
 800447e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004482:	d15a      	bne.n	800453a <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8004484:	7ffb      	ldrb	r3, [r7, #31]
 8004486:	2b08      	cmp	r3, #8
 8004488:	d827      	bhi.n	80044da <UART_SetConfig+0x142>
 800448a:	a201      	add	r2, pc, #4	@ (adr r2, 8004490 <UART_SetConfig+0xf8>)
 800448c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004490:	080044b5 	.word	0x080044b5
 8004494:	080044bd 	.word	0x080044bd
 8004498:	080044c5 	.word	0x080044c5
 800449c:	080044db 	.word	0x080044db
 80044a0:	080044cb 	.word	0x080044cb
 80044a4:	080044db 	.word	0x080044db
 80044a8:	080044db 	.word	0x080044db
 80044ac:	080044db 	.word	0x080044db
 80044b0:	080044d3 	.word	0x080044d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80044b4:	f7ff f8b8 	bl	8003628 <HAL_RCC_GetPCLK1Freq>
 80044b8:	61b8      	str	r0, [r7, #24]
        break;
 80044ba:	e013      	b.n	80044e4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80044bc:	f7ff f8d6 	bl	800366c <HAL_RCC_GetPCLK2Freq>
 80044c0:	61b8      	str	r0, [r7, #24]
        break;
 80044c2:	e00f      	b.n	80044e4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80044c4:	4b4e      	ldr	r3, [pc, #312]	@ (8004600 <UART_SetConfig+0x268>)
 80044c6:	61bb      	str	r3, [r7, #24]
        break;
 80044c8:	e00c      	b.n	80044e4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80044ca:	f7ff f84d 	bl	8003568 <HAL_RCC_GetSysClockFreq>
 80044ce:	61b8      	str	r0, [r7, #24]
        break;
 80044d0:	e008      	b.n	80044e4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80044d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80044d6:	61bb      	str	r3, [r7, #24]
        break;
 80044d8:	e004      	b.n	80044e4 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 80044da:	2300      	movs	r3, #0
 80044dc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80044de:	2301      	movs	r3, #1
 80044e0:	77bb      	strb	r3, [r7, #30]
        break;
 80044e2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80044e4:	69bb      	ldr	r3, [r7, #24]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d074      	beq.n	80045d4 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80044ea:	69bb      	ldr	r3, [r7, #24]
 80044ec:	005a      	lsls	r2, r3, #1
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	085b      	lsrs	r3, r3, #1
 80044f4:	441a      	add	r2, r3
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80044fe:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004500:	693b      	ldr	r3, [r7, #16]
 8004502:	2b0f      	cmp	r3, #15
 8004504:	d916      	bls.n	8004534 <UART_SetConfig+0x19c>
 8004506:	693b      	ldr	r3, [r7, #16]
 8004508:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800450c:	d212      	bcs.n	8004534 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800450e:	693b      	ldr	r3, [r7, #16]
 8004510:	b29b      	uxth	r3, r3
 8004512:	f023 030f 	bic.w	r3, r3, #15
 8004516:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	085b      	lsrs	r3, r3, #1
 800451c:	b29b      	uxth	r3, r3
 800451e:	f003 0307 	and.w	r3, r3, #7
 8004522:	b29a      	uxth	r2, r3
 8004524:	89fb      	ldrh	r3, [r7, #14]
 8004526:	4313      	orrs	r3, r2
 8004528:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	89fa      	ldrh	r2, [r7, #14]
 8004530:	60da      	str	r2, [r3, #12]
 8004532:	e04f      	b.n	80045d4 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8004534:	2301      	movs	r3, #1
 8004536:	77bb      	strb	r3, [r7, #30]
 8004538:	e04c      	b.n	80045d4 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800453a:	7ffb      	ldrb	r3, [r7, #31]
 800453c:	2b08      	cmp	r3, #8
 800453e:	d828      	bhi.n	8004592 <UART_SetConfig+0x1fa>
 8004540:	a201      	add	r2, pc, #4	@ (adr r2, 8004548 <UART_SetConfig+0x1b0>)
 8004542:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004546:	bf00      	nop
 8004548:	0800456d 	.word	0x0800456d
 800454c:	08004575 	.word	0x08004575
 8004550:	0800457d 	.word	0x0800457d
 8004554:	08004593 	.word	0x08004593
 8004558:	08004583 	.word	0x08004583
 800455c:	08004593 	.word	0x08004593
 8004560:	08004593 	.word	0x08004593
 8004564:	08004593 	.word	0x08004593
 8004568:	0800458b 	.word	0x0800458b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800456c:	f7ff f85c 	bl	8003628 <HAL_RCC_GetPCLK1Freq>
 8004570:	61b8      	str	r0, [r7, #24]
        break;
 8004572:	e013      	b.n	800459c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004574:	f7ff f87a 	bl	800366c <HAL_RCC_GetPCLK2Freq>
 8004578:	61b8      	str	r0, [r7, #24]
        break;
 800457a:	e00f      	b.n	800459c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800457c:	4b20      	ldr	r3, [pc, #128]	@ (8004600 <UART_SetConfig+0x268>)
 800457e:	61bb      	str	r3, [r7, #24]
        break;
 8004580:	e00c      	b.n	800459c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004582:	f7fe fff1 	bl	8003568 <HAL_RCC_GetSysClockFreq>
 8004586:	61b8      	str	r0, [r7, #24]
        break;
 8004588:	e008      	b.n	800459c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800458a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800458e:	61bb      	str	r3, [r7, #24]
        break;
 8004590:	e004      	b.n	800459c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8004592:	2300      	movs	r3, #0
 8004594:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004596:	2301      	movs	r3, #1
 8004598:	77bb      	strb	r3, [r7, #30]
        break;
 800459a:	bf00      	nop
    }

    if (pclk != 0U)
 800459c:	69bb      	ldr	r3, [r7, #24]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d018      	beq.n	80045d4 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	085a      	lsrs	r2, r3, #1
 80045a8:	69bb      	ldr	r3, [r7, #24]
 80045aa:	441a      	add	r2, r3
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	685b      	ldr	r3, [r3, #4]
 80045b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80045b4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80045b6:	693b      	ldr	r3, [r7, #16]
 80045b8:	2b0f      	cmp	r3, #15
 80045ba:	d909      	bls.n	80045d0 <UART_SetConfig+0x238>
 80045bc:	693b      	ldr	r3, [r7, #16]
 80045be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80045c2:	d205      	bcs.n	80045d0 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80045c4:	693b      	ldr	r3, [r7, #16]
 80045c6:	b29a      	uxth	r2, r3
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	60da      	str	r2, [r3, #12]
 80045ce:	e001      	b.n	80045d4 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80045d0:	2301      	movs	r3, #1
 80045d2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2200      	movs	r2, #0
 80045d8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2200      	movs	r2, #0
 80045de:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80045e0:	7fbb      	ldrb	r3, [r7, #30]
}
 80045e2:	4618      	mov	r0, r3
 80045e4:	3720      	adds	r7, #32
 80045e6:	46bd      	mov	sp, r7
 80045e8:	bd80      	pop	{r7, pc}
 80045ea:	bf00      	nop
 80045ec:	efff69f3 	.word	0xefff69f3
 80045f0:	40013800 	.word	0x40013800
 80045f4:	40021000 	.word	0x40021000
 80045f8:	40004400 	.word	0x40004400
 80045fc:	40004800 	.word	0x40004800
 8004600:	007a1200 	.word	0x007a1200

08004604 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004604:	b480      	push	{r7}
 8004606:	b083      	sub	sp, #12
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004610:	f003 0308 	and.w	r3, r3, #8
 8004614:	2b00      	cmp	r3, #0
 8004616:	d00a      	beq.n	800462e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	430a      	orrs	r2, r1
 800462c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004632:	f003 0301 	and.w	r3, r3, #1
 8004636:	2b00      	cmp	r3, #0
 8004638:	d00a      	beq.n	8004650 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	685b      	ldr	r3, [r3, #4]
 8004640:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	430a      	orrs	r2, r1
 800464e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004654:	f003 0302 	and.w	r3, r3, #2
 8004658:	2b00      	cmp	r3, #0
 800465a:	d00a      	beq.n	8004672 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	430a      	orrs	r2, r1
 8004670:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004676:	f003 0304 	and.w	r3, r3, #4
 800467a:	2b00      	cmp	r3, #0
 800467c:	d00a      	beq.n	8004694 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	430a      	orrs	r2, r1
 8004692:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004698:	f003 0310 	and.w	r3, r3, #16
 800469c:	2b00      	cmp	r3, #0
 800469e:	d00a      	beq.n	80046b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	689b      	ldr	r3, [r3, #8]
 80046a6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	430a      	orrs	r2, r1
 80046b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046ba:	f003 0320 	and.w	r3, r3, #32
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d00a      	beq.n	80046d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	689b      	ldr	r3, [r3, #8]
 80046c8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	430a      	orrs	r2, r1
 80046d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d01a      	beq.n	800471a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	430a      	orrs	r2, r1
 80046f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004702:	d10a      	bne.n	800471a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	430a      	orrs	r2, r1
 8004718:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800471e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004722:	2b00      	cmp	r3, #0
 8004724:	d00a      	beq.n	800473c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	430a      	orrs	r2, r1
 800473a:	605a      	str	r2, [r3, #4]
  }
}
 800473c:	bf00      	nop
 800473e:	370c      	adds	r7, #12
 8004740:	46bd      	mov	sp, r7
 8004742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004746:	4770      	bx	lr

08004748 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b098      	sub	sp, #96	@ 0x60
 800474c:	af02      	add	r7, sp, #8
 800474e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2200      	movs	r2, #0
 8004754:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004758:	f7fc ffb8 	bl	80016cc <HAL_GetTick>
 800475c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f003 0308 	and.w	r3, r3, #8
 8004768:	2b08      	cmp	r3, #8
 800476a:	d12e      	bne.n	80047ca <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800476c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004770:	9300      	str	r3, [sp, #0]
 8004772:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004774:	2200      	movs	r2, #0
 8004776:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800477a:	6878      	ldr	r0, [r7, #4]
 800477c:	f000 f88c 	bl	8004898 <UART_WaitOnFlagUntilTimeout>
 8004780:	4603      	mov	r3, r0
 8004782:	2b00      	cmp	r3, #0
 8004784:	d021      	beq.n	80047ca <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800478c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800478e:	e853 3f00 	ldrex	r3, [r3]
 8004792:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004794:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004796:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800479a:	653b      	str	r3, [r7, #80]	@ 0x50
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	461a      	mov	r2, r3
 80047a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80047a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80047a6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047a8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80047aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80047ac:	e841 2300 	strex	r3, r2, [r1]
 80047b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80047b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d1e6      	bne.n	8004786 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2220      	movs	r2, #32
 80047bc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2200      	movs	r2, #0
 80047c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80047c6:	2303      	movs	r3, #3
 80047c8:	e062      	b.n	8004890 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f003 0304 	and.w	r3, r3, #4
 80047d4:	2b04      	cmp	r3, #4
 80047d6:	d149      	bne.n	800486c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80047d8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80047dc:	9300      	str	r3, [sp, #0]
 80047de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047e0:	2200      	movs	r2, #0
 80047e2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	f000 f856 	bl	8004898 <UART_WaitOnFlagUntilTimeout>
 80047ec:	4603      	mov	r3, r0
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d03c      	beq.n	800486c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047fa:	e853 3f00 	ldrex	r3, [r3]
 80047fe:	623b      	str	r3, [r7, #32]
   return(result);
 8004800:	6a3b      	ldr	r3, [r7, #32]
 8004802:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004806:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	461a      	mov	r2, r3
 800480e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004810:	633b      	str	r3, [r7, #48]	@ 0x30
 8004812:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004814:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004816:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004818:	e841 2300 	strex	r3, r2, [r1]
 800481c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800481e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004820:	2b00      	cmp	r3, #0
 8004822:	d1e6      	bne.n	80047f2 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	3308      	adds	r3, #8
 800482a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800482c:	693b      	ldr	r3, [r7, #16]
 800482e:	e853 3f00 	ldrex	r3, [r3]
 8004832:	60fb      	str	r3, [r7, #12]
   return(result);
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	f023 0301 	bic.w	r3, r3, #1
 800483a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	3308      	adds	r3, #8
 8004842:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004844:	61fa      	str	r2, [r7, #28]
 8004846:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004848:	69b9      	ldr	r1, [r7, #24]
 800484a:	69fa      	ldr	r2, [r7, #28]
 800484c:	e841 2300 	strex	r3, r2, [r1]
 8004850:	617b      	str	r3, [r7, #20]
   return(result);
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d1e5      	bne.n	8004824 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2220      	movs	r2, #32
 800485c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2200      	movs	r2, #0
 8004864:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004868:	2303      	movs	r3, #3
 800486a:	e011      	b.n	8004890 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2220      	movs	r2, #32
 8004870:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2220      	movs	r2, #32
 8004876:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2200      	movs	r2, #0
 800487e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2200      	movs	r2, #0
 8004884:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2200      	movs	r2, #0
 800488a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800488e:	2300      	movs	r3, #0
}
 8004890:	4618      	mov	r0, r3
 8004892:	3758      	adds	r7, #88	@ 0x58
 8004894:	46bd      	mov	sp, r7
 8004896:	bd80      	pop	{r7, pc}

08004898 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b084      	sub	sp, #16
 800489c:	af00      	add	r7, sp, #0
 800489e:	60f8      	str	r0, [r7, #12]
 80048a0:	60b9      	str	r1, [r7, #8]
 80048a2:	603b      	str	r3, [r7, #0]
 80048a4:	4613      	mov	r3, r2
 80048a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048a8:	e04f      	b.n	800494a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048aa:	69bb      	ldr	r3, [r7, #24]
 80048ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048b0:	d04b      	beq.n	800494a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048b2:	f7fc ff0b 	bl	80016cc <HAL_GetTick>
 80048b6:	4602      	mov	r2, r0
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	1ad3      	subs	r3, r2, r3
 80048bc:	69ba      	ldr	r2, [r7, #24]
 80048be:	429a      	cmp	r2, r3
 80048c0:	d302      	bcc.n	80048c8 <UART_WaitOnFlagUntilTimeout+0x30>
 80048c2:	69bb      	ldr	r3, [r7, #24]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d101      	bne.n	80048cc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80048c8:	2303      	movs	r3, #3
 80048ca:	e04e      	b.n	800496a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f003 0304 	and.w	r3, r3, #4
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d037      	beq.n	800494a <UART_WaitOnFlagUntilTimeout+0xb2>
 80048da:	68bb      	ldr	r3, [r7, #8]
 80048dc:	2b80      	cmp	r3, #128	@ 0x80
 80048de:	d034      	beq.n	800494a <UART_WaitOnFlagUntilTimeout+0xb2>
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	2b40      	cmp	r3, #64	@ 0x40
 80048e4:	d031      	beq.n	800494a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	69db      	ldr	r3, [r3, #28]
 80048ec:	f003 0308 	and.w	r3, r3, #8
 80048f0:	2b08      	cmp	r3, #8
 80048f2:	d110      	bne.n	8004916 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	2208      	movs	r2, #8
 80048fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80048fc:	68f8      	ldr	r0, [r7, #12]
 80048fe:	f000 f838 	bl	8004972 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	2208      	movs	r2, #8
 8004906:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	2200      	movs	r2, #0
 800490e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004912:	2301      	movs	r3, #1
 8004914:	e029      	b.n	800496a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	69db      	ldr	r3, [r3, #28]
 800491c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004920:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004924:	d111      	bne.n	800494a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800492e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004930:	68f8      	ldr	r0, [r7, #12]
 8004932:	f000 f81e 	bl	8004972 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	2220      	movs	r2, #32
 800493a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	2200      	movs	r2, #0
 8004942:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004946:	2303      	movs	r3, #3
 8004948:	e00f      	b.n	800496a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	69da      	ldr	r2, [r3, #28]
 8004950:	68bb      	ldr	r3, [r7, #8]
 8004952:	4013      	ands	r3, r2
 8004954:	68ba      	ldr	r2, [r7, #8]
 8004956:	429a      	cmp	r2, r3
 8004958:	bf0c      	ite	eq
 800495a:	2301      	moveq	r3, #1
 800495c:	2300      	movne	r3, #0
 800495e:	b2db      	uxtb	r3, r3
 8004960:	461a      	mov	r2, r3
 8004962:	79fb      	ldrb	r3, [r7, #7]
 8004964:	429a      	cmp	r2, r3
 8004966:	d0a0      	beq.n	80048aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004968:	2300      	movs	r3, #0
}
 800496a:	4618      	mov	r0, r3
 800496c:	3710      	adds	r7, #16
 800496e:	46bd      	mov	sp, r7
 8004970:	bd80      	pop	{r7, pc}

08004972 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004972:	b480      	push	{r7}
 8004974:	b095      	sub	sp, #84	@ 0x54
 8004976:	af00      	add	r7, sp, #0
 8004978:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004980:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004982:	e853 3f00 	ldrex	r3, [r3]
 8004986:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004988:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800498a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800498e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	461a      	mov	r2, r3
 8004996:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004998:	643b      	str	r3, [r7, #64]	@ 0x40
 800499a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800499c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800499e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80049a0:	e841 2300 	strex	r3, r2, [r1]
 80049a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80049a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d1e6      	bne.n	800497a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	3308      	adds	r3, #8
 80049b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049b4:	6a3b      	ldr	r3, [r7, #32]
 80049b6:	e853 3f00 	ldrex	r3, [r3]
 80049ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80049bc:	69fb      	ldr	r3, [r7, #28]
 80049be:	f023 0301 	bic.w	r3, r3, #1
 80049c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	3308      	adds	r3, #8
 80049ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80049cc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80049ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80049d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80049d4:	e841 2300 	strex	r3, r2, [r1]
 80049d8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80049da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d1e5      	bne.n	80049ac <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049e4:	2b01      	cmp	r3, #1
 80049e6:	d118      	bne.n	8004a1a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	e853 3f00 	ldrex	r3, [r3]
 80049f4:	60bb      	str	r3, [r7, #8]
   return(result);
 80049f6:	68bb      	ldr	r3, [r7, #8]
 80049f8:	f023 0310 	bic.w	r3, r3, #16
 80049fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	461a      	mov	r2, r3
 8004a04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a06:	61bb      	str	r3, [r7, #24]
 8004a08:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a0a:	6979      	ldr	r1, [r7, #20]
 8004a0c:	69ba      	ldr	r2, [r7, #24]
 8004a0e:	e841 2300 	strex	r3, r2, [r1]
 8004a12:	613b      	str	r3, [r7, #16]
   return(result);
 8004a14:	693b      	ldr	r3, [r7, #16]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d1e6      	bne.n	80049e8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2220      	movs	r2, #32
 8004a1e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2200      	movs	r2, #0
 8004a26:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004a2e:	bf00      	nop
 8004a30:	3754      	adds	r7, #84	@ 0x54
 8004a32:	46bd      	mov	sp, r7
 8004a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a38:	4770      	bx	lr

08004a3a <memset>:
 8004a3a:	4402      	add	r2, r0
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d100      	bne.n	8004a44 <memset+0xa>
 8004a42:	4770      	bx	lr
 8004a44:	f803 1b01 	strb.w	r1, [r3], #1
 8004a48:	e7f9      	b.n	8004a3e <memset+0x4>
	...

08004a4c <__libc_init_array>:
 8004a4c:	b570      	push	{r4, r5, r6, lr}
 8004a4e:	4d0d      	ldr	r5, [pc, #52]	@ (8004a84 <__libc_init_array+0x38>)
 8004a50:	4c0d      	ldr	r4, [pc, #52]	@ (8004a88 <__libc_init_array+0x3c>)
 8004a52:	1b64      	subs	r4, r4, r5
 8004a54:	10a4      	asrs	r4, r4, #2
 8004a56:	2600      	movs	r6, #0
 8004a58:	42a6      	cmp	r6, r4
 8004a5a:	d109      	bne.n	8004a70 <__libc_init_array+0x24>
 8004a5c:	4d0b      	ldr	r5, [pc, #44]	@ (8004a8c <__libc_init_array+0x40>)
 8004a5e:	4c0c      	ldr	r4, [pc, #48]	@ (8004a90 <__libc_init_array+0x44>)
 8004a60:	f000 f818 	bl	8004a94 <_init>
 8004a64:	1b64      	subs	r4, r4, r5
 8004a66:	10a4      	asrs	r4, r4, #2
 8004a68:	2600      	movs	r6, #0
 8004a6a:	42a6      	cmp	r6, r4
 8004a6c:	d105      	bne.n	8004a7a <__libc_init_array+0x2e>
 8004a6e:	bd70      	pop	{r4, r5, r6, pc}
 8004a70:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a74:	4798      	blx	r3
 8004a76:	3601      	adds	r6, #1
 8004a78:	e7ee      	b.n	8004a58 <__libc_init_array+0xc>
 8004a7a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a7e:	4798      	blx	r3
 8004a80:	3601      	adds	r6, #1
 8004a82:	e7f2      	b.n	8004a6a <__libc_init_array+0x1e>
 8004a84:	08005c2c 	.word	0x08005c2c
 8004a88:	08005c2c 	.word	0x08005c2c
 8004a8c:	08005c2c 	.word	0x08005c2c
 8004a90:	08005c30 	.word	0x08005c30

08004a94 <_init>:
 8004a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a96:	bf00      	nop
 8004a98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a9a:	bc08      	pop	{r3}
 8004a9c:	469e      	mov	lr, r3
 8004a9e:	4770      	bx	lr

08004aa0 <_fini>:
 8004aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004aa2:	bf00      	nop
 8004aa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004aa6:	bc08      	pop	{r3}
 8004aa8:	469e      	mov	lr, r3
 8004aaa:	4770      	bx	lr
