{"Mattan Erez": [0, ["Bit-Plane Compression: Transforming Data for Better Compression in Many-Core Architectures", ["Jungrae Kim", "Michael B. Sullivan", "Esha Choukse", "Mattan Erez"], "https://doi.org/10.1109/ISCA.2016.37", 12, "isca", 2016], ["All-Inclusive ECC: Thorough End-to-End Protection for Reliable Computer Memory", ["Jungrae Kim", "Michael B. Sullivan", "Sangkug Lym", "Mattan Erez"], "https://doi.org/10.1109/ISCA.2016.60", 12, "isca", 2016], ["RelaxFault Memory Repair", ["Dong-Wan Kim", "Mattan Erez"], "https://doi.org/10.1109/ISCA.2016.62", 13, "isca", 2016]], "Daniel Wong": [0, ["Peak Efficiency Aware Scheduling for Highly Energy Proportional Servers", ["Daniel Wong"], "https://doi.org/10.1109/ISCA.2016.49", 12, "isca", 2016]], "Yuan Xie": [0, ["PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory", ["Ping Chi", "Shuangchen Li", "Cong Xu", "Tao Zhang", "Jishen Zhao", "Yongpan Liu", "Yu Wang", "Yuan Xie"], "https://doi.org/10.1109/ISCA.2016.13", 13, "isca", 2016], ["LAP: Loop-Block Aware Inclusion Properties for Energy-Efficient Asymmetric Last Level Caches", ["Hsiang-Yun Cheng", "Jishen Zhao", "Jack Sampson", "Mary Jane Irwin", "Aamer Jaleel", "Yu Lu", "Yuan Xie"], "https://doi.org/10.1109/ISCA.2016.19", 12, "isca", 2016]], "Lingjia Tang": [0, ["Treadmill: Attributing the Source of Tail Latency through Precise Load Testing and Statistical Inference", ["Yunqi Zhang", "David Meisner", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1109/ISCA.2016.47", 13, "isca", 2016]], "Stephen W. Keckler": [0, ["Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems", ["Kevin Hsieh", "Eiman Ebrahimi", "Gwangsun Kim", "Niladrish Chatterjee", "Mike OConnor", "Nandita Vijaykumar", "Onur Mutlu", "Stephen W. Keckler"], "https://doi.org/10.1109/ISCA.2016.27", 13, "isca", 2016]], "Michael M. Swift": [0, ["Agile Paging: Exceeding the Best of Nested and Shadow Paging", ["Jayneel Gandhi", "Mark D. Hill", "Michael M. Swift"], "https://doi.org/10.1109/ISCA.2016.67", 12, "isca", 2016]], "Thomas F. Wenisch": [0, ["Efficiently Scaling Out-of-Order Cores for Simultaneous Multithreading", ["Faissal M. Sleiman", "Thomas F. Wenisch"], "https://doi.org/10.1109/ISCA.2016.45", 13, "isca", 2016]], "Yale N. Patt": [0, ["Accelerating Dependent Cache Misses with an Enhanced Memory Controller", ["Milad Hashemi", "Khubaib", "Eiman Ebrahimi", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/ISCA.2016.46", 12, "isca", 2016]], "David Wentzlaff": [0, ["MITTS: Memory Inter-arrival Time Traffic Shaping", ["Yanqi Zhou", "David Wentzlaff"], "https://doi.org/10.1109/ISCA.2016.53", 13, "isca", 2016], ["CASH: Supporting IaaS Customers with a Sub-core Configurable Architecture", ["Yanqi Zhou", "Henry Hoffmann", "David Wentzlaff"], "https://doi.org/10.1109/ISCA.2016.65", 13, "isca", 2016]], "Vivienne Sze": [0, ["Eyeriss: A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks", ["Yu-Hsin Chen", "Joel S. Emer", "Vivienne Sze"], "https://doi.org/10.1109/ISCA.2016.40", 13, "isca", 2016]], "Andreas Moshovos": [0, ["Cnvlutin: Ineffectual-Neuron-Free Deep Neural Network Computing", ["Jorge Albericio", "Patrick Judd", "Tayler H. Hetherington", "Tor M. Aamodt", "Natalie D. Enright Jerger", "Andreas Moshovos"], "https://doi.org/10.1109/ISCA.2016.11", 13, "isca", 2016]], "Frederic T. Chong": [2.5101569928974974e-15, ["Mellow Writes: Extending Lifetime in Resistive Memories through Selective Slow Write Backs", ["Lunkai Zhang", "Brian Neely", "Diana Franklin", "Dmitri B. Strukov", "Yuan Xie", "Frederic T. Chong"], "https://doi.org/10.1109/ISCA.2016.52", 13, "isca", 2016]], "Yee Jiun Song": [0.05251872539520264, ["Dynamo: Facebook's Data Center-Wide Power Management System", ["Qiang Wu", "Qingyuan Deng", "Lakshmi Ganesh", "Chang-Hong Hsu", "Yun Jin", "Sanjeev Kumar", "Bin Li", "Justin Meza", "Yee Jiun Song"], "https://doi.org/10.1109/ISCA.2016.48", 12, "isca", 2016]], "Moinuddin K. Qureshi": [0, ["XED: Exposing On-Die Error Detection Information for Strong Memory Reliability", ["Prashant J. Nair", "Vilas Sridharan", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/ISCA.2016.38", 13, "isca", 2016]], "Benjamin C. Lee": [4.366597204352729e-05, ["Decoupling Loads for Nano-Instruction Set Computers", ["Ziqiang Huang", "Andrew D. Hilton", "Benjamin C. Lee"], "https://doi.org/10.1109/ISCA.2016.43", 12, "isca", 2016]], "Jaehyuk Huh": [1, ["Efficient Synonym Filtering and Scalable Delayed Translation for Hybrid Virtual Caching", ["Chang Hyun Park", "Taekyung Heo", "Jaehyuk Huh"], "https://doi.org/10.1109/ISCA.2016.18", 13, "isca", 2016], ["Efficient Synonym Filtering and Scalable Delayed Translation for Hybrid Virtual Caching", ["Chang Hyun Park", "Taekyung Heo", "Jaehyuk Huh"], "https://doi.org/10.1109/ISCA.2016.28", 13, "isca", 2016]], "John Sartori": [0, ["Exploiting Dynamic Timing Slack for Energy Efficiency in Ultra-Low-Power Embedded Systems", ["Hari Cherupalli", "Rakesh Kumar", "John Sartori"], "https://doi.org/10.1109/ISCA.2016.64", 11, "isca", 2016]], "Abdullah Muzahid": [0, ["Production-Run Software Failure Diagnosis via Adaptive Communication Tracking", ["Mohammad Mejbah Ul Alam", "Abdullah Muzahid"], "https://doi.org/10.1109/ISCA.2016.39", 13, "isca", 2016]], "Michael Bedford Taylor": [0, ["ASIC Clouds: Specializing the Datacenter", ["Ikuo Magaki", "Moein Khazraee", "Luis Vega Gutierrez", "Michael Bedford Taylor"], "https://doi.org/10.1109/ISCA.2016.25", 13, "isca", 2016]], "David M. Brooks": [0, ["Minerva: Enabling Low-Power, Highly-Accurate Deep Neural Network Accelerators", ["Brandon Reagen", "Paul N. Whatmough", "Robert Adolf", "Saketh Rama", "Hyunkwang Lee", "Sae Kyu Lee", "Jose Miguel Hernandez-Lobato", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2016.32", 12, "isca", 2016]], "Steven Swanson": [0, ["Morpheus: Creating Application Objects Efficiently for Heterogeneous Computing", ["Hung-Wei Tseng", "Qianchen Zhao", "Yuxiao Zhou", "Mark Gahagan", "Steven Swanson"], "https://doi.org/10.1109/ISCA.2016.15", 13, "isca", 2016]], "Lee-Sup Kim": [0.9903254508972168, ["Energy Efficient Data Encoding in DRAM Channels Exploiting Data Value Similarity", ["Hoseok Seol", "Wongyu Shin", "Jaemin Jang", "Jungwhan Choi", "Jinwoong Suh", "Lee-Sup Kim"], "https://doi.org/10.1109/ISCA.2016.68", 12, "isca", 2016]], "Calvin Lin": [0, ["Back to the Future: Leveraging Belady's Algorithm for Improved Cache Replacement", ["Akanksha Jain", "Calvin Lin"], "https://doi.org/10.1109/ISCA.2016.17", 12, "isca", 2016]], "Jason Mars": [0, ["PowerChop: Identifying and Managing Non-critical Units in Hybrid Processor Architectures", ["Michael A. Laurenzano", "Yunqi Zhang", "Jiang Chen", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/ISCA.2016.22", 13, "isca", 2016]], "Josep Torrellas": [0, ["Using Multiple Input, Multiple Output Formal Control to Maximize Resource Efficiency in Architectures", ["Raghavendra Pradyumna Pothukuchi", "Amin Ansari", "Petros G. Voulgaris", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2016.63", 13, "isca", 2016]], "Sudhakar Yalamanchili": [0, ["LaPerm: Locality Aware Scheduler for Dynamic Parallelism on GPUs", ["Jin Wang", "Norm Rubin", "Albert Sidelnik", "Sudhakar Yalamanchili"], "https://doi.org/10.1109/ISCA.2016.57", 13, "isca", 2016]], "Christopher Batten": [0, ["Asymmetry-Aware Work-Stealing Runtimes", ["Christopher Torng", "Moyang Wang", "Christopher Batten"], "https://doi.org/10.1109/ISCA.2016.14", 13, "isca", 2016]], "Rakesh Kumar": [0, ["Rescuing Uncorrectable Fault Patterns in On-Chip Memories through Error Pattern Transformation", ["Henry Duwe", "Xun Jian", "Daniel Petrisko", "Rakesh Kumar"], "https://doi.org/10.1109/ISCA.2016.61", 11, "isca", 2016]], "Georgios Koloventzos": [0, ["ARM Virtualization: Performance and Architectural Implications", ["Christoffer Dall", "Shih-Wei Li", "Jin Tack Lim", "Jason Nieh", "Georgios Koloventzos"], "https://doi.org/10.1109/ISCA.2016.35", 13, "isca", 2016]], "Saibal Mukhopadhyay": [0, ["Neurocube: A Programmable Digital Neuromorphic Architecture with High-Density 3D Memory", ["Duckhwan Kim", "Jaeha Kung", "Sek M. Chai", "Sudhakar Yalamanchili", "Saibal Mukhopadhyay"], "https://doi.org/10.1109/ISCA.2016.41", 13, "isca", 2016]], "Kunle Olukotun": [0, ["Automatic Generation of Efficient Accelerators for Reconfigurable Hardware", ["David Koeplinger", "Raghu Prabhakar", "Yaqi Zhang", "Christina Delimitrou", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1109/ISCA.2016.20", 13, "isca", 2016]], "Chita R. Das": [0, ["Boosting Access Parallelism to PCM-Based Main Memory", ["Mohammad Arjomand", "Mahmut T. Kandemir", "Anand Sivasubramaniam", "Chita R. Das"], "https://doi.org/10.1109/ISCA.2016.66", 12, "isca", 2016]], "Minyi Guo": [0, ["Power Attack Defense: Securing Battery-Backed Data Centers", ["Chao Li", "Zhenhua Wang", "Xiaofeng Hou", "Haopeng Chen", "Xiaoyao Liang", "Minyi Guo"], "https://doi.org/10.1109/ISCA.2016.50", 13, "isca", 2016]], "Natalie D. Enright Jerger": [0, ["The Anytime Automaton", ["Joshua San Miguel", "Natalie D. Enright Jerger"], "https://doi.org/10.1109/ISCA.2016.54", 13, "isca", 2016]], "Zhonghai Lu": [0, ["Opportunistic Competition Overhead Reduction for Expediting Critical Section in NoC Based CMPs", ["Yuan Yao", "Zhonghai Lu"], "https://doi.org/10.1109/ISCA.2016.33", 12, "isca", 2016]], "Alvin R. Lebeck": [0, ["Accelerating Markov Random Field Inference Using Molecular Optical Gibbs Sampling Units", ["Siyang Wang", "Xiangyu Zhang", "Yuxuan Li", "Ramin Bashizade", "Song Yang", "Chris Dwyer", "Alvin R. Lebeck"], "https://doi.org/10.1109/ISCA.2016.55", 12, "isca", 2016]], "Mark Silberstein": [0, ["ActivePointers: A Case for Software Address Translation on GPUs", ["Sagi Shahar", "Shai Bergman", "Mark Silberstein"], "https://doi.org/10.1109/ISCA.2016.58", 13, "isca", 2016]], "Murali Annavaram": [0, ["APRES: Improving Cache Efficiency by Exploiting Load Characteristics on GPUs", ["Yunho Oh", "Keunsoo Kim", "Myung Kuk Yoon", "Jong Hyun Park", "Yongjun Park", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1109/ISCA.2016.26", 13, "isca", 2016], ["Warped-Slicer: Efficient Intra-SM Slicing through Dynamic Resource Partitioning for GPU Multiprogramming", ["Qiumin Xu", "Hyeran Jeon", "Keunsoo Kim", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1109/ISCA.2016.29", 13, "isca", 2016], ["Virtual Thread: Maximizing Thread-Level Parallelism beyond GPU Scheduling Limit", ["Myung Kuk Yoon", "Keunsoo Kim", "Sangpil Lee", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1109/ISCA.2016.59", 13, "isca", 2016]], "William J. Dally": [0, ["EIE: Efficient Inference Engine on Compressed Deep Neural Network", ["Song Han", "Xingyu Liu", "Huizi Mao", "Jing Pu", "Ardavan Pedram", "Mark A. Horowitz", "William J. Dally"], "https://doi.org/10.1109/ISCA.2016.30", 12, "isca", 2016]], "Christos Kozyrakis": [0, ["DRAF: A Low-Power DRAM-Based Reconfigurable Acceleration Fabric", ["Mingyu Gao", "Christina Delimitrou", "Dimin Niu", "Krishna T. Malladi", "Hongzhong Zheng", "Bob Brennan", "Christos Kozyrakis"], "https://doi.org/10.1109/ISCA.2016.51", 13, "isca", 2016]], "Hadi Esmaeilzadeh": [0, ["Towards Statistical Guarantees in Controlling Quality Tradeoffs for Approximate Acceleration", ["Divya Mahajan", "Amir Yazdanbakhsh", "Jongse Park", "Bradley Thwaites", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/ISCA.2016.16", 12, "isca", 2016]], "Mateo Valero": [0, ["Future Vector Microprocessor Extensions for Data Aggregations", ["Timothy Hayes", "Oscar Palomar", "Osman S. Unsal", "Adrian Cristal", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2016.44", 13, "isca", 2016]], "Simha Sethumadhavan": [0, ["Evaluation of an Analog Accelerator for Linear Algebra", ["Yipeng Huang", "Ning Guo", "Mingoo Seok", "Yannis P. Tsividis", "Simha Sethumadhavan"], "https://doi.org/10.1109/ISCA.2016.56", 13, "isca", 2016]], "Jae W. Lee": [1, ["Short-Circuit Dispatch: Accelerating Virtual Machine Interpreters on Embedded Processors", ["Channoh Kim", "Sungmin Kim", "Hyeon-Gyu Cho", "Doo-Young Kim", "Jaehyeok Kim", "Young H. Oh", "Hakbeom Jang", "Jae W. Lee"], "https://doi.org/10.1109/ISCA.2016.34", 13, "isca", 2016]], "Lin Zhong": [0, ["RedEye: Analog ConvNet Image Sensor Architecture for Continuous Mobile Vision", ["Robert LiKamWa", "Yunhui Hou", "Yuan Gao", "Mia Polansky", "Lin Zhong"], "https://doi.org/10.1109/ISCA.2016.31", 12, "isca", 2016]], "Sreenivas Subramoney": [0, ["Base-Victim Compression: An Opportunistic Cache Compression Architecture", ["Jayesh Gaur", "Alaa R. Alameldeen", "Sreenivas Subramoney"], "https://doi.org/10.1109/ISCA.2016.36", 12, "isca", 2016]], "Duckhyun Chang": [0.9970463067293167, ["Biscuit: A Framework for Near-Data Processing of Big Data Workloads", ["Boncheol Gu", "Andre S. Yoon", "Duck-Ho Bae", "Insoon Jo", "Jinyoung Lee", "Jonghyun Yoon", "Jeong-Uk Kang", "Moonsang Kwon", "Chanho Yoon", "Sangyeun Cho", "Jaeheon Jeong", "Duckhyun Chang"], "https://doi.org/10.1109/ISCA.2016.23", 13, "isca", 2016]], "Vivek Srikumar": [0, ["ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars", ["Ali Shafiee", "Anirban Nag", "Naveen Muralimanohar", "Rajeev Balasubramonian", "John Paul Strachan", "Miao Hu", "R. Stanley Williams", "Vivek Srikumar"], "https://doi.org/10.1109/ISCA.2016.12", 13, "isca", 2016]], "Tianshi Chen": [0, ["Cambricon: An Instruction Set Architecture for Neural Networks", ["Shaoli Liu", "Zidong Du", "Jinhua Tao", "Dong Han", "Tao Luo", "Yuan Xie", "Yunji Chen", "Tianshi Chen"], "https://doi.org/10.1109/ISCA.2016.42", 13, "isca", 2016]], "Krste Asanovic": [0, ["Strober: Fast and Accurate Sample-Based Energy Simulation for Arbitrary RTL", ["Donggyu Kim", "Adam M. Izraelevitz", "Christopher Celio", "Hokeun Kim", "Brian Zimmer", "Yunsup Lee", "Jonathan Bachrach", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2016.21", 12, "isca", 2016]], "Ozcan Ozturk": [0, ["Energy Efficient Architecture for Graph Analytics Accelerators", ["Muhammet Mustafa Ozdal", "Serif Yesil", "Taemin Kim", "Andrey Ayupov", "John Greth", "Steven M. Burns", "Ozcan Ozturk"], "https://doi.org/10.1109/ISCA.2016.24", 12, "isca", 2016]]}