
ESP-01_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d3ac  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000730  0800d4c0  0800d4c0  0001d4c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dbf0  0800dbf0  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  0800dbf0  0800dbf0  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800dbf0  0800dbf0  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dbf0  0800dbf0  0001dbf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800dbf4  0800dbf4  0001dbf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800dbf8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003964  200001e0  0800ddd8  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003b44  0800ddd8  00023b44  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000221ac  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004998  00000000  00000000  000423b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001758  00000000  00000000  00046d50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001570  00000000  00000000  000484a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0001499e  00000000  00000000  00049a18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000078a6  00000000  00000000  0005e3b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  00065c5c  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000763c  00000000  00000000  00065cb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800d4a4 	.word	0x0800d4a4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	0800d4a4 	.word	0x0800d4a4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__aeabi_f2uiz>:
 8001024:	0042      	lsls	r2, r0, #1
 8001026:	d20e      	bcs.n	8001046 <__aeabi_f2uiz+0x22>
 8001028:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800102c:	d30b      	bcc.n	8001046 <__aeabi_f2uiz+0x22>
 800102e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001032:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001036:	d409      	bmi.n	800104c <__aeabi_f2uiz+0x28>
 8001038:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800103c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001040:	fa23 f002 	lsr.w	r0, r3, r2
 8001044:	4770      	bx	lr
 8001046:	f04f 0000 	mov.w	r0, #0
 800104a:	4770      	bx	lr
 800104c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001050:	d101      	bne.n	8001056 <__aeabi_f2uiz+0x32>
 8001052:	0242      	lsls	r2, r0, #9
 8001054:	d102      	bne.n	800105c <__aeabi_f2uiz+0x38>
 8001056:	f04f 30ff 	mov.w	r0, #4294967295
 800105a:	4770      	bx	lr
 800105c:	f04f 0000 	mov.w	r0, #0
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop

08001064 <__aeabi_d2lz>:
 8001064:	b538      	push	{r3, r4, r5, lr}
 8001066:	460c      	mov	r4, r1
 8001068:	4605      	mov	r5, r0
 800106a:	4621      	mov	r1, r4
 800106c:	4628      	mov	r0, r5
 800106e:	2200      	movs	r2, #0
 8001070:	2300      	movs	r3, #0
 8001072:	f7ff fca3 	bl	80009bc <__aeabi_dcmplt>
 8001076:	b928      	cbnz	r0, 8001084 <__aeabi_d2lz+0x20>
 8001078:	4628      	mov	r0, r5
 800107a:	4621      	mov	r1, r4
 800107c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001080:	f000 b80a 	b.w	8001098 <__aeabi_d2ulz>
 8001084:	4628      	mov	r0, r5
 8001086:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 800108a:	f000 f805 	bl	8001098 <__aeabi_d2ulz>
 800108e:	4240      	negs	r0, r0
 8001090:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001094:	bd38      	pop	{r3, r4, r5, pc}
 8001096:	bf00      	nop

08001098 <__aeabi_d2ulz>:
 8001098:	b5d0      	push	{r4, r6, r7, lr}
 800109a:	2200      	movs	r2, #0
 800109c:	4b0b      	ldr	r3, [pc, #44]	; (80010cc <__aeabi_d2ulz+0x34>)
 800109e:	4606      	mov	r6, r0
 80010a0:	460f      	mov	r7, r1
 80010a2:	f7ff fa19 	bl	80004d8 <__aeabi_dmul>
 80010a6:	f7ff fcef 	bl	8000a88 <__aeabi_d2uiz>
 80010aa:	4604      	mov	r4, r0
 80010ac:	f7ff f99a 	bl	80003e4 <__aeabi_ui2d>
 80010b0:	2200      	movs	r2, #0
 80010b2:	4b07      	ldr	r3, [pc, #28]	; (80010d0 <__aeabi_d2ulz+0x38>)
 80010b4:	f7ff fa10 	bl	80004d8 <__aeabi_dmul>
 80010b8:	4602      	mov	r2, r0
 80010ba:	460b      	mov	r3, r1
 80010bc:	4630      	mov	r0, r6
 80010be:	4639      	mov	r1, r7
 80010c0:	f7ff f852 	bl	8000168 <__aeabi_dsub>
 80010c4:	f7ff fce0 	bl	8000a88 <__aeabi_d2uiz>
 80010c8:	4621      	mov	r1, r4
 80010ca:	bdd0      	pop	{r4, r6, r7, pc}
 80010cc:	3df00000 	.word	0x3df00000
 80010d0:	41f00000 	.word	0x41f00000

080010d4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b084      	sub	sp, #16
 80010d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010da:	1d3b      	adds	r3, r7, #4
 80010dc:	2200      	movs	r2, #0
 80010de:	601a      	str	r2, [r3, #0]
 80010e0:	605a      	str	r2, [r3, #4]
 80010e2:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80010e4:	4b1a      	ldr	r3, [pc, #104]	; (8001150 <MX_ADC1_Init+0x7c>)
 80010e6:	4a1b      	ldr	r2, [pc, #108]	; (8001154 <MX_ADC1_Init+0x80>)
 80010e8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80010ea:	4b19      	ldr	r3, [pc, #100]	; (8001150 <MX_ADC1_Init+0x7c>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80010f0:	4b17      	ldr	r3, [pc, #92]	; (8001150 <MX_ADC1_Init+0x7c>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010f6:	4b16      	ldr	r3, [pc, #88]	; (8001150 <MX_ADC1_Init+0x7c>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010fc:	4b14      	ldr	r3, [pc, #80]	; (8001150 <MX_ADC1_Init+0x7c>)
 80010fe:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001102:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001104:	4b12      	ldr	r3, [pc, #72]	; (8001150 <MX_ADC1_Init+0x7c>)
 8001106:	2200      	movs	r2, #0
 8001108:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800110a:	4b11      	ldr	r3, [pc, #68]	; (8001150 <MX_ADC1_Init+0x7c>)
 800110c:	2201      	movs	r2, #1
 800110e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001110:	480f      	ldr	r0, [pc, #60]	; (8001150 <MX_ADC1_Init+0x7c>)
 8001112:	f001 fe09 	bl	8002d28 <HAL_ADC_Init>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 800111c:	f000 fdbe 	bl	8001c9c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001120:	2304      	movs	r3, #4
 8001122:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001124:	2301      	movs	r3, #1
 8001126:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001128:	2300      	movs	r3, #0
 800112a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800112c:	1d3b      	adds	r3, r7, #4
 800112e:	4619      	mov	r1, r3
 8001130:	4807      	ldr	r0, [pc, #28]	; (8001150 <MX_ADC1_Init+0x7c>)
 8001132:	f002 f993 	bl	800345c <HAL_ADC_ConfigChannel>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d001      	beq.n	8001140 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 800113c:	f000 fdae 	bl	8001c9c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
	//   .      .
	HAL_ADCEx_Calibration_Start(&hadc1);
 8001140:	4803      	ldr	r0, [pc, #12]	; (8001150 <MX_ADC1_Init+0x7c>)
 8001142:	f002 fb1f 	bl	8003784 <HAL_ADCEx_Calibration_Start>
  /* USER CODE END ADC1_Init 2 */
}
 8001146:	bf00      	nop
 8001148:	3710      	adds	r7, #16
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	200036f0 	.word	0x200036f0
 8001154:	40012400 	.word	0x40012400

08001158 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b088      	sub	sp, #32
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001160:	f107 0310 	add.w	r3, r7, #16
 8001164:	2200      	movs	r2, #0
 8001166:	601a      	str	r2, [r3, #0]
 8001168:	605a      	str	r2, [r3, #4]
 800116a:	609a      	str	r2, [r3, #8]
 800116c:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	4a18      	ldr	r2, [pc, #96]	; (80011d4 <HAL_ADC_MspInit+0x7c>)
 8001174:	4293      	cmp	r3, r2
 8001176:	d129      	bne.n	80011cc <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001178:	4b17      	ldr	r3, [pc, #92]	; (80011d8 <HAL_ADC_MspInit+0x80>)
 800117a:	699b      	ldr	r3, [r3, #24]
 800117c:	4a16      	ldr	r2, [pc, #88]	; (80011d8 <HAL_ADC_MspInit+0x80>)
 800117e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001182:	6193      	str	r3, [r2, #24]
 8001184:	4b14      	ldr	r3, [pc, #80]	; (80011d8 <HAL_ADC_MspInit+0x80>)
 8001186:	699b      	ldr	r3, [r3, #24]
 8001188:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800118c:	60fb      	str	r3, [r7, #12]
 800118e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001190:	4b11      	ldr	r3, [pc, #68]	; (80011d8 <HAL_ADC_MspInit+0x80>)
 8001192:	699b      	ldr	r3, [r3, #24]
 8001194:	4a10      	ldr	r2, [pc, #64]	; (80011d8 <HAL_ADC_MspInit+0x80>)
 8001196:	f043 0304 	orr.w	r3, r3, #4
 800119a:	6193      	str	r3, [r2, #24]
 800119c:	4b0e      	ldr	r3, [pc, #56]	; (80011d8 <HAL_ADC_MspInit+0x80>)
 800119e:	699b      	ldr	r3, [r3, #24]
 80011a0:	f003 0304 	and.w	r3, r3, #4
 80011a4:	60bb      	str	r3, [r7, #8]
 80011a6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80011a8:	2310      	movs	r3, #16
 80011aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011ac:	2303      	movs	r3, #3
 80011ae:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011b0:	f107 0310 	add.w	r3, r7, #16
 80011b4:	4619      	mov	r1, r3
 80011b6:	4809      	ldr	r0, [pc, #36]	; (80011dc <HAL_ADC_MspInit+0x84>)
 80011b8:	f002 fc94 	bl	8003ae4 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 80011bc:	2200      	movs	r2, #0
 80011be:	2105      	movs	r1, #5
 80011c0:	2012      	movs	r0, #18
 80011c2:	f002 fc60 	bl	8003a86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80011c6:	2012      	movs	r0, #18
 80011c8:	f002 fc79 	bl	8003abe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80011cc:	bf00      	nop
 80011ce:	3720      	adds	r7, #32
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	40012400 	.word	0x40012400
 80011d8:	40021000 	.word	0x40021000
 80011dc:	40010800 	.word	0x40010800

080011e0 <resetGlobalState>:
 */
struct GlobalStateStruct globalState;
struct GlobalStateStruct pauseState;
bool globalStopFlag = false;
bool globalPauseFlag = false;
void resetGlobalState(){
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
	globalStopFlag = false;
 80011e4:	4b1f      	ldr	r3, [pc, #124]	; (8001264 <resetGlobalState+0x84>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	701a      	strb	r2, [r3, #0]
	globalPauseFlag = false;
 80011ea:	4b1f      	ldr	r3, [pc, #124]	; (8001268 <resetGlobalState+0x88>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	701a      	strb	r2, [r3, #0]
	globalState.isExistActiveAction = false;
 80011f0:	4b1e      	ldr	r3, [pc, #120]	; (800126c <resetGlobalState+0x8c>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

	globalState.typeStruct.subType[0] = '0';
 80011f8:	4b1c      	ldr	r3, [pc, #112]	; (800126c <resetGlobalState+0x8c>)
 80011fa:	2230      	movs	r2, #48	; 0x30
 80011fc:	709a      	strb	r2, [r3, #2]
	globalState.typeStruct.subType[1] = '0';
 80011fe:	4b1b      	ldr	r3, [pc, #108]	; (800126c <resetGlobalState+0x8c>)
 8001200:	2230      	movs	r2, #48	; 0x30
 8001202:	70da      	strb	r2, [r3, #3]
	globalState.typeStruct.type[0] = '0';
 8001204:	4b19      	ldr	r3, [pc, #100]	; (800126c <resetGlobalState+0x8c>)
 8001206:	2230      	movs	r2, #48	; 0x30
 8001208:	701a      	strb	r2, [r3, #0]
	globalState.typeStruct.type[1] = '0';
 800120a:	4b18      	ldr	r3, [pc, #96]	; (800126c <resetGlobalState+0x8c>)
 800120c:	2230      	movs	r2, #48	; 0x30
 800120e:	705a      	strb	r2, [r3, #1]

	globalState.changePositionStruct.dir = false;
 8001210:	4b16      	ldr	r3, [pc, #88]	; (800126c <resetGlobalState+0x8c>)
 8001212:	2200      	movs	r2, #0
 8001214:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
	globalState.changePositionStruct.id = 0;
 8001218:	4b14      	ldr	r3, [pc, #80]	; (800126c <resetGlobalState+0x8c>)
 800121a:	2200      	movs	r2, #0
 800121c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
	globalState.changePositionStruct.way = 0;
 8001220:	4b12      	ldr	r3, [pc, #72]	; (800126c <resetGlobalState+0x8c>)
 8001222:	f04f 0200 	mov.w	r2, #0
 8001226:	64da      	str	r2, [r3, #76]	; 0x4c

	globalState.detectAmperageRangeStruct.id = 0;
 8001228:	4b10      	ldr	r3, [pc, #64]	; (800126c <resetGlobalState+0x8c>)
 800122a:	2200      	movs	r2, #0
 800122c:	869a      	strh	r2, [r3, #52]	; 0x34
	globalState.detectAmperageRangeStruct.dir = false;
 800122e:	4b0f      	ldr	r3, [pc, #60]	; (800126c <resetGlobalState+0x8c>)
 8001230:	2200      	movs	r2, #0
 8001232:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	globalState.detectAmperageRangeStruct.way = 0;
 8001236:	4b0d      	ldr	r3, [pc, #52]	; (800126c <resetGlobalState+0x8c>)
 8001238:	f04f 0200 	mov.w	r2, #0
 800123c:	639a      	str	r2, [r3, #56]	; 0x38
	globalState.detectAmperageRangeStruct.step = 0;
 800123e:	4b0b      	ldr	r3, [pc, #44]	; (800126c <resetGlobalState+0x8c>)
 8001240:	f04f 0200 	mov.w	r2, #0
 8001244:	63da      	str	r2, [r3, #60]	; 0x3c
	globalState.detectAmperageRangeStruct.count = 0;
 8001246:	4b09      	ldr	r3, [pc, #36]	; (800126c <resetGlobalState+0x8c>)
 8001248:	2200      	movs	r2, #0
 800124a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
	globalState.detectAmperageRangeStruct.cur = 0;
 800124e:	4b07      	ldr	r3, [pc, #28]	; (800126c <resetGlobalState+0x8c>)
 8001250:	2200      	movs	r2, #0
 8001252:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
	globalState.detectAmperageRangeStruct.speed = 0;
 8001256:	4b05      	ldr	r3, [pc, #20]	; (800126c <resetGlobalState+0x8c>)
 8001258:	2200      	movs	r2, #0
 800125a:	645a      	str	r2, [r3, #68]	; 0x44
}
 800125c:	bf00      	nop
 800125e:	46bd      	mov	sp, r7
 8001260:	bc80      	pop	{r7}
 8001262:	4770      	bx	lr
 8001264:	200001fc 	.word	0x200001fc
 8001268:	200001fd 	.word	0x200001fd
 800126c:	20003720 	.word	0x20003720

08001270 <copyGlobalStateToPause>:

void copyGlobalStateToPause(struct GlobalStateStruct from){
 8001270:	b084      	sub	sp, #16
 8001272:	b580      	push	{r7, lr}
 8001274:	af00      	add	r7, sp, #0
 8001276:	f107 0c08 	add.w	ip, r7, #8
 800127a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	pauseState = from;
 800127e:	4b07      	ldr	r3, [pc, #28]	; (800129c <copyGlobalStateToPause+0x2c>)
 8001280:	4618      	mov	r0, r3
 8001282:	f107 0308 	add.w	r3, r7, #8
 8001286:	2254      	movs	r2, #84	; 0x54
 8001288:	4619      	mov	r1, r3
 800128a:	f007 fcbe 	bl	8008c0a <memcpy>
}
 800128e:	bf00      	nop
 8001290:	46bd      	mov	sp, r7
 8001292:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001296:	b004      	add	sp, #16
 8001298:	4770      	bx	lr
 800129a:	bf00      	nop
 800129c:	20003864 	.word	0x20003864

080012a0 <copyGlobalStateFromPause>:

void copyGlobalStateFromPause(struct GlobalStateStruct from){
 80012a0:	b084      	sub	sp, #16
 80012a2:	b580      	push	{r7, lr}
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	f107 0c08 	add.w	ip, r7, #8
 80012aa:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	globalState = from;
 80012ae:	4b09      	ldr	r3, [pc, #36]	; (80012d4 <copyGlobalStateFromPause+0x34>)
 80012b0:	4618      	mov	r0, r3
 80012b2:	f107 0308 	add.w	r3, r7, #8
 80012b6:	2254      	movs	r2, #84	; 0x54
 80012b8:	4619      	mov	r1, r3
 80012ba:	f007 fca6 	bl	8008c0a <memcpy>
	globalState.isExistActiveAction = false;
 80012be:	4b05      	ldr	r3, [pc, #20]	; (80012d4 <copyGlobalStateFromPause+0x34>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 80012c6:	bf00      	nop
 80012c8:	46bd      	mov	sp, r7
 80012ca:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80012ce:	b004      	add	sp, #16
 80012d0:	4770      	bx	lr
 80012d2:	bf00      	nop
 80012d4:	20003720 	.word	0x20003720

080012d8 <vApplicationStackOverflowHook>:

void MX_FREERTOS_Init(void); /* (MISRA C 2004 rule 8.1) */

void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);

void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName) {
 80012d8:	b480      	push	{r7}
 80012da:	b083      	sub	sp, #12
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
 80012e0:	6039      	str	r1, [r7, #0]
	/* Run time stack overflow checking is performed if
	 configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
	 called if a stack overflow is detected. */
}
 80012e2:	bf00      	nop
 80012e4:	370c      	adds	r7, #12
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bc80      	pop	{r7}
 80012ea:	4770      	bx	lr

080012ec <MX_FREERTOS_Init>:
/**
 * @brief  FreeRTOS initialization
 * @param  None
 * @retval None
 */
void MX_FREERTOS_Init(void) {
 80012ec:	b580      	push	{r7, lr}
 80012ee:	af00      	add	r7, sp, #0

	myBinarySem01Handle = osSemaphoreNew(1, 1, &myBinarySem01_attributes);
 80012f0:	4a18      	ldr	r2, [pc, #96]	; (8001354 <MX_FREERTOS_Init+0x68>)
 80012f2:	2101      	movs	r1, #1
 80012f4:	2001      	movs	r0, #1
 80012f6:	f004 fd59 	bl	8005dac <osSemaphoreNew>
 80012fa:	4603      	mov	r3, r0
 80012fc:	4a16      	ldr	r2, [pc, #88]	; (8001358 <MX_FREERTOS_Init+0x6c>)
 80012fe:	6013      	str	r3, [r2, #0]

	myQueue01Handle = osMessageQueueNew(16, sizeof(uint8_t),&myQueue01_attributes);
 8001300:	4a16      	ldr	r2, [pc, #88]	; (800135c <MX_FREERTOS_Init+0x70>)
 8001302:	2101      	movs	r1, #1
 8001304:	2010      	movs	r0, #16
 8001306:	f004 fded 	bl	8005ee4 <osMessageQueueNew>
 800130a:	4603      	mov	r3, r0
 800130c:	4a14      	ldr	r2, [pc, #80]	; (8001360 <MX_FREERTOS_Init+0x74>)
 800130e:	6013      	str	r3, [r2, #0]
	myQueue02Handle = osMessageQueueNew(16, sizeof(uint8_t),&myQueue02_attributes);
 8001310:	4a14      	ldr	r2, [pc, #80]	; (8001364 <MX_FREERTOS_Init+0x78>)
 8001312:	2101      	movs	r1, #1
 8001314:	2010      	movs	r0, #16
 8001316:	f004 fde5 	bl	8005ee4 <osMessageQueueNew>
 800131a:	4603      	mov	r3, r0
 800131c:	4a12      	ldr	r2, [pc, #72]	; (8001368 <MX_FREERTOS_Init+0x7c>)
 800131e:	6013      	str	r3, [r2, #0]

	myTaskUARTHandle = osThreadNew(StartTaskUART, NULL, &myTaskUART_attributes);
 8001320:	4a12      	ldr	r2, [pc, #72]	; (800136c <MX_FREERTOS_Init+0x80>)
 8001322:	2100      	movs	r1, #0
 8001324:	4812      	ldr	r0, [pc, #72]	; (8001370 <MX_FREERTOS_Init+0x84>)
 8001326:	f004 fc69 	bl	8005bfc <osThreadNew>
 800132a:	4603      	mov	r3, r0
 800132c:	4a11      	ldr	r2, [pc, #68]	; (8001374 <MX_FREERTOS_Init+0x88>)
 800132e:	6013      	str	r3, [r2, #0]
	myTaskMotorHandle = osThreadNew(StartTaskMOTOR, NULL, &myTaskMotor_attributes);
 8001330:	4a11      	ldr	r2, [pc, #68]	; (8001378 <MX_FREERTOS_Init+0x8c>)
 8001332:	2100      	movs	r1, #0
 8001334:	4811      	ldr	r0, [pc, #68]	; (800137c <MX_FREERTOS_Init+0x90>)
 8001336:	f004 fc61 	bl	8005bfc <osThreadNew>
 800133a:	4603      	mov	r3, r0
 800133c:	4a10      	ldr	r2, [pc, #64]	; (8001380 <MX_FREERTOS_Init+0x94>)
 800133e:	6013      	str	r3, [r2, #0]
	myTaskPMTHandle = osThreadNew(StartTaskPMT, NULL, &myTaskPMT_attributes);
 8001340:	4a10      	ldr	r2, [pc, #64]	; (8001384 <MX_FREERTOS_Init+0x98>)
 8001342:	2100      	movs	r1, #0
 8001344:	4810      	ldr	r0, [pc, #64]	; (8001388 <MX_FREERTOS_Init+0x9c>)
 8001346:	f004 fc59 	bl	8005bfc <osThreadNew>
 800134a:	4603      	mov	r3, r0
 800134c:	4a0f      	ldr	r2, [pc, #60]	; (800138c <MX_FREERTOS_Init+0xa0>)
 800134e:	6013      	str	r3, [r2, #0]
}
 8001350:	bf00      	nop
 8001352:	bd80      	pop	{r7, pc}
 8001354:	0800d6b4 	.word	0x0800d6b4
 8001358:	200038b8 	.word	0x200038b8
 800135c:	0800d684 	.word	0x0800d684
 8001360:	200038bc 	.word	0x200038bc
 8001364:	0800d69c 	.word	0x0800d69c
 8001368:	200038c0 	.word	0x200038c0
 800136c:	0800d618 	.word	0x0800d618
 8001370:	08001391 	.word	0x08001391
 8001374:	2000377c 	.word	0x2000377c
 8001378:	0800d63c 	.word	0x0800d63c
 800137c:	080014d5 	.word	0x080014d5
 8001380:	20003774 	.word	0x20003774
 8001384:	0800d660 	.word	0x0800d660
 8001388:	0800160d 	.word	0x0800160d
 800138c:	20003780 	.word	0x20003780

08001390 <StartTaskUART>:


/*
 *      UART
 */
void StartTaskUART(void *argument) {
 8001390:	b590      	push	{r4, r7, lr}
 8001392:	b0dd      	sub	sp, #372	; 0x174
 8001394:	af12      	add	r7, sp, #72	; 0x48
 8001396:	1d3b      	adds	r3, r7, #4
 8001398:	6018      	str	r0, [r3, #0]
	for (;;) {
		// 1 -    ,   
		bool isStartReadUart = receiveSymbol() == OK && checkStartOfMessage() == OK;
 800139a:	f001 f913 	bl	80025c4 <receiveSymbol>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d106      	bne.n	80013b2 <StartTaskUART+0x22>
 80013a4:	f001 f924 	bl	80025f0 <checkStartOfMessage>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d101      	bne.n	80013b2 <StartTaskUART+0x22>
 80013ae:	2301      	movs	r3, #1
 80013b0:	e000      	b.n	80013b4 <StartTaskUART+0x24>
 80013b2:	2300      	movs	r3, #0
 80013b4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
 80013b8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80013bc:	f003 0301 	and.w	r3, r3, #1
 80013c0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
		if (!isStartReadUart) {
 80013c4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80013c8:	f083 0301 	eor.w	r3, r3, #1
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d004      	beq.n	80013dc <StartTaskUART+0x4c>
			SentError((uint8_t*) __FILE__, __LINE__);
 80013d2:	2176      	movs	r1, #118	; 0x76
 80013d4:	4839      	ldr	r0, [pc, #228]	; (80014bc <StartTaskUART+0x12c>)
 80013d6:	f004 fa81 	bl	80058dc <SentError>
			continue;
 80013da:	e06d      	b.n	80014b8 <StartTaskUART+0x128>
		}

		// 2 -      receiveMessageText
		char receiveMessageText[200];
		bool receiveMessageResult = receiveMessage(receiveMessageText) == OK;
 80013dc:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80013e0:	4618      	mov	r0, r3
 80013e2:	f001 f915 	bl	8002610 <receiveMessage>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	bf0c      	ite	eq
 80013ec:	2301      	moveq	r3, #1
 80013ee:	2300      	movne	r3, #0
 80013f0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
		if (!receiveMessageResult) {
 80013f4:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 80013f8:	f083 0301 	eor.w	r3, r3, #1
 80013fc:	b2db      	uxtb	r3, r3
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d004      	beq.n	800140c <StartTaskUART+0x7c>
			SentError((uint8_t*) __FILE__, __LINE__);
 8001402:	217e      	movs	r1, #126	; 0x7e
 8001404:	482d      	ldr	r0, [pc, #180]	; (80014bc <StartTaskUART+0x12c>)
 8001406:	f004 fa69 	bl	80058dc <SentError>
			continue;
 800140a:	e055      	b.n	80014b8 <StartTaskUART+0x128>
		}

		// 3 -     
		struct GlobalStateStruct parseMessageResult = getNewGlobalState(receiveMessageText);
 800140c:	f107 0308 	add.w	r3, r7, #8
 8001410:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8001414:	4611      	mov	r1, r2
 8001416:	4618      	mov	r0, r3
 8001418:	f001 f922 	bl	8002660 <getNewGlobalState>
		clean(receiveMessageText);
 800141c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001420:	4618      	mov	r0, r3
 8001422:	f001 fa55 	bl	80028d0 <clean>

		// 4 -      
		if (isCheckState(parseMessageResult.typeStruct))
 8001426:	f107 0308 	add.w	r3, r7, #8
 800142a:	6818      	ldr	r0, [r3, #0]
 800142c:	f000 ffd7 	bl	80023de <isCheckState>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d007      	beq.n	8001446 <StartTaskUART+0xb6>
		{
			SentResultActionResponse(parseMessageResult.typeStruct, "", 1);
 8001436:	f107 0308 	add.w	r3, r7, #8
 800143a:	2201      	movs	r2, #1
 800143c:	4920      	ldr	r1, [pc, #128]	; (80014c0 <StartTaskUART+0x130>)
 800143e:	6818      	ldr	r0, [r3, #0]
 8001440:	f004 fa86 	bl	8005950 <SentResultActionResponse>
			continue;
 8001444:	e038      	b.n	80014b8 <StartTaskUART+0x128>
		}

		// 5 -    
		if (isStopMeasure(parseMessageResult.typeStruct))
 8001446:	f107 0308 	add.w	r3, r7, #8
 800144a:	6818      	ldr	r0, [r3, #0]
 800144c:	f001 f89f 	bl	800258e <isStopMeasure>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d003      	beq.n	800145e <StartTaskUART+0xce>
		{
			globalStopFlag = true;
 8001456:	4b1b      	ldr	r3, [pc, #108]	; (80014c4 <StartTaskUART+0x134>)
 8001458:	2201      	movs	r2, #1
 800145a:	701a      	strb	r2, [r3, #0]
			continue;
 800145c:	e02c      	b.n	80014b8 <StartTaskUART+0x128>
		}

		// 6 -    
		if (isPauseMeasure(parseMessageResult.typeStruct))
 800145e:	f107 0308 	add.w	r3, r7, #8
 8001462:	6818      	ldr	r0, [r3, #0]
 8001464:	f001 f878 	bl	8002558 <isPauseMeasure>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d003      	beq.n	8001476 <StartTaskUART+0xe6>
		{
			globalPauseFlag = true;
 800146e:	4b16      	ldr	r3, [pc, #88]	; (80014c8 <StartTaskUART+0x138>)
 8001470:	2201      	movs	r2, #1
 8001472:	701a      	strb	r2, [r3, #0]
			continue;
 8001474:	e020      	b.n	80014b8 <StartTaskUART+0x128>
		}

		// 6 -      
		if (isContinueMeasure(parseMessageResult.typeStruct))
 8001476:	f107 0308 	add.w	r3, r7, #8
 800147a:	6818      	ldr	r0, [r3, #0]
 800147c:	f001 f851 	bl	8002522 <isContinueMeasure>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d00c      	beq.n	80014a0 <StartTaskUART+0x110>
		{
			copyGlobalStateFromPause(pauseState);
 8001486:	4c11      	ldr	r4, [pc, #68]	; (80014cc <StartTaskUART+0x13c>)
 8001488:	4668      	mov	r0, sp
 800148a:	f104 0310 	add.w	r3, r4, #16
 800148e:	2244      	movs	r2, #68	; 0x44
 8001490:	4619      	mov	r1, r3
 8001492:	f007 fbba 	bl	8008c0a <memcpy>
 8001496:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800149a:	f7ff ff01 	bl	80012a0 <copyGlobalStateFromPause>
			continue;
 800149e:	e00b      	b.n	80014b8 <StartTaskUART+0x128>
		}

		globalState = parseMessageResult;
 80014a0:	4a0b      	ldr	r2, [pc, #44]	; (80014d0 <StartTaskUART+0x140>)
 80014a2:	f107 0308 	add.w	r3, r7, #8
 80014a6:	4610      	mov	r0, r2
 80014a8:	4619      	mov	r1, r3
 80014aa:	2354      	movs	r3, #84	; 0x54
 80014ac:	461a      	mov	r2, r3
 80014ae:	f007 fbac 	bl	8008c0a <memcpy>

		osDelay(1);
 80014b2:	2001      	movs	r0, #1
 80014b4:	f004 fc4c 	bl	8005d50 <osDelay>
	for (;;) {
 80014b8:	e76f      	b.n	800139a <StartTaskUART+0xa>
 80014ba:	bf00      	nop
 80014bc:	0800d50c 	.word	0x0800d50c
 80014c0:	0800d524 	.word	0x0800d524
 80014c4:	200001fc 	.word	0x200001fc
 80014c8:	200001fd 	.word	0x200001fd
 80014cc:	20003864 	.word	0x20003864
 80014d0:	20003720 	.word	0x20003720

080014d4 <StartTaskMOTOR>:
 * @brief Function implementing the myTaskMotor thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTaskMOTOR */
void StartTaskMOTOR(void *argument) {
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b082      	sub	sp, #8
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
	for (;;) {
		// 1 -         
		if(isChangePosition(globalState.typeStruct) && !globalState.isExistActiveAction){
 80014dc:	4b29      	ldr	r3, [pc, #164]	; (8001584 <StartTaskMOTOR+0xb0>)
 80014de:	6818      	ldr	r0, [r3, #0]
 80014e0:	f000 ff98 	bl	8002414 <isChangePosition>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d047      	beq.n	800157a <StartTaskMOTOR+0xa6>
 80014ea:	4b26      	ldr	r3, [pc, #152]	; (8001584 <StartTaskMOTOR+0xb0>)
 80014ec:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80014f0:	f083 0301 	eor.w	r3, r3, #1
 80014f4:	b2db      	uxtb	r3, r3
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d03f      	beq.n	800157a <StartTaskMOTOR+0xa6>
			speedChangeFactor = 0;
 80014fa:	4b23      	ldr	r3, [pc, #140]	; (8001588 <StartTaskMOTOR+0xb4>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	701a      	strb	r2, [r3, #0]
			speedDownChangeFactor = 0;
 8001500:	4b22      	ldr	r3, [pc, #136]	; (800158c <StartTaskMOTOR+0xb8>)
 8001502:	2200      	movs	r2, #0
 8001504:	701a      	strb	r2, [r3, #0]
			isSetMotorPin = false;
 8001506:	4b22      	ldr	r3, [pc, #136]	; (8001590 <StartTaskMOTOR+0xbc>)
 8001508:	2200      	movs	r2, #0
 800150a:	701a      	strb	r2, [r3, #0]
			totalRate = 0;
 800150c:	4b21      	ldr	r3, [pc, #132]	; (8001594 <StartTaskMOTOR+0xc0>)
 800150e:	2200      	movs	r2, #0
 8001510:	601a      	str	r2, [r3, #0]
			currentRate = 0;
 8001512:	4b21      	ldr	r3, [pc, #132]	; (8001598 <StartTaskMOTOR+0xc4>)
 8001514:	2200      	movs	r2, #0
 8001516:	601a      	str	r2, [r3, #0]
			globalState.isExistActiveAction = true;
 8001518:	4b1a      	ldr	r3, [pc, #104]	; (8001584 <StartTaskMOTOR+0xb0>)
 800151a:	2201      	movs	r2, #1
 800151c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			// 2 -  
			// true -  / false -  
			if(globalState.changePositionStruct.dir){
 8001520:	4b18      	ldr	r3, [pc, #96]	; (8001584 <StartTaskMOTOR+0xb0>)
 8001522:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8001526:	2b00      	cmp	r3, #0
 8001528:	d005      	beq.n	8001536 <StartTaskMOTOR+0x62>
				HAL_GPIO_WritePin(MOTOR_Port, DIR_Pin, GPIO_PIN_RESET);
 800152a:	2200      	movs	r2, #0
 800152c:	2101      	movs	r1, #1
 800152e:	481b      	ldr	r0, [pc, #108]	; (800159c <StartTaskMOTOR+0xc8>)
 8001530:	f002 fc5c 	bl	8003dec <HAL_GPIO_WritePin>
 8001534:	e004      	b.n	8001540 <StartTaskMOTOR+0x6c>
			} else {
				HAL_GPIO_WritePin(MOTOR_Port, DIR_Pin, GPIO_PIN_SET);
 8001536:	2201      	movs	r2, #1
 8001538:	2101      	movs	r1, #1
 800153a:	4818      	ldr	r0, [pc, #96]	; (800159c <StartTaskMOTOR+0xc8>)
 800153c:	f002 fc56 	bl	8003dec <HAL_GPIO_WritePin>
			}

			// 3 -  -    
			totalRate = globalState.changePositionStruct.way * 1000;
 8001540:	4b10      	ldr	r3, [pc, #64]	; (8001584 <StartTaskMOTOR+0xb0>)
 8001542:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001544:	4916      	ldr	r1, [pc, #88]	; (80015a0 <StartTaskMOTOR+0xcc>)
 8001546:	4618      	mov	r0, r3
 8001548:	f7ff fc1c 	bl	8000d84 <__aeabi_fmul>
 800154c:	4603      	mov	r3, r0
 800154e:	4618      	mov	r0, r3
 8001550:	f7ff fd68 	bl	8001024 <__aeabi_f2uiz>
 8001554:	4603      	mov	r3, r0
 8001556:	4a0f      	ldr	r2, [pc, #60]	; (8001594 <StartTaskMOTOR+0xc0>)
 8001558:	6013      	str	r3, [r2, #0]
			currentRate = globalState.changePositionStruct.way * 1000;
 800155a:	4b0a      	ldr	r3, [pc, #40]	; (8001584 <StartTaskMOTOR+0xb0>)
 800155c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800155e:	4910      	ldr	r1, [pc, #64]	; (80015a0 <StartTaskMOTOR+0xcc>)
 8001560:	4618      	mov	r0, r3
 8001562:	f7ff fc0f 	bl	8000d84 <__aeabi_fmul>
 8001566:	4603      	mov	r3, r0
 8001568:	4618      	mov	r0, r3
 800156a:	f7ff fd5b 	bl	8001024 <__aeabi_f2uiz>
 800156e:	4603      	mov	r3, r0
 8001570:	4a09      	ldr	r2, [pc, #36]	; (8001598 <StartTaskMOTOR+0xc4>)
 8001572:	6013      	str	r3, [r2, #0]
			HAL_TIM_Base_Start_IT(&htim1);
 8001574:	480b      	ldr	r0, [pc, #44]	; (80015a4 <StartTaskMOTOR+0xd0>)
 8001576:	f003 faaf 	bl	8004ad8 <HAL_TIM_Base_Start_IT>
		}

		osDelay(1);
 800157a:	2001      	movs	r0, #1
 800157c:	f004 fbe8 	bl	8005d50 <osDelay>
		if(isChangePosition(globalState.typeStruct) && !globalState.isExistActiveAction){
 8001580:	e7ac      	b.n	80014dc <StartTaskMOTOR+0x8>
 8001582:	bf00      	nop
 8001584:	20003720 	.word	0x20003720
 8001588:	20000209 	.word	0x20000209
 800158c:	2000020a 	.word	0x2000020a
 8001590:	20000208 	.word	0x20000208
 8001594:	20000200 	.word	0x20000200
 8001598:	20000204 	.word	0x20000204
 800159c:	40010c00 	.word	0x40010c00
 80015a0:	447a0000 	.word	0x447a0000
 80015a4:	20003a1c 	.word	0x20003a1c

080015a8 <measureAmperageRangeItem>:
	}
}

//    
uint32_t measureAmperageRangeItem(uint16_t count){
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b084      	sub	sp, #16
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	4603      	mov	r3, r0
 80015b0:	80fb      	strh	r3, [r7, #6]
	uint32_t ADC_value = 0;
 80015b2:	2300      	movs	r3, #0
 80015b4:	60fb      	str	r3, [r7, #12]
	//HAL_GPIO_WritePin(Relay_OUT_GPIO_Port, Relay_OUT_Pin, GPIO_PIN_SET);
	for (int i = 1; i < count; i++) {
 80015b6:	2301      	movs	r3, #1
 80015b8:	60bb      	str	r3, [r7, #8]
 80015ba:	e01c      	b.n	80015f6 <measureAmperageRangeItem+0x4e>
		HAL_ADC_Start(&hadc1);
 80015bc:	4812      	ldr	r0, [pc, #72]	; (8001608 <measureAmperageRangeItem+0x60>)
 80015be:	f001 fc8b 	bl	8002ed8 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, 100);
 80015c2:	2164      	movs	r1, #100	; 0x64
 80015c4:	4810      	ldr	r0, [pc, #64]	; (8001608 <measureAmperageRangeItem+0x60>)
 80015c6:	f001 fd61 	bl	800308c <HAL_ADC_PollForConversion>
		if(ADC_value == 0){
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d104      	bne.n	80015da <measureAmperageRangeItem+0x32>
			ADC_value = HAL_ADC_GetValue(&hadc1);
 80015d0:	480d      	ldr	r0, [pc, #52]	; (8001608 <measureAmperageRangeItem+0x60>)
 80015d2:	f001 fe61 	bl	8003298 <HAL_ADC_GetValue>
 80015d6:	60f8      	str	r0, [r7, #12]
 80015d8:	e007      	b.n	80015ea <measureAmperageRangeItem+0x42>
	    }else {
			ADC_value = (HAL_ADC_GetValue(&hadc1) + ADC_value) / 2;
 80015da:	480b      	ldr	r0, [pc, #44]	; (8001608 <measureAmperageRangeItem+0x60>)
 80015dc:	f001 fe5c 	bl	8003298 <HAL_ADC_GetValue>
 80015e0:	4602      	mov	r2, r0
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	4413      	add	r3, r2
 80015e6:	085b      	lsrs	r3, r3, #1
 80015e8:	60fb      	str	r3, [r7, #12]
		}

	    HAL_ADC_Stop(&hadc1);
 80015ea:	4807      	ldr	r0, [pc, #28]	; (8001608 <measureAmperageRangeItem+0x60>)
 80015ec:	f001 fd22 	bl	8003034 <HAL_ADC_Stop>
	for (int i = 1; i < count; i++) {
 80015f0:	68bb      	ldr	r3, [r7, #8]
 80015f2:	3301      	adds	r3, #1
 80015f4:	60bb      	str	r3, [r7, #8]
 80015f6:	88fb      	ldrh	r3, [r7, #6]
 80015f8:	68ba      	ldr	r2, [r7, #8]
 80015fa:	429a      	cmp	r2, r3
 80015fc:	dbde      	blt.n	80015bc <measureAmperageRangeItem+0x14>
	}


	return ADC_value;
 80015fe:	68fb      	ldr	r3, [r7, #12]
}
 8001600:	4618      	mov	r0, r3
 8001602:	3710      	adds	r7, #16
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}
 8001608:	200036f0 	.word	0x200036f0

0800160c <StartTaskPMT>:
 * @brief Function implementing the myTaskPMT thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTaskPMT */
void StartTaskPMT(void *argument) {
 800160c:	b5b0      	push	{r4, r5, r7, lr}
 800160e:	b098      	sub	sp, #96	; 0x60
 8001610:	af12      	add	r7, sp, #72	; 0x48
 8001612:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartTaskPMT */

	/* Infinite loop */
	for (;;) {
		//  
		if (isDetectAmperageRange(globalState.typeStruct) && !globalState.isExistActiveAction)
 8001614:	4b95      	ldr	r3, [pc, #596]	; (800186c <StartTaskPMT+0x260>)
 8001616:	6818      	ldr	r0, [r3, #0]
 8001618:	f000 ff17 	bl	800244a <isDetectAmperageRange>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	f000 80ea 	beq.w	80017f8 <StartTaskPMT+0x1ec>
 8001624:	4b91      	ldr	r3, [pc, #580]	; (800186c <StartTaskPMT+0x260>)
 8001626:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800162a:	f083 0301 	eor.w	r3, r3, #1
 800162e:	b2db      	uxtb	r3, r3
 8001630:	2b00      	cmp	r3, #0
 8001632:	f000 80e1 	beq.w	80017f8 <StartTaskPMT+0x1ec>
		{
			globalState.isExistActiveAction = true;
 8001636:	4b8d      	ldr	r3, [pc, #564]	; (800186c <StartTaskPMT+0x260>)
 8001638:	2201      	movs	r2, #1
 800163a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			// 1 -    1 
			SendResponseMeasure(
 800163e:	4b8b      	ldr	r3, [pc, #556]	; (800186c <StartTaskPMT+0x260>)
 8001640:	8e9c      	ldrh	r4, [r3, #52]	; 0x34
 8001642:	4b8a      	ldr	r3, [pc, #552]	; (800186c <StartTaskPMT+0x260>)
 8001644:	f8b3 5042 	ldrh.w	r5, [r3, #66]	; 0x42
 8001648:	4b88      	ldr	r3, [pc, #544]	; (800186c <StartTaskPMT+0x260>)
 800164a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800164e:	4618      	mov	r0, r3
 8001650:	f7ff ffaa 	bl	80015a8 <measureAmperageRangeItem>
 8001654:	4603      	mov	r3, r0
 8001656:	461a      	mov	r2, r3
 8001658:	4629      	mov	r1, r5
 800165a:	4620      	mov	r0, r4
 800165c:	f004 f9de 	bl	8005a1c <SendResponseMeasure>
					globalState.detectAmperageRangeStruct.id,
					globalState.detectAmperageRangeStruct.cur,
					measureAmperageRangeItem(globalState.detectAmperageRangeStruct.count));

			// 2 -    
			if(globalState.detectAmperageRangeStruct.dir){
 8001660:	4b82      	ldr	r3, [pc, #520]	; (800186c <StartTaskPMT+0x260>)
 8001662:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8001666:	2b00      	cmp	r3, #0
 8001668:	d005      	beq.n	8001676 <StartTaskPMT+0x6a>
				HAL_GPIO_WritePin(MOTOR_Port, DIR_Pin, GPIO_PIN_RESET);
 800166a:	2200      	movs	r2, #0
 800166c:	2101      	movs	r1, #1
 800166e:	4880      	ldr	r0, [pc, #512]	; (8001870 <StartTaskPMT+0x264>)
 8001670:	f002 fbbc 	bl	8003dec <HAL_GPIO_WritePin>
 8001674:	e004      	b.n	8001680 <StartTaskPMT+0x74>
			} else {
				HAL_GPIO_WritePin(MOTOR_Port, DIR_Pin, GPIO_PIN_SET);
 8001676:	2201      	movs	r2, #1
 8001678:	2101      	movs	r1, #1
 800167a:	487d      	ldr	r0, [pc, #500]	; (8001870 <StartTaskPMT+0x264>)
 800167c:	f002 fbb6 	bl	8003dec <HAL_GPIO_WritePin>
			}

			// 3 -     
			uint32_t totalMeasureWay =  globalState.detectAmperageRangeStruct.way * 1000;
 8001680:	4b7a      	ldr	r3, [pc, #488]	; (800186c <StartTaskPMT+0x260>)
 8001682:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001684:	497b      	ldr	r1, [pc, #492]	; (8001874 <StartTaskPMT+0x268>)
 8001686:	4618      	mov	r0, r3
 8001688:	f7ff fb7c 	bl	8000d84 <__aeabi_fmul>
 800168c:	4603      	mov	r3, r0
 800168e:	4618      	mov	r0, r3
 8001690:	f7ff fcc8 	bl	8001024 <__aeabi_f2uiz>
 8001694:	4603      	mov	r3, r0
 8001696:	60fb      	str	r3, [r7, #12]

			// 4 -    -    
			uint32_t stepCount = globalState.detectAmperageRangeStruct.step * 1000;
 8001698:	4b74      	ldr	r3, [pc, #464]	; (800186c <StartTaskPMT+0x260>)
 800169a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800169c:	4975      	ldr	r1, [pc, #468]	; (8001874 <StartTaskPMT+0x268>)
 800169e:	4618      	mov	r0, r3
 80016a0:	f7ff fb70 	bl	8000d84 <__aeabi_fmul>
 80016a4:	4603      	mov	r3, r0
 80016a6:	4618      	mov	r0, r3
 80016a8:	f7ff fcbc 	bl	8001024 <__aeabi_f2uiz>
 80016ac:	4603      	mov	r3, r0
 80016ae:	60bb      	str	r3, [r7, #8]

			// 5 -   
			uint32_t currentCount = 0;
 80016b0:	2300      	movs	r3, #0
 80016b2:	617b      	str	r3, [r7, #20]

			// 6 -    
			for (int i = 0; i < totalMeasureWay; i++) {
 80016b4:	2300      	movs	r3, #0
 80016b6:	613b      	str	r3, [r7, #16]
 80016b8:	e077      	b.n	80017aa <StartTaskPMT+0x19e>
				//     ,    
				if(globalStopFlag){
 80016ba:	4b6f      	ldr	r3, [pc, #444]	; (8001878 <StartTaskPMT+0x26c>)
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d003      	beq.n	80016ca <StartTaskPMT+0xbe>
					i = totalMeasureWay + 1;
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	3301      	adds	r3, #1
 80016c6:	613b      	str	r3, [r7, #16]
					continue;
 80016c8:	e06c      	b.n	80017a4 <StartTaskPMT+0x198>
				}
				//     ,   ,    
				if(globalPauseFlag){
 80016ca:	4b6c      	ldr	r3, [pc, #432]	; (800187c <StartTaskPMT+0x270>)
 80016cc:	781b      	ldrb	r3, [r3, #0]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d030      	beq.n	8001734 <StartTaskPMT+0x128>
					globalState.detectAmperageRangeStruct.cur = globalState.detectAmperageRangeStruct.cur + (i / 10);
 80016d2:	4b66      	ldr	r3, [pc, #408]	; (800186c <StartTaskPMT+0x260>)
 80016d4:	f8b3 2042 	ldrh.w	r2, [r3, #66]	; 0x42
 80016d8:	693b      	ldr	r3, [r7, #16]
 80016da:	4969      	ldr	r1, [pc, #420]	; (8001880 <StartTaskPMT+0x274>)
 80016dc:	fb81 0103 	smull	r0, r1, r1, r3
 80016e0:	1089      	asrs	r1, r1, #2
 80016e2:	17db      	asrs	r3, r3, #31
 80016e4:	1acb      	subs	r3, r1, r3
 80016e6:	b29b      	uxth	r3, r3
 80016e8:	4413      	add	r3, r2
 80016ea:	b29a      	uxth	r2, r3
 80016ec:	4b5f      	ldr	r3, [pc, #380]	; (800186c <StartTaskPMT+0x260>)
 80016ee:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
					globalState.detectAmperageRangeStruct.way = (totalMeasureWay - i + (stepCount - currentCount)) / 1000;
 80016f2:	693b      	ldr	r3, [r7, #16]
 80016f4:	68fa      	ldr	r2, [r7, #12]
 80016f6:	1ad2      	subs	r2, r2, r3
 80016f8:	68b9      	ldr	r1, [r7, #8]
 80016fa:	697b      	ldr	r3, [r7, #20]
 80016fc:	1acb      	subs	r3, r1, r3
 80016fe:	4413      	add	r3, r2
 8001700:	4a60      	ldr	r2, [pc, #384]	; (8001884 <StartTaskPMT+0x278>)
 8001702:	fba2 2303 	umull	r2, r3, r2, r3
 8001706:	099b      	lsrs	r3, r3, #6
 8001708:	4618      	mov	r0, r3
 800170a:	f7ff fae3 	bl	8000cd4 <__aeabi_ui2f>
 800170e:	4603      	mov	r3, r0
 8001710:	4a56      	ldr	r2, [pc, #344]	; (800186c <StartTaskPMT+0x260>)
 8001712:	6393      	str	r3, [r2, #56]	; 0x38
					copyGlobalStateToPause(globalState);
 8001714:	4c55      	ldr	r4, [pc, #340]	; (800186c <StartTaskPMT+0x260>)
 8001716:	4668      	mov	r0, sp
 8001718:	f104 0310 	add.w	r3, r4, #16
 800171c:	2244      	movs	r2, #68	; 0x44
 800171e:	4619      	mov	r1, r3
 8001720:	f007 fa73 	bl	8008c0a <memcpy>
 8001724:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001728:	f7ff fda2 	bl	8001270 <copyGlobalStateToPause>
					i = totalMeasureWay + 1;
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	3301      	adds	r3, #1
 8001730:	613b      	str	r3, [r7, #16]
					continue;
 8001732:	e037      	b.n	80017a4 <StartTaskPMT+0x198>
				}
				HAL_GPIO_WritePin(MOTOR_Port, STEP_Pin, GPIO_PIN_RESET);
 8001734:	2200      	movs	r2, #0
 8001736:	2102      	movs	r1, #2
 8001738:	484d      	ldr	r0, [pc, #308]	; (8001870 <StartTaskPMT+0x264>)
 800173a:	f002 fb57 	bl	8003dec <HAL_GPIO_WritePin>
                osDelay(globalState.detectAmperageRangeStruct.speed);
 800173e:	4b4b      	ldr	r3, [pc, #300]	; (800186c <StartTaskPMT+0x260>)
 8001740:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001742:	4618      	mov	r0, r3
 8001744:	f004 fb04 	bl	8005d50 <osDelay>
                HAL_GPIO_WritePin(MOTOR_Port, STEP_Pin, GPIO_PIN_SET);
 8001748:	2201      	movs	r2, #1
 800174a:	2102      	movs	r1, #2
 800174c:	4848      	ldr	r0, [pc, #288]	; (8001870 <StartTaskPMT+0x264>)
 800174e:	f002 fb4d 	bl	8003dec <HAL_GPIO_WritePin>
                osDelay(globalState.detectAmperageRangeStruct.speed);
 8001752:	4b46      	ldr	r3, [pc, #280]	; (800186c <StartTaskPMT+0x260>)
 8001754:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001756:	4618      	mov	r0, r3
 8001758:	f004 fafa 	bl	8005d50 <osDelay>

                if(currentCount == stepCount){
 800175c:	697a      	ldr	r2, [r7, #20]
 800175e:	68bb      	ldr	r3, [r7, #8]
 8001760:	429a      	cmp	r2, r3
 8001762:	d11c      	bne.n	800179e <StartTaskPMT+0x192>
                	SendResponseMeasure(
 8001764:	4b41      	ldr	r3, [pc, #260]	; (800186c <StartTaskPMT+0x260>)
 8001766:	8e9c      	ldrh	r4, [r3, #52]	; 0x34
                			globalState.detectAmperageRangeStruct.id,
							globalState.detectAmperageRangeStruct.cur + (i / 10),
 8001768:	4b40      	ldr	r3, [pc, #256]	; (800186c <StartTaskPMT+0x260>)
 800176a:	f8b3 2042 	ldrh.w	r2, [r3, #66]	; 0x42
 800176e:	693b      	ldr	r3, [r7, #16]
 8001770:	4943      	ldr	r1, [pc, #268]	; (8001880 <StartTaskPMT+0x274>)
 8001772:	fb81 0103 	smull	r0, r1, r1, r3
 8001776:	1089      	asrs	r1, r1, #2
 8001778:	17db      	asrs	r3, r3, #31
 800177a:	1acb      	subs	r3, r1, r3
                	SendResponseMeasure(
 800177c:	b29b      	uxth	r3, r3
 800177e:	4413      	add	r3, r2
 8001780:	b29d      	uxth	r5, r3
 8001782:	4b3a      	ldr	r3, [pc, #232]	; (800186c <StartTaskPMT+0x260>)
 8001784:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001788:	4618      	mov	r0, r3
 800178a:	f7ff ff0d 	bl	80015a8 <measureAmperageRangeItem>
 800178e:	4603      	mov	r3, r0
 8001790:	461a      	mov	r2, r3
 8001792:	4629      	mov	r1, r5
 8001794:	4620      	mov	r0, r4
 8001796:	f004 f941 	bl	8005a1c <SendResponseMeasure>
							measureAmperageRangeItem(globalState.detectAmperageRangeStruct.count)
							);
                	currentCount = 0;
 800179a:	2300      	movs	r3, #0
 800179c:	617b      	str	r3, [r7, #20]
                	//  ---  ---   x
                	// 0,01   10       1
                	// 1      1000     100
                	// 10     10000    1000
                }
                currentCount += 1;
 800179e:	697b      	ldr	r3, [r7, #20]
 80017a0:	3301      	adds	r3, #1
 80017a2:	617b      	str	r3, [r7, #20]
			for (int i = 0; i < totalMeasureWay; i++) {
 80017a4:	693b      	ldr	r3, [r7, #16]
 80017a6:	3301      	adds	r3, #1
 80017a8:	613b      	str	r3, [r7, #16]
 80017aa:	693b      	ldr	r3, [r7, #16]
 80017ac:	68fa      	ldr	r2, [r7, #12]
 80017ae:	429a      	cmp	r2, r3
 80017b0:	d883      	bhi.n	80016ba <StartTaskPMT+0xae>
			}

			if(globalPauseFlag == false){
 80017b2:	4b32      	ldr	r3, [pc, #200]	; (800187c <StartTaskPMT+0x270>)
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	f083 0301 	eor.w	r3, r3, #1
 80017ba:	b2db      	uxtb	r3, r3
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d019      	beq.n	80017f4 <StartTaskPMT+0x1e8>
				//  
				SendResponseMeasure(
 80017c0:	4b2a      	ldr	r3, [pc, #168]	; (800186c <StartTaskPMT+0x260>)
 80017c2:	8e9c      	ldrh	r4, [r3, #52]	; 0x34
					globalState.detectAmperageRangeStruct.id,
					globalState.detectAmperageRangeStruct.cur + totalMeasureWay,
 80017c4:	4b29      	ldr	r3, [pc, #164]	; (800186c <StartTaskPMT+0x260>)
 80017c6:	f8b3 2042 	ldrh.w	r2, [r3, #66]	; 0x42
				SendResponseMeasure(
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	b29b      	uxth	r3, r3
 80017ce:	4413      	add	r3, r2
 80017d0:	b29d      	uxth	r5, r3
 80017d2:	4b26      	ldr	r3, [pc, #152]	; (800186c <StartTaskPMT+0x260>)
 80017d4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80017d8:	4618      	mov	r0, r3
 80017da:	f7ff fee5 	bl	80015a8 <measureAmperageRangeItem>
 80017de:	4603      	mov	r3, r0
 80017e0:	461a      	mov	r2, r3
 80017e2:	4629      	mov	r1, r5
 80017e4:	4620      	mov	r0, r4
 80017e6:	f004 f919 	bl	8005a1c <SendResponseMeasure>
					measureAmperageRangeItem(globalState.detectAmperageRangeStruct.count)
				);

				// 7 -     
				SendResponseStop(globalState.detectAmperageRangeStruct.id);
 80017ea:	4b20      	ldr	r3, [pc, #128]	; (800186c <StartTaskPMT+0x260>)
 80017ec:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 80017ee:	4618      	mov	r0, r3
 80017f0:	f004 f946 	bl	8005a80 <SendResponseStop>
			}

			// 8 -     
			resetGlobalState();
 80017f4:	f7ff fcf4 	bl	80011e0 <resetGlobalState>
		}

		//     
		if (isDetectAmperageTime(globalState.typeStruct) && !globalState.isExistActiveAction)
 80017f8:	4b1c      	ldr	r3, [pc, #112]	; (800186c <StartTaskPMT+0x260>)
 80017fa:	6818      	ldr	r0, [r3, #0]
 80017fc:	f000 fe40 	bl	8002480 <isDetectAmperageTime>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
		{
		}

		//   
		if (isDetectTickRange(globalState.typeStruct) && !globalState.isExistActiveAction)
 8001804:	4b19      	ldr	r3, [pc, #100]	; (800186c <StartTaskPMT+0x260>)
 8001806:	6818      	ldr	r0, [r3, #0]
 8001808:	f000 fe55 	bl	80024b6 <isDetectTickRange>
 800180c:	4603      	mov	r3, r0
 800180e:	2b00      	cmp	r3, #0
 8001810:	d022      	beq.n	8001858 <StartTaskPMT+0x24c>
 8001812:	4b16      	ldr	r3, [pc, #88]	; (800186c <StartTaskPMT+0x260>)
 8001814:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001818:	f083 0301 	eor.w	r3, r3, #1
 800181c:	b2db      	uxtb	r3, r3
 800181e:	2b00      	cmp	r3, #0
 8001820:	d01a      	beq.n	8001858 <StartTaskPMT+0x24c>
		{
			HAL_TIM_Base_Start(&htim2);
 8001822:	4819      	ldr	r0, [pc, #100]	; (8001888 <StartTaskPMT+0x27c>)
 8001824:	f003 f90e 	bl	8004a44 <HAL_TIM_Base_Start>
			HAL_TIM_Base_Start(&htim3);
 8001828:	4818      	ldr	r0, [pc, #96]	; (800188c <StartTaskPMT+0x280>)
 800182a:	f003 f90b 	bl	8004a44 <HAL_TIM_Base_Start>
			HAL_TIM_Base_Start_IT(&htim1);
 800182e:	4818      	ldr	r0, [pc, #96]	; (8001890 <StartTaskPMT+0x284>)
 8001830:	f003 f952 	bl	8004ad8 <HAL_TIM_Base_Start_IT>
			sprintf(PMT_State_, "PMT_TIM=%d%c", freq_, '\0');
 8001834:	4b17      	ldr	r3, [pc, #92]	; (8001894 <StartTaskPMT+0x288>)
 8001836:	681a      	ldr	r2, [r3, #0]
 8001838:	2300      	movs	r3, #0
 800183a:	4917      	ldr	r1, [pc, #92]	; (8001898 <StartTaskPMT+0x28c>)
 800183c:	4817      	ldr	r0, [pc, #92]	; (800189c <StartTaskPMT+0x290>)
 800183e:	f008 f979 	bl	8009b34 <siprintf>
			if (HAL_UART_Transmit(&huart1, (uint8_t *)&PMT_State_, strlen(PMT_State_), 1000) == HAL_OK)
 8001842:	4816      	ldr	r0, [pc, #88]	; (800189c <StartTaskPMT+0x290>)
 8001844:	f7fe fc84 	bl	8000150 <strlen>
 8001848:	4603      	mov	r3, r0
 800184a:	b29a      	uxth	r2, r3
 800184c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001850:	4912      	ldr	r1, [pc, #72]	; (800189c <StartTaskPMT+0x290>)
 8001852:	4813      	ldr	r0, [pc, #76]	; (80018a0 <StartTaskPMT+0x294>)
 8001854:	f003 fe35 	bl	80054c2 <HAL_UART_Transmit>
			{
			}
		}

		//     
		if (isDetectTickTime(globalState.typeStruct) && !globalState.isExistActiveAction)
 8001858:	4b04      	ldr	r3, [pc, #16]	; (800186c <StartTaskPMT+0x260>)
 800185a:	6818      	ldr	r0, [r3, #0]
 800185c:	f000 fe46 	bl	80024ec <isDetectTickTime>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
		{
		}

		osDelay(1);
 8001864:	2001      	movs	r0, #1
 8001866:	f004 fa73 	bl	8005d50 <osDelay>
		if (isDetectAmperageRange(globalState.typeStruct) && !globalState.isExistActiveAction)
 800186a:	e6d3      	b.n	8001614 <StartTaskPMT+0x8>
 800186c:	20003720 	.word	0x20003720
 8001870:	40010c00 	.word	0x40010c00
 8001874:	447a0000 	.word	0x447a0000
 8001878:	200001fc 	.word	0x200001fc
 800187c:	200001fd 	.word	0x200001fd
 8001880:	66666667 	.word	0x66666667
 8001884:	10624dd3 	.word	0x10624dd3
 8001888:	20003a64 	.word	0x20003a64
 800188c:	200039d4 	.word	0x200039d4
 8001890:	20003a1c 	.word	0x20003a1c
 8001894:	2000384c 	.word	0x2000384c
 8001898:	0800d528 	.word	0x0800d528
 800189c:	20003850 	.word	0x20003850
 80018a0:	20003aac 	.word	0x20003aac

080018a4 <HAL_TIM_PeriodElapsedCallback>:
const uint8_t speedChangeStep = 100;
//     
const uint8_t speedChangeStepCount = 130;
//-  
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b084      	sub	sp, #16
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
	 /* USER CODE BEGIN Callback 0 */
	//    
    if (htim->Instance == TIM1) {
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4a6f      	ldr	r2, [pc, #444]	; (8001a70 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	f040 80b6 	bne.w	8001a24 <HAL_TIM_PeriodElapsedCallback+0x180>
    	//         
    	if(currentRate == 0 || globalStopFlag){
 80018b8:	4b6e      	ldr	r3, [pc, #440]	; (8001a74 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d003      	beq.n	80018c8 <HAL_TIM_PeriodElapsedCallback+0x24>
 80018c0:	4b6d      	ldr	r3, [pc, #436]	; (8001a78 <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 80018c2:	781b      	ldrb	r3, [r3, #0]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d01c      	beq.n	8001902 <HAL_TIM_PeriodElapsedCallback+0x5e>
    		HAL_TIM_Base_Stop_IT(&htim1);
 80018c8:	486c      	ldr	r0, [pc, #432]	; (8001a7c <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 80018ca:	f003 f957 	bl	8004b7c <HAL_TIM_Base_Stop_IT>
			__HAL_TIM_SET_PRESCALER(&htim1, currentSpeed);
 80018ce:	4b6b      	ldr	r3, [pc, #428]	; (8001a7c <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f242 7210 	movw	r2, #10000	; 0x2710
 80018d6:	629a      	str	r2, [r3, #40]	; 0x28

    		// 5 -     UART---------------
    		SentResultActionResponse(globalState.typeStruct, "", 1);
 80018d8:	4b69      	ldr	r3, [pc, #420]	; (8001a80 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 80018da:	2201      	movs	r2, #1
 80018dc:	4969      	ldr	r1, [pc, #420]	; (8001a84 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 80018de:	6818      	ldr	r0, [r3, #0]
 80018e0:	f004 f836 	bl	8005950 <SentResultActionResponse>

    		// ------------------------------------------------------

    		// 6 -   -------------------------------
    		resetGlobalState();
 80018e4:	f7ff fc7c 	bl	80011e0 <resetGlobalState>
    		// ------------------------------------------------------
    		speedChangeFactor = 0;
 80018e8:	4b67      	ldr	r3, [pc, #412]	; (8001a88 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	701a      	strb	r2, [r3, #0]
    		speedDownChangeFactor = 0;
 80018ee:	4b67      	ldr	r3, [pc, #412]	; (8001a8c <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	701a      	strb	r2, [r3, #0]
    		totalRate = 0;
 80018f4:	4b66      	ldr	r3, [pc, #408]	; (8001a90 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	601a      	str	r2, [r3, #0]
    		currentRate = 0;
 80018fa:	4b5e      	ldr	r3, [pc, #376]	; (8001a74 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	601a      	str	r2, [r3, #0]
    		return;
 8001900:	e0b2      	b.n	8001a68 <HAL_TIM_PeriodElapsedCallback+0x1c4>
    	}

    	if(isSetMotorPin){
 8001902:	4b64      	ldr	r3, [pc, #400]	; (8001a94 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8001904:	781b      	ldrb	r3, [r3, #0]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d00e      	beq.n	8001928 <HAL_TIM_PeriodElapsedCallback+0x84>
    		HAL_GPIO_WritePin(MOTOR_Port, STEP_Pin, GPIO_PIN_RESET);
 800190a:	2200      	movs	r2, #0
 800190c:	2102      	movs	r1, #2
 800190e:	4862      	ldr	r0, [pc, #392]	; (8001a98 <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8001910:	f002 fa6c 	bl	8003dec <HAL_GPIO_WritePin>
    		isSetMotorPin = false;
 8001914:	4b5f      	ldr	r3, [pc, #380]	; (8001a94 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8001916:	2200      	movs	r2, #0
 8001918:	701a      	strb	r2, [r3, #0]
    		countSetPin += 1;
 800191a:	4b60      	ldr	r3, [pc, #384]	; (8001a9c <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	3301      	adds	r3, #1
 8001920:	b2da      	uxtb	r2, r3
 8001922:	4b5e      	ldr	r3, [pc, #376]	; (8001a9c <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001924:	701a      	strb	r2, [r3, #0]
 8001926:	e00d      	b.n	8001944 <HAL_TIM_PeriodElapsedCallback+0xa0>
    	} else {
    		HAL_GPIO_WritePin(MOTOR_Port, STEP_Pin, GPIO_PIN_SET);
 8001928:	2201      	movs	r2, #1
 800192a:	2102      	movs	r1, #2
 800192c:	485a      	ldr	r0, [pc, #360]	; (8001a98 <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 800192e:	f002 fa5d 	bl	8003dec <HAL_GPIO_WritePin>
    		isSetMotorPin = true;
 8001932:	4b58      	ldr	r3, [pc, #352]	; (8001a94 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8001934:	2201      	movs	r2, #1
 8001936:	701a      	strb	r2, [r3, #0]
    		countSetPin += 1;
 8001938:	4b58      	ldr	r3, [pc, #352]	; (8001a9c <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 800193a:	781b      	ldrb	r3, [r3, #0]
 800193c:	3301      	adds	r3, #1
 800193e:	b2da      	uxtb	r2, r3
 8001940:	4b56      	ldr	r3, [pc, #344]	; (8001a9c <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001942:	701a      	strb	r2, [r3, #0]
    	}

    	if(countSetPin == 2){
 8001944:	4b55      	ldr	r3, [pc, #340]	; (8001a9c <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	2b02      	cmp	r3, #2
 800194a:	d107      	bne.n	800195c <HAL_TIM_PeriodElapsedCallback+0xb8>
    		currentRate -= 1;
 800194c:	4b49      	ldr	r3, [pc, #292]	; (8001a74 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	3b01      	subs	r3, #1
 8001952:	4a48      	ldr	r2, [pc, #288]	; (8001a74 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8001954:	6013      	str	r3, [r2, #0]
    		countSetPin = 0;
 8001956:	4b51      	ldr	r3, [pc, #324]	; (8001a9c <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001958:	2200      	movs	r2, #0
 800195a:	701a      	strb	r2, [r3, #0]
    	}

    	if(totalRate > (changeSpeedLine * 2 + 100)){
 800195c:	f241 7370 	movw	r3, #6000	; 0x1770
 8001960:	3332      	adds	r3, #50	; 0x32
 8001962:	005b      	lsls	r3, r3, #1
 8001964:	461a      	mov	r2, r3
 8001966:	4b4a      	ldr	r3, [pc, #296]	; (8001a90 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	429a      	cmp	r2, r3
 800196c:	d279      	bcs.n	8001a62 <HAL_TIM_PeriodElapsedCallback+0x1be>
    		if(currentRate == (totalRate - (speedChangeStep * speedChangeFactor)) && currentRate >= totalRate - changeSpeedLine){
 800196e:	4b48      	ldr	r3, [pc, #288]	; (8001a90 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	2264      	movs	r2, #100	; 0x64
 8001974:	4611      	mov	r1, r2
 8001976:	4a44      	ldr	r2, [pc, #272]	; (8001a88 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001978:	7812      	ldrb	r2, [r2, #0]
 800197a:	fb02 f201 	mul.w	r2, r2, r1
 800197e:	1a9a      	subs	r2, r3, r2
 8001980:	4b3c      	ldr	r3, [pc, #240]	; (8001a74 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	429a      	cmp	r2, r3
 8001986:	d11e      	bne.n	80019c6 <HAL_TIM_PeriodElapsedCallback+0x122>
 8001988:	4b41      	ldr	r3, [pc, #260]	; (8001a90 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f241 7270 	movw	r2, #6000	; 0x1770
 8001990:	1a9a      	subs	r2, r3, r2
 8001992:	4b38      	ldr	r3, [pc, #224]	; (8001a74 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	429a      	cmp	r2, r3
 8001998:	d815      	bhi.n	80019c6 <HAL_TIM_PeriodElapsedCallback+0x122>
    			__HAL_TIM_SET_PRESCALER(&htim1, currentSpeed - speedChangeStepCount - (speedChangeStepCount * speedChangeFactor));
 800199a:	f242 7310 	movw	r3, #10000	; 0x2710
 800199e:	2282      	movs	r2, #130	; 0x82
 80019a0:	1a9a      	subs	r2, r3, r2
 80019a2:	2382      	movs	r3, #130	; 0x82
 80019a4:	4619      	mov	r1, r3
 80019a6:	4b38      	ldr	r3, [pc, #224]	; (8001a88 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 80019a8:	781b      	ldrb	r3, [r3, #0]
 80019aa:	fb03 f301 	mul.w	r3, r3, r1
 80019ae:	4619      	mov	r1, r3
 80019b0:	4b32      	ldr	r3, [pc, #200]	; (8001a7c <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	1a52      	subs	r2, r2, r1
 80019b6:	629a      	str	r2, [r3, #40]	; 0x28
    		    speedChangeFactor += 1;
 80019b8:	4b33      	ldr	r3, [pc, #204]	; (8001a88 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 80019ba:	781b      	ldrb	r3, [r3, #0]
 80019bc:	3301      	adds	r3, #1
 80019be:	b2da      	uxtb	r2, r3
 80019c0:	4b31      	ldr	r3, [pc, #196]	; (8001a88 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 80019c2:	701a      	strb	r2, [r3, #0]
    		    return;
 80019c4:	e050      	b.n	8001a68 <HAL_TIM_PeriodElapsedCallback+0x1c4>
    		}

    		 if(currentRate == (changeSpeedLine - (speedChangeStep * speedDownChangeFactor)) && currentRate <= changeSpeedLine){
 80019c6:	f241 7370 	movw	r3, #6000	; 0x1770
 80019ca:	461a      	mov	r2, r3
 80019cc:	2364      	movs	r3, #100	; 0x64
 80019ce:	4619      	mov	r1, r3
 80019d0:	4b2e      	ldr	r3, [pc, #184]	; (8001a8c <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 80019d2:	781b      	ldrb	r3, [r3, #0]
 80019d4:	fb03 f301 	mul.w	r3, r3, r1
 80019d8:	1ad3      	subs	r3, r2, r3
 80019da:	4a26      	ldr	r2, [pc, #152]	; (8001a74 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 80019dc:	6812      	ldr	r2, [r2, #0]
 80019de:	4293      	cmp	r3, r2
 80019e0:	d141      	bne.n	8001a66 <HAL_TIM_PeriodElapsedCallback+0x1c2>
 80019e2:	f241 7370 	movw	r3, #6000	; 0x1770
 80019e6:	461a      	mov	r2, r3
 80019e8:	4b22      	ldr	r3, [pc, #136]	; (8001a74 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	429a      	cmp	r2, r3
 80019ee:	d33a      	bcc.n	8001a66 <HAL_TIM_PeriodElapsedCallback+0x1c2>
    			speedChangeFactor -= 1;
 80019f0:	4b25      	ldr	r3, [pc, #148]	; (8001a88 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	3b01      	subs	r3, #1
 80019f6:	b2da      	uxtb	r2, r3
 80019f8:	4b23      	ldr	r3, [pc, #140]	; (8001a88 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 80019fa:	701a      	strb	r2, [r3, #0]
    			__HAL_TIM_SET_PRESCALER(&htim1, currentSpeed - (speedChangeStepCount * speedChangeFactor));
 80019fc:	f242 7210 	movw	r2, #10000	; 0x2710
 8001a00:	2382      	movs	r3, #130	; 0x82
 8001a02:	4619      	mov	r1, r3
 8001a04:	4b20      	ldr	r3, [pc, #128]	; (8001a88 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001a06:	781b      	ldrb	r3, [r3, #0]
 8001a08:	fb03 f301 	mul.w	r3, r3, r1
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	4b1b      	ldr	r3, [pc, #108]	; (8001a7c <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	1a52      	subs	r2, r2, r1
 8001a14:	629a      	str	r2, [r3, #40]	; 0x28
    		    speedDownChangeFactor += 1;
 8001a16:	4b1d      	ldr	r3, [pc, #116]	; (8001a8c <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8001a18:	781b      	ldrb	r3, [r3, #0]
 8001a1a:	3301      	adds	r3, #1
 8001a1c:	b2da      	uxtb	r2, r3
 8001a1e:	4b1b      	ldr	r3, [pc, #108]	; (8001a8c <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8001a20:	701a      	strb	r2, [r3, #0]
    		    return;
 8001a22:	e021      	b.n	8001a68 <HAL_TIM_PeriodElapsedCallback+0x1c4>
    	}

		return;
    }

	if (htim == &htim1) {
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	4a15      	ldr	r2, [pc, #84]	; (8001a7c <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8001a28:	4293      	cmp	r3, r2
 8001a2a:	d11d      	bne.n	8001a68 <HAL_TIM_PeriodElapsedCallback+0x1c4>
		uint16_t TIM2_count = __HAL_TIM_GET_COUNTER(&htim2);
 8001a2c:	4b1c      	ldr	r3, [pc, #112]	; (8001aa0 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a32:	81fb      	strh	r3, [r7, #14]
		//   TIM2
		//(  
		//   )
		uint16_t TIM2_overflows = __HAL_TIM_GET_COUNTER(&htim3);
 8001a34:	4b1b      	ldr	r3, [pc, #108]	; (8001aa4 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a3a:	81bb      	strh	r3, [r7, #12]
		//   TIM3
		freq_ = TIM2_count + (TIM2_overflows * 65535) + TIM2_overflows;
 8001a3c:	89f9      	ldrh	r1, [r7, #14]
 8001a3e:	89ba      	ldrh	r2, [r7, #12]
 8001a40:	4613      	mov	r3, r2
 8001a42:	041b      	lsls	r3, r3, #16
 8001a44:	1a9b      	subs	r3, r3, r2
 8001a46:	18ca      	adds	r2, r1, r3
 8001a48:	89bb      	ldrh	r3, [r7, #12]
 8001a4a:	4413      	add	r3, r2
 8001a4c:	4a16      	ldr	r2, [pc, #88]	; (8001aa8 <HAL_TIM_PeriodElapsedCallback+0x204>)
 8001a4e:	6013      	str	r3, [r2, #0]
        // 
        //    
		__HAL_TIM_SET_COUNTER(&htim2, 0x0000);
 8001a50:	4b13      	ldr	r3, [pc, #76]	; (8001aa0 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	2200      	movs	r2, #0
 8001a56:	625a      	str	r2, [r3, #36]	; 0x24
        //   2  3
		__HAL_TIM_SET_COUNTER(&htim3, 0x0000);
 8001a58:	4b12      	ldr	r3, [pc, #72]	; (8001aa4 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	625a      	str	r2, [r3, #36]	; 0x24
 8001a60:	e002      	b.n	8001a68 <HAL_TIM_PeriodElapsedCallback+0x1c4>
		return;
 8001a62:	bf00      	nop
 8001a64:	e000      	b.n	8001a68 <HAL_TIM_PeriodElapsedCallback+0x1c4>
    		return;
 8001a66:	bf00      	nop
	}
}
 8001a68:	3710      	adds	r7, #16
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	40012c00 	.word	0x40012c00
 8001a74:	20000204 	.word	0x20000204
 8001a78:	200001fc 	.word	0x200001fc
 8001a7c:	20003a1c 	.word	0x20003a1c
 8001a80:	20003720 	.word	0x20003720
 8001a84:	0800d524 	.word	0x0800d524
 8001a88:	20000209 	.word	0x20000209
 8001a8c:	2000020a 	.word	0x2000020a
 8001a90:	20000200 	.word	0x20000200
 8001a94:	20000208 	.word	0x20000208
 8001a98:	40010c00 	.word	0x40010c00
 8001a9c:	2000020b 	.word	0x2000020b
 8001aa0:	20003a64 	.word	0x20003a64
 8001aa4:	200039d4 	.word	0x200039d4
 8001aa8:	2000384c 	.word	0x2000384c

08001aac <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b088      	sub	sp, #32
 8001ab0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab2:	f107 0310 	add.w	r3, r7, #16
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	601a      	str	r2, [r3, #0]
 8001aba:	605a      	str	r2, [r3, #4]
 8001abc:	609a      	str	r2, [r3, #8]
 8001abe:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ac0:	4b37      	ldr	r3, [pc, #220]	; (8001ba0 <MX_GPIO_Init+0xf4>)
 8001ac2:	699b      	ldr	r3, [r3, #24]
 8001ac4:	4a36      	ldr	r2, [pc, #216]	; (8001ba0 <MX_GPIO_Init+0xf4>)
 8001ac6:	f043 0310 	orr.w	r3, r3, #16
 8001aca:	6193      	str	r3, [r2, #24]
 8001acc:	4b34      	ldr	r3, [pc, #208]	; (8001ba0 <MX_GPIO_Init+0xf4>)
 8001ace:	699b      	ldr	r3, [r3, #24]
 8001ad0:	f003 0310 	and.w	r3, r3, #16
 8001ad4:	60fb      	str	r3, [r7, #12]
 8001ad6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ad8:	4b31      	ldr	r3, [pc, #196]	; (8001ba0 <MX_GPIO_Init+0xf4>)
 8001ada:	699b      	ldr	r3, [r3, #24]
 8001adc:	4a30      	ldr	r2, [pc, #192]	; (8001ba0 <MX_GPIO_Init+0xf4>)
 8001ade:	f043 0320 	orr.w	r3, r3, #32
 8001ae2:	6193      	str	r3, [r2, #24]
 8001ae4:	4b2e      	ldr	r3, [pc, #184]	; (8001ba0 <MX_GPIO_Init+0xf4>)
 8001ae6:	699b      	ldr	r3, [r3, #24]
 8001ae8:	f003 0320 	and.w	r3, r3, #32
 8001aec:	60bb      	str	r3, [r7, #8]
 8001aee:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001af0:	4b2b      	ldr	r3, [pc, #172]	; (8001ba0 <MX_GPIO_Init+0xf4>)
 8001af2:	699b      	ldr	r3, [r3, #24]
 8001af4:	4a2a      	ldr	r2, [pc, #168]	; (8001ba0 <MX_GPIO_Init+0xf4>)
 8001af6:	f043 0304 	orr.w	r3, r3, #4
 8001afa:	6193      	str	r3, [r2, #24]
 8001afc:	4b28      	ldr	r3, [pc, #160]	; (8001ba0 <MX_GPIO_Init+0xf4>)
 8001afe:	699b      	ldr	r3, [r3, #24]
 8001b00:	f003 0304 	and.w	r3, r3, #4
 8001b04:	607b      	str	r3, [r7, #4]
 8001b06:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b08:	4b25      	ldr	r3, [pc, #148]	; (8001ba0 <MX_GPIO_Init+0xf4>)
 8001b0a:	699b      	ldr	r3, [r3, #24]
 8001b0c:	4a24      	ldr	r2, [pc, #144]	; (8001ba0 <MX_GPIO_Init+0xf4>)
 8001b0e:	f043 0308 	orr.w	r3, r3, #8
 8001b12:	6193      	str	r3, [r2, #24]
 8001b14:	4b22      	ldr	r3, [pc, #136]	; (8001ba0 <MX_GPIO_Init+0xf4>)
 8001b16:	699b      	ldr	r3, [r3, #24]
 8001b18:	f003 0308 	and.w	r3, r3, #8
 8001b1c:	603b      	str	r3, [r7, #0]
 8001b1e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001b20:	2200      	movs	r2, #0
 8001b22:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b26:	481f      	ldr	r0, [pc, #124]	; (8001ba4 <MX_GPIO_Init+0xf8>)
 8001b28:	f002 f960 	bl	8003dec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|Relay_OUT_Pin|LED2_Pin, GPIO_PIN_RESET);
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	2164      	movs	r1, #100	; 0x64
 8001b30:	481d      	ldr	r0, [pc, #116]	; (8001ba8 <MX_GPIO_Init+0xfc>)
 8001b32:	f002 f95b 	bl	8003dec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DIR_Pin|STEP_Pin, GPIO_PIN_RESET);
 8001b36:	2200      	movs	r2, #0
 8001b38:	2103      	movs	r1, #3
 8001b3a:	481c      	ldr	r0, [pc, #112]	; (8001bac <MX_GPIO_Init+0x100>)
 8001b3c:	f002 f956 	bl	8003dec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001b40:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b44:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b46:	2301      	movs	r3, #1
 8001b48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b4e:	2302      	movs	r3, #2
 8001b50:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001b52:	f107 0310 	add.w	r3, r7, #16
 8001b56:	4619      	mov	r1, r3
 8001b58:	4812      	ldr	r0, [pc, #72]	; (8001ba4 <MX_GPIO_Init+0xf8>)
 8001b5a:	f001 ffc3 	bl	8003ae4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LED1_Pin|Relay_OUT_Pin|LED2_Pin;
 8001b5e:	2364      	movs	r3, #100	; 0x64
 8001b60:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b62:	2301      	movs	r3, #1
 8001b64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001b66:	2302      	movs	r3, #2
 8001b68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b6a:	2302      	movs	r3, #2
 8001b6c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b6e:	f107 0310 	add.w	r3, r7, #16
 8001b72:	4619      	mov	r1, r3
 8001b74:	480c      	ldr	r0, [pc, #48]	; (8001ba8 <MX_GPIO_Init+0xfc>)
 8001b76:	f001 ffb5 	bl	8003ae4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = DIR_Pin|STEP_Pin;
 8001b7a:	2303      	movs	r3, #3
 8001b7c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b82:	2300      	movs	r3, #0
 8001b84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b86:	2302      	movs	r3, #2
 8001b88:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b8a:	f107 0310 	add.w	r3, r7, #16
 8001b8e:	4619      	mov	r1, r3
 8001b90:	4806      	ldr	r0, [pc, #24]	; (8001bac <MX_GPIO_Init+0x100>)
 8001b92:	f001 ffa7 	bl	8003ae4 <HAL_GPIO_Init>

}
 8001b96:	bf00      	nop
 8001b98:	3720      	adds	r7, #32
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	40021000 	.word	0x40021000
 8001ba4:	40011000 	.word	0x40011000
 8001ba8:	40010800 	.word	0x40010800
 8001bac:	40010c00 	.word	0x40010c00

08001bb0 <main>:

void SystemClock_Config(void);
void MX_FREERTOS_Init(void);

int main(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	af00      	add	r7, sp, #0
  HAL_Init();
 8001bb4:	f001 f898 	bl	8002ce8 <HAL_Init>
  SystemClock_Config();
 8001bb8:	f000 f815 	bl	8001be6 <SystemClock_Config>
  MX_GPIO_Init();
 8001bbc:	f7ff ff76 	bl	8001aac <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001bc0:	f000 fb72 	bl	80022a8 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8001bc4:	f7ff fa86 	bl	80010d4 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001bc8:	f000 f9f8 	bl	8001fbc <MX_TIM1_Init>
  MX_TIM2_Init();
 8001bcc:	f000 fa46 	bl	800205c <MX_TIM2_Init>
  MX_TIM3_Init();
 8001bd0:	f000 faae 	bl	8002130 <MX_TIM3_Init>

  osKernelInitialize();
 8001bd4:	f003 ffac 	bl	8005b30 <osKernelInitialize>
  //  FreeTos
  MX_FREERTOS_Init();
 8001bd8:	f7ff fb88 	bl	80012ec <MX_FREERTOS_Init>
  osKernelStart();
 8001bdc:	f003 ffda 	bl	8005b94 <osKernelStart>
 8001be0:	2300      	movs	r3, #0
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	bd80      	pop	{r7, pc}

08001be6 <SystemClock_Config>:

void SystemClock_Config(void)
{
 8001be6:	b580      	push	{r7, lr}
 8001be8:	b094      	sub	sp, #80	; 0x50
 8001bea:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bec:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001bf0:	2228      	movs	r2, #40	; 0x28
 8001bf2:	2100      	movs	r1, #0
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f007 f816 	bl	8008c26 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bfa:	f107 0314 	add.w	r3, r7, #20
 8001bfe:	2200      	movs	r2, #0
 8001c00:	601a      	str	r2, [r3, #0]
 8001c02:	605a      	str	r2, [r3, #4]
 8001c04:	609a      	str	r2, [r3, #8]
 8001c06:	60da      	str	r2, [r3, #12]
 8001c08:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c0a:	1d3b      	adds	r3, r7, #4
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	601a      	str	r2, [r3, #0]
 8001c10:	605a      	str	r2, [r3, #4]
 8001c12:	609a      	str	r2, [r3, #8]
 8001c14:	60da      	str	r2, [r3, #12]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c16:	2301      	movs	r3, #1
 8001c18:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c1a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001c20:	2300      	movs	r3, #0
 8001c22:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c24:	2301      	movs	r3, #1
 8001c26:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c28:	2302      	movs	r3, #2
 8001c2a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c2c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c30:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001c32:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001c36:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c38:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f002 f8ed 	bl	8003e1c <HAL_RCC_OscConfig>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d001      	beq.n	8001c4c <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001c48:	f000 f828 	bl	8001c9c <Error_Handler>
  }
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001c4c:	230f      	movs	r3, #15
 8001c4e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c50:	2302      	movs	r3, #2
 8001c52:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c54:	2300      	movs	r3, #0
 8001c56:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c58:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c5c:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001c62:	f107 0314 	add.w	r3, r7, #20
 8001c66:	2102      	movs	r1, #2
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f002 fb57 	bl	800431c <HAL_RCC_ClockConfig>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d001      	beq.n	8001c78 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001c74:	f000 f812 	bl	8001c9c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001c78:	2302      	movs	r3, #2
 8001c7a:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001c7c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001c80:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c82:	1d3b      	adds	r3, r7, #4
 8001c84:	4618      	mov	r0, r3
 8001c86:	f002 fd13 	bl	80046b0 <HAL_RCCEx_PeriphCLKConfig>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d001      	beq.n	8001c94 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001c90:	f000 f804 	bl	8001c9c <Error_Handler>
  }
}
 8001c94:	bf00      	nop
 8001c96:	3750      	adds	r7, #80	; 0x50
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}

08001c9c <Error_Handler>:

void Error_Handler(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ca0:	b672      	cpsid	i
}
 8001ca2:	bf00      	nop
  __disable_irq();
  while (1)
 8001ca4:	e7fe      	b.n	8001ca4 <Error_Handler+0x8>
	...

08001ca8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b084      	sub	sp, #16
 8001cac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001cae:	4b18      	ldr	r3, [pc, #96]	; (8001d10 <HAL_MspInit+0x68>)
 8001cb0:	699b      	ldr	r3, [r3, #24]
 8001cb2:	4a17      	ldr	r2, [pc, #92]	; (8001d10 <HAL_MspInit+0x68>)
 8001cb4:	f043 0301 	orr.w	r3, r3, #1
 8001cb8:	6193      	str	r3, [r2, #24]
 8001cba:	4b15      	ldr	r3, [pc, #84]	; (8001d10 <HAL_MspInit+0x68>)
 8001cbc:	699b      	ldr	r3, [r3, #24]
 8001cbe:	f003 0301 	and.w	r3, r3, #1
 8001cc2:	60bb      	str	r3, [r7, #8]
 8001cc4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cc6:	4b12      	ldr	r3, [pc, #72]	; (8001d10 <HAL_MspInit+0x68>)
 8001cc8:	69db      	ldr	r3, [r3, #28]
 8001cca:	4a11      	ldr	r2, [pc, #68]	; (8001d10 <HAL_MspInit+0x68>)
 8001ccc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cd0:	61d3      	str	r3, [r2, #28]
 8001cd2:	4b0f      	ldr	r3, [pc, #60]	; (8001d10 <HAL_MspInit+0x68>)
 8001cd4:	69db      	ldr	r3, [r3, #28]
 8001cd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cda:	607b      	str	r3, [r7, #4]
 8001cdc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001cde:	2200      	movs	r2, #0
 8001ce0:	210f      	movs	r1, #15
 8001ce2:	f06f 0001 	mvn.w	r0, #1
 8001ce6:	f001 fece 	bl	8003a86 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001cea:	4b0a      	ldr	r3, [pc, #40]	; (8001d14 <HAL_MspInit+0x6c>)
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	60fb      	str	r3, [r7, #12]
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001cf6:	60fb      	str	r3, [r7, #12]
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001cfe:	60fb      	str	r3, [r7, #12]
 8001d00:	4a04      	ldr	r2, [pc, #16]	; (8001d14 <HAL_MspInit+0x6c>)
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d06:	bf00      	nop
 8001d08:	3710      	adds	r7, #16
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	40021000 	.word	0x40021000
 8001d14:	40010000 	.word	0x40010000

08001d18 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b08c      	sub	sp, #48	; 0x30
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001d20:	2300      	movs	r3, #0
 8001d22:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001d24:	2300      	movs	r3, #0
 8001d26:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 8001d28:	2200      	movs	r2, #0
 8001d2a:	6879      	ldr	r1, [r7, #4]
 8001d2c:	201e      	movs	r0, #30
 8001d2e:	f001 feaa 	bl	8003a86 <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001d32:	201e      	movs	r0, #30
 8001d34:	f001 fec3 	bl	8003abe <HAL_NVIC_EnableIRQ>

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001d38:	4b1f      	ldr	r3, [pc, #124]	; (8001db8 <HAL_InitTick+0xa0>)
 8001d3a:	69db      	ldr	r3, [r3, #28]
 8001d3c:	4a1e      	ldr	r2, [pc, #120]	; (8001db8 <HAL_InitTick+0xa0>)
 8001d3e:	f043 0304 	orr.w	r3, r3, #4
 8001d42:	61d3      	str	r3, [r2, #28]
 8001d44:	4b1c      	ldr	r3, [pc, #112]	; (8001db8 <HAL_InitTick+0xa0>)
 8001d46:	69db      	ldr	r3, [r3, #28]
 8001d48:	f003 0304 	and.w	r3, r3, #4
 8001d4c:	60fb      	str	r3, [r7, #12]
 8001d4e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001d50:	f107 0210 	add.w	r2, r7, #16
 8001d54:	f107 0314 	add.w	r3, r7, #20
 8001d58:	4611      	mov	r1, r2
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f002 fc5a 	bl	8004614 <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001d60:	f002 fc30 	bl	80045c4 <HAL_RCC_GetPCLK1Freq>
 8001d64:	4603      	mov	r3, r0
 8001d66:	005b      	lsls	r3, r3, #1
 8001d68:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001d6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d6c:	4a13      	ldr	r2, [pc, #76]	; (8001dbc <HAL_InitTick+0xa4>)
 8001d6e:	fba2 2303 	umull	r2, r3, r2, r3
 8001d72:	0c9b      	lsrs	r3, r3, #18
 8001d74:	3b01      	subs	r3, #1
 8001d76:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8001d78:	4b11      	ldr	r3, [pc, #68]	; (8001dc0 <HAL_InitTick+0xa8>)
 8001d7a:	4a12      	ldr	r2, [pc, #72]	; (8001dc4 <HAL_InitTick+0xac>)
 8001d7c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8001d7e:	4b10      	ldr	r3, [pc, #64]	; (8001dc0 <HAL_InitTick+0xa8>)
 8001d80:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001d84:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8001d86:	4a0e      	ldr	r2, [pc, #56]	; (8001dc0 <HAL_InitTick+0xa8>)
 8001d88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d8a:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8001d8c:	4b0c      	ldr	r3, [pc, #48]	; (8001dc0 <HAL_InitTick+0xa8>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d92:	4b0b      	ldr	r3, [pc, #44]	; (8001dc0 <HAL_InitTick+0xa8>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8001d98:	4809      	ldr	r0, [pc, #36]	; (8001dc0 <HAL_InitTick+0xa8>)
 8001d9a:	f002 fe03 	bl	80049a4 <HAL_TIM_Base_Init>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d104      	bne.n	8001dae <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 8001da4:	4806      	ldr	r0, [pc, #24]	; (8001dc0 <HAL_InitTick+0xa8>)
 8001da6:	f002 fe97 	bl	8004ad8 <HAL_TIM_Base_Start_IT>
 8001daa:	4603      	mov	r3, r0
 8001dac:	e000      	b.n	8001db0 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	3730      	adds	r7, #48	; 0x30
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	40021000 	.word	0x40021000
 8001dbc:	431bde83 	.word	0x431bde83
 8001dc0:	2000398c 	.word	0x2000398c
 8001dc4:	40000800 	.word	0x40000800

08001dc8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001dcc:	e7fe      	b.n	8001dcc <NMI_Handler+0x4>

08001dce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001dce:	b480      	push	{r7}
 8001dd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001dd2:	e7fe      	b.n	8001dd2 <HardFault_Handler+0x4>

08001dd4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001dd8:	e7fe      	b.n	8001dd8 <MemManage_Handler+0x4>

08001dda <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001dda:	b480      	push	{r7}
 8001ddc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001dde:	e7fe      	b.n	8001dde <BusFault_Handler+0x4>

08001de0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001de4:	e7fe      	b.n	8001de4 <UsageFault_Handler+0x4>

08001de6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001de6:	b480      	push	{r7}
 8001de8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dea:	bf00      	nop
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bc80      	pop	{r7}
 8001df0:	4770      	bx	lr
	...

08001df4 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001df8:	4802      	ldr	r0, [pc, #8]	; (8001e04 <ADC1_2_IRQHandler+0x10>)
 8001dfa:	f001 fa59 	bl	80032b0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001dfe:	bf00      	nop
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	200036f0 	.word	0x200036f0

08001e08 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001e0c:	4802      	ldr	r0, [pc, #8]	; (8001e18 <TIM1_UP_IRQHandler+0x10>)
 8001e0e:	f002 fee3 	bl	8004bd8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001e12:	bf00      	nop
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	20003a1c 	.word	0x20003a1c

08001e1c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001e20:	4802      	ldr	r0, [pc, #8]	; (8001e2c <TIM4_IRQHandler+0x10>)
 8001e22:	f002 fed9 	bl	8004bd8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001e26:	bf00      	nop
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	2000398c 	.word	0x2000398c

08001e30 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
	return 1;
 8001e34:	2301      	movs	r3, #1
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bc80      	pop	{r7}
 8001e3c:	4770      	bx	lr

08001e3e <_kill>:

int _kill(int pid, int sig)
{
 8001e3e:	b580      	push	{r7, lr}
 8001e40:	b082      	sub	sp, #8
 8001e42:	af00      	add	r7, sp, #0
 8001e44:	6078      	str	r0, [r7, #4]
 8001e46:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001e48:	f006 fdbc 	bl	80089c4 <__errno>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2216      	movs	r2, #22
 8001e50:	601a      	str	r2, [r3, #0]
	return -1;
 8001e52:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	3708      	adds	r7, #8
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}

08001e5e <_exit>:

void _exit (int status)
{
 8001e5e:	b580      	push	{r7, lr}
 8001e60:	b082      	sub	sp, #8
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001e66:	f04f 31ff 	mov.w	r1, #4294967295
 8001e6a:	6878      	ldr	r0, [r7, #4]
 8001e6c:	f7ff ffe7 	bl	8001e3e <_kill>
	while (1) {}		/* Make sure we hang here */
 8001e70:	e7fe      	b.n	8001e70 <_exit+0x12>

08001e72 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e72:	b580      	push	{r7, lr}
 8001e74:	b086      	sub	sp, #24
 8001e76:	af00      	add	r7, sp, #0
 8001e78:	60f8      	str	r0, [r7, #12]
 8001e7a:	60b9      	str	r1, [r7, #8]
 8001e7c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e7e:	2300      	movs	r3, #0
 8001e80:	617b      	str	r3, [r7, #20]
 8001e82:	e00a      	b.n	8001e9a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001e84:	f3af 8000 	nop.w
 8001e88:	4601      	mov	r1, r0
 8001e8a:	68bb      	ldr	r3, [r7, #8]
 8001e8c:	1c5a      	adds	r2, r3, #1
 8001e8e:	60ba      	str	r2, [r7, #8]
 8001e90:	b2ca      	uxtb	r2, r1
 8001e92:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	3301      	adds	r3, #1
 8001e98:	617b      	str	r3, [r7, #20]
 8001e9a:	697a      	ldr	r2, [r7, #20]
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	dbf0      	blt.n	8001e84 <_read+0x12>
	}

return len;
 8001ea2:	687b      	ldr	r3, [r7, #4]
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	3718      	adds	r7, #24
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b086      	sub	sp, #24
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	60f8      	str	r0, [r7, #12]
 8001eb4:	60b9      	str	r1, [r7, #8]
 8001eb6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001eb8:	2300      	movs	r3, #0
 8001eba:	617b      	str	r3, [r7, #20]
 8001ebc:	e009      	b.n	8001ed2 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001ebe:	68bb      	ldr	r3, [r7, #8]
 8001ec0:	1c5a      	adds	r2, r3, #1
 8001ec2:	60ba      	str	r2, [r7, #8]
 8001ec4:	781b      	ldrb	r3, [r3, #0]
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	3301      	adds	r3, #1
 8001ed0:	617b      	str	r3, [r7, #20]
 8001ed2:	697a      	ldr	r2, [r7, #20]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	429a      	cmp	r2, r3
 8001ed8:	dbf1      	blt.n	8001ebe <_write+0x12>
	}
	return len;
 8001eda:	687b      	ldr	r3, [r7, #4]
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	3718      	adds	r7, #24
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}

08001ee4 <_close>:

int _close(int file)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b083      	sub	sp, #12
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
	return -1;
 8001eec:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	370c      	adds	r7, #12
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bc80      	pop	{r7}
 8001ef8:	4770      	bx	lr

08001efa <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001efa:	b480      	push	{r7}
 8001efc:	b083      	sub	sp, #12
 8001efe:	af00      	add	r7, sp, #0
 8001f00:	6078      	str	r0, [r7, #4]
 8001f02:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f0a:	605a      	str	r2, [r3, #4]
	return 0;
 8001f0c:	2300      	movs	r3, #0
}
 8001f0e:	4618      	mov	r0, r3
 8001f10:	370c      	adds	r7, #12
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bc80      	pop	{r7}
 8001f16:	4770      	bx	lr

08001f18 <_isatty>:

int _isatty(int file)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b083      	sub	sp, #12
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
	return 1;
 8001f20:	2301      	movs	r3, #1
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	370c      	adds	r7, #12
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bc80      	pop	{r7}
 8001f2a:	4770      	bx	lr

08001f2c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b085      	sub	sp, #20
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	60f8      	str	r0, [r7, #12]
 8001f34:	60b9      	str	r1, [r7, #8]
 8001f36:	607a      	str	r2, [r7, #4]
	return 0;
 8001f38:	2300      	movs	r3, #0
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	3714      	adds	r7, #20
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bc80      	pop	{r7}
 8001f42:	4770      	bx	lr

08001f44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b086      	sub	sp, #24
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f4c:	4a14      	ldr	r2, [pc, #80]	; (8001fa0 <_sbrk+0x5c>)
 8001f4e:	4b15      	ldr	r3, [pc, #84]	; (8001fa4 <_sbrk+0x60>)
 8001f50:	1ad3      	subs	r3, r2, r3
 8001f52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f54:	697b      	ldr	r3, [r7, #20]
 8001f56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f58:	4b13      	ldr	r3, [pc, #76]	; (8001fa8 <_sbrk+0x64>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d102      	bne.n	8001f66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f60:	4b11      	ldr	r3, [pc, #68]	; (8001fa8 <_sbrk+0x64>)
 8001f62:	4a12      	ldr	r2, [pc, #72]	; (8001fac <_sbrk+0x68>)
 8001f64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f66:	4b10      	ldr	r3, [pc, #64]	; (8001fa8 <_sbrk+0x64>)
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	4413      	add	r3, r2
 8001f6e:	693a      	ldr	r2, [r7, #16]
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d207      	bcs.n	8001f84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f74:	f006 fd26 	bl	80089c4 <__errno>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	220c      	movs	r2, #12
 8001f7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f7e:	f04f 33ff 	mov.w	r3, #4294967295
 8001f82:	e009      	b.n	8001f98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f84:	4b08      	ldr	r3, [pc, #32]	; (8001fa8 <_sbrk+0x64>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f8a:	4b07      	ldr	r3, [pc, #28]	; (8001fa8 <_sbrk+0x64>)
 8001f8c:	681a      	ldr	r2, [r3, #0]
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	4413      	add	r3, r2
 8001f92:	4a05      	ldr	r2, [pc, #20]	; (8001fa8 <_sbrk+0x64>)
 8001f94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f96:	68fb      	ldr	r3, [r7, #12]
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	3718      	adds	r7, #24
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	20005000 	.word	0x20005000
 8001fa4:	00000400 	.word	0x00000400
 8001fa8:	2000020c 	.word	0x2000020c
 8001fac:	20003b48 	.word	0x20003b48

08001fb0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fb4:	bf00      	nop
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bc80      	pop	{r7}
 8001fba:	4770      	bx	lr

08001fbc <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b086      	sub	sp, #24
 8001fc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fc2:	f107 0308 	add.w	r3, r7, #8
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	601a      	str	r2, [r3, #0]
 8001fca:	605a      	str	r2, [r3, #4]
 8001fcc:	609a      	str	r2, [r3, #8]
 8001fce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fd0:	463b      	mov	r3, r7
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	601a      	str	r2, [r3, #0]
 8001fd6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001fd8:	4b1e      	ldr	r3, [pc, #120]	; (8002054 <MX_TIM1_Init+0x98>)
 8001fda:	4a1f      	ldr	r2, [pc, #124]	; (8002058 <MX_TIM1_Init+0x9c>)
 8001fdc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 10000;
 8001fde:	4b1d      	ldr	r3, [pc, #116]	; (8002054 <MX_TIM1_Init+0x98>)
 8001fe0:	f242 7210 	movw	r2, #10000	; 0x2710
 8001fe4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fe6:	4b1b      	ldr	r3, [pc, #108]	; (8002054 <MX_TIM1_Init+0x98>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1;
 8001fec:	4b19      	ldr	r3, [pc, #100]	; (8002054 <MX_TIM1_Init+0x98>)
 8001fee:	2201      	movs	r2, #1
 8001ff0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ff2:	4b18      	ldr	r3, [pc, #96]	; (8002054 <MX_TIM1_Init+0x98>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ff8:	4b16      	ldr	r3, [pc, #88]	; (8002054 <MX_TIM1_Init+0x98>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ffe:	4b15      	ldr	r3, [pc, #84]	; (8002054 <MX_TIM1_Init+0x98>)
 8002000:	2200      	movs	r2, #0
 8002002:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002004:	4813      	ldr	r0, [pc, #76]	; (8002054 <MX_TIM1_Init+0x98>)
 8002006:	f002 fccd 	bl	80049a4 <HAL_TIM_Base_Init>
 800200a:	4603      	mov	r3, r0
 800200c:	2b00      	cmp	r3, #0
 800200e:	d001      	beq.n	8002014 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8002010:	f7ff fe44 	bl	8001c9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002014:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002018:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800201a:	f107 0308 	add.w	r3, r7, #8
 800201e:	4619      	mov	r1, r3
 8002020:	480c      	ldr	r0, [pc, #48]	; (8002054 <MX_TIM1_Init+0x98>)
 8002022:	f002 fee1 	bl	8004de8 <HAL_TIM_ConfigClockSource>
 8002026:	4603      	mov	r3, r0
 8002028:	2b00      	cmp	r3, #0
 800202a:	d001      	beq.n	8002030 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800202c:	f7ff fe36 	bl	8001c9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 8002030:	2310      	movs	r3, #16
 8002032:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002034:	2300      	movs	r3, #0
 8002036:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002038:	463b      	mov	r3, r7
 800203a:	4619      	mov	r1, r3
 800203c:	4805      	ldr	r0, [pc, #20]	; (8002054 <MX_TIM1_Init+0x98>)
 800203e:	f003 f983 	bl	8005348 <HAL_TIMEx_MasterConfigSynchronization>
 8002042:	4603      	mov	r3, r0
 8002044:	2b00      	cmp	r3, #0
 8002046:	d001      	beq.n	800204c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8002048:	f7ff fe28 	bl	8001c9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800204c:	bf00      	nop
 800204e:	3718      	adds	r7, #24
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}
 8002054:	20003a1c 	.word	0x20003a1c
 8002058:	40012c00 	.word	0x40012c00

0800205c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b08c      	sub	sp, #48	; 0x30
 8002060:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002062:	f107 0320 	add.w	r3, r7, #32
 8002066:	2200      	movs	r2, #0
 8002068:	601a      	str	r2, [r3, #0]
 800206a:	605a      	str	r2, [r3, #4]
 800206c:	609a      	str	r2, [r3, #8]
 800206e:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002070:	f107 030c 	add.w	r3, r7, #12
 8002074:	2200      	movs	r2, #0
 8002076:	601a      	str	r2, [r3, #0]
 8002078:	605a      	str	r2, [r3, #4]
 800207a:	609a      	str	r2, [r3, #8]
 800207c:	60da      	str	r2, [r3, #12]
 800207e:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002080:	1d3b      	adds	r3, r7, #4
 8002082:	2200      	movs	r2, #0
 8002084:	601a      	str	r2, [r3, #0]
 8002086:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002088:	4b28      	ldr	r3, [pc, #160]	; (800212c <MX_TIM2_Init+0xd0>)
 800208a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800208e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002090:	4b26      	ldr	r3, [pc, #152]	; (800212c <MX_TIM2_Init+0xd0>)
 8002092:	2200      	movs	r2, #0
 8002094:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002096:	4b25      	ldr	r3, [pc, #148]	; (800212c <MX_TIM2_Init+0xd0>)
 8002098:	2200      	movs	r2, #0
 800209a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 800209c:	4b23      	ldr	r3, [pc, #140]	; (800212c <MX_TIM2_Init+0xd0>)
 800209e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80020a2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020a4:	4b21      	ldr	r3, [pc, #132]	; (800212c <MX_TIM2_Init+0xd0>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020aa:	4b20      	ldr	r3, [pc, #128]	; (800212c <MX_TIM2_Init+0xd0>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80020b0:	481e      	ldr	r0, [pc, #120]	; (800212c <MX_TIM2_Init+0xd0>)
 80020b2:	f002 fc77 	bl	80049a4 <HAL_TIM_Base_Init>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d001      	beq.n	80020c0 <MX_TIM2_Init+0x64>
  {
    Error_Handler();
 80020bc:	f7ff fdee 	bl	8001c9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 80020c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80020c4:	623b      	str	r3, [r7, #32]
  sClockSourceConfig.ClockPolarity = TIM_CLOCKPOLARITY_NONINVERTED;
 80020c6:	2300      	movs	r3, #0
 80020c8:	627b      	str	r3, [r7, #36]	; 0x24
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 80020ca:	2300      	movs	r3, #0
 80020cc:	62bb      	str	r3, [r7, #40]	; 0x28
  sClockSourceConfig.ClockFilter = 0;
 80020ce:	2300      	movs	r3, #0
 80020d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80020d2:	f107 0320 	add.w	r3, r7, #32
 80020d6:	4619      	mov	r1, r3
 80020d8:	4814      	ldr	r0, [pc, #80]	; (800212c <MX_TIM2_Init+0xd0>)
 80020da:	f002 fe85 	bl	8004de8 <HAL_TIM_ConfigClockSource>
 80020de:	4603      	mov	r3, r0
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d001      	beq.n	80020e8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80020e4:	f7ff fdda 	bl	8001c9c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 80020e8:	2305      	movs	r3, #5
 80020ea:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 80020ec:	2300      	movs	r3, #0
 80020ee:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 80020f0:	f107 030c 	add.w	r3, r7, #12
 80020f4:	4619      	mov	r1, r3
 80020f6:	480d      	ldr	r0, [pc, #52]	; (800212c <MX_TIM2_Init+0xd0>)
 80020f8:	f002 ff3a 	bl	8004f70 <HAL_TIM_SlaveConfigSynchro>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d001      	beq.n	8002106 <MX_TIM2_Init+0xaa>
  {
    Error_Handler();
 8002102:	f7ff fdcb 	bl	8001c9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002106:	2320      	movs	r3, #32
 8002108:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800210a:	2300      	movs	r3, #0
 800210c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800210e:	1d3b      	adds	r3, r7, #4
 8002110:	4619      	mov	r1, r3
 8002112:	4806      	ldr	r0, [pc, #24]	; (800212c <MX_TIM2_Init+0xd0>)
 8002114:	f003 f918 	bl	8005348 <HAL_TIMEx_MasterConfigSynchronization>
 8002118:	4603      	mov	r3, r0
 800211a:	2b00      	cmp	r3, #0
 800211c:	d001      	beq.n	8002122 <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 800211e:	f7ff fdbd 	bl	8001c9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  /* USER CODE END TIM2_Init 2 */

}
 8002122:	bf00      	nop
 8002124:	3730      	adds	r7, #48	; 0x30
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
 800212a:	bf00      	nop
 800212c:	20003a64 	.word	0x20003a64

08002130 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b088      	sub	sp, #32
 8002134:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002136:	f107 030c 	add.w	r3, r7, #12
 800213a:	2200      	movs	r2, #0
 800213c:	601a      	str	r2, [r3, #0]
 800213e:	605a      	str	r2, [r3, #4]
 8002140:	609a      	str	r2, [r3, #8]
 8002142:	60da      	str	r2, [r3, #12]
 8002144:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002146:	1d3b      	adds	r3, r7, #4
 8002148:	2200      	movs	r2, #0
 800214a:	601a      	str	r2, [r3, #0]
 800214c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800214e:	4b1e      	ldr	r3, [pc, #120]	; (80021c8 <MX_TIM3_Init+0x98>)
 8002150:	4a1e      	ldr	r2, [pc, #120]	; (80021cc <MX_TIM3_Init+0x9c>)
 8002152:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002154:	4b1c      	ldr	r3, [pc, #112]	; (80021c8 <MX_TIM3_Init+0x98>)
 8002156:	2200      	movs	r2, #0
 8002158:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800215a:	4b1b      	ldr	r3, [pc, #108]	; (80021c8 <MX_TIM3_Init+0x98>)
 800215c:	2200      	movs	r2, #0
 800215e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002160:	4b19      	ldr	r3, [pc, #100]	; (80021c8 <MX_TIM3_Init+0x98>)
 8002162:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002166:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002168:	4b17      	ldr	r3, [pc, #92]	; (80021c8 <MX_TIM3_Init+0x98>)
 800216a:	2200      	movs	r2, #0
 800216c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800216e:	4b16      	ldr	r3, [pc, #88]	; (80021c8 <MX_TIM3_Init+0x98>)
 8002170:	2200      	movs	r2, #0
 8002172:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002174:	4814      	ldr	r0, [pc, #80]	; (80021c8 <MX_TIM3_Init+0x98>)
 8002176:	f002 fc15 	bl	80049a4 <HAL_TIM_Base_Init>
 800217a:	4603      	mov	r3, r0
 800217c:	2b00      	cmp	r3, #0
 800217e:	d001      	beq.n	8002184 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8002180:	f7ff fd8c 	bl	8001c9c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8002184:	2307      	movs	r3, #7
 8002186:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8002188:	2310      	movs	r3, #16
 800218a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 800218c:	f107 030c 	add.w	r3, r7, #12
 8002190:	4619      	mov	r1, r3
 8002192:	480d      	ldr	r0, [pc, #52]	; (80021c8 <MX_TIM3_Init+0x98>)
 8002194:	f002 feec 	bl	8004f70 <HAL_TIM_SlaveConfigSynchro>
 8002198:	4603      	mov	r3, r0
 800219a:	2b00      	cmp	r3, #0
 800219c:	d001      	beq.n	80021a2 <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 800219e:	f7ff fd7d 	bl	8001c9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021a2:	2300      	movs	r3, #0
 80021a4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021a6:	2300      	movs	r3, #0
 80021a8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80021aa:	1d3b      	adds	r3, r7, #4
 80021ac:	4619      	mov	r1, r3
 80021ae:	4806      	ldr	r0, [pc, #24]	; (80021c8 <MX_TIM3_Init+0x98>)
 80021b0:	f003 f8ca 	bl	8005348 <HAL_TIMEx_MasterConfigSynchronization>
 80021b4:	4603      	mov	r3, r0
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d001      	beq.n	80021be <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 80021ba:	f7ff fd6f 	bl	8001c9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80021be:	bf00      	nop
 80021c0:	3720      	adds	r7, #32
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	200039d4 	.word	0x200039d4
 80021cc:	40000400 	.word	0x40000400

080021d0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b08a      	sub	sp, #40	; 0x28
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021d8:	f107 0318 	add.w	r3, r7, #24
 80021dc:	2200      	movs	r2, #0
 80021de:	601a      	str	r2, [r3, #0]
 80021e0:	605a      	str	r2, [r3, #4]
 80021e2:	609a      	str	r2, [r3, #8]
 80021e4:	60da      	str	r2, [r3, #12]
  if(tim_baseHandle->Instance==TIM1)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a2b      	ldr	r2, [pc, #172]	; (8002298 <HAL_TIM_Base_MspInit+0xc8>)
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d114      	bne.n	800221a <HAL_TIM_Base_MspInit+0x4a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80021f0:	4b2a      	ldr	r3, [pc, #168]	; (800229c <HAL_TIM_Base_MspInit+0xcc>)
 80021f2:	699b      	ldr	r3, [r3, #24]
 80021f4:	4a29      	ldr	r2, [pc, #164]	; (800229c <HAL_TIM_Base_MspInit+0xcc>)
 80021f6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80021fa:	6193      	str	r3, [r2, #24]
 80021fc:	4b27      	ldr	r3, [pc, #156]	; (800229c <HAL_TIM_Base_MspInit+0xcc>)
 80021fe:	699b      	ldr	r3, [r3, #24]
 8002200:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002204:	617b      	str	r3, [r7, #20]
 8002206:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 5, 0);
 8002208:	2200      	movs	r2, #0
 800220a:	2105      	movs	r1, #5
 800220c:	2019      	movs	r0, #25
 800220e:	f001 fc3a 	bl	8003a86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8002212:	2019      	movs	r0, #25
 8002214:	f001 fc53 	bl	8003abe <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002218:	e03a      	b.n	8002290 <HAL_TIM_Base_MspInit+0xc0>
  else if(tim_baseHandle->Instance==TIM2)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002222:	d124      	bne.n	800226e <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002224:	4b1d      	ldr	r3, [pc, #116]	; (800229c <HAL_TIM_Base_MspInit+0xcc>)
 8002226:	69db      	ldr	r3, [r3, #28]
 8002228:	4a1c      	ldr	r2, [pc, #112]	; (800229c <HAL_TIM_Base_MspInit+0xcc>)
 800222a:	f043 0301 	orr.w	r3, r3, #1
 800222e:	61d3      	str	r3, [r2, #28]
 8002230:	4b1a      	ldr	r3, [pc, #104]	; (800229c <HAL_TIM_Base_MspInit+0xcc>)
 8002232:	69db      	ldr	r3, [r3, #28]
 8002234:	f003 0301 	and.w	r3, r3, #1
 8002238:	613b      	str	r3, [r7, #16]
 800223a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800223c:	4b17      	ldr	r3, [pc, #92]	; (800229c <HAL_TIM_Base_MspInit+0xcc>)
 800223e:	699b      	ldr	r3, [r3, #24]
 8002240:	4a16      	ldr	r2, [pc, #88]	; (800229c <HAL_TIM_Base_MspInit+0xcc>)
 8002242:	f043 0304 	orr.w	r3, r3, #4
 8002246:	6193      	str	r3, [r2, #24]
 8002248:	4b14      	ldr	r3, [pc, #80]	; (800229c <HAL_TIM_Base_MspInit+0xcc>)
 800224a:	699b      	ldr	r3, [r3, #24]
 800224c:	f003 0304 	and.w	r3, r3, #4
 8002250:	60fb      	str	r3, [r7, #12]
 8002252:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002254:	2301      	movs	r3, #1
 8002256:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002258:	2300      	movs	r3, #0
 800225a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800225c:	2300      	movs	r3, #0
 800225e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002260:	f107 0318 	add.w	r3, r7, #24
 8002264:	4619      	mov	r1, r3
 8002266:	480e      	ldr	r0, [pc, #56]	; (80022a0 <HAL_TIM_Base_MspInit+0xd0>)
 8002268:	f001 fc3c 	bl	8003ae4 <HAL_GPIO_Init>
}
 800226c:	e010      	b.n	8002290 <HAL_TIM_Base_MspInit+0xc0>
  else if(tim_baseHandle->Instance==TIM3)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4a0c      	ldr	r2, [pc, #48]	; (80022a4 <HAL_TIM_Base_MspInit+0xd4>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d10b      	bne.n	8002290 <HAL_TIM_Base_MspInit+0xc0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002278:	4b08      	ldr	r3, [pc, #32]	; (800229c <HAL_TIM_Base_MspInit+0xcc>)
 800227a:	69db      	ldr	r3, [r3, #28]
 800227c:	4a07      	ldr	r2, [pc, #28]	; (800229c <HAL_TIM_Base_MspInit+0xcc>)
 800227e:	f043 0302 	orr.w	r3, r3, #2
 8002282:	61d3      	str	r3, [r2, #28]
 8002284:	4b05      	ldr	r3, [pc, #20]	; (800229c <HAL_TIM_Base_MspInit+0xcc>)
 8002286:	69db      	ldr	r3, [r3, #28]
 8002288:	f003 0302 	and.w	r3, r3, #2
 800228c:	60bb      	str	r3, [r7, #8]
 800228e:	68bb      	ldr	r3, [r7, #8]
}
 8002290:	bf00      	nop
 8002292:	3728      	adds	r7, #40	; 0x28
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}
 8002298:	40012c00 	.word	0x40012c00
 800229c:	40021000 	.word	0x40021000
 80022a0:	40010800 	.word	0x40010800
 80022a4:	40000400 	.word	0x40000400

080022a8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80022ac:	4b11      	ldr	r3, [pc, #68]	; (80022f4 <MX_USART1_UART_Init+0x4c>)
 80022ae:	4a12      	ldr	r2, [pc, #72]	; (80022f8 <MX_USART1_UART_Init+0x50>)
 80022b0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80022b2:	4b10      	ldr	r3, [pc, #64]	; (80022f4 <MX_USART1_UART_Init+0x4c>)
 80022b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80022b8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80022ba:	4b0e      	ldr	r3, [pc, #56]	; (80022f4 <MX_USART1_UART_Init+0x4c>)
 80022bc:	2200      	movs	r2, #0
 80022be:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80022c0:	4b0c      	ldr	r3, [pc, #48]	; (80022f4 <MX_USART1_UART_Init+0x4c>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80022c6:	4b0b      	ldr	r3, [pc, #44]	; (80022f4 <MX_USART1_UART_Init+0x4c>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80022cc:	4b09      	ldr	r3, [pc, #36]	; (80022f4 <MX_USART1_UART_Init+0x4c>)
 80022ce:	220c      	movs	r2, #12
 80022d0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022d2:	4b08      	ldr	r3, [pc, #32]	; (80022f4 <MX_USART1_UART_Init+0x4c>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80022d8:	4b06      	ldr	r3, [pc, #24]	; (80022f4 <MX_USART1_UART_Init+0x4c>)
 80022da:	2200      	movs	r2, #0
 80022dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80022de:	4805      	ldr	r0, [pc, #20]	; (80022f4 <MX_USART1_UART_Init+0x4c>)
 80022e0:	f003 f8a2 	bl	8005428 <HAL_UART_Init>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d001      	beq.n	80022ee <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80022ea:	f7ff fcd7 	bl	8001c9c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80022ee:	bf00      	nop
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	20003aac 	.word	0x20003aac
 80022f8:	40013800 	.word	0x40013800

080022fc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b088      	sub	sp, #32
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002304:	f107 0310 	add.w	r3, r7, #16
 8002308:	2200      	movs	r2, #0
 800230a:	601a      	str	r2, [r3, #0]
 800230c:	605a      	str	r2, [r3, #4]
 800230e:	609a      	str	r2, [r3, #8]
 8002310:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4a1c      	ldr	r2, [pc, #112]	; (8002388 <HAL_UART_MspInit+0x8c>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d131      	bne.n	8002380 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800231c:	4b1b      	ldr	r3, [pc, #108]	; (800238c <HAL_UART_MspInit+0x90>)
 800231e:	699b      	ldr	r3, [r3, #24]
 8002320:	4a1a      	ldr	r2, [pc, #104]	; (800238c <HAL_UART_MspInit+0x90>)
 8002322:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002326:	6193      	str	r3, [r2, #24]
 8002328:	4b18      	ldr	r3, [pc, #96]	; (800238c <HAL_UART_MspInit+0x90>)
 800232a:	699b      	ldr	r3, [r3, #24]
 800232c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002330:	60fb      	str	r3, [r7, #12]
 8002332:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002334:	4b15      	ldr	r3, [pc, #84]	; (800238c <HAL_UART_MspInit+0x90>)
 8002336:	699b      	ldr	r3, [r3, #24]
 8002338:	4a14      	ldr	r2, [pc, #80]	; (800238c <HAL_UART_MspInit+0x90>)
 800233a:	f043 0304 	orr.w	r3, r3, #4
 800233e:	6193      	str	r3, [r2, #24]
 8002340:	4b12      	ldr	r3, [pc, #72]	; (800238c <HAL_UART_MspInit+0x90>)
 8002342:	699b      	ldr	r3, [r3, #24]
 8002344:	f003 0304 	and.w	r3, r3, #4
 8002348:	60bb      	str	r3, [r7, #8]
 800234a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800234c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002350:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002352:	2302      	movs	r3, #2
 8002354:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002356:	2303      	movs	r3, #3
 8002358:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800235a:	f107 0310 	add.w	r3, r7, #16
 800235e:	4619      	mov	r1, r3
 8002360:	480b      	ldr	r0, [pc, #44]	; (8002390 <HAL_UART_MspInit+0x94>)
 8002362:	f001 fbbf 	bl	8003ae4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002366:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800236a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800236c:	2300      	movs	r3, #0
 800236e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002370:	2300      	movs	r3, #0
 8002372:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002374:	f107 0310 	add.w	r3, r7, #16
 8002378:	4619      	mov	r1, r3
 800237a:	4805      	ldr	r0, [pc, #20]	; (8002390 <HAL_UART_MspInit+0x94>)
 800237c:	f001 fbb2 	bl	8003ae4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002380:	bf00      	nop
 8002382:	3720      	adds	r7, #32
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	40013800 	.word	0x40013800
 800238c:	40021000 	.word	0x40021000
 8002390:	40010800 	.word	0x40010800

08002394 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002394:	480c      	ldr	r0, [pc, #48]	; (80023c8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002396:	490d      	ldr	r1, [pc, #52]	; (80023cc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002398:	4a0d      	ldr	r2, [pc, #52]	; (80023d0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800239a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800239c:	e002      	b.n	80023a4 <LoopCopyDataInit>

0800239e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800239e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023a2:	3304      	adds	r3, #4

080023a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023a8:	d3f9      	bcc.n	800239e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023aa:	4a0a      	ldr	r2, [pc, #40]	; (80023d4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80023ac:	4c0a      	ldr	r4, [pc, #40]	; (80023d8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80023ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023b0:	e001      	b.n	80023b6 <LoopFillZerobss>

080023b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023b4:	3204      	adds	r2, #4

080023b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023b8:	d3fb      	bcc.n	80023b2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80023ba:	f7ff fdf9 	bl	8001fb0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80023be:	f006 fbfd 	bl	8008bbc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80023c2:	f7ff fbf5 	bl	8001bb0 <main>
  bx lr
 80023c6:	4770      	bx	lr
  ldr r0, =_sdata
 80023c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023cc:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80023d0:	0800dbf8 	.word	0x0800dbf8
  ldr r2, =_sbss
 80023d4:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80023d8:	20003b44 	.word	0x20003b44

080023dc <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80023dc:	e7fe      	b.n	80023dc <CAN1_RX1_IRQHandler>

080023de <isCheckState>:
#include "TypeStruct.h"

bool isCheckState(struct TypeStruct dto){
 80023de:	b480      	push	{r7}
 80023e0:	b083      	sub	sp, #12
 80023e2:	af00      	add	r7, sp, #0
 80023e4:	6078      	str	r0, [r7, #4]
    return dto.type[0] == '0' && dto.type[1] == '1' && dto.subType[0] == '0' && dto.subType[1] == '0';
 80023e6:	793b      	ldrb	r3, [r7, #4]
 80023e8:	2b30      	cmp	r3, #48	; 0x30
 80023ea:	d10a      	bne.n	8002402 <isCheckState+0x24>
 80023ec:	797b      	ldrb	r3, [r7, #5]
 80023ee:	2b31      	cmp	r3, #49	; 0x31
 80023f0:	d107      	bne.n	8002402 <isCheckState+0x24>
 80023f2:	79bb      	ldrb	r3, [r7, #6]
 80023f4:	2b30      	cmp	r3, #48	; 0x30
 80023f6:	d104      	bne.n	8002402 <isCheckState+0x24>
 80023f8:	79fb      	ldrb	r3, [r7, #7]
 80023fa:	2b30      	cmp	r3, #48	; 0x30
 80023fc:	d101      	bne.n	8002402 <isCheckState+0x24>
 80023fe:	2301      	movs	r3, #1
 8002400:	e000      	b.n	8002404 <isCheckState+0x26>
 8002402:	2300      	movs	r3, #0
 8002404:	f003 0301 	and.w	r3, r3, #1
 8002408:	b2db      	uxtb	r3, r3
}
 800240a:	4618      	mov	r0, r3
 800240c:	370c      	adds	r7, #12
 800240e:	46bd      	mov	sp, r7
 8002410:	bc80      	pop	{r7}
 8002412:	4770      	bx	lr

08002414 <isChangePosition>:

bool isChangePosition(struct TypeStruct dto){
 8002414:	b480      	push	{r7}
 8002416:	b083      	sub	sp, #12
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
    return dto.type[0] == '0' && dto.type[1] == '2' && dto.subType[0] == '0' && dto.subType[1] == '0';
 800241c:	793b      	ldrb	r3, [r7, #4]
 800241e:	2b30      	cmp	r3, #48	; 0x30
 8002420:	d10a      	bne.n	8002438 <isChangePosition+0x24>
 8002422:	797b      	ldrb	r3, [r7, #5]
 8002424:	2b32      	cmp	r3, #50	; 0x32
 8002426:	d107      	bne.n	8002438 <isChangePosition+0x24>
 8002428:	79bb      	ldrb	r3, [r7, #6]
 800242a:	2b30      	cmp	r3, #48	; 0x30
 800242c:	d104      	bne.n	8002438 <isChangePosition+0x24>
 800242e:	79fb      	ldrb	r3, [r7, #7]
 8002430:	2b30      	cmp	r3, #48	; 0x30
 8002432:	d101      	bne.n	8002438 <isChangePosition+0x24>
 8002434:	2301      	movs	r3, #1
 8002436:	e000      	b.n	800243a <isChangePosition+0x26>
 8002438:	2300      	movs	r3, #0
 800243a:	f003 0301 	and.w	r3, r3, #1
 800243e:	b2db      	uxtb	r3, r3
}
 8002440:	4618      	mov	r0, r3
 8002442:	370c      	adds	r7, #12
 8002444:	46bd      	mov	sp, r7
 8002446:	bc80      	pop	{r7}
 8002448:	4770      	bx	lr

0800244a <isDetectAmperageRange>:

bool isDetectAmperageRange(struct TypeStruct dto){
 800244a:	b480      	push	{r7}
 800244c:	b083      	sub	sp, #12
 800244e:	af00      	add	r7, sp, #0
 8002450:	6078      	str	r0, [r7, #4]
    return dto.type[0] == '0' && dto.type[1] == '3' && dto.subType[0] == '0' && dto.subType[1] == '1';
 8002452:	793b      	ldrb	r3, [r7, #4]
 8002454:	2b30      	cmp	r3, #48	; 0x30
 8002456:	d10a      	bne.n	800246e <isDetectAmperageRange+0x24>
 8002458:	797b      	ldrb	r3, [r7, #5]
 800245a:	2b33      	cmp	r3, #51	; 0x33
 800245c:	d107      	bne.n	800246e <isDetectAmperageRange+0x24>
 800245e:	79bb      	ldrb	r3, [r7, #6]
 8002460:	2b30      	cmp	r3, #48	; 0x30
 8002462:	d104      	bne.n	800246e <isDetectAmperageRange+0x24>
 8002464:	79fb      	ldrb	r3, [r7, #7]
 8002466:	2b31      	cmp	r3, #49	; 0x31
 8002468:	d101      	bne.n	800246e <isDetectAmperageRange+0x24>
 800246a:	2301      	movs	r3, #1
 800246c:	e000      	b.n	8002470 <isDetectAmperageRange+0x26>
 800246e:	2300      	movs	r3, #0
 8002470:	f003 0301 	and.w	r3, r3, #1
 8002474:	b2db      	uxtb	r3, r3
}
 8002476:	4618      	mov	r0, r3
 8002478:	370c      	adds	r7, #12
 800247a:	46bd      	mov	sp, r7
 800247c:	bc80      	pop	{r7}
 800247e:	4770      	bx	lr

08002480 <isDetectAmperageTime>:

bool isDetectAmperageTime(struct TypeStruct dto){
 8002480:	b480      	push	{r7}
 8002482:	b083      	sub	sp, #12
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
    return dto.type[0] == '0' && dto.type[1] == '3' && dto.subType[0] == '0' && dto.subType[1] == '2';
 8002488:	793b      	ldrb	r3, [r7, #4]
 800248a:	2b30      	cmp	r3, #48	; 0x30
 800248c:	d10a      	bne.n	80024a4 <isDetectAmperageTime+0x24>
 800248e:	797b      	ldrb	r3, [r7, #5]
 8002490:	2b33      	cmp	r3, #51	; 0x33
 8002492:	d107      	bne.n	80024a4 <isDetectAmperageTime+0x24>
 8002494:	79bb      	ldrb	r3, [r7, #6]
 8002496:	2b30      	cmp	r3, #48	; 0x30
 8002498:	d104      	bne.n	80024a4 <isDetectAmperageTime+0x24>
 800249a:	79fb      	ldrb	r3, [r7, #7]
 800249c:	2b32      	cmp	r3, #50	; 0x32
 800249e:	d101      	bne.n	80024a4 <isDetectAmperageTime+0x24>
 80024a0:	2301      	movs	r3, #1
 80024a2:	e000      	b.n	80024a6 <isDetectAmperageTime+0x26>
 80024a4:	2300      	movs	r3, #0
 80024a6:	f003 0301 	and.w	r3, r3, #1
 80024aa:	b2db      	uxtb	r3, r3
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	370c      	adds	r7, #12
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bc80      	pop	{r7}
 80024b4:	4770      	bx	lr

080024b6 <isDetectTickRange>:

bool isDetectTickRange(struct TypeStruct dto){
 80024b6:	b480      	push	{r7}
 80024b8:	b083      	sub	sp, #12
 80024ba:	af00      	add	r7, sp, #0
 80024bc:	6078      	str	r0, [r7, #4]
    return dto.type[0] == '0' && dto.type[1] == '4' && dto.subType[0] == '0' && dto.subType[1] == '1';
 80024be:	793b      	ldrb	r3, [r7, #4]
 80024c0:	2b30      	cmp	r3, #48	; 0x30
 80024c2:	d10a      	bne.n	80024da <isDetectTickRange+0x24>
 80024c4:	797b      	ldrb	r3, [r7, #5]
 80024c6:	2b34      	cmp	r3, #52	; 0x34
 80024c8:	d107      	bne.n	80024da <isDetectTickRange+0x24>
 80024ca:	79bb      	ldrb	r3, [r7, #6]
 80024cc:	2b30      	cmp	r3, #48	; 0x30
 80024ce:	d104      	bne.n	80024da <isDetectTickRange+0x24>
 80024d0:	79fb      	ldrb	r3, [r7, #7]
 80024d2:	2b31      	cmp	r3, #49	; 0x31
 80024d4:	d101      	bne.n	80024da <isDetectTickRange+0x24>
 80024d6:	2301      	movs	r3, #1
 80024d8:	e000      	b.n	80024dc <isDetectTickRange+0x26>
 80024da:	2300      	movs	r3, #0
 80024dc:	f003 0301 	and.w	r3, r3, #1
 80024e0:	b2db      	uxtb	r3, r3
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	370c      	adds	r7, #12
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bc80      	pop	{r7}
 80024ea:	4770      	bx	lr

080024ec <isDetectTickTime>:

bool isDetectTickTime(struct TypeStruct dto){
 80024ec:	b480      	push	{r7}
 80024ee:	b083      	sub	sp, #12
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
    return dto.type[0] == '0' && dto.type[1] == '4' && dto.subType[0] == '0' && dto.subType[1] == '2';
 80024f4:	793b      	ldrb	r3, [r7, #4]
 80024f6:	2b30      	cmp	r3, #48	; 0x30
 80024f8:	d10a      	bne.n	8002510 <isDetectTickTime+0x24>
 80024fa:	797b      	ldrb	r3, [r7, #5]
 80024fc:	2b34      	cmp	r3, #52	; 0x34
 80024fe:	d107      	bne.n	8002510 <isDetectTickTime+0x24>
 8002500:	79bb      	ldrb	r3, [r7, #6]
 8002502:	2b30      	cmp	r3, #48	; 0x30
 8002504:	d104      	bne.n	8002510 <isDetectTickTime+0x24>
 8002506:	79fb      	ldrb	r3, [r7, #7]
 8002508:	2b32      	cmp	r3, #50	; 0x32
 800250a:	d101      	bne.n	8002510 <isDetectTickTime+0x24>
 800250c:	2301      	movs	r3, #1
 800250e:	e000      	b.n	8002512 <isDetectTickTime+0x26>
 8002510:	2300      	movs	r3, #0
 8002512:	f003 0301 	and.w	r3, r3, #1
 8002516:	b2db      	uxtb	r3, r3
}
 8002518:	4618      	mov	r0, r3
 800251a:	370c      	adds	r7, #12
 800251c:	46bd      	mov	sp, r7
 800251e:	bc80      	pop	{r7}
 8002520:	4770      	bx	lr

08002522 <isContinueMeasure>:

bool isContinueMeasure(struct TypeStruct dto){
 8002522:	b480      	push	{r7}
 8002524:	b083      	sub	sp, #12
 8002526:	af00      	add	r7, sp, #0
 8002528:	6078      	str	r0, [r7, #4]
    return dto.type[0] == '0' && dto.type[1] == '5' && dto.subType[0] == '0' && dto.subType[1] == '0';
 800252a:	793b      	ldrb	r3, [r7, #4]
 800252c:	2b30      	cmp	r3, #48	; 0x30
 800252e:	d10a      	bne.n	8002546 <isContinueMeasure+0x24>
 8002530:	797b      	ldrb	r3, [r7, #5]
 8002532:	2b35      	cmp	r3, #53	; 0x35
 8002534:	d107      	bne.n	8002546 <isContinueMeasure+0x24>
 8002536:	79bb      	ldrb	r3, [r7, #6]
 8002538:	2b30      	cmp	r3, #48	; 0x30
 800253a:	d104      	bne.n	8002546 <isContinueMeasure+0x24>
 800253c:	79fb      	ldrb	r3, [r7, #7]
 800253e:	2b30      	cmp	r3, #48	; 0x30
 8002540:	d101      	bne.n	8002546 <isContinueMeasure+0x24>
 8002542:	2301      	movs	r3, #1
 8002544:	e000      	b.n	8002548 <isContinueMeasure+0x26>
 8002546:	2300      	movs	r3, #0
 8002548:	f003 0301 	and.w	r3, r3, #1
 800254c:	b2db      	uxtb	r3, r3
}
 800254e:	4618      	mov	r0, r3
 8002550:	370c      	adds	r7, #12
 8002552:	46bd      	mov	sp, r7
 8002554:	bc80      	pop	{r7}
 8002556:	4770      	bx	lr

08002558 <isPauseMeasure>:

bool isPauseMeasure(struct TypeStruct dto){
 8002558:	b480      	push	{r7}
 800255a:	b083      	sub	sp, #12
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
    return dto.type[0] == '0' && dto.type[1] == '6' && dto.subType[0] == '0' && dto.subType[1] == '0';
 8002560:	793b      	ldrb	r3, [r7, #4]
 8002562:	2b30      	cmp	r3, #48	; 0x30
 8002564:	d10a      	bne.n	800257c <isPauseMeasure+0x24>
 8002566:	797b      	ldrb	r3, [r7, #5]
 8002568:	2b36      	cmp	r3, #54	; 0x36
 800256a:	d107      	bne.n	800257c <isPauseMeasure+0x24>
 800256c:	79bb      	ldrb	r3, [r7, #6]
 800256e:	2b30      	cmp	r3, #48	; 0x30
 8002570:	d104      	bne.n	800257c <isPauseMeasure+0x24>
 8002572:	79fb      	ldrb	r3, [r7, #7]
 8002574:	2b30      	cmp	r3, #48	; 0x30
 8002576:	d101      	bne.n	800257c <isPauseMeasure+0x24>
 8002578:	2301      	movs	r3, #1
 800257a:	e000      	b.n	800257e <isPauseMeasure+0x26>
 800257c:	2300      	movs	r3, #0
 800257e:	f003 0301 	and.w	r3, r3, #1
 8002582:	b2db      	uxtb	r3, r3
}
 8002584:	4618      	mov	r0, r3
 8002586:	370c      	adds	r7, #12
 8002588:	46bd      	mov	sp, r7
 800258a:	bc80      	pop	{r7}
 800258c:	4770      	bx	lr

0800258e <isStopMeasure>:

bool isStopMeasure(struct TypeStruct dto){
 800258e:	b480      	push	{r7}
 8002590:	b083      	sub	sp, #12
 8002592:	af00      	add	r7, sp, #0
 8002594:	6078      	str	r0, [r7, #4]
    return dto.type[0] == '0' && dto.type[1] == '7' && dto.subType[0] == '0' && dto.subType[1] == '0';
 8002596:	793b      	ldrb	r3, [r7, #4]
 8002598:	2b30      	cmp	r3, #48	; 0x30
 800259a:	d10a      	bne.n	80025b2 <isStopMeasure+0x24>
 800259c:	797b      	ldrb	r3, [r7, #5]
 800259e:	2b37      	cmp	r3, #55	; 0x37
 80025a0:	d107      	bne.n	80025b2 <isStopMeasure+0x24>
 80025a2:	79bb      	ldrb	r3, [r7, #6]
 80025a4:	2b30      	cmp	r3, #48	; 0x30
 80025a6:	d104      	bne.n	80025b2 <isStopMeasure+0x24>
 80025a8:	79fb      	ldrb	r3, [r7, #7]
 80025aa:	2b30      	cmp	r3, #48	; 0x30
 80025ac:	d101      	bne.n	80025b2 <isStopMeasure+0x24>
 80025ae:	2301      	movs	r3, #1
 80025b0:	e000      	b.n	80025b4 <isStopMeasure+0x26>
 80025b2:	2300      	movs	r3, #0
 80025b4:	f003 0301 	and.w	r3, r3, #1
 80025b8:	b2db      	uxtb	r3, r3
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	370c      	adds	r7, #12
 80025be:	46bd      	mov	sp, r7
 80025c0:	bc80      	pop	{r7}
 80025c2:	4770      	bx	lr

080025c4 <receiveSymbol>:
#include "CParser.h"

Status receiveSymbol() {
 80025c4:	b580      	push	{r7, lr}
 80025c6:	af00      	add	r7, sp, #0
	if (HAL_UART_Receive(&huart1, (uint8_t*) &receivedSymbol_, 1, HAL_MAX_DELAY) == HAL_OK)
 80025c8:	f04f 33ff 	mov.w	r3, #4294967295
 80025cc:	2201      	movs	r2, #1
 80025ce:	4906      	ldr	r1, [pc, #24]	; (80025e8 <receiveSymbol+0x24>)
 80025d0:	4806      	ldr	r0, [pc, #24]	; (80025ec <receiveSymbol+0x28>)
 80025d2:	f003 f808 	bl	80055e6 <HAL_UART_Receive>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d101      	bne.n	80025e0 <receiveSymbol+0x1c>
		return OK;
 80025dc:	2300      	movs	r3, #0
 80025de:	e000      	b.n	80025e2 <receiveSymbol+0x1e>
	else
		return ERR;
 80025e0:	2301      	movs	r3, #1
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	20003778 	.word	0x20003778
 80025ec:	20003aac 	.word	0x20003aac

080025f0 <checkStartOfMessage>:

/*
 *    '$' ( ),   OK,  ERR
 */
Status checkStartOfMessage() {
 80025f0:	b480      	push	{r7}
 80025f2:	af00      	add	r7, sp, #0
	if (receivedSymbol_ == '$') {
 80025f4:	4b05      	ldr	r3, [pc, #20]	; (800260c <checkStartOfMessage+0x1c>)
 80025f6:	781b      	ldrb	r3, [r3, #0]
 80025f8:	2b24      	cmp	r3, #36	; 0x24
 80025fa:	d101      	bne.n	8002600 <checkStartOfMessage+0x10>
		return OK;
 80025fc:	2300      	movs	r3, #0
 80025fe:	e000      	b.n	8002602 <checkStartOfMessage+0x12>
	} else
		return ERR;
 8002600:	2301      	movs	r3, #1
}
 8002602:	4618      	mov	r0, r3
 8002604:	46bd      	mov	sp, r7
 8002606:	bc80      	pop	{r7}
 8002608:	4770      	bx	lr
 800260a:	bf00      	nop
 800260c:	20003778 	.word	0x20003778

08002610 <receiveMessage>:
/*
 *    UART,    ';' ( ),
 *         OK
 *     ,  ERR
 */
Status receiveMessage(char* outMessage) {
 8002610:	b580      	push	{r7, lr}
 8002612:	b084      	sub	sp, #16
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 8002618:	2300      	movs	r3, #0
 800261a:	73fb      	strb	r3, [r7, #15]
	do {
		if (receiveSymbol() == OK) {
 800261c:	f7ff ffd2 	bl	80025c4 <receiveSymbol>
 8002620:	4603      	mov	r3, r0
 8002622:	2b00      	cmp	r3, #0
 8002624:	d109      	bne.n	800263a <receiveMessage+0x2a>
			outMessage[i] = receivedSymbol_;
 8002626:	7bfb      	ldrb	r3, [r7, #15]
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	4413      	add	r3, r2
 800262c:	4a0b      	ldr	r2, [pc, #44]	; (800265c <receiveMessage+0x4c>)
 800262e:	7812      	ldrb	r2, [r2, #0]
 8002630:	701a      	strb	r2, [r3, #0]
			i++;
 8002632:	7bfb      	ldrb	r3, [r7, #15]
 8002634:	3301      	adds	r3, #1
 8002636:	73fb      	strb	r3, [r7, #15]
 8002638:	e001      	b.n	800263e <receiveMessage+0x2e>
		} else
			return ERR;
 800263a:	2301      	movs	r3, #1
 800263c:	e009      	b.n	8002652 <receiveMessage+0x42>
	} while (receivedSymbol_ != ';');
 800263e:	4b07      	ldr	r3, [pc, #28]	; (800265c <receiveMessage+0x4c>)
 8002640:	781b      	ldrb	r3, [r3, #0]
 8002642:	2b3b      	cmp	r3, #59	; 0x3b
 8002644:	d1ea      	bne.n	800261c <receiveMessage+0xc>
	outMessage[i] = '\0';
 8002646:	7bfb      	ldrb	r3, [r7, #15]
 8002648:	687a      	ldr	r2, [r7, #4]
 800264a:	4413      	add	r3, r2
 800264c:	2200      	movs	r2, #0
 800264e:	701a      	strb	r2, [r3, #0]
	return OK;
 8002650:	2300      	movs	r3, #0
}
 8002652:	4618      	mov	r0, r3
 8002654:	3710      	adds	r7, #16
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	20003778 	.word	0x20003778

08002660 <getNewGlobalState>:
/*
 *     , 
 *   ,   
 *  
 */
struct GlobalStateStruct getNewGlobalState(char receiveMessageText[200]) {
 8002660:	b5b0      	push	{r4, r5, r7, lr}
 8002662:	b0a2      	sub	sp, #136	; 0x88
 8002664:	af00      	add	r7, sp, #0
 8002666:	6278      	str	r0, [r7, #36]	; 0x24
 8002668:	6239      	str	r1, [r7, #32]
	struct GlobalStateStruct newGlobalState;

	struct TypeStruct actionType = getTypeStruct(receiveMessageText);
 800266a:	6a38      	ldr	r0, [r7, #32]
 800266c:	f000 f94c 	bl	8002908 <getTypeStruct>
 8002670:	4603      	mov	r3, r0
 8002672:	62fb      	str	r3, [r7, #44]	; 0x2c
	newGlobalState.typeStruct = actionType;
 8002674:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002676:	633b      	str	r3, [r7, #48]	; 0x30
	char* payload = getPayload(receiveMessageText);
 8002678:	6a38      	ldr	r0, [r7, #32]
 800267a:	f000 f9b1 	bl	80029e0 <getPayload>
 800267e:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

	if (isCheckState(actionType)){
 8002682:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002684:	f7ff feab 	bl	80023de <isCheckState>
 8002688:	4603      	mov	r3, r0
 800268a:	2b00      	cmp	r3, #0
 800268c:	d008      	beq.n	80026a0 <getNewGlobalState+0x40>
	     return newGlobalState;
 800268e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002690:	4618      	mov	r0, r3
 8002692:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002696:	2254      	movs	r2, #84	; 0x54
 8002698:	4619      	mov	r1, r3
 800269a:	f006 fab6 	bl	8008c0a <memcpy>
 800269e:	e09b      	b.n	80027d8 <getNewGlobalState+0x178>
	}

	if (isChangePosition(actionType)){
 80026a0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80026a2:	f7ff feb7 	bl	8002414 <isChangePosition>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d017      	beq.n	80026dc <getNewGlobalState+0x7c>
	     newGlobalState.changePositionStruct = getChangePositionStruct(payload);
 80026ac:	f107 0318 	add.w	r3, r7, #24
 80026b0:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 80026b4:	4618      	mov	r0, r3
 80026b6:	f000 f9ab 	bl	8002a10 <getChangePositionStruct>
 80026ba:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80026be:	f107 0218 	add.w	r2, r7, #24
 80026c2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80026c6:	e883 0003 	stmia.w	r3, {r0, r1}
	     return newGlobalState;
 80026ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026cc:	4618      	mov	r0, r3
 80026ce:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80026d2:	2254      	movs	r2, #84	; 0x54
 80026d4:	4619      	mov	r1, r3
 80026d6:	f006 fa98 	bl	8008c0a <memcpy>
 80026da:	e07d      	b.n	80027d8 <getNewGlobalState+0x178>
	}

	if (isDetectAmperageRange(actionType)){
 80026dc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80026de:	f7ff feb4 	bl	800244a <isDetectAmperageRange>
 80026e2:	4603      	mov	r3, r0
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d015      	beq.n	8002714 <getNewGlobalState+0xb4>
	     newGlobalState.detectAmperageRangeStruct = getDetectAmperageRangeStruct(payload);
 80026e8:	463b      	mov	r3, r7
 80026ea:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 80026ee:	4618      	mov	r0, r3
 80026f0:	f000 fa0e 	bl	8002b10 <getDetectAmperageRangeStruct>
 80026f4:	f107 0464 	add.w	r4, r7, #100	; 0x64
 80026f8:	463d      	mov	r5, r7
 80026fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80026fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80026fe:	682b      	ldr	r3, [r5, #0]
 8002700:	6023      	str	r3, [r4, #0]
	     return newGlobalState;
 8002702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002704:	4618      	mov	r0, r3
 8002706:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800270a:	2254      	movs	r2, #84	; 0x54
 800270c:	4619      	mov	r1, r3
 800270e:	f006 fa7c 	bl	8008c0a <memcpy>
 8002712:	e061      	b.n	80027d8 <getNewGlobalState+0x178>
	}

	if (isDetectAmperageTime(actionType)){
 8002714:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002716:	f7ff feb3 	bl	8002480 <isDetectAmperageTime>
 800271a:	4603      	mov	r3, r0
 800271c:	2b00      	cmp	r3, #0
 800271e:	d008      	beq.n	8002732 <getNewGlobalState+0xd2>
	   return newGlobalState;
 8002720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002722:	4618      	mov	r0, r3
 8002724:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002728:	2254      	movs	r2, #84	; 0x54
 800272a:	4619      	mov	r1, r3
 800272c:	f006 fa6d 	bl	8008c0a <memcpy>
 8002730:	e052      	b.n	80027d8 <getNewGlobalState+0x178>
	}

	if (isDetectTickRange(actionType)){
 8002732:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002734:	f7ff febf 	bl	80024b6 <isDetectTickRange>
 8002738:	4603      	mov	r3, r0
 800273a:	2b00      	cmp	r3, #0
 800273c:	d008      	beq.n	8002750 <getNewGlobalState+0xf0>
	    return newGlobalState;
 800273e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002740:	4618      	mov	r0, r3
 8002742:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002746:	2254      	movs	r2, #84	; 0x54
 8002748:	4619      	mov	r1, r3
 800274a:	f006 fa5e 	bl	8008c0a <memcpy>
 800274e:	e043      	b.n	80027d8 <getNewGlobalState+0x178>
	}

	if (isDetectTickTime(actionType)){
 8002750:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002752:	f7ff fecb 	bl	80024ec <isDetectTickTime>
 8002756:	4603      	mov	r3, r0
 8002758:	2b00      	cmp	r3, #0
 800275a:	d008      	beq.n	800276e <getNewGlobalState+0x10e>
	   return newGlobalState;
 800275c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800275e:	4618      	mov	r0, r3
 8002760:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002764:	2254      	movs	r2, #84	; 0x54
 8002766:	4619      	mov	r1, r3
 8002768:	f006 fa4f 	bl	8008c0a <memcpy>
 800276c:	e034      	b.n	80027d8 <getNewGlobalState+0x178>
	}

	if (isContinueMeasure(actionType)){
 800276e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002770:	f7ff fed7 	bl	8002522 <isContinueMeasure>
 8002774:	4603      	mov	r3, r0
 8002776:	2b00      	cmp	r3, #0
 8002778:	d008      	beq.n	800278c <getNewGlobalState+0x12c>
	   return newGlobalState;
 800277a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800277c:	4618      	mov	r0, r3
 800277e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002782:	2254      	movs	r2, #84	; 0x54
 8002784:	4619      	mov	r1, r3
 8002786:	f006 fa40 	bl	8008c0a <memcpy>
 800278a:	e025      	b.n	80027d8 <getNewGlobalState+0x178>
	}

	if (isPauseMeasure(actionType)){
 800278c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800278e:	f7ff fee3 	bl	8002558 <isPauseMeasure>
 8002792:	4603      	mov	r3, r0
 8002794:	2b00      	cmp	r3, #0
 8002796:	d008      	beq.n	80027aa <getNewGlobalState+0x14a>
	   return newGlobalState;
 8002798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800279a:	4618      	mov	r0, r3
 800279c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80027a0:	2254      	movs	r2, #84	; 0x54
 80027a2:	4619      	mov	r1, r3
 80027a4:	f006 fa31 	bl	8008c0a <memcpy>
 80027a8:	e016      	b.n	80027d8 <getNewGlobalState+0x178>
	}

	if (isStopMeasure(actionType)){
 80027aa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80027ac:	f7ff feef 	bl	800258e <isStopMeasure>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d008      	beq.n	80027c8 <getNewGlobalState+0x168>
	   return newGlobalState;
 80027b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027b8:	4618      	mov	r0, r3
 80027ba:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80027be:	2254      	movs	r2, #84	; 0x54
 80027c0:	4619      	mov	r1, r3
 80027c2:	f006 fa22 	bl	8008c0a <memcpy>
 80027c6:	e007      	b.n	80027d8 <getNewGlobalState+0x178>
	}

	return newGlobalState;
 80027c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ca:	4618      	mov	r0, r3
 80027cc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80027d0:	2254      	movs	r2, #84	; 0x54
 80027d2:	4619      	mov	r1, r3
 80027d4:	f006 fa19 	bl	8008c0a <memcpy>
}
 80027d8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80027da:	3788      	adds	r7, #136	; 0x88
 80027dc:	46bd      	mov	sp, r7
 80027de:	bdb0      	pop	{r4, r5, r7, pc}

080027e0 <str_to_uint16>:
#include "RequestResponseParser.h"

// char[] -> uint16_t
uint16_t str_to_uint16(const char *str) {
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b084      	sub	sp, #16
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
    char *end;
    long val = strtol(str, &end, 10);
 80027e8:	f107 0308 	add.w	r3, r7, #8
 80027ec:	220a      	movs	r2, #10
 80027ee:	4619      	mov	r1, r3
 80027f0:	6878      	ldr	r0, [r7, #4]
 80027f2:	f008 f933 	bl	800aa5c <strtol>
 80027f6:	60f8      	str	r0, [r7, #12]
    return (uint16_t)val;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	b29b      	uxth	r3, r3
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	3710      	adds	r7, #16
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}

08002804 <str_to_uint32>:

// char[] -> uint8_t
uint32_t str_to_uint32(const char *str) {
 8002804:	b580      	push	{r7, lr}
 8002806:	b084      	sub	sp, #16
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
    char *end;
    long val = strtol(str, &end, 10);
 800280c:	f107 0308 	add.w	r3, r7, #8
 8002810:	220a      	movs	r2, #10
 8002812:	4619      	mov	r1, r3
 8002814:	6878      	ldr	r0, [r7, #4]
 8002816:	f008 f921 	bl	800aa5c <strtol>
 800281a:	60f8      	str	r0, [r7, #12]
    return (uint32_t)val;
 800281c:	68fb      	ldr	r3, [r7, #12]
}
 800281e:	4618      	mov	r0, r3
 8002820:	3710      	adds	r7, #16
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}
	...

08002828 <stof>:

// char[] -> float
float stof(const char* s){
 8002828:	b590      	push	{r4, r7, lr}
 800282a:	b087      	sub	sp, #28
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
    float rez = 0, fact = 1;
 8002830:	f04f 0300 	mov.w	r3, #0
 8002834:	617b      	str	r3, [r7, #20]
 8002836:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800283a:	613b      	str	r3, [r7, #16]
    if (*s == '-'){
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	781b      	ldrb	r3, [r3, #0]
 8002840:	2b2d      	cmp	r3, #45	; 0x2d
 8002842:	d104      	bne.n	800284e <stof+0x26>
        s++;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	3301      	adds	r3, #1
 8002848:	607b      	str	r3, [r7, #4]
        fact = -1;
 800284a:	4b1f      	ldr	r3, [pc, #124]	; (80028c8 <stof+0xa0>)
 800284c:	613b      	str	r3, [r7, #16]
    };
    for (int point_seen = 0; *s; s++){
 800284e:	2300      	movs	r3, #0
 8002850:	60fb      	str	r3, [r7, #12]
 8002852:	e02c      	b.n	80028ae <stof+0x86>
        if (*s == '.'){
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	781b      	ldrb	r3, [r3, #0]
 8002858:	2b2e      	cmp	r3, #46	; 0x2e
 800285a:	d102      	bne.n	8002862 <stof+0x3a>
            point_seen = 1;
 800285c:	2301      	movs	r3, #1
 800285e:	60fb      	str	r3, [r7, #12]
            continue;
 8002860:	e022      	b.n	80028a8 <stof+0x80>
        };
        int d = *s - '0';
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	781b      	ldrb	r3, [r3, #0]
 8002866:	3b30      	subs	r3, #48	; 0x30
 8002868:	60bb      	str	r3, [r7, #8]
        if (d >= 0 && d <= 9){
 800286a:	68bb      	ldr	r3, [r7, #8]
 800286c:	2b00      	cmp	r3, #0
 800286e:	db1b      	blt.n	80028a8 <stof+0x80>
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	2b09      	cmp	r3, #9
 8002874:	dc18      	bgt.n	80028a8 <stof+0x80>
            if (point_seen) fact /= 10.0f;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d005      	beq.n	8002888 <stof+0x60>
 800287c:	4913      	ldr	r1, [pc, #76]	; (80028cc <stof+0xa4>)
 800287e:	6938      	ldr	r0, [r7, #16]
 8002880:	f7fe fb34 	bl	8000eec <__aeabi_fdiv>
 8002884:	4603      	mov	r3, r0
 8002886:	613b      	str	r3, [r7, #16]
            rez = rez * 10.0f + (float)d;
 8002888:	4910      	ldr	r1, [pc, #64]	; (80028cc <stof+0xa4>)
 800288a:	6978      	ldr	r0, [r7, #20]
 800288c:	f7fe fa7a 	bl	8000d84 <__aeabi_fmul>
 8002890:	4603      	mov	r3, r0
 8002892:	461c      	mov	r4, r3
 8002894:	68b8      	ldr	r0, [r7, #8]
 8002896:	f7fe fa21 	bl	8000cdc <__aeabi_i2f>
 800289a:	4603      	mov	r3, r0
 800289c:	4619      	mov	r1, r3
 800289e:	4620      	mov	r0, r4
 80028a0:	f7fe f968 	bl	8000b74 <__addsf3>
 80028a4:	4603      	mov	r3, r0
 80028a6:	617b      	str	r3, [r7, #20]
    for (int point_seen = 0; *s; s++){
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	3301      	adds	r3, #1
 80028ac:	607b      	str	r3, [r7, #4]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	781b      	ldrb	r3, [r3, #0]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d1ce      	bne.n	8002854 <stof+0x2c>
        };
    };
    return rez * fact;
 80028b6:	6939      	ldr	r1, [r7, #16]
 80028b8:	6978      	ldr	r0, [r7, #20]
 80028ba:	f7fe fa63 	bl	8000d84 <__aeabi_fmul>
 80028be:	4603      	mov	r3, r0
};
 80028c0:	4618      	mov	r0, r3
 80028c2:	371c      	adds	r7, #28
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd90      	pop	{r4, r7, pc}
 80028c8:	bf800000 	.word	0xbf800000
 80028cc:	41200000 	.word	0x41200000

080028d0 <clean>:

//    char[]
void clean(char *var) {
 80028d0:	b480      	push	{r7}
 80028d2:	b085      	sub	sp, #20
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
	uint32_t i = 0;
 80028d8:	2300      	movs	r3, #0
 80028da:	60fb      	str	r3, [r7, #12]
    while(var[i] != '\0') {
 80028dc:	e007      	b.n	80028ee <clean+0x1e>
        var[i] = '\0';
 80028de:	687a      	ldr	r2, [r7, #4]
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	4413      	add	r3, r2
 80028e4:	2200      	movs	r2, #0
 80028e6:	701a      	strb	r2, [r3, #0]
        i++;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	3301      	adds	r3, #1
 80028ec:	60fb      	str	r3, [r7, #12]
    while(var[i] != '\0') {
 80028ee:	687a      	ldr	r2, [r7, #4]
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	4413      	add	r3, r2
 80028f4:	781b      	ldrb	r3, [r3, #0]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d1f1      	bne.n	80028de <clean+0xe>
    }
}
 80028fa:	bf00      	nop
 80028fc:	bf00      	nop
 80028fe:	3714      	adds	r7, #20
 8002900:	46bd      	mov	sp, r7
 8002902:	bc80      	pop	{r7}
 8002904:	4770      	bx	lr
	...

08002908 <getTypeStruct>:

struct TypeStruct getTypeStruct(char receiveBuf[200]){
 8002908:	b580      	push	{r7, lr}
 800290a:	b088      	sub	sp, #32
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
    char type[2];
    uint8_t typeDataIndex = 0;
 8002910:	2300      	movs	r3, #0
 8002912:	77fb      	strb	r3, [r7, #31]

    char subType[2];
    uint8_t payloadDataIndex = 0;
 8002914:	2300      	movs	r3, #0
 8002916:	77bb      	strb	r3, [r7, #30]

    bool border = false;
 8002918:	2300      	movs	r3, #0
 800291a:	777b      	strb	r3, [r7, #29]
    // _0_0*
    //   _,    int i = 1,
    for (int i = 1; i < strlen(receiveBuf); i++) {
 800291c:	2301      	movs	r3, #1
 800291e:	61bb      	str	r3, [r7, #24]
 8002920:	e034      	b.n	800298c <getTypeStruct+0x84>
        if (receiveBuf[i] == '*'){
 8002922:	69bb      	ldr	r3, [r7, #24]
 8002924:	687a      	ldr	r2, [r7, #4]
 8002926:	4413      	add	r3, r2
 8002928:	781b      	ldrb	r3, [r3, #0]
 800292a:	2b2a      	cmp	r3, #42	; 0x2a
 800292c:	d036      	beq.n	800299c <getTypeStruct+0x94>
            break;
        }

        if (receiveBuf[i] == '_'){
 800292e:	69bb      	ldr	r3, [r7, #24]
 8002930:	687a      	ldr	r2, [r7, #4]
 8002932:	4413      	add	r3, r2
 8002934:	781b      	ldrb	r3, [r3, #0]
 8002936:	2b5f      	cmp	r3, #95	; 0x5f
 8002938:	d102      	bne.n	8002940 <getTypeStruct+0x38>
            border = true;
 800293a:	2301      	movs	r3, #1
 800293c:	777b      	strb	r3, [r7, #29]
            continue;
 800293e:	e022      	b.n	8002986 <getTypeStruct+0x7e>
        }

        if (!border){
 8002940:	7f7b      	ldrb	r3, [r7, #29]
 8002942:	f083 0301 	eor.w	r3, r3, #1
 8002946:	b2db      	uxtb	r3, r3
 8002948:	2b00      	cmp	r3, #0
 800294a:	d00c      	beq.n	8002966 <getTypeStruct+0x5e>
            type[typeDataIndex] = receiveBuf[i];
 800294c:	69bb      	ldr	r3, [r7, #24]
 800294e:	687a      	ldr	r2, [r7, #4]
 8002950:	441a      	add	r2, r3
 8002952:	7ffb      	ldrb	r3, [r7, #31]
 8002954:	7812      	ldrb	r2, [r2, #0]
 8002956:	f107 0120 	add.w	r1, r7, #32
 800295a:	440b      	add	r3, r1
 800295c:	f803 2c10 	strb.w	r2, [r3, #-16]
            typeDataIndex += 1;
 8002960:	7ffb      	ldrb	r3, [r7, #31]
 8002962:	3301      	adds	r3, #1
 8002964:	77fb      	strb	r3, [r7, #31]
        }

        if (border){
 8002966:	7f7b      	ldrb	r3, [r7, #29]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d00c      	beq.n	8002986 <getTypeStruct+0x7e>
            subType[payloadDataIndex] = receiveBuf[i];
 800296c:	69bb      	ldr	r3, [r7, #24]
 800296e:	687a      	ldr	r2, [r7, #4]
 8002970:	441a      	add	r2, r3
 8002972:	7fbb      	ldrb	r3, [r7, #30]
 8002974:	7812      	ldrb	r2, [r2, #0]
 8002976:	f107 0120 	add.w	r1, r7, #32
 800297a:	440b      	add	r3, r1
 800297c:	f803 2c14 	strb.w	r2, [r3, #-20]
            payloadDataIndex += 1;
 8002980:	7fbb      	ldrb	r3, [r7, #30]
 8002982:	3301      	adds	r3, #1
 8002984:	77bb      	strb	r3, [r7, #30]
    for (int i = 1; i < strlen(receiveBuf); i++) {
 8002986:	69bb      	ldr	r3, [r7, #24]
 8002988:	3301      	adds	r3, #1
 800298a:	61bb      	str	r3, [r7, #24]
 800298c:	6878      	ldr	r0, [r7, #4]
 800298e:	f7fd fbdf 	bl	8000150 <strlen>
 8002992:	4602      	mov	r2, r0
 8002994:	69bb      	ldr	r3, [r7, #24]
 8002996:	429a      	cmp	r2, r3
 8002998:	d8c3      	bhi.n	8002922 <getTypeStruct+0x1a>
 800299a:	e000      	b.n	800299e <getTypeStruct+0x96>
            break;
 800299c:	bf00      	nop
        }
    }

    struct TypeStruct tom = {"", ""};
 800299e:	4b0f      	ldr	r3, [pc, #60]	; (80029dc <getTypeStruct+0xd4>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	60bb      	str	r3, [r7, #8]
    tom.type[0] = type[0];
 80029a4:	7c3b      	ldrb	r3, [r7, #16]
 80029a6:	723b      	strb	r3, [r7, #8]
    tom.type[1] = type[1];
 80029a8:	7c7b      	ldrb	r3, [r7, #17]
 80029aa:	727b      	strb	r3, [r7, #9]
    tom.subType[0] = subType[0];
 80029ac:	7b3b      	ldrb	r3, [r7, #12]
 80029ae:	72bb      	strb	r3, [r7, #10]
    tom.subType[1] = subType[1];
 80029b0:	7b7b      	ldrb	r3, [r7, #13]
 80029b2:	72fb      	strb	r3, [r7, #11]
    return tom;
 80029b4:	68bb      	ldr	r3, [r7, #8]
 80029b6:	617b      	str	r3, [r7, #20]
 80029b8:	2300      	movs	r3, #0
 80029ba:	7d3a      	ldrb	r2, [r7, #20]
 80029bc:	f362 0307 	bfi	r3, r2, #0, #8
 80029c0:	7d7a      	ldrb	r2, [r7, #21]
 80029c2:	f362 230f 	bfi	r3, r2, #8, #8
 80029c6:	7dba      	ldrb	r2, [r7, #22]
 80029c8:	f362 4317 	bfi	r3, r2, #16, #8
 80029cc:	7dfa      	ldrb	r2, [r7, #23]
 80029ce:	f362 631f 	bfi	r3, r2, #24, #8
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	3720      	adds	r7, #32
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	bf00      	nop
 80029dc:	0800d538 	.word	0x0800d538

080029e0 <getPayload>:

char* getPayload(char requestPayload[]){
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b084      	sub	sp, #16
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
    char * token = strtok(requestPayload, "*");
 80029e8:	4907      	ldr	r1, [pc, #28]	; (8002a08 <getPayload+0x28>)
 80029ea:	6878      	ldr	r0, [r7, #4]
 80029ec:	f007 ff52 	bl	800a894 <strtok>
 80029f0:	60f8      	str	r0, [r7, #12]
    token = strtok(NULL, " ");
 80029f2:	4906      	ldr	r1, [pc, #24]	; (8002a0c <getPayload+0x2c>)
 80029f4:	2000      	movs	r0, #0
 80029f6:	f007 ff4d 	bl	800a894 <strtok>
 80029fa:	60f8      	str	r0, [r7, #12]
    return token;
 80029fc:	68fb      	ldr	r3, [r7, #12]
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	3710      	adds	r7, #16
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}
 8002a06:	bf00      	nop
 8002a08:	0800d53c 	.word	0x0800d53c
 8002a0c:	0800d540 	.word	0x0800d540

08002a10 <getChangePositionStruct>:

/// DIR=1-WAY=111.1-ID={int}
struct ChangePositionStruct getChangePositionStruct(char requestPayload[]){
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b086      	sub	sp, #24
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
 8002a18:	6039      	str	r1, [r7, #0]
    struct ChangePositionStruct dima = { false, 0 };
 8002a1a:	f107 0308 	add.w	r3, r7, #8
 8002a1e:	2200      	movs	r2, #0
 8002a20:	601a      	str	r2, [r3, #0]
 8002a22:	605a      	str	r2, [r3, #4]

    /// DIR=1 WAY=111.1
    char * param = strtok(requestPayload, "-=");
 8002a24:	4936      	ldr	r1, [pc, #216]	; (8002b00 <getChangePositionStruct+0xf0>)
 8002a26:	6838      	ldr	r0, [r7, #0]
 8002a28:	f007 ff34 	bl	800a894 <strtok>
 8002a2c:	6178      	str	r0, [r7, #20]
    while( param != NULL ) {
 8002a2e:	e057      	b.n	8002ae0 <getChangePositionStruct+0xd0>

        if (strstr (param,"ID") != NULL){
 8002a30:	4934      	ldr	r1, [pc, #208]	; (8002b04 <getChangePositionStruct+0xf4>)
 8002a32:	6978      	ldr	r0, [r7, #20]
 8002a34:	f007 f8ee 	bl	8009c14 <strstr>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d00f      	beq.n	8002a5e <getChangePositionStruct+0x4e>
            param = strtok(NULL, "-=");
 8002a3e:	4930      	ldr	r1, [pc, #192]	; (8002b00 <getChangePositionStruct+0xf0>)
 8002a40:	2000      	movs	r0, #0
 8002a42:	f007 ff27 	bl	800a894 <strtok>
 8002a46:	6178      	str	r0, [r7, #20]
            dima.id = str_to_uint16(param);
 8002a48:	6978      	ldr	r0, [r7, #20]
 8002a4a:	f7ff fec9 	bl	80027e0 <str_to_uint16>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	813b      	strh	r3, [r7, #8]
            param = strtok(NULL, "-=");
 8002a52:	492b      	ldr	r1, [pc, #172]	; (8002b00 <getChangePositionStruct+0xf0>)
 8002a54:	2000      	movs	r0, #0
 8002a56:	f007 ff1d 	bl	800a894 <strtok>
 8002a5a:	6178      	str	r0, [r7, #20]
            continue;
 8002a5c:	e040      	b.n	8002ae0 <getChangePositionStruct+0xd0>
        }

        if (strstr (param,"DIR") != NULL){
 8002a5e:	492a      	ldr	r1, [pc, #168]	; (8002b08 <getChangePositionStruct+0xf8>)
 8002a60:	6978      	ldr	r0, [r7, #20]
 8002a62:	f007 f8d7 	bl	8009c14 <strstr>
 8002a66:	4603      	mov	r3, r0
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d015      	beq.n	8002a98 <getChangePositionStruct+0x88>
            param = strtok(NULL, "-=");
 8002a6c:	4924      	ldr	r1, [pc, #144]	; (8002b00 <getChangePositionStruct+0xf0>)
 8002a6e:	2000      	movs	r0, #0
 8002a70:	f007 ff10 	bl	800a894 <strtok>
 8002a74:	6178      	str	r0, [r7, #20]
            dima.dir = strstr (param,"1") != NULL;
 8002a76:	2131      	movs	r1, #49	; 0x31
 8002a78:	6978      	ldr	r0, [r7, #20]
 8002a7a:	f007 f8be 	bl	8009bfa <strchr>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	bf14      	ite	ne
 8002a84:	2301      	movne	r3, #1
 8002a86:	2300      	moveq	r3, #0
 8002a88:	b2db      	uxtb	r3, r3
 8002a8a:	72bb      	strb	r3, [r7, #10]
            param = strtok(NULL, "-=");
 8002a8c:	491c      	ldr	r1, [pc, #112]	; (8002b00 <getChangePositionStruct+0xf0>)
 8002a8e:	2000      	movs	r0, #0
 8002a90:	f007 ff00 	bl	800a894 <strtok>
 8002a94:	6178      	str	r0, [r7, #20]
            continue;
 8002a96:	e023      	b.n	8002ae0 <getChangePositionStruct+0xd0>
        }

        if (strstr (param,"WAY") != NULL){
 8002a98:	491c      	ldr	r1, [pc, #112]	; (8002b0c <getChangePositionStruct+0xfc>)
 8002a9a:	6978      	ldr	r0, [r7, #20]
 8002a9c:	f007 f8ba 	bl	8009c14 <strstr>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d017      	beq.n	8002ad6 <getChangePositionStruct+0xc6>
            param = strtok(NULL, "-=");
 8002aa6:	4916      	ldr	r1, [pc, #88]	; (8002b00 <getChangePositionStruct+0xf0>)
 8002aa8:	2000      	movs	r0, #0
 8002aaa:	f007 fef3 	bl	800a894 <strtok>
 8002aae:	6178      	str	r0, [r7, #20]
            float ftemp = atof(param);
 8002ab0:	6978      	ldr	r0, [r7, #20]
 8002ab2:	f005 ff83 	bl	80089bc <atof>
 8002ab6:	4602      	mov	r2, r0
 8002ab8:	460b      	mov	r3, r1
 8002aba:	4610      	mov	r0, r2
 8002abc:	4619      	mov	r1, r3
 8002abe:	f7fe f803 	bl	8000ac8 <__aeabi_d2f>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	613b      	str	r3, [r7, #16]
            dima.way = ftemp;
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	60fb      	str	r3, [r7, #12]
            param = strtok(NULL, "-=");
 8002aca:	490d      	ldr	r1, [pc, #52]	; (8002b00 <getChangePositionStruct+0xf0>)
 8002acc:	2000      	movs	r0, #0
 8002ace:	f007 fee1 	bl	800a894 <strtok>
 8002ad2:	6178      	str	r0, [r7, #20]
            continue;
 8002ad4:	e004      	b.n	8002ae0 <getChangePositionStruct+0xd0>
        }

        param = strtok(NULL, "-=");
 8002ad6:	490a      	ldr	r1, [pc, #40]	; (8002b00 <getChangePositionStruct+0xf0>)
 8002ad8:	2000      	movs	r0, #0
 8002ada:	f007 fedb 	bl	800a894 <strtok>
 8002ade:	6178      	str	r0, [r7, #20]
    while( param != NULL ) {
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d1a4      	bne.n	8002a30 <getChangePositionStruct+0x20>
    }


    return dima;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	461a      	mov	r2, r3
 8002aea:	f107 0308 	add.w	r3, r7, #8
 8002aee:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002af2:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8002af6:	6878      	ldr	r0, [r7, #4]
 8002af8:	3718      	adds	r7, #24
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	bf00      	nop
 8002b00:	0800d544 	.word	0x0800d544
 8002b04:	0800d548 	.word	0x0800d548
 8002b08:	0800d54c 	.word	0x0800d54c
 8002b0c:	0800d550 	.word	0x0800d550

08002b10 <getDetectAmperageRangeStruct>:

/// 3_1*DIR={1-/2-}-WAY={}-STEP={}-COUNT={}-ID={int}-CUR={float}-SPE=2
struct DetectAmperageRangeStruct getDetectAmperageRangeStruct(char requestPayload[]){
 8002b10:	b5b0      	push	{r4, r5, r7, lr}
 8002b12:	b08c      	sub	sp, #48	; 0x30
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
 8002b18:	6039      	str	r1, [r7, #0]
    struct DetectAmperageRangeStruct dima = { false, 0,0,0 };
 8002b1a:	f107 030c 	add.w	r3, r7, #12
 8002b1e:	2200      	movs	r2, #0
 8002b20:	601a      	str	r2, [r3, #0]
 8002b22:	605a      	str	r2, [r3, #4]
 8002b24:	609a      	str	r2, [r3, #8]
 8002b26:	60da      	str	r2, [r3, #12]
 8002b28:	611a      	str	r2, [r3, #16]

    /// DIR=1 WAY=111.1
    char * param = strtok(requestPayload, "-=");
 8002b2a:	4967      	ldr	r1, [pc, #412]	; (8002cc8 <getDetectAmperageRangeStruct+0x1b8>)
 8002b2c:	6838      	ldr	r0, [r7, #0]
 8002b2e:	f007 feb1 	bl	800a894 <strtok>
 8002b32:	62f8      	str	r0, [r7, #44]	; 0x2c
    while( param != NULL ) {
 8002b34:	e0b7      	b.n	8002ca6 <getDetectAmperageRangeStruct+0x196>

        if (strstr (param,"ID") != NULL){
 8002b36:	4965      	ldr	r1, [pc, #404]	; (8002ccc <getDetectAmperageRangeStruct+0x1bc>)
 8002b38:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002b3a:	f007 f86b 	bl	8009c14 <strstr>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d00f      	beq.n	8002b64 <getDetectAmperageRangeStruct+0x54>
            param = strtok(NULL, "-=");
 8002b44:	4960      	ldr	r1, [pc, #384]	; (8002cc8 <getDetectAmperageRangeStruct+0x1b8>)
 8002b46:	2000      	movs	r0, #0
 8002b48:	f007 fea4 	bl	800a894 <strtok>
 8002b4c:	62f8      	str	r0, [r7, #44]	; 0x2c
            dima.id = str_to_uint16(param);
 8002b4e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002b50:	f7ff fe46 	bl	80027e0 <str_to_uint16>
 8002b54:	4603      	mov	r3, r0
 8002b56:	81bb      	strh	r3, [r7, #12]
            param = strtok(NULL, "-=");
 8002b58:	495b      	ldr	r1, [pc, #364]	; (8002cc8 <getDetectAmperageRangeStruct+0x1b8>)
 8002b5a:	2000      	movs	r0, #0
 8002b5c:	f007 fe9a 	bl	800a894 <strtok>
 8002b60:	62f8      	str	r0, [r7, #44]	; 0x2c
            continue;
 8002b62:	e0a0      	b.n	8002ca6 <getDetectAmperageRangeStruct+0x196>
        }

        if (strstr (param,"DIR") != NULL){
 8002b64:	495a      	ldr	r1, [pc, #360]	; (8002cd0 <getDetectAmperageRangeStruct+0x1c0>)
 8002b66:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002b68:	f007 f854 	bl	8009c14 <strstr>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d015      	beq.n	8002b9e <getDetectAmperageRangeStruct+0x8e>
            param = strtok(NULL, "-=");
 8002b72:	4955      	ldr	r1, [pc, #340]	; (8002cc8 <getDetectAmperageRangeStruct+0x1b8>)
 8002b74:	2000      	movs	r0, #0
 8002b76:	f007 fe8d 	bl	800a894 <strtok>
 8002b7a:	62f8      	str	r0, [r7, #44]	; 0x2c
            dima.dir = strstr (param,"1") != NULL;
 8002b7c:	2131      	movs	r1, #49	; 0x31
 8002b7e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002b80:	f007 f83b 	bl	8009bfa <strchr>
 8002b84:	4603      	mov	r3, r0
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	bf14      	ite	ne
 8002b8a:	2301      	movne	r3, #1
 8002b8c:	2300      	moveq	r3, #0
 8002b8e:	b2db      	uxtb	r3, r3
 8002b90:	73bb      	strb	r3, [r7, #14]
            param = strtok(NULL, "-=");
 8002b92:	494d      	ldr	r1, [pc, #308]	; (8002cc8 <getDetectAmperageRangeStruct+0x1b8>)
 8002b94:	2000      	movs	r0, #0
 8002b96:	f007 fe7d 	bl	800a894 <strtok>
 8002b9a:	62f8      	str	r0, [r7, #44]	; 0x2c
            continue;
 8002b9c:	e083      	b.n	8002ca6 <getDetectAmperageRangeStruct+0x196>
        }

        if (strstr (param,"WAY") != NULL){
 8002b9e:	494d      	ldr	r1, [pc, #308]	; (8002cd4 <getDetectAmperageRangeStruct+0x1c4>)
 8002ba0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002ba2:	f007 f837 	bl	8009c14 <strstr>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d010      	beq.n	8002bce <getDetectAmperageRangeStruct+0xbe>
            param = strtok(NULL, "-=");
 8002bac:	4946      	ldr	r1, [pc, #280]	; (8002cc8 <getDetectAmperageRangeStruct+0x1b8>)
 8002bae:	2000      	movs	r0, #0
 8002bb0:	f007 fe70 	bl	800a894 <strtok>
 8002bb4:	62f8      	str	r0, [r7, #44]	; 0x2c
            float ftemp = stof(param);
 8002bb6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002bb8:	f7ff fe36 	bl	8002828 <stof>
 8002bbc:	6238      	str	r0, [r7, #32]
            dima.way = ftemp;
 8002bbe:	6a3b      	ldr	r3, [r7, #32]
 8002bc0:	613b      	str	r3, [r7, #16]
            param = strtok(NULL, "-=");
 8002bc2:	4941      	ldr	r1, [pc, #260]	; (8002cc8 <getDetectAmperageRangeStruct+0x1b8>)
 8002bc4:	2000      	movs	r0, #0
 8002bc6:	f007 fe65 	bl	800a894 <strtok>
 8002bca:	62f8      	str	r0, [r7, #44]	; 0x2c
            continue;
 8002bcc:	e06b      	b.n	8002ca6 <getDetectAmperageRangeStruct+0x196>
        }

        if (strstr (param,"STEP") != NULL){
 8002bce:	4942      	ldr	r1, [pc, #264]	; (8002cd8 <getDetectAmperageRangeStruct+0x1c8>)
 8002bd0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002bd2:	f007 f81f 	bl	8009c14 <strstr>
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d010      	beq.n	8002bfe <getDetectAmperageRangeStruct+0xee>
            param = strtok(NULL, "-=");
 8002bdc:	493a      	ldr	r1, [pc, #232]	; (8002cc8 <getDetectAmperageRangeStruct+0x1b8>)
 8002bde:	2000      	movs	r0, #0
 8002be0:	f007 fe58 	bl	800a894 <strtok>
 8002be4:	62f8      	str	r0, [r7, #44]	; 0x2c
            float ftemp = stof(param);
 8002be6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002be8:	f7ff fe1e 	bl	8002828 <stof>
 8002bec:	6278      	str	r0, [r7, #36]	; 0x24
            dima.step = ftemp;
 8002bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bf0:	617b      	str	r3, [r7, #20]
            param = strtok(NULL, "-=");
 8002bf2:	4935      	ldr	r1, [pc, #212]	; (8002cc8 <getDetectAmperageRangeStruct+0x1b8>)
 8002bf4:	2000      	movs	r0, #0
 8002bf6:	f007 fe4d 	bl	800a894 <strtok>
 8002bfa:	62f8      	str	r0, [r7, #44]	; 0x2c
            continue;
 8002bfc:	e053      	b.n	8002ca6 <getDetectAmperageRangeStruct+0x196>
        }

        if (strstr (param,"CUR") != NULL){
 8002bfe:	4937      	ldr	r1, [pc, #220]	; (8002cdc <getDetectAmperageRangeStruct+0x1cc>)
 8002c00:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002c02:	f007 f807 	bl	8009c14 <strstr>
 8002c06:	4603      	mov	r3, r0
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d019      	beq.n	8002c40 <getDetectAmperageRangeStruct+0x130>
            param = strtok(NULL, "-=");
 8002c0c:	492e      	ldr	r1, [pc, #184]	; (8002cc8 <getDetectAmperageRangeStruct+0x1b8>)
 8002c0e:	2000      	movs	r0, #0
 8002c10:	f007 fe40 	bl	800a894 <strtok>
 8002c14:	62f8      	str	r0, [r7, #44]	; 0x2c
            float ftemp = str_to_uint16(param);
 8002c16:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002c18:	f7ff fde2 	bl	80027e0 <str_to_uint16>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f7fe f858 	bl	8000cd4 <__aeabi_ui2f>
 8002c24:	4603      	mov	r3, r0
 8002c26:	62bb      	str	r3, [r7, #40]	; 0x28
            dima.cur = ftemp;
 8002c28:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002c2a:	f7fe f9fb 	bl	8001024 <__aeabi_f2uiz>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	b29b      	uxth	r3, r3
 8002c32:	837b      	strh	r3, [r7, #26]
            param = strtok(NULL, "-=");
 8002c34:	4924      	ldr	r1, [pc, #144]	; (8002cc8 <getDetectAmperageRangeStruct+0x1b8>)
 8002c36:	2000      	movs	r0, #0
 8002c38:	f007 fe2c 	bl	800a894 <strtok>
 8002c3c:	62f8      	str	r0, [r7, #44]	; 0x2c
            continue;
 8002c3e:	e032      	b.n	8002ca6 <getDetectAmperageRangeStruct+0x196>
         }

        if (strstr (param,"COUNT") != NULL){
 8002c40:	4927      	ldr	r1, [pc, #156]	; (8002ce0 <getDetectAmperageRangeStruct+0x1d0>)
 8002c42:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002c44:	f006 ffe6 	bl	8009c14 <strstr>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d00f      	beq.n	8002c6e <getDetectAmperageRangeStruct+0x15e>
            param = strtok(NULL, "-=");
 8002c4e:	491e      	ldr	r1, [pc, #120]	; (8002cc8 <getDetectAmperageRangeStruct+0x1b8>)
 8002c50:	2000      	movs	r0, #0
 8002c52:	f007 fe1f 	bl	800a894 <strtok>
 8002c56:	62f8      	str	r0, [r7, #44]	; 0x2c
            dima.count = str_to_uint16(param);
 8002c58:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002c5a:	f7ff fdc1 	bl	80027e0 <str_to_uint16>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	833b      	strh	r3, [r7, #24]
            param = strtok(NULL, "-=");
 8002c62:	4919      	ldr	r1, [pc, #100]	; (8002cc8 <getDetectAmperageRangeStruct+0x1b8>)
 8002c64:	2000      	movs	r0, #0
 8002c66:	f007 fe15 	bl	800a894 <strtok>
 8002c6a:	62f8      	str	r0, [r7, #44]	; 0x2c
            continue;
 8002c6c:	e01b      	b.n	8002ca6 <getDetectAmperageRangeStruct+0x196>
        }

        if (strstr (param,"SPE") != NULL){
 8002c6e:	491d      	ldr	r1, [pc, #116]	; (8002ce4 <getDetectAmperageRangeStruct+0x1d4>)
 8002c70:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002c72:	f006 ffcf 	bl	8009c14 <strstr>
 8002c76:	4603      	mov	r3, r0
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d00f      	beq.n	8002c9c <getDetectAmperageRangeStruct+0x18c>
            param = strtok(NULL, "-=");
 8002c7c:	4912      	ldr	r1, [pc, #72]	; (8002cc8 <getDetectAmperageRangeStruct+0x1b8>)
 8002c7e:	2000      	movs	r0, #0
 8002c80:	f007 fe08 	bl	800a894 <strtok>
 8002c84:	62f8      	str	r0, [r7, #44]	; 0x2c
            dima.speed = str_to_uint32(param);
 8002c86:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002c88:	f7ff fdbc 	bl	8002804 <str_to_uint32>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	61fb      	str	r3, [r7, #28]
            param = strtok(NULL, "-=");
 8002c90:	490d      	ldr	r1, [pc, #52]	; (8002cc8 <getDetectAmperageRangeStruct+0x1b8>)
 8002c92:	2000      	movs	r0, #0
 8002c94:	f007 fdfe 	bl	800a894 <strtok>
 8002c98:	62f8      	str	r0, [r7, #44]	; 0x2c
            continue;
 8002c9a:	e004      	b.n	8002ca6 <getDetectAmperageRangeStruct+0x196>
        }

        param = strtok(NULL, "-=");
 8002c9c:	490a      	ldr	r1, [pc, #40]	; (8002cc8 <getDetectAmperageRangeStruct+0x1b8>)
 8002c9e:	2000      	movs	r0, #0
 8002ca0:	f007 fdf8 	bl	800a894 <strtok>
 8002ca4:	62f8      	str	r0, [r7, #44]	; 0x2c
    while( param != NULL ) {
 8002ca6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	f47f af44 	bne.w	8002b36 <getDetectAmperageRangeStruct+0x26>
    }


    return dima;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	461d      	mov	r5, r3
 8002cb2:	f107 040c 	add.w	r4, r7, #12
 8002cb6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002cb8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002cba:	6823      	ldr	r3, [r4, #0]
 8002cbc:	602b      	str	r3, [r5, #0]
}
 8002cbe:	6878      	ldr	r0, [r7, #4]
 8002cc0:	3730      	adds	r7, #48	; 0x30
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bdb0      	pop	{r4, r5, r7, pc}
 8002cc6:	bf00      	nop
 8002cc8:	0800d544 	.word	0x0800d544
 8002ccc:	0800d548 	.word	0x0800d548
 8002cd0:	0800d54c 	.word	0x0800d54c
 8002cd4:	0800d550 	.word	0x0800d550
 8002cd8:	0800d554 	.word	0x0800d554
 8002cdc:	0800d55c 	.word	0x0800d55c
 8002ce0:	0800d560 	.word	0x0800d560
 8002ce4:	0800d568 	.word	0x0800d568

08002ce8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002cec:	4b08      	ldr	r3, [pc, #32]	; (8002d10 <HAL_Init+0x28>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4a07      	ldr	r2, [pc, #28]	; (8002d10 <HAL_Init+0x28>)
 8002cf2:	f043 0310 	orr.w	r3, r3, #16
 8002cf6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002cf8:	2003      	movs	r0, #3
 8002cfa:	f000 feb9 	bl	8003a70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002cfe:	200f      	movs	r0, #15
 8002d00:	f7ff f80a 	bl	8001d18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d04:	f7fe ffd0 	bl	8001ca8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d08:	2300      	movs	r3, #0
}
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	40022000 	.word	0x40022000

08002d14 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d14:	b480      	push	{r7}
 8002d16:	af00      	add	r7, sp, #0
  return uwTick;
 8002d18:	4b02      	ldr	r3, [pc, #8]	; (8002d24 <HAL_GetTick+0x10>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bc80      	pop	{r7}
 8002d22:	4770      	bx	lr
 8002d24:	20003af0 	.word	0x20003af0

08002d28 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b086      	sub	sp, #24
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d30:	2300      	movs	r3, #0
 8002d32:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002d34:	2300      	movs	r3, #0
 8002d36:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d101      	bne.n	8002d4a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002d46:	2301      	movs	r3, #1
 8002d48:	e0be      	b.n	8002ec8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	689b      	ldr	r3, [r3, #8]
 8002d4e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d109      	bne.n	8002d6c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2200      	movs	r2, #0
 8002d62:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002d66:	6878      	ldr	r0, [r7, #4]
 8002d68:	f7fe f9f6 	bl	8001158 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002d6c:	6878      	ldr	r0, [r7, #4]
 8002d6e:	f000 fcc7 	bl	8003700 <ADC_ConversionStop_Disable>
 8002d72:	4603      	mov	r3, r0
 8002d74:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d7a:	f003 0310 	and.w	r3, r3, #16
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	f040 8099 	bne.w	8002eb6 <HAL_ADC_Init+0x18e>
 8002d84:	7dfb      	ldrb	r3, [r7, #23]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	f040 8095 	bne.w	8002eb6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d90:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002d94:	f023 0302 	bic.w	r3, r3, #2
 8002d98:	f043 0202 	orr.w	r2, r3, #2
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002da8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	7b1b      	ldrb	r3, [r3, #12]
 8002dae:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002db0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002db2:	68ba      	ldr	r2, [r7, #8]
 8002db4:	4313      	orrs	r3, r2
 8002db6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002dc0:	d003      	beq.n	8002dca <HAL_ADC_Init+0xa2>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	2b01      	cmp	r3, #1
 8002dc8:	d102      	bne.n	8002dd0 <HAL_ADC_Init+0xa8>
 8002dca:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002dce:	e000      	b.n	8002dd2 <HAL_ADC_Init+0xaa>
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	693a      	ldr	r2, [r7, #16]
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	7d1b      	ldrb	r3, [r3, #20]
 8002ddc:	2b01      	cmp	r3, #1
 8002dde:	d119      	bne.n	8002e14 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	7b1b      	ldrb	r3, [r3, #12]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d109      	bne.n	8002dfc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	699b      	ldr	r3, [r3, #24]
 8002dec:	3b01      	subs	r3, #1
 8002dee:	035a      	lsls	r2, r3, #13
 8002df0:	693b      	ldr	r3, [r7, #16]
 8002df2:	4313      	orrs	r3, r2
 8002df4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002df8:	613b      	str	r3, [r7, #16]
 8002dfa:	e00b      	b.n	8002e14 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e00:	f043 0220 	orr.w	r2, r3, #32
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e0c:	f043 0201 	orr.w	r2, r3, #1
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	693a      	ldr	r2, [r7, #16]
 8002e24:	430a      	orrs	r2, r1
 8002e26:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	689a      	ldr	r2, [r3, #8]
 8002e2e:	4b28      	ldr	r3, [pc, #160]	; (8002ed0 <HAL_ADC_Init+0x1a8>)
 8002e30:	4013      	ands	r3, r2
 8002e32:	687a      	ldr	r2, [r7, #4]
 8002e34:	6812      	ldr	r2, [r2, #0]
 8002e36:	68b9      	ldr	r1, [r7, #8]
 8002e38:	430b      	orrs	r3, r1
 8002e3a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e44:	d003      	beq.n	8002e4e <HAL_ADC_Init+0x126>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	689b      	ldr	r3, [r3, #8]
 8002e4a:	2b01      	cmp	r3, #1
 8002e4c:	d104      	bne.n	8002e58 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	691b      	ldr	r3, [r3, #16]
 8002e52:	3b01      	subs	r3, #1
 8002e54:	051b      	lsls	r3, r3, #20
 8002e56:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e5e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	68fa      	ldr	r2, [r7, #12]
 8002e68:	430a      	orrs	r2, r1
 8002e6a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	689a      	ldr	r2, [r3, #8]
 8002e72:	4b18      	ldr	r3, [pc, #96]	; (8002ed4 <HAL_ADC_Init+0x1ac>)
 8002e74:	4013      	ands	r3, r2
 8002e76:	68ba      	ldr	r2, [r7, #8]
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	d10b      	bne.n	8002e94 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e86:	f023 0303 	bic.w	r3, r3, #3
 8002e8a:	f043 0201 	orr.w	r2, r3, #1
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002e92:	e018      	b.n	8002ec6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e98:	f023 0312 	bic.w	r3, r3, #18
 8002e9c:	f043 0210 	orr.w	r2, r3, #16
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ea8:	f043 0201 	orr.w	r2, r3, #1
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002eb4:	e007      	b.n	8002ec6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eba:	f043 0210 	orr.w	r2, r3, #16
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002ec6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	3718      	adds	r7, #24
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}
 8002ed0:	ffe1f7fd 	.word	0xffe1f7fd
 8002ed4:	ff1f0efe 	.word	0xff1f0efe

08002ed8 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b084      	sub	sp, #16
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002eea:	2b01      	cmp	r3, #1
 8002eec:	d101      	bne.n	8002ef2 <HAL_ADC_Start+0x1a>
 8002eee:	2302      	movs	r3, #2
 8002ef0:	e098      	b.n	8003024 <HAL_ADC_Start+0x14c>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2201      	movs	r2, #1
 8002ef6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002efa:	6878      	ldr	r0, [r7, #4]
 8002efc:	f000 fba6 	bl	800364c <ADC_Enable>
 8002f00:	4603      	mov	r3, r0
 8002f02:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002f04:	7bfb      	ldrb	r3, [r7, #15]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	f040 8087 	bne.w	800301a <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f14:	f023 0301 	bic.w	r3, r3, #1
 8002f18:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a41      	ldr	r2, [pc, #260]	; (800302c <HAL_ADC_Start+0x154>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d105      	bne.n	8002f36 <HAL_ADC_Start+0x5e>
 8002f2a:	4b41      	ldr	r3, [pc, #260]	; (8003030 <HAL_ADC_Start+0x158>)
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d115      	bne.n	8002f62 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f3a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d026      	beq.n	8002f9e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f54:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002f58:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002f60:	e01d      	b.n	8002f9e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f66:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a2f      	ldr	r2, [pc, #188]	; (8003030 <HAL_ADC_Start+0x158>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d004      	beq.n	8002f82 <HAL_ADC_Start+0xaa>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a2b      	ldr	r2, [pc, #172]	; (800302c <HAL_ADC_Start+0x154>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d10d      	bne.n	8002f9e <HAL_ADC_Start+0xc6>
 8002f82:	4b2b      	ldr	r3, [pc, #172]	; (8003030 <HAL_ADC_Start+0x158>)
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d007      	beq.n	8002f9e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f92:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002f96:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fa2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d006      	beq.n	8002fb8 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fae:	f023 0206 	bic.w	r2, r3, #6
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	62da      	str	r2, [r3, #44]	; 0x2c
 8002fb6:	e002      	b.n	8002fbe <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2200      	movs	r2, #0
 8002fbc:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f06f 0202 	mvn.w	r2, #2
 8002fce:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	689b      	ldr	r3, [r3, #8]
 8002fd6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002fda:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002fde:	d113      	bne.n	8003008 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002fe4:	4a11      	ldr	r2, [pc, #68]	; (800302c <HAL_ADC_Start+0x154>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d105      	bne.n	8002ff6 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002fea:	4b11      	ldr	r3, [pc, #68]	; (8003030 <HAL_ADC_Start+0x158>)
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d108      	bne.n	8003008 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	689a      	ldr	r2, [r3, #8]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8003004:	609a      	str	r2, [r3, #8]
 8003006:	e00c      	b.n	8003022 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	689a      	ldr	r2, [r3, #8]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003016:	609a      	str	r2, [r3, #8]
 8003018:	e003      	b.n	8003022 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2200      	movs	r2, #0
 800301e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8003022:	7bfb      	ldrb	r3, [r7, #15]
}
 8003024:	4618      	mov	r0, r3
 8003026:	3710      	adds	r7, #16
 8003028:	46bd      	mov	sp, r7
 800302a:	bd80      	pop	{r7, pc}
 800302c:	40012800 	.word	0x40012800
 8003030:	40012400 	.word	0x40012400

08003034 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b084      	sub	sp, #16
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800303c:	2300      	movs	r3, #0
 800303e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003046:	2b01      	cmp	r3, #1
 8003048:	d101      	bne.n	800304e <HAL_ADC_Stop+0x1a>
 800304a:	2302      	movs	r3, #2
 800304c:	e01a      	b.n	8003084 <HAL_ADC_Stop+0x50>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2201      	movs	r2, #1
 8003052:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003056:	6878      	ldr	r0, [r7, #4]
 8003058:	f000 fb52 	bl	8003700 <ADC_ConversionStop_Disable>
 800305c:	4603      	mov	r3, r0
 800305e:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003060:	7bfb      	ldrb	r3, [r7, #15]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d109      	bne.n	800307a <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800306a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800306e:	f023 0301 	bic.w	r3, r3, #1
 8003072:	f043 0201 	orr.w	r2, r3, #1
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2200      	movs	r2, #0
 800307e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003082:	7bfb      	ldrb	r3, [r7, #15]
}
 8003084:	4618      	mov	r0, r3
 8003086:	3710      	adds	r7, #16
 8003088:	46bd      	mov	sp, r7
 800308a:	bd80      	pop	{r7, pc}

0800308c <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800308c:	b590      	push	{r4, r7, lr}
 800308e:	b087      	sub	sp, #28
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
 8003094:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003096:	2300      	movs	r3, #0
 8003098:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800309a:	2300      	movs	r3, #0
 800309c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800309e:	2300      	movs	r3, #0
 80030a0:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80030a2:	f7ff fe37 	bl	8002d14 <HAL_GetTick>
 80030a6:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	689b      	ldr	r3, [r3, #8]
 80030ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d00b      	beq.n	80030ce <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030ba:	f043 0220 	orr.w	r2, r3, #32
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2200      	movs	r2, #0
 80030c6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
 80030cc:	e0d3      	b.n	8003276 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d131      	bne.n	8003140 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030e2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d12a      	bne.n	8003140 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80030ea:	e021      	b.n	8003130 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030f2:	d01d      	beq.n	8003130 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d007      	beq.n	800310a <HAL_ADC_PollForConversion+0x7e>
 80030fa:	f7ff fe0b 	bl	8002d14 <HAL_GetTick>
 80030fe:	4602      	mov	r2, r0
 8003100:	697b      	ldr	r3, [r7, #20]
 8003102:	1ad3      	subs	r3, r2, r3
 8003104:	683a      	ldr	r2, [r7, #0]
 8003106:	429a      	cmp	r2, r3
 8003108:	d212      	bcs.n	8003130 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f003 0302 	and.w	r3, r3, #2
 8003114:	2b00      	cmp	r3, #0
 8003116:	d10b      	bne.n	8003130 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800311c:	f043 0204 	orr.w	r2, r3, #4
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2200      	movs	r2, #0
 8003128:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 800312c:	2303      	movs	r3, #3
 800312e:	e0a2      	b.n	8003276 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f003 0302 	and.w	r3, r3, #2
 800313a:	2b00      	cmp	r3, #0
 800313c:	d0d6      	beq.n	80030ec <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800313e:	e070      	b.n	8003222 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8003140:	4b4f      	ldr	r3, [pc, #316]	; (8003280 <HAL_ADC_PollForConversion+0x1f4>)
 8003142:	681c      	ldr	r4, [r3, #0]
 8003144:	2002      	movs	r0, #2
 8003146:	f001 fb69 	bl	800481c <HAL_RCCEx_GetPeriphCLKFreq>
 800314a:	4603      	mov	r3, r0
 800314c:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	6919      	ldr	r1, [r3, #16]
 8003156:	4b4b      	ldr	r3, [pc, #300]	; (8003284 <HAL_ADC_PollForConversion+0x1f8>)
 8003158:	400b      	ands	r3, r1
 800315a:	2b00      	cmp	r3, #0
 800315c:	d118      	bne.n	8003190 <HAL_ADC_PollForConversion+0x104>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	68d9      	ldr	r1, [r3, #12]
 8003164:	4b48      	ldr	r3, [pc, #288]	; (8003288 <HAL_ADC_PollForConversion+0x1fc>)
 8003166:	400b      	ands	r3, r1
 8003168:	2b00      	cmp	r3, #0
 800316a:	d111      	bne.n	8003190 <HAL_ADC_PollForConversion+0x104>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	6919      	ldr	r1, [r3, #16]
 8003172:	4b46      	ldr	r3, [pc, #280]	; (800328c <HAL_ADC_PollForConversion+0x200>)
 8003174:	400b      	ands	r3, r1
 8003176:	2b00      	cmp	r3, #0
 8003178:	d108      	bne.n	800318c <HAL_ADC_PollForConversion+0x100>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	68d9      	ldr	r1, [r3, #12]
 8003180:	4b43      	ldr	r3, [pc, #268]	; (8003290 <HAL_ADC_PollForConversion+0x204>)
 8003182:	400b      	ands	r3, r1
 8003184:	2b00      	cmp	r3, #0
 8003186:	d101      	bne.n	800318c <HAL_ADC_PollForConversion+0x100>
 8003188:	2314      	movs	r3, #20
 800318a:	e020      	b.n	80031ce <HAL_ADC_PollForConversion+0x142>
 800318c:	2329      	movs	r3, #41	; 0x29
 800318e:	e01e      	b.n	80031ce <HAL_ADC_PollForConversion+0x142>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	6919      	ldr	r1, [r3, #16]
 8003196:	4b3d      	ldr	r3, [pc, #244]	; (800328c <HAL_ADC_PollForConversion+0x200>)
 8003198:	400b      	ands	r3, r1
 800319a:	2b00      	cmp	r3, #0
 800319c:	d106      	bne.n	80031ac <HAL_ADC_PollForConversion+0x120>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	68d9      	ldr	r1, [r3, #12]
 80031a4:	4b3a      	ldr	r3, [pc, #232]	; (8003290 <HAL_ADC_PollForConversion+0x204>)
 80031a6:	400b      	ands	r3, r1
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d00d      	beq.n	80031c8 <HAL_ADC_PollForConversion+0x13c>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	6919      	ldr	r1, [r3, #16]
 80031b2:	4b38      	ldr	r3, [pc, #224]	; (8003294 <HAL_ADC_PollForConversion+0x208>)
 80031b4:	400b      	ands	r3, r1
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d108      	bne.n	80031cc <HAL_ADC_PollForConversion+0x140>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	68d9      	ldr	r1, [r3, #12]
 80031c0:	4b34      	ldr	r3, [pc, #208]	; (8003294 <HAL_ADC_PollForConversion+0x208>)
 80031c2:	400b      	ands	r3, r1
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d101      	bne.n	80031cc <HAL_ADC_PollForConversion+0x140>
 80031c8:	2354      	movs	r3, #84	; 0x54
 80031ca:	e000      	b.n	80031ce <HAL_ADC_PollForConversion+0x142>
 80031cc:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80031ce:	fb02 f303 	mul.w	r3, r2, r3
 80031d2:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80031d4:	e021      	b.n	800321a <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031dc:	d01a      	beq.n	8003214 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d007      	beq.n	80031f4 <HAL_ADC_PollForConversion+0x168>
 80031e4:	f7ff fd96 	bl	8002d14 <HAL_GetTick>
 80031e8:	4602      	mov	r2, r0
 80031ea:	697b      	ldr	r3, [r7, #20]
 80031ec:	1ad3      	subs	r3, r2, r3
 80031ee:	683a      	ldr	r2, [r7, #0]
 80031f0:	429a      	cmp	r2, r3
 80031f2:	d20f      	bcs.n	8003214 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	693a      	ldr	r2, [r7, #16]
 80031f8:	429a      	cmp	r2, r3
 80031fa:	d90b      	bls.n	8003214 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003200:	f043 0204 	orr.w	r2, r3, #4
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2200      	movs	r2, #0
 800320c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8003210:	2303      	movs	r3, #3
 8003212:	e030      	b.n	8003276 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	3301      	adds	r3, #1
 8003218:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	693a      	ldr	r2, [r7, #16]
 800321e:	429a      	cmp	r2, r3
 8003220:	d8d9      	bhi.n	80031d6 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f06f 0212 	mvn.w	r2, #18
 800322a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003230:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003242:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003246:	d115      	bne.n	8003274 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800324c:	2b00      	cmp	r3, #0
 800324e:	d111      	bne.n	8003274 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003254:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003260:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003264:	2b00      	cmp	r3, #0
 8003266:	d105      	bne.n	8003274 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800326c:	f043 0201 	orr.w	r2, r3, #1
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003274:	2300      	movs	r3, #0
}
 8003276:	4618      	mov	r0, r3
 8003278:	371c      	adds	r7, #28
 800327a:	46bd      	mov	sp, r7
 800327c:	bd90      	pop	{r4, r7, pc}
 800327e:	bf00      	nop
 8003280:	20000000 	.word	0x20000000
 8003284:	24924924 	.word	0x24924924
 8003288:	00924924 	.word	0x00924924
 800328c:	12492492 	.word	0x12492492
 8003290:	00492492 	.word	0x00492492
 8003294:	00249249 	.word	0x00249249

08003298 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8003298:	b480      	push	{r7}
 800329a:	b083      	sub	sp, #12
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80032a6:	4618      	mov	r0, r3
 80032a8:	370c      	adds	r7, #12
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bc80      	pop	{r7}
 80032ae:	4770      	bx	lr

080032b0 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b082      	sub	sp, #8
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	f003 0320 	and.w	r3, r3, #32
 80032c2:	2b20      	cmp	r3, #32
 80032c4:	d140      	bne.n	8003348 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f003 0302 	and.w	r3, r3, #2
 80032d0:	2b02      	cmp	r3, #2
 80032d2:	d139      	bne.n	8003348 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032d8:	f003 0310 	and.w	r3, r3, #16
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d105      	bne.n	80032ec <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032e4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	689b      	ldr	r3, [r3, #8]
 80032f2:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80032f6:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80032fa:	d11d      	bne.n	8003338 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003300:	2b00      	cmp	r3, #0
 8003302:	d119      	bne.n	8003338 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	685a      	ldr	r2, [r3, #4]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f022 0220 	bic.w	r2, r2, #32
 8003312:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003318:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003324:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003328:	2b00      	cmp	r3, #0
 800332a:	d105      	bne.n	8003338 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003330:	f043 0201 	orr.w	r2, r3, #1
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8003338:	6878      	ldr	r0, [r7, #4]
 800333a:	f000 f87c 	bl	8003436 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f06f 0212 	mvn.w	r2, #18
 8003346:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003352:	2b80      	cmp	r3, #128	; 0x80
 8003354:	d14f      	bne.n	80033f6 <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f003 0304 	and.w	r3, r3, #4
 8003360:	2b04      	cmp	r3, #4
 8003362:	d148      	bne.n	80033f6 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003368:	f003 0310 	and.w	r3, r3, #16
 800336c:	2b00      	cmp	r3, #0
 800336e:	d105      	bne.n	800337c <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003374:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	689b      	ldr	r3, [r3, #8]
 8003382:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8003386:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 800338a:	d012      	beq.n	80033b2 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003396:	2b00      	cmp	r3, #0
 8003398:	d125      	bne.n	80033e6 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80033a4:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80033a8:	d11d      	bne.n	80033e6 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d119      	bne.n	80033e6 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	685a      	ldr	r2, [r3, #4]
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80033c0:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033c6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d105      	bne.n	80033e6 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033de:	f043 0201 	orr.w	r2, r3, #1
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	f000 fa78 	bl	80038dc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f06f 020c 	mvn.w	r2, #12
 80033f4:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003400:	2b40      	cmp	r3, #64	; 0x40
 8003402:	d114      	bne.n	800342e <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f003 0301 	and.w	r3, r3, #1
 800340e:	2b01      	cmp	r3, #1
 8003410:	d10d      	bne.n	800342e <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003416:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800341e:	6878      	ldr	r0, [r7, #4]
 8003420:	f000 f812 	bl	8003448 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f06f 0201 	mvn.w	r2, #1
 800342c:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 800342e:	bf00      	nop
 8003430:	3708      	adds	r7, #8
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}

08003436 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003436:	b480      	push	{r7}
 8003438:	b083      	sub	sp, #12
 800343a:	af00      	add	r7, sp, #0
 800343c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800343e:	bf00      	nop
 8003440:	370c      	adds	r7, #12
 8003442:	46bd      	mov	sp, r7
 8003444:	bc80      	pop	{r7}
 8003446:	4770      	bx	lr

08003448 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003448:	b480      	push	{r7}
 800344a:	b083      	sub	sp, #12
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003450:	bf00      	nop
 8003452:	370c      	adds	r7, #12
 8003454:	46bd      	mov	sp, r7
 8003456:	bc80      	pop	{r7}
 8003458:	4770      	bx	lr
	...

0800345c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800345c:	b480      	push	{r7}
 800345e:	b085      	sub	sp, #20
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
 8003464:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003466:	2300      	movs	r3, #0
 8003468:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800346a:	2300      	movs	r3, #0
 800346c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003474:	2b01      	cmp	r3, #1
 8003476:	d101      	bne.n	800347c <HAL_ADC_ConfigChannel+0x20>
 8003478:	2302      	movs	r3, #2
 800347a:	e0dc      	b.n	8003636 <HAL_ADC_ConfigChannel+0x1da>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2201      	movs	r2, #1
 8003480:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	2b06      	cmp	r3, #6
 800348a:	d81c      	bhi.n	80034c6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	685a      	ldr	r2, [r3, #4]
 8003496:	4613      	mov	r3, r2
 8003498:	009b      	lsls	r3, r3, #2
 800349a:	4413      	add	r3, r2
 800349c:	3b05      	subs	r3, #5
 800349e:	221f      	movs	r2, #31
 80034a0:	fa02 f303 	lsl.w	r3, r2, r3
 80034a4:	43db      	mvns	r3, r3
 80034a6:	4019      	ands	r1, r3
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	6818      	ldr	r0, [r3, #0]
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	685a      	ldr	r2, [r3, #4]
 80034b0:	4613      	mov	r3, r2
 80034b2:	009b      	lsls	r3, r3, #2
 80034b4:	4413      	add	r3, r2
 80034b6:	3b05      	subs	r3, #5
 80034b8:	fa00 f203 	lsl.w	r2, r0, r3
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	430a      	orrs	r2, r1
 80034c2:	635a      	str	r2, [r3, #52]	; 0x34
 80034c4:	e03c      	b.n	8003540 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	2b0c      	cmp	r3, #12
 80034cc:	d81c      	bhi.n	8003508 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	685a      	ldr	r2, [r3, #4]
 80034d8:	4613      	mov	r3, r2
 80034da:	009b      	lsls	r3, r3, #2
 80034dc:	4413      	add	r3, r2
 80034de:	3b23      	subs	r3, #35	; 0x23
 80034e0:	221f      	movs	r2, #31
 80034e2:	fa02 f303 	lsl.w	r3, r2, r3
 80034e6:	43db      	mvns	r3, r3
 80034e8:	4019      	ands	r1, r3
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	6818      	ldr	r0, [r3, #0]
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	685a      	ldr	r2, [r3, #4]
 80034f2:	4613      	mov	r3, r2
 80034f4:	009b      	lsls	r3, r3, #2
 80034f6:	4413      	add	r3, r2
 80034f8:	3b23      	subs	r3, #35	; 0x23
 80034fa:	fa00 f203 	lsl.w	r2, r0, r3
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	430a      	orrs	r2, r1
 8003504:	631a      	str	r2, [r3, #48]	; 0x30
 8003506:	e01b      	b.n	8003540 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	685a      	ldr	r2, [r3, #4]
 8003512:	4613      	mov	r3, r2
 8003514:	009b      	lsls	r3, r3, #2
 8003516:	4413      	add	r3, r2
 8003518:	3b41      	subs	r3, #65	; 0x41
 800351a:	221f      	movs	r2, #31
 800351c:	fa02 f303 	lsl.w	r3, r2, r3
 8003520:	43db      	mvns	r3, r3
 8003522:	4019      	ands	r1, r3
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	6818      	ldr	r0, [r3, #0]
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	685a      	ldr	r2, [r3, #4]
 800352c:	4613      	mov	r3, r2
 800352e:	009b      	lsls	r3, r3, #2
 8003530:	4413      	add	r3, r2
 8003532:	3b41      	subs	r3, #65	; 0x41
 8003534:	fa00 f203 	lsl.w	r2, r0, r3
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	430a      	orrs	r2, r1
 800353e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	2b09      	cmp	r3, #9
 8003546:	d91c      	bls.n	8003582 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	68d9      	ldr	r1, [r3, #12]
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	4613      	mov	r3, r2
 8003554:	005b      	lsls	r3, r3, #1
 8003556:	4413      	add	r3, r2
 8003558:	3b1e      	subs	r3, #30
 800355a:	2207      	movs	r2, #7
 800355c:	fa02 f303 	lsl.w	r3, r2, r3
 8003560:	43db      	mvns	r3, r3
 8003562:	4019      	ands	r1, r3
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	6898      	ldr	r0, [r3, #8]
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	681a      	ldr	r2, [r3, #0]
 800356c:	4613      	mov	r3, r2
 800356e:	005b      	lsls	r3, r3, #1
 8003570:	4413      	add	r3, r2
 8003572:	3b1e      	subs	r3, #30
 8003574:	fa00 f203 	lsl.w	r2, r0, r3
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	430a      	orrs	r2, r1
 800357e:	60da      	str	r2, [r3, #12]
 8003580:	e019      	b.n	80035b6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	6919      	ldr	r1, [r3, #16]
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	681a      	ldr	r2, [r3, #0]
 800358c:	4613      	mov	r3, r2
 800358e:	005b      	lsls	r3, r3, #1
 8003590:	4413      	add	r3, r2
 8003592:	2207      	movs	r2, #7
 8003594:	fa02 f303 	lsl.w	r3, r2, r3
 8003598:	43db      	mvns	r3, r3
 800359a:	4019      	ands	r1, r3
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	6898      	ldr	r0, [r3, #8]
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	681a      	ldr	r2, [r3, #0]
 80035a4:	4613      	mov	r3, r2
 80035a6:	005b      	lsls	r3, r3, #1
 80035a8:	4413      	add	r3, r2
 80035aa:	fa00 f203 	lsl.w	r2, r0, r3
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	430a      	orrs	r2, r1
 80035b4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	2b10      	cmp	r3, #16
 80035bc:	d003      	beq.n	80035c6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80035c2:	2b11      	cmp	r3, #17
 80035c4:	d132      	bne.n	800362c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a1d      	ldr	r2, [pc, #116]	; (8003640 <HAL_ADC_ConfigChannel+0x1e4>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d125      	bne.n	800361c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	689b      	ldr	r3, [r3, #8]
 80035d6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d126      	bne.n	800362c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	689a      	ldr	r2, [r3, #8]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80035ec:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	2b10      	cmp	r3, #16
 80035f4:	d11a      	bne.n	800362c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80035f6:	4b13      	ldr	r3, [pc, #76]	; (8003644 <HAL_ADC_ConfigChannel+0x1e8>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4a13      	ldr	r2, [pc, #76]	; (8003648 <HAL_ADC_ConfigChannel+0x1ec>)
 80035fc:	fba2 2303 	umull	r2, r3, r2, r3
 8003600:	0c9a      	lsrs	r2, r3, #18
 8003602:	4613      	mov	r3, r2
 8003604:	009b      	lsls	r3, r3, #2
 8003606:	4413      	add	r3, r2
 8003608:	005b      	lsls	r3, r3, #1
 800360a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800360c:	e002      	b.n	8003614 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	3b01      	subs	r3, #1
 8003612:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d1f9      	bne.n	800360e <HAL_ADC_ConfigChannel+0x1b2>
 800361a:	e007      	b.n	800362c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003620:	f043 0220 	orr.w	r2, r3, #32
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003628:	2301      	movs	r3, #1
 800362a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2200      	movs	r2, #0
 8003630:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003634:	7bfb      	ldrb	r3, [r7, #15]
}
 8003636:	4618      	mov	r0, r3
 8003638:	3714      	adds	r7, #20
 800363a:	46bd      	mov	sp, r7
 800363c:	bc80      	pop	{r7}
 800363e:	4770      	bx	lr
 8003640:	40012400 	.word	0x40012400
 8003644:	20000000 	.word	0x20000000
 8003648:	431bde83 	.word	0x431bde83

0800364c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b084      	sub	sp, #16
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003654:	2300      	movs	r3, #0
 8003656:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003658:	2300      	movs	r3, #0
 800365a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	689b      	ldr	r3, [r3, #8]
 8003662:	f003 0301 	and.w	r3, r3, #1
 8003666:	2b01      	cmp	r3, #1
 8003668:	d040      	beq.n	80036ec <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	689a      	ldr	r2, [r3, #8]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f042 0201 	orr.w	r2, r2, #1
 8003678:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800367a:	4b1f      	ldr	r3, [pc, #124]	; (80036f8 <ADC_Enable+0xac>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4a1f      	ldr	r2, [pc, #124]	; (80036fc <ADC_Enable+0xb0>)
 8003680:	fba2 2303 	umull	r2, r3, r2, r3
 8003684:	0c9b      	lsrs	r3, r3, #18
 8003686:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003688:	e002      	b.n	8003690 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	3b01      	subs	r3, #1
 800368e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003690:	68bb      	ldr	r3, [r7, #8]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d1f9      	bne.n	800368a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003696:	f7ff fb3d 	bl	8002d14 <HAL_GetTick>
 800369a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800369c:	e01f      	b.n	80036de <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800369e:	f7ff fb39 	bl	8002d14 <HAL_GetTick>
 80036a2:	4602      	mov	r2, r0
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	1ad3      	subs	r3, r2, r3
 80036a8:	2b02      	cmp	r3, #2
 80036aa:	d918      	bls.n	80036de <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	f003 0301 	and.w	r3, r3, #1
 80036b6:	2b01      	cmp	r3, #1
 80036b8:	d011      	beq.n	80036de <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036be:	f043 0210 	orr.w	r2, r3, #16
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036ca:	f043 0201 	orr.w	r2, r3, #1
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2200      	movs	r2, #0
 80036d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80036da:	2301      	movs	r3, #1
 80036dc:	e007      	b.n	80036ee <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	f003 0301 	and.w	r3, r3, #1
 80036e8:	2b01      	cmp	r3, #1
 80036ea:	d1d8      	bne.n	800369e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80036ec:	2300      	movs	r3, #0
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	3710      	adds	r7, #16
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}
 80036f6:	bf00      	nop
 80036f8:	20000000 	.word	0x20000000
 80036fc:	431bde83 	.word	0x431bde83

08003700 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b084      	sub	sp, #16
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003708:	2300      	movs	r3, #0
 800370a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	689b      	ldr	r3, [r3, #8]
 8003712:	f003 0301 	and.w	r3, r3, #1
 8003716:	2b01      	cmp	r3, #1
 8003718:	d12e      	bne.n	8003778 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	689a      	ldr	r2, [r3, #8]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f022 0201 	bic.w	r2, r2, #1
 8003728:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800372a:	f7ff faf3 	bl	8002d14 <HAL_GetTick>
 800372e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003730:	e01b      	b.n	800376a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003732:	f7ff faef 	bl	8002d14 <HAL_GetTick>
 8003736:	4602      	mov	r2, r0
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	1ad3      	subs	r3, r2, r3
 800373c:	2b02      	cmp	r3, #2
 800373e:	d914      	bls.n	800376a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	f003 0301 	and.w	r3, r3, #1
 800374a:	2b01      	cmp	r3, #1
 800374c:	d10d      	bne.n	800376a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003752:	f043 0210 	orr.w	r2, r3, #16
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800375e:	f043 0201 	orr.w	r2, r3, #1
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	e007      	b.n	800377a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	689b      	ldr	r3, [r3, #8]
 8003770:	f003 0301 	and.w	r3, r3, #1
 8003774:	2b01      	cmp	r3, #1
 8003776:	d0dc      	beq.n	8003732 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003778:	2300      	movs	r3, #0
}
 800377a:	4618      	mov	r0, r3
 800377c:	3710      	adds	r7, #16
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}
	...

08003784 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8003784:	b590      	push	{r4, r7, lr}
 8003786:	b087      	sub	sp, #28
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800378c:	2300      	movs	r3, #0
 800378e:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8003790:	2300      	movs	r3, #0
 8003792:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800379a:	2b01      	cmp	r3, #1
 800379c:	d101      	bne.n	80037a2 <HAL_ADCEx_Calibration_Start+0x1e>
 800379e:	2302      	movs	r3, #2
 80037a0:	e095      	b.n	80038ce <HAL_ADCEx_Calibration_Start+0x14a>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2201      	movs	r2, #1
 80037a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80037aa:	6878      	ldr	r0, [r7, #4]
 80037ac:	f7ff ffa8 	bl	8003700 <ADC_ConversionStop_Disable>
 80037b0:	4603      	mov	r3, r0
 80037b2:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80037b4:	7dfb      	ldrb	r3, [r7, #23]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	f040 8084 	bne.w	80038c4 <HAL_ADCEx_Calibration_Start+0x140>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037c0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80037c4:	f023 0302 	bic.w	r3, r3, #2
 80037c8:	f043 0202 	orr.w	r2, r3, #2
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80037d0:	4b41      	ldr	r3, [pc, #260]	; (80038d8 <HAL_ADCEx_Calibration_Start+0x154>)
 80037d2:	681c      	ldr	r4, [r3, #0]
 80037d4:	2002      	movs	r0, #2
 80037d6:	f001 f821 	bl	800481c <HAL_RCCEx_GetPeriphCLKFreq>
 80037da:	4603      	mov	r3, r0
 80037dc:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 80037e0:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 80037e2:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 80037e4:	e002      	b.n	80037ec <HAL_ADCEx_Calibration_Start+0x68>
    {
      wait_loop_index--;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	3b01      	subs	r3, #1
 80037ea:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d1f9      	bne.n	80037e6 <HAL_ADCEx_Calibration_Start+0x62>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 80037f2:	6878      	ldr	r0, [r7, #4]
 80037f4:	f7ff ff2a 	bl	800364c <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	689a      	ldr	r2, [r3, #8]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f042 0208 	orr.w	r2, r2, #8
 8003806:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8003808:	f7ff fa84 	bl	8002d14 <HAL_GetTick>
 800380c:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800380e:	e01b      	b.n	8003848 <HAL_ADCEx_Calibration_Start+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003810:	f7ff fa80 	bl	8002d14 <HAL_GetTick>
 8003814:	4602      	mov	r2, r0
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	1ad3      	subs	r3, r2, r3
 800381a:	2b0a      	cmp	r3, #10
 800381c:	d914      	bls.n	8003848 <HAL_ADCEx_Calibration_Start+0xc4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	689b      	ldr	r3, [r3, #8]
 8003824:	f003 0308 	and.w	r3, r3, #8
 8003828:	2b00      	cmp	r3, #0
 800382a:	d00d      	beq.n	8003848 <HAL_ADCEx_Calibration_Start+0xc4>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003830:	f023 0312 	bic.w	r3, r3, #18
 8003834:	f043 0210 	orr.w	r2, r3, #16
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2200      	movs	r2, #0
 8003840:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003844:	2301      	movs	r3, #1
 8003846:	e042      	b.n	80038ce <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	689b      	ldr	r3, [r3, #8]
 800384e:	f003 0308 	and.w	r3, r3, #8
 8003852:	2b00      	cmp	r3, #0
 8003854:	d1dc      	bne.n	8003810 <HAL_ADCEx_Calibration_Start+0x8c>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	689a      	ldr	r2, [r3, #8]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f042 0204 	orr.w	r2, r2, #4
 8003864:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8003866:	f7ff fa55 	bl	8002d14 <HAL_GetTick>
 800386a:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800386c:	e01b      	b.n	80038a6 <HAL_ADCEx_Calibration_Start+0x122>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800386e:	f7ff fa51 	bl	8002d14 <HAL_GetTick>
 8003872:	4602      	mov	r2, r0
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	1ad3      	subs	r3, r2, r3
 8003878:	2b0a      	cmp	r3, #10
 800387a:	d914      	bls.n	80038a6 <HAL_ADCEx_Calibration_Start+0x122>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	689b      	ldr	r3, [r3, #8]
 8003882:	f003 0304 	and.w	r3, r3, #4
 8003886:	2b00      	cmp	r3, #0
 8003888:	d00d      	beq.n	80038a6 <HAL_ADCEx_Calibration_Start+0x122>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800388e:	f023 0312 	bic.w	r3, r3, #18
 8003892:	f043 0210 	orr.w	r2, r3, #16
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2200      	movs	r2, #0
 800389e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	e013      	b.n	80038ce <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	f003 0304 	and.w	r3, r3, #4
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d1dc      	bne.n	800386e <HAL_ADCEx_Calibration_Start+0xea>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038b8:	f023 0303 	bic.w	r3, r3, #3
 80038bc:	f043 0201 	orr.w	r2, r3, #1
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2200      	movs	r2, #0
 80038c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80038cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	371c      	adds	r7, #28
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd90      	pop	{r4, r7, pc}
 80038d6:	bf00      	nop
 80038d8:	20000000 	.word	0x20000000

080038dc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80038dc:	b480      	push	{r7}
 80038de:	b083      	sub	sp, #12
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80038e4:	bf00      	nop
 80038e6:	370c      	adds	r7, #12
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bc80      	pop	{r7}
 80038ec:	4770      	bx	lr
	...

080038f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038f0:	b480      	push	{r7}
 80038f2:	b085      	sub	sp, #20
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	f003 0307 	and.w	r3, r3, #7
 80038fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003900:	4b0c      	ldr	r3, [pc, #48]	; (8003934 <__NVIC_SetPriorityGrouping+0x44>)
 8003902:	68db      	ldr	r3, [r3, #12]
 8003904:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003906:	68ba      	ldr	r2, [r7, #8]
 8003908:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800390c:	4013      	ands	r3, r2
 800390e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003914:	68bb      	ldr	r3, [r7, #8]
 8003916:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003918:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800391c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003920:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003922:	4a04      	ldr	r2, [pc, #16]	; (8003934 <__NVIC_SetPriorityGrouping+0x44>)
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	60d3      	str	r3, [r2, #12]
}
 8003928:	bf00      	nop
 800392a:	3714      	adds	r7, #20
 800392c:	46bd      	mov	sp, r7
 800392e:	bc80      	pop	{r7}
 8003930:	4770      	bx	lr
 8003932:	bf00      	nop
 8003934:	e000ed00 	.word	0xe000ed00

08003938 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003938:	b480      	push	{r7}
 800393a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800393c:	4b04      	ldr	r3, [pc, #16]	; (8003950 <__NVIC_GetPriorityGrouping+0x18>)
 800393e:	68db      	ldr	r3, [r3, #12]
 8003940:	0a1b      	lsrs	r3, r3, #8
 8003942:	f003 0307 	and.w	r3, r3, #7
}
 8003946:	4618      	mov	r0, r3
 8003948:	46bd      	mov	sp, r7
 800394a:	bc80      	pop	{r7}
 800394c:	4770      	bx	lr
 800394e:	bf00      	nop
 8003950:	e000ed00 	.word	0xe000ed00

08003954 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003954:	b480      	push	{r7}
 8003956:	b083      	sub	sp, #12
 8003958:	af00      	add	r7, sp, #0
 800395a:	4603      	mov	r3, r0
 800395c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800395e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003962:	2b00      	cmp	r3, #0
 8003964:	db0b      	blt.n	800397e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003966:	79fb      	ldrb	r3, [r7, #7]
 8003968:	f003 021f 	and.w	r2, r3, #31
 800396c:	4906      	ldr	r1, [pc, #24]	; (8003988 <__NVIC_EnableIRQ+0x34>)
 800396e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003972:	095b      	lsrs	r3, r3, #5
 8003974:	2001      	movs	r0, #1
 8003976:	fa00 f202 	lsl.w	r2, r0, r2
 800397a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800397e:	bf00      	nop
 8003980:	370c      	adds	r7, #12
 8003982:	46bd      	mov	sp, r7
 8003984:	bc80      	pop	{r7}
 8003986:	4770      	bx	lr
 8003988:	e000e100 	.word	0xe000e100

0800398c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800398c:	b480      	push	{r7}
 800398e:	b083      	sub	sp, #12
 8003990:	af00      	add	r7, sp, #0
 8003992:	4603      	mov	r3, r0
 8003994:	6039      	str	r1, [r7, #0]
 8003996:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003998:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800399c:	2b00      	cmp	r3, #0
 800399e:	db0a      	blt.n	80039b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	b2da      	uxtb	r2, r3
 80039a4:	490c      	ldr	r1, [pc, #48]	; (80039d8 <__NVIC_SetPriority+0x4c>)
 80039a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039aa:	0112      	lsls	r2, r2, #4
 80039ac:	b2d2      	uxtb	r2, r2
 80039ae:	440b      	add	r3, r1
 80039b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80039b4:	e00a      	b.n	80039cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	b2da      	uxtb	r2, r3
 80039ba:	4908      	ldr	r1, [pc, #32]	; (80039dc <__NVIC_SetPriority+0x50>)
 80039bc:	79fb      	ldrb	r3, [r7, #7]
 80039be:	f003 030f 	and.w	r3, r3, #15
 80039c2:	3b04      	subs	r3, #4
 80039c4:	0112      	lsls	r2, r2, #4
 80039c6:	b2d2      	uxtb	r2, r2
 80039c8:	440b      	add	r3, r1
 80039ca:	761a      	strb	r2, [r3, #24]
}
 80039cc:	bf00      	nop
 80039ce:	370c      	adds	r7, #12
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bc80      	pop	{r7}
 80039d4:	4770      	bx	lr
 80039d6:	bf00      	nop
 80039d8:	e000e100 	.word	0xe000e100
 80039dc:	e000ed00 	.word	0xe000ed00

080039e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b089      	sub	sp, #36	; 0x24
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	60f8      	str	r0, [r7, #12]
 80039e8:	60b9      	str	r1, [r7, #8]
 80039ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	f003 0307 	and.w	r3, r3, #7
 80039f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80039f4:	69fb      	ldr	r3, [r7, #28]
 80039f6:	f1c3 0307 	rsb	r3, r3, #7
 80039fa:	2b04      	cmp	r3, #4
 80039fc:	bf28      	it	cs
 80039fe:	2304      	movcs	r3, #4
 8003a00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a02:	69fb      	ldr	r3, [r7, #28]
 8003a04:	3304      	adds	r3, #4
 8003a06:	2b06      	cmp	r3, #6
 8003a08:	d902      	bls.n	8003a10 <NVIC_EncodePriority+0x30>
 8003a0a:	69fb      	ldr	r3, [r7, #28]
 8003a0c:	3b03      	subs	r3, #3
 8003a0e:	e000      	b.n	8003a12 <NVIC_EncodePriority+0x32>
 8003a10:	2300      	movs	r3, #0
 8003a12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a14:	f04f 32ff 	mov.w	r2, #4294967295
 8003a18:	69bb      	ldr	r3, [r7, #24]
 8003a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a1e:	43da      	mvns	r2, r3
 8003a20:	68bb      	ldr	r3, [r7, #8]
 8003a22:	401a      	ands	r2, r3
 8003a24:	697b      	ldr	r3, [r7, #20]
 8003a26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a28:	f04f 31ff 	mov.w	r1, #4294967295
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	fa01 f303 	lsl.w	r3, r1, r3
 8003a32:	43d9      	mvns	r1, r3
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a38:	4313      	orrs	r3, r2
         );
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	3724      	adds	r7, #36	; 0x24
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bc80      	pop	{r7}
 8003a42:	4770      	bx	lr

08003a44 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8003a44:	b480      	push	{r7}
 8003a46:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003a48:	f3bf 8f4f 	dsb	sy
}
 8003a4c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003a4e:	4b06      	ldr	r3, [pc, #24]	; (8003a68 <__NVIC_SystemReset+0x24>)
 8003a50:	68db      	ldr	r3, [r3, #12]
 8003a52:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003a56:	4904      	ldr	r1, [pc, #16]	; (8003a68 <__NVIC_SystemReset+0x24>)
 8003a58:	4b04      	ldr	r3, [pc, #16]	; (8003a6c <__NVIC_SystemReset+0x28>)
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8003a5e:	f3bf 8f4f 	dsb	sy
}
 8003a62:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003a64:	bf00      	nop
 8003a66:	e7fd      	b.n	8003a64 <__NVIC_SystemReset+0x20>
 8003a68:	e000ed00 	.word	0xe000ed00
 8003a6c:	05fa0004 	.word	0x05fa0004

08003a70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b082      	sub	sp, #8
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a78:	6878      	ldr	r0, [r7, #4]
 8003a7a:	f7ff ff39 	bl	80038f0 <__NVIC_SetPriorityGrouping>
}
 8003a7e:	bf00      	nop
 8003a80:	3708      	adds	r7, #8
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}

08003a86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003a86:	b580      	push	{r7, lr}
 8003a88:	b086      	sub	sp, #24
 8003a8a:	af00      	add	r7, sp, #0
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	60b9      	str	r1, [r7, #8]
 8003a90:	607a      	str	r2, [r7, #4]
 8003a92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003a94:	2300      	movs	r3, #0
 8003a96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003a98:	f7ff ff4e 	bl	8003938 <__NVIC_GetPriorityGrouping>
 8003a9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a9e:	687a      	ldr	r2, [r7, #4]
 8003aa0:	68b9      	ldr	r1, [r7, #8]
 8003aa2:	6978      	ldr	r0, [r7, #20]
 8003aa4:	f7ff ff9c 	bl	80039e0 <NVIC_EncodePriority>
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003aae:	4611      	mov	r1, r2
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f7ff ff6b 	bl	800398c <__NVIC_SetPriority>
}
 8003ab6:	bf00      	nop
 8003ab8:	3718      	adds	r7, #24
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}

08003abe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003abe:	b580      	push	{r7, lr}
 8003ac0:	b082      	sub	sp, #8
 8003ac2:	af00      	add	r7, sp, #0
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ac8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003acc:	4618      	mov	r0, r3
 8003ace:	f7ff ff41 	bl	8003954 <__NVIC_EnableIRQ>
}
 8003ad2:	bf00      	nop
 8003ad4:	3708      	adds	r7, #8
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bd80      	pop	{r7, pc}

08003ada <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8003ada:	b580      	push	{r7, lr}
 8003adc:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8003ade:	f7ff ffb1 	bl	8003a44 <__NVIC_SystemReset>
	...

08003ae4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b08b      	sub	sp, #44	; 0x2c
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
 8003aec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003aee:	2300      	movs	r3, #0
 8003af0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003af2:	2300      	movs	r3, #0
 8003af4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003af6:	e169      	b.n	8003dcc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003af8:	2201      	movs	r2, #1
 8003afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003afc:	fa02 f303 	lsl.w	r3, r2, r3
 8003b00:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	69fa      	ldr	r2, [r7, #28]
 8003b08:	4013      	ands	r3, r2
 8003b0a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003b0c:	69ba      	ldr	r2, [r7, #24]
 8003b0e:	69fb      	ldr	r3, [r7, #28]
 8003b10:	429a      	cmp	r2, r3
 8003b12:	f040 8158 	bne.w	8003dc6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	4a9a      	ldr	r2, [pc, #616]	; (8003d84 <HAL_GPIO_Init+0x2a0>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d05e      	beq.n	8003bde <HAL_GPIO_Init+0xfa>
 8003b20:	4a98      	ldr	r2, [pc, #608]	; (8003d84 <HAL_GPIO_Init+0x2a0>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d875      	bhi.n	8003c12 <HAL_GPIO_Init+0x12e>
 8003b26:	4a98      	ldr	r2, [pc, #608]	; (8003d88 <HAL_GPIO_Init+0x2a4>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d058      	beq.n	8003bde <HAL_GPIO_Init+0xfa>
 8003b2c:	4a96      	ldr	r2, [pc, #600]	; (8003d88 <HAL_GPIO_Init+0x2a4>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d86f      	bhi.n	8003c12 <HAL_GPIO_Init+0x12e>
 8003b32:	4a96      	ldr	r2, [pc, #600]	; (8003d8c <HAL_GPIO_Init+0x2a8>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d052      	beq.n	8003bde <HAL_GPIO_Init+0xfa>
 8003b38:	4a94      	ldr	r2, [pc, #592]	; (8003d8c <HAL_GPIO_Init+0x2a8>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d869      	bhi.n	8003c12 <HAL_GPIO_Init+0x12e>
 8003b3e:	4a94      	ldr	r2, [pc, #592]	; (8003d90 <HAL_GPIO_Init+0x2ac>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d04c      	beq.n	8003bde <HAL_GPIO_Init+0xfa>
 8003b44:	4a92      	ldr	r2, [pc, #584]	; (8003d90 <HAL_GPIO_Init+0x2ac>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d863      	bhi.n	8003c12 <HAL_GPIO_Init+0x12e>
 8003b4a:	4a92      	ldr	r2, [pc, #584]	; (8003d94 <HAL_GPIO_Init+0x2b0>)
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	d046      	beq.n	8003bde <HAL_GPIO_Init+0xfa>
 8003b50:	4a90      	ldr	r2, [pc, #576]	; (8003d94 <HAL_GPIO_Init+0x2b0>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d85d      	bhi.n	8003c12 <HAL_GPIO_Init+0x12e>
 8003b56:	2b12      	cmp	r3, #18
 8003b58:	d82a      	bhi.n	8003bb0 <HAL_GPIO_Init+0xcc>
 8003b5a:	2b12      	cmp	r3, #18
 8003b5c:	d859      	bhi.n	8003c12 <HAL_GPIO_Init+0x12e>
 8003b5e:	a201      	add	r2, pc, #4	; (adr r2, 8003b64 <HAL_GPIO_Init+0x80>)
 8003b60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b64:	08003bdf 	.word	0x08003bdf
 8003b68:	08003bb9 	.word	0x08003bb9
 8003b6c:	08003bcb 	.word	0x08003bcb
 8003b70:	08003c0d 	.word	0x08003c0d
 8003b74:	08003c13 	.word	0x08003c13
 8003b78:	08003c13 	.word	0x08003c13
 8003b7c:	08003c13 	.word	0x08003c13
 8003b80:	08003c13 	.word	0x08003c13
 8003b84:	08003c13 	.word	0x08003c13
 8003b88:	08003c13 	.word	0x08003c13
 8003b8c:	08003c13 	.word	0x08003c13
 8003b90:	08003c13 	.word	0x08003c13
 8003b94:	08003c13 	.word	0x08003c13
 8003b98:	08003c13 	.word	0x08003c13
 8003b9c:	08003c13 	.word	0x08003c13
 8003ba0:	08003c13 	.word	0x08003c13
 8003ba4:	08003c13 	.word	0x08003c13
 8003ba8:	08003bc1 	.word	0x08003bc1
 8003bac:	08003bd5 	.word	0x08003bd5
 8003bb0:	4a79      	ldr	r2, [pc, #484]	; (8003d98 <HAL_GPIO_Init+0x2b4>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d013      	beq.n	8003bde <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003bb6:	e02c      	b.n	8003c12 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	68db      	ldr	r3, [r3, #12]
 8003bbc:	623b      	str	r3, [r7, #32]
          break;
 8003bbe:	e029      	b.n	8003c14 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	68db      	ldr	r3, [r3, #12]
 8003bc4:	3304      	adds	r3, #4
 8003bc6:	623b      	str	r3, [r7, #32]
          break;
 8003bc8:	e024      	b.n	8003c14 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	68db      	ldr	r3, [r3, #12]
 8003bce:	3308      	adds	r3, #8
 8003bd0:	623b      	str	r3, [r7, #32]
          break;
 8003bd2:	e01f      	b.n	8003c14 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	68db      	ldr	r3, [r3, #12]
 8003bd8:	330c      	adds	r3, #12
 8003bda:	623b      	str	r3, [r7, #32]
          break;
 8003bdc:	e01a      	b.n	8003c14 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	689b      	ldr	r3, [r3, #8]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d102      	bne.n	8003bec <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003be6:	2304      	movs	r3, #4
 8003be8:	623b      	str	r3, [r7, #32]
          break;
 8003bea:	e013      	b.n	8003c14 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	689b      	ldr	r3, [r3, #8]
 8003bf0:	2b01      	cmp	r3, #1
 8003bf2:	d105      	bne.n	8003c00 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003bf4:	2308      	movs	r3, #8
 8003bf6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	69fa      	ldr	r2, [r7, #28]
 8003bfc:	611a      	str	r2, [r3, #16]
          break;
 8003bfe:	e009      	b.n	8003c14 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003c00:	2308      	movs	r3, #8
 8003c02:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	69fa      	ldr	r2, [r7, #28]
 8003c08:	615a      	str	r2, [r3, #20]
          break;
 8003c0a:	e003      	b.n	8003c14 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	623b      	str	r3, [r7, #32]
          break;
 8003c10:	e000      	b.n	8003c14 <HAL_GPIO_Init+0x130>
          break;
 8003c12:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003c14:	69bb      	ldr	r3, [r7, #24]
 8003c16:	2bff      	cmp	r3, #255	; 0xff
 8003c18:	d801      	bhi.n	8003c1e <HAL_GPIO_Init+0x13a>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	e001      	b.n	8003c22 <HAL_GPIO_Init+0x13e>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	3304      	adds	r3, #4
 8003c22:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003c24:	69bb      	ldr	r3, [r7, #24]
 8003c26:	2bff      	cmp	r3, #255	; 0xff
 8003c28:	d802      	bhi.n	8003c30 <HAL_GPIO_Init+0x14c>
 8003c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c2c:	009b      	lsls	r3, r3, #2
 8003c2e:	e002      	b.n	8003c36 <HAL_GPIO_Init+0x152>
 8003c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c32:	3b08      	subs	r3, #8
 8003c34:	009b      	lsls	r3, r3, #2
 8003c36:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003c38:	697b      	ldr	r3, [r7, #20]
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	210f      	movs	r1, #15
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	fa01 f303 	lsl.w	r3, r1, r3
 8003c44:	43db      	mvns	r3, r3
 8003c46:	401a      	ands	r2, r3
 8003c48:	6a39      	ldr	r1, [r7, #32]
 8003c4a:	693b      	ldr	r3, [r7, #16]
 8003c4c:	fa01 f303 	lsl.w	r3, r1, r3
 8003c50:	431a      	orrs	r2, r3
 8003c52:	697b      	ldr	r3, [r7, #20]
 8003c54:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	f000 80b1 	beq.w	8003dc6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003c64:	4b4d      	ldr	r3, [pc, #308]	; (8003d9c <HAL_GPIO_Init+0x2b8>)
 8003c66:	699b      	ldr	r3, [r3, #24]
 8003c68:	4a4c      	ldr	r2, [pc, #304]	; (8003d9c <HAL_GPIO_Init+0x2b8>)
 8003c6a:	f043 0301 	orr.w	r3, r3, #1
 8003c6e:	6193      	str	r3, [r2, #24]
 8003c70:	4b4a      	ldr	r3, [pc, #296]	; (8003d9c <HAL_GPIO_Init+0x2b8>)
 8003c72:	699b      	ldr	r3, [r3, #24]
 8003c74:	f003 0301 	and.w	r3, r3, #1
 8003c78:	60bb      	str	r3, [r7, #8]
 8003c7a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003c7c:	4a48      	ldr	r2, [pc, #288]	; (8003da0 <HAL_GPIO_Init+0x2bc>)
 8003c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c80:	089b      	lsrs	r3, r3, #2
 8003c82:	3302      	adds	r3, #2
 8003c84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c88:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c8c:	f003 0303 	and.w	r3, r3, #3
 8003c90:	009b      	lsls	r3, r3, #2
 8003c92:	220f      	movs	r2, #15
 8003c94:	fa02 f303 	lsl.w	r3, r2, r3
 8003c98:	43db      	mvns	r3, r3
 8003c9a:	68fa      	ldr	r2, [r7, #12]
 8003c9c:	4013      	ands	r3, r2
 8003c9e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	4a40      	ldr	r2, [pc, #256]	; (8003da4 <HAL_GPIO_Init+0x2c0>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d013      	beq.n	8003cd0 <HAL_GPIO_Init+0x1ec>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	4a3f      	ldr	r2, [pc, #252]	; (8003da8 <HAL_GPIO_Init+0x2c4>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d00d      	beq.n	8003ccc <HAL_GPIO_Init+0x1e8>
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	4a3e      	ldr	r2, [pc, #248]	; (8003dac <HAL_GPIO_Init+0x2c8>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d007      	beq.n	8003cc8 <HAL_GPIO_Init+0x1e4>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	4a3d      	ldr	r2, [pc, #244]	; (8003db0 <HAL_GPIO_Init+0x2cc>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d101      	bne.n	8003cc4 <HAL_GPIO_Init+0x1e0>
 8003cc0:	2303      	movs	r3, #3
 8003cc2:	e006      	b.n	8003cd2 <HAL_GPIO_Init+0x1ee>
 8003cc4:	2304      	movs	r3, #4
 8003cc6:	e004      	b.n	8003cd2 <HAL_GPIO_Init+0x1ee>
 8003cc8:	2302      	movs	r3, #2
 8003cca:	e002      	b.n	8003cd2 <HAL_GPIO_Init+0x1ee>
 8003ccc:	2301      	movs	r3, #1
 8003cce:	e000      	b.n	8003cd2 <HAL_GPIO_Init+0x1ee>
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cd4:	f002 0203 	and.w	r2, r2, #3
 8003cd8:	0092      	lsls	r2, r2, #2
 8003cda:	4093      	lsls	r3, r2
 8003cdc:	68fa      	ldr	r2, [r7, #12]
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003ce2:	492f      	ldr	r1, [pc, #188]	; (8003da0 <HAL_GPIO_Init+0x2bc>)
 8003ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ce6:	089b      	lsrs	r3, r3, #2
 8003ce8:	3302      	adds	r3, #2
 8003cea:	68fa      	ldr	r2, [r7, #12]
 8003cec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d006      	beq.n	8003d0a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003cfc:	4b2d      	ldr	r3, [pc, #180]	; (8003db4 <HAL_GPIO_Init+0x2d0>)
 8003cfe:	681a      	ldr	r2, [r3, #0]
 8003d00:	492c      	ldr	r1, [pc, #176]	; (8003db4 <HAL_GPIO_Init+0x2d0>)
 8003d02:	69bb      	ldr	r3, [r7, #24]
 8003d04:	4313      	orrs	r3, r2
 8003d06:	600b      	str	r3, [r1, #0]
 8003d08:	e006      	b.n	8003d18 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003d0a:	4b2a      	ldr	r3, [pc, #168]	; (8003db4 <HAL_GPIO_Init+0x2d0>)
 8003d0c:	681a      	ldr	r2, [r3, #0]
 8003d0e:	69bb      	ldr	r3, [r7, #24]
 8003d10:	43db      	mvns	r3, r3
 8003d12:	4928      	ldr	r1, [pc, #160]	; (8003db4 <HAL_GPIO_Init+0x2d0>)
 8003d14:	4013      	ands	r3, r2
 8003d16:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d006      	beq.n	8003d32 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003d24:	4b23      	ldr	r3, [pc, #140]	; (8003db4 <HAL_GPIO_Init+0x2d0>)
 8003d26:	685a      	ldr	r2, [r3, #4]
 8003d28:	4922      	ldr	r1, [pc, #136]	; (8003db4 <HAL_GPIO_Init+0x2d0>)
 8003d2a:	69bb      	ldr	r3, [r7, #24]
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	604b      	str	r3, [r1, #4]
 8003d30:	e006      	b.n	8003d40 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003d32:	4b20      	ldr	r3, [pc, #128]	; (8003db4 <HAL_GPIO_Init+0x2d0>)
 8003d34:	685a      	ldr	r2, [r3, #4]
 8003d36:	69bb      	ldr	r3, [r7, #24]
 8003d38:	43db      	mvns	r3, r3
 8003d3a:	491e      	ldr	r1, [pc, #120]	; (8003db4 <HAL_GPIO_Init+0x2d0>)
 8003d3c:	4013      	ands	r3, r2
 8003d3e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d006      	beq.n	8003d5a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003d4c:	4b19      	ldr	r3, [pc, #100]	; (8003db4 <HAL_GPIO_Init+0x2d0>)
 8003d4e:	689a      	ldr	r2, [r3, #8]
 8003d50:	4918      	ldr	r1, [pc, #96]	; (8003db4 <HAL_GPIO_Init+0x2d0>)
 8003d52:	69bb      	ldr	r3, [r7, #24]
 8003d54:	4313      	orrs	r3, r2
 8003d56:	608b      	str	r3, [r1, #8]
 8003d58:	e006      	b.n	8003d68 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003d5a:	4b16      	ldr	r3, [pc, #88]	; (8003db4 <HAL_GPIO_Init+0x2d0>)
 8003d5c:	689a      	ldr	r2, [r3, #8]
 8003d5e:	69bb      	ldr	r3, [r7, #24]
 8003d60:	43db      	mvns	r3, r3
 8003d62:	4914      	ldr	r1, [pc, #80]	; (8003db4 <HAL_GPIO_Init+0x2d0>)
 8003d64:	4013      	ands	r3, r2
 8003d66:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d021      	beq.n	8003db8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003d74:	4b0f      	ldr	r3, [pc, #60]	; (8003db4 <HAL_GPIO_Init+0x2d0>)
 8003d76:	68da      	ldr	r2, [r3, #12]
 8003d78:	490e      	ldr	r1, [pc, #56]	; (8003db4 <HAL_GPIO_Init+0x2d0>)
 8003d7a:	69bb      	ldr	r3, [r7, #24]
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	60cb      	str	r3, [r1, #12]
 8003d80:	e021      	b.n	8003dc6 <HAL_GPIO_Init+0x2e2>
 8003d82:	bf00      	nop
 8003d84:	10320000 	.word	0x10320000
 8003d88:	10310000 	.word	0x10310000
 8003d8c:	10220000 	.word	0x10220000
 8003d90:	10210000 	.word	0x10210000
 8003d94:	10120000 	.word	0x10120000
 8003d98:	10110000 	.word	0x10110000
 8003d9c:	40021000 	.word	0x40021000
 8003da0:	40010000 	.word	0x40010000
 8003da4:	40010800 	.word	0x40010800
 8003da8:	40010c00 	.word	0x40010c00
 8003dac:	40011000 	.word	0x40011000
 8003db0:	40011400 	.word	0x40011400
 8003db4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003db8:	4b0b      	ldr	r3, [pc, #44]	; (8003de8 <HAL_GPIO_Init+0x304>)
 8003dba:	68da      	ldr	r2, [r3, #12]
 8003dbc:	69bb      	ldr	r3, [r7, #24]
 8003dbe:	43db      	mvns	r3, r3
 8003dc0:	4909      	ldr	r1, [pc, #36]	; (8003de8 <HAL_GPIO_Init+0x304>)
 8003dc2:	4013      	ands	r3, r2
 8003dc4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc8:	3301      	adds	r3, #1
 8003dca:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	681a      	ldr	r2, [r3, #0]
 8003dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd2:	fa22 f303 	lsr.w	r3, r2, r3
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	f47f ae8e 	bne.w	8003af8 <HAL_GPIO_Init+0x14>
  }
}
 8003ddc:	bf00      	nop
 8003dde:	bf00      	nop
 8003de0:	372c      	adds	r7, #44	; 0x2c
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bc80      	pop	{r7}
 8003de6:	4770      	bx	lr
 8003de8:	40010400 	.word	0x40010400

08003dec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003dec:	b480      	push	{r7}
 8003dee:	b083      	sub	sp, #12
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
 8003df4:	460b      	mov	r3, r1
 8003df6:	807b      	strh	r3, [r7, #2]
 8003df8:	4613      	mov	r3, r2
 8003dfa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003dfc:	787b      	ldrb	r3, [r7, #1]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d003      	beq.n	8003e0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e02:	887a      	ldrh	r2, [r7, #2]
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003e08:	e003      	b.n	8003e12 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003e0a:	887b      	ldrh	r3, [r7, #2]
 8003e0c:	041a      	lsls	r2, r3, #16
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	611a      	str	r2, [r3, #16]
}
 8003e12:	bf00      	nop
 8003e14:	370c      	adds	r7, #12
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bc80      	pop	{r7}
 8003e1a:	4770      	bx	lr

08003e1c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b086      	sub	sp, #24
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d101      	bne.n	8003e2e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e26c      	b.n	8004308 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f003 0301 	and.w	r3, r3, #1
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	f000 8087 	beq.w	8003f4a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003e3c:	4b92      	ldr	r3, [pc, #584]	; (8004088 <HAL_RCC_OscConfig+0x26c>)
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	f003 030c 	and.w	r3, r3, #12
 8003e44:	2b04      	cmp	r3, #4
 8003e46:	d00c      	beq.n	8003e62 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003e48:	4b8f      	ldr	r3, [pc, #572]	; (8004088 <HAL_RCC_OscConfig+0x26c>)
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	f003 030c 	and.w	r3, r3, #12
 8003e50:	2b08      	cmp	r3, #8
 8003e52:	d112      	bne.n	8003e7a <HAL_RCC_OscConfig+0x5e>
 8003e54:	4b8c      	ldr	r3, [pc, #560]	; (8004088 <HAL_RCC_OscConfig+0x26c>)
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e60:	d10b      	bne.n	8003e7a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e62:	4b89      	ldr	r3, [pc, #548]	; (8004088 <HAL_RCC_OscConfig+0x26c>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d06c      	beq.n	8003f48 <HAL_RCC_OscConfig+0x12c>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d168      	bne.n	8003f48 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003e76:	2301      	movs	r3, #1
 8003e78:	e246      	b.n	8004308 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e82:	d106      	bne.n	8003e92 <HAL_RCC_OscConfig+0x76>
 8003e84:	4b80      	ldr	r3, [pc, #512]	; (8004088 <HAL_RCC_OscConfig+0x26c>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4a7f      	ldr	r2, [pc, #508]	; (8004088 <HAL_RCC_OscConfig+0x26c>)
 8003e8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e8e:	6013      	str	r3, [r2, #0]
 8003e90:	e02e      	b.n	8003ef0 <HAL_RCC_OscConfig+0xd4>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d10c      	bne.n	8003eb4 <HAL_RCC_OscConfig+0x98>
 8003e9a:	4b7b      	ldr	r3, [pc, #492]	; (8004088 <HAL_RCC_OscConfig+0x26c>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a7a      	ldr	r2, [pc, #488]	; (8004088 <HAL_RCC_OscConfig+0x26c>)
 8003ea0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ea4:	6013      	str	r3, [r2, #0]
 8003ea6:	4b78      	ldr	r3, [pc, #480]	; (8004088 <HAL_RCC_OscConfig+0x26c>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a77      	ldr	r2, [pc, #476]	; (8004088 <HAL_RCC_OscConfig+0x26c>)
 8003eac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003eb0:	6013      	str	r3, [r2, #0]
 8003eb2:	e01d      	b.n	8003ef0 <HAL_RCC_OscConfig+0xd4>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003ebc:	d10c      	bne.n	8003ed8 <HAL_RCC_OscConfig+0xbc>
 8003ebe:	4b72      	ldr	r3, [pc, #456]	; (8004088 <HAL_RCC_OscConfig+0x26c>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4a71      	ldr	r2, [pc, #452]	; (8004088 <HAL_RCC_OscConfig+0x26c>)
 8003ec4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003ec8:	6013      	str	r3, [r2, #0]
 8003eca:	4b6f      	ldr	r3, [pc, #444]	; (8004088 <HAL_RCC_OscConfig+0x26c>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	4a6e      	ldr	r2, [pc, #440]	; (8004088 <HAL_RCC_OscConfig+0x26c>)
 8003ed0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ed4:	6013      	str	r3, [r2, #0]
 8003ed6:	e00b      	b.n	8003ef0 <HAL_RCC_OscConfig+0xd4>
 8003ed8:	4b6b      	ldr	r3, [pc, #428]	; (8004088 <HAL_RCC_OscConfig+0x26c>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a6a      	ldr	r2, [pc, #424]	; (8004088 <HAL_RCC_OscConfig+0x26c>)
 8003ede:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ee2:	6013      	str	r3, [r2, #0]
 8003ee4:	4b68      	ldr	r3, [pc, #416]	; (8004088 <HAL_RCC_OscConfig+0x26c>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a67      	ldr	r2, [pc, #412]	; (8004088 <HAL_RCC_OscConfig+0x26c>)
 8003eea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003eee:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d013      	beq.n	8003f20 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ef8:	f7fe ff0c 	bl	8002d14 <HAL_GetTick>
 8003efc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003efe:	e008      	b.n	8003f12 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f00:	f7fe ff08 	bl	8002d14 <HAL_GetTick>
 8003f04:	4602      	mov	r2, r0
 8003f06:	693b      	ldr	r3, [r7, #16]
 8003f08:	1ad3      	subs	r3, r2, r3
 8003f0a:	2b64      	cmp	r3, #100	; 0x64
 8003f0c:	d901      	bls.n	8003f12 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003f0e:	2303      	movs	r3, #3
 8003f10:	e1fa      	b.n	8004308 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f12:	4b5d      	ldr	r3, [pc, #372]	; (8004088 <HAL_RCC_OscConfig+0x26c>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d0f0      	beq.n	8003f00 <HAL_RCC_OscConfig+0xe4>
 8003f1e:	e014      	b.n	8003f4a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f20:	f7fe fef8 	bl	8002d14 <HAL_GetTick>
 8003f24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f26:	e008      	b.n	8003f3a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f28:	f7fe fef4 	bl	8002d14 <HAL_GetTick>
 8003f2c:	4602      	mov	r2, r0
 8003f2e:	693b      	ldr	r3, [r7, #16]
 8003f30:	1ad3      	subs	r3, r2, r3
 8003f32:	2b64      	cmp	r3, #100	; 0x64
 8003f34:	d901      	bls.n	8003f3a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003f36:	2303      	movs	r3, #3
 8003f38:	e1e6      	b.n	8004308 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f3a:	4b53      	ldr	r3, [pc, #332]	; (8004088 <HAL_RCC_OscConfig+0x26c>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d1f0      	bne.n	8003f28 <HAL_RCC_OscConfig+0x10c>
 8003f46:	e000      	b.n	8003f4a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f003 0302 	and.w	r3, r3, #2
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d063      	beq.n	800401e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003f56:	4b4c      	ldr	r3, [pc, #304]	; (8004088 <HAL_RCC_OscConfig+0x26c>)
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	f003 030c 	and.w	r3, r3, #12
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d00b      	beq.n	8003f7a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003f62:	4b49      	ldr	r3, [pc, #292]	; (8004088 <HAL_RCC_OscConfig+0x26c>)
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	f003 030c 	and.w	r3, r3, #12
 8003f6a:	2b08      	cmp	r3, #8
 8003f6c:	d11c      	bne.n	8003fa8 <HAL_RCC_OscConfig+0x18c>
 8003f6e:	4b46      	ldr	r3, [pc, #280]	; (8004088 <HAL_RCC_OscConfig+0x26c>)
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d116      	bne.n	8003fa8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f7a:	4b43      	ldr	r3, [pc, #268]	; (8004088 <HAL_RCC_OscConfig+0x26c>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f003 0302 	and.w	r3, r3, #2
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d005      	beq.n	8003f92 <HAL_RCC_OscConfig+0x176>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	691b      	ldr	r3, [r3, #16]
 8003f8a:	2b01      	cmp	r3, #1
 8003f8c:	d001      	beq.n	8003f92 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e1ba      	b.n	8004308 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f92:	4b3d      	ldr	r3, [pc, #244]	; (8004088 <HAL_RCC_OscConfig+0x26c>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	695b      	ldr	r3, [r3, #20]
 8003f9e:	00db      	lsls	r3, r3, #3
 8003fa0:	4939      	ldr	r1, [pc, #228]	; (8004088 <HAL_RCC_OscConfig+0x26c>)
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fa6:	e03a      	b.n	800401e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	691b      	ldr	r3, [r3, #16]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d020      	beq.n	8003ff2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003fb0:	4b36      	ldr	r3, [pc, #216]	; (800408c <HAL_RCC_OscConfig+0x270>)
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fb6:	f7fe fead 	bl	8002d14 <HAL_GetTick>
 8003fba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fbc:	e008      	b.n	8003fd0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fbe:	f7fe fea9 	bl	8002d14 <HAL_GetTick>
 8003fc2:	4602      	mov	r2, r0
 8003fc4:	693b      	ldr	r3, [r7, #16]
 8003fc6:	1ad3      	subs	r3, r2, r3
 8003fc8:	2b02      	cmp	r3, #2
 8003fca:	d901      	bls.n	8003fd0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003fcc:	2303      	movs	r3, #3
 8003fce:	e19b      	b.n	8004308 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fd0:	4b2d      	ldr	r3, [pc, #180]	; (8004088 <HAL_RCC_OscConfig+0x26c>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f003 0302 	and.w	r3, r3, #2
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d0f0      	beq.n	8003fbe <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fdc:	4b2a      	ldr	r3, [pc, #168]	; (8004088 <HAL_RCC_OscConfig+0x26c>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	695b      	ldr	r3, [r3, #20]
 8003fe8:	00db      	lsls	r3, r3, #3
 8003fea:	4927      	ldr	r1, [pc, #156]	; (8004088 <HAL_RCC_OscConfig+0x26c>)
 8003fec:	4313      	orrs	r3, r2
 8003fee:	600b      	str	r3, [r1, #0]
 8003ff0:	e015      	b.n	800401e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ff2:	4b26      	ldr	r3, [pc, #152]	; (800408c <HAL_RCC_OscConfig+0x270>)
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ff8:	f7fe fe8c 	bl	8002d14 <HAL_GetTick>
 8003ffc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ffe:	e008      	b.n	8004012 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004000:	f7fe fe88 	bl	8002d14 <HAL_GetTick>
 8004004:	4602      	mov	r2, r0
 8004006:	693b      	ldr	r3, [r7, #16]
 8004008:	1ad3      	subs	r3, r2, r3
 800400a:	2b02      	cmp	r3, #2
 800400c:	d901      	bls.n	8004012 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800400e:	2303      	movs	r3, #3
 8004010:	e17a      	b.n	8004308 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004012:	4b1d      	ldr	r3, [pc, #116]	; (8004088 <HAL_RCC_OscConfig+0x26c>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f003 0302 	and.w	r3, r3, #2
 800401a:	2b00      	cmp	r3, #0
 800401c:	d1f0      	bne.n	8004000 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f003 0308 	and.w	r3, r3, #8
 8004026:	2b00      	cmp	r3, #0
 8004028:	d03a      	beq.n	80040a0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	699b      	ldr	r3, [r3, #24]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d019      	beq.n	8004066 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004032:	4b17      	ldr	r3, [pc, #92]	; (8004090 <HAL_RCC_OscConfig+0x274>)
 8004034:	2201      	movs	r2, #1
 8004036:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004038:	f7fe fe6c 	bl	8002d14 <HAL_GetTick>
 800403c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800403e:	e008      	b.n	8004052 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004040:	f7fe fe68 	bl	8002d14 <HAL_GetTick>
 8004044:	4602      	mov	r2, r0
 8004046:	693b      	ldr	r3, [r7, #16]
 8004048:	1ad3      	subs	r3, r2, r3
 800404a:	2b02      	cmp	r3, #2
 800404c:	d901      	bls.n	8004052 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800404e:	2303      	movs	r3, #3
 8004050:	e15a      	b.n	8004308 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004052:	4b0d      	ldr	r3, [pc, #52]	; (8004088 <HAL_RCC_OscConfig+0x26c>)
 8004054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004056:	f003 0302 	and.w	r3, r3, #2
 800405a:	2b00      	cmp	r3, #0
 800405c:	d0f0      	beq.n	8004040 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800405e:	2001      	movs	r0, #1
 8004060:	f000 fb08 	bl	8004674 <RCC_Delay>
 8004064:	e01c      	b.n	80040a0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004066:	4b0a      	ldr	r3, [pc, #40]	; (8004090 <HAL_RCC_OscConfig+0x274>)
 8004068:	2200      	movs	r2, #0
 800406a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800406c:	f7fe fe52 	bl	8002d14 <HAL_GetTick>
 8004070:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004072:	e00f      	b.n	8004094 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004074:	f7fe fe4e 	bl	8002d14 <HAL_GetTick>
 8004078:	4602      	mov	r2, r0
 800407a:	693b      	ldr	r3, [r7, #16]
 800407c:	1ad3      	subs	r3, r2, r3
 800407e:	2b02      	cmp	r3, #2
 8004080:	d908      	bls.n	8004094 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004082:	2303      	movs	r3, #3
 8004084:	e140      	b.n	8004308 <HAL_RCC_OscConfig+0x4ec>
 8004086:	bf00      	nop
 8004088:	40021000 	.word	0x40021000
 800408c:	42420000 	.word	0x42420000
 8004090:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004094:	4b9e      	ldr	r3, [pc, #632]	; (8004310 <HAL_RCC_OscConfig+0x4f4>)
 8004096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004098:	f003 0302 	and.w	r3, r3, #2
 800409c:	2b00      	cmp	r3, #0
 800409e:	d1e9      	bne.n	8004074 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f003 0304 	and.w	r3, r3, #4
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	f000 80a6 	beq.w	80041fa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040ae:	2300      	movs	r3, #0
 80040b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040b2:	4b97      	ldr	r3, [pc, #604]	; (8004310 <HAL_RCC_OscConfig+0x4f4>)
 80040b4:	69db      	ldr	r3, [r3, #28]
 80040b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d10d      	bne.n	80040da <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040be:	4b94      	ldr	r3, [pc, #592]	; (8004310 <HAL_RCC_OscConfig+0x4f4>)
 80040c0:	69db      	ldr	r3, [r3, #28]
 80040c2:	4a93      	ldr	r2, [pc, #588]	; (8004310 <HAL_RCC_OscConfig+0x4f4>)
 80040c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040c8:	61d3      	str	r3, [r2, #28]
 80040ca:	4b91      	ldr	r3, [pc, #580]	; (8004310 <HAL_RCC_OscConfig+0x4f4>)
 80040cc:	69db      	ldr	r3, [r3, #28]
 80040ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040d2:	60bb      	str	r3, [r7, #8]
 80040d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80040d6:	2301      	movs	r3, #1
 80040d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040da:	4b8e      	ldr	r3, [pc, #568]	; (8004314 <HAL_RCC_OscConfig+0x4f8>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d118      	bne.n	8004118 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80040e6:	4b8b      	ldr	r3, [pc, #556]	; (8004314 <HAL_RCC_OscConfig+0x4f8>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	4a8a      	ldr	r2, [pc, #552]	; (8004314 <HAL_RCC_OscConfig+0x4f8>)
 80040ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040f2:	f7fe fe0f 	bl	8002d14 <HAL_GetTick>
 80040f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040f8:	e008      	b.n	800410c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040fa:	f7fe fe0b 	bl	8002d14 <HAL_GetTick>
 80040fe:	4602      	mov	r2, r0
 8004100:	693b      	ldr	r3, [r7, #16]
 8004102:	1ad3      	subs	r3, r2, r3
 8004104:	2b64      	cmp	r3, #100	; 0x64
 8004106:	d901      	bls.n	800410c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004108:	2303      	movs	r3, #3
 800410a:	e0fd      	b.n	8004308 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800410c:	4b81      	ldr	r3, [pc, #516]	; (8004314 <HAL_RCC_OscConfig+0x4f8>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004114:	2b00      	cmp	r3, #0
 8004116:	d0f0      	beq.n	80040fa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	68db      	ldr	r3, [r3, #12]
 800411c:	2b01      	cmp	r3, #1
 800411e:	d106      	bne.n	800412e <HAL_RCC_OscConfig+0x312>
 8004120:	4b7b      	ldr	r3, [pc, #492]	; (8004310 <HAL_RCC_OscConfig+0x4f4>)
 8004122:	6a1b      	ldr	r3, [r3, #32]
 8004124:	4a7a      	ldr	r2, [pc, #488]	; (8004310 <HAL_RCC_OscConfig+0x4f4>)
 8004126:	f043 0301 	orr.w	r3, r3, #1
 800412a:	6213      	str	r3, [r2, #32]
 800412c:	e02d      	b.n	800418a <HAL_RCC_OscConfig+0x36e>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	68db      	ldr	r3, [r3, #12]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d10c      	bne.n	8004150 <HAL_RCC_OscConfig+0x334>
 8004136:	4b76      	ldr	r3, [pc, #472]	; (8004310 <HAL_RCC_OscConfig+0x4f4>)
 8004138:	6a1b      	ldr	r3, [r3, #32]
 800413a:	4a75      	ldr	r2, [pc, #468]	; (8004310 <HAL_RCC_OscConfig+0x4f4>)
 800413c:	f023 0301 	bic.w	r3, r3, #1
 8004140:	6213      	str	r3, [r2, #32]
 8004142:	4b73      	ldr	r3, [pc, #460]	; (8004310 <HAL_RCC_OscConfig+0x4f4>)
 8004144:	6a1b      	ldr	r3, [r3, #32]
 8004146:	4a72      	ldr	r2, [pc, #456]	; (8004310 <HAL_RCC_OscConfig+0x4f4>)
 8004148:	f023 0304 	bic.w	r3, r3, #4
 800414c:	6213      	str	r3, [r2, #32]
 800414e:	e01c      	b.n	800418a <HAL_RCC_OscConfig+0x36e>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	68db      	ldr	r3, [r3, #12]
 8004154:	2b05      	cmp	r3, #5
 8004156:	d10c      	bne.n	8004172 <HAL_RCC_OscConfig+0x356>
 8004158:	4b6d      	ldr	r3, [pc, #436]	; (8004310 <HAL_RCC_OscConfig+0x4f4>)
 800415a:	6a1b      	ldr	r3, [r3, #32]
 800415c:	4a6c      	ldr	r2, [pc, #432]	; (8004310 <HAL_RCC_OscConfig+0x4f4>)
 800415e:	f043 0304 	orr.w	r3, r3, #4
 8004162:	6213      	str	r3, [r2, #32]
 8004164:	4b6a      	ldr	r3, [pc, #424]	; (8004310 <HAL_RCC_OscConfig+0x4f4>)
 8004166:	6a1b      	ldr	r3, [r3, #32]
 8004168:	4a69      	ldr	r2, [pc, #420]	; (8004310 <HAL_RCC_OscConfig+0x4f4>)
 800416a:	f043 0301 	orr.w	r3, r3, #1
 800416e:	6213      	str	r3, [r2, #32]
 8004170:	e00b      	b.n	800418a <HAL_RCC_OscConfig+0x36e>
 8004172:	4b67      	ldr	r3, [pc, #412]	; (8004310 <HAL_RCC_OscConfig+0x4f4>)
 8004174:	6a1b      	ldr	r3, [r3, #32]
 8004176:	4a66      	ldr	r2, [pc, #408]	; (8004310 <HAL_RCC_OscConfig+0x4f4>)
 8004178:	f023 0301 	bic.w	r3, r3, #1
 800417c:	6213      	str	r3, [r2, #32]
 800417e:	4b64      	ldr	r3, [pc, #400]	; (8004310 <HAL_RCC_OscConfig+0x4f4>)
 8004180:	6a1b      	ldr	r3, [r3, #32]
 8004182:	4a63      	ldr	r2, [pc, #396]	; (8004310 <HAL_RCC_OscConfig+0x4f4>)
 8004184:	f023 0304 	bic.w	r3, r3, #4
 8004188:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	68db      	ldr	r3, [r3, #12]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d015      	beq.n	80041be <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004192:	f7fe fdbf 	bl	8002d14 <HAL_GetTick>
 8004196:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004198:	e00a      	b.n	80041b0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800419a:	f7fe fdbb 	bl	8002d14 <HAL_GetTick>
 800419e:	4602      	mov	r2, r0
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	1ad3      	subs	r3, r2, r3
 80041a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d901      	bls.n	80041b0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80041ac:	2303      	movs	r3, #3
 80041ae:	e0ab      	b.n	8004308 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041b0:	4b57      	ldr	r3, [pc, #348]	; (8004310 <HAL_RCC_OscConfig+0x4f4>)
 80041b2:	6a1b      	ldr	r3, [r3, #32]
 80041b4:	f003 0302 	and.w	r3, r3, #2
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d0ee      	beq.n	800419a <HAL_RCC_OscConfig+0x37e>
 80041bc:	e014      	b.n	80041e8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041be:	f7fe fda9 	bl	8002d14 <HAL_GetTick>
 80041c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041c4:	e00a      	b.n	80041dc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041c6:	f7fe fda5 	bl	8002d14 <HAL_GetTick>
 80041ca:	4602      	mov	r2, r0
 80041cc:	693b      	ldr	r3, [r7, #16]
 80041ce:	1ad3      	subs	r3, r2, r3
 80041d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d901      	bls.n	80041dc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80041d8:	2303      	movs	r3, #3
 80041da:	e095      	b.n	8004308 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041dc:	4b4c      	ldr	r3, [pc, #304]	; (8004310 <HAL_RCC_OscConfig+0x4f4>)
 80041de:	6a1b      	ldr	r3, [r3, #32]
 80041e0:	f003 0302 	and.w	r3, r3, #2
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d1ee      	bne.n	80041c6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80041e8:	7dfb      	ldrb	r3, [r7, #23]
 80041ea:	2b01      	cmp	r3, #1
 80041ec:	d105      	bne.n	80041fa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041ee:	4b48      	ldr	r3, [pc, #288]	; (8004310 <HAL_RCC_OscConfig+0x4f4>)
 80041f0:	69db      	ldr	r3, [r3, #28]
 80041f2:	4a47      	ldr	r2, [pc, #284]	; (8004310 <HAL_RCC_OscConfig+0x4f4>)
 80041f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80041f8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	69db      	ldr	r3, [r3, #28]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	f000 8081 	beq.w	8004306 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004204:	4b42      	ldr	r3, [pc, #264]	; (8004310 <HAL_RCC_OscConfig+0x4f4>)
 8004206:	685b      	ldr	r3, [r3, #4]
 8004208:	f003 030c 	and.w	r3, r3, #12
 800420c:	2b08      	cmp	r3, #8
 800420e:	d061      	beq.n	80042d4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	69db      	ldr	r3, [r3, #28]
 8004214:	2b02      	cmp	r3, #2
 8004216:	d146      	bne.n	80042a6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004218:	4b3f      	ldr	r3, [pc, #252]	; (8004318 <HAL_RCC_OscConfig+0x4fc>)
 800421a:	2200      	movs	r2, #0
 800421c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800421e:	f7fe fd79 	bl	8002d14 <HAL_GetTick>
 8004222:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004224:	e008      	b.n	8004238 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004226:	f7fe fd75 	bl	8002d14 <HAL_GetTick>
 800422a:	4602      	mov	r2, r0
 800422c:	693b      	ldr	r3, [r7, #16]
 800422e:	1ad3      	subs	r3, r2, r3
 8004230:	2b02      	cmp	r3, #2
 8004232:	d901      	bls.n	8004238 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004234:	2303      	movs	r3, #3
 8004236:	e067      	b.n	8004308 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004238:	4b35      	ldr	r3, [pc, #212]	; (8004310 <HAL_RCC_OscConfig+0x4f4>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004240:	2b00      	cmp	r3, #0
 8004242:	d1f0      	bne.n	8004226 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6a1b      	ldr	r3, [r3, #32]
 8004248:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800424c:	d108      	bne.n	8004260 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800424e:	4b30      	ldr	r3, [pc, #192]	; (8004310 <HAL_RCC_OscConfig+0x4f4>)
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	689b      	ldr	r3, [r3, #8]
 800425a:	492d      	ldr	r1, [pc, #180]	; (8004310 <HAL_RCC_OscConfig+0x4f4>)
 800425c:	4313      	orrs	r3, r2
 800425e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004260:	4b2b      	ldr	r3, [pc, #172]	; (8004310 <HAL_RCC_OscConfig+0x4f4>)
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6a19      	ldr	r1, [r3, #32]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004270:	430b      	orrs	r3, r1
 8004272:	4927      	ldr	r1, [pc, #156]	; (8004310 <HAL_RCC_OscConfig+0x4f4>)
 8004274:	4313      	orrs	r3, r2
 8004276:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004278:	4b27      	ldr	r3, [pc, #156]	; (8004318 <HAL_RCC_OscConfig+0x4fc>)
 800427a:	2201      	movs	r2, #1
 800427c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800427e:	f7fe fd49 	bl	8002d14 <HAL_GetTick>
 8004282:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004284:	e008      	b.n	8004298 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004286:	f7fe fd45 	bl	8002d14 <HAL_GetTick>
 800428a:	4602      	mov	r2, r0
 800428c:	693b      	ldr	r3, [r7, #16]
 800428e:	1ad3      	subs	r3, r2, r3
 8004290:	2b02      	cmp	r3, #2
 8004292:	d901      	bls.n	8004298 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004294:	2303      	movs	r3, #3
 8004296:	e037      	b.n	8004308 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004298:	4b1d      	ldr	r3, [pc, #116]	; (8004310 <HAL_RCC_OscConfig+0x4f4>)
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d0f0      	beq.n	8004286 <HAL_RCC_OscConfig+0x46a>
 80042a4:	e02f      	b.n	8004306 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042a6:	4b1c      	ldr	r3, [pc, #112]	; (8004318 <HAL_RCC_OscConfig+0x4fc>)
 80042a8:	2200      	movs	r2, #0
 80042aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042ac:	f7fe fd32 	bl	8002d14 <HAL_GetTick>
 80042b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042b2:	e008      	b.n	80042c6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042b4:	f7fe fd2e 	bl	8002d14 <HAL_GetTick>
 80042b8:	4602      	mov	r2, r0
 80042ba:	693b      	ldr	r3, [r7, #16]
 80042bc:	1ad3      	subs	r3, r2, r3
 80042be:	2b02      	cmp	r3, #2
 80042c0:	d901      	bls.n	80042c6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80042c2:	2303      	movs	r3, #3
 80042c4:	e020      	b.n	8004308 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042c6:	4b12      	ldr	r3, [pc, #72]	; (8004310 <HAL_RCC_OscConfig+0x4f4>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d1f0      	bne.n	80042b4 <HAL_RCC_OscConfig+0x498>
 80042d2:	e018      	b.n	8004306 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	69db      	ldr	r3, [r3, #28]
 80042d8:	2b01      	cmp	r3, #1
 80042da:	d101      	bne.n	80042e0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80042dc:	2301      	movs	r3, #1
 80042de:	e013      	b.n	8004308 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80042e0:	4b0b      	ldr	r3, [pc, #44]	; (8004310 <HAL_RCC_OscConfig+0x4f4>)
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6a1b      	ldr	r3, [r3, #32]
 80042f0:	429a      	cmp	r2, r3
 80042f2:	d106      	bne.n	8004302 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042fe:	429a      	cmp	r2, r3
 8004300:	d001      	beq.n	8004306 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8004302:	2301      	movs	r3, #1
 8004304:	e000      	b.n	8004308 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8004306:	2300      	movs	r3, #0
}
 8004308:	4618      	mov	r0, r3
 800430a:	3718      	adds	r7, #24
 800430c:	46bd      	mov	sp, r7
 800430e:	bd80      	pop	{r7, pc}
 8004310:	40021000 	.word	0x40021000
 8004314:	40007000 	.word	0x40007000
 8004318:	42420060 	.word	0x42420060

0800431c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b084      	sub	sp, #16
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
 8004324:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d101      	bne.n	8004330 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	e0d0      	b.n	80044d2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004330:	4b6a      	ldr	r3, [pc, #424]	; (80044dc <HAL_RCC_ClockConfig+0x1c0>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f003 0307 	and.w	r3, r3, #7
 8004338:	683a      	ldr	r2, [r7, #0]
 800433a:	429a      	cmp	r2, r3
 800433c:	d910      	bls.n	8004360 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800433e:	4b67      	ldr	r3, [pc, #412]	; (80044dc <HAL_RCC_ClockConfig+0x1c0>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f023 0207 	bic.w	r2, r3, #7
 8004346:	4965      	ldr	r1, [pc, #404]	; (80044dc <HAL_RCC_ClockConfig+0x1c0>)
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	4313      	orrs	r3, r2
 800434c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800434e:	4b63      	ldr	r3, [pc, #396]	; (80044dc <HAL_RCC_ClockConfig+0x1c0>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f003 0307 	and.w	r3, r3, #7
 8004356:	683a      	ldr	r2, [r7, #0]
 8004358:	429a      	cmp	r2, r3
 800435a:	d001      	beq.n	8004360 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800435c:	2301      	movs	r3, #1
 800435e:	e0b8      	b.n	80044d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f003 0302 	and.w	r3, r3, #2
 8004368:	2b00      	cmp	r3, #0
 800436a:	d020      	beq.n	80043ae <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f003 0304 	and.w	r3, r3, #4
 8004374:	2b00      	cmp	r3, #0
 8004376:	d005      	beq.n	8004384 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004378:	4b59      	ldr	r3, [pc, #356]	; (80044e0 <HAL_RCC_ClockConfig+0x1c4>)
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	4a58      	ldr	r2, [pc, #352]	; (80044e0 <HAL_RCC_ClockConfig+0x1c4>)
 800437e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004382:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f003 0308 	and.w	r3, r3, #8
 800438c:	2b00      	cmp	r3, #0
 800438e:	d005      	beq.n	800439c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004390:	4b53      	ldr	r3, [pc, #332]	; (80044e0 <HAL_RCC_ClockConfig+0x1c4>)
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	4a52      	ldr	r2, [pc, #328]	; (80044e0 <HAL_RCC_ClockConfig+0x1c4>)
 8004396:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800439a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800439c:	4b50      	ldr	r3, [pc, #320]	; (80044e0 <HAL_RCC_ClockConfig+0x1c4>)
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	689b      	ldr	r3, [r3, #8]
 80043a8:	494d      	ldr	r1, [pc, #308]	; (80044e0 <HAL_RCC_ClockConfig+0x1c4>)
 80043aa:	4313      	orrs	r3, r2
 80043ac:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f003 0301 	and.w	r3, r3, #1
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d040      	beq.n	800443c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	2b01      	cmp	r3, #1
 80043c0:	d107      	bne.n	80043d2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043c2:	4b47      	ldr	r3, [pc, #284]	; (80044e0 <HAL_RCC_ClockConfig+0x1c4>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d115      	bne.n	80043fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043ce:	2301      	movs	r3, #1
 80043d0:	e07f      	b.n	80044d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	685b      	ldr	r3, [r3, #4]
 80043d6:	2b02      	cmp	r3, #2
 80043d8:	d107      	bne.n	80043ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043da:	4b41      	ldr	r3, [pc, #260]	; (80044e0 <HAL_RCC_ClockConfig+0x1c4>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d109      	bne.n	80043fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
 80043e8:	e073      	b.n	80044d2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043ea:	4b3d      	ldr	r3, [pc, #244]	; (80044e0 <HAL_RCC_ClockConfig+0x1c4>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f003 0302 	and.w	r3, r3, #2
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d101      	bne.n	80043fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	e06b      	b.n	80044d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80043fa:	4b39      	ldr	r3, [pc, #228]	; (80044e0 <HAL_RCC_ClockConfig+0x1c4>)
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	f023 0203 	bic.w	r2, r3, #3
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	4936      	ldr	r1, [pc, #216]	; (80044e0 <HAL_RCC_ClockConfig+0x1c4>)
 8004408:	4313      	orrs	r3, r2
 800440a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800440c:	f7fe fc82 	bl	8002d14 <HAL_GetTick>
 8004410:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004412:	e00a      	b.n	800442a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004414:	f7fe fc7e 	bl	8002d14 <HAL_GetTick>
 8004418:	4602      	mov	r2, r0
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	1ad3      	subs	r3, r2, r3
 800441e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004422:	4293      	cmp	r3, r2
 8004424:	d901      	bls.n	800442a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004426:	2303      	movs	r3, #3
 8004428:	e053      	b.n	80044d2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800442a:	4b2d      	ldr	r3, [pc, #180]	; (80044e0 <HAL_RCC_ClockConfig+0x1c4>)
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	f003 020c 	and.w	r2, r3, #12
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	685b      	ldr	r3, [r3, #4]
 8004436:	009b      	lsls	r3, r3, #2
 8004438:	429a      	cmp	r2, r3
 800443a:	d1eb      	bne.n	8004414 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800443c:	4b27      	ldr	r3, [pc, #156]	; (80044dc <HAL_RCC_ClockConfig+0x1c0>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f003 0307 	and.w	r3, r3, #7
 8004444:	683a      	ldr	r2, [r7, #0]
 8004446:	429a      	cmp	r2, r3
 8004448:	d210      	bcs.n	800446c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800444a:	4b24      	ldr	r3, [pc, #144]	; (80044dc <HAL_RCC_ClockConfig+0x1c0>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f023 0207 	bic.w	r2, r3, #7
 8004452:	4922      	ldr	r1, [pc, #136]	; (80044dc <HAL_RCC_ClockConfig+0x1c0>)
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	4313      	orrs	r3, r2
 8004458:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800445a:	4b20      	ldr	r3, [pc, #128]	; (80044dc <HAL_RCC_ClockConfig+0x1c0>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f003 0307 	and.w	r3, r3, #7
 8004462:	683a      	ldr	r2, [r7, #0]
 8004464:	429a      	cmp	r2, r3
 8004466:	d001      	beq.n	800446c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004468:	2301      	movs	r3, #1
 800446a:	e032      	b.n	80044d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f003 0304 	and.w	r3, r3, #4
 8004474:	2b00      	cmp	r3, #0
 8004476:	d008      	beq.n	800448a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004478:	4b19      	ldr	r3, [pc, #100]	; (80044e0 <HAL_RCC_ClockConfig+0x1c4>)
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	68db      	ldr	r3, [r3, #12]
 8004484:	4916      	ldr	r1, [pc, #88]	; (80044e0 <HAL_RCC_ClockConfig+0x1c4>)
 8004486:	4313      	orrs	r3, r2
 8004488:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f003 0308 	and.w	r3, r3, #8
 8004492:	2b00      	cmp	r3, #0
 8004494:	d009      	beq.n	80044aa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004496:	4b12      	ldr	r3, [pc, #72]	; (80044e0 <HAL_RCC_ClockConfig+0x1c4>)
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	691b      	ldr	r3, [r3, #16]
 80044a2:	00db      	lsls	r3, r3, #3
 80044a4:	490e      	ldr	r1, [pc, #56]	; (80044e0 <HAL_RCC_ClockConfig+0x1c4>)
 80044a6:	4313      	orrs	r3, r2
 80044a8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80044aa:	f000 f821 	bl	80044f0 <HAL_RCC_GetSysClockFreq>
 80044ae:	4602      	mov	r2, r0
 80044b0:	4b0b      	ldr	r3, [pc, #44]	; (80044e0 <HAL_RCC_ClockConfig+0x1c4>)
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	091b      	lsrs	r3, r3, #4
 80044b6:	f003 030f 	and.w	r3, r3, #15
 80044ba:	490a      	ldr	r1, [pc, #40]	; (80044e4 <HAL_RCC_ClockConfig+0x1c8>)
 80044bc:	5ccb      	ldrb	r3, [r1, r3]
 80044be:	fa22 f303 	lsr.w	r3, r2, r3
 80044c2:	4a09      	ldr	r2, [pc, #36]	; (80044e8 <HAL_RCC_ClockConfig+0x1cc>)
 80044c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80044c6:	4b09      	ldr	r3, [pc, #36]	; (80044ec <HAL_RCC_ClockConfig+0x1d0>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	4618      	mov	r0, r3
 80044cc:	f7fd fc24 	bl	8001d18 <HAL_InitTick>

  return HAL_OK;
 80044d0:	2300      	movs	r3, #0
}
 80044d2:	4618      	mov	r0, r3
 80044d4:	3710      	adds	r7, #16
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}
 80044da:	bf00      	nop
 80044dc:	40022000 	.word	0x40022000
 80044e0:	40021000 	.word	0x40021000
 80044e4:	0800d6c4 	.word	0x0800d6c4
 80044e8:	20000000 	.word	0x20000000
 80044ec:	20000004 	.word	0x20000004

080044f0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80044f0:	b490      	push	{r4, r7}
 80044f2:	b08a      	sub	sp, #40	; 0x28
 80044f4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80044f6:	4b2a      	ldr	r3, [pc, #168]	; (80045a0 <HAL_RCC_GetSysClockFreq+0xb0>)
 80044f8:	1d3c      	adds	r4, r7, #4
 80044fa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80044fc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004500:	f240 2301 	movw	r3, #513	; 0x201
 8004504:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004506:	2300      	movs	r3, #0
 8004508:	61fb      	str	r3, [r7, #28]
 800450a:	2300      	movs	r3, #0
 800450c:	61bb      	str	r3, [r7, #24]
 800450e:	2300      	movs	r3, #0
 8004510:	627b      	str	r3, [r7, #36]	; 0x24
 8004512:	2300      	movs	r3, #0
 8004514:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004516:	2300      	movs	r3, #0
 8004518:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800451a:	4b22      	ldr	r3, [pc, #136]	; (80045a4 <HAL_RCC_GetSysClockFreq+0xb4>)
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004520:	69fb      	ldr	r3, [r7, #28]
 8004522:	f003 030c 	and.w	r3, r3, #12
 8004526:	2b04      	cmp	r3, #4
 8004528:	d002      	beq.n	8004530 <HAL_RCC_GetSysClockFreq+0x40>
 800452a:	2b08      	cmp	r3, #8
 800452c:	d003      	beq.n	8004536 <HAL_RCC_GetSysClockFreq+0x46>
 800452e:	e02d      	b.n	800458c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004530:	4b1d      	ldr	r3, [pc, #116]	; (80045a8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004532:	623b      	str	r3, [r7, #32]
      break;
 8004534:	e02d      	b.n	8004592 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004536:	69fb      	ldr	r3, [r7, #28]
 8004538:	0c9b      	lsrs	r3, r3, #18
 800453a:	f003 030f 	and.w	r3, r3, #15
 800453e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004542:	4413      	add	r3, r2
 8004544:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004548:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800454a:	69fb      	ldr	r3, [r7, #28]
 800454c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004550:	2b00      	cmp	r3, #0
 8004552:	d013      	beq.n	800457c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004554:	4b13      	ldr	r3, [pc, #76]	; (80045a4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	0c5b      	lsrs	r3, r3, #17
 800455a:	f003 0301 	and.w	r3, r3, #1
 800455e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004562:	4413      	add	r3, r2
 8004564:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004568:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800456a:	697b      	ldr	r3, [r7, #20]
 800456c:	4a0e      	ldr	r2, [pc, #56]	; (80045a8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800456e:	fb02 f203 	mul.w	r2, r2, r3
 8004572:	69bb      	ldr	r3, [r7, #24]
 8004574:	fbb2 f3f3 	udiv	r3, r2, r3
 8004578:	627b      	str	r3, [r7, #36]	; 0x24
 800457a:	e004      	b.n	8004586 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800457c:	697b      	ldr	r3, [r7, #20]
 800457e:	4a0b      	ldr	r2, [pc, #44]	; (80045ac <HAL_RCC_GetSysClockFreq+0xbc>)
 8004580:	fb02 f303 	mul.w	r3, r2, r3
 8004584:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004588:	623b      	str	r3, [r7, #32]
      break;
 800458a:	e002      	b.n	8004592 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800458c:	4b06      	ldr	r3, [pc, #24]	; (80045a8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800458e:	623b      	str	r3, [r7, #32]
      break;
 8004590:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004592:	6a3b      	ldr	r3, [r7, #32]
}
 8004594:	4618      	mov	r0, r3
 8004596:	3728      	adds	r7, #40	; 0x28
 8004598:	46bd      	mov	sp, r7
 800459a:	bc90      	pop	{r4, r7}
 800459c:	4770      	bx	lr
 800459e:	bf00      	nop
 80045a0:	0800d56c 	.word	0x0800d56c
 80045a4:	40021000 	.word	0x40021000
 80045a8:	007a1200 	.word	0x007a1200
 80045ac:	003d0900 	.word	0x003d0900

080045b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80045b0:	b480      	push	{r7}
 80045b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80045b4:	4b02      	ldr	r3, [pc, #8]	; (80045c0 <HAL_RCC_GetHCLKFreq+0x10>)
 80045b6:	681b      	ldr	r3, [r3, #0]
}
 80045b8:	4618      	mov	r0, r3
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bc80      	pop	{r7}
 80045be:	4770      	bx	lr
 80045c0:	20000000 	.word	0x20000000

080045c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80045c8:	f7ff fff2 	bl	80045b0 <HAL_RCC_GetHCLKFreq>
 80045cc:	4602      	mov	r2, r0
 80045ce:	4b05      	ldr	r3, [pc, #20]	; (80045e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	0a1b      	lsrs	r3, r3, #8
 80045d4:	f003 0307 	and.w	r3, r3, #7
 80045d8:	4903      	ldr	r1, [pc, #12]	; (80045e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80045da:	5ccb      	ldrb	r3, [r1, r3]
 80045dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045e0:	4618      	mov	r0, r3
 80045e2:	bd80      	pop	{r7, pc}
 80045e4:	40021000 	.word	0x40021000
 80045e8:	0800d6d4 	.word	0x0800d6d4

080045ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80045f0:	f7ff ffde 	bl	80045b0 <HAL_RCC_GetHCLKFreq>
 80045f4:	4602      	mov	r2, r0
 80045f6:	4b05      	ldr	r3, [pc, #20]	; (800460c <HAL_RCC_GetPCLK2Freq+0x20>)
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	0adb      	lsrs	r3, r3, #11
 80045fc:	f003 0307 	and.w	r3, r3, #7
 8004600:	4903      	ldr	r1, [pc, #12]	; (8004610 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004602:	5ccb      	ldrb	r3, [r1, r3]
 8004604:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004608:	4618      	mov	r0, r3
 800460a:	bd80      	pop	{r7, pc}
 800460c:	40021000 	.word	0x40021000
 8004610:	0800d6d4 	.word	0x0800d6d4

08004614 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004614:	b480      	push	{r7}
 8004616:	b083      	sub	sp, #12
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
 800461c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	220f      	movs	r2, #15
 8004622:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004624:	4b11      	ldr	r3, [pc, #68]	; (800466c <HAL_RCC_GetClockConfig+0x58>)
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	f003 0203 	and.w	r2, r3, #3
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004630:	4b0e      	ldr	r3, [pc, #56]	; (800466c <HAL_RCC_GetClockConfig+0x58>)
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800463c:	4b0b      	ldr	r3, [pc, #44]	; (800466c <HAL_RCC_GetClockConfig+0x58>)
 800463e:	685b      	ldr	r3, [r3, #4]
 8004640:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004648:	4b08      	ldr	r3, [pc, #32]	; (800466c <HAL_RCC_GetClockConfig+0x58>)
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	08db      	lsrs	r3, r3, #3
 800464e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004656:	4b06      	ldr	r3, [pc, #24]	; (8004670 <HAL_RCC_GetClockConfig+0x5c>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f003 0207 	and.w	r2, r3, #7
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8004662:	bf00      	nop
 8004664:	370c      	adds	r7, #12
 8004666:	46bd      	mov	sp, r7
 8004668:	bc80      	pop	{r7}
 800466a:	4770      	bx	lr
 800466c:	40021000 	.word	0x40021000
 8004670:	40022000 	.word	0x40022000

08004674 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004674:	b480      	push	{r7}
 8004676:	b085      	sub	sp, #20
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800467c:	4b0a      	ldr	r3, [pc, #40]	; (80046a8 <RCC_Delay+0x34>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4a0a      	ldr	r2, [pc, #40]	; (80046ac <RCC_Delay+0x38>)
 8004682:	fba2 2303 	umull	r2, r3, r2, r3
 8004686:	0a5b      	lsrs	r3, r3, #9
 8004688:	687a      	ldr	r2, [r7, #4]
 800468a:	fb02 f303 	mul.w	r3, r2, r3
 800468e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004690:	bf00      	nop
  }
  while (Delay --);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	1e5a      	subs	r2, r3, #1
 8004696:	60fa      	str	r2, [r7, #12]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d1f9      	bne.n	8004690 <RCC_Delay+0x1c>
}
 800469c:	bf00      	nop
 800469e:	bf00      	nop
 80046a0:	3714      	adds	r7, #20
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bc80      	pop	{r7}
 80046a6:	4770      	bx	lr
 80046a8:	20000000 	.word	0x20000000
 80046ac:	10624dd3 	.word	0x10624dd3

080046b0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b086      	sub	sp, #24
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80046b8:	2300      	movs	r3, #0
 80046ba:	613b      	str	r3, [r7, #16]
 80046bc:	2300      	movs	r3, #0
 80046be:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f003 0301 	and.w	r3, r3, #1
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d07d      	beq.n	80047c8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80046cc:	2300      	movs	r3, #0
 80046ce:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046d0:	4b4f      	ldr	r3, [pc, #316]	; (8004810 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046d2:	69db      	ldr	r3, [r3, #28]
 80046d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d10d      	bne.n	80046f8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046dc:	4b4c      	ldr	r3, [pc, #304]	; (8004810 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046de:	69db      	ldr	r3, [r3, #28]
 80046e0:	4a4b      	ldr	r2, [pc, #300]	; (8004810 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046e6:	61d3      	str	r3, [r2, #28]
 80046e8:	4b49      	ldr	r3, [pc, #292]	; (8004810 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046ea:	69db      	ldr	r3, [r3, #28]
 80046ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046f0:	60bb      	str	r3, [r7, #8]
 80046f2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046f4:	2301      	movs	r3, #1
 80046f6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046f8:	4b46      	ldr	r3, [pc, #280]	; (8004814 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004700:	2b00      	cmp	r3, #0
 8004702:	d118      	bne.n	8004736 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004704:	4b43      	ldr	r3, [pc, #268]	; (8004814 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a42      	ldr	r2, [pc, #264]	; (8004814 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800470a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800470e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004710:	f7fe fb00 	bl	8002d14 <HAL_GetTick>
 8004714:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004716:	e008      	b.n	800472a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004718:	f7fe fafc 	bl	8002d14 <HAL_GetTick>
 800471c:	4602      	mov	r2, r0
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	1ad3      	subs	r3, r2, r3
 8004722:	2b64      	cmp	r3, #100	; 0x64
 8004724:	d901      	bls.n	800472a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004726:	2303      	movs	r3, #3
 8004728:	e06d      	b.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800472a:	4b3a      	ldr	r3, [pc, #232]	; (8004814 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004732:	2b00      	cmp	r3, #0
 8004734:	d0f0      	beq.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004736:	4b36      	ldr	r3, [pc, #216]	; (8004810 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004738:	6a1b      	ldr	r3, [r3, #32]
 800473a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800473e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d02e      	beq.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800474e:	68fa      	ldr	r2, [r7, #12]
 8004750:	429a      	cmp	r2, r3
 8004752:	d027      	beq.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004754:	4b2e      	ldr	r3, [pc, #184]	; (8004810 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004756:	6a1b      	ldr	r3, [r3, #32]
 8004758:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800475c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800475e:	4b2e      	ldr	r3, [pc, #184]	; (8004818 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004760:	2201      	movs	r2, #1
 8004762:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004764:	4b2c      	ldr	r3, [pc, #176]	; (8004818 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004766:	2200      	movs	r2, #0
 8004768:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800476a:	4a29      	ldr	r2, [pc, #164]	; (8004810 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	f003 0301 	and.w	r3, r3, #1
 8004776:	2b00      	cmp	r3, #0
 8004778:	d014      	beq.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800477a:	f7fe facb 	bl	8002d14 <HAL_GetTick>
 800477e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004780:	e00a      	b.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004782:	f7fe fac7 	bl	8002d14 <HAL_GetTick>
 8004786:	4602      	mov	r2, r0
 8004788:	693b      	ldr	r3, [r7, #16]
 800478a:	1ad3      	subs	r3, r2, r3
 800478c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004790:	4293      	cmp	r3, r2
 8004792:	d901      	bls.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004794:	2303      	movs	r3, #3
 8004796:	e036      	b.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004798:	4b1d      	ldr	r3, [pc, #116]	; (8004810 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800479a:	6a1b      	ldr	r3, [r3, #32]
 800479c:	f003 0302 	and.w	r3, r3, #2
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d0ee      	beq.n	8004782 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80047a4:	4b1a      	ldr	r3, [pc, #104]	; (8004810 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047a6:	6a1b      	ldr	r3, [r3, #32]
 80047a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	4917      	ldr	r1, [pc, #92]	; (8004810 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047b2:	4313      	orrs	r3, r2
 80047b4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80047b6:	7dfb      	ldrb	r3, [r7, #23]
 80047b8:	2b01      	cmp	r3, #1
 80047ba:	d105      	bne.n	80047c8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047bc:	4b14      	ldr	r3, [pc, #80]	; (8004810 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047be:	69db      	ldr	r3, [r3, #28]
 80047c0:	4a13      	ldr	r2, [pc, #76]	; (8004810 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80047c6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f003 0302 	and.w	r3, r3, #2
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d008      	beq.n	80047e6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80047d4:	4b0e      	ldr	r3, [pc, #56]	; (8004810 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	689b      	ldr	r3, [r3, #8]
 80047e0:	490b      	ldr	r1, [pc, #44]	; (8004810 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047e2:	4313      	orrs	r3, r2
 80047e4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f003 0310 	and.w	r3, r3, #16
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d008      	beq.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80047f2:	4b07      	ldr	r3, [pc, #28]	; (8004810 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047f4:	685b      	ldr	r3, [r3, #4]
 80047f6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	68db      	ldr	r3, [r3, #12]
 80047fe:	4904      	ldr	r1, [pc, #16]	; (8004810 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004800:	4313      	orrs	r3, r2
 8004802:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004804:	2300      	movs	r3, #0
}
 8004806:	4618      	mov	r0, r3
 8004808:	3718      	adds	r7, #24
 800480a:	46bd      	mov	sp, r7
 800480c:	bd80      	pop	{r7, pc}
 800480e:	bf00      	nop
 8004810:	40021000 	.word	0x40021000
 8004814:	40007000 	.word	0x40007000
 8004818:	42420440 	.word	0x42420440

0800481c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800481c:	b590      	push	{r4, r7, lr}
 800481e:	b08d      	sub	sp, #52	; 0x34
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004824:	4b5a      	ldr	r3, [pc, #360]	; (8004990 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8004826:	f107 040c 	add.w	r4, r7, #12
 800482a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800482c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004830:	f240 2301 	movw	r3, #513	; 0x201
 8004834:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004836:	2300      	movs	r3, #0
 8004838:	627b      	str	r3, [r7, #36]	; 0x24
 800483a:	2300      	movs	r3, #0
 800483c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800483e:	2300      	movs	r3, #0
 8004840:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004842:	2300      	movs	r3, #0
 8004844:	61fb      	str	r3, [r7, #28]
 8004846:	2300      	movs	r3, #0
 8004848:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2b10      	cmp	r3, #16
 800484e:	d00a      	beq.n	8004866 <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2b10      	cmp	r3, #16
 8004854:	f200 8091 	bhi.w	800497a <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2b01      	cmp	r3, #1
 800485c:	d04c      	beq.n	80048f8 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2b02      	cmp	r3, #2
 8004862:	d07c      	beq.n	800495e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004864:	e089      	b.n	800497a <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
      temp_reg = RCC->CFGR;
 8004866:	4b4b      	ldr	r3, [pc, #300]	; (8004994 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800486c:	4b49      	ldr	r3, [pc, #292]	; (8004994 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004874:	2b00      	cmp	r3, #0
 8004876:	f000 8082 	beq.w	800497e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800487a:	69fb      	ldr	r3, [r7, #28]
 800487c:	0c9b      	lsrs	r3, r3, #18
 800487e:	f003 030f 	and.w	r3, r3, #15
 8004882:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8004886:	4413      	add	r3, r2
 8004888:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800488c:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800488e:	69fb      	ldr	r3, [r7, #28]
 8004890:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004894:	2b00      	cmp	r3, #0
 8004896:	d018      	beq.n	80048ca <HAL_RCCEx_GetPeriphCLKFreq+0xae>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004898:	4b3e      	ldr	r3, [pc, #248]	; (8004994 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800489a:	685b      	ldr	r3, [r3, #4]
 800489c:	0c5b      	lsrs	r3, r3, #17
 800489e:	f003 0301 	and.w	r3, r3, #1
 80048a2:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80048a6:	4413      	add	r3, r2
 80048a8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80048ac:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80048ae:	69fb      	ldr	r3, [r7, #28]
 80048b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d00d      	beq.n	80048d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80048b8:	4a37      	ldr	r2, [pc, #220]	; (8004998 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 80048ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048bc:	fbb2 f2f3 	udiv	r2, r2, r3
 80048c0:	6a3b      	ldr	r3, [r7, #32]
 80048c2:	fb02 f303 	mul.w	r3, r2, r3
 80048c6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80048c8:	e004      	b.n	80048d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80048ca:	6a3b      	ldr	r3, [r7, #32]
 80048cc:	4a33      	ldr	r2, [pc, #204]	; (800499c <HAL_RCCEx_GetPeriphCLKFreq+0x180>)
 80048ce:	fb02 f303 	mul.w	r3, r2, r3
 80048d2:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80048d4:	4b2f      	ldr	r3, [pc, #188]	; (8004994 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80048d6:	685b      	ldr	r3, [r3, #4]
 80048d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80048dc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80048e0:	d102      	bne.n	80048e8 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
          frequency = pllclk;
 80048e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048e4:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80048e6:	e04a      	b.n	800497e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
          frequency = (pllclk * 2) / 3;
 80048e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048ea:	005b      	lsls	r3, r3, #1
 80048ec:	4a2c      	ldr	r2, [pc, #176]	; (80049a0 <HAL_RCCEx_GetPeriphCLKFreq+0x184>)
 80048ee:	fba2 2303 	umull	r2, r3, r2, r3
 80048f2:	085b      	lsrs	r3, r3, #1
 80048f4:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80048f6:	e042      	b.n	800497e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      temp_reg = RCC->BDCR;
 80048f8:	4b26      	ldr	r3, [pc, #152]	; (8004994 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80048fa:	6a1b      	ldr	r3, [r3, #32]
 80048fc:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80048fe:	69fb      	ldr	r3, [r7, #28]
 8004900:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004904:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004908:	d108      	bne.n	800491c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 800490a:	69fb      	ldr	r3, [r7, #28]
 800490c:	f003 0302 	and.w	r3, r3, #2
 8004910:	2b00      	cmp	r3, #0
 8004912:	d003      	beq.n	800491c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSE_VALUE;
 8004914:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004918:	62bb      	str	r3, [r7, #40]	; 0x28
 800491a:	e01f      	b.n	800495c <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800491c:	69fb      	ldr	r3, [r7, #28]
 800491e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004922:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004926:	d109      	bne.n	800493c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 8004928:	4b1a      	ldr	r3, [pc, #104]	; (8004994 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800492a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800492c:	f003 0302 	and.w	r3, r3, #2
 8004930:	2b00      	cmp	r3, #0
 8004932:	d003      	beq.n	800493c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
        frequency = LSI_VALUE;
 8004934:	f649 4340 	movw	r3, #40000	; 0x9c40
 8004938:	62bb      	str	r3, [r7, #40]	; 0x28
 800493a:	e00f      	b.n	800495c <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800493c:	69fb      	ldr	r3, [r7, #28]
 800493e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004942:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004946:	d11c      	bne.n	8004982 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8004948:	4b12      	ldr	r3, [pc, #72]	; (8004994 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004950:	2b00      	cmp	r3, #0
 8004952:	d016      	beq.n	8004982 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
        frequency = HSE_VALUE / 128U;
 8004954:	f24f 4324 	movw	r3, #62500	; 0xf424
 8004958:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800495a:	e012      	b.n	8004982 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 800495c:	e011      	b.n	8004982 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800495e:	f7ff fe45 	bl	80045ec <HAL_RCC_GetPCLK2Freq>
 8004962:	4602      	mov	r2, r0
 8004964:	4b0b      	ldr	r3, [pc, #44]	; (8004994 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	0b9b      	lsrs	r3, r3, #14
 800496a:	f003 0303 	and.w	r3, r3, #3
 800496e:	3301      	adds	r3, #1
 8004970:	005b      	lsls	r3, r3, #1
 8004972:	fbb2 f3f3 	udiv	r3, r2, r3
 8004976:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004978:	e004      	b.n	8004984 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 800497a:	bf00      	nop
 800497c:	e002      	b.n	8004984 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 800497e:	bf00      	nop
 8004980:	e000      	b.n	8004984 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8004982:	bf00      	nop
    }
  }
  return (frequency);
 8004984:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8004986:	4618      	mov	r0, r3
 8004988:	3734      	adds	r7, #52	; 0x34
 800498a:	46bd      	mov	sp, r7
 800498c:	bd90      	pop	{r4, r7, pc}
 800498e:	bf00      	nop
 8004990:	0800d57c 	.word	0x0800d57c
 8004994:	40021000 	.word	0x40021000
 8004998:	007a1200 	.word	0x007a1200
 800499c:	003d0900 	.word	0x003d0900
 80049a0:	aaaaaaab 	.word	0xaaaaaaab

080049a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b082      	sub	sp, #8
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d101      	bne.n	80049b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80049b2:	2301      	movs	r3, #1
 80049b4:	e041      	b.n	8004a3a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049bc:	b2db      	uxtb	r3, r3
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d106      	bne.n	80049d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2200      	movs	r2, #0
 80049c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80049ca:	6878      	ldr	r0, [r7, #4]
 80049cc:	f7fd fc00 	bl	80021d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2202      	movs	r2, #2
 80049d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681a      	ldr	r2, [r3, #0]
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	3304      	adds	r3, #4
 80049e0:	4619      	mov	r1, r3
 80049e2:	4610      	mov	r0, r2
 80049e4:	f000 fb2a 	bl	800503c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2201      	movs	r2, #1
 80049ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2201      	movs	r2, #1
 80049f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2201      	movs	r2, #1
 80049fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2201      	movs	r2, #1
 8004a04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2201      	movs	r2, #1
 8004a0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2201      	movs	r2, #1
 8004a14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2201      	movs	r2, #1
 8004a24:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2201      	movs	r2, #1
 8004a34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004a38:	2300      	movs	r3, #0
}
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	3708      	adds	r7, #8
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bd80      	pop	{r7, pc}
	...

08004a44 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004a44:	b480      	push	{r7}
 8004a46:	b085      	sub	sp, #20
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a52:	b2db      	uxtb	r3, r3
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d001      	beq.n	8004a5c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004a58:	2301      	movs	r3, #1
 8004a5a:	e032      	b.n	8004ac2 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2202      	movs	r2, #2
 8004a60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4a18      	ldr	r2, [pc, #96]	; (8004acc <HAL_TIM_Base_Start+0x88>)
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d00e      	beq.n	8004a8c <HAL_TIM_Base_Start+0x48>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a76:	d009      	beq.n	8004a8c <HAL_TIM_Base_Start+0x48>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a14      	ldr	r2, [pc, #80]	; (8004ad0 <HAL_TIM_Base_Start+0x8c>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d004      	beq.n	8004a8c <HAL_TIM_Base_Start+0x48>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a13      	ldr	r2, [pc, #76]	; (8004ad4 <HAL_TIM_Base_Start+0x90>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d111      	bne.n	8004ab0 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	689b      	ldr	r3, [r3, #8]
 8004a92:	f003 0307 	and.w	r3, r3, #7
 8004a96:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	2b06      	cmp	r3, #6
 8004a9c:	d010      	beq.n	8004ac0 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	681a      	ldr	r2, [r3, #0]
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f042 0201 	orr.w	r2, r2, #1
 8004aac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004aae:	e007      	b.n	8004ac0 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	681a      	ldr	r2, [r3, #0]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f042 0201 	orr.w	r2, r2, #1
 8004abe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004ac0:	2300      	movs	r3, #0
}
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	3714      	adds	r7, #20
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	bc80      	pop	{r7}
 8004aca:	4770      	bx	lr
 8004acc:	40012c00 	.word	0x40012c00
 8004ad0:	40000400 	.word	0x40000400
 8004ad4:	40000800 	.word	0x40000800

08004ad8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004ad8:	b480      	push	{r7}
 8004ada:	b085      	sub	sp, #20
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ae6:	b2db      	uxtb	r3, r3
 8004ae8:	2b01      	cmp	r3, #1
 8004aea:	d001      	beq.n	8004af0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004aec:	2301      	movs	r3, #1
 8004aee:	e03a      	b.n	8004b66 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2202      	movs	r2, #2
 8004af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	68da      	ldr	r2, [r3, #12]
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f042 0201 	orr.w	r2, r2, #1
 8004b06:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a18      	ldr	r2, [pc, #96]	; (8004b70 <HAL_TIM_Base_Start_IT+0x98>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d00e      	beq.n	8004b30 <HAL_TIM_Base_Start_IT+0x58>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b1a:	d009      	beq.n	8004b30 <HAL_TIM_Base_Start_IT+0x58>
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4a14      	ldr	r2, [pc, #80]	; (8004b74 <HAL_TIM_Base_Start_IT+0x9c>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d004      	beq.n	8004b30 <HAL_TIM_Base_Start_IT+0x58>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4a13      	ldr	r2, [pc, #76]	; (8004b78 <HAL_TIM_Base_Start_IT+0xa0>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d111      	bne.n	8004b54 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	f003 0307 	and.w	r3, r3, #7
 8004b3a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	2b06      	cmp	r3, #6
 8004b40:	d010      	beq.n	8004b64 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	681a      	ldr	r2, [r3, #0]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f042 0201 	orr.w	r2, r2, #1
 8004b50:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b52:	e007      	b.n	8004b64 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	681a      	ldr	r2, [r3, #0]
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f042 0201 	orr.w	r2, r2, #1
 8004b62:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004b64:	2300      	movs	r3, #0
}
 8004b66:	4618      	mov	r0, r3
 8004b68:	3714      	adds	r7, #20
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bc80      	pop	{r7}
 8004b6e:	4770      	bx	lr
 8004b70:	40012c00 	.word	0x40012c00
 8004b74:	40000400 	.word	0x40000400
 8004b78:	40000800 	.word	0x40000800

08004b7c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b083      	sub	sp, #12
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	68da      	ldr	r2, [r3, #12]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f022 0201 	bic.w	r2, r2, #1
 8004b92:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	6a1a      	ldr	r2, [r3, #32]
 8004b9a:	f241 1311 	movw	r3, #4369	; 0x1111
 8004b9e:	4013      	ands	r3, r2
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d10f      	bne.n	8004bc4 <HAL_TIM_Base_Stop_IT+0x48>
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	6a1a      	ldr	r2, [r3, #32]
 8004baa:	f240 4344 	movw	r3, #1092	; 0x444
 8004bae:	4013      	ands	r3, r2
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d107      	bne.n	8004bc4 <HAL_TIM_Base_Stop_IT+0x48>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	681a      	ldr	r2, [r3, #0]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f022 0201 	bic.w	r2, r2, #1
 8004bc2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004bcc:	2300      	movs	r3, #0
}
 8004bce:	4618      	mov	r0, r3
 8004bd0:	370c      	adds	r7, #12
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bc80      	pop	{r7}
 8004bd6:	4770      	bx	lr

08004bd8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b082      	sub	sp, #8
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	691b      	ldr	r3, [r3, #16]
 8004be6:	f003 0302 	and.w	r3, r3, #2
 8004bea:	2b02      	cmp	r3, #2
 8004bec:	d122      	bne.n	8004c34 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	68db      	ldr	r3, [r3, #12]
 8004bf4:	f003 0302 	and.w	r3, r3, #2
 8004bf8:	2b02      	cmp	r3, #2
 8004bfa:	d11b      	bne.n	8004c34 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f06f 0202 	mvn.w	r2, #2
 8004c04:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2201      	movs	r2, #1
 8004c0a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	699b      	ldr	r3, [r3, #24]
 8004c12:	f003 0303 	and.w	r3, r3, #3
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d003      	beq.n	8004c22 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004c1a:	6878      	ldr	r0, [r7, #4]
 8004c1c:	f000 f9f3 	bl	8005006 <HAL_TIM_IC_CaptureCallback>
 8004c20:	e005      	b.n	8004c2e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c22:	6878      	ldr	r0, [r7, #4]
 8004c24:	f000 f9e6 	bl	8004ff4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c28:	6878      	ldr	r0, [r7, #4]
 8004c2a:	f000 f9f5 	bl	8005018 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2200      	movs	r2, #0
 8004c32:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	691b      	ldr	r3, [r3, #16]
 8004c3a:	f003 0304 	and.w	r3, r3, #4
 8004c3e:	2b04      	cmp	r3, #4
 8004c40:	d122      	bne.n	8004c88 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	68db      	ldr	r3, [r3, #12]
 8004c48:	f003 0304 	and.w	r3, r3, #4
 8004c4c:	2b04      	cmp	r3, #4
 8004c4e:	d11b      	bne.n	8004c88 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f06f 0204 	mvn.w	r2, #4
 8004c58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	2202      	movs	r2, #2
 8004c5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	699b      	ldr	r3, [r3, #24]
 8004c66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d003      	beq.n	8004c76 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c6e:	6878      	ldr	r0, [r7, #4]
 8004c70:	f000 f9c9 	bl	8005006 <HAL_TIM_IC_CaptureCallback>
 8004c74:	e005      	b.n	8004c82 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c76:	6878      	ldr	r0, [r7, #4]
 8004c78:	f000 f9bc 	bl	8004ff4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c7c:	6878      	ldr	r0, [r7, #4]
 8004c7e:	f000 f9cb 	bl	8005018 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2200      	movs	r2, #0
 8004c86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	691b      	ldr	r3, [r3, #16]
 8004c8e:	f003 0308 	and.w	r3, r3, #8
 8004c92:	2b08      	cmp	r3, #8
 8004c94:	d122      	bne.n	8004cdc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	68db      	ldr	r3, [r3, #12]
 8004c9c:	f003 0308 	and.w	r3, r3, #8
 8004ca0:	2b08      	cmp	r3, #8
 8004ca2:	d11b      	bne.n	8004cdc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f06f 0208 	mvn.w	r2, #8
 8004cac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2204      	movs	r2, #4
 8004cb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	69db      	ldr	r3, [r3, #28]
 8004cba:	f003 0303 	and.w	r3, r3, #3
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d003      	beq.n	8004cca <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cc2:	6878      	ldr	r0, [r7, #4]
 8004cc4:	f000 f99f 	bl	8005006 <HAL_TIM_IC_CaptureCallback>
 8004cc8:	e005      	b.n	8004cd6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cca:	6878      	ldr	r0, [r7, #4]
 8004ccc:	f000 f992 	bl	8004ff4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cd0:	6878      	ldr	r0, [r7, #4]
 8004cd2:	f000 f9a1 	bl	8005018 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2200      	movs	r2, #0
 8004cda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	691b      	ldr	r3, [r3, #16]
 8004ce2:	f003 0310 	and.w	r3, r3, #16
 8004ce6:	2b10      	cmp	r3, #16
 8004ce8:	d122      	bne.n	8004d30 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	68db      	ldr	r3, [r3, #12]
 8004cf0:	f003 0310 	and.w	r3, r3, #16
 8004cf4:	2b10      	cmp	r3, #16
 8004cf6:	d11b      	bne.n	8004d30 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f06f 0210 	mvn.w	r2, #16
 8004d00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2208      	movs	r2, #8
 8004d06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	69db      	ldr	r3, [r3, #28]
 8004d0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d003      	beq.n	8004d1e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d16:	6878      	ldr	r0, [r7, #4]
 8004d18:	f000 f975 	bl	8005006 <HAL_TIM_IC_CaptureCallback>
 8004d1c:	e005      	b.n	8004d2a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d1e:	6878      	ldr	r0, [r7, #4]
 8004d20:	f000 f968 	bl	8004ff4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d24:	6878      	ldr	r0, [r7, #4]
 8004d26:	f000 f977 	bl	8005018 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	691b      	ldr	r3, [r3, #16]
 8004d36:	f003 0301 	and.w	r3, r3, #1
 8004d3a:	2b01      	cmp	r3, #1
 8004d3c:	d10e      	bne.n	8004d5c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	68db      	ldr	r3, [r3, #12]
 8004d44:	f003 0301 	and.w	r3, r3, #1
 8004d48:	2b01      	cmp	r3, #1
 8004d4a:	d107      	bne.n	8004d5c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f06f 0201 	mvn.w	r2, #1
 8004d54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	f7fc fda4 	bl	80018a4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	691b      	ldr	r3, [r3, #16]
 8004d62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d66:	2b80      	cmp	r3, #128	; 0x80
 8004d68:	d10e      	bne.n	8004d88 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	68db      	ldr	r3, [r3, #12]
 8004d70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d74:	2b80      	cmp	r3, #128	; 0x80
 8004d76:	d107      	bne.n	8004d88 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004d80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004d82:	6878      	ldr	r0, [r7, #4]
 8004d84:	f000 fb47 	bl	8005416 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	691b      	ldr	r3, [r3, #16]
 8004d8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d92:	2b40      	cmp	r3, #64	; 0x40
 8004d94:	d10e      	bne.n	8004db4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	68db      	ldr	r3, [r3, #12]
 8004d9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004da0:	2b40      	cmp	r3, #64	; 0x40
 8004da2:	d107      	bne.n	8004db4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004dac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004dae:	6878      	ldr	r0, [r7, #4]
 8004db0:	f000 f93b 	bl	800502a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	691b      	ldr	r3, [r3, #16]
 8004dba:	f003 0320 	and.w	r3, r3, #32
 8004dbe:	2b20      	cmp	r3, #32
 8004dc0:	d10e      	bne.n	8004de0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	68db      	ldr	r3, [r3, #12]
 8004dc8:	f003 0320 	and.w	r3, r3, #32
 8004dcc:	2b20      	cmp	r3, #32
 8004dce:	d107      	bne.n	8004de0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f06f 0220 	mvn.w	r2, #32
 8004dd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004dda:	6878      	ldr	r0, [r7, #4]
 8004ddc:	f000 fb12 	bl	8005404 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004de0:	bf00      	nop
 8004de2:	3708      	adds	r7, #8
 8004de4:	46bd      	mov	sp, r7
 8004de6:	bd80      	pop	{r7, pc}

08004de8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b084      	sub	sp, #16
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
 8004df0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004df8:	2b01      	cmp	r3, #1
 8004dfa:	d101      	bne.n	8004e00 <HAL_TIM_ConfigClockSource+0x18>
 8004dfc:	2302      	movs	r3, #2
 8004dfe:	e0b3      	b.n	8004f68 <HAL_TIM_ConfigClockSource+0x180>
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2201      	movs	r2, #1
 8004e04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2202      	movs	r2, #2
 8004e0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	689b      	ldr	r3, [r3, #8]
 8004e16:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004e1e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004e26:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	68fa      	ldr	r2, [r7, #12]
 8004e2e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e38:	d03e      	beq.n	8004eb8 <HAL_TIM_ConfigClockSource+0xd0>
 8004e3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e3e:	f200 8087 	bhi.w	8004f50 <HAL_TIM_ConfigClockSource+0x168>
 8004e42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e46:	f000 8085 	beq.w	8004f54 <HAL_TIM_ConfigClockSource+0x16c>
 8004e4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e4e:	d87f      	bhi.n	8004f50 <HAL_TIM_ConfigClockSource+0x168>
 8004e50:	2b70      	cmp	r3, #112	; 0x70
 8004e52:	d01a      	beq.n	8004e8a <HAL_TIM_ConfigClockSource+0xa2>
 8004e54:	2b70      	cmp	r3, #112	; 0x70
 8004e56:	d87b      	bhi.n	8004f50 <HAL_TIM_ConfigClockSource+0x168>
 8004e58:	2b60      	cmp	r3, #96	; 0x60
 8004e5a:	d050      	beq.n	8004efe <HAL_TIM_ConfigClockSource+0x116>
 8004e5c:	2b60      	cmp	r3, #96	; 0x60
 8004e5e:	d877      	bhi.n	8004f50 <HAL_TIM_ConfigClockSource+0x168>
 8004e60:	2b50      	cmp	r3, #80	; 0x50
 8004e62:	d03c      	beq.n	8004ede <HAL_TIM_ConfigClockSource+0xf6>
 8004e64:	2b50      	cmp	r3, #80	; 0x50
 8004e66:	d873      	bhi.n	8004f50 <HAL_TIM_ConfigClockSource+0x168>
 8004e68:	2b40      	cmp	r3, #64	; 0x40
 8004e6a:	d058      	beq.n	8004f1e <HAL_TIM_ConfigClockSource+0x136>
 8004e6c:	2b40      	cmp	r3, #64	; 0x40
 8004e6e:	d86f      	bhi.n	8004f50 <HAL_TIM_ConfigClockSource+0x168>
 8004e70:	2b30      	cmp	r3, #48	; 0x30
 8004e72:	d064      	beq.n	8004f3e <HAL_TIM_ConfigClockSource+0x156>
 8004e74:	2b30      	cmp	r3, #48	; 0x30
 8004e76:	d86b      	bhi.n	8004f50 <HAL_TIM_ConfigClockSource+0x168>
 8004e78:	2b20      	cmp	r3, #32
 8004e7a:	d060      	beq.n	8004f3e <HAL_TIM_ConfigClockSource+0x156>
 8004e7c:	2b20      	cmp	r3, #32
 8004e7e:	d867      	bhi.n	8004f50 <HAL_TIM_ConfigClockSource+0x168>
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d05c      	beq.n	8004f3e <HAL_TIM_ConfigClockSource+0x156>
 8004e84:	2b10      	cmp	r3, #16
 8004e86:	d05a      	beq.n	8004f3e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004e88:	e062      	b.n	8004f50 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6818      	ldr	r0, [r3, #0]
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	6899      	ldr	r1, [r3, #8]
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	685a      	ldr	r2, [r3, #4]
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	68db      	ldr	r3, [r3, #12]
 8004e9a:	f000 fa36 	bl	800530a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	689b      	ldr	r3, [r3, #8]
 8004ea4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004eac:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	68fa      	ldr	r2, [r7, #12]
 8004eb4:	609a      	str	r2, [r3, #8]
      break;
 8004eb6:	e04e      	b.n	8004f56 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6818      	ldr	r0, [r3, #0]
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	6899      	ldr	r1, [r3, #8]
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	685a      	ldr	r2, [r3, #4]
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	68db      	ldr	r3, [r3, #12]
 8004ec8:	f000 fa1f 	bl	800530a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	689a      	ldr	r2, [r3, #8]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004eda:	609a      	str	r2, [r3, #8]
      break;
 8004edc:	e03b      	b.n	8004f56 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6818      	ldr	r0, [r3, #0]
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	6859      	ldr	r1, [r3, #4]
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	68db      	ldr	r3, [r3, #12]
 8004eea:	461a      	mov	r2, r3
 8004eec:	f000 f996 	bl	800521c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	2150      	movs	r1, #80	; 0x50
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	f000 f9ed 	bl	80052d6 <TIM_ITRx_SetConfig>
      break;
 8004efc:	e02b      	b.n	8004f56 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6818      	ldr	r0, [r3, #0]
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	6859      	ldr	r1, [r3, #4]
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	68db      	ldr	r3, [r3, #12]
 8004f0a:	461a      	mov	r2, r3
 8004f0c:	f000 f9b4 	bl	8005278 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	2160      	movs	r1, #96	; 0x60
 8004f16:	4618      	mov	r0, r3
 8004f18:	f000 f9dd 	bl	80052d6 <TIM_ITRx_SetConfig>
      break;
 8004f1c:	e01b      	b.n	8004f56 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6818      	ldr	r0, [r3, #0]
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	6859      	ldr	r1, [r3, #4]
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	68db      	ldr	r3, [r3, #12]
 8004f2a:	461a      	mov	r2, r3
 8004f2c:	f000 f976 	bl	800521c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	2140      	movs	r1, #64	; 0x40
 8004f36:	4618      	mov	r0, r3
 8004f38:	f000 f9cd 	bl	80052d6 <TIM_ITRx_SetConfig>
      break;
 8004f3c:	e00b      	b.n	8004f56 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681a      	ldr	r2, [r3, #0]
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4619      	mov	r1, r3
 8004f48:	4610      	mov	r0, r2
 8004f4a:	f000 f9c4 	bl	80052d6 <TIM_ITRx_SetConfig>
        break;
 8004f4e:	e002      	b.n	8004f56 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004f50:	bf00      	nop
 8004f52:	e000      	b.n	8004f56 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004f54:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2201      	movs	r2, #1
 8004f5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2200      	movs	r2, #0
 8004f62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004f66:	2300      	movs	r3, #0
}
 8004f68:	4618      	mov	r0, r3
 8004f6a:	3710      	adds	r7, #16
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	bd80      	pop	{r7, pc}

08004f70 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b082      	sub	sp, #8
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
 8004f78:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f80:	2b01      	cmp	r3, #1
 8004f82:	d101      	bne.n	8004f88 <HAL_TIM_SlaveConfigSynchro+0x18>
 8004f84:	2302      	movs	r3, #2
 8004f86:	e031      	b.n	8004fec <HAL_TIM_SlaveConfigSynchro+0x7c>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2202      	movs	r2, #2
 8004f94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8004f98:	6839      	ldr	r1, [r7, #0]
 8004f9a:	6878      	ldr	r0, [r7, #4]
 8004f9c:	f000 f8b0 	bl	8005100 <TIM_SlaveTimer_SetConfig>
 8004fa0:	4603      	mov	r3, r0
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d009      	beq.n	8004fba <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2201      	movs	r2, #1
 8004faa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	e018      	b.n	8004fec <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	68da      	ldr	r2, [r3, #12]
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004fc8:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	68da      	ldr	r2, [r3, #12]
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004fd8:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2201      	movs	r2, #1
 8004fde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004fea:	2300      	movs	r3, #0
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	3708      	adds	r7, #8
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bd80      	pop	{r7, pc}

08004ff4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	b083      	sub	sp, #12
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004ffc:	bf00      	nop
 8004ffe:	370c      	adds	r7, #12
 8005000:	46bd      	mov	sp, r7
 8005002:	bc80      	pop	{r7}
 8005004:	4770      	bx	lr

08005006 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005006:	b480      	push	{r7}
 8005008:	b083      	sub	sp, #12
 800500a:	af00      	add	r7, sp, #0
 800500c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800500e:	bf00      	nop
 8005010:	370c      	adds	r7, #12
 8005012:	46bd      	mov	sp, r7
 8005014:	bc80      	pop	{r7}
 8005016:	4770      	bx	lr

08005018 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005018:	b480      	push	{r7}
 800501a:	b083      	sub	sp, #12
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005020:	bf00      	nop
 8005022:	370c      	adds	r7, #12
 8005024:	46bd      	mov	sp, r7
 8005026:	bc80      	pop	{r7}
 8005028:	4770      	bx	lr

0800502a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800502a:	b480      	push	{r7}
 800502c:	b083      	sub	sp, #12
 800502e:	af00      	add	r7, sp, #0
 8005030:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005032:	bf00      	nop
 8005034:	370c      	adds	r7, #12
 8005036:	46bd      	mov	sp, r7
 8005038:	bc80      	pop	{r7}
 800503a:	4770      	bx	lr

0800503c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800503c:	b480      	push	{r7}
 800503e:	b085      	sub	sp, #20
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
 8005044:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	4a29      	ldr	r2, [pc, #164]	; (80050f4 <TIM_Base_SetConfig+0xb8>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d00b      	beq.n	800506c <TIM_Base_SetConfig+0x30>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800505a:	d007      	beq.n	800506c <TIM_Base_SetConfig+0x30>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	4a26      	ldr	r2, [pc, #152]	; (80050f8 <TIM_Base_SetConfig+0xbc>)
 8005060:	4293      	cmp	r3, r2
 8005062:	d003      	beq.n	800506c <TIM_Base_SetConfig+0x30>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	4a25      	ldr	r2, [pc, #148]	; (80050fc <TIM_Base_SetConfig+0xc0>)
 8005068:	4293      	cmp	r3, r2
 800506a:	d108      	bne.n	800507e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005072:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	685b      	ldr	r3, [r3, #4]
 8005078:	68fa      	ldr	r2, [r7, #12]
 800507a:	4313      	orrs	r3, r2
 800507c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	4a1c      	ldr	r2, [pc, #112]	; (80050f4 <TIM_Base_SetConfig+0xb8>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d00b      	beq.n	800509e <TIM_Base_SetConfig+0x62>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800508c:	d007      	beq.n	800509e <TIM_Base_SetConfig+0x62>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	4a19      	ldr	r2, [pc, #100]	; (80050f8 <TIM_Base_SetConfig+0xbc>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d003      	beq.n	800509e <TIM_Base_SetConfig+0x62>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	4a18      	ldr	r2, [pc, #96]	; (80050fc <TIM_Base_SetConfig+0xc0>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d108      	bne.n	80050b0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	68db      	ldr	r3, [r3, #12]
 80050aa:	68fa      	ldr	r2, [r7, #12]
 80050ac:	4313      	orrs	r3, r2
 80050ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	695b      	ldr	r3, [r3, #20]
 80050ba:	4313      	orrs	r3, r2
 80050bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	68fa      	ldr	r2, [r7, #12]
 80050c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	689a      	ldr	r2, [r3, #8]
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	681a      	ldr	r2, [r3, #0]
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	4a07      	ldr	r2, [pc, #28]	; (80050f4 <TIM_Base_SetConfig+0xb8>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d103      	bne.n	80050e4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	691a      	ldr	r2, [r3, #16]
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2201      	movs	r2, #1
 80050e8:	615a      	str	r2, [r3, #20]
}
 80050ea:	bf00      	nop
 80050ec:	3714      	adds	r7, #20
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bc80      	pop	{r7}
 80050f2:	4770      	bx	lr
 80050f4:	40012c00 	.word	0x40012c00
 80050f8:	40000400 	.word	0x40000400
 80050fc:	40000800 	.word	0x40000800

08005100 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b086      	sub	sp, #24
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
 8005108:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	689b      	ldr	r3, [r3, #8]
 8005110:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005112:	697b      	ldr	r3, [r7, #20]
 8005114:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005118:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	685b      	ldr	r3, [r3, #4]
 800511e:	697a      	ldr	r2, [r7, #20]
 8005120:	4313      	orrs	r3, r2
 8005122:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8005124:	697b      	ldr	r3, [r7, #20]
 8005126:	f023 0307 	bic.w	r3, r3, #7
 800512a:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	697a      	ldr	r2, [r7, #20]
 8005132:	4313      	orrs	r3, r2
 8005134:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	697a      	ldr	r2, [r7, #20]
 800513c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	685b      	ldr	r3, [r3, #4]
 8005142:	2b70      	cmp	r3, #112	; 0x70
 8005144:	d01a      	beq.n	800517c <TIM_SlaveTimer_SetConfig+0x7c>
 8005146:	2b70      	cmp	r3, #112	; 0x70
 8005148:	d860      	bhi.n	800520c <TIM_SlaveTimer_SetConfig+0x10c>
 800514a:	2b60      	cmp	r3, #96	; 0x60
 800514c:	d054      	beq.n	80051f8 <TIM_SlaveTimer_SetConfig+0xf8>
 800514e:	2b60      	cmp	r3, #96	; 0x60
 8005150:	d85c      	bhi.n	800520c <TIM_SlaveTimer_SetConfig+0x10c>
 8005152:	2b50      	cmp	r3, #80	; 0x50
 8005154:	d046      	beq.n	80051e4 <TIM_SlaveTimer_SetConfig+0xe4>
 8005156:	2b50      	cmp	r3, #80	; 0x50
 8005158:	d858      	bhi.n	800520c <TIM_SlaveTimer_SetConfig+0x10c>
 800515a:	2b40      	cmp	r3, #64	; 0x40
 800515c:	d019      	beq.n	8005192 <TIM_SlaveTimer_SetConfig+0x92>
 800515e:	2b40      	cmp	r3, #64	; 0x40
 8005160:	d854      	bhi.n	800520c <TIM_SlaveTimer_SetConfig+0x10c>
 8005162:	2b30      	cmp	r3, #48	; 0x30
 8005164:	d054      	beq.n	8005210 <TIM_SlaveTimer_SetConfig+0x110>
 8005166:	2b30      	cmp	r3, #48	; 0x30
 8005168:	d850      	bhi.n	800520c <TIM_SlaveTimer_SetConfig+0x10c>
 800516a:	2b20      	cmp	r3, #32
 800516c:	d050      	beq.n	8005210 <TIM_SlaveTimer_SetConfig+0x110>
 800516e:	2b20      	cmp	r3, #32
 8005170:	d84c      	bhi.n	800520c <TIM_SlaveTimer_SetConfig+0x10c>
 8005172:	2b00      	cmp	r3, #0
 8005174:	d04c      	beq.n	8005210 <TIM_SlaveTimer_SetConfig+0x110>
 8005176:	2b10      	cmp	r3, #16
 8005178:	d04a      	beq.n	8005210 <TIM_SlaveTimer_SetConfig+0x110>
        assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
        break;
      }

    default:
      break;
 800517a:	e047      	b.n	800520c <TIM_SlaveTimer_SetConfig+0x10c>
      TIM_ETR_SetConfig(htim->Instance,
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6818      	ldr	r0, [r3, #0]
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	68d9      	ldr	r1, [r3, #12]
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	689a      	ldr	r2, [r3, #8]
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	691b      	ldr	r3, [r3, #16]
 800518c:	f000 f8bd 	bl	800530a <TIM_ETR_SetConfig>
      break;
 8005190:	e03f      	b.n	8005212 <TIM_SlaveTimer_SetConfig+0x112>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	2b05      	cmp	r3, #5
 8005198:	d101      	bne.n	800519e <TIM_SlaveTimer_SetConfig+0x9e>
        return HAL_ERROR;
 800519a:	2301      	movs	r3, #1
 800519c:	e03a      	b.n	8005214 <TIM_SlaveTimer_SetConfig+0x114>
      tmpccer = htim->Instance->CCER;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	6a1b      	ldr	r3, [r3, #32]
 80051a4:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	6a1a      	ldr	r2, [r3, #32]
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f022 0201 	bic.w	r2, r2, #1
 80051b4:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	699b      	ldr	r3, [r3, #24]
 80051bc:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80051c4:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	691b      	ldr	r3, [r3, #16]
 80051ca:	011b      	lsls	r3, r3, #4
 80051cc:	68fa      	ldr	r2, [r7, #12]
 80051ce:	4313      	orrs	r3, r2
 80051d0:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	68fa      	ldr	r2, [r7, #12]
 80051d8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	693a      	ldr	r2, [r7, #16]
 80051e0:	621a      	str	r2, [r3, #32]
      break;
 80051e2:	e016      	b.n	8005212 <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6818      	ldr	r0, [r3, #0]
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	6899      	ldr	r1, [r3, #8]
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	691b      	ldr	r3, [r3, #16]
 80051f0:	461a      	mov	r2, r3
 80051f2:	f000 f813 	bl	800521c <TIM_TI1_ConfigInputStage>
      break;
 80051f6:	e00c      	b.n	8005212 <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6818      	ldr	r0, [r3, #0]
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	6899      	ldr	r1, [r3, #8]
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	691b      	ldr	r3, [r3, #16]
 8005204:	461a      	mov	r2, r3
 8005206:	f000 f837 	bl	8005278 <TIM_TI2_ConfigInputStage>
      break;
 800520a:	e002      	b.n	8005212 <TIM_SlaveTimer_SetConfig+0x112>
      break;
 800520c:	bf00      	nop
 800520e:	e000      	b.n	8005212 <TIM_SlaveTimer_SetConfig+0x112>
        break;
 8005210:	bf00      	nop
  }
  return HAL_OK;
 8005212:	2300      	movs	r3, #0
}
 8005214:	4618      	mov	r0, r3
 8005216:	3718      	adds	r7, #24
 8005218:	46bd      	mov	sp, r7
 800521a:	bd80      	pop	{r7, pc}

0800521c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800521c:	b480      	push	{r7}
 800521e:	b087      	sub	sp, #28
 8005220:	af00      	add	r7, sp, #0
 8005222:	60f8      	str	r0, [r7, #12]
 8005224:	60b9      	str	r1, [r7, #8]
 8005226:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	6a1b      	ldr	r3, [r3, #32]
 800522c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	6a1b      	ldr	r3, [r3, #32]
 8005232:	f023 0201 	bic.w	r2, r3, #1
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	699b      	ldr	r3, [r3, #24]
 800523e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005240:	693b      	ldr	r3, [r7, #16]
 8005242:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005246:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	011b      	lsls	r3, r3, #4
 800524c:	693a      	ldr	r2, [r7, #16]
 800524e:	4313      	orrs	r3, r2
 8005250:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005252:	697b      	ldr	r3, [r7, #20]
 8005254:	f023 030a 	bic.w	r3, r3, #10
 8005258:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800525a:	697a      	ldr	r2, [r7, #20]
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	4313      	orrs	r3, r2
 8005260:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	693a      	ldr	r2, [r7, #16]
 8005266:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	697a      	ldr	r2, [r7, #20]
 800526c:	621a      	str	r2, [r3, #32]
}
 800526e:	bf00      	nop
 8005270:	371c      	adds	r7, #28
 8005272:	46bd      	mov	sp, r7
 8005274:	bc80      	pop	{r7}
 8005276:	4770      	bx	lr

08005278 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005278:	b480      	push	{r7}
 800527a:	b087      	sub	sp, #28
 800527c:	af00      	add	r7, sp, #0
 800527e:	60f8      	str	r0, [r7, #12]
 8005280:	60b9      	str	r1, [r7, #8]
 8005282:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	6a1b      	ldr	r3, [r3, #32]
 8005288:	f023 0210 	bic.w	r2, r3, #16
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	699b      	ldr	r3, [r3, #24]
 8005294:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	6a1b      	ldr	r3, [r3, #32]
 800529a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800529c:	697b      	ldr	r3, [r7, #20]
 800529e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80052a2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	031b      	lsls	r3, r3, #12
 80052a8:	697a      	ldr	r2, [r7, #20]
 80052aa:	4313      	orrs	r3, r2
 80052ac:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80052ae:	693b      	ldr	r3, [r7, #16]
 80052b0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80052b4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80052b6:	68bb      	ldr	r3, [r7, #8]
 80052b8:	011b      	lsls	r3, r3, #4
 80052ba:	693a      	ldr	r2, [r7, #16]
 80052bc:	4313      	orrs	r3, r2
 80052be:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	697a      	ldr	r2, [r7, #20]
 80052c4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	693a      	ldr	r2, [r7, #16]
 80052ca:	621a      	str	r2, [r3, #32]
}
 80052cc:	bf00      	nop
 80052ce:	371c      	adds	r7, #28
 80052d0:	46bd      	mov	sp, r7
 80052d2:	bc80      	pop	{r7}
 80052d4:	4770      	bx	lr

080052d6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80052d6:	b480      	push	{r7}
 80052d8:	b085      	sub	sp, #20
 80052da:	af00      	add	r7, sp, #0
 80052dc:	6078      	str	r0, [r7, #4]
 80052de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	689b      	ldr	r3, [r3, #8]
 80052e4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052ec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80052ee:	683a      	ldr	r2, [r7, #0]
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	4313      	orrs	r3, r2
 80052f4:	f043 0307 	orr.w	r3, r3, #7
 80052f8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	68fa      	ldr	r2, [r7, #12]
 80052fe:	609a      	str	r2, [r3, #8]
}
 8005300:	bf00      	nop
 8005302:	3714      	adds	r7, #20
 8005304:	46bd      	mov	sp, r7
 8005306:	bc80      	pop	{r7}
 8005308:	4770      	bx	lr

0800530a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800530a:	b480      	push	{r7}
 800530c:	b087      	sub	sp, #28
 800530e:	af00      	add	r7, sp, #0
 8005310:	60f8      	str	r0, [r7, #12]
 8005312:	60b9      	str	r1, [r7, #8]
 8005314:	607a      	str	r2, [r7, #4]
 8005316:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	689b      	ldr	r3, [r3, #8]
 800531c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800531e:	697b      	ldr	r3, [r7, #20]
 8005320:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005324:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	021a      	lsls	r2, r3, #8
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	431a      	orrs	r2, r3
 800532e:	68bb      	ldr	r3, [r7, #8]
 8005330:	4313      	orrs	r3, r2
 8005332:	697a      	ldr	r2, [r7, #20]
 8005334:	4313      	orrs	r3, r2
 8005336:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	697a      	ldr	r2, [r7, #20]
 800533c:	609a      	str	r2, [r3, #8]
}
 800533e:	bf00      	nop
 8005340:	371c      	adds	r7, #28
 8005342:	46bd      	mov	sp, r7
 8005344:	bc80      	pop	{r7}
 8005346:	4770      	bx	lr

08005348 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005348:	b480      	push	{r7}
 800534a:	b085      	sub	sp, #20
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
 8005350:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005358:	2b01      	cmp	r3, #1
 800535a:	d101      	bne.n	8005360 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800535c:	2302      	movs	r3, #2
 800535e:	e046      	b.n	80053ee <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2201      	movs	r2, #1
 8005364:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2202      	movs	r2, #2
 800536c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	685b      	ldr	r3, [r3, #4]
 8005376:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	689b      	ldr	r3, [r3, #8]
 800537e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005386:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	68fa      	ldr	r2, [r7, #12]
 800538e:	4313      	orrs	r3, r2
 8005390:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	68fa      	ldr	r2, [r7, #12]
 8005398:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	4a16      	ldr	r2, [pc, #88]	; (80053f8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d00e      	beq.n	80053c2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053ac:	d009      	beq.n	80053c2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	4a12      	ldr	r2, [pc, #72]	; (80053fc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d004      	beq.n	80053c2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	4a10      	ldr	r2, [pc, #64]	; (8005400 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80053be:	4293      	cmp	r3, r2
 80053c0:	d10c      	bne.n	80053dc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80053c2:	68bb      	ldr	r3, [r7, #8]
 80053c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80053c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	68ba      	ldr	r2, [r7, #8]
 80053d0:	4313      	orrs	r3, r2
 80053d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	68ba      	ldr	r2, [r7, #8]
 80053da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2201      	movs	r2, #1
 80053e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2200      	movs	r2, #0
 80053e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80053ec:	2300      	movs	r3, #0
}
 80053ee:	4618      	mov	r0, r3
 80053f0:	3714      	adds	r7, #20
 80053f2:	46bd      	mov	sp, r7
 80053f4:	bc80      	pop	{r7}
 80053f6:	4770      	bx	lr
 80053f8:	40012c00 	.word	0x40012c00
 80053fc:	40000400 	.word	0x40000400
 8005400:	40000800 	.word	0x40000800

08005404 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005404:	b480      	push	{r7}
 8005406:	b083      	sub	sp, #12
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800540c:	bf00      	nop
 800540e:	370c      	adds	r7, #12
 8005410:	46bd      	mov	sp, r7
 8005412:	bc80      	pop	{r7}
 8005414:	4770      	bx	lr

08005416 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005416:	b480      	push	{r7}
 8005418:	b083      	sub	sp, #12
 800541a:	af00      	add	r7, sp, #0
 800541c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800541e:	bf00      	nop
 8005420:	370c      	adds	r7, #12
 8005422:	46bd      	mov	sp, r7
 8005424:	bc80      	pop	{r7}
 8005426:	4770      	bx	lr

08005428 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b082      	sub	sp, #8
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d101      	bne.n	800543a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005436:	2301      	movs	r3, #1
 8005438:	e03f      	b.n	80054ba <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005440:	b2db      	uxtb	r3, r3
 8005442:	2b00      	cmp	r3, #0
 8005444:	d106      	bne.n	8005454 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2200      	movs	r2, #0
 800544a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800544e:	6878      	ldr	r0, [r7, #4]
 8005450:	f7fc ff54 	bl	80022fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2224      	movs	r2, #36	; 0x24
 8005458:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	68da      	ldr	r2, [r3, #12]
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800546a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800546c:	6878      	ldr	r0, [r7, #4]
 800546e:	f000 f9a7 	bl	80057c0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	691a      	ldr	r2, [r3, #16]
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005480:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	695a      	ldr	r2, [r3, #20]
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005490:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	68da      	ldr	r2, [r3, #12]
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80054a0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2200      	movs	r2, #0
 80054a6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2220      	movs	r2, #32
 80054ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2220      	movs	r2, #32
 80054b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80054b8:	2300      	movs	r3, #0
}
 80054ba:	4618      	mov	r0, r3
 80054bc:	3708      	adds	r7, #8
 80054be:	46bd      	mov	sp, r7
 80054c0:	bd80      	pop	{r7, pc}

080054c2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054c2:	b580      	push	{r7, lr}
 80054c4:	b08a      	sub	sp, #40	; 0x28
 80054c6:	af02      	add	r7, sp, #8
 80054c8:	60f8      	str	r0, [r7, #12]
 80054ca:	60b9      	str	r1, [r7, #8]
 80054cc:	603b      	str	r3, [r7, #0]
 80054ce:	4613      	mov	r3, r2
 80054d0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80054d2:	2300      	movs	r3, #0
 80054d4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054dc:	b2db      	uxtb	r3, r3
 80054de:	2b20      	cmp	r3, #32
 80054e0:	d17c      	bne.n	80055dc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80054e2:	68bb      	ldr	r3, [r7, #8]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d002      	beq.n	80054ee <HAL_UART_Transmit+0x2c>
 80054e8:	88fb      	ldrh	r3, [r7, #6]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d101      	bne.n	80054f2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80054ee:	2301      	movs	r3, #1
 80054f0:	e075      	b.n	80055de <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054f8:	2b01      	cmp	r3, #1
 80054fa:	d101      	bne.n	8005500 <HAL_UART_Transmit+0x3e>
 80054fc:	2302      	movs	r3, #2
 80054fe:	e06e      	b.n	80055de <HAL_UART_Transmit+0x11c>
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	2201      	movs	r2, #1
 8005504:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	2200      	movs	r2, #0
 800550c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	2221      	movs	r2, #33	; 0x21
 8005512:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005516:	f7fd fbfd 	bl	8002d14 <HAL_GetTick>
 800551a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	88fa      	ldrh	r2, [r7, #6]
 8005520:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	88fa      	ldrh	r2, [r7, #6]
 8005526:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	689b      	ldr	r3, [r3, #8]
 800552c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005530:	d108      	bne.n	8005544 <HAL_UART_Transmit+0x82>
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	691b      	ldr	r3, [r3, #16]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d104      	bne.n	8005544 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800553a:	2300      	movs	r3, #0
 800553c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800553e:	68bb      	ldr	r3, [r7, #8]
 8005540:	61bb      	str	r3, [r7, #24]
 8005542:	e003      	b.n	800554c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005544:	68bb      	ldr	r3, [r7, #8]
 8005546:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005548:	2300      	movs	r3, #0
 800554a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	2200      	movs	r2, #0
 8005550:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005554:	e02a      	b.n	80055ac <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	9300      	str	r3, [sp, #0]
 800555a:	697b      	ldr	r3, [r7, #20]
 800555c:	2200      	movs	r2, #0
 800555e:	2180      	movs	r1, #128	; 0x80
 8005560:	68f8      	ldr	r0, [r7, #12]
 8005562:	f000 f8e2 	bl	800572a <UART_WaitOnFlagUntilTimeout>
 8005566:	4603      	mov	r3, r0
 8005568:	2b00      	cmp	r3, #0
 800556a:	d001      	beq.n	8005570 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800556c:	2303      	movs	r3, #3
 800556e:	e036      	b.n	80055de <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005570:	69fb      	ldr	r3, [r7, #28]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d10b      	bne.n	800558e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005576:	69bb      	ldr	r3, [r7, #24]
 8005578:	881b      	ldrh	r3, [r3, #0]
 800557a:	461a      	mov	r2, r3
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005584:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005586:	69bb      	ldr	r3, [r7, #24]
 8005588:	3302      	adds	r3, #2
 800558a:	61bb      	str	r3, [r7, #24]
 800558c:	e007      	b.n	800559e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800558e:	69fb      	ldr	r3, [r7, #28]
 8005590:	781a      	ldrb	r2, [r3, #0]
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005598:	69fb      	ldr	r3, [r7, #28]
 800559a:	3301      	adds	r3, #1
 800559c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80055a2:	b29b      	uxth	r3, r3
 80055a4:	3b01      	subs	r3, #1
 80055a6:	b29a      	uxth	r2, r3
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80055b0:	b29b      	uxth	r3, r3
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d1cf      	bne.n	8005556 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	9300      	str	r3, [sp, #0]
 80055ba:	697b      	ldr	r3, [r7, #20]
 80055bc:	2200      	movs	r2, #0
 80055be:	2140      	movs	r1, #64	; 0x40
 80055c0:	68f8      	ldr	r0, [r7, #12]
 80055c2:	f000 f8b2 	bl	800572a <UART_WaitOnFlagUntilTimeout>
 80055c6:	4603      	mov	r3, r0
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d001      	beq.n	80055d0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80055cc:	2303      	movs	r3, #3
 80055ce:	e006      	b.n	80055de <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	2220      	movs	r2, #32
 80055d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80055d8:	2300      	movs	r3, #0
 80055da:	e000      	b.n	80055de <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80055dc:	2302      	movs	r3, #2
  }
}
 80055de:	4618      	mov	r0, r3
 80055e0:	3720      	adds	r7, #32
 80055e2:	46bd      	mov	sp, r7
 80055e4:	bd80      	pop	{r7, pc}

080055e6 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055e6:	b580      	push	{r7, lr}
 80055e8:	b08a      	sub	sp, #40	; 0x28
 80055ea:	af02      	add	r7, sp, #8
 80055ec:	60f8      	str	r0, [r7, #12]
 80055ee:	60b9      	str	r1, [r7, #8]
 80055f0:	603b      	str	r3, [r7, #0]
 80055f2:	4613      	mov	r3, r2
 80055f4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80055f6:	2300      	movs	r3, #0
 80055f8:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005600:	b2db      	uxtb	r3, r3
 8005602:	2b20      	cmp	r3, #32
 8005604:	f040 808c 	bne.w	8005720 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005608:	68bb      	ldr	r3, [r7, #8]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d002      	beq.n	8005614 <HAL_UART_Receive+0x2e>
 800560e:	88fb      	ldrh	r3, [r7, #6]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d101      	bne.n	8005618 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8005614:	2301      	movs	r3, #1
 8005616:	e084      	b.n	8005722 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800561e:	2b01      	cmp	r3, #1
 8005620:	d101      	bne.n	8005626 <HAL_UART_Receive+0x40>
 8005622:	2302      	movs	r3, #2
 8005624:	e07d      	b.n	8005722 <HAL_UART_Receive+0x13c>
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	2201      	movs	r2, #1
 800562a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	2200      	movs	r2, #0
 8005632:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	2222      	movs	r2, #34	; 0x22
 8005638:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	2200      	movs	r2, #0
 8005640:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005642:	f7fd fb67 	bl	8002d14 <HAL_GetTick>
 8005646:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	88fa      	ldrh	r2, [r7, #6]
 800564c:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	88fa      	ldrh	r2, [r7, #6]
 8005652:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	689b      	ldr	r3, [r3, #8]
 8005658:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800565c:	d108      	bne.n	8005670 <HAL_UART_Receive+0x8a>
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	691b      	ldr	r3, [r3, #16]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d104      	bne.n	8005670 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8005666:	2300      	movs	r3, #0
 8005668:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800566a:	68bb      	ldr	r3, [r7, #8]
 800566c:	61bb      	str	r3, [r7, #24]
 800566e:	e003      	b.n	8005678 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8005670:	68bb      	ldr	r3, [r7, #8]
 8005672:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005674:	2300      	movs	r3, #0
 8005676:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	2200      	movs	r2, #0
 800567c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8005680:	e043      	b.n	800570a <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	9300      	str	r3, [sp, #0]
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	2200      	movs	r2, #0
 800568a:	2120      	movs	r1, #32
 800568c:	68f8      	ldr	r0, [r7, #12]
 800568e:	f000 f84c 	bl	800572a <UART_WaitOnFlagUntilTimeout>
 8005692:	4603      	mov	r3, r0
 8005694:	2b00      	cmp	r3, #0
 8005696:	d001      	beq.n	800569c <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8005698:	2303      	movs	r3, #3
 800569a:	e042      	b.n	8005722 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 800569c:	69fb      	ldr	r3, [r7, #28]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d10c      	bne.n	80056bc <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	685b      	ldr	r3, [r3, #4]
 80056a8:	b29b      	uxth	r3, r3
 80056aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056ae:	b29a      	uxth	r2, r3
 80056b0:	69bb      	ldr	r3, [r7, #24]
 80056b2:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80056b4:	69bb      	ldr	r3, [r7, #24]
 80056b6:	3302      	adds	r3, #2
 80056b8:	61bb      	str	r3, [r7, #24]
 80056ba:	e01f      	b.n	80056fc <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	689b      	ldr	r3, [r3, #8]
 80056c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056c4:	d007      	beq.n	80056d6 <HAL_UART_Receive+0xf0>
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	689b      	ldr	r3, [r3, #8]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d10a      	bne.n	80056e4 <HAL_UART_Receive+0xfe>
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	691b      	ldr	r3, [r3, #16]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d106      	bne.n	80056e4 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	685b      	ldr	r3, [r3, #4]
 80056dc:	b2da      	uxtb	r2, r3
 80056de:	69fb      	ldr	r3, [r7, #28]
 80056e0:	701a      	strb	r2, [r3, #0]
 80056e2:	e008      	b.n	80056f6 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	b2db      	uxtb	r3, r3
 80056ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80056f0:	b2da      	uxtb	r2, r3
 80056f2:	69fb      	ldr	r3, [r7, #28]
 80056f4:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80056f6:	69fb      	ldr	r3, [r7, #28]
 80056f8:	3301      	adds	r3, #1
 80056fa:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005700:	b29b      	uxth	r3, r3
 8005702:	3b01      	subs	r3, #1
 8005704:	b29a      	uxth	r2, r3
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800570e:	b29b      	uxth	r3, r3
 8005710:	2b00      	cmp	r3, #0
 8005712:	d1b6      	bne.n	8005682 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	2220      	movs	r2, #32
 8005718:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 800571c:	2300      	movs	r3, #0
 800571e:	e000      	b.n	8005722 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8005720:	2302      	movs	r3, #2
  }
}
 8005722:	4618      	mov	r0, r3
 8005724:	3720      	adds	r7, #32
 8005726:	46bd      	mov	sp, r7
 8005728:	bd80      	pop	{r7, pc}

0800572a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800572a:	b580      	push	{r7, lr}
 800572c:	b084      	sub	sp, #16
 800572e:	af00      	add	r7, sp, #0
 8005730:	60f8      	str	r0, [r7, #12]
 8005732:	60b9      	str	r1, [r7, #8]
 8005734:	603b      	str	r3, [r7, #0]
 8005736:	4613      	mov	r3, r2
 8005738:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800573a:	e02c      	b.n	8005796 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800573c:	69bb      	ldr	r3, [r7, #24]
 800573e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005742:	d028      	beq.n	8005796 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005744:	69bb      	ldr	r3, [r7, #24]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d007      	beq.n	800575a <UART_WaitOnFlagUntilTimeout+0x30>
 800574a:	f7fd fae3 	bl	8002d14 <HAL_GetTick>
 800574e:	4602      	mov	r2, r0
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	1ad3      	subs	r3, r2, r3
 8005754:	69ba      	ldr	r2, [r7, #24]
 8005756:	429a      	cmp	r2, r3
 8005758:	d21d      	bcs.n	8005796 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	68da      	ldr	r2, [r3, #12]
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005768:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	695a      	ldr	r2, [r3, #20]
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f022 0201 	bic.w	r2, r2, #1
 8005778:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2220      	movs	r2, #32
 800577e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	2220      	movs	r2, #32
 8005786:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	2200      	movs	r2, #0
 800578e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005792:	2303      	movs	r3, #3
 8005794:	e00f      	b.n	80057b6 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	681a      	ldr	r2, [r3, #0]
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	4013      	ands	r3, r2
 80057a0:	68ba      	ldr	r2, [r7, #8]
 80057a2:	429a      	cmp	r2, r3
 80057a4:	bf0c      	ite	eq
 80057a6:	2301      	moveq	r3, #1
 80057a8:	2300      	movne	r3, #0
 80057aa:	b2db      	uxtb	r3, r3
 80057ac:	461a      	mov	r2, r3
 80057ae:	79fb      	ldrb	r3, [r7, #7]
 80057b0:	429a      	cmp	r2, r3
 80057b2:	d0c3      	beq.n	800573c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80057b4:	2300      	movs	r3, #0
}
 80057b6:	4618      	mov	r0, r3
 80057b8:	3710      	adds	r7, #16
 80057ba:	46bd      	mov	sp, r7
 80057bc:	bd80      	pop	{r7, pc}
	...

080057c0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b084      	sub	sp, #16
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	691b      	ldr	r3, [r3, #16]
 80057ce:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	68da      	ldr	r2, [r3, #12]
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	430a      	orrs	r2, r1
 80057dc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	689a      	ldr	r2, [r3, #8]
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	691b      	ldr	r3, [r3, #16]
 80057e6:	431a      	orrs	r2, r3
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	695b      	ldr	r3, [r3, #20]
 80057ec:	4313      	orrs	r3, r2
 80057ee:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	68db      	ldr	r3, [r3, #12]
 80057f6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80057fa:	f023 030c 	bic.w	r3, r3, #12
 80057fe:	687a      	ldr	r2, [r7, #4]
 8005800:	6812      	ldr	r2, [r2, #0]
 8005802:	68b9      	ldr	r1, [r7, #8]
 8005804:	430b      	orrs	r3, r1
 8005806:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	695b      	ldr	r3, [r3, #20]
 800580e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	699a      	ldr	r2, [r3, #24]
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	430a      	orrs	r2, r1
 800581c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	4a2c      	ldr	r2, [pc, #176]	; (80058d4 <UART_SetConfig+0x114>)
 8005824:	4293      	cmp	r3, r2
 8005826:	d103      	bne.n	8005830 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005828:	f7fe fee0 	bl	80045ec <HAL_RCC_GetPCLK2Freq>
 800582c:	60f8      	str	r0, [r7, #12]
 800582e:	e002      	b.n	8005836 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005830:	f7fe fec8 	bl	80045c4 <HAL_RCC_GetPCLK1Freq>
 8005834:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005836:	68fa      	ldr	r2, [r7, #12]
 8005838:	4613      	mov	r3, r2
 800583a:	009b      	lsls	r3, r3, #2
 800583c:	4413      	add	r3, r2
 800583e:	009a      	lsls	r2, r3, #2
 8005840:	441a      	add	r2, r3
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	009b      	lsls	r3, r3, #2
 8005848:	fbb2 f3f3 	udiv	r3, r2, r3
 800584c:	4a22      	ldr	r2, [pc, #136]	; (80058d8 <UART_SetConfig+0x118>)
 800584e:	fba2 2303 	umull	r2, r3, r2, r3
 8005852:	095b      	lsrs	r3, r3, #5
 8005854:	0119      	lsls	r1, r3, #4
 8005856:	68fa      	ldr	r2, [r7, #12]
 8005858:	4613      	mov	r3, r2
 800585a:	009b      	lsls	r3, r3, #2
 800585c:	4413      	add	r3, r2
 800585e:	009a      	lsls	r2, r3, #2
 8005860:	441a      	add	r2, r3
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	009b      	lsls	r3, r3, #2
 8005868:	fbb2 f2f3 	udiv	r2, r2, r3
 800586c:	4b1a      	ldr	r3, [pc, #104]	; (80058d8 <UART_SetConfig+0x118>)
 800586e:	fba3 0302 	umull	r0, r3, r3, r2
 8005872:	095b      	lsrs	r3, r3, #5
 8005874:	2064      	movs	r0, #100	; 0x64
 8005876:	fb00 f303 	mul.w	r3, r0, r3
 800587a:	1ad3      	subs	r3, r2, r3
 800587c:	011b      	lsls	r3, r3, #4
 800587e:	3332      	adds	r3, #50	; 0x32
 8005880:	4a15      	ldr	r2, [pc, #84]	; (80058d8 <UART_SetConfig+0x118>)
 8005882:	fba2 2303 	umull	r2, r3, r2, r3
 8005886:	095b      	lsrs	r3, r3, #5
 8005888:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800588c:	4419      	add	r1, r3
 800588e:	68fa      	ldr	r2, [r7, #12]
 8005890:	4613      	mov	r3, r2
 8005892:	009b      	lsls	r3, r3, #2
 8005894:	4413      	add	r3, r2
 8005896:	009a      	lsls	r2, r3, #2
 8005898:	441a      	add	r2, r3
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	009b      	lsls	r3, r3, #2
 80058a0:	fbb2 f2f3 	udiv	r2, r2, r3
 80058a4:	4b0c      	ldr	r3, [pc, #48]	; (80058d8 <UART_SetConfig+0x118>)
 80058a6:	fba3 0302 	umull	r0, r3, r3, r2
 80058aa:	095b      	lsrs	r3, r3, #5
 80058ac:	2064      	movs	r0, #100	; 0x64
 80058ae:	fb00 f303 	mul.w	r3, r0, r3
 80058b2:	1ad3      	subs	r3, r2, r3
 80058b4:	011b      	lsls	r3, r3, #4
 80058b6:	3332      	adds	r3, #50	; 0x32
 80058b8:	4a07      	ldr	r2, [pc, #28]	; (80058d8 <UART_SetConfig+0x118>)
 80058ba:	fba2 2303 	umull	r2, r3, r2, r3
 80058be:	095b      	lsrs	r3, r3, #5
 80058c0:	f003 020f 	and.w	r2, r3, #15
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	440a      	add	r2, r1
 80058ca:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80058cc:	bf00      	nop
 80058ce:	3710      	adds	r7, #16
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bd80      	pop	{r7, pc}
 80058d4:	40013800 	.word	0x40013800
 80058d8:	51eb851f 	.word	0x51eb851f

080058dc <SentError>:
/*
 *      .  
 *   UART       
 *   ,     
 */
void SentError(uint8_t *file, uint32_t line) {
 80058dc:	b590      	push	{r4, r7, lr}
 80058de:	b0b5      	sub	sp, #212	; 0xd4
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
 80058e4:	6039      	str	r1, [r7, #0]
	char buf[200] = { 0 };
 80058e6:	2300      	movs	r3, #0
 80058e8:	60bb      	str	r3, [r7, #8]
 80058ea:	f107 030c 	add.w	r3, r7, #12
 80058ee:	22c4      	movs	r2, #196	; 0xc4
 80058f0:	2100      	movs	r1, #0
 80058f2:	4618      	mov	r0, r3
 80058f4:	f003 f997 	bl	8008c26 <memset>
	sprintf(buf, "\r Exception: Wrong parameters value: file %s on line %d\r\n", file, (int) line);
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	f107 0008 	add.w	r0, r7, #8
 80058fe:	687a      	ldr	r2, [r7, #4]
 8005900:	4911      	ldr	r1, [pc, #68]	; (8005948 <SentError+0x6c>)
 8005902:	f004 f917 	bl	8009b34 <siprintf>
	while (HAL_UART_Transmit(&huart1, (uint8_t*) buf, strlen(buf),10 * strlen(buf)) != HAL_OK);
 8005906:	bf00      	nop
 8005908:	f107 0308 	add.w	r3, r7, #8
 800590c:	4618      	mov	r0, r3
 800590e:	f7fa fc1f 	bl	8000150 <strlen>
 8005912:	4603      	mov	r3, r0
 8005914:	b29c      	uxth	r4, r3
 8005916:	f107 0308 	add.w	r3, r7, #8
 800591a:	4618      	mov	r0, r3
 800591c:	f7fa fc18 	bl	8000150 <strlen>
 8005920:	4602      	mov	r2, r0
 8005922:	4613      	mov	r3, r2
 8005924:	009b      	lsls	r3, r3, #2
 8005926:	4413      	add	r3, r2
 8005928:	005b      	lsls	r3, r3, #1
 800592a:	f107 0108 	add.w	r1, r7, #8
 800592e:	4622      	mov	r2, r4
 8005930:	4806      	ldr	r0, [pc, #24]	; (800594c <SentError+0x70>)
 8005932:	f7ff fdc6 	bl	80054c2 <HAL_UART_Transmit>
 8005936:	4603      	mov	r3, r0
 8005938:	2b00      	cmp	r3, #0
 800593a:	d1e5      	bne.n	8005908 <SentError+0x2c>
	HAL_NVIC_SystemReset();
 800593c:	f7fe f8cd 	bl	8003ada <HAL_NVIC_SystemReset>
}
 8005940:	bf00      	nop
 8005942:	37d4      	adds	r7, #212	; 0xd4
 8005944:	46bd      	mov	sp, r7
 8005946:	bd90      	pop	{r4, r7, pc}
 8005948:	0800d58c 	.word	0x0800d58c
 800594c:	20003aac 	.word	0x20003aac

08005950 <SentResultActionResponse>:

void SentResultActionResponse(struct TypeStruct typeStruct, char err[255], bool stat) {
 8005950:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005952:	b08b      	sub	sp, #44	; 0x2c
 8005954:	af04      	add	r7, sp, #16
 8005956:	60f8      	str	r0, [r7, #12]
 8005958:	60b9      	str	r1, [r7, #8]
 800595a:	4613      	mov	r3, r2
 800595c:	71fb      	strb	r3, [r7, #7]
 800595e:	466b      	mov	r3, sp
 8005960:	461e      	mov	r6, r3
	char resultState[19 + strlen(err)];
 8005962:	68b8      	ldr	r0, [r7, #8]
 8005964:	f7fa fbf4 	bl	8000150 <strlen>
 8005968:	4603      	mov	r3, r0
 800596a:	f103 0413 	add.w	r4, r3, #19
 800596e:	4623      	mov	r3, r4
 8005970:	3b01      	subs	r3, #1
 8005972:	617b      	str	r3, [r7, #20]
 8005974:	4620      	mov	r0, r4
 8005976:	f04f 0100 	mov.w	r1, #0
 800597a:	f04f 0200 	mov.w	r2, #0
 800597e:	f04f 0300 	mov.w	r3, #0
 8005982:	00cb      	lsls	r3, r1, #3
 8005984:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8005988:	00c2      	lsls	r2, r0, #3
 800598a:	4620      	mov	r0, r4
 800598c:	f04f 0100 	mov.w	r1, #0
 8005990:	f04f 0200 	mov.w	r2, #0
 8005994:	f04f 0300 	mov.w	r3, #0
 8005998:	00cb      	lsls	r3, r1, #3
 800599a:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800599e:	00c2      	lsls	r2, r0, #3
 80059a0:	1de3      	adds	r3, r4, #7
 80059a2:	08db      	lsrs	r3, r3, #3
 80059a4:	00db      	lsls	r3, r3, #3
 80059a6:	ebad 0d03 	sub.w	sp, sp, r3
 80059aa:	ab04      	add	r3, sp, #16
 80059ac:	3300      	adds	r3, #0
 80059ae:	613b      	str	r3, [r7, #16]

	sprintf(
 80059b0:	6938      	ldr	r0, [r7, #16]
	        resultState,
	        "R_%c%c_%c%c*ERR=%s-STAT=%d",
	         typeStruct.type[0],
 80059b2:	7b3b      	ldrb	r3, [r7, #12]
	sprintf(
 80059b4:	461c      	mov	r4, r3
	         typeStruct.type[1],
 80059b6:	7b7b      	ldrb	r3, [r7, #13]
	sprintf(
 80059b8:	461d      	mov	r5, r3
	         typeStruct.subType[0],
 80059ba:	7bbb      	ldrb	r3, [r7, #14]
	sprintf(
 80059bc:	461a      	mov	r2, r3
	         typeStruct.subType[1],
 80059be:	7bfb      	ldrb	r3, [r7, #15]
	sprintf(
 80059c0:	4619      	mov	r1, r3
 80059c2:	79fb      	ldrb	r3, [r7, #7]
 80059c4:	9303      	str	r3, [sp, #12]
 80059c6:	68bb      	ldr	r3, [r7, #8]
 80059c8:	9302      	str	r3, [sp, #8]
 80059ca:	9101      	str	r1, [sp, #4]
 80059cc:	9200      	str	r2, [sp, #0]
 80059ce:	462b      	mov	r3, r5
 80059d0:	4622      	mov	r2, r4
 80059d2:	4910      	ldr	r1, [pc, #64]	; (8005a14 <SentResultActionResponse+0xc4>)
 80059d4:	f004 f8ae 	bl	8009b34 <siprintf>
	         err,
	         stat);

	while (
 80059d8:	bf00      	nop
			HAL_UART_Transmit(&huart1, (uint8_t*) resultState, strlen(resultState), 10 * strlen(resultState)
 80059da:	693c      	ldr	r4, [r7, #16]
 80059dc:	693b      	ldr	r3, [r7, #16]
 80059de:	4618      	mov	r0, r3
 80059e0:	f7fa fbb6 	bl	8000150 <strlen>
 80059e4:	4603      	mov	r3, r0
 80059e6:	b29d      	uxth	r5, r3
 80059e8:	693b      	ldr	r3, [r7, #16]
 80059ea:	4618      	mov	r0, r3
 80059ec:	f7fa fbb0 	bl	8000150 <strlen>
 80059f0:	4602      	mov	r2, r0
 80059f2:	4613      	mov	r3, r2
 80059f4:	009b      	lsls	r3, r3, #2
 80059f6:	4413      	add	r3, r2
 80059f8:	005b      	lsls	r3, r3, #1
 80059fa:	462a      	mov	r2, r5
 80059fc:	4621      	mov	r1, r4
 80059fe:	4806      	ldr	r0, [pc, #24]	; (8005a18 <SentResultActionResponse+0xc8>)
 8005a00:	f7ff fd5f 	bl	80054c2 <HAL_UART_Transmit>
 8005a04:	4603      	mov	r3, r0
	while (
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d1e7      	bne.n	80059da <SentResultActionResponse+0x8a>
 8005a0a:	46b5      	mov	sp, r6
	) != HAL_OK);
}
 8005a0c:	bf00      	nop
 8005a0e:	371c      	adds	r7, #28
 8005a10:	46bd      	mov	sp, r7
 8005a12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a14:	0800d5c8 	.word	0x0800d5c8
 8005a18:	20003aac 	.word	0x20003aac

08005a1c <SendResponseMeasure>:

//    
/// id -  
/// x -    ( /)
/// y -   y (/ )
void SendResponseMeasure(uint16_t id, uint16_t x, uint32_t y){
 8005a1c:	b590      	push	{r4, r7, lr}
 8005a1e:	b08b      	sub	sp, #44	; 0x2c
 8005a20:	af02      	add	r7, sp, #8
 8005a22:	4603      	mov	r3, r0
 8005a24:	603a      	str	r2, [r7, #0]
 8005a26:	80fb      	strh	r3, [r7, #6]
 8005a28:	460b      	mov	r3, r1
 8005a2a:	80bb      	strh	r3, [r7, #4]
    char measureResult[20];
    sprintf(measureResult, "M_%d-%d-%d", id, x, y);
 8005a2c:	88fa      	ldrh	r2, [r7, #6]
 8005a2e:	88b9      	ldrh	r1, [r7, #4]
 8005a30:	f107 000c 	add.w	r0, r7, #12
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	9300      	str	r3, [sp, #0]
 8005a38:	460b      	mov	r3, r1
 8005a3a:	490f      	ldr	r1, [pc, #60]	; (8005a78 <SendResponseMeasure+0x5c>)
 8005a3c:	f004 f87a 	bl	8009b34 <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*) measureResult, strlen(measureResult), 10 * strlen(measureResult));
 8005a40:	f107 030c 	add.w	r3, r7, #12
 8005a44:	4618      	mov	r0, r3
 8005a46:	f7fa fb83 	bl	8000150 <strlen>
 8005a4a:	4603      	mov	r3, r0
 8005a4c:	b29c      	uxth	r4, r3
 8005a4e:	f107 030c 	add.w	r3, r7, #12
 8005a52:	4618      	mov	r0, r3
 8005a54:	f7fa fb7c 	bl	8000150 <strlen>
 8005a58:	4602      	mov	r2, r0
 8005a5a:	4613      	mov	r3, r2
 8005a5c:	009b      	lsls	r3, r3, #2
 8005a5e:	4413      	add	r3, r2
 8005a60:	005b      	lsls	r3, r3, #1
 8005a62:	f107 010c 	add.w	r1, r7, #12
 8005a66:	4622      	mov	r2, r4
 8005a68:	4804      	ldr	r0, [pc, #16]	; (8005a7c <SendResponseMeasure+0x60>)
 8005a6a:	f7ff fd2a 	bl	80054c2 <HAL_UART_Transmit>
}
 8005a6e:	bf00      	nop
 8005a70:	3724      	adds	r7, #36	; 0x24
 8005a72:	46bd      	mov	sp, r7
 8005a74:	bd90      	pop	{r4, r7, pc}
 8005a76:	bf00      	nop
 8005a78:	0800d5e4 	.word	0x0800d5e4
 8005a7c:	20003aac 	.word	0x20003aac

08005a80 <SendResponseStop>:

//      
void SendResponseStop(uint16_t id){
 8005a80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a82:	b085      	sub	sp, #20
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	4603      	mov	r3, r0
 8005a88:	80fb      	strh	r3, [r7, #6]
 8005a8a:	466b      	mov	r3, sp
 8005a8c:	461e      	mov	r6, r3

    char resultState[snprintf( NULL, 0, "%d", id ) + 7];
 8005a8e:	88fb      	ldrh	r3, [r7, #6]
 8005a90:	4a24      	ldr	r2, [pc, #144]	; (8005b24 <SendResponseStop+0xa4>)
 8005a92:	2100      	movs	r1, #0
 8005a94:	2000      	movs	r0, #0
 8005a96:	f004 f819 	bl	8009acc <sniprintf>
 8005a9a:	4603      	mov	r3, r0
 8005a9c:	1ddc      	adds	r4, r3, #7
 8005a9e:	1e63      	subs	r3, r4, #1
 8005aa0:	60fb      	str	r3, [r7, #12]
 8005aa2:	4623      	mov	r3, r4
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	f04f 0100 	mov.w	r1, #0
 8005aaa:	f04f 0200 	mov.w	r2, #0
 8005aae:	f04f 0300 	mov.w	r3, #0
 8005ab2:	00cb      	lsls	r3, r1, #3
 8005ab4:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8005ab8:	00c2      	lsls	r2, r0, #3
 8005aba:	4623      	mov	r3, r4
 8005abc:	4618      	mov	r0, r3
 8005abe:	f04f 0100 	mov.w	r1, #0
 8005ac2:	f04f 0200 	mov.w	r2, #0
 8005ac6:	f04f 0300 	mov.w	r3, #0
 8005aca:	00cb      	lsls	r3, r1, #3
 8005acc:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8005ad0:	00c2      	lsls	r2, r0, #3
 8005ad2:	4623      	mov	r3, r4
 8005ad4:	3307      	adds	r3, #7
 8005ad6:	08db      	lsrs	r3, r3, #3
 8005ad8:	00db      	lsls	r3, r3, #3
 8005ada:	ebad 0d03 	sub.w	sp, sp, r3
 8005ade:	466b      	mov	r3, sp
 8005ae0:	3300      	adds	r3, #0
 8005ae2:	60bb      	str	r3, [r7, #8]

    sprintf(resultState, "M_STOP_%d", id);
 8005ae4:	68bb      	ldr	r3, [r7, #8]
 8005ae6:	88fa      	ldrh	r2, [r7, #6]
 8005ae8:	490f      	ldr	r1, [pc, #60]	; (8005b28 <SendResponseStop+0xa8>)
 8005aea:	4618      	mov	r0, r3
 8005aec:	f004 f822 	bl	8009b34 <siprintf>

    HAL_UART_Transmit(&huart1, (uint8_t*) resultState, strlen(resultState),10 * strlen(resultState));
 8005af0:	68bc      	ldr	r4, [r7, #8]
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	4618      	mov	r0, r3
 8005af6:	f7fa fb2b 	bl	8000150 <strlen>
 8005afa:	4603      	mov	r3, r0
 8005afc:	b29d      	uxth	r5, r3
 8005afe:	68bb      	ldr	r3, [r7, #8]
 8005b00:	4618      	mov	r0, r3
 8005b02:	f7fa fb25 	bl	8000150 <strlen>
 8005b06:	4602      	mov	r2, r0
 8005b08:	4613      	mov	r3, r2
 8005b0a:	009b      	lsls	r3, r3, #2
 8005b0c:	4413      	add	r3, r2
 8005b0e:	005b      	lsls	r3, r3, #1
 8005b10:	462a      	mov	r2, r5
 8005b12:	4621      	mov	r1, r4
 8005b14:	4805      	ldr	r0, [pc, #20]	; (8005b2c <SendResponseStop+0xac>)
 8005b16:	f7ff fcd4 	bl	80054c2 <HAL_UART_Transmit>
 8005b1a:	46b5      	mov	sp, r6
}
 8005b1c:	bf00      	nop
 8005b1e:	3714      	adds	r7, #20
 8005b20:	46bd      	mov	sp, r7
 8005b22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b24:	0800d5f0 	.word	0x0800d5f0
 8005b28:	0800d5f4 	.word	0x0800d5f4
 8005b2c:	20003aac 	.word	0x20003aac

08005b30 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005b30:	b480      	push	{r7}
 8005b32:	b085      	sub	sp, #20
 8005b34:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005b36:	f3ef 8305 	mrs	r3, IPSR
 8005b3a:	60bb      	str	r3, [r7, #8]
  return(result);
 8005b3c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d10f      	bne.n	8005b62 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b42:	f3ef 8310 	mrs	r3, PRIMASK
 8005b46:	607b      	str	r3, [r7, #4]
  return(result);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d109      	bne.n	8005b62 <osKernelInitialize+0x32>
 8005b4e:	4b10      	ldr	r3, [pc, #64]	; (8005b90 <osKernelInitialize+0x60>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	2b02      	cmp	r3, #2
 8005b54:	d109      	bne.n	8005b6a <osKernelInitialize+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005b56:	f3ef 8311 	mrs	r3, BASEPRI
 8005b5a:	603b      	str	r3, [r7, #0]
  return(result);
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d003      	beq.n	8005b6a <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8005b62:	f06f 0305 	mvn.w	r3, #5
 8005b66:	60fb      	str	r3, [r7, #12]
 8005b68:	e00c      	b.n	8005b84 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005b6a:	4b09      	ldr	r3, [pc, #36]	; (8005b90 <osKernelInitialize+0x60>)
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d105      	bne.n	8005b7e <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8005b72:	4b07      	ldr	r3, [pc, #28]	; (8005b90 <osKernelInitialize+0x60>)
 8005b74:	2201      	movs	r2, #1
 8005b76:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005b78:	2300      	movs	r3, #0
 8005b7a:	60fb      	str	r3, [r7, #12]
 8005b7c:	e002      	b.n	8005b84 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8005b7e:	f04f 33ff 	mov.w	r3, #4294967295
 8005b82:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8005b84:	68fb      	ldr	r3, [r7, #12]
}
 8005b86:	4618      	mov	r0, r3
 8005b88:	3714      	adds	r7, #20
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	bc80      	pop	{r7}
 8005b8e:	4770      	bx	lr
 8005b90:	20000210 	.word	0x20000210

08005b94 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b084      	sub	sp, #16
 8005b98:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005b9a:	f3ef 8305 	mrs	r3, IPSR
 8005b9e:	60bb      	str	r3, [r7, #8]
  return(result);
 8005ba0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d10f      	bne.n	8005bc6 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ba6:	f3ef 8310 	mrs	r3, PRIMASK
 8005baa:	607b      	str	r3, [r7, #4]
  return(result);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d109      	bne.n	8005bc6 <osKernelStart+0x32>
 8005bb2:	4b11      	ldr	r3, [pc, #68]	; (8005bf8 <osKernelStart+0x64>)
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	2b02      	cmp	r3, #2
 8005bb8:	d109      	bne.n	8005bce <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005bba:	f3ef 8311 	mrs	r3, BASEPRI
 8005bbe:	603b      	str	r3, [r7, #0]
  return(result);
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d003      	beq.n	8005bce <osKernelStart+0x3a>
    stat = osErrorISR;
 8005bc6:	f06f 0305 	mvn.w	r3, #5
 8005bca:	60fb      	str	r3, [r7, #12]
 8005bcc:	e00e      	b.n	8005bec <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8005bce:	4b0a      	ldr	r3, [pc, #40]	; (8005bf8 <osKernelStart+0x64>)
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	2b01      	cmp	r3, #1
 8005bd4:	d107      	bne.n	8005be6 <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8005bd6:	4b08      	ldr	r3, [pc, #32]	; (8005bf8 <osKernelStart+0x64>)
 8005bd8:	2202      	movs	r2, #2
 8005bda:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8005bdc:	f001 faa8 	bl	8007130 <vTaskStartScheduler>
      stat = osOK;
 8005be0:	2300      	movs	r3, #0
 8005be2:	60fb      	str	r3, [r7, #12]
 8005be4:	e002      	b.n	8005bec <osKernelStart+0x58>
    } else {
      stat = osError;
 8005be6:	f04f 33ff 	mov.w	r3, #4294967295
 8005bea:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8005bec:	68fb      	ldr	r3, [r7, #12]
}
 8005bee:	4618      	mov	r0, r3
 8005bf0:	3710      	adds	r7, #16
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	bd80      	pop	{r7, pc}
 8005bf6:	bf00      	nop
 8005bf8:	20000210 	.word	0x20000210

08005bfc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b092      	sub	sp, #72	; 0x48
 8005c00:	af04      	add	r7, sp, #16
 8005c02:	60f8      	str	r0, [r7, #12]
 8005c04:	60b9      	str	r1, [r7, #8]
 8005c06:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005c08:	2300      	movs	r3, #0
 8005c0a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005c0c:	f3ef 8305 	mrs	r3, IPSR
 8005c10:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8005c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	f040 8094 	bne.w	8005d42 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c1a:	f3ef 8310 	mrs	r3, PRIMASK
 8005c1e:	623b      	str	r3, [r7, #32]
  return(result);
 8005c20:	6a3b      	ldr	r3, [r7, #32]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	f040 808d 	bne.w	8005d42 <osThreadNew+0x146>
 8005c28:	4b48      	ldr	r3, [pc, #288]	; (8005d4c <osThreadNew+0x150>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	2b02      	cmp	r3, #2
 8005c2e:	d106      	bne.n	8005c3e <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005c30:	f3ef 8311 	mrs	r3, BASEPRI
 8005c34:	61fb      	str	r3, [r7, #28]
  return(result);
 8005c36:	69fb      	ldr	r3, [r7, #28]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	f040 8082 	bne.w	8005d42 <osThreadNew+0x146>
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d07e      	beq.n	8005d42 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8005c44:	2380      	movs	r3, #128	; 0x80
 8005c46:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8005c48:	2318      	movs	r3, #24
 8005c4a:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8005c50:	f107 031b 	add.w	r3, r7, #27
 8005c54:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8005c56:	f04f 33ff 	mov.w	r3, #4294967295
 8005c5a:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d045      	beq.n	8005cee <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d002      	beq.n	8005c70 <osThreadNew+0x74>
        name = attr->name;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	699b      	ldr	r3, [r3, #24]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d002      	beq.n	8005c7e <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	699b      	ldr	r3, [r3, #24]
 8005c7c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005c7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d008      	beq.n	8005c96 <osThreadNew+0x9a>
 8005c84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c86:	2b38      	cmp	r3, #56	; 0x38
 8005c88:	d805      	bhi.n	8005c96 <osThreadNew+0x9a>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	f003 0301 	and.w	r3, r3, #1
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d001      	beq.n	8005c9a <osThreadNew+0x9e>
        return (NULL);
 8005c96:	2300      	movs	r3, #0
 8005c98:	e054      	b.n	8005d44 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	695b      	ldr	r3, [r3, #20]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d003      	beq.n	8005caa <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	695b      	ldr	r3, [r3, #20]
 8005ca6:	089b      	lsrs	r3, r3, #2
 8005ca8:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	689b      	ldr	r3, [r3, #8]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d00e      	beq.n	8005cd0 <osThreadNew+0xd4>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	68db      	ldr	r3, [r3, #12]
 8005cb6:	2bbb      	cmp	r3, #187	; 0xbb
 8005cb8:	d90a      	bls.n	8005cd0 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d006      	beq.n	8005cd0 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	695b      	ldr	r3, [r3, #20]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d002      	beq.n	8005cd0 <osThreadNew+0xd4>
        mem = 1;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	62bb      	str	r3, [r7, #40]	; 0x28
 8005cce:	e010      	b.n	8005cf2 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	689b      	ldr	r3, [r3, #8]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d10c      	bne.n	8005cf2 <osThreadNew+0xf6>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	68db      	ldr	r3, [r3, #12]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d108      	bne.n	8005cf2 <osThreadNew+0xf6>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	691b      	ldr	r3, [r3, #16]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d104      	bne.n	8005cf2 <osThreadNew+0xf6>
          mem = 0;
 8005ce8:	2300      	movs	r3, #0
 8005cea:	62bb      	str	r3, [r7, #40]	; 0x28
 8005cec:	e001      	b.n	8005cf2 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8005cee:	2300      	movs	r3, #0
 8005cf0:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8005cf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cf4:	2b01      	cmp	r3, #1
 8005cf6:	d110      	bne.n	8005d1a <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8005cfc:	687a      	ldr	r2, [r7, #4]
 8005cfe:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005d00:	9202      	str	r2, [sp, #8]
 8005d02:	9301      	str	r3, [sp, #4]
 8005d04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d06:	9300      	str	r3, [sp, #0]
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d0c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005d0e:	68f8      	ldr	r0, [r7, #12]
 8005d10:	f001 f82a 	bl	8006d68 <xTaskCreateStatic>
 8005d14:	4603      	mov	r3, r0
 8005d16:	617b      	str	r3, [r7, #20]
 8005d18:	e013      	b.n	8005d42 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8005d1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d110      	bne.n	8005d42 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005d20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d22:	b29a      	uxth	r2, r3
 8005d24:	f107 0314 	add.w	r3, r7, #20
 8005d28:	9301      	str	r3, [sp, #4]
 8005d2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d2c:	9300      	str	r3, [sp, #0]
 8005d2e:	68bb      	ldr	r3, [r7, #8]
 8005d30:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005d32:	68f8      	ldr	r0, [r7, #12]
 8005d34:	f001 f874 	bl	8006e20 <xTaskCreate>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	2b01      	cmp	r3, #1
 8005d3c:	d001      	beq.n	8005d42 <osThreadNew+0x146>
          hTask = NULL;
 8005d3e:	2300      	movs	r3, #0
 8005d40:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005d42:	697b      	ldr	r3, [r7, #20]
}
 8005d44:	4618      	mov	r0, r3
 8005d46:	3738      	adds	r7, #56	; 0x38
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	bd80      	pop	{r7, pc}
 8005d4c:	20000210 	.word	0x20000210

08005d50 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b086      	sub	sp, #24
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005d58:	f3ef 8305 	mrs	r3, IPSR
 8005d5c:	613b      	str	r3, [r7, #16]
  return(result);
 8005d5e:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d10f      	bne.n	8005d84 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d64:	f3ef 8310 	mrs	r3, PRIMASK
 8005d68:	60fb      	str	r3, [r7, #12]
  return(result);
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d109      	bne.n	8005d84 <osDelay+0x34>
 8005d70:	4b0d      	ldr	r3, [pc, #52]	; (8005da8 <osDelay+0x58>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	2b02      	cmp	r3, #2
 8005d76:	d109      	bne.n	8005d8c <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005d78:	f3ef 8311 	mrs	r3, BASEPRI
 8005d7c:	60bb      	str	r3, [r7, #8]
  return(result);
 8005d7e:	68bb      	ldr	r3, [r7, #8]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d003      	beq.n	8005d8c <osDelay+0x3c>
    stat = osErrorISR;
 8005d84:	f06f 0305 	mvn.w	r3, #5
 8005d88:	617b      	str	r3, [r7, #20]
 8005d8a:	e007      	b.n	8005d9c <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d002      	beq.n	8005d9c <osDelay+0x4c>
      vTaskDelay(ticks);
 8005d96:	6878      	ldr	r0, [r7, #4]
 8005d98:	f001 f996 	bl	80070c8 <vTaskDelay>
    }
  }

  return (stat);
 8005d9c:	697b      	ldr	r3, [r7, #20]
}
 8005d9e:	4618      	mov	r0, r3
 8005da0:	3718      	adds	r7, #24
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bd80      	pop	{r7, pc}
 8005da6:	bf00      	nop
 8005da8:	20000210 	.word	0x20000210

08005dac <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b08c      	sub	sp, #48	; 0x30
 8005db0:	af02      	add	r7, sp, #8
 8005db2:	60f8      	str	r0, [r7, #12]
 8005db4:	60b9      	str	r1, [r7, #8]
 8005db6:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8005db8:	2300      	movs	r3, #0
 8005dba:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005dbc:	f3ef 8305 	mrs	r3, IPSR
 8005dc0:	61bb      	str	r3, [r7, #24]
  return(result);
 8005dc2:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	f040 8086 	bne.w	8005ed6 <osSemaphoreNew+0x12a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005dca:	f3ef 8310 	mrs	r3, PRIMASK
 8005dce:	617b      	str	r3, [r7, #20]
  return(result);
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d17f      	bne.n	8005ed6 <osSemaphoreNew+0x12a>
 8005dd6:	4b42      	ldr	r3, [pc, #264]	; (8005ee0 <osSemaphoreNew+0x134>)
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	2b02      	cmp	r3, #2
 8005ddc:	d105      	bne.n	8005dea <osSemaphoreNew+0x3e>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005dde:	f3ef 8311 	mrs	r3, BASEPRI
 8005de2:	613b      	str	r3, [r7, #16]
  return(result);
 8005de4:	693b      	ldr	r3, [r7, #16]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d175      	bne.n	8005ed6 <osSemaphoreNew+0x12a>
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d072      	beq.n	8005ed6 <osSemaphoreNew+0x12a>
 8005df0:	68ba      	ldr	r2, [r7, #8]
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	429a      	cmp	r2, r3
 8005df6:	d86e      	bhi.n	8005ed6 <osSemaphoreNew+0x12a>
    mem = -1;
 8005df8:	f04f 33ff 	mov.w	r3, #4294967295
 8005dfc:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d015      	beq.n	8005e30 <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	689b      	ldr	r3, [r3, #8]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d006      	beq.n	8005e1a <osSemaphoreNew+0x6e>
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	68db      	ldr	r3, [r3, #12]
 8005e10:	2b4f      	cmp	r3, #79	; 0x4f
 8005e12:	d902      	bls.n	8005e1a <osSemaphoreNew+0x6e>
        mem = 1;
 8005e14:	2301      	movs	r3, #1
 8005e16:	623b      	str	r3, [r7, #32]
 8005e18:	e00c      	b.n	8005e34 <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	689b      	ldr	r3, [r3, #8]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d108      	bne.n	8005e34 <osSemaphoreNew+0x88>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	68db      	ldr	r3, [r3, #12]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d104      	bne.n	8005e34 <osSemaphoreNew+0x88>
          mem = 0;
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	623b      	str	r3, [r7, #32]
 8005e2e:	e001      	b.n	8005e34 <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 8005e30:	2300      	movs	r3, #0
 8005e32:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 8005e34:	6a3b      	ldr	r3, [r7, #32]
 8005e36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e3a:	d04c      	beq.n	8005ed6 <osSemaphoreNew+0x12a>
      if (max_count == 1U) {
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	2b01      	cmp	r3, #1
 8005e40:	d128      	bne.n	8005e94 <osSemaphoreNew+0xe8>
        if (mem == 1) {
 8005e42:	6a3b      	ldr	r3, [r7, #32]
 8005e44:	2b01      	cmp	r3, #1
 8005e46:	d10a      	bne.n	8005e5e <osSemaphoreNew+0xb2>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	689b      	ldr	r3, [r3, #8]
 8005e4c:	2203      	movs	r2, #3
 8005e4e:	9200      	str	r2, [sp, #0]
 8005e50:	2200      	movs	r2, #0
 8005e52:	2100      	movs	r1, #0
 8005e54:	2001      	movs	r0, #1
 8005e56:	f000 fa15 	bl	8006284 <xQueueGenericCreateStatic>
 8005e5a:	6278      	str	r0, [r7, #36]	; 0x24
 8005e5c:	e005      	b.n	8005e6a <osSemaphoreNew+0xbe>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 8005e5e:	2203      	movs	r2, #3
 8005e60:	2100      	movs	r1, #0
 8005e62:	2001      	movs	r0, #1
 8005e64:	f000 fa85 	bl	8006372 <xQueueGenericCreate>
 8005e68:	6278      	str	r0, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8005e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d022      	beq.n	8005eb6 <osSemaphoreNew+0x10a>
 8005e70:	68bb      	ldr	r3, [r7, #8]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d01f      	beq.n	8005eb6 <osSemaphoreNew+0x10a>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8005e76:	2300      	movs	r3, #0
 8005e78:	2200      	movs	r2, #0
 8005e7a:	2100      	movs	r1, #0
 8005e7c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005e7e:	f000 fb43 	bl	8006508 <xQueueGenericSend>
 8005e82:	4603      	mov	r3, r0
 8005e84:	2b01      	cmp	r3, #1
 8005e86:	d016      	beq.n	8005eb6 <osSemaphoreNew+0x10a>
            vSemaphoreDelete (hSemaphore);
 8005e88:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005e8a:	f000 fdb3 	bl	80069f4 <vQueueDelete>
            hSemaphore = NULL;
 8005e8e:	2300      	movs	r3, #0
 8005e90:	627b      	str	r3, [r7, #36]	; 0x24
 8005e92:	e010      	b.n	8005eb6 <osSemaphoreNew+0x10a>
          }
        }
      }
      else {
        if (mem == 1) {
 8005e94:	6a3b      	ldr	r3, [r7, #32]
 8005e96:	2b01      	cmp	r3, #1
 8005e98:	d108      	bne.n	8005eac <osSemaphoreNew+0x100>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	689b      	ldr	r3, [r3, #8]
 8005e9e:	461a      	mov	r2, r3
 8005ea0:	68b9      	ldr	r1, [r7, #8]
 8005ea2:	68f8      	ldr	r0, [r7, #12]
 8005ea4:	f000 fac6 	bl	8006434 <xQueueCreateCountingSemaphoreStatic>
 8005ea8:	6278      	str	r0, [r7, #36]	; 0x24
 8005eaa:	e004      	b.n	8005eb6 <osSemaphoreNew+0x10a>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8005eac:	68b9      	ldr	r1, [r7, #8]
 8005eae:	68f8      	ldr	r0, [r7, #12]
 8005eb0:	f000 faf7 	bl	80064a2 <xQueueCreateCountingSemaphore>
 8005eb4:	6278      	str	r0, [r7, #36]	; 0x24
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8005eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d00c      	beq.n	8005ed6 <osSemaphoreNew+0x12a>
        if (attr != NULL) {
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d003      	beq.n	8005eca <osSemaphoreNew+0x11e>
          name = attr->name;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	61fb      	str	r3, [r7, #28]
 8005ec8:	e001      	b.n	8005ece <osSemaphoreNew+0x122>
        } else {
          name = NULL;
 8005eca:	2300      	movs	r3, #0
 8005ecc:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8005ece:	69f9      	ldr	r1, [r7, #28]
 8005ed0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005ed2:	f000 fec3 	bl	8006c5c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8005ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005ed8:	4618      	mov	r0, r3
 8005eda:	3728      	adds	r7, #40	; 0x28
 8005edc:	46bd      	mov	sp, r7
 8005ede:	bd80      	pop	{r7, pc}
 8005ee0:	20000210 	.word	0x20000210

08005ee4 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b08c      	sub	sp, #48	; 0x30
 8005ee8:	af02      	add	r7, sp, #8
 8005eea:	60f8      	str	r0, [r7, #12]
 8005eec:	60b9      	str	r1, [r7, #8]
 8005eee:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ef4:	f3ef 8305 	mrs	r3, IPSR
 8005ef8:	61bb      	str	r3, [r7, #24]
  return(result);
 8005efa:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d16f      	bne.n	8005fe0 <osMessageQueueNew+0xfc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f00:	f3ef 8310 	mrs	r3, PRIMASK
 8005f04:	617b      	str	r3, [r7, #20]
  return(result);
 8005f06:	697b      	ldr	r3, [r7, #20]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d169      	bne.n	8005fe0 <osMessageQueueNew+0xfc>
 8005f0c:	4b37      	ldr	r3, [pc, #220]	; (8005fec <osMessageQueueNew+0x108>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	2b02      	cmp	r3, #2
 8005f12:	d105      	bne.n	8005f20 <osMessageQueueNew+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005f14:	f3ef 8311 	mrs	r3, BASEPRI
 8005f18:	613b      	str	r3, [r7, #16]
  return(result);
 8005f1a:	693b      	ldr	r3, [r7, #16]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d15f      	bne.n	8005fe0 <osMessageQueueNew+0xfc>
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d05c      	beq.n	8005fe0 <osMessageQueueNew+0xfc>
 8005f26:	68bb      	ldr	r3, [r7, #8]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d059      	beq.n	8005fe0 <osMessageQueueNew+0xfc>
    mem = -1;
 8005f2c:	f04f 33ff 	mov.w	r3, #4294967295
 8005f30:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d029      	beq.n	8005f8c <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	689b      	ldr	r3, [r3, #8]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d012      	beq.n	8005f66 <osMessageQueueNew+0x82>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	68db      	ldr	r3, [r3, #12]
 8005f44:	2b4f      	cmp	r3, #79	; 0x4f
 8005f46:	d90e      	bls.n	8005f66 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d00a      	beq.n	8005f66 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	695a      	ldr	r2, [r3, #20]
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	68b9      	ldr	r1, [r7, #8]
 8005f58:	fb01 f303 	mul.w	r3, r1, r3
 8005f5c:	429a      	cmp	r2, r3
 8005f5e:	d302      	bcc.n	8005f66 <osMessageQueueNew+0x82>
        mem = 1;
 8005f60:	2301      	movs	r3, #1
 8005f62:	623b      	str	r3, [r7, #32]
 8005f64:	e014      	b.n	8005f90 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	689b      	ldr	r3, [r3, #8]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d110      	bne.n	8005f90 <osMessageQueueNew+0xac>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	68db      	ldr	r3, [r3, #12]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d10c      	bne.n	8005f90 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d108      	bne.n	8005f90 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	695b      	ldr	r3, [r3, #20]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d104      	bne.n	8005f90 <osMessageQueueNew+0xac>
          mem = 0;
 8005f86:	2300      	movs	r3, #0
 8005f88:	623b      	str	r3, [r7, #32]
 8005f8a:	e001      	b.n	8005f90 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8005f90:	6a3b      	ldr	r3, [r7, #32]
 8005f92:	2b01      	cmp	r3, #1
 8005f94:	d10b      	bne.n	8005fae <osMessageQueueNew+0xca>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	691a      	ldr	r2, [r3, #16]
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	689b      	ldr	r3, [r3, #8]
 8005f9e:	2100      	movs	r1, #0
 8005fa0:	9100      	str	r1, [sp, #0]
 8005fa2:	68b9      	ldr	r1, [r7, #8]
 8005fa4:	68f8      	ldr	r0, [r7, #12]
 8005fa6:	f000 f96d 	bl	8006284 <xQueueGenericCreateStatic>
 8005faa:	6278      	str	r0, [r7, #36]	; 0x24
 8005fac:	e008      	b.n	8005fc0 <osMessageQueueNew+0xdc>
    }
    else {
      if (mem == 0) {
 8005fae:	6a3b      	ldr	r3, [r7, #32]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d105      	bne.n	8005fc0 <osMessageQueueNew+0xdc>
        hQueue = xQueueCreate (msg_count, msg_size);
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	68b9      	ldr	r1, [r7, #8]
 8005fb8:	68f8      	ldr	r0, [r7, #12]
 8005fba:	f000 f9da 	bl	8006372 <xQueueGenericCreate>
 8005fbe:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8005fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d00c      	beq.n	8005fe0 <osMessageQueueNew+0xfc>
      if (attr != NULL) {
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d003      	beq.n	8005fd4 <osMessageQueueNew+0xf0>
        name = attr->name;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	61fb      	str	r3, [r7, #28]
 8005fd2:	e001      	b.n	8005fd8 <osMessageQueueNew+0xf4>
      } else {
        name = NULL;
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8005fd8:	69f9      	ldr	r1, [r7, #28]
 8005fda:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005fdc:	f000 fe3e 	bl	8006c5c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8005fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	3728      	adds	r7, #40	; 0x28
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	bd80      	pop	{r7, pc}
 8005fea:	bf00      	nop
 8005fec:	20000210 	.word	0x20000210

08005ff0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005ff0:	b480      	push	{r7}
 8005ff2:	b085      	sub	sp, #20
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	60f8      	str	r0, [r7, #12]
 8005ff8:	60b9      	str	r1, [r7, #8]
 8005ffa:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	4a06      	ldr	r2, [pc, #24]	; (8006018 <vApplicationGetIdleTaskMemory+0x28>)
 8006000:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	4a05      	ldr	r2, [pc, #20]	; (800601c <vApplicationGetIdleTaskMemory+0x2c>)
 8006006:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2280      	movs	r2, #128	; 0x80
 800600c:	601a      	str	r2, [r3, #0]
}
 800600e:	bf00      	nop
 8006010:	3714      	adds	r7, #20
 8006012:	46bd      	mov	sp, r7
 8006014:	bc80      	pop	{r7}
 8006016:	4770      	bx	lr
 8006018:	20000214 	.word	0x20000214
 800601c:	200002d0 	.word	0x200002d0

08006020 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006020:	b480      	push	{r7}
 8006022:	b085      	sub	sp, #20
 8006024:	af00      	add	r7, sp, #0
 8006026:	60f8      	str	r0, [r7, #12]
 8006028:	60b9      	str	r1, [r7, #8]
 800602a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	4a07      	ldr	r2, [pc, #28]	; (800604c <vApplicationGetTimerTaskMemory+0x2c>)
 8006030:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006032:	68bb      	ldr	r3, [r7, #8]
 8006034:	4a06      	ldr	r2, [pc, #24]	; (8006050 <vApplicationGetTimerTaskMemory+0x30>)
 8006036:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800603e:	601a      	str	r2, [r3, #0]
}
 8006040:	bf00      	nop
 8006042:	3714      	adds	r7, #20
 8006044:	46bd      	mov	sp, r7
 8006046:	bc80      	pop	{r7}
 8006048:	4770      	bx	lr
 800604a:	bf00      	nop
 800604c:	200004d0 	.word	0x200004d0
 8006050:	2000058c 	.word	0x2000058c

08006054 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006054:	b480      	push	{r7}
 8006056:	b083      	sub	sp, #12
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f103 0208 	add.w	r2, r3, #8
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	f04f 32ff 	mov.w	r2, #4294967295
 800606c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	f103 0208 	add.w	r2, r3, #8
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	f103 0208 	add.w	r2, r3, #8
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2200      	movs	r2, #0
 8006086:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006088:	bf00      	nop
 800608a:	370c      	adds	r7, #12
 800608c:	46bd      	mov	sp, r7
 800608e:	bc80      	pop	{r7}
 8006090:	4770      	bx	lr

08006092 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006092:	b480      	push	{r7}
 8006094:	b083      	sub	sp, #12
 8006096:	af00      	add	r7, sp, #0
 8006098:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	2200      	movs	r2, #0
 800609e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80060a0:	bf00      	nop
 80060a2:	370c      	adds	r7, #12
 80060a4:	46bd      	mov	sp, r7
 80060a6:	bc80      	pop	{r7}
 80060a8:	4770      	bx	lr

080060aa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80060aa:	b480      	push	{r7}
 80060ac:	b085      	sub	sp, #20
 80060ae:	af00      	add	r7, sp, #0
 80060b0:	6078      	str	r0, [r7, #4]
 80060b2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	685b      	ldr	r3, [r3, #4]
 80060b8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	68fa      	ldr	r2, [r7, #12]
 80060be:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	689a      	ldr	r2, [r3, #8]
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	689b      	ldr	r3, [r3, #8]
 80060cc:	683a      	ldr	r2, [r7, #0]
 80060ce:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	683a      	ldr	r2, [r7, #0]
 80060d4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	687a      	ldr	r2, [r7, #4]
 80060da:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	1c5a      	adds	r2, r3, #1
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	601a      	str	r2, [r3, #0]
}
 80060e6:	bf00      	nop
 80060e8:	3714      	adds	r7, #20
 80060ea:	46bd      	mov	sp, r7
 80060ec:	bc80      	pop	{r7}
 80060ee:	4770      	bx	lr

080060f0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80060f0:	b480      	push	{r7}
 80060f2:	b085      	sub	sp, #20
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
 80060f8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006100:	68bb      	ldr	r3, [r7, #8]
 8006102:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006106:	d103      	bne.n	8006110 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	691b      	ldr	r3, [r3, #16]
 800610c:	60fb      	str	r3, [r7, #12]
 800610e:	e00c      	b.n	800612a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	3308      	adds	r3, #8
 8006114:	60fb      	str	r3, [r7, #12]
 8006116:	e002      	b.n	800611e <vListInsert+0x2e>
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	685b      	ldr	r3, [r3, #4]
 800611c:	60fb      	str	r3, [r7, #12]
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	685b      	ldr	r3, [r3, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	68ba      	ldr	r2, [r7, #8]
 8006126:	429a      	cmp	r2, r3
 8006128:	d2f6      	bcs.n	8006118 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	685a      	ldr	r2, [r3, #4]
 800612e:	683b      	ldr	r3, [r7, #0]
 8006130:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	685b      	ldr	r3, [r3, #4]
 8006136:	683a      	ldr	r2, [r7, #0]
 8006138:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	68fa      	ldr	r2, [r7, #12]
 800613e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	683a      	ldr	r2, [r7, #0]
 8006144:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	687a      	ldr	r2, [r7, #4]
 800614a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	1c5a      	adds	r2, r3, #1
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	601a      	str	r2, [r3, #0]
}
 8006156:	bf00      	nop
 8006158:	3714      	adds	r7, #20
 800615a:	46bd      	mov	sp, r7
 800615c:	bc80      	pop	{r7}
 800615e:	4770      	bx	lr

08006160 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006160:	b480      	push	{r7}
 8006162:	b085      	sub	sp, #20
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	691b      	ldr	r3, [r3, #16]
 800616c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	685b      	ldr	r3, [r3, #4]
 8006172:	687a      	ldr	r2, [r7, #4]
 8006174:	6892      	ldr	r2, [r2, #8]
 8006176:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	689b      	ldr	r3, [r3, #8]
 800617c:	687a      	ldr	r2, [r7, #4]
 800617e:	6852      	ldr	r2, [r2, #4]
 8006180:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	685b      	ldr	r3, [r3, #4]
 8006186:	687a      	ldr	r2, [r7, #4]
 8006188:	429a      	cmp	r2, r3
 800618a:	d103      	bne.n	8006194 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	689a      	ldr	r2, [r3, #8]
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2200      	movs	r2, #0
 8006198:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	1e5a      	subs	r2, r3, #1
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
}
 80061a8:	4618      	mov	r0, r3
 80061aa:	3714      	adds	r7, #20
 80061ac:	46bd      	mov	sp, r7
 80061ae:	bc80      	pop	{r7}
 80061b0:	4770      	bx	lr
	...

080061b4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	b084      	sub	sp, #16
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
 80061bc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d10a      	bne.n	80061de <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80061c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061cc:	f383 8811 	msr	BASEPRI, r3
 80061d0:	f3bf 8f6f 	isb	sy
 80061d4:	f3bf 8f4f 	dsb	sy
 80061d8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80061da:	bf00      	nop
 80061dc:	e7fe      	b.n	80061dc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80061de:	f002 f915 	bl	800840c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	681a      	ldr	r2, [r3, #0]
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061ea:	68f9      	ldr	r1, [r7, #12]
 80061ec:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80061ee:	fb01 f303 	mul.w	r3, r1, r3
 80061f2:	441a      	add	r2, r3
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	2200      	movs	r2, #0
 80061fc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681a      	ldr	r2, [r3, #0]
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681a      	ldr	r2, [r3, #0]
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800620e:	3b01      	subs	r3, #1
 8006210:	68f9      	ldr	r1, [r7, #12]
 8006212:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006214:	fb01 f303 	mul.w	r3, r1, r3
 8006218:	441a      	add	r2, r3
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	22ff      	movs	r2, #255	; 0xff
 8006222:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	22ff      	movs	r2, #255	; 0xff
 800622a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	2b00      	cmp	r3, #0
 8006232:	d114      	bne.n	800625e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	691b      	ldr	r3, [r3, #16]
 8006238:	2b00      	cmp	r3, #0
 800623a:	d01a      	beq.n	8006272 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	3310      	adds	r3, #16
 8006240:	4618      	mov	r0, r3
 8006242:	f001 fa37 	bl	80076b4 <xTaskRemoveFromEventList>
 8006246:	4603      	mov	r3, r0
 8006248:	2b00      	cmp	r3, #0
 800624a:	d012      	beq.n	8006272 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800624c:	4b0c      	ldr	r3, [pc, #48]	; (8006280 <xQueueGenericReset+0xcc>)
 800624e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006252:	601a      	str	r2, [r3, #0]
 8006254:	f3bf 8f4f 	dsb	sy
 8006258:	f3bf 8f6f 	isb	sy
 800625c:	e009      	b.n	8006272 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	3310      	adds	r3, #16
 8006262:	4618      	mov	r0, r3
 8006264:	f7ff fef6 	bl	8006054 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	3324      	adds	r3, #36	; 0x24
 800626c:	4618      	mov	r0, r3
 800626e:	f7ff fef1 	bl	8006054 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006272:	f002 f8fb 	bl	800846c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006276:	2301      	movs	r3, #1
}
 8006278:	4618      	mov	r0, r3
 800627a:	3710      	adds	r7, #16
 800627c:	46bd      	mov	sp, r7
 800627e:	bd80      	pop	{r7, pc}
 8006280:	e000ed04 	.word	0xe000ed04

08006284 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006284:	b580      	push	{r7, lr}
 8006286:	b08e      	sub	sp, #56	; 0x38
 8006288:	af02      	add	r7, sp, #8
 800628a:	60f8      	str	r0, [r7, #12]
 800628c:	60b9      	str	r1, [r7, #8]
 800628e:	607a      	str	r2, [r7, #4]
 8006290:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	2b00      	cmp	r3, #0
 8006296:	d10a      	bne.n	80062ae <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8006298:	f04f 0350 	mov.w	r3, #80	; 0x50
 800629c:	f383 8811 	msr	BASEPRI, r3
 80062a0:	f3bf 8f6f 	isb	sy
 80062a4:	f3bf 8f4f 	dsb	sy
 80062a8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80062aa:	bf00      	nop
 80062ac:	e7fe      	b.n	80062ac <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d10a      	bne.n	80062ca <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80062b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062b8:	f383 8811 	msr	BASEPRI, r3
 80062bc:	f3bf 8f6f 	isb	sy
 80062c0:	f3bf 8f4f 	dsb	sy
 80062c4:	627b      	str	r3, [r7, #36]	; 0x24
}
 80062c6:	bf00      	nop
 80062c8:	e7fe      	b.n	80062c8 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d002      	beq.n	80062d6 <xQueueGenericCreateStatic+0x52>
 80062d0:	68bb      	ldr	r3, [r7, #8]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d001      	beq.n	80062da <xQueueGenericCreateStatic+0x56>
 80062d6:	2301      	movs	r3, #1
 80062d8:	e000      	b.n	80062dc <xQueueGenericCreateStatic+0x58>
 80062da:	2300      	movs	r3, #0
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d10a      	bne.n	80062f6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80062e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062e4:	f383 8811 	msr	BASEPRI, r3
 80062e8:	f3bf 8f6f 	isb	sy
 80062ec:	f3bf 8f4f 	dsb	sy
 80062f0:	623b      	str	r3, [r7, #32]
}
 80062f2:	bf00      	nop
 80062f4:	e7fe      	b.n	80062f4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d102      	bne.n	8006302 <xQueueGenericCreateStatic+0x7e>
 80062fc:	68bb      	ldr	r3, [r7, #8]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d101      	bne.n	8006306 <xQueueGenericCreateStatic+0x82>
 8006302:	2301      	movs	r3, #1
 8006304:	e000      	b.n	8006308 <xQueueGenericCreateStatic+0x84>
 8006306:	2300      	movs	r3, #0
 8006308:	2b00      	cmp	r3, #0
 800630a:	d10a      	bne.n	8006322 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800630c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006310:	f383 8811 	msr	BASEPRI, r3
 8006314:	f3bf 8f6f 	isb	sy
 8006318:	f3bf 8f4f 	dsb	sy
 800631c:	61fb      	str	r3, [r7, #28]
}
 800631e:	bf00      	nop
 8006320:	e7fe      	b.n	8006320 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006322:	2350      	movs	r3, #80	; 0x50
 8006324:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006326:	697b      	ldr	r3, [r7, #20]
 8006328:	2b50      	cmp	r3, #80	; 0x50
 800632a:	d00a      	beq.n	8006342 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800632c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006330:	f383 8811 	msr	BASEPRI, r3
 8006334:	f3bf 8f6f 	isb	sy
 8006338:	f3bf 8f4f 	dsb	sy
 800633c:	61bb      	str	r3, [r7, #24]
}
 800633e:	bf00      	nop
 8006340:	e7fe      	b.n	8006340 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006346:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006348:	2b00      	cmp	r3, #0
 800634a:	d00d      	beq.n	8006368 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800634c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800634e:	2201      	movs	r2, #1
 8006350:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006354:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006358:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800635a:	9300      	str	r3, [sp, #0]
 800635c:	4613      	mov	r3, r2
 800635e:	687a      	ldr	r2, [r7, #4]
 8006360:	68b9      	ldr	r1, [r7, #8]
 8006362:	68f8      	ldr	r0, [r7, #12]
 8006364:	f000 f843 	bl	80063ee <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8006368:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800636a:	4618      	mov	r0, r3
 800636c:	3730      	adds	r7, #48	; 0x30
 800636e:	46bd      	mov	sp, r7
 8006370:	bd80      	pop	{r7, pc}

08006372 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006372:	b580      	push	{r7, lr}
 8006374:	b08a      	sub	sp, #40	; 0x28
 8006376:	af02      	add	r7, sp, #8
 8006378:	60f8      	str	r0, [r7, #12]
 800637a:	60b9      	str	r1, [r7, #8]
 800637c:	4613      	mov	r3, r2
 800637e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d10a      	bne.n	800639c <xQueueGenericCreate+0x2a>
	__asm volatile
 8006386:	f04f 0350 	mov.w	r3, #80	; 0x50
 800638a:	f383 8811 	msr	BASEPRI, r3
 800638e:	f3bf 8f6f 	isb	sy
 8006392:	f3bf 8f4f 	dsb	sy
 8006396:	613b      	str	r3, [r7, #16]
}
 8006398:	bf00      	nop
 800639a:	e7fe      	b.n	800639a <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800639c:	68bb      	ldr	r3, [r7, #8]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d102      	bne.n	80063a8 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80063a2:	2300      	movs	r3, #0
 80063a4:	61fb      	str	r3, [r7, #28]
 80063a6:	e004      	b.n	80063b2 <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	68ba      	ldr	r2, [r7, #8]
 80063ac:	fb02 f303 	mul.w	r3, r2, r3
 80063b0:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80063b2:	69fb      	ldr	r3, [r7, #28]
 80063b4:	3350      	adds	r3, #80	; 0x50
 80063b6:	4618      	mov	r0, r3
 80063b8:	f002 f928 	bl	800860c <pvPortMalloc>
 80063bc:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80063be:	69bb      	ldr	r3, [r7, #24]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d00f      	beq.n	80063e4 <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 80063c4:	69bb      	ldr	r3, [r7, #24]
 80063c6:	3350      	adds	r3, #80	; 0x50
 80063c8:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80063ca:	69bb      	ldr	r3, [r7, #24]
 80063cc:	2200      	movs	r2, #0
 80063ce:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80063d2:	79fa      	ldrb	r2, [r7, #7]
 80063d4:	69bb      	ldr	r3, [r7, #24]
 80063d6:	9300      	str	r3, [sp, #0]
 80063d8:	4613      	mov	r3, r2
 80063da:	697a      	ldr	r2, [r7, #20]
 80063dc:	68b9      	ldr	r1, [r7, #8]
 80063de:	68f8      	ldr	r0, [r7, #12]
 80063e0:	f000 f805 	bl	80063ee <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80063e4:	69bb      	ldr	r3, [r7, #24]
	}
 80063e6:	4618      	mov	r0, r3
 80063e8:	3720      	adds	r7, #32
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bd80      	pop	{r7, pc}

080063ee <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80063ee:	b580      	push	{r7, lr}
 80063f0:	b084      	sub	sp, #16
 80063f2:	af00      	add	r7, sp, #0
 80063f4:	60f8      	str	r0, [r7, #12]
 80063f6:	60b9      	str	r1, [r7, #8]
 80063f8:	607a      	str	r2, [r7, #4]
 80063fa:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80063fc:	68bb      	ldr	r3, [r7, #8]
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d103      	bne.n	800640a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006402:	69bb      	ldr	r3, [r7, #24]
 8006404:	69ba      	ldr	r2, [r7, #24]
 8006406:	601a      	str	r2, [r3, #0]
 8006408:	e002      	b.n	8006410 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800640a:	69bb      	ldr	r3, [r7, #24]
 800640c:	687a      	ldr	r2, [r7, #4]
 800640e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006410:	69bb      	ldr	r3, [r7, #24]
 8006412:	68fa      	ldr	r2, [r7, #12]
 8006414:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006416:	69bb      	ldr	r3, [r7, #24]
 8006418:	68ba      	ldr	r2, [r7, #8]
 800641a:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800641c:	2101      	movs	r1, #1
 800641e:	69b8      	ldr	r0, [r7, #24]
 8006420:	f7ff fec8 	bl	80061b4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006424:	69bb      	ldr	r3, [r7, #24]
 8006426:	78fa      	ldrb	r2, [r7, #3]
 8006428:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800642c:	bf00      	nop
 800642e:	3710      	adds	r7, #16
 8006430:	46bd      	mov	sp, r7
 8006432:	bd80      	pop	{r7, pc}

08006434 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8006434:	b580      	push	{r7, lr}
 8006436:	b08a      	sub	sp, #40	; 0x28
 8006438:	af02      	add	r7, sp, #8
 800643a:	60f8      	str	r0, [r7, #12]
 800643c:	60b9      	str	r1, [r7, #8]
 800643e:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d10a      	bne.n	800645c <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8006446:	f04f 0350 	mov.w	r3, #80	; 0x50
 800644a:	f383 8811 	msr	BASEPRI, r3
 800644e:	f3bf 8f6f 	isb	sy
 8006452:	f3bf 8f4f 	dsb	sy
 8006456:	61bb      	str	r3, [r7, #24]
}
 8006458:	bf00      	nop
 800645a:	e7fe      	b.n	800645a <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800645c:	68ba      	ldr	r2, [r7, #8]
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	429a      	cmp	r2, r3
 8006462:	d90a      	bls.n	800647a <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8006464:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006468:	f383 8811 	msr	BASEPRI, r3
 800646c:	f3bf 8f6f 	isb	sy
 8006470:	f3bf 8f4f 	dsb	sy
 8006474:	617b      	str	r3, [r7, #20]
}
 8006476:	bf00      	nop
 8006478:	e7fe      	b.n	8006478 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800647a:	2302      	movs	r3, #2
 800647c:	9300      	str	r3, [sp, #0]
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2200      	movs	r2, #0
 8006482:	2100      	movs	r1, #0
 8006484:	68f8      	ldr	r0, [r7, #12]
 8006486:	f7ff fefd 	bl	8006284 <xQueueGenericCreateStatic>
 800648a:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800648c:	69fb      	ldr	r3, [r7, #28]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d002      	beq.n	8006498 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8006492:	69fb      	ldr	r3, [r7, #28]
 8006494:	68ba      	ldr	r2, [r7, #8]
 8006496:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8006498:	69fb      	ldr	r3, [r7, #28]
	}
 800649a:	4618      	mov	r0, r3
 800649c:	3720      	adds	r7, #32
 800649e:	46bd      	mov	sp, r7
 80064a0:	bd80      	pop	{r7, pc}

080064a2 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80064a2:	b580      	push	{r7, lr}
 80064a4:	b086      	sub	sp, #24
 80064a6:	af00      	add	r7, sp, #0
 80064a8:	6078      	str	r0, [r7, #4]
 80064aa:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d10a      	bne.n	80064c8 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 80064b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064b6:	f383 8811 	msr	BASEPRI, r3
 80064ba:	f3bf 8f6f 	isb	sy
 80064be:	f3bf 8f4f 	dsb	sy
 80064c2:	613b      	str	r3, [r7, #16]
}
 80064c4:	bf00      	nop
 80064c6:	e7fe      	b.n	80064c6 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80064c8:	683a      	ldr	r2, [r7, #0]
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	429a      	cmp	r2, r3
 80064ce:	d90a      	bls.n	80064e6 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 80064d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064d4:	f383 8811 	msr	BASEPRI, r3
 80064d8:	f3bf 8f6f 	isb	sy
 80064dc:	f3bf 8f4f 	dsb	sy
 80064e0:	60fb      	str	r3, [r7, #12]
}
 80064e2:	bf00      	nop
 80064e4:	e7fe      	b.n	80064e4 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80064e6:	2202      	movs	r2, #2
 80064e8:	2100      	movs	r1, #0
 80064ea:	6878      	ldr	r0, [r7, #4]
 80064ec:	f7ff ff41 	bl	8006372 <xQueueGenericCreate>
 80064f0:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80064f2:	697b      	ldr	r3, [r7, #20]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d002      	beq.n	80064fe <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80064f8:	697b      	ldr	r3, [r7, #20]
 80064fa:	683a      	ldr	r2, [r7, #0]
 80064fc:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80064fe:	697b      	ldr	r3, [r7, #20]
	}
 8006500:	4618      	mov	r0, r3
 8006502:	3718      	adds	r7, #24
 8006504:	46bd      	mov	sp, r7
 8006506:	bd80      	pop	{r7, pc}

08006508 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b08e      	sub	sp, #56	; 0x38
 800650c:	af00      	add	r7, sp, #0
 800650e:	60f8      	str	r0, [r7, #12]
 8006510:	60b9      	str	r1, [r7, #8]
 8006512:	607a      	str	r2, [r7, #4]
 8006514:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006516:	2300      	movs	r3, #0
 8006518:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800651e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006520:	2b00      	cmp	r3, #0
 8006522:	d10a      	bne.n	800653a <xQueueGenericSend+0x32>
	__asm volatile
 8006524:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006528:	f383 8811 	msr	BASEPRI, r3
 800652c:	f3bf 8f6f 	isb	sy
 8006530:	f3bf 8f4f 	dsb	sy
 8006534:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006536:	bf00      	nop
 8006538:	e7fe      	b.n	8006538 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800653a:	68bb      	ldr	r3, [r7, #8]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d103      	bne.n	8006548 <xQueueGenericSend+0x40>
 8006540:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006544:	2b00      	cmp	r3, #0
 8006546:	d101      	bne.n	800654c <xQueueGenericSend+0x44>
 8006548:	2301      	movs	r3, #1
 800654a:	e000      	b.n	800654e <xQueueGenericSend+0x46>
 800654c:	2300      	movs	r3, #0
 800654e:	2b00      	cmp	r3, #0
 8006550:	d10a      	bne.n	8006568 <xQueueGenericSend+0x60>
	__asm volatile
 8006552:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006556:	f383 8811 	msr	BASEPRI, r3
 800655a:	f3bf 8f6f 	isb	sy
 800655e:	f3bf 8f4f 	dsb	sy
 8006562:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006564:	bf00      	nop
 8006566:	e7fe      	b.n	8006566 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	2b02      	cmp	r3, #2
 800656c:	d103      	bne.n	8006576 <xQueueGenericSend+0x6e>
 800656e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006570:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006572:	2b01      	cmp	r3, #1
 8006574:	d101      	bne.n	800657a <xQueueGenericSend+0x72>
 8006576:	2301      	movs	r3, #1
 8006578:	e000      	b.n	800657c <xQueueGenericSend+0x74>
 800657a:	2300      	movs	r3, #0
 800657c:	2b00      	cmp	r3, #0
 800657e:	d10a      	bne.n	8006596 <xQueueGenericSend+0x8e>
	__asm volatile
 8006580:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006584:	f383 8811 	msr	BASEPRI, r3
 8006588:	f3bf 8f6f 	isb	sy
 800658c:	f3bf 8f4f 	dsb	sy
 8006590:	623b      	str	r3, [r7, #32]
}
 8006592:	bf00      	nop
 8006594:	e7fe      	b.n	8006594 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006596:	f001 fa53 	bl	8007a40 <xTaskGetSchedulerState>
 800659a:	4603      	mov	r3, r0
 800659c:	2b00      	cmp	r3, #0
 800659e:	d102      	bne.n	80065a6 <xQueueGenericSend+0x9e>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d101      	bne.n	80065aa <xQueueGenericSend+0xa2>
 80065a6:	2301      	movs	r3, #1
 80065a8:	e000      	b.n	80065ac <xQueueGenericSend+0xa4>
 80065aa:	2300      	movs	r3, #0
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d10a      	bne.n	80065c6 <xQueueGenericSend+0xbe>
	__asm volatile
 80065b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065b4:	f383 8811 	msr	BASEPRI, r3
 80065b8:	f3bf 8f6f 	isb	sy
 80065bc:	f3bf 8f4f 	dsb	sy
 80065c0:	61fb      	str	r3, [r7, #28]
}
 80065c2:	bf00      	nop
 80065c4:	e7fe      	b.n	80065c4 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80065c6:	f001 ff21 	bl	800840c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80065ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80065ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065d2:	429a      	cmp	r2, r3
 80065d4:	d302      	bcc.n	80065dc <xQueueGenericSend+0xd4>
 80065d6:	683b      	ldr	r3, [r7, #0]
 80065d8:	2b02      	cmp	r3, #2
 80065da:	d129      	bne.n	8006630 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80065dc:	683a      	ldr	r2, [r7, #0]
 80065de:	68b9      	ldr	r1, [r7, #8]
 80065e0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80065e2:	f000 fa2a 	bl	8006a3a <prvCopyDataToQueue>
 80065e6:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80065e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d010      	beq.n	8006612 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80065f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065f2:	3324      	adds	r3, #36	; 0x24
 80065f4:	4618      	mov	r0, r3
 80065f6:	f001 f85d 	bl	80076b4 <xTaskRemoveFromEventList>
 80065fa:	4603      	mov	r3, r0
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d013      	beq.n	8006628 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006600:	4b3f      	ldr	r3, [pc, #252]	; (8006700 <xQueueGenericSend+0x1f8>)
 8006602:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006606:	601a      	str	r2, [r3, #0]
 8006608:	f3bf 8f4f 	dsb	sy
 800660c:	f3bf 8f6f 	isb	sy
 8006610:	e00a      	b.n	8006628 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006612:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006614:	2b00      	cmp	r3, #0
 8006616:	d007      	beq.n	8006628 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006618:	4b39      	ldr	r3, [pc, #228]	; (8006700 <xQueueGenericSend+0x1f8>)
 800661a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800661e:	601a      	str	r2, [r3, #0]
 8006620:	f3bf 8f4f 	dsb	sy
 8006624:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006628:	f001 ff20 	bl	800846c <vPortExitCritical>
				return pdPASS;
 800662c:	2301      	movs	r3, #1
 800662e:	e063      	b.n	80066f8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d103      	bne.n	800663e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006636:	f001 ff19 	bl	800846c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800663a:	2300      	movs	r3, #0
 800663c:	e05c      	b.n	80066f8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800663e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006640:	2b00      	cmp	r3, #0
 8006642:	d106      	bne.n	8006652 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006644:	f107 0314 	add.w	r3, r7, #20
 8006648:	4618      	mov	r0, r3
 800664a:	f001 f897 	bl	800777c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800664e:	2301      	movs	r3, #1
 8006650:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006652:	f001 ff0b 	bl	800846c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006656:	f000 fddb 	bl	8007210 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800665a:	f001 fed7 	bl	800840c <vPortEnterCritical>
 800665e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006660:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006664:	b25b      	sxtb	r3, r3
 8006666:	f1b3 3fff 	cmp.w	r3, #4294967295
 800666a:	d103      	bne.n	8006674 <xQueueGenericSend+0x16c>
 800666c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800666e:	2200      	movs	r2, #0
 8006670:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006674:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006676:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800667a:	b25b      	sxtb	r3, r3
 800667c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006680:	d103      	bne.n	800668a <xQueueGenericSend+0x182>
 8006682:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006684:	2200      	movs	r2, #0
 8006686:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800668a:	f001 feef 	bl	800846c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800668e:	1d3a      	adds	r2, r7, #4
 8006690:	f107 0314 	add.w	r3, r7, #20
 8006694:	4611      	mov	r1, r2
 8006696:	4618      	mov	r0, r3
 8006698:	f001 f886 	bl	80077a8 <xTaskCheckForTimeOut>
 800669c:	4603      	mov	r3, r0
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d124      	bne.n	80066ec <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80066a2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80066a4:	f000 fac1 	bl	8006c2a <prvIsQueueFull>
 80066a8:	4603      	mov	r3, r0
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d018      	beq.n	80066e0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80066ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066b0:	3310      	adds	r3, #16
 80066b2:	687a      	ldr	r2, [r7, #4]
 80066b4:	4611      	mov	r1, r2
 80066b6:	4618      	mov	r0, r3
 80066b8:	f000 ffac 	bl	8007614 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80066bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80066be:	f000 fa4c 	bl	8006b5a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80066c2:	f000 fdb3 	bl	800722c <xTaskResumeAll>
 80066c6:	4603      	mov	r3, r0
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	f47f af7c 	bne.w	80065c6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80066ce:	4b0c      	ldr	r3, [pc, #48]	; (8006700 <xQueueGenericSend+0x1f8>)
 80066d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80066d4:	601a      	str	r2, [r3, #0]
 80066d6:	f3bf 8f4f 	dsb	sy
 80066da:	f3bf 8f6f 	isb	sy
 80066de:	e772      	b.n	80065c6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80066e0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80066e2:	f000 fa3a 	bl	8006b5a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80066e6:	f000 fda1 	bl	800722c <xTaskResumeAll>
 80066ea:	e76c      	b.n	80065c6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80066ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80066ee:	f000 fa34 	bl	8006b5a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80066f2:	f000 fd9b 	bl	800722c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80066f6:	2300      	movs	r3, #0
		}
	}
}
 80066f8:	4618      	mov	r0, r3
 80066fa:	3738      	adds	r7, #56	; 0x38
 80066fc:	46bd      	mov	sp, r7
 80066fe:	bd80      	pop	{r7, pc}
 8006700:	e000ed04 	.word	0xe000ed04

08006704 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006704:	b580      	push	{r7, lr}
 8006706:	b08e      	sub	sp, #56	; 0x38
 8006708:	af00      	add	r7, sp, #0
 800670a:	60f8      	str	r0, [r7, #12]
 800670c:	60b9      	str	r1, [r7, #8]
 800670e:	607a      	str	r2, [r7, #4]
 8006710:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006718:	2b00      	cmp	r3, #0
 800671a:	d10a      	bne.n	8006732 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800671c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006720:	f383 8811 	msr	BASEPRI, r3
 8006724:	f3bf 8f6f 	isb	sy
 8006728:	f3bf 8f4f 	dsb	sy
 800672c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800672e:	bf00      	nop
 8006730:	e7fe      	b.n	8006730 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006732:	68bb      	ldr	r3, [r7, #8]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d103      	bne.n	8006740 <xQueueGenericSendFromISR+0x3c>
 8006738:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800673a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800673c:	2b00      	cmp	r3, #0
 800673e:	d101      	bne.n	8006744 <xQueueGenericSendFromISR+0x40>
 8006740:	2301      	movs	r3, #1
 8006742:	e000      	b.n	8006746 <xQueueGenericSendFromISR+0x42>
 8006744:	2300      	movs	r3, #0
 8006746:	2b00      	cmp	r3, #0
 8006748:	d10a      	bne.n	8006760 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800674a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800674e:	f383 8811 	msr	BASEPRI, r3
 8006752:	f3bf 8f6f 	isb	sy
 8006756:	f3bf 8f4f 	dsb	sy
 800675a:	623b      	str	r3, [r7, #32]
}
 800675c:	bf00      	nop
 800675e:	e7fe      	b.n	800675e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	2b02      	cmp	r3, #2
 8006764:	d103      	bne.n	800676e <xQueueGenericSendFromISR+0x6a>
 8006766:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006768:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800676a:	2b01      	cmp	r3, #1
 800676c:	d101      	bne.n	8006772 <xQueueGenericSendFromISR+0x6e>
 800676e:	2301      	movs	r3, #1
 8006770:	e000      	b.n	8006774 <xQueueGenericSendFromISR+0x70>
 8006772:	2300      	movs	r3, #0
 8006774:	2b00      	cmp	r3, #0
 8006776:	d10a      	bne.n	800678e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8006778:	f04f 0350 	mov.w	r3, #80	; 0x50
 800677c:	f383 8811 	msr	BASEPRI, r3
 8006780:	f3bf 8f6f 	isb	sy
 8006784:	f3bf 8f4f 	dsb	sy
 8006788:	61fb      	str	r3, [r7, #28]
}
 800678a:	bf00      	nop
 800678c:	e7fe      	b.n	800678c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800678e:	f001 feff 	bl	8008590 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006792:	f3ef 8211 	mrs	r2, BASEPRI
 8006796:	f04f 0350 	mov.w	r3, #80	; 0x50
 800679a:	f383 8811 	msr	BASEPRI, r3
 800679e:	f3bf 8f6f 	isb	sy
 80067a2:	f3bf 8f4f 	dsb	sy
 80067a6:	61ba      	str	r2, [r7, #24]
 80067a8:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80067aa:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80067ac:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80067ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80067b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067b6:	429a      	cmp	r2, r3
 80067b8:	d302      	bcc.n	80067c0 <xQueueGenericSendFromISR+0xbc>
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	2b02      	cmp	r3, #2
 80067be:	d12c      	bne.n	800681a <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80067c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067c2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80067c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80067ca:	683a      	ldr	r2, [r7, #0]
 80067cc:	68b9      	ldr	r1, [r7, #8]
 80067ce:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80067d0:	f000 f933 	bl	8006a3a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80067d4:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80067d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067dc:	d112      	bne.n	8006804 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80067de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d016      	beq.n	8006814 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80067e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067e8:	3324      	adds	r3, #36	; 0x24
 80067ea:	4618      	mov	r0, r3
 80067ec:	f000 ff62 	bl	80076b4 <xTaskRemoveFromEventList>
 80067f0:	4603      	mov	r3, r0
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d00e      	beq.n	8006814 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d00b      	beq.n	8006814 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2201      	movs	r2, #1
 8006800:	601a      	str	r2, [r3, #0]
 8006802:	e007      	b.n	8006814 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006804:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006808:	3301      	adds	r3, #1
 800680a:	b2db      	uxtb	r3, r3
 800680c:	b25a      	sxtb	r2, r3
 800680e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006810:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006814:	2301      	movs	r3, #1
 8006816:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8006818:	e001      	b.n	800681e <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800681a:	2300      	movs	r3, #0
 800681c:	637b      	str	r3, [r7, #52]	; 0x34
 800681e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006820:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006822:	693b      	ldr	r3, [r7, #16]
 8006824:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006828:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800682a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800682c:	4618      	mov	r0, r3
 800682e:	3738      	adds	r7, #56	; 0x38
 8006830:	46bd      	mov	sp, r7
 8006832:	bd80      	pop	{r7, pc}

08006834 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b08c      	sub	sp, #48	; 0x30
 8006838:	af00      	add	r7, sp, #0
 800683a:	60f8      	str	r0, [r7, #12]
 800683c:	60b9      	str	r1, [r7, #8]
 800683e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006840:	2300      	movs	r3, #0
 8006842:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006848:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800684a:	2b00      	cmp	r3, #0
 800684c:	d10a      	bne.n	8006864 <xQueueReceive+0x30>
	__asm volatile
 800684e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006852:	f383 8811 	msr	BASEPRI, r3
 8006856:	f3bf 8f6f 	isb	sy
 800685a:	f3bf 8f4f 	dsb	sy
 800685e:	623b      	str	r3, [r7, #32]
}
 8006860:	bf00      	nop
 8006862:	e7fe      	b.n	8006862 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006864:	68bb      	ldr	r3, [r7, #8]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d103      	bne.n	8006872 <xQueueReceive+0x3e>
 800686a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800686c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800686e:	2b00      	cmp	r3, #0
 8006870:	d101      	bne.n	8006876 <xQueueReceive+0x42>
 8006872:	2301      	movs	r3, #1
 8006874:	e000      	b.n	8006878 <xQueueReceive+0x44>
 8006876:	2300      	movs	r3, #0
 8006878:	2b00      	cmp	r3, #0
 800687a:	d10a      	bne.n	8006892 <xQueueReceive+0x5e>
	__asm volatile
 800687c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006880:	f383 8811 	msr	BASEPRI, r3
 8006884:	f3bf 8f6f 	isb	sy
 8006888:	f3bf 8f4f 	dsb	sy
 800688c:	61fb      	str	r3, [r7, #28]
}
 800688e:	bf00      	nop
 8006890:	e7fe      	b.n	8006890 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006892:	f001 f8d5 	bl	8007a40 <xTaskGetSchedulerState>
 8006896:	4603      	mov	r3, r0
 8006898:	2b00      	cmp	r3, #0
 800689a:	d102      	bne.n	80068a2 <xQueueReceive+0x6e>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d101      	bne.n	80068a6 <xQueueReceive+0x72>
 80068a2:	2301      	movs	r3, #1
 80068a4:	e000      	b.n	80068a8 <xQueueReceive+0x74>
 80068a6:	2300      	movs	r3, #0
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d10a      	bne.n	80068c2 <xQueueReceive+0x8e>
	__asm volatile
 80068ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068b0:	f383 8811 	msr	BASEPRI, r3
 80068b4:	f3bf 8f6f 	isb	sy
 80068b8:	f3bf 8f4f 	dsb	sy
 80068bc:	61bb      	str	r3, [r7, #24]
}
 80068be:	bf00      	nop
 80068c0:	e7fe      	b.n	80068c0 <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80068c2:	f001 fda3 	bl	800840c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80068c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068ca:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80068cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d01f      	beq.n	8006912 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80068d2:	68b9      	ldr	r1, [r7, #8]
 80068d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80068d6:	f000 f91a 	bl	8006b0e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80068da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068dc:	1e5a      	subs	r2, r3, #1
 80068de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068e0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80068e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068e4:	691b      	ldr	r3, [r3, #16]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d00f      	beq.n	800690a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80068ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068ec:	3310      	adds	r3, #16
 80068ee:	4618      	mov	r0, r3
 80068f0:	f000 fee0 	bl	80076b4 <xTaskRemoveFromEventList>
 80068f4:	4603      	mov	r3, r0
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d007      	beq.n	800690a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80068fa:	4b3d      	ldr	r3, [pc, #244]	; (80069f0 <xQueueReceive+0x1bc>)
 80068fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006900:	601a      	str	r2, [r3, #0]
 8006902:	f3bf 8f4f 	dsb	sy
 8006906:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800690a:	f001 fdaf 	bl	800846c <vPortExitCritical>
				return pdPASS;
 800690e:	2301      	movs	r3, #1
 8006910:	e069      	b.n	80069e6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	2b00      	cmp	r3, #0
 8006916:	d103      	bne.n	8006920 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006918:	f001 fda8 	bl	800846c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800691c:	2300      	movs	r3, #0
 800691e:	e062      	b.n	80069e6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006920:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006922:	2b00      	cmp	r3, #0
 8006924:	d106      	bne.n	8006934 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006926:	f107 0310 	add.w	r3, r7, #16
 800692a:	4618      	mov	r0, r3
 800692c:	f000 ff26 	bl	800777c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006930:	2301      	movs	r3, #1
 8006932:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006934:	f001 fd9a 	bl	800846c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006938:	f000 fc6a 	bl	8007210 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800693c:	f001 fd66 	bl	800840c <vPortEnterCritical>
 8006940:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006942:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006946:	b25b      	sxtb	r3, r3
 8006948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800694c:	d103      	bne.n	8006956 <xQueueReceive+0x122>
 800694e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006950:	2200      	movs	r2, #0
 8006952:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006956:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006958:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800695c:	b25b      	sxtb	r3, r3
 800695e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006962:	d103      	bne.n	800696c <xQueueReceive+0x138>
 8006964:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006966:	2200      	movs	r2, #0
 8006968:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800696c:	f001 fd7e 	bl	800846c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006970:	1d3a      	adds	r2, r7, #4
 8006972:	f107 0310 	add.w	r3, r7, #16
 8006976:	4611      	mov	r1, r2
 8006978:	4618      	mov	r0, r3
 800697a:	f000 ff15 	bl	80077a8 <xTaskCheckForTimeOut>
 800697e:	4603      	mov	r3, r0
 8006980:	2b00      	cmp	r3, #0
 8006982:	d123      	bne.n	80069cc <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006984:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006986:	f000 f93a 	bl	8006bfe <prvIsQueueEmpty>
 800698a:	4603      	mov	r3, r0
 800698c:	2b00      	cmp	r3, #0
 800698e:	d017      	beq.n	80069c0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006990:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006992:	3324      	adds	r3, #36	; 0x24
 8006994:	687a      	ldr	r2, [r7, #4]
 8006996:	4611      	mov	r1, r2
 8006998:	4618      	mov	r0, r3
 800699a:	f000 fe3b 	bl	8007614 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800699e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80069a0:	f000 f8db 	bl	8006b5a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80069a4:	f000 fc42 	bl	800722c <xTaskResumeAll>
 80069a8:	4603      	mov	r3, r0
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d189      	bne.n	80068c2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80069ae:	4b10      	ldr	r3, [pc, #64]	; (80069f0 <xQueueReceive+0x1bc>)
 80069b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80069b4:	601a      	str	r2, [r3, #0]
 80069b6:	f3bf 8f4f 	dsb	sy
 80069ba:	f3bf 8f6f 	isb	sy
 80069be:	e780      	b.n	80068c2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80069c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80069c2:	f000 f8ca 	bl	8006b5a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80069c6:	f000 fc31 	bl	800722c <xTaskResumeAll>
 80069ca:	e77a      	b.n	80068c2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80069cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80069ce:	f000 f8c4 	bl	8006b5a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80069d2:	f000 fc2b 	bl	800722c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80069d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80069d8:	f000 f911 	bl	8006bfe <prvIsQueueEmpty>
 80069dc:	4603      	mov	r3, r0
 80069de:	2b00      	cmp	r3, #0
 80069e0:	f43f af6f 	beq.w	80068c2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80069e4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80069e6:	4618      	mov	r0, r3
 80069e8:	3730      	adds	r7, #48	; 0x30
 80069ea:	46bd      	mov	sp, r7
 80069ec:	bd80      	pop	{r7, pc}
 80069ee:	bf00      	nop
 80069f0:	e000ed04 	.word	0xe000ed04

080069f4 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b084      	sub	sp, #16
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d10a      	bne.n	8006a1c <vQueueDelete+0x28>
	__asm volatile
 8006a06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a0a:	f383 8811 	msr	BASEPRI, r3
 8006a0e:	f3bf 8f6f 	isb	sy
 8006a12:	f3bf 8f4f 	dsb	sy
 8006a16:	60bb      	str	r3, [r7, #8]
}
 8006a18:	bf00      	nop
 8006a1a:	e7fe      	b.n	8006a1a <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8006a1c:	68f8      	ldr	r0, [r7, #12]
 8006a1e:	f000 f945 	bl	8006cac <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d102      	bne.n	8006a32 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8006a2c:	68f8      	ldr	r0, [r7, #12]
 8006a2e:	f001 feb1 	bl	8008794 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8006a32:	bf00      	nop
 8006a34:	3710      	adds	r7, #16
 8006a36:	46bd      	mov	sp, r7
 8006a38:	bd80      	pop	{r7, pc}

08006a3a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006a3a:	b580      	push	{r7, lr}
 8006a3c:	b086      	sub	sp, #24
 8006a3e:	af00      	add	r7, sp, #0
 8006a40:	60f8      	str	r0, [r7, #12]
 8006a42:	60b9      	str	r1, [r7, #8]
 8006a44:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006a46:	2300      	movs	r3, #0
 8006a48:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a4e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d10d      	bne.n	8006a74 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d14d      	bne.n	8006afc <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	685b      	ldr	r3, [r3, #4]
 8006a64:	4618      	mov	r0, r3
 8006a66:	f001 f809 	bl	8007a7c <xTaskPriorityDisinherit>
 8006a6a:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	2200      	movs	r2, #0
 8006a70:	605a      	str	r2, [r3, #4]
 8006a72:	e043      	b.n	8006afc <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d119      	bne.n	8006aae <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	6898      	ldr	r0, [r3, #8]
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a82:	461a      	mov	r2, r3
 8006a84:	68b9      	ldr	r1, [r7, #8]
 8006a86:	f002 f8c0 	bl	8008c0a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	689a      	ldr	r2, [r3, #8]
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a92:	441a      	add	r2, r3
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	689a      	ldr	r2, [r3, #8]
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	685b      	ldr	r3, [r3, #4]
 8006aa0:	429a      	cmp	r2, r3
 8006aa2:	d32b      	bcc.n	8006afc <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	681a      	ldr	r2, [r3, #0]
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	609a      	str	r2, [r3, #8]
 8006aac:	e026      	b.n	8006afc <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	68d8      	ldr	r0, [r3, #12]
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ab6:	461a      	mov	r2, r3
 8006ab8:	68b9      	ldr	r1, [r7, #8]
 8006aba:	f002 f8a6 	bl	8008c0a <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	68da      	ldr	r2, [r3, #12]
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ac6:	425b      	negs	r3, r3
 8006ac8:	441a      	add	r2, r3
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	68da      	ldr	r2, [r3, #12]
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	429a      	cmp	r2, r3
 8006ad8:	d207      	bcs.n	8006aea <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	685a      	ldr	r2, [r3, #4]
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ae2:	425b      	negs	r3, r3
 8006ae4:	441a      	add	r2, r3
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	2b02      	cmp	r3, #2
 8006aee:	d105      	bne.n	8006afc <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006af0:	693b      	ldr	r3, [r7, #16]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d002      	beq.n	8006afc <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006af6:	693b      	ldr	r3, [r7, #16]
 8006af8:	3b01      	subs	r3, #1
 8006afa:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006afc:	693b      	ldr	r3, [r7, #16]
 8006afe:	1c5a      	adds	r2, r3, #1
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006b04:	697b      	ldr	r3, [r7, #20]
}
 8006b06:	4618      	mov	r0, r3
 8006b08:	3718      	adds	r7, #24
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	bd80      	pop	{r7, pc}

08006b0e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006b0e:	b580      	push	{r7, lr}
 8006b10:	b082      	sub	sp, #8
 8006b12:	af00      	add	r7, sp, #0
 8006b14:	6078      	str	r0, [r7, #4]
 8006b16:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d018      	beq.n	8006b52 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	68da      	ldr	r2, [r3, #12]
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b28:	441a      	add	r2, r3
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	68da      	ldr	r2, [r3, #12]
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	685b      	ldr	r3, [r3, #4]
 8006b36:	429a      	cmp	r2, r3
 8006b38:	d303      	bcc.n	8006b42 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681a      	ldr	r2, [r3, #0]
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	68d9      	ldr	r1, [r3, #12]
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b4a:	461a      	mov	r2, r3
 8006b4c:	6838      	ldr	r0, [r7, #0]
 8006b4e:	f002 f85c 	bl	8008c0a <memcpy>
	}
}
 8006b52:	bf00      	nop
 8006b54:	3708      	adds	r7, #8
 8006b56:	46bd      	mov	sp, r7
 8006b58:	bd80      	pop	{r7, pc}

08006b5a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006b5a:	b580      	push	{r7, lr}
 8006b5c:	b084      	sub	sp, #16
 8006b5e:	af00      	add	r7, sp, #0
 8006b60:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006b62:	f001 fc53 	bl	800840c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006b6c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006b6e:	e011      	b.n	8006b94 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d012      	beq.n	8006b9e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	3324      	adds	r3, #36	; 0x24
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	f000 fd99 	bl	80076b4 <xTaskRemoveFromEventList>
 8006b82:	4603      	mov	r3, r0
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d001      	beq.n	8006b8c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006b88:	f000 fe70 	bl	800786c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006b8c:	7bfb      	ldrb	r3, [r7, #15]
 8006b8e:	3b01      	subs	r3, #1
 8006b90:	b2db      	uxtb	r3, r3
 8006b92:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006b94:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	dce9      	bgt.n	8006b70 <prvUnlockQueue+0x16>
 8006b9c:	e000      	b.n	8006ba0 <prvUnlockQueue+0x46>
					break;
 8006b9e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	22ff      	movs	r2, #255	; 0xff
 8006ba4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006ba8:	f001 fc60 	bl	800846c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006bac:	f001 fc2e 	bl	800840c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006bb6:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006bb8:	e011      	b.n	8006bde <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	691b      	ldr	r3, [r3, #16]
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d012      	beq.n	8006be8 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	3310      	adds	r3, #16
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	f000 fd74 	bl	80076b4 <xTaskRemoveFromEventList>
 8006bcc:	4603      	mov	r3, r0
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d001      	beq.n	8006bd6 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006bd2:	f000 fe4b 	bl	800786c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006bd6:	7bbb      	ldrb	r3, [r7, #14]
 8006bd8:	3b01      	subs	r3, #1
 8006bda:	b2db      	uxtb	r3, r3
 8006bdc:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006bde:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	dce9      	bgt.n	8006bba <prvUnlockQueue+0x60>
 8006be6:	e000      	b.n	8006bea <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006be8:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	22ff      	movs	r2, #255	; 0xff
 8006bee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006bf2:	f001 fc3b 	bl	800846c <vPortExitCritical>
}
 8006bf6:	bf00      	nop
 8006bf8:	3710      	adds	r7, #16
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	bd80      	pop	{r7, pc}

08006bfe <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006bfe:	b580      	push	{r7, lr}
 8006c00:	b084      	sub	sp, #16
 8006c02:	af00      	add	r7, sp, #0
 8006c04:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006c06:	f001 fc01 	bl	800840c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d102      	bne.n	8006c18 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006c12:	2301      	movs	r3, #1
 8006c14:	60fb      	str	r3, [r7, #12]
 8006c16:	e001      	b.n	8006c1c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006c18:	2300      	movs	r3, #0
 8006c1a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006c1c:	f001 fc26 	bl	800846c <vPortExitCritical>

	return xReturn;
 8006c20:	68fb      	ldr	r3, [r7, #12]
}
 8006c22:	4618      	mov	r0, r3
 8006c24:	3710      	adds	r7, #16
 8006c26:	46bd      	mov	sp, r7
 8006c28:	bd80      	pop	{r7, pc}

08006c2a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006c2a:	b580      	push	{r7, lr}
 8006c2c:	b084      	sub	sp, #16
 8006c2e:	af00      	add	r7, sp, #0
 8006c30:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006c32:	f001 fbeb 	bl	800840c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c3e:	429a      	cmp	r2, r3
 8006c40:	d102      	bne.n	8006c48 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006c42:	2301      	movs	r3, #1
 8006c44:	60fb      	str	r3, [r7, #12]
 8006c46:	e001      	b.n	8006c4c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006c48:	2300      	movs	r3, #0
 8006c4a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006c4c:	f001 fc0e 	bl	800846c <vPortExitCritical>

	return xReturn;
 8006c50:	68fb      	ldr	r3, [r7, #12]
}
 8006c52:	4618      	mov	r0, r3
 8006c54:	3710      	adds	r7, #16
 8006c56:	46bd      	mov	sp, r7
 8006c58:	bd80      	pop	{r7, pc}
	...

08006c5c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006c5c:	b480      	push	{r7}
 8006c5e:	b085      	sub	sp, #20
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
 8006c64:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006c66:	2300      	movs	r3, #0
 8006c68:	60fb      	str	r3, [r7, #12]
 8006c6a:	e014      	b.n	8006c96 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006c6c:	4a0e      	ldr	r2, [pc, #56]	; (8006ca8 <vQueueAddToRegistry+0x4c>)
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d10b      	bne.n	8006c90 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006c78:	490b      	ldr	r1, [pc, #44]	; (8006ca8 <vQueueAddToRegistry+0x4c>)
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	683a      	ldr	r2, [r7, #0]
 8006c7e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006c82:	4a09      	ldr	r2, [pc, #36]	; (8006ca8 <vQueueAddToRegistry+0x4c>)
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	00db      	lsls	r3, r3, #3
 8006c88:	4413      	add	r3, r2
 8006c8a:	687a      	ldr	r2, [r7, #4]
 8006c8c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006c8e:	e006      	b.n	8006c9e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	3301      	adds	r3, #1
 8006c94:	60fb      	str	r3, [r7, #12]
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	2b07      	cmp	r3, #7
 8006c9a:	d9e7      	bls.n	8006c6c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006c9c:	bf00      	nop
 8006c9e:	bf00      	nop
 8006ca0:	3714      	adds	r7, #20
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	bc80      	pop	{r7}
 8006ca6:	4770      	bx	lr
 8006ca8:	20003af4 	.word	0x20003af4

08006cac <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8006cac:	b480      	push	{r7}
 8006cae:	b085      	sub	sp, #20
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	60fb      	str	r3, [r7, #12]
 8006cb8:	e016      	b.n	8006ce8 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8006cba:	4a10      	ldr	r2, [pc, #64]	; (8006cfc <vQueueUnregisterQueue+0x50>)
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	00db      	lsls	r3, r3, #3
 8006cc0:	4413      	add	r3, r2
 8006cc2:	685b      	ldr	r3, [r3, #4]
 8006cc4:	687a      	ldr	r2, [r7, #4]
 8006cc6:	429a      	cmp	r2, r3
 8006cc8:	d10b      	bne.n	8006ce2 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8006cca:	4a0c      	ldr	r2, [pc, #48]	; (8006cfc <vQueueUnregisterQueue+0x50>)
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	2100      	movs	r1, #0
 8006cd0:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8006cd4:	4a09      	ldr	r2, [pc, #36]	; (8006cfc <vQueueUnregisterQueue+0x50>)
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	00db      	lsls	r3, r3, #3
 8006cda:	4413      	add	r3, r2
 8006cdc:	2200      	movs	r2, #0
 8006cde:	605a      	str	r2, [r3, #4]
				break;
 8006ce0:	e006      	b.n	8006cf0 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	3301      	adds	r3, #1
 8006ce6:	60fb      	str	r3, [r7, #12]
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	2b07      	cmp	r3, #7
 8006cec:	d9e5      	bls.n	8006cba <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8006cee:	bf00      	nop
 8006cf0:	bf00      	nop
 8006cf2:	3714      	adds	r7, #20
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	bc80      	pop	{r7}
 8006cf8:	4770      	bx	lr
 8006cfa:	bf00      	nop
 8006cfc:	20003af4 	.word	0x20003af4

08006d00 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b086      	sub	sp, #24
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	60f8      	str	r0, [r7, #12]
 8006d08:	60b9      	str	r1, [r7, #8]
 8006d0a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006d10:	f001 fb7c 	bl	800840c <vPortEnterCritical>
 8006d14:	697b      	ldr	r3, [r7, #20]
 8006d16:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006d1a:	b25b      	sxtb	r3, r3
 8006d1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d20:	d103      	bne.n	8006d2a <vQueueWaitForMessageRestricted+0x2a>
 8006d22:	697b      	ldr	r3, [r7, #20]
 8006d24:	2200      	movs	r2, #0
 8006d26:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006d2a:	697b      	ldr	r3, [r7, #20]
 8006d2c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006d30:	b25b      	sxtb	r3, r3
 8006d32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d36:	d103      	bne.n	8006d40 <vQueueWaitForMessageRestricted+0x40>
 8006d38:	697b      	ldr	r3, [r7, #20]
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006d40:	f001 fb94 	bl	800846c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006d44:	697b      	ldr	r3, [r7, #20]
 8006d46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d106      	bne.n	8006d5a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006d4c:	697b      	ldr	r3, [r7, #20]
 8006d4e:	3324      	adds	r3, #36	; 0x24
 8006d50:	687a      	ldr	r2, [r7, #4]
 8006d52:	68b9      	ldr	r1, [r7, #8]
 8006d54:	4618      	mov	r0, r3
 8006d56:	f000 fc81 	bl	800765c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006d5a:	6978      	ldr	r0, [r7, #20]
 8006d5c:	f7ff fefd 	bl	8006b5a <prvUnlockQueue>
	}
 8006d60:	bf00      	nop
 8006d62:	3718      	adds	r7, #24
 8006d64:	46bd      	mov	sp, r7
 8006d66:	bd80      	pop	{r7, pc}

08006d68 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	b08e      	sub	sp, #56	; 0x38
 8006d6c:	af04      	add	r7, sp, #16
 8006d6e:	60f8      	str	r0, [r7, #12]
 8006d70:	60b9      	str	r1, [r7, #8]
 8006d72:	607a      	str	r2, [r7, #4]
 8006d74:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006d76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d10a      	bne.n	8006d92 <xTaskCreateStatic+0x2a>
	__asm volatile
 8006d7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d80:	f383 8811 	msr	BASEPRI, r3
 8006d84:	f3bf 8f6f 	isb	sy
 8006d88:	f3bf 8f4f 	dsb	sy
 8006d8c:	623b      	str	r3, [r7, #32]
}
 8006d8e:	bf00      	nop
 8006d90:	e7fe      	b.n	8006d90 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006d92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d10a      	bne.n	8006dae <xTaskCreateStatic+0x46>
	__asm volatile
 8006d98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d9c:	f383 8811 	msr	BASEPRI, r3
 8006da0:	f3bf 8f6f 	isb	sy
 8006da4:	f3bf 8f4f 	dsb	sy
 8006da8:	61fb      	str	r3, [r7, #28]
}
 8006daa:	bf00      	nop
 8006dac:	e7fe      	b.n	8006dac <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006dae:	23bc      	movs	r3, #188	; 0xbc
 8006db0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006db2:	693b      	ldr	r3, [r7, #16]
 8006db4:	2bbc      	cmp	r3, #188	; 0xbc
 8006db6:	d00a      	beq.n	8006dce <xTaskCreateStatic+0x66>
	__asm volatile
 8006db8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dbc:	f383 8811 	msr	BASEPRI, r3
 8006dc0:	f3bf 8f6f 	isb	sy
 8006dc4:	f3bf 8f4f 	dsb	sy
 8006dc8:	61bb      	str	r3, [r7, #24]
}
 8006dca:	bf00      	nop
 8006dcc:	e7fe      	b.n	8006dcc <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006dce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d01e      	beq.n	8006e12 <xTaskCreateStatic+0xaa>
 8006dd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d01b      	beq.n	8006e12 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006dda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ddc:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006de0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006de2:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006de6:	2202      	movs	r2, #2
 8006de8:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006dec:	2300      	movs	r3, #0
 8006dee:	9303      	str	r3, [sp, #12]
 8006df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006df2:	9302      	str	r3, [sp, #8]
 8006df4:	f107 0314 	add.w	r3, r7, #20
 8006df8:	9301      	str	r3, [sp, #4]
 8006dfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dfc:	9300      	str	r3, [sp, #0]
 8006dfe:	683b      	ldr	r3, [r7, #0]
 8006e00:	687a      	ldr	r2, [r7, #4]
 8006e02:	68b9      	ldr	r1, [r7, #8]
 8006e04:	68f8      	ldr	r0, [r7, #12]
 8006e06:	f000 f851 	bl	8006eac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006e0a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006e0c:	f000 f8ec 	bl	8006fe8 <prvAddNewTaskToReadyList>
 8006e10:	e001      	b.n	8006e16 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8006e12:	2300      	movs	r3, #0
 8006e14:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006e16:	697b      	ldr	r3, [r7, #20]
	}
 8006e18:	4618      	mov	r0, r3
 8006e1a:	3728      	adds	r7, #40	; 0x28
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	bd80      	pop	{r7, pc}

08006e20 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b08c      	sub	sp, #48	; 0x30
 8006e24:	af04      	add	r7, sp, #16
 8006e26:	60f8      	str	r0, [r7, #12]
 8006e28:	60b9      	str	r1, [r7, #8]
 8006e2a:	603b      	str	r3, [r7, #0]
 8006e2c:	4613      	mov	r3, r2
 8006e2e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e30:	88fb      	ldrh	r3, [r7, #6]
 8006e32:	009b      	lsls	r3, r3, #2
 8006e34:	4618      	mov	r0, r3
 8006e36:	f001 fbe9 	bl	800860c <pvPortMalloc>
 8006e3a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006e3c:	697b      	ldr	r3, [r7, #20]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d00e      	beq.n	8006e60 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8006e42:	20bc      	movs	r0, #188	; 0xbc
 8006e44:	f001 fbe2 	bl	800860c <pvPortMalloc>
 8006e48:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006e4a:	69fb      	ldr	r3, [r7, #28]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d003      	beq.n	8006e58 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006e50:	69fb      	ldr	r3, [r7, #28]
 8006e52:	697a      	ldr	r2, [r7, #20]
 8006e54:	631a      	str	r2, [r3, #48]	; 0x30
 8006e56:	e005      	b.n	8006e64 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006e58:	6978      	ldr	r0, [r7, #20]
 8006e5a:	f001 fc9b 	bl	8008794 <vPortFree>
 8006e5e:	e001      	b.n	8006e64 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006e60:	2300      	movs	r3, #0
 8006e62:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006e64:	69fb      	ldr	r3, [r7, #28]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d017      	beq.n	8006e9a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006e6a:	69fb      	ldr	r3, [r7, #28]
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006e72:	88fa      	ldrh	r2, [r7, #6]
 8006e74:	2300      	movs	r3, #0
 8006e76:	9303      	str	r3, [sp, #12]
 8006e78:	69fb      	ldr	r3, [r7, #28]
 8006e7a:	9302      	str	r3, [sp, #8]
 8006e7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e7e:	9301      	str	r3, [sp, #4]
 8006e80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e82:	9300      	str	r3, [sp, #0]
 8006e84:	683b      	ldr	r3, [r7, #0]
 8006e86:	68b9      	ldr	r1, [r7, #8]
 8006e88:	68f8      	ldr	r0, [r7, #12]
 8006e8a:	f000 f80f 	bl	8006eac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006e8e:	69f8      	ldr	r0, [r7, #28]
 8006e90:	f000 f8aa 	bl	8006fe8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006e94:	2301      	movs	r3, #1
 8006e96:	61bb      	str	r3, [r7, #24]
 8006e98:	e002      	b.n	8006ea0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006e9a:	f04f 33ff 	mov.w	r3, #4294967295
 8006e9e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006ea0:	69bb      	ldr	r3, [r7, #24]
	}
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	3720      	adds	r7, #32
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	bd80      	pop	{r7, pc}
	...

08006eac <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	b088      	sub	sp, #32
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	60f8      	str	r0, [r7, #12]
 8006eb4:	60b9      	str	r1, [r7, #8]
 8006eb6:	607a      	str	r2, [r7, #4]
 8006eb8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006eba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ebc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	009b      	lsls	r3, r3, #2
 8006ec2:	461a      	mov	r2, r3
 8006ec4:	21a5      	movs	r1, #165	; 0xa5
 8006ec6:	f001 feae 	bl	8008c26 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8006eca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ecc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006ed4:	3b01      	subs	r3, #1
 8006ed6:	009b      	lsls	r3, r3, #2
 8006ed8:	4413      	add	r3, r2
 8006eda:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8006edc:	69bb      	ldr	r3, [r7, #24]
 8006ede:	f023 0307 	bic.w	r3, r3, #7
 8006ee2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006ee4:	69bb      	ldr	r3, [r7, #24]
 8006ee6:	f003 0307 	and.w	r3, r3, #7
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d00a      	beq.n	8006f04 <prvInitialiseNewTask+0x58>
	__asm volatile
 8006eee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ef2:	f383 8811 	msr	BASEPRI, r3
 8006ef6:	f3bf 8f6f 	isb	sy
 8006efa:	f3bf 8f4f 	dsb	sy
 8006efe:	617b      	str	r3, [r7, #20]
}
 8006f00:	bf00      	nop
 8006f02:	e7fe      	b.n	8006f02 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006f04:	2300      	movs	r3, #0
 8006f06:	61fb      	str	r3, [r7, #28]
 8006f08:	e012      	b.n	8006f30 <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006f0a:	68ba      	ldr	r2, [r7, #8]
 8006f0c:	69fb      	ldr	r3, [r7, #28]
 8006f0e:	4413      	add	r3, r2
 8006f10:	7819      	ldrb	r1, [r3, #0]
 8006f12:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f14:	69fb      	ldr	r3, [r7, #28]
 8006f16:	4413      	add	r3, r2
 8006f18:	3334      	adds	r3, #52	; 0x34
 8006f1a:	460a      	mov	r2, r1
 8006f1c:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8006f1e:	68ba      	ldr	r2, [r7, #8]
 8006f20:	69fb      	ldr	r3, [r7, #28]
 8006f22:	4413      	add	r3, r2
 8006f24:	781b      	ldrb	r3, [r3, #0]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d006      	beq.n	8006f38 <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006f2a:	69fb      	ldr	r3, [r7, #28]
 8006f2c:	3301      	adds	r3, #1
 8006f2e:	61fb      	str	r3, [r7, #28]
 8006f30:	69fb      	ldr	r3, [r7, #28]
 8006f32:	2b0f      	cmp	r3, #15
 8006f34:	d9e9      	bls.n	8006f0a <prvInitialiseNewTask+0x5e>
 8006f36:	e000      	b.n	8006f3a <prvInitialiseNewTask+0x8e>
		{
			break;
 8006f38:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006f3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f3c:	2200      	movs	r2, #0
 8006f3e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006f42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f44:	2b37      	cmp	r3, #55	; 0x37
 8006f46:	d901      	bls.n	8006f4c <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006f48:	2337      	movs	r3, #55	; 0x37
 8006f4a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006f4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f4e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006f50:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006f52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f54:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006f56:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006f58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006f5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f60:	3304      	adds	r3, #4
 8006f62:	4618      	mov	r0, r3
 8006f64:	f7ff f895 	bl	8006092 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006f68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f6a:	3318      	adds	r3, #24
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	f7ff f890 	bl	8006092 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006f72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f76:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f7a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006f7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f80:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006f82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f86:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006f88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006f90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f92:	2200      	movs	r2, #0
 8006f94:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006f98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f9a:	3354      	adds	r3, #84	; 0x54
 8006f9c:	2260      	movs	r2, #96	; 0x60
 8006f9e:	2100      	movs	r1, #0
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	f001 fe40 	bl	8008c26 <memset>
 8006fa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fa8:	4a0c      	ldr	r2, [pc, #48]	; (8006fdc <prvInitialiseNewTask+0x130>)
 8006faa:	659a      	str	r2, [r3, #88]	; 0x58
 8006fac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fae:	4a0c      	ldr	r2, [pc, #48]	; (8006fe0 <prvInitialiseNewTask+0x134>)
 8006fb0:	65da      	str	r2, [r3, #92]	; 0x5c
 8006fb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fb4:	4a0b      	ldr	r2, [pc, #44]	; (8006fe4 <prvInitialiseNewTask+0x138>)
 8006fb6:	661a      	str	r2, [r3, #96]	; 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006fb8:	683a      	ldr	r2, [r7, #0]
 8006fba:	68f9      	ldr	r1, [r7, #12]
 8006fbc:	69b8      	ldr	r0, [r7, #24]
 8006fbe:	f001 f931 	bl	8008224 <pxPortInitialiseStack>
 8006fc2:	4602      	mov	r2, r0
 8006fc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fc6:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8006fc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d002      	beq.n	8006fd4 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006fce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fd0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006fd2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006fd4:	bf00      	nop
 8006fd6:	3720      	adds	r7, #32
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	bd80      	pop	{r7, pc}
 8006fdc:	0800d6fc 	.word	0x0800d6fc
 8006fe0:	0800d71c 	.word	0x0800d71c
 8006fe4:	0800d6dc 	.word	0x0800d6dc

08006fe8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b082      	sub	sp, #8
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006ff0:	f001 fa0c 	bl	800840c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006ff4:	4b2d      	ldr	r3, [pc, #180]	; (80070ac <prvAddNewTaskToReadyList+0xc4>)
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	3301      	adds	r3, #1
 8006ffa:	4a2c      	ldr	r2, [pc, #176]	; (80070ac <prvAddNewTaskToReadyList+0xc4>)
 8006ffc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006ffe:	4b2c      	ldr	r3, [pc, #176]	; (80070b0 <prvAddNewTaskToReadyList+0xc8>)
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d109      	bne.n	800701a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007006:	4a2a      	ldr	r2, [pc, #168]	; (80070b0 <prvAddNewTaskToReadyList+0xc8>)
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800700c:	4b27      	ldr	r3, [pc, #156]	; (80070ac <prvAddNewTaskToReadyList+0xc4>)
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	2b01      	cmp	r3, #1
 8007012:	d110      	bne.n	8007036 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007014:	f000 fc4e 	bl	80078b4 <prvInitialiseTaskLists>
 8007018:	e00d      	b.n	8007036 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800701a:	4b26      	ldr	r3, [pc, #152]	; (80070b4 <prvAddNewTaskToReadyList+0xcc>)
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d109      	bne.n	8007036 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007022:	4b23      	ldr	r3, [pc, #140]	; (80070b0 <prvAddNewTaskToReadyList+0xc8>)
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800702c:	429a      	cmp	r2, r3
 800702e:	d802      	bhi.n	8007036 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007030:	4a1f      	ldr	r2, [pc, #124]	; (80070b0 <prvAddNewTaskToReadyList+0xc8>)
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007036:	4b20      	ldr	r3, [pc, #128]	; (80070b8 <prvAddNewTaskToReadyList+0xd0>)
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	3301      	adds	r3, #1
 800703c:	4a1e      	ldr	r2, [pc, #120]	; (80070b8 <prvAddNewTaskToReadyList+0xd0>)
 800703e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007040:	4b1d      	ldr	r3, [pc, #116]	; (80070b8 <prvAddNewTaskToReadyList+0xd0>)
 8007042:	681a      	ldr	r2, [r3, #0]
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800704c:	4b1b      	ldr	r3, [pc, #108]	; (80070bc <prvAddNewTaskToReadyList+0xd4>)
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	429a      	cmp	r2, r3
 8007052:	d903      	bls.n	800705c <prvAddNewTaskToReadyList+0x74>
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007058:	4a18      	ldr	r2, [pc, #96]	; (80070bc <prvAddNewTaskToReadyList+0xd4>)
 800705a:	6013      	str	r3, [r2, #0]
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007060:	4613      	mov	r3, r2
 8007062:	009b      	lsls	r3, r3, #2
 8007064:	4413      	add	r3, r2
 8007066:	009b      	lsls	r3, r3, #2
 8007068:	4a15      	ldr	r2, [pc, #84]	; (80070c0 <prvAddNewTaskToReadyList+0xd8>)
 800706a:	441a      	add	r2, r3
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	3304      	adds	r3, #4
 8007070:	4619      	mov	r1, r3
 8007072:	4610      	mov	r0, r2
 8007074:	f7ff f819 	bl	80060aa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007078:	f001 f9f8 	bl	800846c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800707c:	4b0d      	ldr	r3, [pc, #52]	; (80070b4 <prvAddNewTaskToReadyList+0xcc>)
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d00e      	beq.n	80070a2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007084:	4b0a      	ldr	r3, [pc, #40]	; (80070b0 <prvAddNewTaskToReadyList+0xc8>)
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800708e:	429a      	cmp	r2, r3
 8007090:	d207      	bcs.n	80070a2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007092:	4b0c      	ldr	r3, [pc, #48]	; (80070c4 <prvAddNewTaskToReadyList+0xdc>)
 8007094:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007098:	601a      	str	r2, [r3, #0]
 800709a:	f3bf 8f4f 	dsb	sy
 800709e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80070a2:	bf00      	nop
 80070a4:	3708      	adds	r7, #8
 80070a6:	46bd      	mov	sp, r7
 80070a8:	bd80      	pop	{r7, pc}
 80070aa:	bf00      	nop
 80070ac:	20000e60 	.word	0x20000e60
 80070b0:	2000098c 	.word	0x2000098c
 80070b4:	20000e6c 	.word	0x20000e6c
 80070b8:	20000e7c 	.word	0x20000e7c
 80070bc:	20000e68 	.word	0x20000e68
 80070c0:	20000990 	.word	0x20000990
 80070c4:	e000ed04 	.word	0xe000ed04

080070c8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80070c8:	b580      	push	{r7, lr}
 80070ca:	b084      	sub	sp, #16
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80070d0:	2300      	movs	r3, #0
 80070d2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d017      	beq.n	800710a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80070da:	4b13      	ldr	r3, [pc, #76]	; (8007128 <vTaskDelay+0x60>)
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d00a      	beq.n	80070f8 <vTaskDelay+0x30>
	__asm volatile
 80070e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070e6:	f383 8811 	msr	BASEPRI, r3
 80070ea:	f3bf 8f6f 	isb	sy
 80070ee:	f3bf 8f4f 	dsb	sy
 80070f2:	60bb      	str	r3, [r7, #8]
}
 80070f4:	bf00      	nop
 80070f6:	e7fe      	b.n	80070f6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80070f8:	f000 f88a 	bl	8007210 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80070fc:	2100      	movs	r1, #0
 80070fe:	6878      	ldr	r0, [r7, #4]
 8007100:	f000 fd2a 	bl	8007b58 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007104:	f000 f892 	bl	800722c <xTaskResumeAll>
 8007108:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	2b00      	cmp	r3, #0
 800710e:	d107      	bne.n	8007120 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007110:	4b06      	ldr	r3, [pc, #24]	; (800712c <vTaskDelay+0x64>)
 8007112:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007116:	601a      	str	r2, [r3, #0]
 8007118:	f3bf 8f4f 	dsb	sy
 800711c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007120:	bf00      	nop
 8007122:	3710      	adds	r7, #16
 8007124:	46bd      	mov	sp, r7
 8007126:	bd80      	pop	{r7, pc}
 8007128:	20000e88 	.word	0x20000e88
 800712c:	e000ed04 	.word	0xe000ed04

08007130 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007130:	b580      	push	{r7, lr}
 8007132:	b08a      	sub	sp, #40	; 0x28
 8007134:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007136:	2300      	movs	r3, #0
 8007138:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800713a:	2300      	movs	r3, #0
 800713c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800713e:	463a      	mov	r2, r7
 8007140:	1d39      	adds	r1, r7, #4
 8007142:	f107 0308 	add.w	r3, r7, #8
 8007146:	4618      	mov	r0, r3
 8007148:	f7fe ff52 	bl	8005ff0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800714c:	6839      	ldr	r1, [r7, #0]
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	68ba      	ldr	r2, [r7, #8]
 8007152:	9202      	str	r2, [sp, #8]
 8007154:	9301      	str	r3, [sp, #4]
 8007156:	2300      	movs	r3, #0
 8007158:	9300      	str	r3, [sp, #0]
 800715a:	2300      	movs	r3, #0
 800715c:	460a      	mov	r2, r1
 800715e:	4924      	ldr	r1, [pc, #144]	; (80071f0 <vTaskStartScheduler+0xc0>)
 8007160:	4824      	ldr	r0, [pc, #144]	; (80071f4 <vTaskStartScheduler+0xc4>)
 8007162:	f7ff fe01 	bl	8006d68 <xTaskCreateStatic>
 8007166:	4603      	mov	r3, r0
 8007168:	4a23      	ldr	r2, [pc, #140]	; (80071f8 <vTaskStartScheduler+0xc8>)
 800716a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800716c:	4b22      	ldr	r3, [pc, #136]	; (80071f8 <vTaskStartScheduler+0xc8>)
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	2b00      	cmp	r3, #0
 8007172:	d002      	beq.n	800717a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007174:	2301      	movs	r3, #1
 8007176:	617b      	str	r3, [r7, #20]
 8007178:	e001      	b.n	800717e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800717a:	2300      	movs	r3, #0
 800717c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800717e:	697b      	ldr	r3, [r7, #20]
 8007180:	2b01      	cmp	r3, #1
 8007182:	d102      	bne.n	800718a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007184:	f000 fd3c 	bl	8007c00 <xTimerCreateTimerTask>
 8007188:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800718a:	697b      	ldr	r3, [r7, #20]
 800718c:	2b01      	cmp	r3, #1
 800718e:	d11b      	bne.n	80071c8 <vTaskStartScheduler+0x98>
	__asm volatile
 8007190:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007194:	f383 8811 	msr	BASEPRI, r3
 8007198:	f3bf 8f6f 	isb	sy
 800719c:	f3bf 8f4f 	dsb	sy
 80071a0:	613b      	str	r3, [r7, #16]
}
 80071a2:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80071a4:	4b15      	ldr	r3, [pc, #84]	; (80071fc <vTaskStartScheduler+0xcc>)
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	3354      	adds	r3, #84	; 0x54
 80071aa:	4a15      	ldr	r2, [pc, #84]	; (8007200 <vTaskStartScheduler+0xd0>)
 80071ac:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80071ae:	4b15      	ldr	r3, [pc, #84]	; (8007204 <vTaskStartScheduler+0xd4>)
 80071b0:	f04f 32ff 	mov.w	r2, #4294967295
 80071b4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80071b6:	4b14      	ldr	r3, [pc, #80]	; (8007208 <vTaskStartScheduler+0xd8>)
 80071b8:	2201      	movs	r2, #1
 80071ba:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80071bc:	4b13      	ldr	r3, [pc, #76]	; (800720c <vTaskStartScheduler+0xdc>)
 80071be:	2200      	movs	r2, #0
 80071c0:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80071c2:	f001 f8b1 	bl	8008328 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80071c6:	e00e      	b.n	80071e6 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80071c8:	697b      	ldr	r3, [r7, #20]
 80071ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071ce:	d10a      	bne.n	80071e6 <vTaskStartScheduler+0xb6>
	__asm volatile
 80071d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071d4:	f383 8811 	msr	BASEPRI, r3
 80071d8:	f3bf 8f6f 	isb	sy
 80071dc:	f3bf 8f4f 	dsb	sy
 80071e0:	60fb      	str	r3, [r7, #12]
}
 80071e2:	bf00      	nop
 80071e4:	e7fe      	b.n	80071e4 <vTaskStartScheduler+0xb4>
}
 80071e6:	bf00      	nop
 80071e8:	3718      	adds	r7, #24
 80071ea:	46bd      	mov	sp, r7
 80071ec:	bd80      	pop	{r7, pc}
 80071ee:	bf00      	nop
 80071f0:	0800d600 	.word	0x0800d600
 80071f4:	08007885 	.word	0x08007885
 80071f8:	20000e84 	.word	0x20000e84
 80071fc:	2000098c 	.word	0x2000098c
 8007200:	2000000c 	.word	0x2000000c
 8007204:	20000e80 	.word	0x20000e80
 8007208:	20000e6c 	.word	0x20000e6c
 800720c:	20000e64 	.word	0x20000e64

08007210 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007210:	b480      	push	{r7}
 8007212:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8007214:	4b04      	ldr	r3, [pc, #16]	; (8007228 <vTaskSuspendAll+0x18>)
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	3301      	adds	r3, #1
 800721a:	4a03      	ldr	r2, [pc, #12]	; (8007228 <vTaskSuspendAll+0x18>)
 800721c:	6013      	str	r3, [r2, #0]
}
 800721e:	bf00      	nop
 8007220:	46bd      	mov	sp, r7
 8007222:	bc80      	pop	{r7}
 8007224:	4770      	bx	lr
 8007226:	bf00      	nop
 8007228:	20000e88 	.word	0x20000e88

0800722c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800722c:	b580      	push	{r7, lr}
 800722e:	b084      	sub	sp, #16
 8007230:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007232:	2300      	movs	r3, #0
 8007234:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007236:	2300      	movs	r3, #0
 8007238:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800723a:	4b42      	ldr	r3, [pc, #264]	; (8007344 <xTaskResumeAll+0x118>)
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	2b00      	cmp	r3, #0
 8007240:	d10a      	bne.n	8007258 <xTaskResumeAll+0x2c>
	__asm volatile
 8007242:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007246:	f383 8811 	msr	BASEPRI, r3
 800724a:	f3bf 8f6f 	isb	sy
 800724e:	f3bf 8f4f 	dsb	sy
 8007252:	603b      	str	r3, [r7, #0]
}
 8007254:	bf00      	nop
 8007256:	e7fe      	b.n	8007256 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007258:	f001 f8d8 	bl	800840c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800725c:	4b39      	ldr	r3, [pc, #228]	; (8007344 <xTaskResumeAll+0x118>)
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	3b01      	subs	r3, #1
 8007262:	4a38      	ldr	r2, [pc, #224]	; (8007344 <xTaskResumeAll+0x118>)
 8007264:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007266:	4b37      	ldr	r3, [pc, #220]	; (8007344 <xTaskResumeAll+0x118>)
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d162      	bne.n	8007334 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800726e:	4b36      	ldr	r3, [pc, #216]	; (8007348 <xTaskResumeAll+0x11c>)
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	2b00      	cmp	r3, #0
 8007274:	d05e      	beq.n	8007334 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007276:	e02f      	b.n	80072d8 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8007278:	4b34      	ldr	r3, [pc, #208]	; (800734c <xTaskResumeAll+0x120>)
 800727a:	68db      	ldr	r3, [r3, #12]
 800727c:	68db      	ldr	r3, [r3, #12]
 800727e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	3318      	adds	r3, #24
 8007284:	4618      	mov	r0, r3
 8007286:	f7fe ff6b 	bl	8006160 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	3304      	adds	r3, #4
 800728e:	4618      	mov	r0, r3
 8007290:	f7fe ff66 	bl	8006160 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007298:	4b2d      	ldr	r3, [pc, #180]	; (8007350 <xTaskResumeAll+0x124>)
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	429a      	cmp	r2, r3
 800729e:	d903      	bls.n	80072a8 <xTaskResumeAll+0x7c>
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072a4:	4a2a      	ldr	r2, [pc, #168]	; (8007350 <xTaskResumeAll+0x124>)
 80072a6:	6013      	str	r3, [r2, #0]
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072ac:	4613      	mov	r3, r2
 80072ae:	009b      	lsls	r3, r3, #2
 80072b0:	4413      	add	r3, r2
 80072b2:	009b      	lsls	r3, r3, #2
 80072b4:	4a27      	ldr	r2, [pc, #156]	; (8007354 <xTaskResumeAll+0x128>)
 80072b6:	441a      	add	r2, r3
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	3304      	adds	r3, #4
 80072bc:	4619      	mov	r1, r3
 80072be:	4610      	mov	r0, r2
 80072c0:	f7fe fef3 	bl	80060aa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072c8:	4b23      	ldr	r3, [pc, #140]	; (8007358 <xTaskResumeAll+0x12c>)
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072ce:	429a      	cmp	r2, r3
 80072d0:	d302      	bcc.n	80072d8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80072d2:	4b22      	ldr	r3, [pc, #136]	; (800735c <xTaskResumeAll+0x130>)
 80072d4:	2201      	movs	r2, #1
 80072d6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80072d8:	4b1c      	ldr	r3, [pc, #112]	; (800734c <xTaskResumeAll+0x120>)
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d1cb      	bne.n	8007278 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d001      	beq.n	80072ea <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80072e6:	f000 fb87 	bl	80079f8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80072ea:	4b1d      	ldr	r3, [pc, #116]	; (8007360 <xTaskResumeAll+0x134>)
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d010      	beq.n	8007318 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80072f6:	f000 f845 	bl	8007384 <xTaskIncrementTick>
 80072fa:	4603      	mov	r3, r0
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d002      	beq.n	8007306 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007300:	4b16      	ldr	r3, [pc, #88]	; (800735c <xTaskResumeAll+0x130>)
 8007302:	2201      	movs	r2, #1
 8007304:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	3b01      	subs	r3, #1
 800730a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	2b00      	cmp	r3, #0
 8007310:	d1f1      	bne.n	80072f6 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8007312:	4b13      	ldr	r3, [pc, #76]	; (8007360 <xTaskResumeAll+0x134>)
 8007314:	2200      	movs	r2, #0
 8007316:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007318:	4b10      	ldr	r3, [pc, #64]	; (800735c <xTaskResumeAll+0x130>)
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d009      	beq.n	8007334 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007320:	2301      	movs	r3, #1
 8007322:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007324:	4b0f      	ldr	r3, [pc, #60]	; (8007364 <xTaskResumeAll+0x138>)
 8007326:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800732a:	601a      	str	r2, [r3, #0]
 800732c:	f3bf 8f4f 	dsb	sy
 8007330:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007334:	f001 f89a 	bl	800846c <vPortExitCritical>

	return xAlreadyYielded;
 8007338:	68bb      	ldr	r3, [r7, #8]
}
 800733a:	4618      	mov	r0, r3
 800733c:	3710      	adds	r7, #16
 800733e:	46bd      	mov	sp, r7
 8007340:	bd80      	pop	{r7, pc}
 8007342:	bf00      	nop
 8007344:	20000e88 	.word	0x20000e88
 8007348:	20000e60 	.word	0x20000e60
 800734c:	20000e20 	.word	0x20000e20
 8007350:	20000e68 	.word	0x20000e68
 8007354:	20000990 	.word	0x20000990
 8007358:	2000098c 	.word	0x2000098c
 800735c:	20000e74 	.word	0x20000e74
 8007360:	20000e70 	.word	0x20000e70
 8007364:	e000ed04 	.word	0xe000ed04

08007368 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007368:	b480      	push	{r7}
 800736a:	b083      	sub	sp, #12
 800736c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800736e:	4b04      	ldr	r3, [pc, #16]	; (8007380 <xTaskGetTickCount+0x18>)
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007374:	687b      	ldr	r3, [r7, #4]
}
 8007376:	4618      	mov	r0, r3
 8007378:	370c      	adds	r7, #12
 800737a:	46bd      	mov	sp, r7
 800737c:	bc80      	pop	{r7}
 800737e:	4770      	bx	lr
 8007380:	20000e64 	.word	0x20000e64

08007384 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b086      	sub	sp, #24
 8007388:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800738a:	2300      	movs	r3, #0
 800738c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800738e:	4b51      	ldr	r3, [pc, #324]	; (80074d4 <xTaskIncrementTick+0x150>)
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	2b00      	cmp	r3, #0
 8007394:	f040 808e 	bne.w	80074b4 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007398:	4b4f      	ldr	r3, [pc, #316]	; (80074d8 <xTaskIncrementTick+0x154>)
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	3301      	adds	r3, #1
 800739e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80073a0:	4a4d      	ldr	r2, [pc, #308]	; (80074d8 <xTaskIncrementTick+0x154>)
 80073a2:	693b      	ldr	r3, [r7, #16]
 80073a4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80073a6:	693b      	ldr	r3, [r7, #16]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d120      	bne.n	80073ee <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80073ac:	4b4b      	ldr	r3, [pc, #300]	; (80074dc <xTaskIncrementTick+0x158>)
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d00a      	beq.n	80073cc <xTaskIncrementTick+0x48>
	__asm volatile
 80073b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073ba:	f383 8811 	msr	BASEPRI, r3
 80073be:	f3bf 8f6f 	isb	sy
 80073c2:	f3bf 8f4f 	dsb	sy
 80073c6:	603b      	str	r3, [r7, #0]
}
 80073c8:	bf00      	nop
 80073ca:	e7fe      	b.n	80073ca <xTaskIncrementTick+0x46>
 80073cc:	4b43      	ldr	r3, [pc, #268]	; (80074dc <xTaskIncrementTick+0x158>)
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	60fb      	str	r3, [r7, #12]
 80073d2:	4b43      	ldr	r3, [pc, #268]	; (80074e0 <xTaskIncrementTick+0x15c>)
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	4a41      	ldr	r2, [pc, #260]	; (80074dc <xTaskIncrementTick+0x158>)
 80073d8:	6013      	str	r3, [r2, #0]
 80073da:	4a41      	ldr	r2, [pc, #260]	; (80074e0 <xTaskIncrementTick+0x15c>)
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	6013      	str	r3, [r2, #0]
 80073e0:	4b40      	ldr	r3, [pc, #256]	; (80074e4 <xTaskIncrementTick+0x160>)
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	3301      	adds	r3, #1
 80073e6:	4a3f      	ldr	r2, [pc, #252]	; (80074e4 <xTaskIncrementTick+0x160>)
 80073e8:	6013      	str	r3, [r2, #0]
 80073ea:	f000 fb05 	bl	80079f8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80073ee:	4b3e      	ldr	r3, [pc, #248]	; (80074e8 <xTaskIncrementTick+0x164>)
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	693a      	ldr	r2, [r7, #16]
 80073f4:	429a      	cmp	r2, r3
 80073f6:	d34e      	bcc.n	8007496 <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80073f8:	4b38      	ldr	r3, [pc, #224]	; (80074dc <xTaskIncrementTick+0x158>)
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d101      	bne.n	8007406 <xTaskIncrementTick+0x82>
 8007402:	2301      	movs	r3, #1
 8007404:	e000      	b.n	8007408 <xTaskIncrementTick+0x84>
 8007406:	2300      	movs	r3, #0
 8007408:	2b00      	cmp	r3, #0
 800740a:	d004      	beq.n	8007416 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800740c:	4b36      	ldr	r3, [pc, #216]	; (80074e8 <xTaskIncrementTick+0x164>)
 800740e:	f04f 32ff 	mov.w	r2, #4294967295
 8007412:	601a      	str	r2, [r3, #0]
					break;
 8007414:	e03f      	b.n	8007496 <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007416:	4b31      	ldr	r3, [pc, #196]	; (80074dc <xTaskIncrementTick+0x158>)
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	68db      	ldr	r3, [r3, #12]
 800741c:	68db      	ldr	r3, [r3, #12]
 800741e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007420:	68bb      	ldr	r3, [r7, #8]
 8007422:	685b      	ldr	r3, [r3, #4]
 8007424:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007426:	693a      	ldr	r2, [r7, #16]
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	429a      	cmp	r2, r3
 800742c:	d203      	bcs.n	8007436 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800742e:	4a2e      	ldr	r2, [pc, #184]	; (80074e8 <xTaskIncrementTick+0x164>)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	6013      	str	r3, [r2, #0]
						break;
 8007434:	e02f      	b.n	8007496 <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007436:	68bb      	ldr	r3, [r7, #8]
 8007438:	3304      	adds	r3, #4
 800743a:	4618      	mov	r0, r3
 800743c:	f7fe fe90 	bl	8006160 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007440:	68bb      	ldr	r3, [r7, #8]
 8007442:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007444:	2b00      	cmp	r3, #0
 8007446:	d004      	beq.n	8007452 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007448:	68bb      	ldr	r3, [r7, #8]
 800744a:	3318      	adds	r3, #24
 800744c:	4618      	mov	r0, r3
 800744e:	f7fe fe87 	bl	8006160 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007452:	68bb      	ldr	r3, [r7, #8]
 8007454:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007456:	4b25      	ldr	r3, [pc, #148]	; (80074ec <xTaskIncrementTick+0x168>)
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	429a      	cmp	r2, r3
 800745c:	d903      	bls.n	8007466 <xTaskIncrementTick+0xe2>
 800745e:	68bb      	ldr	r3, [r7, #8]
 8007460:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007462:	4a22      	ldr	r2, [pc, #136]	; (80074ec <xTaskIncrementTick+0x168>)
 8007464:	6013      	str	r3, [r2, #0]
 8007466:	68bb      	ldr	r3, [r7, #8]
 8007468:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800746a:	4613      	mov	r3, r2
 800746c:	009b      	lsls	r3, r3, #2
 800746e:	4413      	add	r3, r2
 8007470:	009b      	lsls	r3, r3, #2
 8007472:	4a1f      	ldr	r2, [pc, #124]	; (80074f0 <xTaskIncrementTick+0x16c>)
 8007474:	441a      	add	r2, r3
 8007476:	68bb      	ldr	r3, [r7, #8]
 8007478:	3304      	adds	r3, #4
 800747a:	4619      	mov	r1, r3
 800747c:	4610      	mov	r0, r2
 800747e:	f7fe fe14 	bl	80060aa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007482:	68bb      	ldr	r3, [r7, #8]
 8007484:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007486:	4b1b      	ldr	r3, [pc, #108]	; (80074f4 <xTaskIncrementTick+0x170>)
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800748c:	429a      	cmp	r2, r3
 800748e:	d3b3      	bcc.n	80073f8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8007490:	2301      	movs	r3, #1
 8007492:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007494:	e7b0      	b.n	80073f8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007496:	4b17      	ldr	r3, [pc, #92]	; (80074f4 <xTaskIncrementTick+0x170>)
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800749c:	4914      	ldr	r1, [pc, #80]	; (80074f0 <xTaskIncrementTick+0x16c>)
 800749e:	4613      	mov	r3, r2
 80074a0:	009b      	lsls	r3, r3, #2
 80074a2:	4413      	add	r3, r2
 80074a4:	009b      	lsls	r3, r3, #2
 80074a6:	440b      	add	r3, r1
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	2b01      	cmp	r3, #1
 80074ac:	d907      	bls.n	80074be <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80074ae:	2301      	movs	r3, #1
 80074b0:	617b      	str	r3, [r7, #20]
 80074b2:	e004      	b.n	80074be <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80074b4:	4b10      	ldr	r3, [pc, #64]	; (80074f8 <xTaskIncrementTick+0x174>)
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	3301      	adds	r3, #1
 80074ba:	4a0f      	ldr	r2, [pc, #60]	; (80074f8 <xTaskIncrementTick+0x174>)
 80074bc:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80074be:	4b0f      	ldr	r3, [pc, #60]	; (80074fc <xTaskIncrementTick+0x178>)
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d001      	beq.n	80074ca <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 80074c6:	2301      	movs	r3, #1
 80074c8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80074ca:	697b      	ldr	r3, [r7, #20]
}
 80074cc:	4618      	mov	r0, r3
 80074ce:	3718      	adds	r7, #24
 80074d0:	46bd      	mov	sp, r7
 80074d2:	bd80      	pop	{r7, pc}
 80074d4:	20000e88 	.word	0x20000e88
 80074d8:	20000e64 	.word	0x20000e64
 80074dc:	20000e18 	.word	0x20000e18
 80074e0:	20000e1c 	.word	0x20000e1c
 80074e4:	20000e78 	.word	0x20000e78
 80074e8:	20000e80 	.word	0x20000e80
 80074ec:	20000e68 	.word	0x20000e68
 80074f0:	20000990 	.word	0x20000990
 80074f4:	2000098c 	.word	0x2000098c
 80074f8:	20000e70 	.word	0x20000e70
 80074fc:	20000e74 	.word	0x20000e74

08007500 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007500:	b580      	push	{r7, lr}
 8007502:	b086      	sub	sp, #24
 8007504:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007506:	4b3d      	ldr	r3, [pc, #244]	; (80075fc <vTaskSwitchContext+0xfc>)
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	2b00      	cmp	r3, #0
 800750c:	d003      	beq.n	8007516 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800750e:	4b3c      	ldr	r3, [pc, #240]	; (8007600 <vTaskSwitchContext+0x100>)
 8007510:	2201      	movs	r2, #1
 8007512:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007514:	e06d      	b.n	80075f2 <vTaskSwitchContext+0xf2>
		xYieldPending = pdFALSE;
 8007516:	4b3a      	ldr	r3, [pc, #232]	; (8007600 <vTaskSwitchContext+0x100>)
 8007518:	2200      	movs	r2, #0
 800751a:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800751c:	4b39      	ldr	r3, [pc, #228]	; (8007604 <vTaskSwitchContext+0x104>)
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007522:	613b      	str	r3, [r7, #16]
 8007524:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 8007528:	60fb      	str	r3, [r7, #12]
 800752a:	693b      	ldr	r3, [r7, #16]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	68fa      	ldr	r2, [r7, #12]
 8007530:	429a      	cmp	r2, r3
 8007532:	d111      	bne.n	8007558 <vTaskSwitchContext+0x58>
 8007534:	693b      	ldr	r3, [r7, #16]
 8007536:	3304      	adds	r3, #4
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	68fa      	ldr	r2, [r7, #12]
 800753c:	429a      	cmp	r2, r3
 800753e:	d10b      	bne.n	8007558 <vTaskSwitchContext+0x58>
 8007540:	693b      	ldr	r3, [r7, #16]
 8007542:	3308      	adds	r3, #8
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	68fa      	ldr	r2, [r7, #12]
 8007548:	429a      	cmp	r2, r3
 800754a:	d105      	bne.n	8007558 <vTaskSwitchContext+0x58>
 800754c:	693b      	ldr	r3, [r7, #16]
 800754e:	330c      	adds	r3, #12
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	68fa      	ldr	r2, [r7, #12]
 8007554:	429a      	cmp	r2, r3
 8007556:	d008      	beq.n	800756a <vTaskSwitchContext+0x6a>
 8007558:	4b2a      	ldr	r3, [pc, #168]	; (8007604 <vTaskSwitchContext+0x104>)
 800755a:	681a      	ldr	r2, [r3, #0]
 800755c:	4b29      	ldr	r3, [pc, #164]	; (8007604 <vTaskSwitchContext+0x104>)
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	3334      	adds	r3, #52	; 0x34
 8007562:	4619      	mov	r1, r3
 8007564:	4610      	mov	r0, r2
 8007566:	f7f9 feb7 	bl	80012d8 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800756a:	4b27      	ldr	r3, [pc, #156]	; (8007608 <vTaskSwitchContext+0x108>)
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	617b      	str	r3, [r7, #20]
 8007570:	e010      	b.n	8007594 <vTaskSwitchContext+0x94>
 8007572:	697b      	ldr	r3, [r7, #20]
 8007574:	2b00      	cmp	r3, #0
 8007576:	d10a      	bne.n	800758e <vTaskSwitchContext+0x8e>
	__asm volatile
 8007578:	f04f 0350 	mov.w	r3, #80	; 0x50
 800757c:	f383 8811 	msr	BASEPRI, r3
 8007580:	f3bf 8f6f 	isb	sy
 8007584:	f3bf 8f4f 	dsb	sy
 8007588:	607b      	str	r3, [r7, #4]
}
 800758a:	bf00      	nop
 800758c:	e7fe      	b.n	800758c <vTaskSwitchContext+0x8c>
 800758e:	697b      	ldr	r3, [r7, #20]
 8007590:	3b01      	subs	r3, #1
 8007592:	617b      	str	r3, [r7, #20]
 8007594:	491d      	ldr	r1, [pc, #116]	; (800760c <vTaskSwitchContext+0x10c>)
 8007596:	697a      	ldr	r2, [r7, #20]
 8007598:	4613      	mov	r3, r2
 800759a:	009b      	lsls	r3, r3, #2
 800759c:	4413      	add	r3, r2
 800759e:	009b      	lsls	r3, r3, #2
 80075a0:	440b      	add	r3, r1
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d0e4      	beq.n	8007572 <vTaskSwitchContext+0x72>
 80075a8:	697a      	ldr	r2, [r7, #20]
 80075aa:	4613      	mov	r3, r2
 80075ac:	009b      	lsls	r3, r3, #2
 80075ae:	4413      	add	r3, r2
 80075b0:	009b      	lsls	r3, r3, #2
 80075b2:	4a16      	ldr	r2, [pc, #88]	; (800760c <vTaskSwitchContext+0x10c>)
 80075b4:	4413      	add	r3, r2
 80075b6:	60bb      	str	r3, [r7, #8]
 80075b8:	68bb      	ldr	r3, [r7, #8]
 80075ba:	685b      	ldr	r3, [r3, #4]
 80075bc:	685a      	ldr	r2, [r3, #4]
 80075be:	68bb      	ldr	r3, [r7, #8]
 80075c0:	605a      	str	r2, [r3, #4]
 80075c2:	68bb      	ldr	r3, [r7, #8]
 80075c4:	685a      	ldr	r2, [r3, #4]
 80075c6:	68bb      	ldr	r3, [r7, #8]
 80075c8:	3308      	adds	r3, #8
 80075ca:	429a      	cmp	r2, r3
 80075cc:	d104      	bne.n	80075d8 <vTaskSwitchContext+0xd8>
 80075ce:	68bb      	ldr	r3, [r7, #8]
 80075d0:	685b      	ldr	r3, [r3, #4]
 80075d2:	685a      	ldr	r2, [r3, #4]
 80075d4:	68bb      	ldr	r3, [r7, #8]
 80075d6:	605a      	str	r2, [r3, #4]
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	685b      	ldr	r3, [r3, #4]
 80075dc:	68db      	ldr	r3, [r3, #12]
 80075de:	4a09      	ldr	r2, [pc, #36]	; (8007604 <vTaskSwitchContext+0x104>)
 80075e0:	6013      	str	r3, [r2, #0]
 80075e2:	4a09      	ldr	r2, [pc, #36]	; (8007608 <vTaskSwitchContext+0x108>)
 80075e4:	697b      	ldr	r3, [r7, #20]
 80075e6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80075e8:	4b06      	ldr	r3, [pc, #24]	; (8007604 <vTaskSwitchContext+0x104>)
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	3354      	adds	r3, #84	; 0x54
 80075ee:	4a08      	ldr	r2, [pc, #32]	; (8007610 <vTaskSwitchContext+0x110>)
 80075f0:	6013      	str	r3, [r2, #0]
}
 80075f2:	bf00      	nop
 80075f4:	3718      	adds	r7, #24
 80075f6:	46bd      	mov	sp, r7
 80075f8:	bd80      	pop	{r7, pc}
 80075fa:	bf00      	nop
 80075fc:	20000e88 	.word	0x20000e88
 8007600:	20000e74 	.word	0x20000e74
 8007604:	2000098c 	.word	0x2000098c
 8007608:	20000e68 	.word	0x20000e68
 800760c:	20000990 	.word	0x20000990
 8007610:	2000000c 	.word	0x2000000c

08007614 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007614:	b580      	push	{r7, lr}
 8007616:	b084      	sub	sp, #16
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
 800761c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d10a      	bne.n	800763a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007624:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007628:	f383 8811 	msr	BASEPRI, r3
 800762c:	f3bf 8f6f 	isb	sy
 8007630:	f3bf 8f4f 	dsb	sy
 8007634:	60fb      	str	r3, [r7, #12]
}
 8007636:	bf00      	nop
 8007638:	e7fe      	b.n	8007638 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800763a:	4b07      	ldr	r3, [pc, #28]	; (8007658 <vTaskPlaceOnEventList+0x44>)
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	3318      	adds	r3, #24
 8007640:	4619      	mov	r1, r3
 8007642:	6878      	ldr	r0, [r7, #4]
 8007644:	f7fe fd54 	bl	80060f0 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007648:	2101      	movs	r1, #1
 800764a:	6838      	ldr	r0, [r7, #0]
 800764c:	f000 fa84 	bl	8007b58 <prvAddCurrentTaskToDelayedList>
}
 8007650:	bf00      	nop
 8007652:	3710      	adds	r7, #16
 8007654:	46bd      	mov	sp, r7
 8007656:	bd80      	pop	{r7, pc}
 8007658:	2000098c 	.word	0x2000098c

0800765c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800765c:	b580      	push	{r7, lr}
 800765e:	b086      	sub	sp, #24
 8007660:	af00      	add	r7, sp, #0
 8007662:	60f8      	str	r0, [r7, #12]
 8007664:	60b9      	str	r1, [r7, #8]
 8007666:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d10a      	bne.n	8007684 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800766e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007672:	f383 8811 	msr	BASEPRI, r3
 8007676:	f3bf 8f6f 	isb	sy
 800767a:	f3bf 8f4f 	dsb	sy
 800767e:	617b      	str	r3, [r7, #20]
}
 8007680:	bf00      	nop
 8007682:	e7fe      	b.n	8007682 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007684:	4b0a      	ldr	r3, [pc, #40]	; (80076b0 <vTaskPlaceOnEventListRestricted+0x54>)
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	3318      	adds	r3, #24
 800768a:	4619      	mov	r1, r3
 800768c:	68f8      	ldr	r0, [r7, #12]
 800768e:	f7fe fd0c 	bl	80060aa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2b00      	cmp	r3, #0
 8007696:	d002      	beq.n	800769e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8007698:	f04f 33ff 	mov.w	r3, #4294967295
 800769c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800769e:	6879      	ldr	r1, [r7, #4]
 80076a0:	68b8      	ldr	r0, [r7, #8]
 80076a2:	f000 fa59 	bl	8007b58 <prvAddCurrentTaskToDelayedList>
	}
 80076a6:	bf00      	nop
 80076a8:	3718      	adds	r7, #24
 80076aa:	46bd      	mov	sp, r7
 80076ac:	bd80      	pop	{r7, pc}
 80076ae:	bf00      	nop
 80076b0:	2000098c 	.word	0x2000098c

080076b4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80076b4:	b580      	push	{r7, lr}
 80076b6:	b086      	sub	sp, #24
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	68db      	ldr	r3, [r3, #12]
 80076c0:	68db      	ldr	r3, [r3, #12]
 80076c2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80076c4:	693b      	ldr	r3, [r7, #16]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d10a      	bne.n	80076e0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80076ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076ce:	f383 8811 	msr	BASEPRI, r3
 80076d2:	f3bf 8f6f 	isb	sy
 80076d6:	f3bf 8f4f 	dsb	sy
 80076da:	60fb      	str	r3, [r7, #12]
}
 80076dc:	bf00      	nop
 80076de:	e7fe      	b.n	80076de <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80076e0:	693b      	ldr	r3, [r7, #16]
 80076e2:	3318      	adds	r3, #24
 80076e4:	4618      	mov	r0, r3
 80076e6:	f7fe fd3b 	bl	8006160 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80076ea:	4b1e      	ldr	r3, [pc, #120]	; (8007764 <xTaskRemoveFromEventList+0xb0>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d11d      	bne.n	800772e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80076f2:	693b      	ldr	r3, [r7, #16]
 80076f4:	3304      	adds	r3, #4
 80076f6:	4618      	mov	r0, r3
 80076f8:	f7fe fd32 	bl	8006160 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80076fc:	693b      	ldr	r3, [r7, #16]
 80076fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007700:	4b19      	ldr	r3, [pc, #100]	; (8007768 <xTaskRemoveFromEventList+0xb4>)
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	429a      	cmp	r2, r3
 8007706:	d903      	bls.n	8007710 <xTaskRemoveFromEventList+0x5c>
 8007708:	693b      	ldr	r3, [r7, #16]
 800770a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800770c:	4a16      	ldr	r2, [pc, #88]	; (8007768 <xTaskRemoveFromEventList+0xb4>)
 800770e:	6013      	str	r3, [r2, #0]
 8007710:	693b      	ldr	r3, [r7, #16]
 8007712:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007714:	4613      	mov	r3, r2
 8007716:	009b      	lsls	r3, r3, #2
 8007718:	4413      	add	r3, r2
 800771a:	009b      	lsls	r3, r3, #2
 800771c:	4a13      	ldr	r2, [pc, #76]	; (800776c <xTaskRemoveFromEventList+0xb8>)
 800771e:	441a      	add	r2, r3
 8007720:	693b      	ldr	r3, [r7, #16]
 8007722:	3304      	adds	r3, #4
 8007724:	4619      	mov	r1, r3
 8007726:	4610      	mov	r0, r2
 8007728:	f7fe fcbf 	bl	80060aa <vListInsertEnd>
 800772c:	e005      	b.n	800773a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800772e:	693b      	ldr	r3, [r7, #16]
 8007730:	3318      	adds	r3, #24
 8007732:	4619      	mov	r1, r3
 8007734:	480e      	ldr	r0, [pc, #56]	; (8007770 <xTaskRemoveFromEventList+0xbc>)
 8007736:	f7fe fcb8 	bl	80060aa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800773a:	693b      	ldr	r3, [r7, #16]
 800773c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800773e:	4b0d      	ldr	r3, [pc, #52]	; (8007774 <xTaskRemoveFromEventList+0xc0>)
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007744:	429a      	cmp	r2, r3
 8007746:	d905      	bls.n	8007754 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007748:	2301      	movs	r3, #1
 800774a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800774c:	4b0a      	ldr	r3, [pc, #40]	; (8007778 <xTaskRemoveFromEventList+0xc4>)
 800774e:	2201      	movs	r2, #1
 8007750:	601a      	str	r2, [r3, #0]
 8007752:	e001      	b.n	8007758 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8007754:	2300      	movs	r3, #0
 8007756:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8007758:	697b      	ldr	r3, [r7, #20]
}
 800775a:	4618      	mov	r0, r3
 800775c:	3718      	adds	r7, #24
 800775e:	46bd      	mov	sp, r7
 8007760:	bd80      	pop	{r7, pc}
 8007762:	bf00      	nop
 8007764:	20000e88 	.word	0x20000e88
 8007768:	20000e68 	.word	0x20000e68
 800776c:	20000990 	.word	0x20000990
 8007770:	20000e20 	.word	0x20000e20
 8007774:	2000098c 	.word	0x2000098c
 8007778:	20000e74 	.word	0x20000e74

0800777c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800777c:	b480      	push	{r7}
 800777e:	b083      	sub	sp, #12
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007784:	4b06      	ldr	r3, [pc, #24]	; (80077a0 <vTaskInternalSetTimeOutState+0x24>)
 8007786:	681a      	ldr	r2, [r3, #0]
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800778c:	4b05      	ldr	r3, [pc, #20]	; (80077a4 <vTaskInternalSetTimeOutState+0x28>)
 800778e:	681a      	ldr	r2, [r3, #0]
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	605a      	str	r2, [r3, #4]
}
 8007794:	bf00      	nop
 8007796:	370c      	adds	r7, #12
 8007798:	46bd      	mov	sp, r7
 800779a:	bc80      	pop	{r7}
 800779c:	4770      	bx	lr
 800779e:	bf00      	nop
 80077a0:	20000e78 	.word	0x20000e78
 80077a4:	20000e64 	.word	0x20000e64

080077a8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b088      	sub	sp, #32
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
 80077b0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d10a      	bne.n	80077ce <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80077b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077bc:	f383 8811 	msr	BASEPRI, r3
 80077c0:	f3bf 8f6f 	isb	sy
 80077c4:	f3bf 8f4f 	dsb	sy
 80077c8:	613b      	str	r3, [r7, #16]
}
 80077ca:	bf00      	nop
 80077cc:	e7fe      	b.n	80077cc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80077ce:	683b      	ldr	r3, [r7, #0]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d10a      	bne.n	80077ea <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80077d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077d8:	f383 8811 	msr	BASEPRI, r3
 80077dc:	f3bf 8f6f 	isb	sy
 80077e0:	f3bf 8f4f 	dsb	sy
 80077e4:	60fb      	str	r3, [r7, #12]
}
 80077e6:	bf00      	nop
 80077e8:	e7fe      	b.n	80077e8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80077ea:	f000 fe0f 	bl	800840c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80077ee:	4b1d      	ldr	r3, [pc, #116]	; (8007864 <xTaskCheckForTimeOut+0xbc>)
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	685b      	ldr	r3, [r3, #4]
 80077f8:	69ba      	ldr	r2, [r7, #24]
 80077fa:	1ad3      	subs	r3, r2, r3
 80077fc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80077fe:	683b      	ldr	r3, [r7, #0]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007806:	d102      	bne.n	800780e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007808:	2300      	movs	r3, #0
 800780a:	61fb      	str	r3, [r7, #28]
 800780c:	e023      	b.n	8007856 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681a      	ldr	r2, [r3, #0]
 8007812:	4b15      	ldr	r3, [pc, #84]	; (8007868 <xTaskCheckForTimeOut+0xc0>)
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	429a      	cmp	r2, r3
 8007818:	d007      	beq.n	800782a <xTaskCheckForTimeOut+0x82>
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	685b      	ldr	r3, [r3, #4]
 800781e:	69ba      	ldr	r2, [r7, #24]
 8007820:	429a      	cmp	r2, r3
 8007822:	d302      	bcc.n	800782a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007824:	2301      	movs	r3, #1
 8007826:	61fb      	str	r3, [r7, #28]
 8007828:	e015      	b.n	8007856 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	697a      	ldr	r2, [r7, #20]
 8007830:	429a      	cmp	r2, r3
 8007832:	d20b      	bcs.n	800784c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007834:	683b      	ldr	r3, [r7, #0]
 8007836:	681a      	ldr	r2, [r3, #0]
 8007838:	697b      	ldr	r3, [r7, #20]
 800783a:	1ad2      	subs	r2, r2, r3
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007840:	6878      	ldr	r0, [r7, #4]
 8007842:	f7ff ff9b 	bl	800777c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007846:	2300      	movs	r3, #0
 8007848:	61fb      	str	r3, [r7, #28]
 800784a:	e004      	b.n	8007856 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800784c:	683b      	ldr	r3, [r7, #0]
 800784e:	2200      	movs	r2, #0
 8007850:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007852:	2301      	movs	r3, #1
 8007854:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007856:	f000 fe09 	bl	800846c <vPortExitCritical>

	return xReturn;
 800785a:	69fb      	ldr	r3, [r7, #28]
}
 800785c:	4618      	mov	r0, r3
 800785e:	3720      	adds	r7, #32
 8007860:	46bd      	mov	sp, r7
 8007862:	bd80      	pop	{r7, pc}
 8007864:	20000e64 	.word	0x20000e64
 8007868:	20000e78 	.word	0x20000e78

0800786c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800786c:	b480      	push	{r7}
 800786e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007870:	4b03      	ldr	r3, [pc, #12]	; (8007880 <vTaskMissedYield+0x14>)
 8007872:	2201      	movs	r2, #1
 8007874:	601a      	str	r2, [r3, #0]
}
 8007876:	bf00      	nop
 8007878:	46bd      	mov	sp, r7
 800787a:	bc80      	pop	{r7}
 800787c:	4770      	bx	lr
 800787e:	bf00      	nop
 8007880:	20000e74 	.word	0x20000e74

08007884 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007884:	b580      	push	{r7, lr}
 8007886:	b082      	sub	sp, #8
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800788c:	f000 f852 	bl	8007934 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007890:	4b06      	ldr	r3, [pc, #24]	; (80078ac <prvIdleTask+0x28>)
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	2b01      	cmp	r3, #1
 8007896:	d9f9      	bls.n	800788c <prvIdleTask+0x8>
			{
				taskYIELD();
 8007898:	4b05      	ldr	r3, [pc, #20]	; (80078b0 <prvIdleTask+0x2c>)
 800789a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800789e:	601a      	str	r2, [r3, #0]
 80078a0:	f3bf 8f4f 	dsb	sy
 80078a4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80078a8:	e7f0      	b.n	800788c <prvIdleTask+0x8>
 80078aa:	bf00      	nop
 80078ac:	20000990 	.word	0x20000990
 80078b0:	e000ed04 	.word	0xe000ed04

080078b4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80078b4:	b580      	push	{r7, lr}
 80078b6:	b082      	sub	sp, #8
 80078b8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80078ba:	2300      	movs	r3, #0
 80078bc:	607b      	str	r3, [r7, #4]
 80078be:	e00c      	b.n	80078da <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80078c0:	687a      	ldr	r2, [r7, #4]
 80078c2:	4613      	mov	r3, r2
 80078c4:	009b      	lsls	r3, r3, #2
 80078c6:	4413      	add	r3, r2
 80078c8:	009b      	lsls	r3, r3, #2
 80078ca:	4a12      	ldr	r2, [pc, #72]	; (8007914 <prvInitialiseTaskLists+0x60>)
 80078cc:	4413      	add	r3, r2
 80078ce:	4618      	mov	r0, r3
 80078d0:	f7fe fbc0 	bl	8006054 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	3301      	adds	r3, #1
 80078d8:	607b      	str	r3, [r7, #4]
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	2b37      	cmp	r3, #55	; 0x37
 80078de:	d9ef      	bls.n	80078c0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80078e0:	480d      	ldr	r0, [pc, #52]	; (8007918 <prvInitialiseTaskLists+0x64>)
 80078e2:	f7fe fbb7 	bl	8006054 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80078e6:	480d      	ldr	r0, [pc, #52]	; (800791c <prvInitialiseTaskLists+0x68>)
 80078e8:	f7fe fbb4 	bl	8006054 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80078ec:	480c      	ldr	r0, [pc, #48]	; (8007920 <prvInitialiseTaskLists+0x6c>)
 80078ee:	f7fe fbb1 	bl	8006054 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80078f2:	480c      	ldr	r0, [pc, #48]	; (8007924 <prvInitialiseTaskLists+0x70>)
 80078f4:	f7fe fbae 	bl	8006054 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80078f8:	480b      	ldr	r0, [pc, #44]	; (8007928 <prvInitialiseTaskLists+0x74>)
 80078fa:	f7fe fbab 	bl	8006054 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80078fe:	4b0b      	ldr	r3, [pc, #44]	; (800792c <prvInitialiseTaskLists+0x78>)
 8007900:	4a05      	ldr	r2, [pc, #20]	; (8007918 <prvInitialiseTaskLists+0x64>)
 8007902:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007904:	4b0a      	ldr	r3, [pc, #40]	; (8007930 <prvInitialiseTaskLists+0x7c>)
 8007906:	4a05      	ldr	r2, [pc, #20]	; (800791c <prvInitialiseTaskLists+0x68>)
 8007908:	601a      	str	r2, [r3, #0]
}
 800790a:	bf00      	nop
 800790c:	3708      	adds	r7, #8
 800790e:	46bd      	mov	sp, r7
 8007910:	bd80      	pop	{r7, pc}
 8007912:	bf00      	nop
 8007914:	20000990 	.word	0x20000990
 8007918:	20000df0 	.word	0x20000df0
 800791c:	20000e04 	.word	0x20000e04
 8007920:	20000e20 	.word	0x20000e20
 8007924:	20000e34 	.word	0x20000e34
 8007928:	20000e4c 	.word	0x20000e4c
 800792c:	20000e18 	.word	0x20000e18
 8007930:	20000e1c 	.word	0x20000e1c

08007934 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b082      	sub	sp, #8
 8007938:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800793a:	e019      	b.n	8007970 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800793c:	f000 fd66 	bl	800840c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8007940:	4b10      	ldr	r3, [pc, #64]	; (8007984 <prvCheckTasksWaitingTermination+0x50>)
 8007942:	68db      	ldr	r3, [r3, #12]
 8007944:	68db      	ldr	r3, [r3, #12]
 8007946:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	3304      	adds	r3, #4
 800794c:	4618      	mov	r0, r3
 800794e:	f7fe fc07 	bl	8006160 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007952:	4b0d      	ldr	r3, [pc, #52]	; (8007988 <prvCheckTasksWaitingTermination+0x54>)
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	3b01      	subs	r3, #1
 8007958:	4a0b      	ldr	r2, [pc, #44]	; (8007988 <prvCheckTasksWaitingTermination+0x54>)
 800795a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800795c:	4b0b      	ldr	r3, [pc, #44]	; (800798c <prvCheckTasksWaitingTermination+0x58>)
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	3b01      	subs	r3, #1
 8007962:	4a0a      	ldr	r2, [pc, #40]	; (800798c <prvCheckTasksWaitingTermination+0x58>)
 8007964:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007966:	f000 fd81 	bl	800846c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800796a:	6878      	ldr	r0, [r7, #4]
 800796c:	f000 f810 	bl	8007990 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007970:	4b06      	ldr	r3, [pc, #24]	; (800798c <prvCheckTasksWaitingTermination+0x58>)
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d1e1      	bne.n	800793c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007978:	bf00      	nop
 800797a:	bf00      	nop
 800797c:	3708      	adds	r7, #8
 800797e:	46bd      	mov	sp, r7
 8007980:	bd80      	pop	{r7, pc}
 8007982:	bf00      	nop
 8007984:	20000e34 	.word	0x20000e34
 8007988:	20000e60 	.word	0x20000e60
 800798c:	20000e48 	.word	0x20000e48

08007990 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007990:	b580      	push	{r7, lr}
 8007992:	b084      	sub	sp, #16
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	3354      	adds	r3, #84	; 0x54
 800799c:	4618      	mov	r0, r3
 800799e:	f002 f825 	bl	80099ec <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d108      	bne.n	80079be <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079b0:	4618      	mov	r0, r3
 80079b2:	f000 feef 	bl	8008794 <vPortFree>
				vPortFree( pxTCB );
 80079b6:	6878      	ldr	r0, [r7, #4]
 80079b8:	f000 feec 	bl	8008794 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80079bc:	e018      	b.n	80079f0 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80079c4:	2b01      	cmp	r3, #1
 80079c6:	d103      	bne.n	80079d0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80079c8:	6878      	ldr	r0, [r7, #4]
 80079ca:	f000 fee3 	bl	8008794 <vPortFree>
	}
 80079ce:	e00f      	b.n	80079f0 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80079d6:	2b02      	cmp	r3, #2
 80079d8:	d00a      	beq.n	80079f0 <prvDeleteTCB+0x60>
	__asm volatile
 80079da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079de:	f383 8811 	msr	BASEPRI, r3
 80079e2:	f3bf 8f6f 	isb	sy
 80079e6:	f3bf 8f4f 	dsb	sy
 80079ea:	60fb      	str	r3, [r7, #12]
}
 80079ec:	bf00      	nop
 80079ee:	e7fe      	b.n	80079ee <prvDeleteTCB+0x5e>
	}
 80079f0:	bf00      	nop
 80079f2:	3710      	adds	r7, #16
 80079f4:	46bd      	mov	sp, r7
 80079f6:	bd80      	pop	{r7, pc}

080079f8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80079f8:	b480      	push	{r7}
 80079fa:	b083      	sub	sp, #12
 80079fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80079fe:	4b0e      	ldr	r3, [pc, #56]	; (8007a38 <prvResetNextTaskUnblockTime+0x40>)
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d101      	bne.n	8007a0c <prvResetNextTaskUnblockTime+0x14>
 8007a08:	2301      	movs	r3, #1
 8007a0a:	e000      	b.n	8007a0e <prvResetNextTaskUnblockTime+0x16>
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d004      	beq.n	8007a1c <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007a12:	4b0a      	ldr	r3, [pc, #40]	; (8007a3c <prvResetNextTaskUnblockTime+0x44>)
 8007a14:	f04f 32ff 	mov.w	r2, #4294967295
 8007a18:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007a1a:	e008      	b.n	8007a2e <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007a1c:	4b06      	ldr	r3, [pc, #24]	; (8007a38 <prvResetNextTaskUnblockTime+0x40>)
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	68db      	ldr	r3, [r3, #12]
 8007a22:	68db      	ldr	r3, [r3, #12]
 8007a24:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	685b      	ldr	r3, [r3, #4]
 8007a2a:	4a04      	ldr	r2, [pc, #16]	; (8007a3c <prvResetNextTaskUnblockTime+0x44>)
 8007a2c:	6013      	str	r3, [r2, #0]
}
 8007a2e:	bf00      	nop
 8007a30:	370c      	adds	r7, #12
 8007a32:	46bd      	mov	sp, r7
 8007a34:	bc80      	pop	{r7}
 8007a36:	4770      	bx	lr
 8007a38:	20000e18 	.word	0x20000e18
 8007a3c:	20000e80 	.word	0x20000e80

08007a40 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007a40:	b480      	push	{r7}
 8007a42:	b083      	sub	sp, #12
 8007a44:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007a46:	4b0b      	ldr	r3, [pc, #44]	; (8007a74 <xTaskGetSchedulerState+0x34>)
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d102      	bne.n	8007a54 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007a4e:	2301      	movs	r3, #1
 8007a50:	607b      	str	r3, [r7, #4]
 8007a52:	e008      	b.n	8007a66 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007a54:	4b08      	ldr	r3, [pc, #32]	; (8007a78 <xTaskGetSchedulerState+0x38>)
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d102      	bne.n	8007a62 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007a5c:	2302      	movs	r3, #2
 8007a5e:	607b      	str	r3, [r7, #4]
 8007a60:	e001      	b.n	8007a66 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007a62:	2300      	movs	r3, #0
 8007a64:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007a66:	687b      	ldr	r3, [r7, #4]
	}
 8007a68:	4618      	mov	r0, r3
 8007a6a:	370c      	adds	r7, #12
 8007a6c:	46bd      	mov	sp, r7
 8007a6e:	bc80      	pop	{r7}
 8007a70:	4770      	bx	lr
 8007a72:	bf00      	nop
 8007a74:	20000e6c 	.word	0x20000e6c
 8007a78:	20000e88 	.word	0x20000e88

08007a7c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007a7c:	b580      	push	{r7, lr}
 8007a7e:	b086      	sub	sp, #24
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007a88:	2300      	movs	r3, #0
 8007a8a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d056      	beq.n	8007b40 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007a92:	4b2e      	ldr	r3, [pc, #184]	; (8007b4c <xTaskPriorityDisinherit+0xd0>)
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	693a      	ldr	r2, [r7, #16]
 8007a98:	429a      	cmp	r2, r3
 8007a9a:	d00a      	beq.n	8007ab2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007a9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007aa0:	f383 8811 	msr	BASEPRI, r3
 8007aa4:	f3bf 8f6f 	isb	sy
 8007aa8:	f3bf 8f4f 	dsb	sy
 8007aac:	60fb      	str	r3, [r7, #12]
}
 8007aae:	bf00      	nop
 8007ab0:	e7fe      	b.n	8007ab0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007ab2:	693b      	ldr	r3, [r7, #16]
 8007ab4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d10a      	bne.n	8007ad0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8007aba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007abe:	f383 8811 	msr	BASEPRI, r3
 8007ac2:	f3bf 8f6f 	isb	sy
 8007ac6:	f3bf 8f4f 	dsb	sy
 8007aca:	60bb      	str	r3, [r7, #8]
}
 8007acc:	bf00      	nop
 8007ace:	e7fe      	b.n	8007ace <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007ad0:	693b      	ldr	r3, [r7, #16]
 8007ad2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ad4:	1e5a      	subs	r2, r3, #1
 8007ad6:	693b      	ldr	r3, [r7, #16]
 8007ad8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007ada:	693b      	ldr	r3, [r7, #16]
 8007adc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ade:	693b      	ldr	r3, [r7, #16]
 8007ae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ae2:	429a      	cmp	r2, r3
 8007ae4:	d02c      	beq.n	8007b40 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007ae6:	693b      	ldr	r3, [r7, #16]
 8007ae8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d128      	bne.n	8007b40 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007aee:	693b      	ldr	r3, [r7, #16]
 8007af0:	3304      	adds	r3, #4
 8007af2:	4618      	mov	r0, r3
 8007af4:	f7fe fb34 	bl	8006160 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007af8:	693b      	ldr	r3, [r7, #16]
 8007afa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007afc:	693b      	ldr	r3, [r7, #16]
 8007afe:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b00:	693b      	ldr	r3, [r7, #16]
 8007b02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b04:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007b08:	693b      	ldr	r3, [r7, #16]
 8007b0a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007b0c:	693b      	ldr	r3, [r7, #16]
 8007b0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b10:	4b0f      	ldr	r3, [pc, #60]	; (8007b50 <xTaskPriorityDisinherit+0xd4>)
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	429a      	cmp	r2, r3
 8007b16:	d903      	bls.n	8007b20 <xTaskPriorityDisinherit+0xa4>
 8007b18:	693b      	ldr	r3, [r7, #16]
 8007b1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b1c:	4a0c      	ldr	r2, [pc, #48]	; (8007b50 <xTaskPriorityDisinherit+0xd4>)
 8007b1e:	6013      	str	r3, [r2, #0]
 8007b20:	693b      	ldr	r3, [r7, #16]
 8007b22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b24:	4613      	mov	r3, r2
 8007b26:	009b      	lsls	r3, r3, #2
 8007b28:	4413      	add	r3, r2
 8007b2a:	009b      	lsls	r3, r3, #2
 8007b2c:	4a09      	ldr	r2, [pc, #36]	; (8007b54 <xTaskPriorityDisinherit+0xd8>)
 8007b2e:	441a      	add	r2, r3
 8007b30:	693b      	ldr	r3, [r7, #16]
 8007b32:	3304      	adds	r3, #4
 8007b34:	4619      	mov	r1, r3
 8007b36:	4610      	mov	r0, r2
 8007b38:	f7fe fab7 	bl	80060aa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007b3c:	2301      	movs	r3, #1
 8007b3e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007b40:	697b      	ldr	r3, [r7, #20]
	}
 8007b42:	4618      	mov	r0, r3
 8007b44:	3718      	adds	r7, #24
 8007b46:	46bd      	mov	sp, r7
 8007b48:	bd80      	pop	{r7, pc}
 8007b4a:	bf00      	nop
 8007b4c:	2000098c 	.word	0x2000098c
 8007b50:	20000e68 	.word	0x20000e68
 8007b54:	20000990 	.word	0x20000990

08007b58 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007b58:	b580      	push	{r7, lr}
 8007b5a:	b084      	sub	sp, #16
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	6078      	str	r0, [r7, #4]
 8007b60:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007b62:	4b21      	ldr	r3, [pc, #132]	; (8007be8 <prvAddCurrentTaskToDelayedList+0x90>)
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007b68:	4b20      	ldr	r3, [pc, #128]	; (8007bec <prvAddCurrentTaskToDelayedList+0x94>)
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	3304      	adds	r3, #4
 8007b6e:	4618      	mov	r0, r3
 8007b70:	f7fe faf6 	bl	8006160 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b7a:	d10a      	bne.n	8007b92 <prvAddCurrentTaskToDelayedList+0x3a>
 8007b7c:	683b      	ldr	r3, [r7, #0]
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d007      	beq.n	8007b92 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007b82:	4b1a      	ldr	r3, [pc, #104]	; (8007bec <prvAddCurrentTaskToDelayedList+0x94>)
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	3304      	adds	r3, #4
 8007b88:	4619      	mov	r1, r3
 8007b8a:	4819      	ldr	r0, [pc, #100]	; (8007bf0 <prvAddCurrentTaskToDelayedList+0x98>)
 8007b8c:	f7fe fa8d 	bl	80060aa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007b90:	e026      	b.n	8007be0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007b92:	68fa      	ldr	r2, [r7, #12]
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	4413      	add	r3, r2
 8007b98:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007b9a:	4b14      	ldr	r3, [pc, #80]	; (8007bec <prvAddCurrentTaskToDelayedList+0x94>)
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	68ba      	ldr	r2, [r7, #8]
 8007ba0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007ba2:	68ba      	ldr	r2, [r7, #8]
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	429a      	cmp	r2, r3
 8007ba8:	d209      	bcs.n	8007bbe <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007baa:	4b12      	ldr	r3, [pc, #72]	; (8007bf4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007bac:	681a      	ldr	r2, [r3, #0]
 8007bae:	4b0f      	ldr	r3, [pc, #60]	; (8007bec <prvAddCurrentTaskToDelayedList+0x94>)
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	3304      	adds	r3, #4
 8007bb4:	4619      	mov	r1, r3
 8007bb6:	4610      	mov	r0, r2
 8007bb8:	f7fe fa9a 	bl	80060f0 <vListInsert>
}
 8007bbc:	e010      	b.n	8007be0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007bbe:	4b0e      	ldr	r3, [pc, #56]	; (8007bf8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007bc0:	681a      	ldr	r2, [r3, #0]
 8007bc2:	4b0a      	ldr	r3, [pc, #40]	; (8007bec <prvAddCurrentTaskToDelayedList+0x94>)
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	3304      	adds	r3, #4
 8007bc8:	4619      	mov	r1, r3
 8007bca:	4610      	mov	r0, r2
 8007bcc:	f7fe fa90 	bl	80060f0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007bd0:	4b0a      	ldr	r3, [pc, #40]	; (8007bfc <prvAddCurrentTaskToDelayedList+0xa4>)
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	68ba      	ldr	r2, [r7, #8]
 8007bd6:	429a      	cmp	r2, r3
 8007bd8:	d202      	bcs.n	8007be0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007bda:	4a08      	ldr	r2, [pc, #32]	; (8007bfc <prvAddCurrentTaskToDelayedList+0xa4>)
 8007bdc:	68bb      	ldr	r3, [r7, #8]
 8007bde:	6013      	str	r3, [r2, #0]
}
 8007be0:	bf00      	nop
 8007be2:	3710      	adds	r7, #16
 8007be4:	46bd      	mov	sp, r7
 8007be6:	bd80      	pop	{r7, pc}
 8007be8:	20000e64 	.word	0x20000e64
 8007bec:	2000098c 	.word	0x2000098c
 8007bf0:	20000e4c 	.word	0x20000e4c
 8007bf4:	20000e1c 	.word	0x20000e1c
 8007bf8:	20000e18 	.word	0x20000e18
 8007bfc:	20000e80 	.word	0x20000e80

08007c00 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007c00:	b580      	push	{r7, lr}
 8007c02:	b08a      	sub	sp, #40	; 0x28
 8007c04:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007c06:	2300      	movs	r3, #0
 8007c08:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007c0a:	f000 facb 	bl	80081a4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007c0e:	4b1c      	ldr	r3, [pc, #112]	; (8007c80 <xTimerCreateTimerTask+0x80>)
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d021      	beq.n	8007c5a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007c16:	2300      	movs	r3, #0
 8007c18:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007c1e:	1d3a      	adds	r2, r7, #4
 8007c20:	f107 0108 	add.w	r1, r7, #8
 8007c24:	f107 030c 	add.w	r3, r7, #12
 8007c28:	4618      	mov	r0, r3
 8007c2a:	f7fe f9f9 	bl	8006020 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007c2e:	6879      	ldr	r1, [r7, #4]
 8007c30:	68bb      	ldr	r3, [r7, #8]
 8007c32:	68fa      	ldr	r2, [r7, #12]
 8007c34:	9202      	str	r2, [sp, #8]
 8007c36:	9301      	str	r3, [sp, #4]
 8007c38:	2302      	movs	r3, #2
 8007c3a:	9300      	str	r3, [sp, #0]
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	460a      	mov	r2, r1
 8007c40:	4910      	ldr	r1, [pc, #64]	; (8007c84 <xTimerCreateTimerTask+0x84>)
 8007c42:	4811      	ldr	r0, [pc, #68]	; (8007c88 <xTimerCreateTimerTask+0x88>)
 8007c44:	f7ff f890 	bl	8006d68 <xTaskCreateStatic>
 8007c48:	4603      	mov	r3, r0
 8007c4a:	4a10      	ldr	r2, [pc, #64]	; (8007c8c <xTimerCreateTimerTask+0x8c>)
 8007c4c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007c4e:	4b0f      	ldr	r3, [pc, #60]	; (8007c8c <xTimerCreateTimerTask+0x8c>)
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d001      	beq.n	8007c5a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007c56:	2301      	movs	r3, #1
 8007c58:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007c5a:	697b      	ldr	r3, [r7, #20]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d10a      	bne.n	8007c76 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8007c60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c64:	f383 8811 	msr	BASEPRI, r3
 8007c68:	f3bf 8f6f 	isb	sy
 8007c6c:	f3bf 8f4f 	dsb	sy
 8007c70:	613b      	str	r3, [r7, #16]
}
 8007c72:	bf00      	nop
 8007c74:	e7fe      	b.n	8007c74 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007c76:	697b      	ldr	r3, [r7, #20]
}
 8007c78:	4618      	mov	r0, r3
 8007c7a:	3718      	adds	r7, #24
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	bd80      	pop	{r7, pc}
 8007c80:	20000ebc 	.word	0x20000ebc
 8007c84:	0800d608 	.word	0x0800d608
 8007c88:	08007dad 	.word	0x08007dad
 8007c8c:	20000ec0 	.word	0x20000ec0

08007c90 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007c90:	b580      	push	{r7, lr}
 8007c92:	b08a      	sub	sp, #40	; 0x28
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	60f8      	str	r0, [r7, #12]
 8007c98:	60b9      	str	r1, [r7, #8]
 8007c9a:	607a      	str	r2, [r7, #4]
 8007c9c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007c9e:	2300      	movs	r3, #0
 8007ca0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d10a      	bne.n	8007cbe <xTimerGenericCommand+0x2e>
	__asm volatile
 8007ca8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cac:	f383 8811 	msr	BASEPRI, r3
 8007cb0:	f3bf 8f6f 	isb	sy
 8007cb4:	f3bf 8f4f 	dsb	sy
 8007cb8:	623b      	str	r3, [r7, #32]
}
 8007cba:	bf00      	nop
 8007cbc:	e7fe      	b.n	8007cbc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007cbe:	4b1a      	ldr	r3, [pc, #104]	; (8007d28 <xTimerGenericCommand+0x98>)
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d02a      	beq.n	8007d1c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007cc6:	68bb      	ldr	r3, [r7, #8]
 8007cc8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007cd2:	68bb      	ldr	r3, [r7, #8]
 8007cd4:	2b05      	cmp	r3, #5
 8007cd6:	dc18      	bgt.n	8007d0a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007cd8:	f7ff feb2 	bl	8007a40 <xTaskGetSchedulerState>
 8007cdc:	4603      	mov	r3, r0
 8007cde:	2b02      	cmp	r3, #2
 8007ce0:	d109      	bne.n	8007cf6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007ce2:	4b11      	ldr	r3, [pc, #68]	; (8007d28 <xTimerGenericCommand+0x98>)
 8007ce4:	6818      	ldr	r0, [r3, #0]
 8007ce6:	f107 0110 	add.w	r1, r7, #16
 8007cea:	2300      	movs	r3, #0
 8007cec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007cee:	f7fe fc0b 	bl	8006508 <xQueueGenericSend>
 8007cf2:	6278      	str	r0, [r7, #36]	; 0x24
 8007cf4:	e012      	b.n	8007d1c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007cf6:	4b0c      	ldr	r3, [pc, #48]	; (8007d28 <xTimerGenericCommand+0x98>)
 8007cf8:	6818      	ldr	r0, [r3, #0]
 8007cfa:	f107 0110 	add.w	r1, r7, #16
 8007cfe:	2300      	movs	r3, #0
 8007d00:	2200      	movs	r2, #0
 8007d02:	f7fe fc01 	bl	8006508 <xQueueGenericSend>
 8007d06:	6278      	str	r0, [r7, #36]	; 0x24
 8007d08:	e008      	b.n	8007d1c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007d0a:	4b07      	ldr	r3, [pc, #28]	; (8007d28 <xTimerGenericCommand+0x98>)
 8007d0c:	6818      	ldr	r0, [r3, #0]
 8007d0e:	f107 0110 	add.w	r1, r7, #16
 8007d12:	2300      	movs	r3, #0
 8007d14:	683a      	ldr	r2, [r7, #0]
 8007d16:	f7fe fcf5 	bl	8006704 <xQueueGenericSendFromISR>
 8007d1a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007d1e:	4618      	mov	r0, r3
 8007d20:	3728      	adds	r7, #40	; 0x28
 8007d22:	46bd      	mov	sp, r7
 8007d24:	bd80      	pop	{r7, pc}
 8007d26:	bf00      	nop
 8007d28:	20000ebc 	.word	0x20000ebc

08007d2c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007d2c:	b580      	push	{r7, lr}
 8007d2e:	b088      	sub	sp, #32
 8007d30:	af02      	add	r7, sp, #8
 8007d32:	6078      	str	r0, [r7, #4]
 8007d34:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007d36:	4b1c      	ldr	r3, [pc, #112]	; (8007da8 <prvProcessExpiredTimer+0x7c>)
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	68db      	ldr	r3, [r3, #12]
 8007d3c:	68db      	ldr	r3, [r3, #12]
 8007d3e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007d40:	697b      	ldr	r3, [r7, #20]
 8007d42:	3304      	adds	r3, #4
 8007d44:	4618      	mov	r0, r3
 8007d46:	f7fe fa0b 	bl	8006160 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8007d4a:	697b      	ldr	r3, [r7, #20]
 8007d4c:	69db      	ldr	r3, [r3, #28]
 8007d4e:	2b01      	cmp	r3, #1
 8007d50:	d122      	bne.n	8007d98 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007d52:	697b      	ldr	r3, [r7, #20]
 8007d54:	699a      	ldr	r2, [r3, #24]
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	18d1      	adds	r1, r2, r3
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	683a      	ldr	r2, [r7, #0]
 8007d5e:	6978      	ldr	r0, [r7, #20]
 8007d60:	f000 f8c8 	bl	8007ef4 <prvInsertTimerInActiveList>
 8007d64:	4603      	mov	r3, r0
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d016      	beq.n	8007d98 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	9300      	str	r3, [sp, #0]
 8007d6e:	2300      	movs	r3, #0
 8007d70:	687a      	ldr	r2, [r7, #4]
 8007d72:	2100      	movs	r1, #0
 8007d74:	6978      	ldr	r0, [r7, #20]
 8007d76:	f7ff ff8b 	bl	8007c90 <xTimerGenericCommand>
 8007d7a:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007d7c:	693b      	ldr	r3, [r7, #16]
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d10a      	bne.n	8007d98 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 8007d82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d86:	f383 8811 	msr	BASEPRI, r3
 8007d8a:	f3bf 8f6f 	isb	sy
 8007d8e:	f3bf 8f4f 	dsb	sy
 8007d92:	60fb      	str	r3, [r7, #12]
}
 8007d94:	bf00      	nop
 8007d96:	e7fe      	b.n	8007d96 <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007d98:	697b      	ldr	r3, [r7, #20]
 8007d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d9c:	6978      	ldr	r0, [r7, #20]
 8007d9e:	4798      	blx	r3
}
 8007da0:	bf00      	nop
 8007da2:	3718      	adds	r7, #24
 8007da4:	46bd      	mov	sp, r7
 8007da6:	bd80      	pop	{r7, pc}
 8007da8:	20000eb4 	.word	0x20000eb4

08007dac <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8007dac:	b580      	push	{r7, lr}
 8007dae:	b084      	sub	sp, #16
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007db4:	f107 0308 	add.w	r3, r7, #8
 8007db8:	4618      	mov	r0, r3
 8007dba:	f000 f857 	bl	8007e6c <prvGetNextExpireTime>
 8007dbe:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	4619      	mov	r1, r3
 8007dc4:	68f8      	ldr	r0, [r7, #12]
 8007dc6:	f000 f803 	bl	8007dd0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007dca:	f000 f8d5 	bl	8007f78 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007dce:	e7f1      	b.n	8007db4 <prvTimerTask+0x8>

08007dd0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b084      	sub	sp, #16
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]
 8007dd8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007dda:	f7ff fa19 	bl	8007210 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007dde:	f107 0308 	add.w	r3, r7, #8
 8007de2:	4618      	mov	r0, r3
 8007de4:	f000 f866 	bl	8007eb4 <prvSampleTimeNow>
 8007de8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007dea:	68bb      	ldr	r3, [r7, #8]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d130      	bne.n	8007e52 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007df0:	683b      	ldr	r3, [r7, #0]
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d10a      	bne.n	8007e0c <prvProcessTimerOrBlockTask+0x3c>
 8007df6:	687a      	ldr	r2, [r7, #4]
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	429a      	cmp	r2, r3
 8007dfc:	d806      	bhi.n	8007e0c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007dfe:	f7ff fa15 	bl	800722c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007e02:	68f9      	ldr	r1, [r7, #12]
 8007e04:	6878      	ldr	r0, [r7, #4]
 8007e06:	f7ff ff91 	bl	8007d2c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007e0a:	e024      	b.n	8007e56 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d008      	beq.n	8007e24 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007e12:	4b13      	ldr	r3, [pc, #76]	; (8007e60 <prvProcessTimerOrBlockTask+0x90>)
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	bf0c      	ite	eq
 8007e1c:	2301      	moveq	r3, #1
 8007e1e:	2300      	movne	r3, #0
 8007e20:	b2db      	uxtb	r3, r3
 8007e22:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007e24:	4b0f      	ldr	r3, [pc, #60]	; (8007e64 <prvProcessTimerOrBlockTask+0x94>)
 8007e26:	6818      	ldr	r0, [r3, #0]
 8007e28:	687a      	ldr	r2, [r7, #4]
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	1ad3      	subs	r3, r2, r3
 8007e2e:	683a      	ldr	r2, [r7, #0]
 8007e30:	4619      	mov	r1, r3
 8007e32:	f7fe ff65 	bl	8006d00 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007e36:	f7ff f9f9 	bl	800722c <xTaskResumeAll>
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d10a      	bne.n	8007e56 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007e40:	4b09      	ldr	r3, [pc, #36]	; (8007e68 <prvProcessTimerOrBlockTask+0x98>)
 8007e42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e46:	601a      	str	r2, [r3, #0]
 8007e48:	f3bf 8f4f 	dsb	sy
 8007e4c:	f3bf 8f6f 	isb	sy
}
 8007e50:	e001      	b.n	8007e56 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007e52:	f7ff f9eb 	bl	800722c <xTaskResumeAll>
}
 8007e56:	bf00      	nop
 8007e58:	3710      	adds	r7, #16
 8007e5a:	46bd      	mov	sp, r7
 8007e5c:	bd80      	pop	{r7, pc}
 8007e5e:	bf00      	nop
 8007e60:	20000eb8 	.word	0x20000eb8
 8007e64:	20000ebc 	.word	0x20000ebc
 8007e68:	e000ed04 	.word	0xe000ed04

08007e6c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007e6c:	b480      	push	{r7}
 8007e6e:	b085      	sub	sp, #20
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007e74:	4b0e      	ldr	r3, [pc, #56]	; (8007eb0 <prvGetNextExpireTime+0x44>)
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	bf0c      	ite	eq
 8007e7e:	2301      	moveq	r3, #1
 8007e80:	2300      	movne	r3, #0
 8007e82:	b2db      	uxtb	r3, r3
 8007e84:	461a      	mov	r2, r3
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d105      	bne.n	8007e9e <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007e92:	4b07      	ldr	r3, [pc, #28]	; (8007eb0 <prvGetNextExpireTime+0x44>)
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	68db      	ldr	r3, [r3, #12]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	60fb      	str	r3, [r7, #12]
 8007e9c:	e001      	b.n	8007ea2 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007ea2:	68fb      	ldr	r3, [r7, #12]
}
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	3714      	adds	r7, #20
 8007ea8:	46bd      	mov	sp, r7
 8007eaa:	bc80      	pop	{r7}
 8007eac:	4770      	bx	lr
 8007eae:	bf00      	nop
 8007eb0:	20000eb4 	.word	0x20000eb4

08007eb4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b084      	sub	sp, #16
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007ebc:	f7ff fa54 	bl	8007368 <xTaskGetTickCount>
 8007ec0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007ec2:	4b0b      	ldr	r3, [pc, #44]	; (8007ef0 <prvSampleTimeNow+0x3c>)
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	68fa      	ldr	r2, [r7, #12]
 8007ec8:	429a      	cmp	r2, r3
 8007eca:	d205      	bcs.n	8007ed8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007ecc:	f000 f908 	bl	80080e0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	2201      	movs	r2, #1
 8007ed4:	601a      	str	r2, [r3, #0]
 8007ed6:	e002      	b.n	8007ede <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2200      	movs	r2, #0
 8007edc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007ede:	4a04      	ldr	r2, [pc, #16]	; (8007ef0 <prvSampleTimeNow+0x3c>)
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007ee4:	68fb      	ldr	r3, [r7, #12]
}
 8007ee6:	4618      	mov	r0, r3
 8007ee8:	3710      	adds	r7, #16
 8007eea:	46bd      	mov	sp, r7
 8007eec:	bd80      	pop	{r7, pc}
 8007eee:	bf00      	nop
 8007ef0:	20000ec4 	.word	0x20000ec4

08007ef4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007ef4:	b580      	push	{r7, lr}
 8007ef6:	b086      	sub	sp, #24
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	60f8      	str	r0, [r7, #12]
 8007efc:	60b9      	str	r1, [r7, #8]
 8007efe:	607a      	str	r2, [r7, #4]
 8007f00:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007f02:	2300      	movs	r3, #0
 8007f04:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	68ba      	ldr	r2, [r7, #8]
 8007f0a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	68fa      	ldr	r2, [r7, #12]
 8007f10:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007f12:	68ba      	ldr	r2, [r7, #8]
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	429a      	cmp	r2, r3
 8007f18:	d812      	bhi.n	8007f40 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007f1a:	687a      	ldr	r2, [r7, #4]
 8007f1c:	683b      	ldr	r3, [r7, #0]
 8007f1e:	1ad2      	subs	r2, r2, r3
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	699b      	ldr	r3, [r3, #24]
 8007f24:	429a      	cmp	r2, r3
 8007f26:	d302      	bcc.n	8007f2e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007f28:	2301      	movs	r3, #1
 8007f2a:	617b      	str	r3, [r7, #20]
 8007f2c:	e01b      	b.n	8007f66 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007f2e:	4b10      	ldr	r3, [pc, #64]	; (8007f70 <prvInsertTimerInActiveList+0x7c>)
 8007f30:	681a      	ldr	r2, [r3, #0]
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	3304      	adds	r3, #4
 8007f36:	4619      	mov	r1, r3
 8007f38:	4610      	mov	r0, r2
 8007f3a:	f7fe f8d9 	bl	80060f0 <vListInsert>
 8007f3e:	e012      	b.n	8007f66 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007f40:	687a      	ldr	r2, [r7, #4]
 8007f42:	683b      	ldr	r3, [r7, #0]
 8007f44:	429a      	cmp	r2, r3
 8007f46:	d206      	bcs.n	8007f56 <prvInsertTimerInActiveList+0x62>
 8007f48:	68ba      	ldr	r2, [r7, #8]
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	429a      	cmp	r2, r3
 8007f4e:	d302      	bcc.n	8007f56 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007f50:	2301      	movs	r3, #1
 8007f52:	617b      	str	r3, [r7, #20]
 8007f54:	e007      	b.n	8007f66 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007f56:	4b07      	ldr	r3, [pc, #28]	; (8007f74 <prvInsertTimerInActiveList+0x80>)
 8007f58:	681a      	ldr	r2, [r3, #0]
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	3304      	adds	r3, #4
 8007f5e:	4619      	mov	r1, r3
 8007f60:	4610      	mov	r0, r2
 8007f62:	f7fe f8c5 	bl	80060f0 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007f66:	697b      	ldr	r3, [r7, #20]
}
 8007f68:	4618      	mov	r0, r3
 8007f6a:	3718      	adds	r7, #24
 8007f6c:	46bd      	mov	sp, r7
 8007f6e:	bd80      	pop	{r7, pc}
 8007f70:	20000eb8 	.word	0x20000eb8
 8007f74:	20000eb4 	.word	0x20000eb4

08007f78 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007f78:	b580      	push	{r7, lr}
 8007f7a:	b08e      	sub	sp, #56	; 0x38
 8007f7c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007f7e:	e09d      	b.n	80080bc <prvProcessReceivedCommands+0x144>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	da18      	bge.n	8007fb8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007f86:	1d3b      	adds	r3, r7, #4
 8007f88:	3304      	adds	r3, #4
 8007f8a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007f8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d10a      	bne.n	8007fa8 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8007f92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f96:	f383 8811 	msr	BASEPRI, r3
 8007f9a:	f3bf 8f6f 	isb	sy
 8007f9e:	f3bf 8f4f 	dsb	sy
 8007fa2:	61fb      	str	r3, [r7, #28]
}
 8007fa4:	bf00      	nop
 8007fa6:	e7fe      	b.n	8007fa6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007fa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007fae:	6850      	ldr	r0, [r2, #4]
 8007fb0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007fb2:	6892      	ldr	r2, [r2, #8]
 8007fb4:	4611      	mov	r1, r2
 8007fb6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	db7d      	blt.n	80080ba <prvProcessReceivedCommands+0x142>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007fc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fc4:	695b      	ldr	r3, [r3, #20]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d004      	beq.n	8007fd4 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007fca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fcc:	3304      	adds	r3, #4
 8007fce:	4618      	mov	r0, r3
 8007fd0:	f7fe f8c6 	bl	8006160 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007fd4:	463b      	mov	r3, r7
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	f7ff ff6c 	bl	8007eb4 <prvSampleTimeNow>
 8007fdc:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	2b09      	cmp	r3, #9
 8007fe2:	d86b      	bhi.n	80080bc <prvProcessReceivedCommands+0x144>
 8007fe4:	a201      	add	r2, pc, #4	; (adr r2, 8007fec <prvProcessReceivedCommands+0x74>)
 8007fe6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fea:	bf00      	nop
 8007fec:	08008015 	.word	0x08008015
 8007ff0:	08008015 	.word	0x08008015
 8007ff4:	08008015 	.word	0x08008015
 8007ff8:	080080bd 	.word	0x080080bd
 8007ffc:	08008071 	.word	0x08008071
 8008000:	080080a9 	.word	0x080080a9
 8008004:	08008015 	.word	0x08008015
 8008008:	08008015 	.word	0x08008015
 800800c:	080080bd 	.word	0x080080bd
 8008010:	08008071 	.word	0x08008071
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008014:	68ba      	ldr	r2, [r7, #8]
 8008016:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008018:	699b      	ldr	r3, [r3, #24]
 800801a:	18d1      	adds	r1, r2, r3
 800801c:	68bb      	ldr	r3, [r7, #8]
 800801e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008020:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008022:	f7ff ff67 	bl	8007ef4 <prvInsertTimerInActiveList>
 8008026:	4603      	mov	r3, r0
 8008028:	2b00      	cmp	r3, #0
 800802a:	d047      	beq.n	80080bc <prvProcessReceivedCommands+0x144>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800802c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800802e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008030:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008032:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8008034:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008036:	69db      	ldr	r3, [r3, #28]
 8008038:	2b01      	cmp	r3, #1
 800803a:	d13f      	bne.n	80080bc <prvProcessReceivedCommands+0x144>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800803c:	68ba      	ldr	r2, [r7, #8]
 800803e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008040:	699b      	ldr	r3, [r3, #24]
 8008042:	441a      	add	r2, r3
 8008044:	2300      	movs	r3, #0
 8008046:	9300      	str	r3, [sp, #0]
 8008048:	2300      	movs	r3, #0
 800804a:	2100      	movs	r1, #0
 800804c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800804e:	f7ff fe1f 	bl	8007c90 <xTimerGenericCommand>
 8008052:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008054:	6a3b      	ldr	r3, [r7, #32]
 8008056:	2b00      	cmp	r3, #0
 8008058:	d130      	bne.n	80080bc <prvProcessReceivedCommands+0x144>
	__asm volatile
 800805a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800805e:	f383 8811 	msr	BASEPRI, r3
 8008062:	f3bf 8f6f 	isb	sy
 8008066:	f3bf 8f4f 	dsb	sy
 800806a:	61bb      	str	r3, [r7, #24]
}
 800806c:	bf00      	nop
 800806e:	e7fe      	b.n	800806e <prvProcessReceivedCommands+0xf6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008070:	68ba      	ldr	r2, [r7, #8]
 8008072:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008074:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008076:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008078:	699b      	ldr	r3, [r3, #24]
 800807a:	2b00      	cmp	r3, #0
 800807c:	d10a      	bne.n	8008094 <prvProcessReceivedCommands+0x11c>
	__asm volatile
 800807e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008082:	f383 8811 	msr	BASEPRI, r3
 8008086:	f3bf 8f6f 	isb	sy
 800808a:	f3bf 8f4f 	dsb	sy
 800808e:	617b      	str	r3, [r7, #20]
}
 8008090:	bf00      	nop
 8008092:	e7fe      	b.n	8008092 <prvProcessReceivedCommands+0x11a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008094:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008096:	699a      	ldr	r2, [r3, #24]
 8008098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800809a:	18d1      	adds	r1, r2, r3
 800809c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800809e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80080a0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80080a2:	f7ff ff27 	bl	8007ef4 <prvInsertTimerInActiveList>
					break;
 80080a6:	e009      	b.n	80080bc <prvProcessReceivedCommands+0x144>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80080a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080aa:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d104      	bne.n	80080bc <prvProcessReceivedCommands+0x144>
						{
							vPortFree( pxTimer );
 80080b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80080b4:	f000 fb6e 	bl	8008794 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80080b8:	e000      	b.n	80080bc <prvProcessReceivedCommands+0x144>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80080ba:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80080bc:	4b07      	ldr	r3, [pc, #28]	; (80080dc <prvProcessReceivedCommands+0x164>)
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	1d39      	adds	r1, r7, #4
 80080c2:	2200      	movs	r2, #0
 80080c4:	4618      	mov	r0, r3
 80080c6:	f7fe fbb5 	bl	8006834 <xQueueReceive>
 80080ca:	4603      	mov	r3, r0
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	f47f af57 	bne.w	8007f80 <prvProcessReceivedCommands+0x8>
	}
}
 80080d2:	bf00      	nop
 80080d4:	bf00      	nop
 80080d6:	3730      	adds	r7, #48	; 0x30
 80080d8:	46bd      	mov	sp, r7
 80080da:	bd80      	pop	{r7, pc}
 80080dc:	20000ebc 	.word	0x20000ebc

080080e0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80080e0:	b580      	push	{r7, lr}
 80080e2:	b088      	sub	sp, #32
 80080e4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80080e6:	e045      	b.n	8008174 <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80080e8:	4b2c      	ldr	r3, [pc, #176]	; (800819c <prvSwitchTimerLists+0xbc>)
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	68db      	ldr	r3, [r3, #12]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80080f2:	4b2a      	ldr	r3, [pc, #168]	; (800819c <prvSwitchTimerLists+0xbc>)
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	68db      	ldr	r3, [r3, #12]
 80080f8:	68db      	ldr	r3, [r3, #12]
 80080fa:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	3304      	adds	r3, #4
 8008100:	4618      	mov	r0, r3
 8008102:	f7fe f82d 	bl	8006160 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800810a:	68f8      	ldr	r0, [r7, #12]
 800810c:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	69db      	ldr	r3, [r3, #28]
 8008112:	2b01      	cmp	r3, #1
 8008114:	d12e      	bne.n	8008174 <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	699b      	ldr	r3, [r3, #24]
 800811a:	693a      	ldr	r2, [r7, #16]
 800811c:	4413      	add	r3, r2
 800811e:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008120:	68ba      	ldr	r2, [r7, #8]
 8008122:	693b      	ldr	r3, [r7, #16]
 8008124:	429a      	cmp	r2, r3
 8008126:	d90e      	bls.n	8008146 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	68ba      	ldr	r2, [r7, #8]
 800812c:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	68fa      	ldr	r2, [r7, #12]
 8008132:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008134:	4b19      	ldr	r3, [pc, #100]	; (800819c <prvSwitchTimerLists+0xbc>)
 8008136:	681a      	ldr	r2, [r3, #0]
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	3304      	adds	r3, #4
 800813c:	4619      	mov	r1, r3
 800813e:	4610      	mov	r0, r2
 8008140:	f7fd ffd6 	bl	80060f0 <vListInsert>
 8008144:	e016      	b.n	8008174 <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008146:	2300      	movs	r3, #0
 8008148:	9300      	str	r3, [sp, #0]
 800814a:	2300      	movs	r3, #0
 800814c:	693a      	ldr	r2, [r7, #16]
 800814e:	2100      	movs	r1, #0
 8008150:	68f8      	ldr	r0, [r7, #12]
 8008152:	f7ff fd9d 	bl	8007c90 <xTimerGenericCommand>
 8008156:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d10a      	bne.n	8008174 <prvSwitchTimerLists+0x94>
	__asm volatile
 800815e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008162:	f383 8811 	msr	BASEPRI, r3
 8008166:	f3bf 8f6f 	isb	sy
 800816a:	f3bf 8f4f 	dsb	sy
 800816e:	603b      	str	r3, [r7, #0]
}
 8008170:	bf00      	nop
 8008172:	e7fe      	b.n	8008172 <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008174:	4b09      	ldr	r3, [pc, #36]	; (800819c <prvSwitchTimerLists+0xbc>)
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	2b00      	cmp	r3, #0
 800817c:	d1b4      	bne.n	80080e8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800817e:	4b07      	ldr	r3, [pc, #28]	; (800819c <prvSwitchTimerLists+0xbc>)
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008184:	4b06      	ldr	r3, [pc, #24]	; (80081a0 <prvSwitchTimerLists+0xc0>)
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	4a04      	ldr	r2, [pc, #16]	; (800819c <prvSwitchTimerLists+0xbc>)
 800818a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800818c:	4a04      	ldr	r2, [pc, #16]	; (80081a0 <prvSwitchTimerLists+0xc0>)
 800818e:	697b      	ldr	r3, [r7, #20]
 8008190:	6013      	str	r3, [r2, #0]
}
 8008192:	bf00      	nop
 8008194:	3718      	adds	r7, #24
 8008196:	46bd      	mov	sp, r7
 8008198:	bd80      	pop	{r7, pc}
 800819a:	bf00      	nop
 800819c:	20000eb4 	.word	0x20000eb4
 80081a0:	20000eb8 	.word	0x20000eb8

080081a4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80081a4:	b580      	push	{r7, lr}
 80081a6:	b082      	sub	sp, #8
 80081a8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80081aa:	f000 f92f 	bl	800840c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80081ae:	4b15      	ldr	r3, [pc, #84]	; (8008204 <prvCheckForValidListAndQueue+0x60>)
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d120      	bne.n	80081f8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80081b6:	4814      	ldr	r0, [pc, #80]	; (8008208 <prvCheckForValidListAndQueue+0x64>)
 80081b8:	f7fd ff4c 	bl	8006054 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80081bc:	4813      	ldr	r0, [pc, #76]	; (800820c <prvCheckForValidListAndQueue+0x68>)
 80081be:	f7fd ff49 	bl	8006054 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80081c2:	4b13      	ldr	r3, [pc, #76]	; (8008210 <prvCheckForValidListAndQueue+0x6c>)
 80081c4:	4a10      	ldr	r2, [pc, #64]	; (8008208 <prvCheckForValidListAndQueue+0x64>)
 80081c6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80081c8:	4b12      	ldr	r3, [pc, #72]	; (8008214 <prvCheckForValidListAndQueue+0x70>)
 80081ca:	4a10      	ldr	r2, [pc, #64]	; (800820c <prvCheckForValidListAndQueue+0x68>)
 80081cc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80081ce:	2300      	movs	r3, #0
 80081d0:	9300      	str	r3, [sp, #0]
 80081d2:	4b11      	ldr	r3, [pc, #68]	; (8008218 <prvCheckForValidListAndQueue+0x74>)
 80081d4:	4a11      	ldr	r2, [pc, #68]	; (800821c <prvCheckForValidListAndQueue+0x78>)
 80081d6:	2110      	movs	r1, #16
 80081d8:	200a      	movs	r0, #10
 80081da:	f7fe f853 	bl	8006284 <xQueueGenericCreateStatic>
 80081de:	4603      	mov	r3, r0
 80081e0:	4a08      	ldr	r2, [pc, #32]	; (8008204 <prvCheckForValidListAndQueue+0x60>)
 80081e2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80081e4:	4b07      	ldr	r3, [pc, #28]	; (8008204 <prvCheckForValidListAndQueue+0x60>)
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d005      	beq.n	80081f8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80081ec:	4b05      	ldr	r3, [pc, #20]	; (8008204 <prvCheckForValidListAndQueue+0x60>)
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	490b      	ldr	r1, [pc, #44]	; (8008220 <prvCheckForValidListAndQueue+0x7c>)
 80081f2:	4618      	mov	r0, r3
 80081f4:	f7fe fd32 	bl	8006c5c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80081f8:	f000 f938 	bl	800846c <vPortExitCritical>
}
 80081fc:	bf00      	nop
 80081fe:	46bd      	mov	sp, r7
 8008200:	bd80      	pop	{r7, pc}
 8008202:	bf00      	nop
 8008204:	20000ebc 	.word	0x20000ebc
 8008208:	20000e8c 	.word	0x20000e8c
 800820c:	20000ea0 	.word	0x20000ea0
 8008210:	20000eb4 	.word	0x20000eb4
 8008214:	20000eb8 	.word	0x20000eb8
 8008218:	20000f68 	.word	0x20000f68
 800821c:	20000ec8 	.word	0x20000ec8
 8008220:	0800d610 	.word	0x0800d610

08008224 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008224:	b480      	push	{r7}
 8008226:	b085      	sub	sp, #20
 8008228:	af00      	add	r7, sp, #0
 800822a:	60f8      	str	r0, [r7, #12]
 800822c:	60b9      	str	r1, [r7, #8]
 800822e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	3b04      	subs	r3, #4
 8008234:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800823c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	3b04      	subs	r3, #4
 8008242:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008244:	68bb      	ldr	r3, [r7, #8]
 8008246:	f023 0201 	bic.w	r2, r3, #1
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	3b04      	subs	r3, #4
 8008252:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008254:	4a08      	ldr	r2, [pc, #32]	; (8008278 <pxPortInitialiseStack+0x54>)
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	3b14      	subs	r3, #20
 800825e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008260:	687a      	ldr	r2, [r7, #4]
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	3b20      	subs	r3, #32
 800826a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800826c:	68fb      	ldr	r3, [r7, #12]
}
 800826e:	4618      	mov	r0, r3
 8008270:	3714      	adds	r7, #20
 8008272:	46bd      	mov	sp, r7
 8008274:	bc80      	pop	{r7}
 8008276:	4770      	bx	lr
 8008278:	0800827d 	.word	0x0800827d

0800827c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800827c:	b480      	push	{r7}
 800827e:	b085      	sub	sp, #20
 8008280:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8008282:	2300      	movs	r3, #0
 8008284:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008286:	4b12      	ldr	r3, [pc, #72]	; (80082d0 <prvTaskExitError+0x54>)
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800828e:	d00a      	beq.n	80082a6 <prvTaskExitError+0x2a>
	__asm volatile
 8008290:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008294:	f383 8811 	msr	BASEPRI, r3
 8008298:	f3bf 8f6f 	isb	sy
 800829c:	f3bf 8f4f 	dsb	sy
 80082a0:	60fb      	str	r3, [r7, #12]
}
 80082a2:	bf00      	nop
 80082a4:	e7fe      	b.n	80082a4 <prvTaskExitError+0x28>
	__asm volatile
 80082a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082aa:	f383 8811 	msr	BASEPRI, r3
 80082ae:	f3bf 8f6f 	isb	sy
 80082b2:	f3bf 8f4f 	dsb	sy
 80082b6:	60bb      	str	r3, [r7, #8]
}
 80082b8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80082ba:	bf00      	nop
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d0fc      	beq.n	80082bc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80082c2:	bf00      	nop
 80082c4:	bf00      	nop
 80082c6:	3714      	adds	r7, #20
 80082c8:	46bd      	mov	sp, r7
 80082ca:	bc80      	pop	{r7}
 80082cc:	4770      	bx	lr
 80082ce:	bf00      	nop
 80082d0:	20000008 	.word	0x20000008
	...

080082e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80082e0:	4b07      	ldr	r3, [pc, #28]	; (8008300 <pxCurrentTCBConst2>)
 80082e2:	6819      	ldr	r1, [r3, #0]
 80082e4:	6808      	ldr	r0, [r1, #0]
 80082e6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80082ea:	f380 8809 	msr	PSP, r0
 80082ee:	f3bf 8f6f 	isb	sy
 80082f2:	f04f 0000 	mov.w	r0, #0
 80082f6:	f380 8811 	msr	BASEPRI, r0
 80082fa:	f04e 0e0d 	orr.w	lr, lr, #13
 80082fe:	4770      	bx	lr

08008300 <pxCurrentTCBConst2>:
 8008300:	2000098c 	.word	0x2000098c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008304:	bf00      	nop
 8008306:	bf00      	nop

08008308 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8008308:	4806      	ldr	r0, [pc, #24]	; (8008324 <prvPortStartFirstTask+0x1c>)
 800830a:	6800      	ldr	r0, [r0, #0]
 800830c:	6800      	ldr	r0, [r0, #0]
 800830e:	f380 8808 	msr	MSP, r0
 8008312:	b662      	cpsie	i
 8008314:	b661      	cpsie	f
 8008316:	f3bf 8f4f 	dsb	sy
 800831a:	f3bf 8f6f 	isb	sy
 800831e:	df00      	svc	0
 8008320:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008322:	bf00      	nop
 8008324:	e000ed08 	.word	0xe000ed08

08008328 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008328:	b580      	push	{r7, lr}
 800832a:	b084      	sub	sp, #16
 800832c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800832e:	4b32      	ldr	r3, [pc, #200]	; (80083f8 <xPortStartScheduler+0xd0>)
 8008330:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	781b      	ldrb	r3, [r3, #0]
 8008336:	b2db      	uxtb	r3, r3
 8008338:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	22ff      	movs	r2, #255	; 0xff
 800833e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	781b      	ldrb	r3, [r3, #0]
 8008344:	b2db      	uxtb	r3, r3
 8008346:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008348:	78fb      	ldrb	r3, [r7, #3]
 800834a:	b2db      	uxtb	r3, r3
 800834c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008350:	b2da      	uxtb	r2, r3
 8008352:	4b2a      	ldr	r3, [pc, #168]	; (80083fc <xPortStartScheduler+0xd4>)
 8008354:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008356:	4b2a      	ldr	r3, [pc, #168]	; (8008400 <xPortStartScheduler+0xd8>)
 8008358:	2207      	movs	r2, #7
 800835a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800835c:	e009      	b.n	8008372 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800835e:	4b28      	ldr	r3, [pc, #160]	; (8008400 <xPortStartScheduler+0xd8>)
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	3b01      	subs	r3, #1
 8008364:	4a26      	ldr	r2, [pc, #152]	; (8008400 <xPortStartScheduler+0xd8>)
 8008366:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008368:	78fb      	ldrb	r3, [r7, #3]
 800836a:	b2db      	uxtb	r3, r3
 800836c:	005b      	lsls	r3, r3, #1
 800836e:	b2db      	uxtb	r3, r3
 8008370:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008372:	78fb      	ldrb	r3, [r7, #3]
 8008374:	b2db      	uxtb	r3, r3
 8008376:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800837a:	2b80      	cmp	r3, #128	; 0x80
 800837c:	d0ef      	beq.n	800835e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800837e:	4b20      	ldr	r3, [pc, #128]	; (8008400 <xPortStartScheduler+0xd8>)
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	f1c3 0307 	rsb	r3, r3, #7
 8008386:	2b04      	cmp	r3, #4
 8008388:	d00a      	beq.n	80083a0 <xPortStartScheduler+0x78>
	__asm volatile
 800838a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800838e:	f383 8811 	msr	BASEPRI, r3
 8008392:	f3bf 8f6f 	isb	sy
 8008396:	f3bf 8f4f 	dsb	sy
 800839a:	60bb      	str	r3, [r7, #8]
}
 800839c:	bf00      	nop
 800839e:	e7fe      	b.n	800839e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80083a0:	4b17      	ldr	r3, [pc, #92]	; (8008400 <xPortStartScheduler+0xd8>)
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	021b      	lsls	r3, r3, #8
 80083a6:	4a16      	ldr	r2, [pc, #88]	; (8008400 <xPortStartScheduler+0xd8>)
 80083a8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80083aa:	4b15      	ldr	r3, [pc, #84]	; (8008400 <xPortStartScheduler+0xd8>)
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80083b2:	4a13      	ldr	r2, [pc, #76]	; (8008400 <xPortStartScheduler+0xd8>)
 80083b4:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	b2da      	uxtb	r2, r3
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80083be:	4b11      	ldr	r3, [pc, #68]	; (8008404 <xPortStartScheduler+0xdc>)
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	4a10      	ldr	r2, [pc, #64]	; (8008404 <xPortStartScheduler+0xdc>)
 80083c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80083c8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80083ca:	4b0e      	ldr	r3, [pc, #56]	; (8008404 <xPortStartScheduler+0xdc>)
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	4a0d      	ldr	r2, [pc, #52]	; (8008404 <xPortStartScheduler+0xdc>)
 80083d0:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80083d4:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80083d6:	f000 f8b9 	bl	800854c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80083da:	4b0b      	ldr	r3, [pc, #44]	; (8008408 <xPortStartScheduler+0xe0>)
 80083dc:	2200      	movs	r2, #0
 80083de:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80083e0:	f7ff ff92 	bl	8008308 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80083e4:	f7ff f88c 	bl	8007500 <vTaskSwitchContext>
	prvTaskExitError();
 80083e8:	f7ff ff48 	bl	800827c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80083ec:	2300      	movs	r3, #0
}
 80083ee:	4618      	mov	r0, r3
 80083f0:	3710      	adds	r7, #16
 80083f2:	46bd      	mov	sp, r7
 80083f4:	bd80      	pop	{r7, pc}
 80083f6:	bf00      	nop
 80083f8:	e000e400 	.word	0xe000e400
 80083fc:	20000fb8 	.word	0x20000fb8
 8008400:	20000fbc 	.word	0x20000fbc
 8008404:	e000ed20 	.word	0xe000ed20
 8008408:	20000008 	.word	0x20000008

0800840c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800840c:	b480      	push	{r7}
 800840e:	b083      	sub	sp, #12
 8008410:	af00      	add	r7, sp, #0
	__asm volatile
 8008412:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008416:	f383 8811 	msr	BASEPRI, r3
 800841a:	f3bf 8f6f 	isb	sy
 800841e:	f3bf 8f4f 	dsb	sy
 8008422:	607b      	str	r3, [r7, #4]
}
 8008424:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008426:	4b0f      	ldr	r3, [pc, #60]	; (8008464 <vPortEnterCritical+0x58>)
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	3301      	adds	r3, #1
 800842c:	4a0d      	ldr	r2, [pc, #52]	; (8008464 <vPortEnterCritical+0x58>)
 800842e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008430:	4b0c      	ldr	r3, [pc, #48]	; (8008464 <vPortEnterCritical+0x58>)
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	2b01      	cmp	r3, #1
 8008436:	d10f      	bne.n	8008458 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008438:	4b0b      	ldr	r3, [pc, #44]	; (8008468 <vPortEnterCritical+0x5c>)
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	b2db      	uxtb	r3, r3
 800843e:	2b00      	cmp	r3, #0
 8008440:	d00a      	beq.n	8008458 <vPortEnterCritical+0x4c>
	__asm volatile
 8008442:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008446:	f383 8811 	msr	BASEPRI, r3
 800844a:	f3bf 8f6f 	isb	sy
 800844e:	f3bf 8f4f 	dsb	sy
 8008452:	603b      	str	r3, [r7, #0]
}
 8008454:	bf00      	nop
 8008456:	e7fe      	b.n	8008456 <vPortEnterCritical+0x4a>
	}
}
 8008458:	bf00      	nop
 800845a:	370c      	adds	r7, #12
 800845c:	46bd      	mov	sp, r7
 800845e:	bc80      	pop	{r7}
 8008460:	4770      	bx	lr
 8008462:	bf00      	nop
 8008464:	20000008 	.word	0x20000008
 8008468:	e000ed04 	.word	0xe000ed04

0800846c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800846c:	b480      	push	{r7}
 800846e:	b083      	sub	sp, #12
 8008470:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008472:	4b11      	ldr	r3, [pc, #68]	; (80084b8 <vPortExitCritical+0x4c>)
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	2b00      	cmp	r3, #0
 8008478:	d10a      	bne.n	8008490 <vPortExitCritical+0x24>
	__asm volatile
 800847a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800847e:	f383 8811 	msr	BASEPRI, r3
 8008482:	f3bf 8f6f 	isb	sy
 8008486:	f3bf 8f4f 	dsb	sy
 800848a:	607b      	str	r3, [r7, #4]
}
 800848c:	bf00      	nop
 800848e:	e7fe      	b.n	800848e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008490:	4b09      	ldr	r3, [pc, #36]	; (80084b8 <vPortExitCritical+0x4c>)
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	3b01      	subs	r3, #1
 8008496:	4a08      	ldr	r2, [pc, #32]	; (80084b8 <vPortExitCritical+0x4c>)
 8008498:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800849a:	4b07      	ldr	r3, [pc, #28]	; (80084b8 <vPortExitCritical+0x4c>)
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d105      	bne.n	80084ae <vPortExitCritical+0x42>
 80084a2:	2300      	movs	r3, #0
 80084a4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80084a6:	683b      	ldr	r3, [r7, #0]
 80084a8:	f383 8811 	msr	BASEPRI, r3
}
 80084ac:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80084ae:	bf00      	nop
 80084b0:	370c      	adds	r7, #12
 80084b2:	46bd      	mov	sp, r7
 80084b4:	bc80      	pop	{r7}
 80084b6:	4770      	bx	lr
 80084b8:	20000008 	.word	0x20000008
 80084bc:	00000000 	.word	0x00000000

080084c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80084c0:	f3ef 8009 	mrs	r0, PSP
 80084c4:	f3bf 8f6f 	isb	sy
 80084c8:	4b0d      	ldr	r3, [pc, #52]	; (8008500 <pxCurrentTCBConst>)
 80084ca:	681a      	ldr	r2, [r3, #0]
 80084cc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80084d0:	6010      	str	r0, [r2, #0]
 80084d2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80084d6:	f04f 0050 	mov.w	r0, #80	; 0x50
 80084da:	f380 8811 	msr	BASEPRI, r0
 80084de:	f7ff f80f 	bl	8007500 <vTaskSwitchContext>
 80084e2:	f04f 0000 	mov.w	r0, #0
 80084e6:	f380 8811 	msr	BASEPRI, r0
 80084ea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80084ee:	6819      	ldr	r1, [r3, #0]
 80084f0:	6808      	ldr	r0, [r1, #0]
 80084f2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80084f6:	f380 8809 	msr	PSP, r0
 80084fa:	f3bf 8f6f 	isb	sy
 80084fe:	4770      	bx	lr

08008500 <pxCurrentTCBConst>:
 8008500:	2000098c 	.word	0x2000098c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008504:	bf00      	nop
 8008506:	bf00      	nop

08008508 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008508:	b580      	push	{r7, lr}
 800850a:	b082      	sub	sp, #8
 800850c:	af00      	add	r7, sp, #0
	__asm volatile
 800850e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008512:	f383 8811 	msr	BASEPRI, r3
 8008516:	f3bf 8f6f 	isb	sy
 800851a:	f3bf 8f4f 	dsb	sy
 800851e:	607b      	str	r3, [r7, #4]
}
 8008520:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008522:	f7fe ff2f 	bl	8007384 <xTaskIncrementTick>
 8008526:	4603      	mov	r3, r0
 8008528:	2b00      	cmp	r3, #0
 800852a:	d003      	beq.n	8008534 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800852c:	4b06      	ldr	r3, [pc, #24]	; (8008548 <SysTick_Handler+0x40>)
 800852e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008532:	601a      	str	r2, [r3, #0]
 8008534:	2300      	movs	r3, #0
 8008536:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	f383 8811 	msr	BASEPRI, r3
}
 800853e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008540:	bf00      	nop
 8008542:	3708      	adds	r7, #8
 8008544:	46bd      	mov	sp, r7
 8008546:	bd80      	pop	{r7, pc}
 8008548:	e000ed04 	.word	0xe000ed04

0800854c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800854c:	b480      	push	{r7}
 800854e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008550:	4b0a      	ldr	r3, [pc, #40]	; (800857c <vPortSetupTimerInterrupt+0x30>)
 8008552:	2200      	movs	r2, #0
 8008554:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008556:	4b0a      	ldr	r3, [pc, #40]	; (8008580 <vPortSetupTimerInterrupt+0x34>)
 8008558:	2200      	movs	r2, #0
 800855a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800855c:	4b09      	ldr	r3, [pc, #36]	; (8008584 <vPortSetupTimerInterrupt+0x38>)
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	4a09      	ldr	r2, [pc, #36]	; (8008588 <vPortSetupTimerInterrupt+0x3c>)
 8008562:	fba2 2303 	umull	r2, r3, r2, r3
 8008566:	0b5b      	lsrs	r3, r3, #13
 8008568:	4a08      	ldr	r2, [pc, #32]	; (800858c <vPortSetupTimerInterrupt+0x40>)
 800856a:	3b01      	subs	r3, #1
 800856c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800856e:	4b03      	ldr	r3, [pc, #12]	; (800857c <vPortSetupTimerInterrupt+0x30>)
 8008570:	2207      	movs	r2, #7
 8008572:	601a      	str	r2, [r3, #0]
}
 8008574:	bf00      	nop
 8008576:	46bd      	mov	sp, r7
 8008578:	bc80      	pop	{r7}
 800857a:	4770      	bx	lr
 800857c:	e000e010 	.word	0xe000e010
 8008580:	e000e018 	.word	0xe000e018
 8008584:	20000000 	.word	0x20000000
 8008588:	d1b71759 	.word	0xd1b71759
 800858c:	e000e014 	.word	0xe000e014

08008590 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008590:	b480      	push	{r7}
 8008592:	b085      	sub	sp, #20
 8008594:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008596:	f3ef 8305 	mrs	r3, IPSR
 800859a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	2b0f      	cmp	r3, #15
 80085a0:	d914      	bls.n	80085cc <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80085a2:	4a16      	ldr	r2, [pc, #88]	; (80085fc <vPortValidateInterruptPriority+0x6c>)
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	4413      	add	r3, r2
 80085a8:	781b      	ldrb	r3, [r3, #0]
 80085aa:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80085ac:	4b14      	ldr	r3, [pc, #80]	; (8008600 <vPortValidateInterruptPriority+0x70>)
 80085ae:	781b      	ldrb	r3, [r3, #0]
 80085b0:	7afa      	ldrb	r2, [r7, #11]
 80085b2:	429a      	cmp	r2, r3
 80085b4:	d20a      	bcs.n	80085cc <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80085b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085ba:	f383 8811 	msr	BASEPRI, r3
 80085be:	f3bf 8f6f 	isb	sy
 80085c2:	f3bf 8f4f 	dsb	sy
 80085c6:	607b      	str	r3, [r7, #4]
}
 80085c8:	bf00      	nop
 80085ca:	e7fe      	b.n	80085ca <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80085cc:	4b0d      	ldr	r3, [pc, #52]	; (8008604 <vPortValidateInterruptPriority+0x74>)
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80085d4:	4b0c      	ldr	r3, [pc, #48]	; (8008608 <vPortValidateInterruptPriority+0x78>)
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	429a      	cmp	r2, r3
 80085da:	d90a      	bls.n	80085f2 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80085dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085e0:	f383 8811 	msr	BASEPRI, r3
 80085e4:	f3bf 8f6f 	isb	sy
 80085e8:	f3bf 8f4f 	dsb	sy
 80085ec:	603b      	str	r3, [r7, #0]
}
 80085ee:	bf00      	nop
 80085f0:	e7fe      	b.n	80085f0 <vPortValidateInterruptPriority+0x60>
	}
 80085f2:	bf00      	nop
 80085f4:	3714      	adds	r7, #20
 80085f6:	46bd      	mov	sp, r7
 80085f8:	bc80      	pop	{r7}
 80085fa:	4770      	bx	lr
 80085fc:	e000e3f0 	.word	0xe000e3f0
 8008600:	20000fb8 	.word	0x20000fb8
 8008604:	e000ed0c 	.word	0xe000ed0c
 8008608:	20000fbc 	.word	0x20000fbc

0800860c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800860c:	b580      	push	{r7, lr}
 800860e:	b08a      	sub	sp, #40	; 0x28
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008614:	2300      	movs	r3, #0
 8008616:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008618:	f7fe fdfa 	bl	8007210 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800861c:	4b58      	ldr	r3, [pc, #352]	; (8008780 <pvPortMalloc+0x174>)
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	2b00      	cmp	r3, #0
 8008622:	d101      	bne.n	8008628 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008624:	f000 f910 	bl	8008848 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008628:	4b56      	ldr	r3, [pc, #344]	; (8008784 <pvPortMalloc+0x178>)
 800862a:	681a      	ldr	r2, [r3, #0]
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	4013      	ands	r3, r2
 8008630:	2b00      	cmp	r3, #0
 8008632:	f040 808e 	bne.w	8008752 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	2b00      	cmp	r3, #0
 800863a:	d01d      	beq.n	8008678 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800863c:	2208      	movs	r2, #8
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	4413      	add	r3, r2
 8008642:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	f003 0307 	and.w	r3, r3, #7
 800864a:	2b00      	cmp	r3, #0
 800864c:	d014      	beq.n	8008678 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	f023 0307 	bic.w	r3, r3, #7
 8008654:	3308      	adds	r3, #8
 8008656:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	f003 0307 	and.w	r3, r3, #7
 800865e:	2b00      	cmp	r3, #0
 8008660:	d00a      	beq.n	8008678 <pvPortMalloc+0x6c>
	__asm volatile
 8008662:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008666:	f383 8811 	msr	BASEPRI, r3
 800866a:	f3bf 8f6f 	isb	sy
 800866e:	f3bf 8f4f 	dsb	sy
 8008672:	617b      	str	r3, [r7, #20]
}
 8008674:	bf00      	nop
 8008676:	e7fe      	b.n	8008676 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	2b00      	cmp	r3, #0
 800867c:	d069      	beq.n	8008752 <pvPortMalloc+0x146>
 800867e:	4b42      	ldr	r3, [pc, #264]	; (8008788 <pvPortMalloc+0x17c>)
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	687a      	ldr	r2, [r7, #4]
 8008684:	429a      	cmp	r2, r3
 8008686:	d864      	bhi.n	8008752 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008688:	4b40      	ldr	r3, [pc, #256]	; (800878c <pvPortMalloc+0x180>)
 800868a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800868c:	4b3f      	ldr	r3, [pc, #252]	; (800878c <pvPortMalloc+0x180>)
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008692:	e004      	b.n	800869e <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008696:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800869e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086a0:	685b      	ldr	r3, [r3, #4]
 80086a2:	687a      	ldr	r2, [r7, #4]
 80086a4:	429a      	cmp	r2, r3
 80086a6:	d903      	bls.n	80086b0 <pvPortMalloc+0xa4>
 80086a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d1f1      	bne.n	8008694 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80086b0:	4b33      	ldr	r3, [pc, #204]	; (8008780 <pvPortMalloc+0x174>)
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80086b6:	429a      	cmp	r2, r3
 80086b8:	d04b      	beq.n	8008752 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80086ba:	6a3b      	ldr	r3, [r7, #32]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	2208      	movs	r2, #8
 80086c0:	4413      	add	r3, r2
 80086c2:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80086c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086c6:	681a      	ldr	r2, [r3, #0]
 80086c8:	6a3b      	ldr	r3, [r7, #32]
 80086ca:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80086cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086ce:	685a      	ldr	r2, [r3, #4]
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	1ad2      	subs	r2, r2, r3
 80086d4:	2308      	movs	r3, #8
 80086d6:	005b      	lsls	r3, r3, #1
 80086d8:	429a      	cmp	r2, r3
 80086da:	d91f      	bls.n	800871c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80086dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	4413      	add	r3, r2
 80086e2:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80086e4:	69bb      	ldr	r3, [r7, #24]
 80086e6:	f003 0307 	and.w	r3, r3, #7
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d00a      	beq.n	8008704 <pvPortMalloc+0xf8>
	__asm volatile
 80086ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086f2:	f383 8811 	msr	BASEPRI, r3
 80086f6:	f3bf 8f6f 	isb	sy
 80086fa:	f3bf 8f4f 	dsb	sy
 80086fe:	613b      	str	r3, [r7, #16]
}
 8008700:	bf00      	nop
 8008702:	e7fe      	b.n	8008702 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008706:	685a      	ldr	r2, [r3, #4]
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	1ad2      	subs	r2, r2, r3
 800870c:	69bb      	ldr	r3, [r7, #24]
 800870e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008712:	687a      	ldr	r2, [r7, #4]
 8008714:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008716:	69b8      	ldr	r0, [r7, #24]
 8008718:	f000 f8f8 	bl	800890c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800871c:	4b1a      	ldr	r3, [pc, #104]	; (8008788 <pvPortMalloc+0x17c>)
 800871e:	681a      	ldr	r2, [r3, #0]
 8008720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008722:	685b      	ldr	r3, [r3, #4]
 8008724:	1ad3      	subs	r3, r2, r3
 8008726:	4a18      	ldr	r2, [pc, #96]	; (8008788 <pvPortMalloc+0x17c>)
 8008728:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800872a:	4b17      	ldr	r3, [pc, #92]	; (8008788 <pvPortMalloc+0x17c>)
 800872c:	681a      	ldr	r2, [r3, #0]
 800872e:	4b18      	ldr	r3, [pc, #96]	; (8008790 <pvPortMalloc+0x184>)
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	429a      	cmp	r2, r3
 8008734:	d203      	bcs.n	800873e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008736:	4b14      	ldr	r3, [pc, #80]	; (8008788 <pvPortMalloc+0x17c>)
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	4a15      	ldr	r2, [pc, #84]	; (8008790 <pvPortMalloc+0x184>)
 800873c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800873e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008740:	685a      	ldr	r2, [r3, #4]
 8008742:	4b10      	ldr	r3, [pc, #64]	; (8008784 <pvPortMalloc+0x178>)
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	431a      	orrs	r2, r3
 8008748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800874a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800874c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800874e:	2200      	movs	r2, #0
 8008750:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008752:	f7fe fd6b 	bl	800722c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008756:	69fb      	ldr	r3, [r7, #28]
 8008758:	f003 0307 	and.w	r3, r3, #7
 800875c:	2b00      	cmp	r3, #0
 800875e:	d00a      	beq.n	8008776 <pvPortMalloc+0x16a>
	__asm volatile
 8008760:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008764:	f383 8811 	msr	BASEPRI, r3
 8008768:	f3bf 8f6f 	isb	sy
 800876c:	f3bf 8f4f 	dsb	sy
 8008770:	60fb      	str	r3, [r7, #12]
}
 8008772:	bf00      	nop
 8008774:	e7fe      	b.n	8008774 <pvPortMalloc+0x168>
	return pvReturn;
 8008776:	69fb      	ldr	r3, [r7, #28]
}
 8008778:	4618      	mov	r0, r3
 800877a:	3728      	adds	r7, #40	; 0x28
 800877c:	46bd      	mov	sp, r7
 800877e:	bd80      	pop	{r7, pc}
 8008780:	200036d8 	.word	0x200036d8
 8008784:	200036e4 	.word	0x200036e4
 8008788:	200036dc 	.word	0x200036dc
 800878c:	200036d0 	.word	0x200036d0
 8008790:	200036e0 	.word	0x200036e0

08008794 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008794:	b580      	push	{r7, lr}
 8008796:	b086      	sub	sp, #24
 8008798:	af00      	add	r7, sp, #0
 800879a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d048      	beq.n	8008838 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80087a6:	2308      	movs	r3, #8
 80087a8:	425b      	negs	r3, r3
 80087aa:	697a      	ldr	r2, [r7, #20]
 80087ac:	4413      	add	r3, r2
 80087ae:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80087b0:	697b      	ldr	r3, [r7, #20]
 80087b2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80087b4:	693b      	ldr	r3, [r7, #16]
 80087b6:	685a      	ldr	r2, [r3, #4]
 80087b8:	4b21      	ldr	r3, [pc, #132]	; (8008840 <vPortFree+0xac>)
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	4013      	ands	r3, r2
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d10a      	bne.n	80087d8 <vPortFree+0x44>
	__asm volatile
 80087c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087c6:	f383 8811 	msr	BASEPRI, r3
 80087ca:	f3bf 8f6f 	isb	sy
 80087ce:	f3bf 8f4f 	dsb	sy
 80087d2:	60fb      	str	r3, [r7, #12]
}
 80087d4:	bf00      	nop
 80087d6:	e7fe      	b.n	80087d6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80087d8:	693b      	ldr	r3, [r7, #16]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d00a      	beq.n	80087f6 <vPortFree+0x62>
	__asm volatile
 80087e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087e4:	f383 8811 	msr	BASEPRI, r3
 80087e8:	f3bf 8f6f 	isb	sy
 80087ec:	f3bf 8f4f 	dsb	sy
 80087f0:	60bb      	str	r3, [r7, #8]
}
 80087f2:	bf00      	nop
 80087f4:	e7fe      	b.n	80087f4 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80087f6:	693b      	ldr	r3, [r7, #16]
 80087f8:	685a      	ldr	r2, [r3, #4]
 80087fa:	4b11      	ldr	r3, [pc, #68]	; (8008840 <vPortFree+0xac>)
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	4013      	ands	r3, r2
 8008800:	2b00      	cmp	r3, #0
 8008802:	d019      	beq.n	8008838 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008804:	693b      	ldr	r3, [r7, #16]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	2b00      	cmp	r3, #0
 800880a:	d115      	bne.n	8008838 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800880c:	693b      	ldr	r3, [r7, #16]
 800880e:	685a      	ldr	r2, [r3, #4]
 8008810:	4b0b      	ldr	r3, [pc, #44]	; (8008840 <vPortFree+0xac>)
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	43db      	mvns	r3, r3
 8008816:	401a      	ands	r2, r3
 8008818:	693b      	ldr	r3, [r7, #16]
 800881a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800881c:	f7fe fcf8 	bl	8007210 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008820:	693b      	ldr	r3, [r7, #16]
 8008822:	685a      	ldr	r2, [r3, #4]
 8008824:	4b07      	ldr	r3, [pc, #28]	; (8008844 <vPortFree+0xb0>)
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	4413      	add	r3, r2
 800882a:	4a06      	ldr	r2, [pc, #24]	; (8008844 <vPortFree+0xb0>)
 800882c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800882e:	6938      	ldr	r0, [r7, #16]
 8008830:	f000 f86c 	bl	800890c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8008834:	f7fe fcfa 	bl	800722c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008838:	bf00      	nop
 800883a:	3718      	adds	r7, #24
 800883c:	46bd      	mov	sp, r7
 800883e:	bd80      	pop	{r7, pc}
 8008840:	200036e4 	.word	0x200036e4
 8008844:	200036dc 	.word	0x200036dc

08008848 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008848:	b480      	push	{r7}
 800884a:	b085      	sub	sp, #20
 800884c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800884e:	f242 7310 	movw	r3, #10000	; 0x2710
 8008852:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008854:	4b27      	ldr	r3, [pc, #156]	; (80088f4 <prvHeapInit+0xac>)
 8008856:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	f003 0307 	and.w	r3, r3, #7
 800885e:	2b00      	cmp	r3, #0
 8008860:	d00c      	beq.n	800887c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	3307      	adds	r3, #7
 8008866:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	f023 0307 	bic.w	r3, r3, #7
 800886e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008870:	68ba      	ldr	r2, [r7, #8]
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	1ad3      	subs	r3, r2, r3
 8008876:	4a1f      	ldr	r2, [pc, #124]	; (80088f4 <prvHeapInit+0xac>)
 8008878:	4413      	add	r3, r2
 800887a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008880:	4a1d      	ldr	r2, [pc, #116]	; (80088f8 <prvHeapInit+0xb0>)
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008886:	4b1c      	ldr	r3, [pc, #112]	; (80088f8 <prvHeapInit+0xb0>)
 8008888:	2200      	movs	r2, #0
 800888a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	68ba      	ldr	r2, [r7, #8]
 8008890:	4413      	add	r3, r2
 8008892:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008894:	2208      	movs	r2, #8
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	1a9b      	subs	r3, r3, r2
 800889a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	f023 0307 	bic.w	r3, r3, #7
 80088a2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	4a15      	ldr	r2, [pc, #84]	; (80088fc <prvHeapInit+0xb4>)
 80088a8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80088aa:	4b14      	ldr	r3, [pc, #80]	; (80088fc <prvHeapInit+0xb4>)
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	2200      	movs	r2, #0
 80088b0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80088b2:	4b12      	ldr	r3, [pc, #72]	; (80088fc <prvHeapInit+0xb4>)
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	2200      	movs	r2, #0
 80088b8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80088be:	683b      	ldr	r3, [r7, #0]
 80088c0:	68fa      	ldr	r2, [r7, #12]
 80088c2:	1ad2      	subs	r2, r2, r3
 80088c4:	683b      	ldr	r3, [r7, #0]
 80088c6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80088c8:	4b0c      	ldr	r3, [pc, #48]	; (80088fc <prvHeapInit+0xb4>)
 80088ca:	681a      	ldr	r2, [r3, #0]
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80088d0:	683b      	ldr	r3, [r7, #0]
 80088d2:	685b      	ldr	r3, [r3, #4]
 80088d4:	4a0a      	ldr	r2, [pc, #40]	; (8008900 <prvHeapInit+0xb8>)
 80088d6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80088d8:	683b      	ldr	r3, [r7, #0]
 80088da:	685b      	ldr	r3, [r3, #4]
 80088dc:	4a09      	ldr	r2, [pc, #36]	; (8008904 <prvHeapInit+0xbc>)
 80088de:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80088e0:	4b09      	ldr	r3, [pc, #36]	; (8008908 <prvHeapInit+0xc0>)
 80088e2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80088e6:	601a      	str	r2, [r3, #0]
}
 80088e8:	bf00      	nop
 80088ea:	3714      	adds	r7, #20
 80088ec:	46bd      	mov	sp, r7
 80088ee:	bc80      	pop	{r7}
 80088f0:	4770      	bx	lr
 80088f2:	bf00      	nop
 80088f4:	20000fc0 	.word	0x20000fc0
 80088f8:	200036d0 	.word	0x200036d0
 80088fc:	200036d8 	.word	0x200036d8
 8008900:	200036e0 	.word	0x200036e0
 8008904:	200036dc 	.word	0x200036dc
 8008908:	200036e4 	.word	0x200036e4

0800890c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800890c:	b480      	push	{r7}
 800890e:	b085      	sub	sp, #20
 8008910:	af00      	add	r7, sp, #0
 8008912:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008914:	4b27      	ldr	r3, [pc, #156]	; (80089b4 <prvInsertBlockIntoFreeList+0xa8>)
 8008916:	60fb      	str	r3, [r7, #12]
 8008918:	e002      	b.n	8008920 <prvInsertBlockIntoFreeList+0x14>
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	60fb      	str	r3, [r7, #12]
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	687a      	ldr	r2, [r7, #4]
 8008926:	429a      	cmp	r2, r3
 8008928:	d8f7      	bhi.n	800891a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	685b      	ldr	r3, [r3, #4]
 8008932:	68ba      	ldr	r2, [r7, #8]
 8008934:	4413      	add	r3, r2
 8008936:	687a      	ldr	r2, [r7, #4]
 8008938:	429a      	cmp	r2, r3
 800893a:	d108      	bne.n	800894e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	685a      	ldr	r2, [r3, #4]
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	685b      	ldr	r3, [r3, #4]
 8008944:	441a      	add	r2, r3
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	685b      	ldr	r3, [r3, #4]
 8008956:	68ba      	ldr	r2, [r7, #8]
 8008958:	441a      	add	r2, r3
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	429a      	cmp	r2, r3
 8008960:	d118      	bne.n	8008994 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	681a      	ldr	r2, [r3, #0]
 8008966:	4b14      	ldr	r3, [pc, #80]	; (80089b8 <prvInsertBlockIntoFreeList+0xac>)
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	429a      	cmp	r2, r3
 800896c:	d00d      	beq.n	800898a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	685a      	ldr	r2, [r3, #4]
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	685b      	ldr	r3, [r3, #4]
 8008978:	441a      	add	r2, r3
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	681a      	ldr	r2, [r3, #0]
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	601a      	str	r2, [r3, #0]
 8008988:	e008      	b.n	800899c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800898a:	4b0b      	ldr	r3, [pc, #44]	; (80089b8 <prvInsertBlockIntoFreeList+0xac>)
 800898c:	681a      	ldr	r2, [r3, #0]
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	601a      	str	r2, [r3, #0]
 8008992:	e003      	b.n	800899c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	681a      	ldr	r2, [r3, #0]
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800899c:	68fa      	ldr	r2, [r7, #12]
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	429a      	cmp	r2, r3
 80089a2:	d002      	beq.n	80089aa <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	687a      	ldr	r2, [r7, #4]
 80089a8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80089aa:	bf00      	nop
 80089ac:	3714      	adds	r7, #20
 80089ae:	46bd      	mov	sp, r7
 80089b0:	bc80      	pop	{r7}
 80089b2:	4770      	bx	lr
 80089b4:	200036d0 	.word	0x200036d0
 80089b8:	200036d8 	.word	0x200036d8

080089bc <atof>:
 80089bc:	2100      	movs	r1, #0
 80089be:	f001 bf5d 	b.w	800a87c <strtod>
	...

080089c4 <__errno>:
 80089c4:	4b01      	ldr	r3, [pc, #4]	; (80089cc <__errno+0x8>)
 80089c6:	6818      	ldr	r0, [r3, #0]
 80089c8:	4770      	bx	lr
 80089ca:	bf00      	nop
 80089cc:	2000000c 	.word	0x2000000c

080089d0 <std>:
 80089d0:	2300      	movs	r3, #0
 80089d2:	b510      	push	{r4, lr}
 80089d4:	4604      	mov	r4, r0
 80089d6:	e9c0 3300 	strd	r3, r3, [r0]
 80089da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80089de:	6083      	str	r3, [r0, #8]
 80089e0:	8181      	strh	r1, [r0, #12]
 80089e2:	6643      	str	r3, [r0, #100]	; 0x64
 80089e4:	81c2      	strh	r2, [r0, #14]
 80089e6:	6183      	str	r3, [r0, #24]
 80089e8:	4619      	mov	r1, r3
 80089ea:	2208      	movs	r2, #8
 80089ec:	305c      	adds	r0, #92	; 0x5c
 80089ee:	f000 f91a 	bl	8008c26 <memset>
 80089f2:	4b05      	ldr	r3, [pc, #20]	; (8008a08 <std+0x38>)
 80089f4:	6224      	str	r4, [r4, #32]
 80089f6:	6263      	str	r3, [r4, #36]	; 0x24
 80089f8:	4b04      	ldr	r3, [pc, #16]	; (8008a0c <std+0x3c>)
 80089fa:	62a3      	str	r3, [r4, #40]	; 0x28
 80089fc:	4b04      	ldr	r3, [pc, #16]	; (8008a10 <std+0x40>)
 80089fe:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008a00:	4b04      	ldr	r3, [pc, #16]	; (8008a14 <std+0x44>)
 8008a02:	6323      	str	r3, [r4, #48]	; 0x30
 8008a04:	bd10      	pop	{r4, pc}
 8008a06:	bf00      	nop
 8008a08:	08009b75 	.word	0x08009b75
 8008a0c:	08009b97 	.word	0x08009b97
 8008a10:	08009bcf 	.word	0x08009bcf
 8008a14:	08009bf3 	.word	0x08009bf3

08008a18 <_cleanup_r>:
 8008a18:	4901      	ldr	r1, [pc, #4]	; (8008a20 <_cleanup_r+0x8>)
 8008a1a:	f000 b8af 	b.w	8008b7c <_fwalk_reent>
 8008a1e:	bf00      	nop
 8008a20:	0800b8f9 	.word	0x0800b8f9

08008a24 <__sfmoreglue>:
 8008a24:	b570      	push	{r4, r5, r6, lr}
 8008a26:	2568      	movs	r5, #104	; 0x68
 8008a28:	1e4a      	subs	r2, r1, #1
 8008a2a:	4355      	muls	r5, r2
 8008a2c:	460e      	mov	r6, r1
 8008a2e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008a32:	f000 f901 	bl	8008c38 <_malloc_r>
 8008a36:	4604      	mov	r4, r0
 8008a38:	b140      	cbz	r0, 8008a4c <__sfmoreglue+0x28>
 8008a3a:	2100      	movs	r1, #0
 8008a3c:	e9c0 1600 	strd	r1, r6, [r0]
 8008a40:	300c      	adds	r0, #12
 8008a42:	60a0      	str	r0, [r4, #8]
 8008a44:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008a48:	f000 f8ed 	bl	8008c26 <memset>
 8008a4c:	4620      	mov	r0, r4
 8008a4e:	bd70      	pop	{r4, r5, r6, pc}

08008a50 <__sfp_lock_acquire>:
 8008a50:	4801      	ldr	r0, [pc, #4]	; (8008a58 <__sfp_lock_acquire+0x8>)
 8008a52:	f000 b8d8 	b.w	8008c06 <__retarget_lock_acquire_recursive>
 8008a56:	bf00      	nop
 8008a58:	20003b3c 	.word	0x20003b3c

08008a5c <__sfp_lock_release>:
 8008a5c:	4801      	ldr	r0, [pc, #4]	; (8008a64 <__sfp_lock_release+0x8>)
 8008a5e:	f000 b8d3 	b.w	8008c08 <__retarget_lock_release_recursive>
 8008a62:	bf00      	nop
 8008a64:	20003b3c 	.word	0x20003b3c

08008a68 <__sinit_lock_acquire>:
 8008a68:	4801      	ldr	r0, [pc, #4]	; (8008a70 <__sinit_lock_acquire+0x8>)
 8008a6a:	f000 b8cc 	b.w	8008c06 <__retarget_lock_acquire_recursive>
 8008a6e:	bf00      	nop
 8008a70:	20003b37 	.word	0x20003b37

08008a74 <__sinit_lock_release>:
 8008a74:	4801      	ldr	r0, [pc, #4]	; (8008a7c <__sinit_lock_release+0x8>)
 8008a76:	f000 b8c7 	b.w	8008c08 <__retarget_lock_release_recursive>
 8008a7a:	bf00      	nop
 8008a7c:	20003b37 	.word	0x20003b37

08008a80 <__sinit>:
 8008a80:	b510      	push	{r4, lr}
 8008a82:	4604      	mov	r4, r0
 8008a84:	f7ff fff0 	bl	8008a68 <__sinit_lock_acquire>
 8008a88:	69a3      	ldr	r3, [r4, #24]
 8008a8a:	b11b      	cbz	r3, 8008a94 <__sinit+0x14>
 8008a8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a90:	f7ff bff0 	b.w	8008a74 <__sinit_lock_release>
 8008a94:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008a98:	6523      	str	r3, [r4, #80]	; 0x50
 8008a9a:	4b13      	ldr	r3, [pc, #76]	; (8008ae8 <__sinit+0x68>)
 8008a9c:	4a13      	ldr	r2, [pc, #76]	; (8008aec <__sinit+0x6c>)
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	62a2      	str	r2, [r4, #40]	; 0x28
 8008aa2:	42a3      	cmp	r3, r4
 8008aa4:	bf08      	it	eq
 8008aa6:	2301      	moveq	r3, #1
 8008aa8:	4620      	mov	r0, r4
 8008aaa:	bf08      	it	eq
 8008aac:	61a3      	streq	r3, [r4, #24]
 8008aae:	f000 f81f 	bl	8008af0 <__sfp>
 8008ab2:	6060      	str	r0, [r4, #4]
 8008ab4:	4620      	mov	r0, r4
 8008ab6:	f000 f81b 	bl	8008af0 <__sfp>
 8008aba:	60a0      	str	r0, [r4, #8]
 8008abc:	4620      	mov	r0, r4
 8008abe:	f000 f817 	bl	8008af0 <__sfp>
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	2104      	movs	r1, #4
 8008ac6:	60e0      	str	r0, [r4, #12]
 8008ac8:	6860      	ldr	r0, [r4, #4]
 8008aca:	f7ff ff81 	bl	80089d0 <std>
 8008ace:	2201      	movs	r2, #1
 8008ad0:	2109      	movs	r1, #9
 8008ad2:	68a0      	ldr	r0, [r4, #8]
 8008ad4:	f7ff ff7c 	bl	80089d0 <std>
 8008ad8:	2202      	movs	r2, #2
 8008ada:	2112      	movs	r1, #18
 8008adc:	68e0      	ldr	r0, [r4, #12]
 8008ade:	f7ff ff77 	bl	80089d0 <std>
 8008ae2:	2301      	movs	r3, #1
 8008ae4:	61a3      	str	r3, [r4, #24]
 8008ae6:	e7d1      	b.n	8008a8c <__sinit+0xc>
 8008ae8:	0800d73c 	.word	0x0800d73c
 8008aec:	08008a19 	.word	0x08008a19

08008af0 <__sfp>:
 8008af0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008af2:	4607      	mov	r7, r0
 8008af4:	f7ff ffac 	bl	8008a50 <__sfp_lock_acquire>
 8008af8:	4b1e      	ldr	r3, [pc, #120]	; (8008b74 <__sfp+0x84>)
 8008afa:	681e      	ldr	r6, [r3, #0]
 8008afc:	69b3      	ldr	r3, [r6, #24]
 8008afe:	b913      	cbnz	r3, 8008b06 <__sfp+0x16>
 8008b00:	4630      	mov	r0, r6
 8008b02:	f7ff ffbd 	bl	8008a80 <__sinit>
 8008b06:	3648      	adds	r6, #72	; 0x48
 8008b08:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008b0c:	3b01      	subs	r3, #1
 8008b0e:	d503      	bpl.n	8008b18 <__sfp+0x28>
 8008b10:	6833      	ldr	r3, [r6, #0]
 8008b12:	b30b      	cbz	r3, 8008b58 <__sfp+0x68>
 8008b14:	6836      	ldr	r6, [r6, #0]
 8008b16:	e7f7      	b.n	8008b08 <__sfp+0x18>
 8008b18:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008b1c:	b9d5      	cbnz	r5, 8008b54 <__sfp+0x64>
 8008b1e:	4b16      	ldr	r3, [pc, #88]	; (8008b78 <__sfp+0x88>)
 8008b20:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008b24:	60e3      	str	r3, [r4, #12]
 8008b26:	6665      	str	r5, [r4, #100]	; 0x64
 8008b28:	f000 f86c 	bl	8008c04 <__retarget_lock_init_recursive>
 8008b2c:	f7ff ff96 	bl	8008a5c <__sfp_lock_release>
 8008b30:	2208      	movs	r2, #8
 8008b32:	4629      	mov	r1, r5
 8008b34:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008b38:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008b3c:	6025      	str	r5, [r4, #0]
 8008b3e:	61a5      	str	r5, [r4, #24]
 8008b40:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008b44:	f000 f86f 	bl	8008c26 <memset>
 8008b48:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008b4c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008b50:	4620      	mov	r0, r4
 8008b52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b54:	3468      	adds	r4, #104	; 0x68
 8008b56:	e7d9      	b.n	8008b0c <__sfp+0x1c>
 8008b58:	2104      	movs	r1, #4
 8008b5a:	4638      	mov	r0, r7
 8008b5c:	f7ff ff62 	bl	8008a24 <__sfmoreglue>
 8008b60:	4604      	mov	r4, r0
 8008b62:	6030      	str	r0, [r6, #0]
 8008b64:	2800      	cmp	r0, #0
 8008b66:	d1d5      	bne.n	8008b14 <__sfp+0x24>
 8008b68:	f7ff ff78 	bl	8008a5c <__sfp_lock_release>
 8008b6c:	230c      	movs	r3, #12
 8008b6e:	603b      	str	r3, [r7, #0]
 8008b70:	e7ee      	b.n	8008b50 <__sfp+0x60>
 8008b72:	bf00      	nop
 8008b74:	0800d73c 	.word	0x0800d73c
 8008b78:	ffff0001 	.word	0xffff0001

08008b7c <_fwalk_reent>:
 8008b7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b80:	4606      	mov	r6, r0
 8008b82:	4688      	mov	r8, r1
 8008b84:	2700      	movs	r7, #0
 8008b86:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008b8a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008b8e:	f1b9 0901 	subs.w	r9, r9, #1
 8008b92:	d505      	bpl.n	8008ba0 <_fwalk_reent+0x24>
 8008b94:	6824      	ldr	r4, [r4, #0]
 8008b96:	2c00      	cmp	r4, #0
 8008b98:	d1f7      	bne.n	8008b8a <_fwalk_reent+0xe>
 8008b9a:	4638      	mov	r0, r7
 8008b9c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ba0:	89ab      	ldrh	r3, [r5, #12]
 8008ba2:	2b01      	cmp	r3, #1
 8008ba4:	d907      	bls.n	8008bb6 <_fwalk_reent+0x3a>
 8008ba6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008baa:	3301      	adds	r3, #1
 8008bac:	d003      	beq.n	8008bb6 <_fwalk_reent+0x3a>
 8008bae:	4629      	mov	r1, r5
 8008bb0:	4630      	mov	r0, r6
 8008bb2:	47c0      	blx	r8
 8008bb4:	4307      	orrs	r7, r0
 8008bb6:	3568      	adds	r5, #104	; 0x68
 8008bb8:	e7e9      	b.n	8008b8e <_fwalk_reent+0x12>
	...

08008bbc <__libc_init_array>:
 8008bbc:	b570      	push	{r4, r5, r6, lr}
 8008bbe:	2600      	movs	r6, #0
 8008bc0:	4d0c      	ldr	r5, [pc, #48]	; (8008bf4 <__libc_init_array+0x38>)
 8008bc2:	4c0d      	ldr	r4, [pc, #52]	; (8008bf8 <__libc_init_array+0x3c>)
 8008bc4:	1b64      	subs	r4, r4, r5
 8008bc6:	10a4      	asrs	r4, r4, #2
 8008bc8:	42a6      	cmp	r6, r4
 8008bca:	d109      	bne.n	8008be0 <__libc_init_array+0x24>
 8008bcc:	f004 fc6a 	bl	800d4a4 <_init>
 8008bd0:	2600      	movs	r6, #0
 8008bd2:	4d0a      	ldr	r5, [pc, #40]	; (8008bfc <__libc_init_array+0x40>)
 8008bd4:	4c0a      	ldr	r4, [pc, #40]	; (8008c00 <__libc_init_array+0x44>)
 8008bd6:	1b64      	subs	r4, r4, r5
 8008bd8:	10a4      	asrs	r4, r4, #2
 8008bda:	42a6      	cmp	r6, r4
 8008bdc:	d105      	bne.n	8008bea <__libc_init_array+0x2e>
 8008bde:	bd70      	pop	{r4, r5, r6, pc}
 8008be0:	f855 3b04 	ldr.w	r3, [r5], #4
 8008be4:	4798      	blx	r3
 8008be6:	3601      	adds	r6, #1
 8008be8:	e7ee      	b.n	8008bc8 <__libc_init_array+0xc>
 8008bea:	f855 3b04 	ldr.w	r3, [r5], #4
 8008bee:	4798      	blx	r3
 8008bf0:	3601      	adds	r6, #1
 8008bf2:	e7f2      	b.n	8008bda <__libc_init_array+0x1e>
 8008bf4:	0800dbf0 	.word	0x0800dbf0
 8008bf8:	0800dbf0 	.word	0x0800dbf0
 8008bfc:	0800dbf0 	.word	0x0800dbf0
 8008c00:	0800dbf4 	.word	0x0800dbf4

08008c04 <__retarget_lock_init_recursive>:
 8008c04:	4770      	bx	lr

08008c06 <__retarget_lock_acquire_recursive>:
 8008c06:	4770      	bx	lr

08008c08 <__retarget_lock_release_recursive>:
 8008c08:	4770      	bx	lr

08008c0a <memcpy>:
 8008c0a:	440a      	add	r2, r1
 8008c0c:	4291      	cmp	r1, r2
 8008c0e:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c12:	d100      	bne.n	8008c16 <memcpy+0xc>
 8008c14:	4770      	bx	lr
 8008c16:	b510      	push	{r4, lr}
 8008c18:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c1c:	4291      	cmp	r1, r2
 8008c1e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c22:	d1f9      	bne.n	8008c18 <memcpy+0xe>
 8008c24:	bd10      	pop	{r4, pc}

08008c26 <memset>:
 8008c26:	4603      	mov	r3, r0
 8008c28:	4402      	add	r2, r0
 8008c2a:	4293      	cmp	r3, r2
 8008c2c:	d100      	bne.n	8008c30 <memset+0xa>
 8008c2e:	4770      	bx	lr
 8008c30:	f803 1b01 	strb.w	r1, [r3], #1
 8008c34:	e7f9      	b.n	8008c2a <memset+0x4>
	...

08008c38 <_malloc_r>:
 8008c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c3a:	1ccd      	adds	r5, r1, #3
 8008c3c:	f025 0503 	bic.w	r5, r5, #3
 8008c40:	3508      	adds	r5, #8
 8008c42:	2d0c      	cmp	r5, #12
 8008c44:	bf38      	it	cc
 8008c46:	250c      	movcc	r5, #12
 8008c48:	2d00      	cmp	r5, #0
 8008c4a:	4606      	mov	r6, r0
 8008c4c:	db01      	blt.n	8008c52 <_malloc_r+0x1a>
 8008c4e:	42a9      	cmp	r1, r5
 8008c50:	d903      	bls.n	8008c5a <_malloc_r+0x22>
 8008c52:	230c      	movs	r3, #12
 8008c54:	6033      	str	r3, [r6, #0]
 8008c56:	2000      	movs	r0, #0
 8008c58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c5a:	f003 fa3f 	bl	800c0dc <__malloc_lock>
 8008c5e:	4921      	ldr	r1, [pc, #132]	; (8008ce4 <_malloc_r+0xac>)
 8008c60:	680a      	ldr	r2, [r1, #0]
 8008c62:	4614      	mov	r4, r2
 8008c64:	b99c      	cbnz	r4, 8008c8e <_malloc_r+0x56>
 8008c66:	4f20      	ldr	r7, [pc, #128]	; (8008ce8 <_malloc_r+0xb0>)
 8008c68:	683b      	ldr	r3, [r7, #0]
 8008c6a:	b923      	cbnz	r3, 8008c76 <_malloc_r+0x3e>
 8008c6c:	4621      	mov	r1, r4
 8008c6e:	4630      	mov	r0, r6
 8008c70:	f000 ff18 	bl	8009aa4 <_sbrk_r>
 8008c74:	6038      	str	r0, [r7, #0]
 8008c76:	4629      	mov	r1, r5
 8008c78:	4630      	mov	r0, r6
 8008c7a:	f000 ff13 	bl	8009aa4 <_sbrk_r>
 8008c7e:	1c43      	adds	r3, r0, #1
 8008c80:	d123      	bne.n	8008cca <_malloc_r+0x92>
 8008c82:	230c      	movs	r3, #12
 8008c84:	4630      	mov	r0, r6
 8008c86:	6033      	str	r3, [r6, #0]
 8008c88:	f003 fa2e 	bl	800c0e8 <__malloc_unlock>
 8008c8c:	e7e3      	b.n	8008c56 <_malloc_r+0x1e>
 8008c8e:	6823      	ldr	r3, [r4, #0]
 8008c90:	1b5b      	subs	r3, r3, r5
 8008c92:	d417      	bmi.n	8008cc4 <_malloc_r+0x8c>
 8008c94:	2b0b      	cmp	r3, #11
 8008c96:	d903      	bls.n	8008ca0 <_malloc_r+0x68>
 8008c98:	6023      	str	r3, [r4, #0]
 8008c9a:	441c      	add	r4, r3
 8008c9c:	6025      	str	r5, [r4, #0]
 8008c9e:	e004      	b.n	8008caa <_malloc_r+0x72>
 8008ca0:	6863      	ldr	r3, [r4, #4]
 8008ca2:	42a2      	cmp	r2, r4
 8008ca4:	bf0c      	ite	eq
 8008ca6:	600b      	streq	r3, [r1, #0]
 8008ca8:	6053      	strne	r3, [r2, #4]
 8008caa:	4630      	mov	r0, r6
 8008cac:	f003 fa1c 	bl	800c0e8 <__malloc_unlock>
 8008cb0:	f104 000b 	add.w	r0, r4, #11
 8008cb4:	1d23      	adds	r3, r4, #4
 8008cb6:	f020 0007 	bic.w	r0, r0, #7
 8008cba:	1ac2      	subs	r2, r0, r3
 8008cbc:	d0cc      	beq.n	8008c58 <_malloc_r+0x20>
 8008cbe:	1a1b      	subs	r3, r3, r0
 8008cc0:	50a3      	str	r3, [r4, r2]
 8008cc2:	e7c9      	b.n	8008c58 <_malloc_r+0x20>
 8008cc4:	4622      	mov	r2, r4
 8008cc6:	6864      	ldr	r4, [r4, #4]
 8008cc8:	e7cc      	b.n	8008c64 <_malloc_r+0x2c>
 8008cca:	1cc4      	adds	r4, r0, #3
 8008ccc:	f024 0403 	bic.w	r4, r4, #3
 8008cd0:	42a0      	cmp	r0, r4
 8008cd2:	d0e3      	beq.n	8008c9c <_malloc_r+0x64>
 8008cd4:	1a21      	subs	r1, r4, r0
 8008cd6:	4630      	mov	r0, r6
 8008cd8:	f000 fee4 	bl	8009aa4 <_sbrk_r>
 8008cdc:	3001      	adds	r0, #1
 8008cde:	d1dd      	bne.n	8008c9c <_malloc_r+0x64>
 8008ce0:	e7cf      	b.n	8008c82 <_malloc_r+0x4a>
 8008ce2:	bf00      	nop
 8008ce4:	200036e8 	.word	0x200036e8
 8008ce8:	200036ec 	.word	0x200036ec

08008cec <__cvt>:
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008cf2:	461f      	mov	r7, r3
 8008cf4:	bfbb      	ittet	lt
 8008cf6:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8008cfa:	461f      	movlt	r7, r3
 8008cfc:	2300      	movge	r3, #0
 8008cfe:	232d      	movlt	r3, #45	; 0x2d
 8008d00:	b088      	sub	sp, #32
 8008d02:	4614      	mov	r4, r2
 8008d04:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008d06:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8008d08:	7013      	strb	r3, [r2, #0]
 8008d0a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008d0c:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8008d10:	f023 0820 	bic.w	r8, r3, #32
 8008d14:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008d18:	d005      	beq.n	8008d26 <__cvt+0x3a>
 8008d1a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008d1e:	d100      	bne.n	8008d22 <__cvt+0x36>
 8008d20:	3501      	adds	r5, #1
 8008d22:	2302      	movs	r3, #2
 8008d24:	e000      	b.n	8008d28 <__cvt+0x3c>
 8008d26:	2303      	movs	r3, #3
 8008d28:	aa07      	add	r2, sp, #28
 8008d2a:	9204      	str	r2, [sp, #16]
 8008d2c:	aa06      	add	r2, sp, #24
 8008d2e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8008d32:	e9cd 3500 	strd	r3, r5, [sp]
 8008d36:	4622      	mov	r2, r4
 8008d38:	463b      	mov	r3, r7
 8008d3a:	f001 ff69 	bl	800ac10 <_dtoa_r>
 8008d3e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008d42:	4606      	mov	r6, r0
 8008d44:	d102      	bne.n	8008d4c <__cvt+0x60>
 8008d46:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008d48:	07db      	lsls	r3, r3, #31
 8008d4a:	d522      	bpl.n	8008d92 <__cvt+0xa6>
 8008d4c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008d50:	eb06 0905 	add.w	r9, r6, r5
 8008d54:	d110      	bne.n	8008d78 <__cvt+0x8c>
 8008d56:	7833      	ldrb	r3, [r6, #0]
 8008d58:	2b30      	cmp	r3, #48	; 0x30
 8008d5a:	d10a      	bne.n	8008d72 <__cvt+0x86>
 8008d5c:	2200      	movs	r2, #0
 8008d5e:	2300      	movs	r3, #0
 8008d60:	4620      	mov	r0, r4
 8008d62:	4639      	mov	r1, r7
 8008d64:	f7f7 fe20 	bl	80009a8 <__aeabi_dcmpeq>
 8008d68:	b918      	cbnz	r0, 8008d72 <__cvt+0x86>
 8008d6a:	f1c5 0501 	rsb	r5, r5, #1
 8008d6e:	f8ca 5000 	str.w	r5, [sl]
 8008d72:	f8da 3000 	ldr.w	r3, [sl]
 8008d76:	4499      	add	r9, r3
 8008d78:	2200      	movs	r2, #0
 8008d7a:	2300      	movs	r3, #0
 8008d7c:	4620      	mov	r0, r4
 8008d7e:	4639      	mov	r1, r7
 8008d80:	f7f7 fe12 	bl	80009a8 <__aeabi_dcmpeq>
 8008d84:	b108      	cbz	r0, 8008d8a <__cvt+0x9e>
 8008d86:	f8cd 901c 	str.w	r9, [sp, #28]
 8008d8a:	2230      	movs	r2, #48	; 0x30
 8008d8c:	9b07      	ldr	r3, [sp, #28]
 8008d8e:	454b      	cmp	r3, r9
 8008d90:	d307      	bcc.n	8008da2 <__cvt+0xb6>
 8008d92:	4630      	mov	r0, r6
 8008d94:	9b07      	ldr	r3, [sp, #28]
 8008d96:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008d98:	1b9b      	subs	r3, r3, r6
 8008d9a:	6013      	str	r3, [r2, #0]
 8008d9c:	b008      	add	sp, #32
 8008d9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008da2:	1c59      	adds	r1, r3, #1
 8008da4:	9107      	str	r1, [sp, #28]
 8008da6:	701a      	strb	r2, [r3, #0]
 8008da8:	e7f0      	b.n	8008d8c <__cvt+0xa0>

08008daa <__exponent>:
 8008daa:	4603      	mov	r3, r0
 8008dac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008dae:	2900      	cmp	r1, #0
 8008db0:	f803 2b02 	strb.w	r2, [r3], #2
 8008db4:	bfb6      	itet	lt
 8008db6:	222d      	movlt	r2, #45	; 0x2d
 8008db8:	222b      	movge	r2, #43	; 0x2b
 8008dba:	4249      	neglt	r1, r1
 8008dbc:	2909      	cmp	r1, #9
 8008dbe:	7042      	strb	r2, [r0, #1]
 8008dc0:	dd2b      	ble.n	8008e1a <__exponent+0x70>
 8008dc2:	f10d 0407 	add.w	r4, sp, #7
 8008dc6:	46a4      	mov	ip, r4
 8008dc8:	270a      	movs	r7, #10
 8008dca:	fb91 f6f7 	sdiv	r6, r1, r7
 8008dce:	460a      	mov	r2, r1
 8008dd0:	46a6      	mov	lr, r4
 8008dd2:	fb07 1516 	mls	r5, r7, r6, r1
 8008dd6:	2a63      	cmp	r2, #99	; 0x63
 8008dd8:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8008ddc:	4631      	mov	r1, r6
 8008dde:	f104 34ff 	add.w	r4, r4, #4294967295
 8008de2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008de6:	dcf0      	bgt.n	8008dca <__exponent+0x20>
 8008de8:	3130      	adds	r1, #48	; 0x30
 8008dea:	f1ae 0502 	sub.w	r5, lr, #2
 8008dee:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008df2:	4629      	mov	r1, r5
 8008df4:	1c44      	adds	r4, r0, #1
 8008df6:	4561      	cmp	r1, ip
 8008df8:	d30a      	bcc.n	8008e10 <__exponent+0x66>
 8008dfa:	f10d 0209 	add.w	r2, sp, #9
 8008dfe:	eba2 020e 	sub.w	r2, r2, lr
 8008e02:	4565      	cmp	r5, ip
 8008e04:	bf88      	it	hi
 8008e06:	2200      	movhi	r2, #0
 8008e08:	4413      	add	r3, r2
 8008e0a:	1a18      	subs	r0, r3, r0
 8008e0c:	b003      	add	sp, #12
 8008e0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e10:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008e14:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008e18:	e7ed      	b.n	8008df6 <__exponent+0x4c>
 8008e1a:	2330      	movs	r3, #48	; 0x30
 8008e1c:	3130      	adds	r1, #48	; 0x30
 8008e1e:	7083      	strb	r3, [r0, #2]
 8008e20:	70c1      	strb	r1, [r0, #3]
 8008e22:	1d03      	adds	r3, r0, #4
 8008e24:	e7f1      	b.n	8008e0a <__exponent+0x60>
	...

08008e28 <_printf_float>:
 8008e28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e2c:	b091      	sub	sp, #68	; 0x44
 8008e2e:	460c      	mov	r4, r1
 8008e30:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8008e34:	4616      	mov	r6, r2
 8008e36:	461f      	mov	r7, r3
 8008e38:	4605      	mov	r5, r0
 8008e3a:	f003 f911 	bl	800c060 <_localeconv_r>
 8008e3e:	6803      	ldr	r3, [r0, #0]
 8008e40:	4618      	mov	r0, r3
 8008e42:	9309      	str	r3, [sp, #36]	; 0x24
 8008e44:	f7f7 f984 	bl	8000150 <strlen>
 8008e48:	2300      	movs	r3, #0
 8008e4a:	930e      	str	r3, [sp, #56]	; 0x38
 8008e4c:	f8d8 3000 	ldr.w	r3, [r8]
 8008e50:	900a      	str	r0, [sp, #40]	; 0x28
 8008e52:	3307      	adds	r3, #7
 8008e54:	f023 0307 	bic.w	r3, r3, #7
 8008e58:	f103 0208 	add.w	r2, r3, #8
 8008e5c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8008e60:	f8d4 b000 	ldr.w	fp, [r4]
 8008e64:	f8c8 2000 	str.w	r2, [r8]
 8008e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e6c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008e70:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8008e74:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8008e78:	930b      	str	r3, [sp, #44]	; 0x2c
 8008e7a:	f04f 32ff 	mov.w	r2, #4294967295
 8008e7e:	4640      	mov	r0, r8
 8008e80:	4b9c      	ldr	r3, [pc, #624]	; (80090f4 <_printf_float+0x2cc>)
 8008e82:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008e84:	f7f7 fdc2 	bl	8000a0c <__aeabi_dcmpun>
 8008e88:	bb70      	cbnz	r0, 8008ee8 <_printf_float+0xc0>
 8008e8a:	f04f 32ff 	mov.w	r2, #4294967295
 8008e8e:	4640      	mov	r0, r8
 8008e90:	4b98      	ldr	r3, [pc, #608]	; (80090f4 <_printf_float+0x2cc>)
 8008e92:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008e94:	f7f7 fd9c 	bl	80009d0 <__aeabi_dcmple>
 8008e98:	bb30      	cbnz	r0, 8008ee8 <_printf_float+0xc0>
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	2300      	movs	r3, #0
 8008e9e:	4640      	mov	r0, r8
 8008ea0:	4651      	mov	r1, sl
 8008ea2:	f7f7 fd8b 	bl	80009bc <__aeabi_dcmplt>
 8008ea6:	b110      	cbz	r0, 8008eae <_printf_float+0x86>
 8008ea8:	232d      	movs	r3, #45	; 0x2d
 8008eaa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008eae:	4b92      	ldr	r3, [pc, #584]	; (80090f8 <_printf_float+0x2d0>)
 8008eb0:	4892      	ldr	r0, [pc, #584]	; (80090fc <_printf_float+0x2d4>)
 8008eb2:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8008eb6:	bf94      	ite	ls
 8008eb8:	4698      	movls	r8, r3
 8008eba:	4680      	movhi	r8, r0
 8008ebc:	2303      	movs	r3, #3
 8008ebe:	f04f 0a00 	mov.w	sl, #0
 8008ec2:	6123      	str	r3, [r4, #16]
 8008ec4:	f02b 0304 	bic.w	r3, fp, #4
 8008ec8:	6023      	str	r3, [r4, #0]
 8008eca:	4633      	mov	r3, r6
 8008ecc:	4621      	mov	r1, r4
 8008ece:	4628      	mov	r0, r5
 8008ed0:	9700      	str	r7, [sp, #0]
 8008ed2:	aa0f      	add	r2, sp, #60	; 0x3c
 8008ed4:	f000 f9d4 	bl	8009280 <_printf_common>
 8008ed8:	3001      	adds	r0, #1
 8008eda:	f040 8090 	bne.w	8008ffe <_printf_float+0x1d6>
 8008ede:	f04f 30ff 	mov.w	r0, #4294967295
 8008ee2:	b011      	add	sp, #68	; 0x44
 8008ee4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ee8:	4642      	mov	r2, r8
 8008eea:	4653      	mov	r3, sl
 8008eec:	4640      	mov	r0, r8
 8008eee:	4651      	mov	r1, sl
 8008ef0:	f7f7 fd8c 	bl	8000a0c <__aeabi_dcmpun>
 8008ef4:	b148      	cbz	r0, 8008f0a <_printf_float+0xe2>
 8008ef6:	f1ba 0f00 	cmp.w	sl, #0
 8008efa:	bfb8      	it	lt
 8008efc:	232d      	movlt	r3, #45	; 0x2d
 8008efe:	4880      	ldr	r0, [pc, #512]	; (8009100 <_printf_float+0x2d8>)
 8008f00:	bfb8      	it	lt
 8008f02:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008f06:	4b7f      	ldr	r3, [pc, #508]	; (8009104 <_printf_float+0x2dc>)
 8008f08:	e7d3      	b.n	8008eb2 <_printf_float+0x8a>
 8008f0a:	6863      	ldr	r3, [r4, #4]
 8008f0c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8008f10:	1c5a      	adds	r2, r3, #1
 8008f12:	d142      	bne.n	8008f9a <_printf_float+0x172>
 8008f14:	2306      	movs	r3, #6
 8008f16:	6063      	str	r3, [r4, #4]
 8008f18:	2200      	movs	r2, #0
 8008f1a:	9206      	str	r2, [sp, #24]
 8008f1c:	aa0e      	add	r2, sp, #56	; 0x38
 8008f1e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8008f22:	aa0d      	add	r2, sp, #52	; 0x34
 8008f24:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8008f28:	9203      	str	r2, [sp, #12]
 8008f2a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8008f2e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8008f32:	6023      	str	r3, [r4, #0]
 8008f34:	6863      	ldr	r3, [r4, #4]
 8008f36:	4642      	mov	r2, r8
 8008f38:	9300      	str	r3, [sp, #0]
 8008f3a:	4628      	mov	r0, r5
 8008f3c:	4653      	mov	r3, sl
 8008f3e:	910b      	str	r1, [sp, #44]	; 0x2c
 8008f40:	f7ff fed4 	bl	8008cec <__cvt>
 8008f44:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008f46:	4680      	mov	r8, r0
 8008f48:	2947      	cmp	r1, #71	; 0x47
 8008f4a:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008f4c:	d108      	bne.n	8008f60 <_printf_float+0x138>
 8008f4e:	1cc8      	adds	r0, r1, #3
 8008f50:	db02      	blt.n	8008f58 <_printf_float+0x130>
 8008f52:	6863      	ldr	r3, [r4, #4]
 8008f54:	4299      	cmp	r1, r3
 8008f56:	dd40      	ble.n	8008fda <_printf_float+0x1b2>
 8008f58:	f1a9 0902 	sub.w	r9, r9, #2
 8008f5c:	fa5f f989 	uxtb.w	r9, r9
 8008f60:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008f64:	d81f      	bhi.n	8008fa6 <_printf_float+0x17e>
 8008f66:	464a      	mov	r2, r9
 8008f68:	3901      	subs	r1, #1
 8008f6a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008f6e:	910d      	str	r1, [sp, #52]	; 0x34
 8008f70:	f7ff ff1b 	bl	8008daa <__exponent>
 8008f74:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008f76:	4682      	mov	sl, r0
 8008f78:	1813      	adds	r3, r2, r0
 8008f7a:	2a01      	cmp	r2, #1
 8008f7c:	6123      	str	r3, [r4, #16]
 8008f7e:	dc02      	bgt.n	8008f86 <_printf_float+0x15e>
 8008f80:	6822      	ldr	r2, [r4, #0]
 8008f82:	07d2      	lsls	r2, r2, #31
 8008f84:	d501      	bpl.n	8008f8a <_printf_float+0x162>
 8008f86:	3301      	adds	r3, #1
 8008f88:	6123      	str	r3, [r4, #16]
 8008f8a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d09b      	beq.n	8008eca <_printf_float+0xa2>
 8008f92:	232d      	movs	r3, #45	; 0x2d
 8008f94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008f98:	e797      	b.n	8008eca <_printf_float+0xa2>
 8008f9a:	2947      	cmp	r1, #71	; 0x47
 8008f9c:	d1bc      	bne.n	8008f18 <_printf_float+0xf0>
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d1ba      	bne.n	8008f18 <_printf_float+0xf0>
 8008fa2:	2301      	movs	r3, #1
 8008fa4:	e7b7      	b.n	8008f16 <_printf_float+0xee>
 8008fa6:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8008faa:	d118      	bne.n	8008fde <_printf_float+0x1b6>
 8008fac:	2900      	cmp	r1, #0
 8008fae:	6863      	ldr	r3, [r4, #4]
 8008fb0:	dd0b      	ble.n	8008fca <_printf_float+0x1a2>
 8008fb2:	6121      	str	r1, [r4, #16]
 8008fb4:	b913      	cbnz	r3, 8008fbc <_printf_float+0x194>
 8008fb6:	6822      	ldr	r2, [r4, #0]
 8008fb8:	07d0      	lsls	r0, r2, #31
 8008fba:	d502      	bpl.n	8008fc2 <_printf_float+0x19a>
 8008fbc:	3301      	adds	r3, #1
 8008fbe:	440b      	add	r3, r1
 8008fc0:	6123      	str	r3, [r4, #16]
 8008fc2:	f04f 0a00 	mov.w	sl, #0
 8008fc6:	65a1      	str	r1, [r4, #88]	; 0x58
 8008fc8:	e7df      	b.n	8008f8a <_printf_float+0x162>
 8008fca:	b913      	cbnz	r3, 8008fd2 <_printf_float+0x1aa>
 8008fcc:	6822      	ldr	r2, [r4, #0]
 8008fce:	07d2      	lsls	r2, r2, #31
 8008fd0:	d501      	bpl.n	8008fd6 <_printf_float+0x1ae>
 8008fd2:	3302      	adds	r3, #2
 8008fd4:	e7f4      	b.n	8008fc0 <_printf_float+0x198>
 8008fd6:	2301      	movs	r3, #1
 8008fd8:	e7f2      	b.n	8008fc0 <_printf_float+0x198>
 8008fda:	f04f 0967 	mov.w	r9, #103	; 0x67
 8008fde:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008fe0:	4299      	cmp	r1, r3
 8008fe2:	db05      	blt.n	8008ff0 <_printf_float+0x1c8>
 8008fe4:	6823      	ldr	r3, [r4, #0]
 8008fe6:	6121      	str	r1, [r4, #16]
 8008fe8:	07d8      	lsls	r0, r3, #31
 8008fea:	d5ea      	bpl.n	8008fc2 <_printf_float+0x19a>
 8008fec:	1c4b      	adds	r3, r1, #1
 8008fee:	e7e7      	b.n	8008fc0 <_printf_float+0x198>
 8008ff0:	2900      	cmp	r1, #0
 8008ff2:	bfcc      	ite	gt
 8008ff4:	2201      	movgt	r2, #1
 8008ff6:	f1c1 0202 	rsble	r2, r1, #2
 8008ffa:	4413      	add	r3, r2
 8008ffc:	e7e0      	b.n	8008fc0 <_printf_float+0x198>
 8008ffe:	6823      	ldr	r3, [r4, #0]
 8009000:	055a      	lsls	r2, r3, #21
 8009002:	d407      	bmi.n	8009014 <_printf_float+0x1ec>
 8009004:	6923      	ldr	r3, [r4, #16]
 8009006:	4642      	mov	r2, r8
 8009008:	4631      	mov	r1, r6
 800900a:	4628      	mov	r0, r5
 800900c:	47b8      	blx	r7
 800900e:	3001      	adds	r0, #1
 8009010:	d12b      	bne.n	800906a <_printf_float+0x242>
 8009012:	e764      	b.n	8008ede <_printf_float+0xb6>
 8009014:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8009018:	f240 80dd 	bls.w	80091d6 <_printf_float+0x3ae>
 800901c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009020:	2200      	movs	r2, #0
 8009022:	2300      	movs	r3, #0
 8009024:	f7f7 fcc0 	bl	80009a8 <__aeabi_dcmpeq>
 8009028:	2800      	cmp	r0, #0
 800902a:	d033      	beq.n	8009094 <_printf_float+0x26c>
 800902c:	2301      	movs	r3, #1
 800902e:	4631      	mov	r1, r6
 8009030:	4628      	mov	r0, r5
 8009032:	4a35      	ldr	r2, [pc, #212]	; (8009108 <_printf_float+0x2e0>)
 8009034:	47b8      	blx	r7
 8009036:	3001      	adds	r0, #1
 8009038:	f43f af51 	beq.w	8008ede <_printf_float+0xb6>
 800903c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8009040:	429a      	cmp	r2, r3
 8009042:	db02      	blt.n	800904a <_printf_float+0x222>
 8009044:	6823      	ldr	r3, [r4, #0]
 8009046:	07d8      	lsls	r0, r3, #31
 8009048:	d50f      	bpl.n	800906a <_printf_float+0x242>
 800904a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800904e:	4631      	mov	r1, r6
 8009050:	4628      	mov	r0, r5
 8009052:	47b8      	blx	r7
 8009054:	3001      	adds	r0, #1
 8009056:	f43f af42 	beq.w	8008ede <_printf_float+0xb6>
 800905a:	f04f 0800 	mov.w	r8, #0
 800905e:	f104 091a 	add.w	r9, r4, #26
 8009062:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009064:	3b01      	subs	r3, #1
 8009066:	4543      	cmp	r3, r8
 8009068:	dc09      	bgt.n	800907e <_printf_float+0x256>
 800906a:	6823      	ldr	r3, [r4, #0]
 800906c:	079b      	lsls	r3, r3, #30
 800906e:	f100 8102 	bmi.w	8009276 <_printf_float+0x44e>
 8009072:	68e0      	ldr	r0, [r4, #12]
 8009074:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009076:	4298      	cmp	r0, r3
 8009078:	bfb8      	it	lt
 800907a:	4618      	movlt	r0, r3
 800907c:	e731      	b.n	8008ee2 <_printf_float+0xba>
 800907e:	2301      	movs	r3, #1
 8009080:	464a      	mov	r2, r9
 8009082:	4631      	mov	r1, r6
 8009084:	4628      	mov	r0, r5
 8009086:	47b8      	blx	r7
 8009088:	3001      	adds	r0, #1
 800908a:	f43f af28 	beq.w	8008ede <_printf_float+0xb6>
 800908e:	f108 0801 	add.w	r8, r8, #1
 8009092:	e7e6      	b.n	8009062 <_printf_float+0x23a>
 8009094:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009096:	2b00      	cmp	r3, #0
 8009098:	dc38      	bgt.n	800910c <_printf_float+0x2e4>
 800909a:	2301      	movs	r3, #1
 800909c:	4631      	mov	r1, r6
 800909e:	4628      	mov	r0, r5
 80090a0:	4a19      	ldr	r2, [pc, #100]	; (8009108 <_printf_float+0x2e0>)
 80090a2:	47b8      	blx	r7
 80090a4:	3001      	adds	r0, #1
 80090a6:	f43f af1a 	beq.w	8008ede <_printf_float+0xb6>
 80090aa:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80090ae:	4313      	orrs	r3, r2
 80090b0:	d102      	bne.n	80090b8 <_printf_float+0x290>
 80090b2:	6823      	ldr	r3, [r4, #0]
 80090b4:	07d9      	lsls	r1, r3, #31
 80090b6:	d5d8      	bpl.n	800906a <_printf_float+0x242>
 80090b8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80090bc:	4631      	mov	r1, r6
 80090be:	4628      	mov	r0, r5
 80090c0:	47b8      	blx	r7
 80090c2:	3001      	adds	r0, #1
 80090c4:	f43f af0b 	beq.w	8008ede <_printf_float+0xb6>
 80090c8:	f04f 0900 	mov.w	r9, #0
 80090cc:	f104 0a1a 	add.w	sl, r4, #26
 80090d0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80090d2:	425b      	negs	r3, r3
 80090d4:	454b      	cmp	r3, r9
 80090d6:	dc01      	bgt.n	80090dc <_printf_float+0x2b4>
 80090d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80090da:	e794      	b.n	8009006 <_printf_float+0x1de>
 80090dc:	2301      	movs	r3, #1
 80090de:	4652      	mov	r2, sl
 80090e0:	4631      	mov	r1, r6
 80090e2:	4628      	mov	r0, r5
 80090e4:	47b8      	blx	r7
 80090e6:	3001      	adds	r0, #1
 80090e8:	f43f aef9 	beq.w	8008ede <_printf_float+0xb6>
 80090ec:	f109 0901 	add.w	r9, r9, #1
 80090f0:	e7ee      	b.n	80090d0 <_printf_float+0x2a8>
 80090f2:	bf00      	nop
 80090f4:	7fefffff 	.word	0x7fefffff
 80090f8:	0800d740 	.word	0x0800d740
 80090fc:	0800d744 	.word	0x0800d744
 8009100:	0800d74c 	.word	0x0800d74c
 8009104:	0800d748 	.word	0x0800d748
 8009108:	0800d750 	.word	0x0800d750
 800910c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800910e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009110:	429a      	cmp	r2, r3
 8009112:	bfa8      	it	ge
 8009114:	461a      	movge	r2, r3
 8009116:	2a00      	cmp	r2, #0
 8009118:	4691      	mov	r9, r2
 800911a:	dc37      	bgt.n	800918c <_printf_float+0x364>
 800911c:	f04f 0b00 	mov.w	fp, #0
 8009120:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009124:	f104 021a 	add.w	r2, r4, #26
 8009128:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800912c:	ebaa 0309 	sub.w	r3, sl, r9
 8009130:	455b      	cmp	r3, fp
 8009132:	dc33      	bgt.n	800919c <_printf_float+0x374>
 8009134:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8009138:	429a      	cmp	r2, r3
 800913a:	db3b      	blt.n	80091b4 <_printf_float+0x38c>
 800913c:	6823      	ldr	r3, [r4, #0]
 800913e:	07da      	lsls	r2, r3, #31
 8009140:	d438      	bmi.n	80091b4 <_printf_float+0x38c>
 8009142:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009144:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009146:	eba2 030a 	sub.w	r3, r2, sl
 800914a:	eba2 0901 	sub.w	r9, r2, r1
 800914e:	4599      	cmp	r9, r3
 8009150:	bfa8      	it	ge
 8009152:	4699      	movge	r9, r3
 8009154:	f1b9 0f00 	cmp.w	r9, #0
 8009158:	dc34      	bgt.n	80091c4 <_printf_float+0x39c>
 800915a:	f04f 0800 	mov.w	r8, #0
 800915e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009162:	f104 0a1a 	add.w	sl, r4, #26
 8009166:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800916a:	1a9b      	subs	r3, r3, r2
 800916c:	eba3 0309 	sub.w	r3, r3, r9
 8009170:	4543      	cmp	r3, r8
 8009172:	f77f af7a 	ble.w	800906a <_printf_float+0x242>
 8009176:	2301      	movs	r3, #1
 8009178:	4652      	mov	r2, sl
 800917a:	4631      	mov	r1, r6
 800917c:	4628      	mov	r0, r5
 800917e:	47b8      	blx	r7
 8009180:	3001      	adds	r0, #1
 8009182:	f43f aeac 	beq.w	8008ede <_printf_float+0xb6>
 8009186:	f108 0801 	add.w	r8, r8, #1
 800918a:	e7ec      	b.n	8009166 <_printf_float+0x33e>
 800918c:	4613      	mov	r3, r2
 800918e:	4631      	mov	r1, r6
 8009190:	4642      	mov	r2, r8
 8009192:	4628      	mov	r0, r5
 8009194:	47b8      	blx	r7
 8009196:	3001      	adds	r0, #1
 8009198:	d1c0      	bne.n	800911c <_printf_float+0x2f4>
 800919a:	e6a0      	b.n	8008ede <_printf_float+0xb6>
 800919c:	2301      	movs	r3, #1
 800919e:	4631      	mov	r1, r6
 80091a0:	4628      	mov	r0, r5
 80091a2:	920b      	str	r2, [sp, #44]	; 0x2c
 80091a4:	47b8      	blx	r7
 80091a6:	3001      	adds	r0, #1
 80091a8:	f43f ae99 	beq.w	8008ede <_printf_float+0xb6>
 80091ac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80091ae:	f10b 0b01 	add.w	fp, fp, #1
 80091b2:	e7b9      	b.n	8009128 <_printf_float+0x300>
 80091b4:	4631      	mov	r1, r6
 80091b6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80091ba:	4628      	mov	r0, r5
 80091bc:	47b8      	blx	r7
 80091be:	3001      	adds	r0, #1
 80091c0:	d1bf      	bne.n	8009142 <_printf_float+0x31a>
 80091c2:	e68c      	b.n	8008ede <_printf_float+0xb6>
 80091c4:	464b      	mov	r3, r9
 80091c6:	4631      	mov	r1, r6
 80091c8:	4628      	mov	r0, r5
 80091ca:	eb08 020a 	add.w	r2, r8, sl
 80091ce:	47b8      	blx	r7
 80091d0:	3001      	adds	r0, #1
 80091d2:	d1c2      	bne.n	800915a <_printf_float+0x332>
 80091d4:	e683      	b.n	8008ede <_printf_float+0xb6>
 80091d6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80091d8:	2a01      	cmp	r2, #1
 80091da:	dc01      	bgt.n	80091e0 <_printf_float+0x3b8>
 80091dc:	07db      	lsls	r3, r3, #31
 80091de:	d537      	bpl.n	8009250 <_printf_float+0x428>
 80091e0:	2301      	movs	r3, #1
 80091e2:	4642      	mov	r2, r8
 80091e4:	4631      	mov	r1, r6
 80091e6:	4628      	mov	r0, r5
 80091e8:	47b8      	blx	r7
 80091ea:	3001      	adds	r0, #1
 80091ec:	f43f ae77 	beq.w	8008ede <_printf_float+0xb6>
 80091f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80091f4:	4631      	mov	r1, r6
 80091f6:	4628      	mov	r0, r5
 80091f8:	47b8      	blx	r7
 80091fa:	3001      	adds	r0, #1
 80091fc:	f43f ae6f 	beq.w	8008ede <_printf_float+0xb6>
 8009200:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009204:	2200      	movs	r2, #0
 8009206:	2300      	movs	r3, #0
 8009208:	f7f7 fbce 	bl	80009a8 <__aeabi_dcmpeq>
 800920c:	b9d8      	cbnz	r0, 8009246 <_printf_float+0x41e>
 800920e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009210:	f108 0201 	add.w	r2, r8, #1
 8009214:	3b01      	subs	r3, #1
 8009216:	4631      	mov	r1, r6
 8009218:	4628      	mov	r0, r5
 800921a:	47b8      	blx	r7
 800921c:	3001      	adds	r0, #1
 800921e:	d10e      	bne.n	800923e <_printf_float+0x416>
 8009220:	e65d      	b.n	8008ede <_printf_float+0xb6>
 8009222:	2301      	movs	r3, #1
 8009224:	464a      	mov	r2, r9
 8009226:	4631      	mov	r1, r6
 8009228:	4628      	mov	r0, r5
 800922a:	47b8      	blx	r7
 800922c:	3001      	adds	r0, #1
 800922e:	f43f ae56 	beq.w	8008ede <_printf_float+0xb6>
 8009232:	f108 0801 	add.w	r8, r8, #1
 8009236:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009238:	3b01      	subs	r3, #1
 800923a:	4543      	cmp	r3, r8
 800923c:	dcf1      	bgt.n	8009222 <_printf_float+0x3fa>
 800923e:	4653      	mov	r3, sl
 8009240:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009244:	e6e0      	b.n	8009008 <_printf_float+0x1e0>
 8009246:	f04f 0800 	mov.w	r8, #0
 800924a:	f104 091a 	add.w	r9, r4, #26
 800924e:	e7f2      	b.n	8009236 <_printf_float+0x40e>
 8009250:	2301      	movs	r3, #1
 8009252:	4642      	mov	r2, r8
 8009254:	e7df      	b.n	8009216 <_printf_float+0x3ee>
 8009256:	2301      	movs	r3, #1
 8009258:	464a      	mov	r2, r9
 800925a:	4631      	mov	r1, r6
 800925c:	4628      	mov	r0, r5
 800925e:	47b8      	blx	r7
 8009260:	3001      	adds	r0, #1
 8009262:	f43f ae3c 	beq.w	8008ede <_printf_float+0xb6>
 8009266:	f108 0801 	add.w	r8, r8, #1
 800926a:	68e3      	ldr	r3, [r4, #12]
 800926c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800926e:	1a5b      	subs	r3, r3, r1
 8009270:	4543      	cmp	r3, r8
 8009272:	dcf0      	bgt.n	8009256 <_printf_float+0x42e>
 8009274:	e6fd      	b.n	8009072 <_printf_float+0x24a>
 8009276:	f04f 0800 	mov.w	r8, #0
 800927a:	f104 0919 	add.w	r9, r4, #25
 800927e:	e7f4      	b.n	800926a <_printf_float+0x442>

08009280 <_printf_common>:
 8009280:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009284:	4616      	mov	r6, r2
 8009286:	4699      	mov	r9, r3
 8009288:	688a      	ldr	r2, [r1, #8]
 800928a:	690b      	ldr	r3, [r1, #16]
 800928c:	4607      	mov	r7, r0
 800928e:	4293      	cmp	r3, r2
 8009290:	bfb8      	it	lt
 8009292:	4613      	movlt	r3, r2
 8009294:	6033      	str	r3, [r6, #0]
 8009296:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800929a:	460c      	mov	r4, r1
 800929c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80092a0:	b10a      	cbz	r2, 80092a6 <_printf_common+0x26>
 80092a2:	3301      	adds	r3, #1
 80092a4:	6033      	str	r3, [r6, #0]
 80092a6:	6823      	ldr	r3, [r4, #0]
 80092a8:	0699      	lsls	r1, r3, #26
 80092aa:	bf42      	ittt	mi
 80092ac:	6833      	ldrmi	r3, [r6, #0]
 80092ae:	3302      	addmi	r3, #2
 80092b0:	6033      	strmi	r3, [r6, #0]
 80092b2:	6825      	ldr	r5, [r4, #0]
 80092b4:	f015 0506 	ands.w	r5, r5, #6
 80092b8:	d106      	bne.n	80092c8 <_printf_common+0x48>
 80092ba:	f104 0a19 	add.w	sl, r4, #25
 80092be:	68e3      	ldr	r3, [r4, #12]
 80092c0:	6832      	ldr	r2, [r6, #0]
 80092c2:	1a9b      	subs	r3, r3, r2
 80092c4:	42ab      	cmp	r3, r5
 80092c6:	dc28      	bgt.n	800931a <_printf_common+0x9a>
 80092c8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80092cc:	1e13      	subs	r3, r2, #0
 80092ce:	6822      	ldr	r2, [r4, #0]
 80092d0:	bf18      	it	ne
 80092d2:	2301      	movne	r3, #1
 80092d4:	0692      	lsls	r2, r2, #26
 80092d6:	d42d      	bmi.n	8009334 <_printf_common+0xb4>
 80092d8:	4649      	mov	r1, r9
 80092da:	4638      	mov	r0, r7
 80092dc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80092e0:	47c0      	blx	r8
 80092e2:	3001      	adds	r0, #1
 80092e4:	d020      	beq.n	8009328 <_printf_common+0xa8>
 80092e6:	6823      	ldr	r3, [r4, #0]
 80092e8:	68e5      	ldr	r5, [r4, #12]
 80092ea:	f003 0306 	and.w	r3, r3, #6
 80092ee:	2b04      	cmp	r3, #4
 80092f0:	bf18      	it	ne
 80092f2:	2500      	movne	r5, #0
 80092f4:	6832      	ldr	r2, [r6, #0]
 80092f6:	f04f 0600 	mov.w	r6, #0
 80092fa:	68a3      	ldr	r3, [r4, #8]
 80092fc:	bf08      	it	eq
 80092fe:	1aad      	subeq	r5, r5, r2
 8009300:	6922      	ldr	r2, [r4, #16]
 8009302:	bf08      	it	eq
 8009304:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009308:	4293      	cmp	r3, r2
 800930a:	bfc4      	itt	gt
 800930c:	1a9b      	subgt	r3, r3, r2
 800930e:	18ed      	addgt	r5, r5, r3
 8009310:	341a      	adds	r4, #26
 8009312:	42b5      	cmp	r5, r6
 8009314:	d11a      	bne.n	800934c <_printf_common+0xcc>
 8009316:	2000      	movs	r0, #0
 8009318:	e008      	b.n	800932c <_printf_common+0xac>
 800931a:	2301      	movs	r3, #1
 800931c:	4652      	mov	r2, sl
 800931e:	4649      	mov	r1, r9
 8009320:	4638      	mov	r0, r7
 8009322:	47c0      	blx	r8
 8009324:	3001      	adds	r0, #1
 8009326:	d103      	bne.n	8009330 <_printf_common+0xb0>
 8009328:	f04f 30ff 	mov.w	r0, #4294967295
 800932c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009330:	3501      	adds	r5, #1
 8009332:	e7c4      	b.n	80092be <_printf_common+0x3e>
 8009334:	2030      	movs	r0, #48	; 0x30
 8009336:	18e1      	adds	r1, r4, r3
 8009338:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800933c:	1c5a      	adds	r2, r3, #1
 800933e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009342:	4422      	add	r2, r4
 8009344:	3302      	adds	r3, #2
 8009346:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800934a:	e7c5      	b.n	80092d8 <_printf_common+0x58>
 800934c:	2301      	movs	r3, #1
 800934e:	4622      	mov	r2, r4
 8009350:	4649      	mov	r1, r9
 8009352:	4638      	mov	r0, r7
 8009354:	47c0      	blx	r8
 8009356:	3001      	adds	r0, #1
 8009358:	d0e6      	beq.n	8009328 <_printf_common+0xa8>
 800935a:	3601      	adds	r6, #1
 800935c:	e7d9      	b.n	8009312 <_printf_common+0x92>
	...

08009360 <_printf_i>:
 8009360:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009364:	460c      	mov	r4, r1
 8009366:	7e27      	ldrb	r7, [r4, #24]
 8009368:	4691      	mov	r9, r2
 800936a:	2f78      	cmp	r7, #120	; 0x78
 800936c:	4680      	mov	r8, r0
 800936e:	469a      	mov	sl, r3
 8009370:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009372:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009376:	d807      	bhi.n	8009388 <_printf_i+0x28>
 8009378:	2f62      	cmp	r7, #98	; 0x62
 800937a:	d80a      	bhi.n	8009392 <_printf_i+0x32>
 800937c:	2f00      	cmp	r7, #0
 800937e:	f000 80d9 	beq.w	8009534 <_printf_i+0x1d4>
 8009382:	2f58      	cmp	r7, #88	; 0x58
 8009384:	f000 80a4 	beq.w	80094d0 <_printf_i+0x170>
 8009388:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800938c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009390:	e03a      	b.n	8009408 <_printf_i+0xa8>
 8009392:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009396:	2b15      	cmp	r3, #21
 8009398:	d8f6      	bhi.n	8009388 <_printf_i+0x28>
 800939a:	a001      	add	r0, pc, #4	; (adr r0, 80093a0 <_printf_i+0x40>)
 800939c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80093a0:	080093f9 	.word	0x080093f9
 80093a4:	0800940d 	.word	0x0800940d
 80093a8:	08009389 	.word	0x08009389
 80093ac:	08009389 	.word	0x08009389
 80093b0:	08009389 	.word	0x08009389
 80093b4:	08009389 	.word	0x08009389
 80093b8:	0800940d 	.word	0x0800940d
 80093bc:	08009389 	.word	0x08009389
 80093c0:	08009389 	.word	0x08009389
 80093c4:	08009389 	.word	0x08009389
 80093c8:	08009389 	.word	0x08009389
 80093cc:	0800951b 	.word	0x0800951b
 80093d0:	0800943d 	.word	0x0800943d
 80093d4:	080094fd 	.word	0x080094fd
 80093d8:	08009389 	.word	0x08009389
 80093dc:	08009389 	.word	0x08009389
 80093e0:	0800953d 	.word	0x0800953d
 80093e4:	08009389 	.word	0x08009389
 80093e8:	0800943d 	.word	0x0800943d
 80093ec:	08009389 	.word	0x08009389
 80093f0:	08009389 	.word	0x08009389
 80093f4:	08009505 	.word	0x08009505
 80093f8:	680b      	ldr	r3, [r1, #0]
 80093fa:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80093fe:	1d1a      	adds	r2, r3, #4
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	600a      	str	r2, [r1, #0]
 8009404:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009408:	2301      	movs	r3, #1
 800940a:	e0a4      	b.n	8009556 <_printf_i+0x1f6>
 800940c:	6825      	ldr	r5, [r4, #0]
 800940e:	6808      	ldr	r0, [r1, #0]
 8009410:	062e      	lsls	r6, r5, #24
 8009412:	f100 0304 	add.w	r3, r0, #4
 8009416:	d50a      	bpl.n	800942e <_printf_i+0xce>
 8009418:	6805      	ldr	r5, [r0, #0]
 800941a:	600b      	str	r3, [r1, #0]
 800941c:	2d00      	cmp	r5, #0
 800941e:	da03      	bge.n	8009428 <_printf_i+0xc8>
 8009420:	232d      	movs	r3, #45	; 0x2d
 8009422:	426d      	negs	r5, r5
 8009424:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009428:	230a      	movs	r3, #10
 800942a:	485e      	ldr	r0, [pc, #376]	; (80095a4 <_printf_i+0x244>)
 800942c:	e019      	b.n	8009462 <_printf_i+0x102>
 800942e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8009432:	6805      	ldr	r5, [r0, #0]
 8009434:	600b      	str	r3, [r1, #0]
 8009436:	bf18      	it	ne
 8009438:	b22d      	sxthne	r5, r5
 800943a:	e7ef      	b.n	800941c <_printf_i+0xbc>
 800943c:	680b      	ldr	r3, [r1, #0]
 800943e:	6825      	ldr	r5, [r4, #0]
 8009440:	1d18      	adds	r0, r3, #4
 8009442:	6008      	str	r0, [r1, #0]
 8009444:	0628      	lsls	r0, r5, #24
 8009446:	d501      	bpl.n	800944c <_printf_i+0xec>
 8009448:	681d      	ldr	r5, [r3, #0]
 800944a:	e002      	b.n	8009452 <_printf_i+0xf2>
 800944c:	0669      	lsls	r1, r5, #25
 800944e:	d5fb      	bpl.n	8009448 <_printf_i+0xe8>
 8009450:	881d      	ldrh	r5, [r3, #0]
 8009452:	2f6f      	cmp	r7, #111	; 0x6f
 8009454:	bf0c      	ite	eq
 8009456:	2308      	moveq	r3, #8
 8009458:	230a      	movne	r3, #10
 800945a:	4852      	ldr	r0, [pc, #328]	; (80095a4 <_printf_i+0x244>)
 800945c:	2100      	movs	r1, #0
 800945e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009462:	6866      	ldr	r6, [r4, #4]
 8009464:	2e00      	cmp	r6, #0
 8009466:	bfa8      	it	ge
 8009468:	6821      	ldrge	r1, [r4, #0]
 800946a:	60a6      	str	r6, [r4, #8]
 800946c:	bfa4      	itt	ge
 800946e:	f021 0104 	bicge.w	r1, r1, #4
 8009472:	6021      	strge	r1, [r4, #0]
 8009474:	b90d      	cbnz	r5, 800947a <_printf_i+0x11a>
 8009476:	2e00      	cmp	r6, #0
 8009478:	d04d      	beq.n	8009516 <_printf_i+0x1b6>
 800947a:	4616      	mov	r6, r2
 800947c:	fbb5 f1f3 	udiv	r1, r5, r3
 8009480:	fb03 5711 	mls	r7, r3, r1, r5
 8009484:	5dc7      	ldrb	r7, [r0, r7]
 8009486:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800948a:	462f      	mov	r7, r5
 800948c:	42bb      	cmp	r3, r7
 800948e:	460d      	mov	r5, r1
 8009490:	d9f4      	bls.n	800947c <_printf_i+0x11c>
 8009492:	2b08      	cmp	r3, #8
 8009494:	d10b      	bne.n	80094ae <_printf_i+0x14e>
 8009496:	6823      	ldr	r3, [r4, #0]
 8009498:	07df      	lsls	r7, r3, #31
 800949a:	d508      	bpl.n	80094ae <_printf_i+0x14e>
 800949c:	6923      	ldr	r3, [r4, #16]
 800949e:	6861      	ldr	r1, [r4, #4]
 80094a0:	4299      	cmp	r1, r3
 80094a2:	bfde      	ittt	le
 80094a4:	2330      	movle	r3, #48	; 0x30
 80094a6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80094aa:	f106 36ff 	addle.w	r6, r6, #4294967295
 80094ae:	1b92      	subs	r2, r2, r6
 80094b0:	6122      	str	r2, [r4, #16]
 80094b2:	464b      	mov	r3, r9
 80094b4:	4621      	mov	r1, r4
 80094b6:	4640      	mov	r0, r8
 80094b8:	f8cd a000 	str.w	sl, [sp]
 80094bc:	aa03      	add	r2, sp, #12
 80094be:	f7ff fedf 	bl	8009280 <_printf_common>
 80094c2:	3001      	adds	r0, #1
 80094c4:	d14c      	bne.n	8009560 <_printf_i+0x200>
 80094c6:	f04f 30ff 	mov.w	r0, #4294967295
 80094ca:	b004      	add	sp, #16
 80094cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094d0:	4834      	ldr	r0, [pc, #208]	; (80095a4 <_printf_i+0x244>)
 80094d2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80094d6:	680e      	ldr	r6, [r1, #0]
 80094d8:	6823      	ldr	r3, [r4, #0]
 80094da:	f856 5b04 	ldr.w	r5, [r6], #4
 80094de:	061f      	lsls	r7, r3, #24
 80094e0:	600e      	str	r6, [r1, #0]
 80094e2:	d514      	bpl.n	800950e <_printf_i+0x1ae>
 80094e4:	07d9      	lsls	r1, r3, #31
 80094e6:	bf44      	itt	mi
 80094e8:	f043 0320 	orrmi.w	r3, r3, #32
 80094ec:	6023      	strmi	r3, [r4, #0]
 80094ee:	b91d      	cbnz	r5, 80094f8 <_printf_i+0x198>
 80094f0:	6823      	ldr	r3, [r4, #0]
 80094f2:	f023 0320 	bic.w	r3, r3, #32
 80094f6:	6023      	str	r3, [r4, #0]
 80094f8:	2310      	movs	r3, #16
 80094fa:	e7af      	b.n	800945c <_printf_i+0xfc>
 80094fc:	6823      	ldr	r3, [r4, #0]
 80094fe:	f043 0320 	orr.w	r3, r3, #32
 8009502:	6023      	str	r3, [r4, #0]
 8009504:	2378      	movs	r3, #120	; 0x78
 8009506:	4828      	ldr	r0, [pc, #160]	; (80095a8 <_printf_i+0x248>)
 8009508:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800950c:	e7e3      	b.n	80094d6 <_printf_i+0x176>
 800950e:	065e      	lsls	r6, r3, #25
 8009510:	bf48      	it	mi
 8009512:	b2ad      	uxthmi	r5, r5
 8009514:	e7e6      	b.n	80094e4 <_printf_i+0x184>
 8009516:	4616      	mov	r6, r2
 8009518:	e7bb      	b.n	8009492 <_printf_i+0x132>
 800951a:	680b      	ldr	r3, [r1, #0]
 800951c:	6826      	ldr	r6, [r4, #0]
 800951e:	1d1d      	adds	r5, r3, #4
 8009520:	6960      	ldr	r0, [r4, #20]
 8009522:	600d      	str	r5, [r1, #0]
 8009524:	0635      	lsls	r5, r6, #24
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	d501      	bpl.n	800952e <_printf_i+0x1ce>
 800952a:	6018      	str	r0, [r3, #0]
 800952c:	e002      	b.n	8009534 <_printf_i+0x1d4>
 800952e:	0671      	lsls	r1, r6, #25
 8009530:	d5fb      	bpl.n	800952a <_printf_i+0x1ca>
 8009532:	8018      	strh	r0, [r3, #0]
 8009534:	2300      	movs	r3, #0
 8009536:	4616      	mov	r6, r2
 8009538:	6123      	str	r3, [r4, #16]
 800953a:	e7ba      	b.n	80094b2 <_printf_i+0x152>
 800953c:	680b      	ldr	r3, [r1, #0]
 800953e:	1d1a      	adds	r2, r3, #4
 8009540:	600a      	str	r2, [r1, #0]
 8009542:	681e      	ldr	r6, [r3, #0]
 8009544:	2100      	movs	r1, #0
 8009546:	4630      	mov	r0, r6
 8009548:	6862      	ldr	r2, [r4, #4]
 800954a:	f002 fdb9 	bl	800c0c0 <memchr>
 800954e:	b108      	cbz	r0, 8009554 <_printf_i+0x1f4>
 8009550:	1b80      	subs	r0, r0, r6
 8009552:	6060      	str	r0, [r4, #4]
 8009554:	6863      	ldr	r3, [r4, #4]
 8009556:	6123      	str	r3, [r4, #16]
 8009558:	2300      	movs	r3, #0
 800955a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800955e:	e7a8      	b.n	80094b2 <_printf_i+0x152>
 8009560:	4632      	mov	r2, r6
 8009562:	4649      	mov	r1, r9
 8009564:	4640      	mov	r0, r8
 8009566:	6923      	ldr	r3, [r4, #16]
 8009568:	47d0      	blx	sl
 800956a:	3001      	adds	r0, #1
 800956c:	d0ab      	beq.n	80094c6 <_printf_i+0x166>
 800956e:	6823      	ldr	r3, [r4, #0]
 8009570:	079b      	lsls	r3, r3, #30
 8009572:	d413      	bmi.n	800959c <_printf_i+0x23c>
 8009574:	68e0      	ldr	r0, [r4, #12]
 8009576:	9b03      	ldr	r3, [sp, #12]
 8009578:	4298      	cmp	r0, r3
 800957a:	bfb8      	it	lt
 800957c:	4618      	movlt	r0, r3
 800957e:	e7a4      	b.n	80094ca <_printf_i+0x16a>
 8009580:	2301      	movs	r3, #1
 8009582:	4632      	mov	r2, r6
 8009584:	4649      	mov	r1, r9
 8009586:	4640      	mov	r0, r8
 8009588:	47d0      	blx	sl
 800958a:	3001      	adds	r0, #1
 800958c:	d09b      	beq.n	80094c6 <_printf_i+0x166>
 800958e:	3501      	adds	r5, #1
 8009590:	68e3      	ldr	r3, [r4, #12]
 8009592:	9903      	ldr	r1, [sp, #12]
 8009594:	1a5b      	subs	r3, r3, r1
 8009596:	42ab      	cmp	r3, r5
 8009598:	dcf2      	bgt.n	8009580 <_printf_i+0x220>
 800959a:	e7eb      	b.n	8009574 <_printf_i+0x214>
 800959c:	2500      	movs	r5, #0
 800959e:	f104 0619 	add.w	r6, r4, #25
 80095a2:	e7f5      	b.n	8009590 <_printf_i+0x230>
 80095a4:	0800d752 	.word	0x0800d752
 80095a8:	0800d763 	.word	0x0800d763

080095ac <_scanf_float>:
 80095ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095b0:	b087      	sub	sp, #28
 80095b2:	9303      	str	r3, [sp, #12]
 80095b4:	688b      	ldr	r3, [r1, #8]
 80095b6:	4617      	mov	r7, r2
 80095b8:	1e5a      	subs	r2, r3, #1
 80095ba:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80095be:	bf85      	ittet	hi
 80095c0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80095c4:	195b      	addhi	r3, r3, r5
 80095c6:	2300      	movls	r3, #0
 80095c8:	9302      	strhi	r3, [sp, #8]
 80095ca:	bf88      	it	hi
 80095cc:	f240 135d 	movwhi	r3, #349	; 0x15d
 80095d0:	468b      	mov	fp, r1
 80095d2:	f04f 0500 	mov.w	r5, #0
 80095d6:	bf8c      	ite	hi
 80095d8:	608b      	strhi	r3, [r1, #8]
 80095da:	9302      	strls	r3, [sp, #8]
 80095dc:	680b      	ldr	r3, [r1, #0]
 80095de:	4680      	mov	r8, r0
 80095e0:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80095e4:	f84b 3b1c 	str.w	r3, [fp], #28
 80095e8:	460c      	mov	r4, r1
 80095ea:	465e      	mov	r6, fp
 80095ec:	46aa      	mov	sl, r5
 80095ee:	46a9      	mov	r9, r5
 80095f0:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80095f4:	9501      	str	r5, [sp, #4]
 80095f6:	68a2      	ldr	r2, [r4, #8]
 80095f8:	b152      	cbz	r2, 8009610 <_scanf_float+0x64>
 80095fa:	683b      	ldr	r3, [r7, #0]
 80095fc:	781b      	ldrb	r3, [r3, #0]
 80095fe:	2b4e      	cmp	r3, #78	; 0x4e
 8009600:	d864      	bhi.n	80096cc <_scanf_float+0x120>
 8009602:	2b40      	cmp	r3, #64	; 0x40
 8009604:	d83c      	bhi.n	8009680 <_scanf_float+0xd4>
 8009606:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800960a:	b2c8      	uxtb	r0, r1
 800960c:	280e      	cmp	r0, #14
 800960e:	d93a      	bls.n	8009686 <_scanf_float+0xda>
 8009610:	f1b9 0f00 	cmp.w	r9, #0
 8009614:	d003      	beq.n	800961e <_scanf_float+0x72>
 8009616:	6823      	ldr	r3, [r4, #0]
 8009618:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800961c:	6023      	str	r3, [r4, #0]
 800961e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009622:	f1ba 0f01 	cmp.w	sl, #1
 8009626:	f200 8113 	bhi.w	8009850 <_scanf_float+0x2a4>
 800962a:	455e      	cmp	r6, fp
 800962c:	f200 8105 	bhi.w	800983a <_scanf_float+0x28e>
 8009630:	2501      	movs	r5, #1
 8009632:	4628      	mov	r0, r5
 8009634:	b007      	add	sp, #28
 8009636:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800963a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800963e:	2a0d      	cmp	r2, #13
 8009640:	d8e6      	bhi.n	8009610 <_scanf_float+0x64>
 8009642:	a101      	add	r1, pc, #4	; (adr r1, 8009648 <_scanf_float+0x9c>)
 8009644:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009648:	08009787 	.word	0x08009787
 800964c:	08009611 	.word	0x08009611
 8009650:	08009611 	.word	0x08009611
 8009654:	08009611 	.word	0x08009611
 8009658:	080097e7 	.word	0x080097e7
 800965c:	080097bf 	.word	0x080097bf
 8009660:	08009611 	.word	0x08009611
 8009664:	08009611 	.word	0x08009611
 8009668:	08009795 	.word	0x08009795
 800966c:	08009611 	.word	0x08009611
 8009670:	08009611 	.word	0x08009611
 8009674:	08009611 	.word	0x08009611
 8009678:	08009611 	.word	0x08009611
 800967c:	0800974d 	.word	0x0800974d
 8009680:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8009684:	e7db      	b.n	800963e <_scanf_float+0x92>
 8009686:	290e      	cmp	r1, #14
 8009688:	d8c2      	bhi.n	8009610 <_scanf_float+0x64>
 800968a:	a001      	add	r0, pc, #4	; (adr r0, 8009690 <_scanf_float+0xe4>)
 800968c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009690:	0800973f 	.word	0x0800973f
 8009694:	08009611 	.word	0x08009611
 8009698:	0800973f 	.word	0x0800973f
 800969c:	080097d3 	.word	0x080097d3
 80096a0:	08009611 	.word	0x08009611
 80096a4:	080096ed 	.word	0x080096ed
 80096a8:	08009729 	.word	0x08009729
 80096ac:	08009729 	.word	0x08009729
 80096b0:	08009729 	.word	0x08009729
 80096b4:	08009729 	.word	0x08009729
 80096b8:	08009729 	.word	0x08009729
 80096bc:	08009729 	.word	0x08009729
 80096c0:	08009729 	.word	0x08009729
 80096c4:	08009729 	.word	0x08009729
 80096c8:	08009729 	.word	0x08009729
 80096cc:	2b6e      	cmp	r3, #110	; 0x6e
 80096ce:	d809      	bhi.n	80096e4 <_scanf_float+0x138>
 80096d0:	2b60      	cmp	r3, #96	; 0x60
 80096d2:	d8b2      	bhi.n	800963a <_scanf_float+0x8e>
 80096d4:	2b54      	cmp	r3, #84	; 0x54
 80096d6:	d077      	beq.n	80097c8 <_scanf_float+0x21c>
 80096d8:	2b59      	cmp	r3, #89	; 0x59
 80096da:	d199      	bne.n	8009610 <_scanf_float+0x64>
 80096dc:	2d07      	cmp	r5, #7
 80096de:	d197      	bne.n	8009610 <_scanf_float+0x64>
 80096e0:	2508      	movs	r5, #8
 80096e2:	e029      	b.n	8009738 <_scanf_float+0x18c>
 80096e4:	2b74      	cmp	r3, #116	; 0x74
 80096e6:	d06f      	beq.n	80097c8 <_scanf_float+0x21c>
 80096e8:	2b79      	cmp	r3, #121	; 0x79
 80096ea:	e7f6      	b.n	80096da <_scanf_float+0x12e>
 80096ec:	6821      	ldr	r1, [r4, #0]
 80096ee:	05c8      	lsls	r0, r1, #23
 80096f0:	d51a      	bpl.n	8009728 <_scanf_float+0x17c>
 80096f2:	9b02      	ldr	r3, [sp, #8]
 80096f4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80096f8:	6021      	str	r1, [r4, #0]
 80096fa:	f109 0901 	add.w	r9, r9, #1
 80096fe:	b11b      	cbz	r3, 8009708 <_scanf_float+0x15c>
 8009700:	3b01      	subs	r3, #1
 8009702:	3201      	adds	r2, #1
 8009704:	9302      	str	r3, [sp, #8]
 8009706:	60a2      	str	r2, [r4, #8]
 8009708:	68a3      	ldr	r3, [r4, #8]
 800970a:	3b01      	subs	r3, #1
 800970c:	60a3      	str	r3, [r4, #8]
 800970e:	6923      	ldr	r3, [r4, #16]
 8009710:	3301      	adds	r3, #1
 8009712:	6123      	str	r3, [r4, #16]
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	3b01      	subs	r3, #1
 8009718:	2b00      	cmp	r3, #0
 800971a:	607b      	str	r3, [r7, #4]
 800971c:	f340 8084 	ble.w	8009828 <_scanf_float+0x27c>
 8009720:	683b      	ldr	r3, [r7, #0]
 8009722:	3301      	adds	r3, #1
 8009724:	603b      	str	r3, [r7, #0]
 8009726:	e766      	b.n	80095f6 <_scanf_float+0x4a>
 8009728:	eb1a 0f05 	cmn.w	sl, r5
 800972c:	f47f af70 	bne.w	8009610 <_scanf_float+0x64>
 8009730:	6822      	ldr	r2, [r4, #0]
 8009732:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8009736:	6022      	str	r2, [r4, #0]
 8009738:	f806 3b01 	strb.w	r3, [r6], #1
 800973c:	e7e4      	b.n	8009708 <_scanf_float+0x15c>
 800973e:	6822      	ldr	r2, [r4, #0]
 8009740:	0610      	lsls	r0, r2, #24
 8009742:	f57f af65 	bpl.w	8009610 <_scanf_float+0x64>
 8009746:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800974a:	e7f4      	b.n	8009736 <_scanf_float+0x18a>
 800974c:	f1ba 0f00 	cmp.w	sl, #0
 8009750:	d10e      	bne.n	8009770 <_scanf_float+0x1c4>
 8009752:	f1b9 0f00 	cmp.w	r9, #0
 8009756:	d10e      	bne.n	8009776 <_scanf_float+0x1ca>
 8009758:	6822      	ldr	r2, [r4, #0]
 800975a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800975e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009762:	d108      	bne.n	8009776 <_scanf_float+0x1ca>
 8009764:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009768:	f04f 0a01 	mov.w	sl, #1
 800976c:	6022      	str	r2, [r4, #0]
 800976e:	e7e3      	b.n	8009738 <_scanf_float+0x18c>
 8009770:	f1ba 0f02 	cmp.w	sl, #2
 8009774:	d055      	beq.n	8009822 <_scanf_float+0x276>
 8009776:	2d01      	cmp	r5, #1
 8009778:	d002      	beq.n	8009780 <_scanf_float+0x1d4>
 800977a:	2d04      	cmp	r5, #4
 800977c:	f47f af48 	bne.w	8009610 <_scanf_float+0x64>
 8009780:	3501      	adds	r5, #1
 8009782:	b2ed      	uxtb	r5, r5
 8009784:	e7d8      	b.n	8009738 <_scanf_float+0x18c>
 8009786:	f1ba 0f01 	cmp.w	sl, #1
 800978a:	f47f af41 	bne.w	8009610 <_scanf_float+0x64>
 800978e:	f04f 0a02 	mov.w	sl, #2
 8009792:	e7d1      	b.n	8009738 <_scanf_float+0x18c>
 8009794:	b97d      	cbnz	r5, 80097b6 <_scanf_float+0x20a>
 8009796:	f1b9 0f00 	cmp.w	r9, #0
 800979a:	f47f af3c 	bne.w	8009616 <_scanf_float+0x6a>
 800979e:	6822      	ldr	r2, [r4, #0]
 80097a0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80097a4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80097a8:	f47f af39 	bne.w	800961e <_scanf_float+0x72>
 80097ac:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80097b0:	2501      	movs	r5, #1
 80097b2:	6022      	str	r2, [r4, #0]
 80097b4:	e7c0      	b.n	8009738 <_scanf_float+0x18c>
 80097b6:	2d03      	cmp	r5, #3
 80097b8:	d0e2      	beq.n	8009780 <_scanf_float+0x1d4>
 80097ba:	2d05      	cmp	r5, #5
 80097bc:	e7de      	b.n	800977c <_scanf_float+0x1d0>
 80097be:	2d02      	cmp	r5, #2
 80097c0:	f47f af26 	bne.w	8009610 <_scanf_float+0x64>
 80097c4:	2503      	movs	r5, #3
 80097c6:	e7b7      	b.n	8009738 <_scanf_float+0x18c>
 80097c8:	2d06      	cmp	r5, #6
 80097ca:	f47f af21 	bne.w	8009610 <_scanf_float+0x64>
 80097ce:	2507      	movs	r5, #7
 80097d0:	e7b2      	b.n	8009738 <_scanf_float+0x18c>
 80097d2:	6822      	ldr	r2, [r4, #0]
 80097d4:	0591      	lsls	r1, r2, #22
 80097d6:	f57f af1b 	bpl.w	8009610 <_scanf_float+0x64>
 80097da:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80097de:	6022      	str	r2, [r4, #0]
 80097e0:	f8cd 9004 	str.w	r9, [sp, #4]
 80097e4:	e7a8      	b.n	8009738 <_scanf_float+0x18c>
 80097e6:	6822      	ldr	r2, [r4, #0]
 80097e8:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80097ec:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80097f0:	d006      	beq.n	8009800 <_scanf_float+0x254>
 80097f2:	0550      	lsls	r0, r2, #21
 80097f4:	f57f af0c 	bpl.w	8009610 <_scanf_float+0x64>
 80097f8:	f1b9 0f00 	cmp.w	r9, #0
 80097fc:	f43f af0f 	beq.w	800961e <_scanf_float+0x72>
 8009800:	0591      	lsls	r1, r2, #22
 8009802:	bf58      	it	pl
 8009804:	9901      	ldrpl	r1, [sp, #4]
 8009806:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800980a:	bf58      	it	pl
 800980c:	eba9 0101 	subpl.w	r1, r9, r1
 8009810:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8009814:	f04f 0900 	mov.w	r9, #0
 8009818:	bf58      	it	pl
 800981a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800981e:	6022      	str	r2, [r4, #0]
 8009820:	e78a      	b.n	8009738 <_scanf_float+0x18c>
 8009822:	f04f 0a03 	mov.w	sl, #3
 8009826:	e787      	b.n	8009738 <_scanf_float+0x18c>
 8009828:	4639      	mov	r1, r7
 800982a:	4640      	mov	r0, r8
 800982c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009830:	4798      	blx	r3
 8009832:	2800      	cmp	r0, #0
 8009834:	f43f aedf 	beq.w	80095f6 <_scanf_float+0x4a>
 8009838:	e6ea      	b.n	8009610 <_scanf_float+0x64>
 800983a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800983e:	463a      	mov	r2, r7
 8009840:	4640      	mov	r0, r8
 8009842:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009846:	4798      	blx	r3
 8009848:	6923      	ldr	r3, [r4, #16]
 800984a:	3b01      	subs	r3, #1
 800984c:	6123      	str	r3, [r4, #16]
 800984e:	e6ec      	b.n	800962a <_scanf_float+0x7e>
 8009850:	1e6b      	subs	r3, r5, #1
 8009852:	2b06      	cmp	r3, #6
 8009854:	d825      	bhi.n	80098a2 <_scanf_float+0x2f6>
 8009856:	2d02      	cmp	r5, #2
 8009858:	d836      	bhi.n	80098c8 <_scanf_float+0x31c>
 800985a:	455e      	cmp	r6, fp
 800985c:	f67f aee8 	bls.w	8009630 <_scanf_float+0x84>
 8009860:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009864:	463a      	mov	r2, r7
 8009866:	4640      	mov	r0, r8
 8009868:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800986c:	4798      	blx	r3
 800986e:	6923      	ldr	r3, [r4, #16]
 8009870:	3b01      	subs	r3, #1
 8009872:	6123      	str	r3, [r4, #16]
 8009874:	e7f1      	b.n	800985a <_scanf_float+0x2ae>
 8009876:	9802      	ldr	r0, [sp, #8]
 8009878:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800987c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8009880:	463a      	mov	r2, r7
 8009882:	9002      	str	r0, [sp, #8]
 8009884:	4640      	mov	r0, r8
 8009886:	4798      	blx	r3
 8009888:	6923      	ldr	r3, [r4, #16]
 800988a:	3b01      	subs	r3, #1
 800988c:	6123      	str	r3, [r4, #16]
 800988e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009892:	fa5f fa8a 	uxtb.w	sl, sl
 8009896:	f1ba 0f02 	cmp.w	sl, #2
 800989a:	d1ec      	bne.n	8009876 <_scanf_float+0x2ca>
 800989c:	3d03      	subs	r5, #3
 800989e:	b2ed      	uxtb	r5, r5
 80098a0:	1b76      	subs	r6, r6, r5
 80098a2:	6823      	ldr	r3, [r4, #0]
 80098a4:	05da      	lsls	r2, r3, #23
 80098a6:	d52f      	bpl.n	8009908 <_scanf_float+0x35c>
 80098a8:	055b      	lsls	r3, r3, #21
 80098aa:	d510      	bpl.n	80098ce <_scanf_float+0x322>
 80098ac:	455e      	cmp	r6, fp
 80098ae:	f67f aebf 	bls.w	8009630 <_scanf_float+0x84>
 80098b2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80098b6:	463a      	mov	r2, r7
 80098b8:	4640      	mov	r0, r8
 80098ba:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80098be:	4798      	blx	r3
 80098c0:	6923      	ldr	r3, [r4, #16]
 80098c2:	3b01      	subs	r3, #1
 80098c4:	6123      	str	r3, [r4, #16]
 80098c6:	e7f1      	b.n	80098ac <_scanf_float+0x300>
 80098c8:	46aa      	mov	sl, r5
 80098ca:	9602      	str	r6, [sp, #8]
 80098cc:	e7df      	b.n	800988e <_scanf_float+0x2e2>
 80098ce:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80098d2:	6923      	ldr	r3, [r4, #16]
 80098d4:	2965      	cmp	r1, #101	; 0x65
 80098d6:	f103 33ff 	add.w	r3, r3, #4294967295
 80098da:	f106 35ff 	add.w	r5, r6, #4294967295
 80098de:	6123      	str	r3, [r4, #16]
 80098e0:	d00c      	beq.n	80098fc <_scanf_float+0x350>
 80098e2:	2945      	cmp	r1, #69	; 0x45
 80098e4:	d00a      	beq.n	80098fc <_scanf_float+0x350>
 80098e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80098ea:	463a      	mov	r2, r7
 80098ec:	4640      	mov	r0, r8
 80098ee:	4798      	blx	r3
 80098f0:	6923      	ldr	r3, [r4, #16]
 80098f2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80098f6:	3b01      	subs	r3, #1
 80098f8:	1eb5      	subs	r5, r6, #2
 80098fa:	6123      	str	r3, [r4, #16]
 80098fc:	463a      	mov	r2, r7
 80098fe:	4640      	mov	r0, r8
 8009900:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009904:	4798      	blx	r3
 8009906:	462e      	mov	r6, r5
 8009908:	6825      	ldr	r5, [r4, #0]
 800990a:	f015 0510 	ands.w	r5, r5, #16
 800990e:	d159      	bne.n	80099c4 <_scanf_float+0x418>
 8009910:	7035      	strb	r5, [r6, #0]
 8009912:	6823      	ldr	r3, [r4, #0]
 8009914:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009918:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800991c:	d11c      	bne.n	8009958 <_scanf_float+0x3ac>
 800991e:	9b01      	ldr	r3, [sp, #4]
 8009920:	454b      	cmp	r3, r9
 8009922:	eba3 0209 	sub.w	r2, r3, r9
 8009926:	d124      	bne.n	8009972 <_scanf_float+0x3c6>
 8009928:	2200      	movs	r2, #0
 800992a:	4659      	mov	r1, fp
 800992c:	4640      	mov	r0, r8
 800992e:	f000 ff9f 	bl	800a870 <_strtod_r>
 8009932:	f8d4 c000 	ldr.w	ip, [r4]
 8009936:	9b03      	ldr	r3, [sp, #12]
 8009938:	f01c 0f02 	tst.w	ip, #2
 800993c:	4606      	mov	r6, r0
 800993e:	460f      	mov	r7, r1
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	d021      	beq.n	8009988 <_scanf_float+0x3dc>
 8009944:	9903      	ldr	r1, [sp, #12]
 8009946:	1d1a      	adds	r2, r3, #4
 8009948:	600a      	str	r2, [r1, #0]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	e9c3 6700 	strd	r6, r7, [r3]
 8009950:	68e3      	ldr	r3, [r4, #12]
 8009952:	3301      	adds	r3, #1
 8009954:	60e3      	str	r3, [r4, #12]
 8009956:	e66c      	b.n	8009632 <_scanf_float+0x86>
 8009958:	9b04      	ldr	r3, [sp, #16]
 800995a:	2b00      	cmp	r3, #0
 800995c:	d0e4      	beq.n	8009928 <_scanf_float+0x37c>
 800995e:	9905      	ldr	r1, [sp, #20]
 8009960:	230a      	movs	r3, #10
 8009962:	462a      	mov	r2, r5
 8009964:	4640      	mov	r0, r8
 8009966:	3101      	adds	r1, #1
 8009968:	f001 f876 	bl	800aa58 <_strtol_r>
 800996c:	9b04      	ldr	r3, [sp, #16]
 800996e:	9e05      	ldr	r6, [sp, #20]
 8009970:	1ac2      	subs	r2, r0, r3
 8009972:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8009976:	429e      	cmp	r6, r3
 8009978:	bf28      	it	cs
 800997a:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800997e:	4630      	mov	r0, r6
 8009980:	4911      	ldr	r1, [pc, #68]	; (80099c8 <_scanf_float+0x41c>)
 8009982:	f000 f8d7 	bl	8009b34 <siprintf>
 8009986:	e7cf      	b.n	8009928 <_scanf_float+0x37c>
 8009988:	f01c 0f04 	tst.w	ip, #4
 800998c:	f103 0e04 	add.w	lr, r3, #4
 8009990:	d003      	beq.n	800999a <_scanf_float+0x3ee>
 8009992:	9903      	ldr	r1, [sp, #12]
 8009994:	f8c1 e000 	str.w	lr, [r1]
 8009998:	e7d7      	b.n	800994a <_scanf_float+0x39e>
 800999a:	9a03      	ldr	r2, [sp, #12]
 800999c:	f8c2 e000 	str.w	lr, [r2]
 80099a0:	f8d3 8000 	ldr.w	r8, [r3]
 80099a4:	4602      	mov	r2, r0
 80099a6:	460b      	mov	r3, r1
 80099a8:	f7f7 f830 	bl	8000a0c <__aeabi_dcmpun>
 80099ac:	b128      	cbz	r0, 80099ba <_scanf_float+0x40e>
 80099ae:	4807      	ldr	r0, [pc, #28]	; (80099cc <_scanf_float+0x420>)
 80099b0:	f000 f888 	bl	8009ac4 <nanf>
 80099b4:	f8c8 0000 	str.w	r0, [r8]
 80099b8:	e7ca      	b.n	8009950 <_scanf_float+0x3a4>
 80099ba:	4630      	mov	r0, r6
 80099bc:	4639      	mov	r1, r7
 80099be:	f7f7 f883 	bl	8000ac8 <__aeabi_d2f>
 80099c2:	e7f7      	b.n	80099b4 <_scanf_float+0x408>
 80099c4:	2500      	movs	r5, #0
 80099c6:	e634      	b.n	8009632 <_scanf_float+0x86>
 80099c8:	0800d774 	.word	0x0800d774
 80099cc:	0800d883 	.word	0x0800d883

080099d0 <cleanup_glue>:
 80099d0:	b538      	push	{r3, r4, r5, lr}
 80099d2:	460c      	mov	r4, r1
 80099d4:	6809      	ldr	r1, [r1, #0]
 80099d6:	4605      	mov	r5, r0
 80099d8:	b109      	cbz	r1, 80099de <cleanup_glue+0xe>
 80099da:	f7ff fff9 	bl	80099d0 <cleanup_glue>
 80099de:	4621      	mov	r1, r4
 80099e0:	4628      	mov	r0, r5
 80099e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80099e6:	f003 b84b 	b.w	800ca80 <_free_r>
	...

080099ec <_reclaim_reent>:
 80099ec:	4b2c      	ldr	r3, [pc, #176]	; (8009aa0 <_reclaim_reent+0xb4>)
 80099ee:	b570      	push	{r4, r5, r6, lr}
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	4604      	mov	r4, r0
 80099f4:	4283      	cmp	r3, r0
 80099f6:	d051      	beq.n	8009a9c <_reclaim_reent+0xb0>
 80099f8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80099fa:	b143      	cbz	r3, 8009a0e <_reclaim_reent+0x22>
 80099fc:	68db      	ldr	r3, [r3, #12]
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d14a      	bne.n	8009a98 <_reclaim_reent+0xac>
 8009a02:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009a04:	6819      	ldr	r1, [r3, #0]
 8009a06:	b111      	cbz	r1, 8009a0e <_reclaim_reent+0x22>
 8009a08:	4620      	mov	r0, r4
 8009a0a:	f003 f839 	bl	800ca80 <_free_r>
 8009a0e:	6961      	ldr	r1, [r4, #20]
 8009a10:	b111      	cbz	r1, 8009a18 <_reclaim_reent+0x2c>
 8009a12:	4620      	mov	r0, r4
 8009a14:	f003 f834 	bl	800ca80 <_free_r>
 8009a18:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8009a1a:	b111      	cbz	r1, 8009a22 <_reclaim_reent+0x36>
 8009a1c:	4620      	mov	r0, r4
 8009a1e:	f003 f82f 	bl	800ca80 <_free_r>
 8009a22:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8009a24:	b111      	cbz	r1, 8009a2c <_reclaim_reent+0x40>
 8009a26:	4620      	mov	r0, r4
 8009a28:	f003 f82a 	bl	800ca80 <_free_r>
 8009a2c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8009a2e:	b111      	cbz	r1, 8009a36 <_reclaim_reent+0x4a>
 8009a30:	4620      	mov	r0, r4
 8009a32:	f003 f825 	bl	800ca80 <_free_r>
 8009a36:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8009a38:	b111      	cbz	r1, 8009a40 <_reclaim_reent+0x54>
 8009a3a:	4620      	mov	r0, r4
 8009a3c:	f003 f820 	bl	800ca80 <_free_r>
 8009a40:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8009a42:	b111      	cbz	r1, 8009a4a <_reclaim_reent+0x5e>
 8009a44:	4620      	mov	r0, r4
 8009a46:	f003 f81b 	bl	800ca80 <_free_r>
 8009a4a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8009a4c:	b111      	cbz	r1, 8009a54 <_reclaim_reent+0x68>
 8009a4e:	4620      	mov	r0, r4
 8009a50:	f003 f816 	bl	800ca80 <_free_r>
 8009a54:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009a56:	b111      	cbz	r1, 8009a5e <_reclaim_reent+0x72>
 8009a58:	4620      	mov	r0, r4
 8009a5a:	f003 f811 	bl	800ca80 <_free_r>
 8009a5e:	69a3      	ldr	r3, [r4, #24]
 8009a60:	b1e3      	cbz	r3, 8009a9c <_reclaim_reent+0xb0>
 8009a62:	4620      	mov	r0, r4
 8009a64:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8009a66:	4798      	blx	r3
 8009a68:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8009a6a:	b1b9      	cbz	r1, 8009a9c <_reclaim_reent+0xb0>
 8009a6c:	4620      	mov	r0, r4
 8009a6e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009a72:	f7ff bfad 	b.w	80099d0 <cleanup_glue>
 8009a76:	5949      	ldr	r1, [r1, r5]
 8009a78:	b941      	cbnz	r1, 8009a8c <_reclaim_reent+0xa0>
 8009a7a:	3504      	adds	r5, #4
 8009a7c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009a7e:	2d80      	cmp	r5, #128	; 0x80
 8009a80:	68d9      	ldr	r1, [r3, #12]
 8009a82:	d1f8      	bne.n	8009a76 <_reclaim_reent+0x8a>
 8009a84:	4620      	mov	r0, r4
 8009a86:	f002 fffb 	bl	800ca80 <_free_r>
 8009a8a:	e7ba      	b.n	8009a02 <_reclaim_reent+0x16>
 8009a8c:	680e      	ldr	r6, [r1, #0]
 8009a8e:	4620      	mov	r0, r4
 8009a90:	f002 fff6 	bl	800ca80 <_free_r>
 8009a94:	4631      	mov	r1, r6
 8009a96:	e7ef      	b.n	8009a78 <_reclaim_reent+0x8c>
 8009a98:	2500      	movs	r5, #0
 8009a9a:	e7ef      	b.n	8009a7c <_reclaim_reent+0x90>
 8009a9c:	bd70      	pop	{r4, r5, r6, pc}
 8009a9e:	bf00      	nop
 8009aa0:	2000000c 	.word	0x2000000c

08009aa4 <_sbrk_r>:
 8009aa4:	b538      	push	{r3, r4, r5, lr}
 8009aa6:	2300      	movs	r3, #0
 8009aa8:	4d05      	ldr	r5, [pc, #20]	; (8009ac0 <_sbrk_r+0x1c>)
 8009aaa:	4604      	mov	r4, r0
 8009aac:	4608      	mov	r0, r1
 8009aae:	602b      	str	r3, [r5, #0]
 8009ab0:	f7f8 fa48 	bl	8001f44 <_sbrk>
 8009ab4:	1c43      	adds	r3, r0, #1
 8009ab6:	d102      	bne.n	8009abe <_sbrk_r+0x1a>
 8009ab8:	682b      	ldr	r3, [r5, #0]
 8009aba:	b103      	cbz	r3, 8009abe <_sbrk_r+0x1a>
 8009abc:	6023      	str	r3, [r4, #0]
 8009abe:	bd38      	pop	{r3, r4, r5, pc}
 8009ac0:	20003b40 	.word	0x20003b40

08009ac4 <nanf>:
 8009ac4:	4800      	ldr	r0, [pc, #0]	; (8009ac8 <nanf+0x4>)
 8009ac6:	4770      	bx	lr
 8009ac8:	7fc00000 	.word	0x7fc00000

08009acc <sniprintf>:
 8009acc:	b40c      	push	{r2, r3}
 8009ace:	b530      	push	{r4, r5, lr}
 8009ad0:	4b17      	ldr	r3, [pc, #92]	; (8009b30 <sniprintf+0x64>)
 8009ad2:	1e0c      	subs	r4, r1, #0
 8009ad4:	681d      	ldr	r5, [r3, #0]
 8009ad6:	b09d      	sub	sp, #116	; 0x74
 8009ad8:	da08      	bge.n	8009aec <sniprintf+0x20>
 8009ada:	238b      	movs	r3, #139	; 0x8b
 8009adc:	f04f 30ff 	mov.w	r0, #4294967295
 8009ae0:	602b      	str	r3, [r5, #0]
 8009ae2:	b01d      	add	sp, #116	; 0x74
 8009ae4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009ae8:	b002      	add	sp, #8
 8009aea:	4770      	bx	lr
 8009aec:	f44f 7302 	mov.w	r3, #520	; 0x208
 8009af0:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009af4:	bf0c      	ite	eq
 8009af6:	4623      	moveq	r3, r4
 8009af8:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009afc:	9304      	str	r3, [sp, #16]
 8009afe:	9307      	str	r3, [sp, #28]
 8009b00:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009b04:	9002      	str	r0, [sp, #8]
 8009b06:	9006      	str	r0, [sp, #24]
 8009b08:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009b0c:	4628      	mov	r0, r5
 8009b0e:	ab21      	add	r3, sp, #132	; 0x84
 8009b10:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009b12:	a902      	add	r1, sp, #8
 8009b14:	9301      	str	r3, [sp, #4]
 8009b16:	f003 f85b 	bl	800cbd0 <_svfiprintf_r>
 8009b1a:	1c43      	adds	r3, r0, #1
 8009b1c:	bfbc      	itt	lt
 8009b1e:	238b      	movlt	r3, #139	; 0x8b
 8009b20:	602b      	strlt	r3, [r5, #0]
 8009b22:	2c00      	cmp	r4, #0
 8009b24:	d0dd      	beq.n	8009ae2 <sniprintf+0x16>
 8009b26:	2200      	movs	r2, #0
 8009b28:	9b02      	ldr	r3, [sp, #8]
 8009b2a:	701a      	strb	r2, [r3, #0]
 8009b2c:	e7d9      	b.n	8009ae2 <sniprintf+0x16>
 8009b2e:	bf00      	nop
 8009b30:	2000000c 	.word	0x2000000c

08009b34 <siprintf>:
 8009b34:	b40e      	push	{r1, r2, r3}
 8009b36:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009b3a:	b500      	push	{lr}
 8009b3c:	b09c      	sub	sp, #112	; 0x70
 8009b3e:	ab1d      	add	r3, sp, #116	; 0x74
 8009b40:	9002      	str	r0, [sp, #8]
 8009b42:	9006      	str	r0, [sp, #24]
 8009b44:	9107      	str	r1, [sp, #28]
 8009b46:	9104      	str	r1, [sp, #16]
 8009b48:	4808      	ldr	r0, [pc, #32]	; (8009b6c <siprintf+0x38>)
 8009b4a:	4909      	ldr	r1, [pc, #36]	; (8009b70 <siprintf+0x3c>)
 8009b4c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b50:	9105      	str	r1, [sp, #20]
 8009b52:	6800      	ldr	r0, [r0, #0]
 8009b54:	a902      	add	r1, sp, #8
 8009b56:	9301      	str	r3, [sp, #4]
 8009b58:	f003 f83a 	bl	800cbd0 <_svfiprintf_r>
 8009b5c:	2200      	movs	r2, #0
 8009b5e:	9b02      	ldr	r3, [sp, #8]
 8009b60:	701a      	strb	r2, [r3, #0]
 8009b62:	b01c      	add	sp, #112	; 0x70
 8009b64:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b68:	b003      	add	sp, #12
 8009b6a:	4770      	bx	lr
 8009b6c:	2000000c 	.word	0x2000000c
 8009b70:	ffff0208 	.word	0xffff0208

08009b74 <__sread>:
 8009b74:	b510      	push	{r4, lr}
 8009b76:	460c      	mov	r4, r1
 8009b78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b7c:	f003 fa80 	bl	800d080 <_read_r>
 8009b80:	2800      	cmp	r0, #0
 8009b82:	bfab      	itete	ge
 8009b84:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009b86:	89a3      	ldrhlt	r3, [r4, #12]
 8009b88:	181b      	addge	r3, r3, r0
 8009b8a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009b8e:	bfac      	ite	ge
 8009b90:	6563      	strge	r3, [r4, #84]	; 0x54
 8009b92:	81a3      	strhlt	r3, [r4, #12]
 8009b94:	bd10      	pop	{r4, pc}

08009b96 <__swrite>:
 8009b96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b9a:	461f      	mov	r7, r3
 8009b9c:	898b      	ldrh	r3, [r1, #12]
 8009b9e:	4605      	mov	r5, r0
 8009ba0:	05db      	lsls	r3, r3, #23
 8009ba2:	460c      	mov	r4, r1
 8009ba4:	4616      	mov	r6, r2
 8009ba6:	d505      	bpl.n	8009bb4 <__swrite+0x1e>
 8009ba8:	2302      	movs	r3, #2
 8009baa:	2200      	movs	r2, #0
 8009bac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009bb0:	f002 fa5a 	bl	800c068 <_lseek_r>
 8009bb4:	89a3      	ldrh	r3, [r4, #12]
 8009bb6:	4632      	mov	r2, r6
 8009bb8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009bbc:	81a3      	strh	r3, [r4, #12]
 8009bbe:	4628      	mov	r0, r5
 8009bc0:	463b      	mov	r3, r7
 8009bc2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009bc6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009bca:	f000 bf51 	b.w	800aa70 <_write_r>

08009bce <__sseek>:
 8009bce:	b510      	push	{r4, lr}
 8009bd0:	460c      	mov	r4, r1
 8009bd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009bd6:	f002 fa47 	bl	800c068 <_lseek_r>
 8009bda:	1c43      	adds	r3, r0, #1
 8009bdc:	89a3      	ldrh	r3, [r4, #12]
 8009bde:	bf15      	itete	ne
 8009be0:	6560      	strne	r0, [r4, #84]	; 0x54
 8009be2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009be6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009bea:	81a3      	strheq	r3, [r4, #12]
 8009bec:	bf18      	it	ne
 8009bee:	81a3      	strhne	r3, [r4, #12]
 8009bf0:	bd10      	pop	{r4, pc}

08009bf2 <__sclose>:
 8009bf2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009bf6:	f000 bf6b 	b.w	800aad0 <_close_r>

08009bfa <strchr>:
 8009bfa:	4603      	mov	r3, r0
 8009bfc:	b2c9      	uxtb	r1, r1
 8009bfe:	4618      	mov	r0, r3
 8009c00:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c04:	b112      	cbz	r2, 8009c0c <strchr+0x12>
 8009c06:	428a      	cmp	r2, r1
 8009c08:	d1f9      	bne.n	8009bfe <strchr+0x4>
 8009c0a:	4770      	bx	lr
 8009c0c:	2900      	cmp	r1, #0
 8009c0e:	bf18      	it	ne
 8009c10:	2000      	movne	r0, #0
 8009c12:	4770      	bx	lr

08009c14 <strstr>:
 8009c14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009c16:	780c      	ldrb	r4, [r1, #0]
 8009c18:	b164      	cbz	r4, 8009c34 <strstr+0x20>
 8009c1a:	4603      	mov	r3, r0
 8009c1c:	781a      	ldrb	r2, [r3, #0]
 8009c1e:	4618      	mov	r0, r3
 8009c20:	1c5e      	adds	r6, r3, #1
 8009c22:	b90a      	cbnz	r2, 8009c28 <strstr+0x14>
 8009c24:	4610      	mov	r0, r2
 8009c26:	e005      	b.n	8009c34 <strstr+0x20>
 8009c28:	4294      	cmp	r4, r2
 8009c2a:	d108      	bne.n	8009c3e <strstr+0x2a>
 8009c2c:	460d      	mov	r5, r1
 8009c2e:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 8009c32:	b902      	cbnz	r2, 8009c36 <strstr+0x22>
 8009c34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c36:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 8009c3a:	4297      	cmp	r7, r2
 8009c3c:	d0f7      	beq.n	8009c2e <strstr+0x1a>
 8009c3e:	4633      	mov	r3, r6
 8009c40:	e7ec      	b.n	8009c1c <strstr+0x8>

08009c42 <sulp>:
 8009c42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c46:	460f      	mov	r7, r1
 8009c48:	4690      	mov	r8, r2
 8009c4a:	f002 fdc3 	bl	800c7d4 <__ulp>
 8009c4e:	4604      	mov	r4, r0
 8009c50:	460d      	mov	r5, r1
 8009c52:	f1b8 0f00 	cmp.w	r8, #0
 8009c56:	d011      	beq.n	8009c7c <sulp+0x3a>
 8009c58:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8009c5c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	dd0b      	ble.n	8009c7c <sulp+0x3a>
 8009c64:	2400      	movs	r4, #0
 8009c66:	051b      	lsls	r3, r3, #20
 8009c68:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8009c6c:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8009c70:	4622      	mov	r2, r4
 8009c72:	462b      	mov	r3, r5
 8009c74:	f7f6 fc30 	bl	80004d8 <__aeabi_dmul>
 8009c78:	4604      	mov	r4, r0
 8009c7a:	460d      	mov	r5, r1
 8009c7c:	4620      	mov	r0, r4
 8009c7e:	4629      	mov	r1, r5
 8009c80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c84:	0000      	movs	r0, r0
	...

08009c88 <_strtod_l>:
 8009c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c8c:	469b      	mov	fp, r3
 8009c8e:	2300      	movs	r3, #0
 8009c90:	b0a1      	sub	sp, #132	; 0x84
 8009c92:	931c      	str	r3, [sp, #112]	; 0x70
 8009c94:	4ba1      	ldr	r3, [pc, #644]	; (8009f1c <_strtod_l+0x294>)
 8009c96:	4682      	mov	sl, r0
 8009c98:	681f      	ldr	r7, [r3, #0]
 8009c9a:	460e      	mov	r6, r1
 8009c9c:	4638      	mov	r0, r7
 8009c9e:	9217      	str	r2, [sp, #92]	; 0x5c
 8009ca0:	f7f6 fa56 	bl	8000150 <strlen>
 8009ca4:	f04f 0800 	mov.w	r8, #0
 8009ca8:	4604      	mov	r4, r0
 8009caa:	f04f 0900 	mov.w	r9, #0
 8009cae:	961b      	str	r6, [sp, #108]	; 0x6c
 8009cb0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009cb2:	781a      	ldrb	r2, [r3, #0]
 8009cb4:	2a2b      	cmp	r2, #43	; 0x2b
 8009cb6:	d04c      	beq.n	8009d52 <_strtod_l+0xca>
 8009cb8:	d83a      	bhi.n	8009d30 <_strtod_l+0xa8>
 8009cba:	2a0d      	cmp	r2, #13
 8009cbc:	d833      	bhi.n	8009d26 <_strtod_l+0x9e>
 8009cbe:	2a08      	cmp	r2, #8
 8009cc0:	d833      	bhi.n	8009d2a <_strtod_l+0xa2>
 8009cc2:	2a00      	cmp	r2, #0
 8009cc4:	d03d      	beq.n	8009d42 <_strtod_l+0xba>
 8009cc6:	2300      	movs	r3, #0
 8009cc8:	930c      	str	r3, [sp, #48]	; 0x30
 8009cca:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8009ccc:	782b      	ldrb	r3, [r5, #0]
 8009cce:	2b30      	cmp	r3, #48	; 0x30
 8009cd0:	f040 80af 	bne.w	8009e32 <_strtod_l+0x1aa>
 8009cd4:	786b      	ldrb	r3, [r5, #1]
 8009cd6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009cda:	2b58      	cmp	r3, #88	; 0x58
 8009cdc:	d16c      	bne.n	8009db8 <_strtod_l+0x130>
 8009cde:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009ce0:	4650      	mov	r0, sl
 8009ce2:	9301      	str	r3, [sp, #4]
 8009ce4:	ab1c      	add	r3, sp, #112	; 0x70
 8009ce6:	9300      	str	r3, [sp, #0]
 8009ce8:	4a8d      	ldr	r2, [pc, #564]	; (8009f20 <_strtod_l+0x298>)
 8009cea:	f8cd b008 	str.w	fp, [sp, #8]
 8009cee:	ab1d      	add	r3, sp, #116	; 0x74
 8009cf0:	a91b      	add	r1, sp, #108	; 0x6c
 8009cf2:	f001 feb7 	bl	800ba64 <__gethex>
 8009cf6:	f010 0607 	ands.w	r6, r0, #7
 8009cfa:	4604      	mov	r4, r0
 8009cfc:	d005      	beq.n	8009d0a <_strtod_l+0x82>
 8009cfe:	2e06      	cmp	r6, #6
 8009d00:	d129      	bne.n	8009d56 <_strtod_l+0xce>
 8009d02:	2300      	movs	r3, #0
 8009d04:	3501      	adds	r5, #1
 8009d06:	951b      	str	r5, [sp, #108]	; 0x6c
 8009d08:	930c      	str	r3, [sp, #48]	; 0x30
 8009d0a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	f040 8596 	bne.w	800a83e <_strtod_l+0xbb6>
 8009d12:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009d14:	b1d3      	cbz	r3, 8009d4c <_strtod_l+0xc4>
 8009d16:	4642      	mov	r2, r8
 8009d18:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009d1c:	4610      	mov	r0, r2
 8009d1e:	4619      	mov	r1, r3
 8009d20:	b021      	add	sp, #132	; 0x84
 8009d22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d26:	2a20      	cmp	r2, #32
 8009d28:	d1cd      	bne.n	8009cc6 <_strtod_l+0x3e>
 8009d2a:	3301      	adds	r3, #1
 8009d2c:	931b      	str	r3, [sp, #108]	; 0x6c
 8009d2e:	e7bf      	b.n	8009cb0 <_strtod_l+0x28>
 8009d30:	2a2d      	cmp	r2, #45	; 0x2d
 8009d32:	d1c8      	bne.n	8009cc6 <_strtod_l+0x3e>
 8009d34:	2201      	movs	r2, #1
 8009d36:	920c      	str	r2, [sp, #48]	; 0x30
 8009d38:	1c5a      	adds	r2, r3, #1
 8009d3a:	921b      	str	r2, [sp, #108]	; 0x6c
 8009d3c:	785b      	ldrb	r3, [r3, #1]
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d1c3      	bne.n	8009cca <_strtod_l+0x42>
 8009d42:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009d44:	961b      	str	r6, [sp, #108]	; 0x6c
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	f040 8577 	bne.w	800a83a <_strtod_l+0xbb2>
 8009d4c:	4642      	mov	r2, r8
 8009d4e:	464b      	mov	r3, r9
 8009d50:	e7e4      	b.n	8009d1c <_strtod_l+0x94>
 8009d52:	2200      	movs	r2, #0
 8009d54:	e7ef      	b.n	8009d36 <_strtod_l+0xae>
 8009d56:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8009d58:	b13a      	cbz	r2, 8009d6a <_strtod_l+0xe2>
 8009d5a:	2135      	movs	r1, #53	; 0x35
 8009d5c:	a81e      	add	r0, sp, #120	; 0x78
 8009d5e:	f002 fe3d 	bl	800c9dc <__copybits>
 8009d62:	4650      	mov	r0, sl
 8009d64:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009d66:	f002 fa05 	bl	800c174 <_Bfree>
 8009d6a:	3e01      	subs	r6, #1
 8009d6c:	2e05      	cmp	r6, #5
 8009d6e:	d807      	bhi.n	8009d80 <_strtod_l+0xf8>
 8009d70:	e8df f006 	tbb	[pc, r6]
 8009d74:	1d180b0e 	.word	0x1d180b0e
 8009d78:	030e      	.short	0x030e
 8009d7a:	f04f 0900 	mov.w	r9, #0
 8009d7e:	46c8      	mov	r8, r9
 8009d80:	0721      	lsls	r1, r4, #28
 8009d82:	d5c2      	bpl.n	8009d0a <_strtod_l+0x82>
 8009d84:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8009d88:	e7bf      	b.n	8009d0a <_strtod_l+0x82>
 8009d8a:	e9dd 891e 	ldrd	r8, r9, [sp, #120]	; 0x78
 8009d8e:	e7f7      	b.n	8009d80 <_strtod_l+0xf8>
 8009d90:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8009d92:	e9dd 831e 	ldrd	r8, r3, [sp, #120]	; 0x78
 8009d96:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8009d9a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8009d9e:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8009da2:	e7ed      	b.n	8009d80 <_strtod_l+0xf8>
 8009da4:	f04f 0800 	mov.w	r8, #0
 8009da8:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8009f24 <_strtod_l+0x29c>
 8009dac:	e7e8      	b.n	8009d80 <_strtod_l+0xf8>
 8009dae:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8009db2:	f04f 38ff 	mov.w	r8, #4294967295
 8009db6:	e7e3      	b.n	8009d80 <_strtod_l+0xf8>
 8009db8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009dba:	1c5a      	adds	r2, r3, #1
 8009dbc:	921b      	str	r2, [sp, #108]	; 0x6c
 8009dbe:	785b      	ldrb	r3, [r3, #1]
 8009dc0:	2b30      	cmp	r3, #48	; 0x30
 8009dc2:	d0f9      	beq.n	8009db8 <_strtod_l+0x130>
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d0a0      	beq.n	8009d0a <_strtod_l+0x82>
 8009dc8:	2301      	movs	r3, #1
 8009dca:	9307      	str	r3, [sp, #28]
 8009dcc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009dce:	220a      	movs	r2, #10
 8009dd0:	9308      	str	r3, [sp, #32]
 8009dd2:	2300      	movs	r3, #0
 8009dd4:	469b      	mov	fp, r3
 8009dd6:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8009dda:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8009ddc:	7805      	ldrb	r5, [r0, #0]
 8009dde:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8009de2:	b2d9      	uxtb	r1, r3
 8009de4:	2909      	cmp	r1, #9
 8009de6:	d926      	bls.n	8009e36 <_strtod_l+0x1ae>
 8009de8:	4622      	mov	r2, r4
 8009dea:	4639      	mov	r1, r7
 8009dec:	f003 f960 	bl	800d0b0 <strncmp>
 8009df0:	2800      	cmp	r0, #0
 8009df2:	d032      	beq.n	8009e5a <_strtod_l+0x1d2>
 8009df4:	2000      	movs	r0, #0
 8009df6:	462b      	mov	r3, r5
 8009df8:	465c      	mov	r4, fp
 8009dfa:	4602      	mov	r2, r0
 8009dfc:	9004      	str	r0, [sp, #16]
 8009dfe:	2b65      	cmp	r3, #101	; 0x65
 8009e00:	d001      	beq.n	8009e06 <_strtod_l+0x17e>
 8009e02:	2b45      	cmp	r3, #69	; 0x45
 8009e04:	d113      	bne.n	8009e2e <_strtod_l+0x1a6>
 8009e06:	b91c      	cbnz	r4, 8009e10 <_strtod_l+0x188>
 8009e08:	9b07      	ldr	r3, [sp, #28]
 8009e0a:	4303      	orrs	r3, r0
 8009e0c:	d099      	beq.n	8009d42 <_strtod_l+0xba>
 8009e0e:	2400      	movs	r4, #0
 8009e10:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8009e12:	1c73      	adds	r3, r6, #1
 8009e14:	931b      	str	r3, [sp, #108]	; 0x6c
 8009e16:	7873      	ldrb	r3, [r6, #1]
 8009e18:	2b2b      	cmp	r3, #43	; 0x2b
 8009e1a:	d078      	beq.n	8009f0e <_strtod_l+0x286>
 8009e1c:	2b2d      	cmp	r3, #45	; 0x2d
 8009e1e:	d07b      	beq.n	8009f18 <_strtod_l+0x290>
 8009e20:	2700      	movs	r7, #0
 8009e22:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8009e26:	2909      	cmp	r1, #9
 8009e28:	f240 8082 	bls.w	8009f30 <_strtod_l+0x2a8>
 8009e2c:	961b      	str	r6, [sp, #108]	; 0x6c
 8009e2e:	2500      	movs	r5, #0
 8009e30:	e09e      	b.n	8009f70 <_strtod_l+0x2e8>
 8009e32:	2300      	movs	r3, #0
 8009e34:	e7c9      	b.n	8009dca <_strtod_l+0x142>
 8009e36:	f1bb 0f08 	cmp.w	fp, #8
 8009e3a:	bfd5      	itete	le
 8009e3c:	9906      	ldrle	r1, [sp, #24]
 8009e3e:	9905      	ldrgt	r1, [sp, #20]
 8009e40:	fb02 3301 	mlale	r3, r2, r1, r3
 8009e44:	fb02 3301 	mlagt	r3, r2, r1, r3
 8009e48:	f100 0001 	add.w	r0, r0, #1
 8009e4c:	bfd4      	ite	le
 8009e4e:	9306      	strle	r3, [sp, #24]
 8009e50:	9305      	strgt	r3, [sp, #20]
 8009e52:	f10b 0b01 	add.w	fp, fp, #1
 8009e56:	901b      	str	r0, [sp, #108]	; 0x6c
 8009e58:	e7bf      	b.n	8009dda <_strtod_l+0x152>
 8009e5a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009e5c:	191a      	adds	r2, r3, r4
 8009e5e:	921b      	str	r2, [sp, #108]	; 0x6c
 8009e60:	5d1b      	ldrb	r3, [r3, r4]
 8009e62:	f1bb 0f00 	cmp.w	fp, #0
 8009e66:	d036      	beq.n	8009ed6 <_strtod_l+0x24e>
 8009e68:	465c      	mov	r4, fp
 8009e6a:	9004      	str	r0, [sp, #16]
 8009e6c:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8009e70:	2a09      	cmp	r2, #9
 8009e72:	d912      	bls.n	8009e9a <_strtod_l+0x212>
 8009e74:	2201      	movs	r2, #1
 8009e76:	e7c2      	b.n	8009dfe <_strtod_l+0x176>
 8009e78:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009e7a:	3001      	adds	r0, #1
 8009e7c:	1c5a      	adds	r2, r3, #1
 8009e7e:	921b      	str	r2, [sp, #108]	; 0x6c
 8009e80:	785b      	ldrb	r3, [r3, #1]
 8009e82:	2b30      	cmp	r3, #48	; 0x30
 8009e84:	d0f8      	beq.n	8009e78 <_strtod_l+0x1f0>
 8009e86:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8009e8a:	2a08      	cmp	r2, #8
 8009e8c:	f200 84dc 	bhi.w	800a848 <_strtod_l+0xbc0>
 8009e90:	9004      	str	r0, [sp, #16]
 8009e92:	2000      	movs	r0, #0
 8009e94:	4604      	mov	r4, r0
 8009e96:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8009e98:	9208      	str	r2, [sp, #32]
 8009e9a:	3b30      	subs	r3, #48	; 0x30
 8009e9c:	f100 0201 	add.w	r2, r0, #1
 8009ea0:	d013      	beq.n	8009eca <_strtod_l+0x242>
 8009ea2:	9904      	ldr	r1, [sp, #16]
 8009ea4:	1905      	adds	r5, r0, r4
 8009ea6:	4411      	add	r1, r2
 8009ea8:	9104      	str	r1, [sp, #16]
 8009eaa:	4622      	mov	r2, r4
 8009eac:	210a      	movs	r1, #10
 8009eae:	42aa      	cmp	r2, r5
 8009eb0:	d113      	bne.n	8009eda <_strtod_l+0x252>
 8009eb2:	1822      	adds	r2, r4, r0
 8009eb4:	2a08      	cmp	r2, #8
 8009eb6:	f104 0401 	add.w	r4, r4, #1
 8009eba:	4404      	add	r4, r0
 8009ebc:	dc1b      	bgt.n	8009ef6 <_strtod_l+0x26e>
 8009ebe:	220a      	movs	r2, #10
 8009ec0:	9906      	ldr	r1, [sp, #24]
 8009ec2:	fb02 3301 	mla	r3, r2, r1, r3
 8009ec6:	9306      	str	r3, [sp, #24]
 8009ec8:	2200      	movs	r2, #0
 8009eca:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009ecc:	4610      	mov	r0, r2
 8009ece:	1c59      	adds	r1, r3, #1
 8009ed0:	911b      	str	r1, [sp, #108]	; 0x6c
 8009ed2:	785b      	ldrb	r3, [r3, #1]
 8009ed4:	e7ca      	b.n	8009e6c <_strtod_l+0x1e4>
 8009ed6:	4658      	mov	r0, fp
 8009ed8:	e7d3      	b.n	8009e82 <_strtod_l+0x1fa>
 8009eda:	2a08      	cmp	r2, #8
 8009edc:	dc04      	bgt.n	8009ee8 <_strtod_l+0x260>
 8009ede:	9f06      	ldr	r7, [sp, #24]
 8009ee0:	434f      	muls	r7, r1
 8009ee2:	9706      	str	r7, [sp, #24]
 8009ee4:	3201      	adds	r2, #1
 8009ee6:	e7e2      	b.n	8009eae <_strtod_l+0x226>
 8009ee8:	1c57      	adds	r7, r2, #1
 8009eea:	2f10      	cmp	r7, #16
 8009eec:	bfde      	ittt	le
 8009eee:	9f05      	ldrle	r7, [sp, #20]
 8009ef0:	434f      	mulle	r7, r1
 8009ef2:	9705      	strle	r7, [sp, #20]
 8009ef4:	e7f6      	b.n	8009ee4 <_strtod_l+0x25c>
 8009ef6:	2c10      	cmp	r4, #16
 8009ef8:	bfdf      	itttt	le
 8009efa:	220a      	movle	r2, #10
 8009efc:	9905      	ldrle	r1, [sp, #20]
 8009efe:	fb02 3301 	mlale	r3, r2, r1, r3
 8009f02:	9305      	strle	r3, [sp, #20]
 8009f04:	e7e0      	b.n	8009ec8 <_strtod_l+0x240>
 8009f06:	2300      	movs	r3, #0
 8009f08:	2201      	movs	r2, #1
 8009f0a:	9304      	str	r3, [sp, #16]
 8009f0c:	e77c      	b.n	8009e08 <_strtod_l+0x180>
 8009f0e:	2700      	movs	r7, #0
 8009f10:	1cb3      	adds	r3, r6, #2
 8009f12:	931b      	str	r3, [sp, #108]	; 0x6c
 8009f14:	78b3      	ldrb	r3, [r6, #2]
 8009f16:	e784      	b.n	8009e22 <_strtod_l+0x19a>
 8009f18:	2701      	movs	r7, #1
 8009f1a:	e7f9      	b.n	8009f10 <_strtod_l+0x288>
 8009f1c:	0800da6c 	.word	0x0800da6c
 8009f20:	0800d77c 	.word	0x0800d77c
 8009f24:	7ff00000 	.word	0x7ff00000
 8009f28:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009f2a:	1c59      	adds	r1, r3, #1
 8009f2c:	911b      	str	r1, [sp, #108]	; 0x6c
 8009f2e:	785b      	ldrb	r3, [r3, #1]
 8009f30:	2b30      	cmp	r3, #48	; 0x30
 8009f32:	d0f9      	beq.n	8009f28 <_strtod_l+0x2a0>
 8009f34:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8009f38:	2908      	cmp	r1, #8
 8009f3a:	f63f af78 	bhi.w	8009e2e <_strtod_l+0x1a6>
 8009f3e:	f04f 0e0a 	mov.w	lr, #10
 8009f42:	f1a3 0c30 	sub.w	ip, r3, #48	; 0x30
 8009f46:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009f48:	9309      	str	r3, [sp, #36]	; 0x24
 8009f4a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009f4c:	1c59      	adds	r1, r3, #1
 8009f4e:	911b      	str	r1, [sp, #108]	; 0x6c
 8009f50:	785b      	ldrb	r3, [r3, #1]
 8009f52:	f1a3 0530 	sub.w	r5, r3, #48	; 0x30
 8009f56:	2d09      	cmp	r5, #9
 8009f58:	d935      	bls.n	8009fc6 <_strtod_l+0x33e>
 8009f5a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8009f5c:	1b49      	subs	r1, r1, r5
 8009f5e:	2908      	cmp	r1, #8
 8009f60:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8009f64:	dc02      	bgt.n	8009f6c <_strtod_l+0x2e4>
 8009f66:	4565      	cmp	r5, ip
 8009f68:	bfa8      	it	ge
 8009f6a:	4665      	movge	r5, ip
 8009f6c:	b107      	cbz	r7, 8009f70 <_strtod_l+0x2e8>
 8009f6e:	426d      	negs	r5, r5
 8009f70:	2c00      	cmp	r4, #0
 8009f72:	d14c      	bne.n	800a00e <_strtod_l+0x386>
 8009f74:	9907      	ldr	r1, [sp, #28]
 8009f76:	4301      	orrs	r1, r0
 8009f78:	f47f aec7 	bne.w	8009d0a <_strtod_l+0x82>
 8009f7c:	2a00      	cmp	r2, #0
 8009f7e:	f47f aee0 	bne.w	8009d42 <_strtod_l+0xba>
 8009f82:	2b69      	cmp	r3, #105	; 0x69
 8009f84:	d026      	beq.n	8009fd4 <_strtod_l+0x34c>
 8009f86:	dc23      	bgt.n	8009fd0 <_strtod_l+0x348>
 8009f88:	2b49      	cmp	r3, #73	; 0x49
 8009f8a:	d023      	beq.n	8009fd4 <_strtod_l+0x34c>
 8009f8c:	2b4e      	cmp	r3, #78	; 0x4e
 8009f8e:	f47f aed8 	bne.w	8009d42 <_strtod_l+0xba>
 8009f92:	499c      	ldr	r1, [pc, #624]	; (800a204 <_strtod_l+0x57c>)
 8009f94:	a81b      	add	r0, sp, #108	; 0x6c
 8009f96:	f001 ffb3 	bl	800bf00 <__match>
 8009f9a:	2800      	cmp	r0, #0
 8009f9c:	f43f aed1 	beq.w	8009d42 <_strtod_l+0xba>
 8009fa0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009fa2:	781b      	ldrb	r3, [r3, #0]
 8009fa4:	2b28      	cmp	r3, #40	; 0x28
 8009fa6:	d12c      	bne.n	800a002 <_strtod_l+0x37a>
 8009fa8:	4997      	ldr	r1, [pc, #604]	; (800a208 <_strtod_l+0x580>)
 8009faa:	aa1e      	add	r2, sp, #120	; 0x78
 8009fac:	a81b      	add	r0, sp, #108	; 0x6c
 8009fae:	f001 ffbb 	bl	800bf28 <__hexnan>
 8009fb2:	2805      	cmp	r0, #5
 8009fb4:	d125      	bne.n	800a002 <_strtod_l+0x37a>
 8009fb6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009fb8:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 8009fbc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8009fc0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8009fc4:	e6a1      	b.n	8009d0a <_strtod_l+0x82>
 8009fc6:	fb0e 3c0c 	mla	ip, lr, ip, r3
 8009fca:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8009fce:	e7bc      	b.n	8009f4a <_strtod_l+0x2c2>
 8009fd0:	2b6e      	cmp	r3, #110	; 0x6e
 8009fd2:	e7dc      	b.n	8009f8e <_strtod_l+0x306>
 8009fd4:	498d      	ldr	r1, [pc, #564]	; (800a20c <_strtod_l+0x584>)
 8009fd6:	a81b      	add	r0, sp, #108	; 0x6c
 8009fd8:	f001 ff92 	bl	800bf00 <__match>
 8009fdc:	2800      	cmp	r0, #0
 8009fde:	f43f aeb0 	beq.w	8009d42 <_strtod_l+0xba>
 8009fe2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009fe4:	498a      	ldr	r1, [pc, #552]	; (800a210 <_strtod_l+0x588>)
 8009fe6:	3b01      	subs	r3, #1
 8009fe8:	a81b      	add	r0, sp, #108	; 0x6c
 8009fea:	931b      	str	r3, [sp, #108]	; 0x6c
 8009fec:	f001 ff88 	bl	800bf00 <__match>
 8009ff0:	b910      	cbnz	r0, 8009ff8 <_strtod_l+0x370>
 8009ff2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009ff4:	3301      	adds	r3, #1
 8009ff6:	931b      	str	r3, [sp, #108]	; 0x6c
 8009ff8:	f04f 0800 	mov.w	r8, #0
 8009ffc:	f8df 9220 	ldr.w	r9, [pc, #544]	; 800a220 <_strtod_l+0x598>
 800a000:	e683      	b.n	8009d0a <_strtod_l+0x82>
 800a002:	4884      	ldr	r0, [pc, #528]	; (800a214 <_strtod_l+0x58c>)
 800a004:	f003 f84e 	bl	800d0a4 <nan>
 800a008:	4680      	mov	r8, r0
 800a00a:	4689      	mov	r9, r1
 800a00c:	e67d      	b.n	8009d0a <_strtod_l+0x82>
 800a00e:	9b04      	ldr	r3, [sp, #16]
 800a010:	f1bb 0f00 	cmp.w	fp, #0
 800a014:	bf08      	it	eq
 800a016:	46a3      	moveq	fp, r4
 800a018:	1aeb      	subs	r3, r5, r3
 800a01a:	2c10      	cmp	r4, #16
 800a01c:	9806      	ldr	r0, [sp, #24]
 800a01e:	4626      	mov	r6, r4
 800a020:	9307      	str	r3, [sp, #28]
 800a022:	bfa8      	it	ge
 800a024:	2610      	movge	r6, #16
 800a026:	f7f6 f9dd 	bl	80003e4 <__aeabi_ui2d>
 800a02a:	2c09      	cmp	r4, #9
 800a02c:	4680      	mov	r8, r0
 800a02e:	4689      	mov	r9, r1
 800a030:	dd13      	ble.n	800a05a <_strtod_l+0x3d2>
 800a032:	4b79      	ldr	r3, [pc, #484]	; (800a218 <_strtod_l+0x590>)
 800a034:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a038:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800a03c:	f7f6 fa4c 	bl	80004d8 <__aeabi_dmul>
 800a040:	4680      	mov	r8, r0
 800a042:	9805      	ldr	r0, [sp, #20]
 800a044:	4689      	mov	r9, r1
 800a046:	f7f6 f9cd 	bl	80003e4 <__aeabi_ui2d>
 800a04a:	4602      	mov	r2, r0
 800a04c:	460b      	mov	r3, r1
 800a04e:	4640      	mov	r0, r8
 800a050:	4649      	mov	r1, r9
 800a052:	f7f6 f88b 	bl	800016c <__adddf3>
 800a056:	4680      	mov	r8, r0
 800a058:	4689      	mov	r9, r1
 800a05a:	2c0f      	cmp	r4, #15
 800a05c:	dc36      	bgt.n	800a0cc <_strtod_l+0x444>
 800a05e:	9b07      	ldr	r3, [sp, #28]
 800a060:	2b00      	cmp	r3, #0
 800a062:	f43f ae52 	beq.w	8009d0a <_strtod_l+0x82>
 800a066:	dd22      	ble.n	800a0ae <_strtod_l+0x426>
 800a068:	2b16      	cmp	r3, #22
 800a06a:	dc09      	bgt.n	800a080 <_strtod_l+0x3f8>
 800a06c:	4c6a      	ldr	r4, [pc, #424]	; (800a218 <_strtod_l+0x590>)
 800a06e:	4642      	mov	r2, r8
 800a070:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
 800a074:	464b      	mov	r3, r9
 800a076:	e9d4 0100 	ldrd	r0, r1, [r4]
 800a07a:	f7f6 fa2d 	bl	80004d8 <__aeabi_dmul>
 800a07e:	e7c3      	b.n	800a008 <_strtod_l+0x380>
 800a080:	9a07      	ldr	r2, [sp, #28]
 800a082:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800a086:	4293      	cmp	r3, r2
 800a088:	db20      	blt.n	800a0cc <_strtod_l+0x444>
 800a08a:	4d63      	ldr	r5, [pc, #396]	; (800a218 <_strtod_l+0x590>)
 800a08c:	f1c4 040f 	rsb	r4, r4, #15
 800a090:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800a094:	4642      	mov	r2, r8
 800a096:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a09a:	464b      	mov	r3, r9
 800a09c:	f7f6 fa1c 	bl	80004d8 <__aeabi_dmul>
 800a0a0:	9b07      	ldr	r3, [sp, #28]
 800a0a2:	1b1c      	subs	r4, r3, r4
 800a0a4:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800a0a8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a0ac:	e7e5      	b.n	800a07a <_strtod_l+0x3f2>
 800a0ae:	9b07      	ldr	r3, [sp, #28]
 800a0b0:	3316      	adds	r3, #22
 800a0b2:	db0b      	blt.n	800a0cc <_strtod_l+0x444>
 800a0b4:	9b04      	ldr	r3, [sp, #16]
 800a0b6:	4a58      	ldr	r2, [pc, #352]	; (800a218 <_strtod_l+0x590>)
 800a0b8:	1b5d      	subs	r5, r3, r5
 800a0ba:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800a0be:	4640      	mov	r0, r8
 800a0c0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a0c4:	4649      	mov	r1, r9
 800a0c6:	f7f6 fb31 	bl	800072c <__aeabi_ddiv>
 800a0ca:	e79d      	b.n	800a008 <_strtod_l+0x380>
 800a0cc:	9b07      	ldr	r3, [sp, #28]
 800a0ce:	1ba6      	subs	r6, r4, r6
 800a0d0:	441e      	add	r6, r3
 800a0d2:	2e00      	cmp	r6, #0
 800a0d4:	dd71      	ble.n	800a1ba <_strtod_l+0x532>
 800a0d6:	f016 030f 	ands.w	r3, r6, #15
 800a0da:	d00a      	beq.n	800a0f2 <_strtod_l+0x46a>
 800a0dc:	494e      	ldr	r1, [pc, #312]	; (800a218 <_strtod_l+0x590>)
 800a0de:	4642      	mov	r2, r8
 800a0e0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a0e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a0e8:	464b      	mov	r3, r9
 800a0ea:	f7f6 f9f5 	bl	80004d8 <__aeabi_dmul>
 800a0ee:	4680      	mov	r8, r0
 800a0f0:	4689      	mov	r9, r1
 800a0f2:	f036 060f 	bics.w	r6, r6, #15
 800a0f6:	d050      	beq.n	800a19a <_strtod_l+0x512>
 800a0f8:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 800a0fc:	dd27      	ble.n	800a14e <_strtod_l+0x4c6>
 800a0fe:	f04f 0b00 	mov.w	fp, #0
 800a102:	f8cd b010 	str.w	fp, [sp, #16]
 800a106:	f8cd b020 	str.w	fp, [sp, #32]
 800a10a:	f8cd b018 	str.w	fp, [sp, #24]
 800a10e:	2322      	movs	r3, #34	; 0x22
 800a110:	f04f 0800 	mov.w	r8, #0
 800a114:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800a220 <_strtod_l+0x598>
 800a118:	f8ca 3000 	str.w	r3, [sl]
 800a11c:	9b08      	ldr	r3, [sp, #32]
 800a11e:	2b00      	cmp	r3, #0
 800a120:	f43f adf3 	beq.w	8009d0a <_strtod_l+0x82>
 800a124:	4650      	mov	r0, sl
 800a126:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a128:	f002 f824 	bl	800c174 <_Bfree>
 800a12c:	4650      	mov	r0, sl
 800a12e:	9906      	ldr	r1, [sp, #24]
 800a130:	f002 f820 	bl	800c174 <_Bfree>
 800a134:	4650      	mov	r0, sl
 800a136:	9904      	ldr	r1, [sp, #16]
 800a138:	f002 f81c 	bl	800c174 <_Bfree>
 800a13c:	4650      	mov	r0, sl
 800a13e:	9908      	ldr	r1, [sp, #32]
 800a140:	f002 f818 	bl	800c174 <_Bfree>
 800a144:	4659      	mov	r1, fp
 800a146:	4650      	mov	r0, sl
 800a148:	f002 f814 	bl	800c174 <_Bfree>
 800a14c:	e5dd      	b.n	8009d0a <_strtod_l+0x82>
 800a14e:	2300      	movs	r3, #0
 800a150:	4640      	mov	r0, r8
 800a152:	4649      	mov	r1, r9
 800a154:	461f      	mov	r7, r3
 800a156:	1136      	asrs	r6, r6, #4
 800a158:	2e01      	cmp	r6, #1
 800a15a:	dc21      	bgt.n	800a1a0 <_strtod_l+0x518>
 800a15c:	b10b      	cbz	r3, 800a162 <_strtod_l+0x4da>
 800a15e:	4680      	mov	r8, r0
 800a160:	4689      	mov	r9, r1
 800a162:	4b2e      	ldr	r3, [pc, #184]	; (800a21c <_strtod_l+0x594>)
 800a164:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800a168:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800a16c:	4642      	mov	r2, r8
 800a16e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a172:	464b      	mov	r3, r9
 800a174:	f7f6 f9b0 	bl	80004d8 <__aeabi_dmul>
 800a178:	4b29      	ldr	r3, [pc, #164]	; (800a220 <_strtod_l+0x598>)
 800a17a:	460a      	mov	r2, r1
 800a17c:	400b      	ands	r3, r1
 800a17e:	4929      	ldr	r1, [pc, #164]	; (800a224 <_strtod_l+0x59c>)
 800a180:	4680      	mov	r8, r0
 800a182:	428b      	cmp	r3, r1
 800a184:	d8bb      	bhi.n	800a0fe <_strtod_l+0x476>
 800a186:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800a18a:	428b      	cmp	r3, r1
 800a18c:	bf86      	itte	hi
 800a18e:	f04f 38ff 	movhi.w	r8, #4294967295
 800a192:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 800a228 <_strtod_l+0x5a0>
 800a196:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800a19a:	2300      	movs	r3, #0
 800a19c:	9305      	str	r3, [sp, #20]
 800a19e:	e07e      	b.n	800a29e <_strtod_l+0x616>
 800a1a0:	07f2      	lsls	r2, r6, #31
 800a1a2:	d507      	bpl.n	800a1b4 <_strtod_l+0x52c>
 800a1a4:	4b1d      	ldr	r3, [pc, #116]	; (800a21c <_strtod_l+0x594>)
 800a1a6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a1aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1ae:	f7f6 f993 	bl	80004d8 <__aeabi_dmul>
 800a1b2:	2301      	movs	r3, #1
 800a1b4:	3701      	adds	r7, #1
 800a1b6:	1076      	asrs	r6, r6, #1
 800a1b8:	e7ce      	b.n	800a158 <_strtod_l+0x4d0>
 800a1ba:	d0ee      	beq.n	800a19a <_strtod_l+0x512>
 800a1bc:	4276      	negs	r6, r6
 800a1be:	f016 020f 	ands.w	r2, r6, #15
 800a1c2:	d00a      	beq.n	800a1da <_strtod_l+0x552>
 800a1c4:	4b14      	ldr	r3, [pc, #80]	; (800a218 <_strtod_l+0x590>)
 800a1c6:	4640      	mov	r0, r8
 800a1c8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a1cc:	4649      	mov	r1, r9
 800a1ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1d2:	f7f6 faab 	bl	800072c <__aeabi_ddiv>
 800a1d6:	4680      	mov	r8, r0
 800a1d8:	4689      	mov	r9, r1
 800a1da:	1136      	asrs	r6, r6, #4
 800a1dc:	d0dd      	beq.n	800a19a <_strtod_l+0x512>
 800a1de:	2e1f      	cmp	r6, #31
 800a1e0:	dd24      	ble.n	800a22c <_strtod_l+0x5a4>
 800a1e2:	f04f 0b00 	mov.w	fp, #0
 800a1e6:	f8cd b010 	str.w	fp, [sp, #16]
 800a1ea:	f8cd b020 	str.w	fp, [sp, #32]
 800a1ee:	f8cd b018 	str.w	fp, [sp, #24]
 800a1f2:	2322      	movs	r3, #34	; 0x22
 800a1f4:	f04f 0800 	mov.w	r8, #0
 800a1f8:	f04f 0900 	mov.w	r9, #0
 800a1fc:	f8ca 3000 	str.w	r3, [sl]
 800a200:	e78c      	b.n	800a11c <_strtod_l+0x494>
 800a202:	bf00      	nop
 800a204:	0800d74d 	.word	0x0800d74d
 800a208:	0800d790 	.word	0x0800d790
 800a20c:	0800d745 	.word	0x0800d745
 800a210:	0800d988 	.word	0x0800d988
 800a214:	0800d883 	.word	0x0800d883
 800a218:	0800db08 	.word	0x0800db08
 800a21c:	0800dae0 	.word	0x0800dae0
 800a220:	7ff00000 	.word	0x7ff00000
 800a224:	7ca00000 	.word	0x7ca00000
 800a228:	7fefffff 	.word	0x7fefffff
 800a22c:	f016 0310 	ands.w	r3, r6, #16
 800a230:	bf18      	it	ne
 800a232:	236a      	movne	r3, #106	; 0x6a
 800a234:	4640      	mov	r0, r8
 800a236:	9305      	str	r3, [sp, #20]
 800a238:	4649      	mov	r1, r9
 800a23a:	2300      	movs	r3, #0
 800a23c:	4fb2      	ldr	r7, [pc, #712]	; (800a508 <_strtod_l+0x880>)
 800a23e:	07f2      	lsls	r2, r6, #31
 800a240:	d504      	bpl.n	800a24c <_strtod_l+0x5c4>
 800a242:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a246:	f7f6 f947 	bl	80004d8 <__aeabi_dmul>
 800a24a:	2301      	movs	r3, #1
 800a24c:	1076      	asrs	r6, r6, #1
 800a24e:	f107 0708 	add.w	r7, r7, #8
 800a252:	d1f4      	bne.n	800a23e <_strtod_l+0x5b6>
 800a254:	b10b      	cbz	r3, 800a25a <_strtod_l+0x5d2>
 800a256:	4680      	mov	r8, r0
 800a258:	4689      	mov	r9, r1
 800a25a:	9b05      	ldr	r3, [sp, #20]
 800a25c:	b1bb      	cbz	r3, 800a28e <_strtod_l+0x606>
 800a25e:	f3c9 530a 	ubfx	r3, r9, #20, #11
 800a262:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a266:	2b00      	cmp	r3, #0
 800a268:	4649      	mov	r1, r9
 800a26a:	dd10      	ble.n	800a28e <_strtod_l+0x606>
 800a26c:	2b1f      	cmp	r3, #31
 800a26e:	f340 812b 	ble.w	800a4c8 <_strtod_l+0x840>
 800a272:	2b34      	cmp	r3, #52	; 0x34
 800a274:	bfd8      	it	le
 800a276:	f04f 32ff 	movle.w	r2, #4294967295
 800a27a:	f04f 0800 	mov.w	r8, #0
 800a27e:	bfcf      	iteee	gt
 800a280:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800a284:	3b20      	suble	r3, #32
 800a286:	fa02 f303 	lslle.w	r3, r2, r3
 800a28a:	ea03 0901 	andle.w	r9, r3, r1
 800a28e:	2200      	movs	r2, #0
 800a290:	2300      	movs	r3, #0
 800a292:	4640      	mov	r0, r8
 800a294:	4649      	mov	r1, r9
 800a296:	f7f6 fb87 	bl	80009a8 <__aeabi_dcmpeq>
 800a29a:	2800      	cmp	r0, #0
 800a29c:	d1a1      	bne.n	800a1e2 <_strtod_l+0x55a>
 800a29e:	9b06      	ldr	r3, [sp, #24]
 800a2a0:	465a      	mov	r2, fp
 800a2a2:	9300      	str	r3, [sp, #0]
 800a2a4:	4650      	mov	r0, sl
 800a2a6:	4623      	mov	r3, r4
 800a2a8:	9908      	ldr	r1, [sp, #32]
 800a2aa:	f001 ffcf 	bl	800c24c <__s2b>
 800a2ae:	9008      	str	r0, [sp, #32]
 800a2b0:	2800      	cmp	r0, #0
 800a2b2:	f43f af24 	beq.w	800a0fe <_strtod_l+0x476>
 800a2b6:	9b04      	ldr	r3, [sp, #16]
 800a2b8:	f04f 0b00 	mov.w	fp, #0
 800a2bc:	1b5d      	subs	r5, r3, r5
 800a2be:	9b07      	ldr	r3, [sp, #28]
 800a2c0:	f8cd b010 	str.w	fp, [sp, #16]
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	bfb4      	ite	lt
 800a2c8:	462b      	movlt	r3, r5
 800a2ca:	2300      	movge	r3, #0
 800a2cc:	930e      	str	r3, [sp, #56]	; 0x38
 800a2ce:	9b07      	ldr	r3, [sp, #28]
 800a2d0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a2d4:	9316      	str	r3, [sp, #88]	; 0x58
 800a2d6:	9b08      	ldr	r3, [sp, #32]
 800a2d8:	4650      	mov	r0, sl
 800a2da:	6859      	ldr	r1, [r3, #4]
 800a2dc:	f001 ff0a 	bl	800c0f4 <_Balloc>
 800a2e0:	9006      	str	r0, [sp, #24]
 800a2e2:	2800      	cmp	r0, #0
 800a2e4:	f43f af13 	beq.w	800a10e <_strtod_l+0x486>
 800a2e8:	9b08      	ldr	r3, [sp, #32]
 800a2ea:	300c      	adds	r0, #12
 800a2ec:	691a      	ldr	r2, [r3, #16]
 800a2ee:	f103 010c 	add.w	r1, r3, #12
 800a2f2:	3202      	adds	r2, #2
 800a2f4:	0092      	lsls	r2, r2, #2
 800a2f6:	f7fe fc88 	bl	8008c0a <memcpy>
 800a2fa:	ab1e      	add	r3, sp, #120	; 0x78
 800a2fc:	9301      	str	r3, [sp, #4]
 800a2fe:	ab1d      	add	r3, sp, #116	; 0x74
 800a300:	9300      	str	r3, [sp, #0]
 800a302:	4642      	mov	r2, r8
 800a304:	464b      	mov	r3, r9
 800a306:	4650      	mov	r0, sl
 800a308:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
 800a30c:	f002 fadc 	bl	800c8c8 <__d2b>
 800a310:	901c      	str	r0, [sp, #112]	; 0x70
 800a312:	2800      	cmp	r0, #0
 800a314:	f43f aefb 	beq.w	800a10e <_strtod_l+0x486>
 800a318:	2101      	movs	r1, #1
 800a31a:	4650      	mov	r0, sl
 800a31c:	f002 f82e 	bl	800c37c <__i2b>
 800a320:	4603      	mov	r3, r0
 800a322:	9004      	str	r0, [sp, #16]
 800a324:	2800      	cmp	r0, #0
 800a326:	f43f aef2 	beq.w	800a10e <_strtod_l+0x486>
 800a32a:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 800a32c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800a32e:	2d00      	cmp	r5, #0
 800a330:	bfab      	itete	ge
 800a332:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800a334:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800a336:	18ee      	addge	r6, r5, r3
 800a338:	1b5c      	sublt	r4, r3, r5
 800a33a:	9b05      	ldr	r3, [sp, #20]
 800a33c:	bfa8      	it	ge
 800a33e:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 800a340:	eba5 0503 	sub.w	r5, r5, r3
 800a344:	4415      	add	r5, r2
 800a346:	4b71      	ldr	r3, [pc, #452]	; (800a50c <_strtod_l+0x884>)
 800a348:	f105 35ff 	add.w	r5, r5, #4294967295
 800a34c:	bfb8      	it	lt
 800a34e:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 800a350:	429d      	cmp	r5, r3
 800a352:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800a356:	f280 80c9 	bge.w	800a4ec <_strtod_l+0x864>
 800a35a:	1b5b      	subs	r3, r3, r5
 800a35c:	2b1f      	cmp	r3, #31
 800a35e:	f04f 0701 	mov.w	r7, #1
 800a362:	eba2 0203 	sub.w	r2, r2, r3
 800a366:	f300 80b6 	bgt.w	800a4d6 <_strtod_l+0x84e>
 800a36a:	2500      	movs	r5, #0
 800a36c:	fa07 f303 	lsl.w	r3, r7, r3
 800a370:	930f      	str	r3, [sp, #60]	; 0x3c
 800a372:	18b7      	adds	r7, r6, r2
 800a374:	9b05      	ldr	r3, [sp, #20]
 800a376:	42be      	cmp	r6, r7
 800a378:	4414      	add	r4, r2
 800a37a:	441c      	add	r4, r3
 800a37c:	4633      	mov	r3, r6
 800a37e:	bfa8      	it	ge
 800a380:	463b      	movge	r3, r7
 800a382:	42a3      	cmp	r3, r4
 800a384:	bfa8      	it	ge
 800a386:	4623      	movge	r3, r4
 800a388:	2b00      	cmp	r3, #0
 800a38a:	bfc2      	ittt	gt
 800a38c:	1aff      	subgt	r7, r7, r3
 800a38e:	1ae4      	subgt	r4, r4, r3
 800a390:	1af6      	subgt	r6, r6, r3
 800a392:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a394:	2b00      	cmp	r3, #0
 800a396:	dd17      	ble.n	800a3c8 <_strtod_l+0x740>
 800a398:	461a      	mov	r2, r3
 800a39a:	4650      	mov	r0, sl
 800a39c:	9904      	ldr	r1, [sp, #16]
 800a39e:	f002 f8a7 	bl	800c4f0 <__pow5mult>
 800a3a2:	9004      	str	r0, [sp, #16]
 800a3a4:	2800      	cmp	r0, #0
 800a3a6:	f43f aeb2 	beq.w	800a10e <_strtod_l+0x486>
 800a3aa:	4601      	mov	r1, r0
 800a3ac:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800a3ae:	4650      	mov	r0, sl
 800a3b0:	f001 fffa 	bl	800c3a8 <__multiply>
 800a3b4:	9009      	str	r0, [sp, #36]	; 0x24
 800a3b6:	2800      	cmp	r0, #0
 800a3b8:	f43f aea9 	beq.w	800a10e <_strtod_l+0x486>
 800a3bc:	4650      	mov	r0, sl
 800a3be:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a3c0:	f001 fed8 	bl	800c174 <_Bfree>
 800a3c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3c6:	931c      	str	r3, [sp, #112]	; 0x70
 800a3c8:	2f00      	cmp	r7, #0
 800a3ca:	f300 8093 	bgt.w	800a4f4 <_strtod_l+0x86c>
 800a3ce:	9b07      	ldr	r3, [sp, #28]
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	dd08      	ble.n	800a3e6 <_strtod_l+0x75e>
 800a3d4:	4650      	mov	r0, sl
 800a3d6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a3d8:	9906      	ldr	r1, [sp, #24]
 800a3da:	f002 f889 	bl	800c4f0 <__pow5mult>
 800a3de:	9006      	str	r0, [sp, #24]
 800a3e0:	2800      	cmp	r0, #0
 800a3e2:	f43f ae94 	beq.w	800a10e <_strtod_l+0x486>
 800a3e6:	2c00      	cmp	r4, #0
 800a3e8:	dd08      	ble.n	800a3fc <_strtod_l+0x774>
 800a3ea:	4622      	mov	r2, r4
 800a3ec:	4650      	mov	r0, sl
 800a3ee:	9906      	ldr	r1, [sp, #24]
 800a3f0:	f002 f8d8 	bl	800c5a4 <__lshift>
 800a3f4:	9006      	str	r0, [sp, #24]
 800a3f6:	2800      	cmp	r0, #0
 800a3f8:	f43f ae89 	beq.w	800a10e <_strtod_l+0x486>
 800a3fc:	2e00      	cmp	r6, #0
 800a3fe:	dd08      	ble.n	800a412 <_strtod_l+0x78a>
 800a400:	4632      	mov	r2, r6
 800a402:	4650      	mov	r0, sl
 800a404:	9904      	ldr	r1, [sp, #16]
 800a406:	f002 f8cd 	bl	800c5a4 <__lshift>
 800a40a:	9004      	str	r0, [sp, #16]
 800a40c:	2800      	cmp	r0, #0
 800a40e:	f43f ae7e 	beq.w	800a10e <_strtod_l+0x486>
 800a412:	4650      	mov	r0, sl
 800a414:	9a06      	ldr	r2, [sp, #24]
 800a416:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a418:	f002 f94c 	bl	800c6b4 <__mdiff>
 800a41c:	4683      	mov	fp, r0
 800a41e:	2800      	cmp	r0, #0
 800a420:	f43f ae75 	beq.w	800a10e <_strtod_l+0x486>
 800a424:	2400      	movs	r4, #0
 800a426:	68c3      	ldr	r3, [r0, #12]
 800a428:	9904      	ldr	r1, [sp, #16]
 800a42a:	60c4      	str	r4, [r0, #12]
 800a42c:	930d      	str	r3, [sp, #52]	; 0x34
 800a42e:	f002 f925 	bl	800c67c <__mcmp>
 800a432:	42a0      	cmp	r0, r4
 800a434:	da70      	bge.n	800a518 <_strtod_l+0x890>
 800a436:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a438:	ea53 0308 	orrs.w	r3, r3, r8
 800a43c:	f040 8096 	bne.w	800a56c <_strtod_l+0x8e4>
 800a440:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a444:	2b00      	cmp	r3, #0
 800a446:	f040 8091 	bne.w	800a56c <_strtod_l+0x8e4>
 800a44a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a44e:	0d1b      	lsrs	r3, r3, #20
 800a450:	051b      	lsls	r3, r3, #20
 800a452:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800a456:	f240 8089 	bls.w	800a56c <_strtod_l+0x8e4>
 800a45a:	f8db 3014 	ldr.w	r3, [fp, #20]
 800a45e:	b923      	cbnz	r3, 800a46a <_strtod_l+0x7e2>
 800a460:	f8db 3010 	ldr.w	r3, [fp, #16]
 800a464:	2b01      	cmp	r3, #1
 800a466:	f340 8081 	ble.w	800a56c <_strtod_l+0x8e4>
 800a46a:	4659      	mov	r1, fp
 800a46c:	2201      	movs	r2, #1
 800a46e:	4650      	mov	r0, sl
 800a470:	f002 f898 	bl	800c5a4 <__lshift>
 800a474:	9904      	ldr	r1, [sp, #16]
 800a476:	4683      	mov	fp, r0
 800a478:	f002 f900 	bl	800c67c <__mcmp>
 800a47c:	2800      	cmp	r0, #0
 800a47e:	dd75      	ble.n	800a56c <_strtod_l+0x8e4>
 800a480:	9905      	ldr	r1, [sp, #20]
 800a482:	464b      	mov	r3, r9
 800a484:	4a22      	ldr	r2, [pc, #136]	; (800a510 <_strtod_l+0x888>)
 800a486:	2900      	cmp	r1, #0
 800a488:	f000 8091 	beq.w	800a5ae <_strtod_l+0x926>
 800a48c:	ea02 0109 	and.w	r1, r2, r9
 800a490:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800a494:	f300 808b 	bgt.w	800a5ae <_strtod_l+0x926>
 800a498:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800a49c:	f77f aea9 	ble.w	800a1f2 <_strtod_l+0x56a>
 800a4a0:	2300      	movs	r3, #0
 800a4a2:	4a1c      	ldr	r2, [pc, #112]	; (800a514 <_strtod_l+0x88c>)
 800a4a4:	4640      	mov	r0, r8
 800a4a6:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 800a4aa:	4649      	mov	r1, r9
 800a4ac:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800a4b0:	f7f6 f812 	bl	80004d8 <__aeabi_dmul>
 800a4b4:	460b      	mov	r3, r1
 800a4b6:	4303      	orrs	r3, r0
 800a4b8:	bf08      	it	eq
 800a4ba:	2322      	moveq	r3, #34	; 0x22
 800a4bc:	4680      	mov	r8, r0
 800a4be:	4689      	mov	r9, r1
 800a4c0:	bf08      	it	eq
 800a4c2:	f8ca 3000 	streq.w	r3, [sl]
 800a4c6:	e62d      	b.n	800a124 <_strtod_l+0x49c>
 800a4c8:	f04f 32ff 	mov.w	r2, #4294967295
 800a4cc:	fa02 f303 	lsl.w	r3, r2, r3
 800a4d0:	ea03 0808 	and.w	r8, r3, r8
 800a4d4:	e6db      	b.n	800a28e <_strtod_l+0x606>
 800a4d6:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 800a4da:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800a4de:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 800a4e2:	35e2      	adds	r5, #226	; 0xe2
 800a4e4:	fa07 f505 	lsl.w	r5, r7, r5
 800a4e8:	970f      	str	r7, [sp, #60]	; 0x3c
 800a4ea:	e742      	b.n	800a372 <_strtod_l+0x6ea>
 800a4ec:	2301      	movs	r3, #1
 800a4ee:	2500      	movs	r5, #0
 800a4f0:	930f      	str	r3, [sp, #60]	; 0x3c
 800a4f2:	e73e      	b.n	800a372 <_strtod_l+0x6ea>
 800a4f4:	463a      	mov	r2, r7
 800a4f6:	4650      	mov	r0, sl
 800a4f8:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a4fa:	f002 f853 	bl	800c5a4 <__lshift>
 800a4fe:	901c      	str	r0, [sp, #112]	; 0x70
 800a500:	2800      	cmp	r0, #0
 800a502:	f47f af64 	bne.w	800a3ce <_strtod_l+0x746>
 800a506:	e602      	b.n	800a10e <_strtod_l+0x486>
 800a508:	0800d7a8 	.word	0x0800d7a8
 800a50c:	fffffc02 	.word	0xfffffc02
 800a510:	7ff00000 	.word	0x7ff00000
 800a514:	39500000 	.word	0x39500000
 800a518:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800a51c:	d166      	bne.n	800a5ec <_strtod_l+0x964>
 800a51e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a520:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a524:	b35a      	cbz	r2, 800a57e <_strtod_l+0x8f6>
 800a526:	4a9c      	ldr	r2, [pc, #624]	; (800a798 <_strtod_l+0xb10>)
 800a528:	4293      	cmp	r3, r2
 800a52a:	d12c      	bne.n	800a586 <_strtod_l+0x8fe>
 800a52c:	9b05      	ldr	r3, [sp, #20]
 800a52e:	4640      	mov	r0, r8
 800a530:	b303      	cbz	r3, 800a574 <_strtod_l+0x8ec>
 800a532:	464b      	mov	r3, r9
 800a534:	4a99      	ldr	r2, [pc, #612]	; (800a79c <_strtod_l+0xb14>)
 800a536:	f04f 31ff 	mov.w	r1, #4294967295
 800a53a:	401a      	ands	r2, r3
 800a53c:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800a540:	d81b      	bhi.n	800a57a <_strtod_l+0x8f2>
 800a542:	0d12      	lsrs	r2, r2, #20
 800a544:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800a548:	fa01 f303 	lsl.w	r3, r1, r3
 800a54c:	4298      	cmp	r0, r3
 800a54e:	d11a      	bne.n	800a586 <_strtod_l+0x8fe>
 800a550:	4b93      	ldr	r3, [pc, #588]	; (800a7a0 <_strtod_l+0xb18>)
 800a552:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a554:	429a      	cmp	r2, r3
 800a556:	d102      	bne.n	800a55e <_strtod_l+0x8d6>
 800a558:	3001      	adds	r0, #1
 800a55a:	f43f add8 	beq.w	800a10e <_strtod_l+0x486>
 800a55e:	f04f 0800 	mov.w	r8, #0
 800a562:	4b8e      	ldr	r3, [pc, #568]	; (800a79c <_strtod_l+0xb14>)
 800a564:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a566:	401a      	ands	r2, r3
 800a568:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 800a56c:	9b05      	ldr	r3, [sp, #20]
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d196      	bne.n	800a4a0 <_strtod_l+0x818>
 800a572:	e5d7      	b.n	800a124 <_strtod_l+0x49c>
 800a574:	f04f 33ff 	mov.w	r3, #4294967295
 800a578:	e7e8      	b.n	800a54c <_strtod_l+0x8c4>
 800a57a:	460b      	mov	r3, r1
 800a57c:	e7e6      	b.n	800a54c <_strtod_l+0x8c4>
 800a57e:	ea53 0308 	orrs.w	r3, r3, r8
 800a582:	f43f af7d 	beq.w	800a480 <_strtod_l+0x7f8>
 800a586:	b1e5      	cbz	r5, 800a5c2 <_strtod_l+0x93a>
 800a588:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a58a:	421d      	tst	r5, r3
 800a58c:	d0ee      	beq.n	800a56c <_strtod_l+0x8e4>
 800a58e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a590:	4640      	mov	r0, r8
 800a592:	4649      	mov	r1, r9
 800a594:	9a05      	ldr	r2, [sp, #20]
 800a596:	b1c3      	cbz	r3, 800a5ca <_strtod_l+0x942>
 800a598:	f7ff fb53 	bl	8009c42 <sulp>
 800a59c:	4602      	mov	r2, r0
 800a59e:	460b      	mov	r3, r1
 800a5a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a5a4:	f7f5 fde2 	bl	800016c <__adddf3>
 800a5a8:	4680      	mov	r8, r0
 800a5aa:	4689      	mov	r9, r1
 800a5ac:	e7de      	b.n	800a56c <_strtod_l+0x8e4>
 800a5ae:	4013      	ands	r3, r2
 800a5b0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800a5b4:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800a5b8:	f04f 38ff 	mov.w	r8, #4294967295
 800a5bc:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800a5c0:	e7d4      	b.n	800a56c <_strtod_l+0x8e4>
 800a5c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a5c4:	ea13 0f08 	tst.w	r3, r8
 800a5c8:	e7e0      	b.n	800a58c <_strtod_l+0x904>
 800a5ca:	f7ff fb3a 	bl	8009c42 <sulp>
 800a5ce:	4602      	mov	r2, r0
 800a5d0:	460b      	mov	r3, r1
 800a5d2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a5d6:	f7f5 fdc7 	bl	8000168 <__aeabi_dsub>
 800a5da:	2200      	movs	r2, #0
 800a5dc:	2300      	movs	r3, #0
 800a5de:	4680      	mov	r8, r0
 800a5e0:	4689      	mov	r9, r1
 800a5e2:	f7f6 f9e1 	bl	80009a8 <__aeabi_dcmpeq>
 800a5e6:	2800      	cmp	r0, #0
 800a5e8:	d0c0      	beq.n	800a56c <_strtod_l+0x8e4>
 800a5ea:	e602      	b.n	800a1f2 <_strtod_l+0x56a>
 800a5ec:	4658      	mov	r0, fp
 800a5ee:	9904      	ldr	r1, [sp, #16]
 800a5f0:	f002 f9c6 	bl	800c980 <__ratio>
 800a5f4:	2200      	movs	r2, #0
 800a5f6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a5fa:	4606      	mov	r6, r0
 800a5fc:	460f      	mov	r7, r1
 800a5fe:	f7f6 f9e7 	bl	80009d0 <__aeabi_dcmple>
 800a602:	2800      	cmp	r0, #0
 800a604:	d075      	beq.n	800a6f2 <_strtod_l+0xa6a>
 800a606:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d047      	beq.n	800a69c <_strtod_l+0xa14>
 800a60c:	2600      	movs	r6, #0
 800a60e:	4f65      	ldr	r7, [pc, #404]	; (800a7a4 <_strtod_l+0xb1c>)
 800a610:	4d64      	ldr	r5, [pc, #400]	; (800a7a4 <_strtod_l+0xb1c>)
 800a612:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a614:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a618:	0d1b      	lsrs	r3, r3, #20
 800a61a:	051b      	lsls	r3, r3, #20
 800a61c:	930f      	str	r3, [sp, #60]	; 0x3c
 800a61e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a620:	4b61      	ldr	r3, [pc, #388]	; (800a7a8 <_strtod_l+0xb20>)
 800a622:	429a      	cmp	r2, r3
 800a624:	f040 80c8 	bne.w	800a7b8 <_strtod_l+0xb30>
 800a628:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a62c:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800a630:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a632:	4640      	mov	r0, r8
 800a634:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 800a638:	4649      	mov	r1, r9
 800a63a:	f002 f8cb 	bl	800c7d4 <__ulp>
 800a63e:	4602      	mov	r2, r0
 800a640:	460b      	mov	r3, r1
 800a642:	4630      	mov	r0, r6
 800a644:	4639      	mov	r1, r7
 800a646:	f7f5 ff47 	bl	80004d8 <__aeabi_dmul>
 800a64a:	4642      	mov	r2, r8
 800a64c:	464b      	mov	r3, r9
 800a64e:	f7f5 fd8d 	bl	800016c <__adddf3>
 800a652:	460b      	mov	r3, r1
 800a654:	4951      	ldr	r1, [pc, #324]	; (800a79c <_strtod_l+0xb14>)
 800a656:	4a55      	ldr	r2, [pc, #340]	; (800a7ac <_strtod_l+0xb24>)
 800a658:	4019      	ands	r1, r3
 800a65a:	4291      	cmp	r1, r2
 800a65c:	4680      	mov	r8, r0
 800a65e:	d95e      	bls.n	800a71e <_strtod_l+0xa96>
 800a660:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a662:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800a666:	4293      	cmp	r3, r2
 800a668:	d103      	bne.n	800a672 <_strtod_l+0x9ea>
 800a66a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a66c:	3301      	adds	r3, #1
 800a66e:	f43f ad4e 	beq.w	800a10e <_strtod_l+0x486>
 800a672:	f04f 38ff 	mov.w	r8, #4294967295
 800a676:	f8df 9128 	ldr.w	r9, [pc, #296]	; 800a7a0 <_strtod_l+0xb18>
 800a67a:	4650      	mov	r0, sl
 800a67c:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a67e:	f001 fd79 	bl	800c174 <_Bfree>
 800a682:	4650      	mov	r0, sl
 800a684:	9906      	ldr	r1, [sp, #24]
 800a686:	f001 fd75 	bl	800c174 <_Bfree>
 800a68a:	4650      	mov	r0, sl
 800a68c:	9904      	ldr	r1, [sp, #16]
 800a68e:	f001 fd71 	bl	800c174 <_Bfree>
 800a692:	4659      	mov	r1, fp
 800a694:	4650      	mov	r0, sl
 800a696:	f001 fd6d 	bl	800c174 <_Bfree>
 800a69a:	e61c      	b.n	800a2d6 <_strtod_l+0x64e>
 800a69c:	f1b8 0f00 	cmp.w	r8, #0
 800a6a0:	d119      	bne.n	800a6d6 <_strtod_l+0xa4e>
 800a6a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a6a8:	b9e3      	cbnz	r3, 800a6e4 <_strtod_l+0xa5c>
 800a6aa:	2200      	movs	r2, #0
 800a6ac:	4630      	mov	r0, r6
 800a6ae:	4639      	mov	r1, r7
 800a6b0:	4b3c      	ldr	r3, [pc, #240]	; (800a7a4 <_strtod_l+0xb1c>)
 800a6b2:	f7f6 f983 	bl	80009bc <__aeabi_dcmplt>
 800a6b6:	b9c8      	cbnz	r0, 800a6ec <_strtod_l+0xa64>
 800a6b8:	2200      	movs	r2, #0
 800a6ba:	4630      	mov	r0, r6
 800a6bc:	4639      	mov	r1, r7
 800a6be:	4b3c      	ldr	r3, [pc, #240]	; (800a7b0 <_strtod_l+0xb28>)
 800a6c0:	f7f5 ff0a 	bl	80004d8 <__aeabi_dmul>
 800a6c4:	4604      	mov	r4, r0
 800a6c6:	460d      	mov	r5, r1
 800a6c8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800a6cc:	9418      	str	r4, [sp, #96]	; 0x60
 800a6ce:	9319      	str	r3, [sp, #100]	; 0x64
 800a6d0:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 800a6d4:	e79d      	b.n	800a612 <_strtod_l+0x98a>
 800a6d6:	f1b8 0f01 	cmp.w	r8, #1
 800a6da:	d103      	bne.n	800a6e4 <_strtod_l+0xa5c>
 800a6dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	f43f ad87 	beq.w	800a1f2 <_strtod_l+0x56a>
 800a6e4:	2600      	movs	r6, #0
 800a6e6:	2400      	movs	r4, #0
 800a6e8:	4f32      	ldr	r7, [pc, #200]	; (800a7b4 <_strtod_l+0xb2c>)
 800a6ea:	e791      	b.n	800a610 <_strtod_l+0x988>
 800a6ec:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800a6ee:	4d30      	ldr	r5, [pc, #192]	; (800a7b0 <_strtod_l+0xb28>)
 800a6f0:	e7ea      	b.n	800a6c8 <_strtod_l+0xa40>
 800a6f2:	4b2f      	ldr	r3, [pc, #188]	; (800a7b0 <_strtod_l+0xb28>)
 800a6f4:	2200      	movs	r2, #0
 800a6f6:	4630      	mov	r0, r6
 800a6f8:	4639      	mov	r1, r7
 800a6fa:	f7f5 feed 	bl	80004d8 <__aeabi_dmul>
 800a6fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a700:	4604      	mov	r4, r0
 800a702:	460d      	mov	r5, r1
 800a704:	b933      	cbnz	r3, 800a714 <_strtod_l+0xa8c>
 800a706:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a70a:	9010      	str	r0, [sp, #64]	; 0x40
 800a70c:	9311      	str	r3, [sp, #68]	; 0x44
 800a70e:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800a712:	e77e      	b.n	800a612 <_strtod_l+0x98a>
 800a714:	4602      	mov	r2, r0
 800a716:	460b      	mov	r3, r1
 800a718:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800a71c:	e7f7      	b.n	800a70e <_strtod_l+0xa86>
 800a71e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800a722:	9b05      	ldr	r3, [sp, #20]
 800a724:	2b00      	cmp	r3, #0
 800a726:	d1a8      	bne.n	800a67a <_strtod_l+0x9f2>
 800a728:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a72c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a72e:	0d1b      	lsrs	r3, r3, #20
 800a730:	051b      	lsls	r3, r3, #20
 800a732:	429a      	cmp	r2, r3
 800a734:	d1a1      	bne.n	800a67a <_strtod_l+0x9f2>
 800a736:	4620      	mov	r0, r4
 800a738:	4629      	mov	r1, r5
 800a73a:	f7f6 fc93 	bl	8001064 <__aeabi_d2lz>
 800a73e:	f7f5 fe9d 	bl	800047c <__aeabi_l2d>
 800a742:	4602      	mov	r2, r0
 800a744:	460b      	mov	r3, r1
 800a746:	4620      	mov	r0, r4
 800a748:	4629      	mov	r1, r5
 800a74a:	f7f5 fd0d 	bl	8000168 <__aeabi_dsub>
 800a74e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a750:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a754:	ea43 0308 	orr.w	r3, r3, r8
 800a758:	4313      	orrs	r3, r2
 800a75a:	4604      	mov	r4, r0
 800a75c:	460d      	mov	r5, r1
 800a75e:	d066      	beq.n	800a82e <_strtod_l+0xba6>
 800a760:	a309      	add	r3, pc, #36	; (adr r3, 800a788 <_strtod_l+0xb00>)
 800a762:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a766:	f7f6 f929 	bl	80009bc <__aeabi_dcmplt>
 800a76a:	2800      	cmp	r0, #0
 800a76c:	f47f acda 	bne.w	800a124 <_strtod_l+0x49c>
 800a770:	a307      	add	r3, pc, #28	; (adr r3, 800a790 <_strtod_l+0xb08>)
 800a772:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a776:	4620      	mov	r0, r4
 800a778:	4629      	mov	r1, r5
 800a77a:	f7f6 f93d 	bl	80009f8 <__aeabi_dcmpgt>
 800a77e:	2800      	cmp	r0, #0
 800a780:	f43f af7b 	beq.w	800a67a <_strtod_l+0x9f2>
 800a784:	e4ce      	b.n	800a124 <_strtod_l+0x49c>
 800a786:	bf00      	nop
 800a788:	94a03595 	.word	0x94a03595
 800a78c:	3fdfffff 	.word	0x3fdfffff
 800a790:	35afe535 	.word	0x35afe535
 800a794:	3fe00000 	.word	0x3fe00000
 800a798:	000fffff 	.word	0x000fffff
 800a79c:	7ff00000 	.word	0x7ff00000
 800a7a0:	7fefffff 	.word	0x7fefffff
 800a7a4:	3ff00000 	.word	0x3ff00000
 800a7a8:	7fe00000 	.word	0x7fe00000
 800a7ac:	7c9fffff 	.word	0x7c9fffff
 800a7b0:	3fe00000 	.word	0x3fe00000
 800a7b4:	bff00000 	.word	0xbff00000
 800a7b8:	9b05      	ldr	r3, [sp, #20]
 800a7ba:	b313      	cbz	r3, 800a802 <_strtod_l+0xb7a>
 800a7bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a7be:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a7c2:	d81e      	bhi.n	800a802 <_strtod_l+0xb7a>
 800a7c4:	a326      	add	r3, pc, #152	; (adr r3, 800a860 <_strtod_l+0xbd8>)
 800a7c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7ca:	4620      	mov	r0, r4
 800a7cc:	4629      	mov	r1, r5
 800a7ce:	f7f6 f8ff 	bl	80009d0 <__aeabi_dcmple>
 800a7d2:	b190      	cbz	r0, 800a7fa <_strtod_l+0xb72>
 800a7d4:	4629      	mov	r1, r5
 800a7d6:	4620      	mov	r0, r4
 800a7d8:	f7f6 f956 	bl	8000a88 <__aeabi_d2uiz>
 800a7dc:	2801      	cmp	r0, #1
 800a7de:	bf38      	it	cc
 800a7e0:	2001      	movcc	r0, #1
 800a7e2:	f7f5 fdff 	bl	80003e4 <__aeabi_ui2d>
 800a7e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a7e8:	4604      	mov	r4, r0
 800a7ea:	460d      	mov	r5, r1
 800a7ec:	b9d3      	cbnz	r3, 800a824 <_strtod_l+0xb9c>
 800a7ee:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a7f2:	9012      	str	r0, [sp, #72]	; 0x48
 800a7f4:	9313      	str	r3, [sp, #76]	; 0x4c
 800a7f6:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800a7fa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a7fc:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 800a800:	1a9f      	subs	r7, r3, r2
 800a802:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a806:	f001 ffe5 	bl	800c7d4 <__ulp>
 800a80a:	4602      	mov	r2, r0
 800a80c:	460b      	mov	r3, r1
 800a80e:	4630      	mov	r0, r6
 800a810:	4639      	mov	r1, r7
 800a812:	f7f5 fe61 	bl	80004d8 <__aeabi_dmul>
 800a816:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a81a:	f7f5 fca7 	bl	800016c <__adddf3>
 800a81e:	4680      	mov	r8, r0
 800a820:	4689      	mov	r9, r1
 800a822:	e77e      	b.n	800a722 <_strtod_l+0xa9a>
 800a824:	4602      	mov	r2, r0
 800a826:	460b      	mov	r3, r1
 800a828:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800a82c:	e7e3      	b.n	800a7f6 <_strtod_l+0xb6e>
 800a82e:	a30e      	add	r3, pc, #56	; (adr r3, 800a868 <_strtod_l+0xbe0>)
 800a830:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a834:	f7f6 f8c2 	bl	80009bc <__aeabi_dcmplt>
 800a838:	e7a1      	b.n	800a77e <_strtod_l+0xaf6>
 800a83a:	2300      	movs	r3, #0
 800a83c:	930c      	str	r3, [sp, #48]	; 0x30
 800a83e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a840:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a842:	6013      	str	r3, [r2, #0]
 800a844:	f7ff ba65 	b.w	8009d12 <_strtod_l+0x8a>
 800a848:	2b65      	cmp	r3, #101	; 0x65
 800a84a:	f43f ab5c 	beq.w	8009f06 <_strtod_l+0x27e>
 800a84e:	2b45      	cmp	r3, #69	; 0x45
 800a850:	f43f ab59 	beq.w	8009f06 <_strtod_l+0x27e>
 800a854:	2201      	movs	r2, #1
 800a856:	f7ff bb8d 	b.w	8009f74 <_strtod_l+0x2ec>
 800a85a:	bf00      	nop
 800a85c:	f3af 8000 	nop.w
 800a860:	ffc00000 	.word	0xffc00000
 800a864:	41dfffff 	.word	0x41dfffff
 800a868:	94a03595 	.word	0x94a03595
 800a86c:	3fcfffff 	.word	0x3fcfffff

0800a870 <_strtod_r>:
 800a870:	4b01      	ldr	r3, [pc, #4]	; (800a878 <_strtod_r+0x8>)
 800a872:	f7ff ba09 	b.w	8009c88 <_strtod_l>
 800a876:	bf00      	nop
 800a878:	20000074 	.word	0x20000074

0800a87c <strtod>:
 800a87c:	460a      	mov	r2, r1
 800a87e:	4601      	mov	r1, r0
 800a880:	4802      	ldr	r0, [pc, #8]	; (800a88c <strtod+0x10>)
 800a882:	4b03      	ldr	r3, [pc, #12]	; (800a890 <strtod+0x14>)
 800a884:	6800      	ldr	r0, [r0, #0]
 800a886:	f7ff b9ff 	b.w	8009c88 <_strtod_l>
 800a88a:	bf00      	nop
 800a88c:	2000000c 	.word	0x2000000c
 800a890:	20000074 	.word	0x20000074

0800a894 <strtok>:
 800a894:	4b16      	ldr	r3, [pc, #88]	; (800a8f0 <strtok+0x5c>)
 800a896:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a89a:	681f      	ldr	r7, [r3, #0]
 800a89c:	4605      	mov	r5, r0
 800a89e:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 800a8a0:	460e      	mov	r6, r1
 800a8a2:	b9ec      	cbnz	r4, 800a8e0 <strtok+0x4c>
 800a8a4:	2050      	movs	r0, #80	; 0x50
 800a8a6:	f001 fbf1 	bl	800c08c <malloc>
 800a8aa:	4602      	mov	r2, r0
 800a8ac:	65b8      	str	r0, [r7, #88]	; 0x58
 800a8ae:	b920      	cbnz	r0, 800a8ba <strtok+0x26>
 800a8b0:	2157      	movs	r1, #87	; 0x57
 800a8b2:	4b10      	ldr	r3, [pc, #64]	; (800a8f4 <strtok+0x60>)
 800a8b4:	4810      	ldr	r0, [pc, #64]	; (800a8f8 <strtok+0x64>)
 800a8b6:	f000 f8ed 	bl	800aa94 <__assert_func>
 800a8ba:	e9c0 4400 	strd	r4, r4, [r0]
 800a8be:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800a8c2:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800a8c6:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800a8ca:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800a8ce:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800a8d2:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800a8d6:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800a8da:	6184      	str	r4, [r0, #24]
 800a8dc:	7704      	strb	r4, [r0, #28]
 800a8de:	6244      	str	r4, [r0, #36]	; 0x24
 800a8e0:	4631      	mov	r1, r6
 800a8e2:	4628      	mov	r0, r5
 800a8e4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a8e6:	2301      	movs	r3, #1
 800a8e8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a8ec:	f000 b806 	b.w	800a8fc <__strtok_r>
 800a8f0:	2000000c 	.word	0x2000000c
 800a8f4:	0800d7d0 	.word	0x0800d7d0
 800a8f8:	0800d7e7 	.word	0x0800d7e7

0800a8fc <__strtok_r>:
 800a8fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a8fe:	b908      	cbnz	r0, 800a904 <__strtok_r+0x8>
 800a900:	6810      	ldr	r0, [r2, #0]
 800a902:	b188      	cbz	r0, 800a928 <__strtok_r+0x2c>
 800a904:	4604      	mov	r4, r0
 800a906:	460f      	mov	r7, r1
 800a908:	4620      	mov	r0, r4
 800a90a:	f814 5b01 	ldrb.w	r5, [r4], #1
 800a90e:	f817 6b01 	ldrb.w	r6, [r7], #1
 800a912:	b91e      	cbnz	r6, 800a91c <__strtok_r+0x20>
 800a914:	b965      	cbnz	r5, 800a930 <__strtok_r+0x34>
 800a916:	4628      	mov	r0, r5
 800a918:	6015      	str	r5, [r2, #0]
 800a91a:	e005      	b.n	800a928 <__strtok_r+0x2c>
 800a91c:	42b5      	cmp	r5, r6
 800a91e:	d1f6      	bne.n	800a90e <__strtok_r+0x12>
 800a920:	2b00      	cmp	r3, #0
 800a922:	d1f0      	bne.n	800a906 <__strtok_r+0xa>
 800a924:	6014      	str	r4, [r2, #0]
 800a926:	7003      	strb	r3, [r0, #0]
 800a928:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a92a:	461c      	mov	r4, r3
 800a92c:	e00c      	b.n	800a948 <__strtok_r+0x4c>
 800a92e:	b915      	cbnz	r5, 800a936 <__strtok_r+0x3a>
 800a930:	460e      	mov	r6, r1
 800a932:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a936:	f816 5b01 	ldrb.w	r5, [r6], #1
 800a93a:	42ab      	cmp	r3, r5
 800a93c:	d1f7      	bne.n	800a92e <__strtok_r+0x32>
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d0f3      	beq.n	800a92a <__strtok_r+0x2e>
 800a942:	2300      	movs	r3, #0
 800a944:	f804 3c01 	strb.w	r3, [r4, #-1]
 800a948:	6014      	str	r4, [r2, #0]
 800a94a:	e7ed      	b.n	800a928 <__strtok_r+0x2c>

0800a94c <_strtol_l.isra.0>:
 800a94c:	2b01      	cmp	r3, #1
 800a94e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a952:	4686      	mov	lr, r0
 800a954:	d001      	beq.n	800a95a <_strtol_l.isra.0+0xe>
 800a956:	2b24      	cmp	r3, #36	; 0x24
 800a958:	d906      	bls.n	800a968 <_strtol_l.isra.0+0x1c>
 800a95a:	f7fe f833 	bl	80089c4 <__errno>
 800a95e:	2316      	movs	r3, #22
 800a960:	6003      	str	r3, [r0, #0]
 800a962:	2000      	movs	r0, #0
 800a964:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a968:	468c      	mov	ip, r1
 800a96a:	4e3a      	ldr	r6, [pc, #232]	; (800aa54 <_strtol_l.isra.0+0x108>)
 800a96c:	4660      	mov	r0, ip
 800a96e:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800a972:	5da5      	ldrb	r5, [r4, r6]
 800a974:	f015 0508 	ands.w	r5, r5, #8
 800a978:	d1f8      	bne.n	800a96c <_strtol_l.isra.0+0x20>
 800a97a:	2c2d      	cmp	r4, #45	; 0x2d
 800a97c:	d133      	bne.n	800a9e6 <_strtol_l.isra.0+0x9a>
 800a97e:	f04f 0801 	mov.w	r8, #1
 800a982:	f89c 4000 	ldrb.w	r4, [ip]
 800a986:	f100 0c02 	add.w	ip, r0, #2
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d05d      	beq.n	800aa4a <_strtol_l.isra.0+0xfe>
 800a98e:	2b10      	cmp	r3, #16
 800a990:	d10c      	bne.n	800a9ac <_strtol_l.isra.0+0x60>
 800a992:	2c30      	cmp	r4, #48	; 0x30
 800a994:	d10a      	bne.n	800a9ac <_strtol_l.isra.0+0x60>
 800a996:	f89c 0000 	ldrb.w	r0, [ip]
 800a99a:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800a99e:	2858      	cmp	r0, #88	; 0x58
 800a9a0:	d14e      	bne.n	800aa40 <_strtol_l.isra.0+0xf4>
 800a9a2:	2310      	movs	r3, #16
 800a9a4:	f89c 4001 	ldrb.w	r4, [ip, #1]
 800a9a8:	f10c 0c02 	add.w	ip, ip, #2
 800a9ac:	2500      	movs	r5, #0
 800a9ae:	f108 4700 	add.w	r7, r8, #2147483648	; 0x80000000
 800a9b2:	3f01      	subs	r7, #1
 800a9b4:	fbb7 f9f3 	udiv	r9, r7, r3
 800a9b8:	4628      	mov	r0, r5
 800a9ba:	fb03 7a19 	mls	sl, r3, r9, r7
 800a9be:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 800a9c2:	2e09      	cmp	r6, #9
 800a9c4:	d818      	bhi.n	800a9f8 <_strtol_l.isra.0+0xac>
 800a9c6:	4634      	mov	r4, r6
 800a9c8:	42a3      	cmp	r3, r4
 800a9ca:	dd24      	ble.n	800aa16 <_strtol_l.isra.0+0xca>
 800a9cc:	2d00      	cmp	r5, #0
 800a9ce:	db1f      	blt.n	800aa10 <_strtol_l.isra.0+0xc4>
 800a9d0:	4581      	cmp	r9, r0
 800a9d2:	d31d      	bcc.n	800aa10 <_strtol_l.isra.0+0xc4>
 800a9d4:	d101      	bne.n	800a9da <_strtol_l.isra.0+0x8e>
 800a9d6:	45a2      	cmp	sl, r4
 800a9d8:	db1a      	blt.n	800aa10 <_strtol_l.isra.0+0xc4>
 800a9da:	2501      	movs	r5, #1
 800a9dc:	fb00 4003 	mla	r0, r0, r3, r4
 800a9e0:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800a9e4:	e7eb      	b.n	800a9be <_strtol_l.isra.0+0x72>
 800a9e6:	2c2b      	cmp	r4, #43	; 0x2b
 800a9e8:	bf08      	it	eq
 800a9ea:	f89c 4000 	ldrbeq.w	r4, [ip]
 800a9ee:	46a8      	mov	r8, r5
 800a9f0:	bf08      	it	eq
 800a9f2:	f100 0c02 	addeq.w	ip, r0, #2
 800a9f6:	e7c8      	b.n	800a98a <_strtol_l.isra.0+0x3e>
 800a9f8:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 800a9fc:	2e19      	cmp	r6, #25
 800a9fe:	d801      	bhi.n	800aa04 <_strtol_l.isra.0+0xb8>
 800aa00:	3c37      	subs	r4, #55	; 0x37
 800aa02:	e7e1      	b.n	800a9c8 <_strtol_l.isra.0+0x7c>
 800aa04:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 800aa08:	2e19      	cmp	r6, #25
 800aa0a:	d804      	bhi.n	800aa16 <_strtol_l.isra.0+0xca>
 800aa0c:	3c57      	subs	r4, #87	; 0x57
 800aa0e:	e7db      	b.n	800a9c8 <_strtol_l.isra.0+0x7c>
 800aa10:	f04f 35ff 	mov.w	r5, #4294967295
 800aa14:	e7e4      	b.n	800a9e0 <_strtol_l.isra.0+0x94>
 800aa16:	2d00      	cmp	r5, #0
 800aa18:	da08      	bge.n	800aa2c <_strtol_l.isra.0+0xe0>
 800aa1a:	2322      	movs	r3, #34	; 0x22
 800aa1c:	4638      	mov	r0, r7
 800aa1e:	f8ce 3000 	str.w	r3, [lr]
 800aa22:	2a00      	cmp	r2, #0
 800aa24:	d09e      	beq.n	800a964 <_strtol_l.isra.0+0x18>
 800aa26:	f10c 31ff 	add.w	r1, ip, #4294967295
 800aa2a:	e007      	b.n	800aa3c <_strtol_l.isra.0+0xf0>
 800aa2c:	f1b8 0f00 	cmp.w	r8, #0
 800aa30:	d000      	beq.n	800aa34 <_strtol_l.isra.0+0xe8>
 800aa32:	4240      	negs	r0, r0
 800aa34:	2a00      	cmp	r2, #0
 800aa36:	d095      	beq.n	800a964 <_strtol_l.isra.0+0x18>
 800aa38:	2d00      	cmp	r5, #0
 800aa3a:	d1f4      	bne.n	800aa26 <_strtol_l.isra.0+0xda>
 800aa3c:	6011      	str	r1, [r2, #0]
 800aa3e:	e791      	b.n	800a964 <_strtol_l.isra.0+0x18>
 800aa40:	2430      	movs	r4, #48	; 0x30
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d1b2      	bne.n	800a9ac <_strtol_l.isra.0+0x60>
 800aa46:	2308      	movs	r3, #8
 800aa48:	e7b0      	b.n	800a9ac <_strtol_l.isra.0+0x60>
 800aa4a:	2c30      	cmp	r4, #48	; 0x30
 800aa4c:	d0a3      	beq.n	800a996 <_strtol_l.isra.0+0x4a>
 800aa4e:	230a      	movs	r3, #10
 800aa50:	e7ac      	b.n	800a9ac <_strtol_l.isra.0+0x60>
 800aa52:	bf00      	nop
 800aa54:	0800d885 	.word	0x0800d885

0800aa58 <_strtol_r>:
 800aa58:	f7ff bf78 	b.w	800a94c <_strtol_l.isra.0>

0800aa5c <strtol>:
 800aa5c:	4613      	mov	r3, r2
 800aa5e:	460a      	mov	r2, r1
 800aa60:	4601      	mov	r1, r0
 800aa62:	4802      	ldr	r0, [pc, #8]	; (800aa6c <strtol+0x10>)
 800aa64:	6800      	ldr	r0, [r0, #0]
 800aa66:	f7ff bf71 	b.w	800a94c <_strtol_l.isra.0>
 800aa6a:	bf00      	nop
 800aa6c:	2000000c 	.word	0x2000000c

0800aa70 <_write_r>:
 800aa70:	b538      	push	{r3, r4, r5, lr}
 800aa72:	4604      	mov	r4, r0
 800aa74:	4608      	mov	r0, r1
 800aa76:	4611      	mov	r1, r2
 800aa78:	2200      	movs	r2, #0
 800aa7a:	4d05      	ldr	r5, [pc, #20]	; (800aa90 <_write_r+0x20>)
 800aa7c:	602a      	str	r2, [r5, #0]
 800aa7e:	461a      	mov	r2, r3
 800aa80:	f7f7 fa14 	bl	8001eac <_write>
 800aa84:	1c43      	adds	r3, r0, #1
 800aa86:	d102      	bne.n	800aa8e <_write_r+0x1e>
 800aa88:	682b      	ldr	r3, [r5, #0]
 800aa8a:	b103      	cbz	r3, 800aa8e <_write_r+0x1e>
 800aa8c:	6023      	str	r3, [r4, #0]
 800aa8e:	bd38      	pop	{r3, r4, r5, pc}
 800aa90:	20003b40 	.word	0x20003b40

0800aa94 <__assert_func>:
 800aa94:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800aa96:	4614      	mov	r4, r2
 800aa98:	461a      	mov	r2, r3
 800aa9a:	4b09      	ldr	r3, [pc, #36]	; (800aac0 <__assert_func+0x2c>)
 800aa9c:	4605      	mov	r5, r0
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	68d8      	ldr	r0, [r3, #12]
 800aaa2:	b14c      	cbz	r4, 800aab8 <__assert_func+0x24>
 800aaa4:	4b07      	ldr	r3, [pc, #28]	; (800aac4 <__assert_func+0x30>)
 800aaa6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800aaaa:	9100      	str	r1, [sp, #0]
 800aaac:	462b      	mov	r3, r5
 800aaae:	4906      	ldr	r1, [pc, #24]	; (800aac8 <__assert_func+0x34>)
 800aab0:	f000 ff5e 	bl	800b970 <fiprintf>
 800aab4:	f002 fbdc 	bl	800d270 <abort>
 800aab8:	4b04      	ldr	r3, [pc, #16]	; (800aacc <__assert_func+0x38>)
 800aaba:	461c      	mov	r4, r3
 800aabc:	e7f3      	b.n	800aaa6 <__assert_func+0x12>
 800aabe:	bf00      	nop
 800aac0:	2000000c 	.word	0x2000000c
 800aac4:	0800d848 	.word	0x0800d848
 800aac8:	0800d855 	.word	0x0800d855
 800aacc:	0800d883 	.word	0x0800d883

0800aad0 <_close_r>:
 800aad0:	b538      	push	{r3, r4, r5, lr}
 800aad2:	2300      	movs	r3, #0
 800aad4:	4d05      	ldr	r5, [pc, #20]	; (800aaec <_close_r+0x1c>)
 800aad6:	4604      	mov	r4, r0
 800aad8:	4608      	mov	r0, r1
 800aada:	602b      	str	r3, [r5, #0]
 800aadc:	f7f7 fa02 	bl	8001ee4 <_close>
 800aae0:	1c43      	adds	r3, r0, #1
 800aae2:	d102      	bne.n	800aaea <_close_r+0x1a>
 800aae4:	682b      	ldr	r3, [r5, #0]
 800aae6:	b103      	cbz	r3, 800aaea <_close_r+0x1a>
 800aae8:	6023      	str	r3, [r4, #0]
 800aaea:	bd38      	pop	{r3, r4, r5, pc}
 800aaec:	20003b40 	.word	0x20003b40

0800aaf0 <quorem>:
 800aaf0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aaf4:	6903      	ldr	r3, [r0, #16]
 800aaf6:	690c      	ldr	r4, [r1, #16]
 800aaf8:	4607      	mov	r7, r0
 800aafa:	42a3      	cmp	r3, r4
 800aafc:	f2c0 8083 	blt.w	800ac06 <quorem+0x116>
 800ab00:	3c01      	subs	r4, #1
 800ab02:	f100 0514 	add.w	r5, r0, #20
 800ab06:	f101 0814 	add.w	r8, r1, #20
 800ab0a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ab0e:	9301      	str	r3, [sp, #4]
 800ab10:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ab14:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ab18:	3301      	adds	r3, #1
 800ab1a:	429a      	cmp	r2, r3
 800ab1c:	fbb2 f6f3 	udiv	r6, r2, r3
 800ab20:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800ab24:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ab28:	d332      	bcc.n	800ab90 <quorem+0xa0>
 800ab2a:	f04f 0e00 	mov.w	lr, #0
 800ab2e:	4640      	mov	r0, r8
 800ab30:	46ac      	mov	ip, r5
 800ab32:	46f2      	mov	sl, lr
 800ab34:	f850 2b04 	ldr.w	r2, [r0], #4
 800ab38:	b293      	uxth	r3, r2
 800ab3a:	fb06 e303 	mla	r3, r6, r3, lr
 800ab3e:	0c12      	lsrs	r2, r2, #16
 800ab40:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800ab44:	fb06 e202 	mla	r2, r6, r2, lr
 800ab48:	b29b      	uxth	r3, r3
 800ab4a:	ebaa 0303 	sub.w	r3, sl, r3
 800ab4e:	f8dc a000 	ldr.w	sl, [ip]
 800ab52:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800ab56:	fa1f fa8a 	uxth.w	sl, sl
 800ab5a:	4453      	add	r3, sl
 800ab5c:	fa1f fa82 	uxth.w	sl, r2
 800ab60:	f8dc 2000 	ldr.w	r2, [ip]
 800ab64:	4581      	cmp	r9, r0
 800ab66:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800ab6a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ab6e:	b29b      	uxth	r3, r3
 800ab70:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ab74:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800ab78:	f84c 3b04 	str.w	r3, [ip], #4
 800ab7c:	d2da      	bcs.n	800ab34 <quorem+0x44>
 800ab7e:	f855 300b 	ldr.w	r3, [r5, fp]
 800ab82:	b92b      	cbnz	r3, 800ab90 <quorem+0xa0>
 800ab84:	9b01      	ldr	r3, [sp, #4]
 800ab86:	3b04      	subs	r3, #4
 800ab88:	429d      	cmp	r5, r3
 800ab8a:	461a      	mov	r2, r3
 800ab8c:	d32f      	bcc.n	800abee <quorem+0xfe>
 800ab8e:	613c      	str	r4, [r7, #16]
 800ab90:	4638      	mov	r0, r7
 800ab92:	f001 fd73 	bl	800c67c <__mcmp>
 800ab96:	2800      	cmp	r0, #0
 800ab98:	db25      	blt.n	800abe6 <quorem+0xf6>
 800ab9a:	4628      	mov	r0, r5
 800ab9c:	f04f 0c00 	mov.w	ip, #0
 800aba0:	3601      	adds	r6, #1
 800aba2:	f858 1b04 	ldr.w	r1, [r8], #4
 800aba6:	f8d0 e000 	ldr.w	lr, [r0]
 800abaa:	b28b      	uxth	r3, r1
 800abac:	ebac 0303 	sub.w	r3, ip, r3
 800abb0:	fa1f f28e 	uxth.w	r2, lr
 800abb4:	4413      	add	r3, r2
 800abb6:	0c0a      	lsrs	r2, r1, #16
 800abb8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800abbc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800abc0:	b29b      	uxth	r3, r3
 800abc2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800abc6:	45c1      	cmp	r9, r8
 800abc8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800abcc:	f840 3b04 	str.w	r3, [r0], #4
 800abd0:	d2e7      	bcs.n	800aba2 <quorem+0xb2>
 800abd2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800abd6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800abda:	b922      	cbnz	r2, 800abe6 <quorem+0xf6>
 800abdc:	3b04      	subs	r3, #4
 800abde:	429d      	cmp	r5, r3
 800abe0:	461a      	mov	r2, r3
 800abe2:	d30a      	bcc.n	800abfa <quorem+0x10a>
 800abe4:	613c      	str	r4, [r7, #16]
 800abe6:	4630      	mov	r0, r6
 800abe8:	b003      	add	sp, #12
 800abea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abee:	6812      	ldr	r2, [r2, #0]
 800abf0:	3b04      	subs	r3, #4
 800abf2:	2a00      	cmp	r2, #0
 800abf4:	d1cb      	bne.n	800ab8e <quorem+0x9e>
 800abf6:	3c01      	subs	r4, #1
 800abf8:	e7c6      	b.n	800ab88 <quorem+0x98>
 800abfa:	6812      	ldr	r2, [r2, #0]
 800abfc:	3b04      	subs	r3, #4
 800abfe:	2a00      	cmp	r2, #0
 800ac00:	d1f0      	bne.n	800abe4 <quorem+0xf4>
 800ac02:	3c01      	subs	r4, #1
 800ac04:	e7eb      	b.n	800abde <quorem+0xee>
 800ac06:	2000      	movs	r0, #0
 800ac08:	e7ee      	b.n	800abe8 <quorem+0xf8>
 800ac0a:	0000      	movs	r0, r0
 800ac0c:	0000      	movs	r0, r0
	...

0800ac10 <_dtoa_r>:
 800ac10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac14:	4616      	mov	r6, r2
 800ac16:	461f      	mov	r7, r3
 800ac18:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800ac1a:	b099      	sub	sp, #100	; 0x64
 800ac1c:	4605      	mov	r5, r0
 800ac1e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800ac22:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800ac26:	b974      	cbnz	r4, 800ac46 <_dtoa_r+0x36>
 800ac28:	2010      	movs	r0, #16
 800ac2a:	f001 fa2f 	bl	800c08c <malloc>
 800ac2e:	4602      	mov	r2, r0
 800ac30:	6268      	str	r0, [r5, #36]	; 0x24
 800ac32:	b920      	cbnz	r0, 800ac3e <_dtoa_r+0x2e>
 800ac34:	21ea      	movs	r1, #234	; 0xea
 800ac36:	4bae      	ldr	r3, [pc, #696]	; (800aef0 <_dtoa_r+0x2e0>)
 800ac38:	48ae      	ldr	r0, [pc, #696]	; (800aef4 <_dtoa_r+0x2e4>)
 800ac3a:	f7ff ff2b 	bl	800aa94 <__assert_func>
 800ac3e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ac42:	6004      	str	r4, [r0, #0]
 800ac44:	60c4      	str	r4, [r0, #12]
 800ac46:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ac48:	6819      	ldr	r1, [r3, #0]
 800ac4a:	b151      	cbz	r1, 800ac62 <_dtoa_r+0x52>
 800ac4c:	685a      	ldr	r2, [r3, #4]
 800ac4e:	2301      	movs	r3, #1
 800ac50:	4093      	lsls	r3, r2
 800ac52:	604a      	str	r2, [r1, #4]
 800ac54:	608b      	str	r3, [r1, #8]
 800ac56:	4628      	mov	r0, r5
 800ac58:	f001 fa8c 	bl	800c174 <_Bfree>
 800ac5c:	2200      	movs	r2, #0
 800ac5e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ac60:	601a      	str	r2, [r3, #0]
 800ac62:	1e3b      	subs	r3, r7, #0
 800ac64:	bfaf      	iteee	ge
 800ac66:	2300      	movge	r3, #0
 800ac68:	2201      	movlt	r2, #1
 800ac6a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800ac6e:	9305      	strlt	r3, [sp, #20]
 800ac70:	bfa8      	it	ge
 800ac72:	f8c8 3000 	strge.w	r3, [r8]
 800ac76:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800ac7a:	4b9f      	ldr	r3, [pc, #636]	; (800aef8 <_dtoa_r+0x2e8>)
 800ac7c:	bfb8      	it	lt
 800ac7e:	f8c8 2000 	strlt.w	r2, [r8]
 800ac82:	ea33 0309 	bics.w	r3, r3, r9
 800ac86:	d119      	bne.n	800acbc <_dtoa_r+0xac>
 800ac88:	f242 730f 	movw	r3, #9999	; 0x270f
 800ac8c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800ac8e:	6013      	str	r3, [r2, #0]
 800ac90:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ac94:	4333      	orrs	r3, r6
 800ac96:	f000 8580 	beq.w	800b79a <_dtoa_r+0xb8a>
 800ac9a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ac9c:	b953      	cbnz	r3, 800acb4 <_dtoa_r+0xa4>
 800ac9e:	4b97      	ldr	r3, [pc, #604]	; (800aefc <_dtoa_r+0x2ec>)
 800aca0:	e022      	b.n	800ace8 <_dtoa_r+0xd8>
 800aca2:	4b97      	ldr	r3, [pc, #604]	; (800af00 <_dtoa_r+0x2f0>)
 800aca4:	9308      	str	r3, [sp, #32]
 800aca6:	3308      	adds	r3, #8
 800aca8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800acaa:	6013      	str	r3, [r2, #0]
 800acac:	9808      	ldr	r0, [sp, #32]
 800acae:	b019      	add	sp, #100	; 0x64
 800acb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acb4:	4b91      	ldr	r3, [pc, #580]	; (800aefc <_dtoa_r+0x2ec>)
 800acb6:	9308      	str	r3, [sp, #32]
 800acb8:	3303      	adds	r3, #3
 800acba:	e7f5      	b.n	800aca8 <_dtoa_r+0x98>
 800acbc:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800acc0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800acc4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800acc8:	2200      	movs	r2, #0
 800acca:	2300      	movs	r3, #0
 800accc:	f7f5 fe6c 	bl	80009a8 <__aeabi_dcmpeq>
 800acd0:	4680      	mov	r8, r0
 800acd2:	b158      	cbz	r0, 800acec <_dtoa_r+0xdc>
 800acd4:	2301      	movs	r3, #1
 800acd6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800acd8:	6013      	str	r3, [r2, #0]
 800acda:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800acdc:	2b00      	cmp	r3, #0
 800acde:	f000 8559 	beq.w	800b794 <_dtoa_r+0xb84>
 800ace2:	4888      	ldr	r0, [pc, #544]	; (800af04 <_dtoa_r+0x2f4>)
 800ace4:	6018      	str	r0, [r3, #0]
 800ace6:	1e43      	subs	r3, r0, #1
 800ace8:	9308      	str	r3, [sp, #32]
 800acea:	e7df      	b.n	800acac <_dtoa_r+0x9c>
 800acec:	ab16      	add	r3, sp, #88	; 0x58
 800acee:	9301      	str	r3, [sp, #4]
 800acf0:	ab17      	add	r3, sp, #92	; 0x5c
 800acf2:	9300      	str	r3, [sp, #0]
 800acf4:	4628      	mov	r0, r5
 800acf6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800acfa:	f001 fde5 	bl	800c8c8 <__d2b>
 800acfe:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800ad02:	4682      	mov	sl, r0
 800ad04:	2c00      	cmp	r4, #0
 800ad06:	d07e      	beq.n	800ae06 <_dtoa_r+0x1f6>
 800ad08:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ad0c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ad0e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800ad12:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ad16:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800ad1a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800ad1e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800ad22:	2200      	movs	r2, #0
 800ad24:	4b78      	ldr	r3, [pc, #480]	; (800af08 <_dtoa_r+0x2f8>)
 800ad26:	f7f5 fa1f 	bl	8000168 <__aeabi_dsub>
 800ad2a:	a36b      	add	r3, pc, #428	; (adr r3, 800aed8 <_dtoa_r+0x2c8>)
 800ad2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad30:	f7f5 fbd2 	bl	80004d8 <__aeabi_dmul>
 800ad34:	a36a      	add	r3, pc, #424	; (adr r3, 800aee0 <_dtoa_r+0x2d0>)
 800ad36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad3a:	f7f5 fa17 	bl	800016c <__adddf3>
 800ad3e:	4606      	mov	r6, r0
 800ad40:	4620      	mov	r0, r4
 800ad42:	460f      	mov	r7, r1
 800ad44:	f7f5 fb5e 	bl	8000404 <__aeabi_i2d>
 800ad48:	a367      	add	r3, pc, #412	; (adr r3, 800aee8 <_dtoa_r+0x2d8>)
 800ad4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad4e:	f7f5 fbc3 	bl	80004d8 <__aeabi_dmul>
 800ad52:	4602      	mov	r2, r0
 800ad54:	460b      	mov	r3, r1
 800ad56:	4630      	mov	r0, r6
 800ad58:	4639      	mov	r1, r7
 800ad5a:	f7f5 fa07 	bl	800016c <__adddf3>
 800ad5e:	4606      	mov	r6, r0
 800ad60:	460f      	mov	r7, r1
 800ad62:	f7f5 fe69 	bl	8000a38 <__aeabi_d2iz>
 800ad66:	2200      	movs	r2, #0
 800ad68:	4681      	mov	r9, r0
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	4630      	mov	r0, r6
 800ad6e:	4639      	mov	r1, r7
 800ad70:	f7f5 fe24 	bl	80009bc <__aeabi_dcmplt>
 800ad74:	b148      	cbz	r0, 800ad8a <_dtoa_r+0x17a>
 800ad76:	4648      	mov	r0, r9
 800ad78:	f7f5 fb44 	bl	8000404 <__aeabi_i2d>
 800ad7c:	4632      	mov	r2, r6
 800ad7e:	463b      	mov	r3, r7
 800ad80:	f7f5 fe12 	bl	80009a8 <__aeabi_dcmpeq>
 800ad84:	b908      	cbnz	r0, 800ad8a <_dtoa_r+0x17a>
 800ad86:	f109 39ff 	add.w	r9, r9, #4294967295
 800ad8a:	f1b9 0f16 	cmp.w	r9, #22
 800ad8e:	d857      	bhi.n	800ae40 <_dtoa_r+0x230>
 800ad90:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ad94:	4b5d      	ldr	r3, [pc, #372]	; (800af0c <_dtoa_r+0x2fc>)
 800ad96:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800ad9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad9e:	f7f5 fe0d 	bl	80009bc <__aeabi_dcmplt>
 800ada2:	2800      	cmp	r0, #0
 800ada4:	d04e      	beq.n	800ae44 <_dtoa_r+0x234>
 800ada6:	2300      	movs	r3, #0
 800ada8:	f109 39ff 	add.w	r9, r9, #4294967295
 800adac:	930f      	str	r3, [sp, #60]	; 0x3c
 800adae:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800adb0:	1b1c      	subs	r4, r3, r4
 800adb2:	1e63      	subs	r3, r4, #1
 800adb4:	9309      	str	r3, [sp, #36]	; 0x24
 800adb6:	bf49      	itett	mi
 800adb8:	f1c4 0301 	rsbmi	r3, r4, #1
 800adbc:	2300      	movpl	r3, #0
 800adbe:	9306      	strmi	r3, [sp, #24]
 800adc0:	2300      	movmi	r3, #0
 800adc2:	bf54      	ite	pl
 800adc4:	9306      	strpl	r3, [sp, #24]
 800adc6:	9309      	strmi	r3, [sp, #36]	; 0x24
 800adc8:	f1b9 0f00 	cmp.w	r9, #0
 800adcc:	db3c      	blt.n	800ae48 <_dtoa_r+0x238>
 800adce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800add0:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800add4:	444b      	add	r3, r9
 800add6:	9309      	str	r3, [sp, #36]	; 0x24
 800add8:	2300      	movs	r3, #0
 800adda:	930a      	str	r3, [sp, #40]	; 0x28
 800addc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800adde:	2b09      	cmp	r3, #9
 800ade0:	d86c      	bhi.n	800aebc <_dtoa_r+0x2ac>
 800ade2:	2b05      	cmp	r3, #5
 800ade4:	bfc4      	itt	gt
 800ade6:	3b04      	subgt	r3, #4
 800ade8:	9322      	strgt	r3, [sp, #136]	; 0x88
 800adea:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800adec:	bfc8      	it	gt
 800adee:	2400      	movgt	r4, #0
 800adf0:	f1a3 0302 	sub.w	r3, r3, #2
 800adf4:	bfd8      	it	le
 800adf6:	2401      	movle	r4, #1
 800adf8:	2b03      	cmp	r3, #3
 800adfa:	f200 808b 	bhi.w	800af14 <_dtoa_r+0x304>
 800adfe:	e8df f003 	tbb	[pc, r3]
 800ae02:	4f2d      	.short	0x4f2d
 800ae04:	5b4d      	.short	0x5b4d
 800ae06:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800ae0a:	441c      	add	r4, r3
 800ae0c:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800ae10:	2b20      	cmp	r3, #32
 800ae12:	bfc3      	ittte	gt
 800ae14:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800ae18:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800ae1c:	fa09 f303 	lslgt.w	r3, r9, r3
 800ae20:	f1c3 0320 	rsble	r3, r3, #32
 800ae24:	bfc6      	itte	gt
 800ae26:	fa26 f000 	lsrgt.w	r0, r6, r0
 800ae2a:	4318      	orrgt	r0, r3
 800ae2c:	fa06 f003 	lslle.w	r0, r6, r3
 800ae30:	f7f5 fad8 	bl	80003e4 <__aeabi_ui2d>
 800ae34:	2301      	movs	r3, #1
 800ae36:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800ae3a:	3c01      	subs	r4, #1
 800ae3c:	9313      	str	r3, [sp, #76]	; 0x4c
 800ae3e:	e770      	b.n	800ad22 <_dtoa_r+0x112>
 800ae40:	2301      	movs	r3, #1
 800ae42:	e7b3      	b.n	800adac <_dtoa_r+0x19c>
 800ae44:	900f      	str	r0, [sp, #60]	; 0x3c
 800ae46:	e7b2      	b.n	800adae <_dtoa_r+0x19e>
 800ae48:	9b06      	ldr	r3, [sp, #24]
 800ae4a:	eba3 0309 	sub.w	r3, r3, r9
 800ae4e:	9306      	str	r3, [sp, #24]
 800ae50:	f1c9 0300 	rsb	r3, r9, #0
 800ae54:	930a      	str	r3, [sp, #40]	; 0x28
 800ae56:	2300      	movs	r3, #0
 800ae58:	930e      	str	r3, [sp, #56]	; 0x38
 800ae5a:	e7bf      	b.n	800addc <_dtoa_r+0x1cc>
 800ae5c:	2300      	movs	r3, #0
 800ae5e:	930b      	str	r3, [sp, #44]	; 0x2c
 800ae60:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	dc59      	bgt.n	800af1a <_dtoa_r+0x30a>
 800ae66:	f04f 0b01 	mov.w	fp, #1
 800ae6a:	465b      	mov	r3, fp
 800ae6c:	f8cd b008 	str.w	fp, [sp, #8]
 800ae70:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800ae74:	2200      	movs	r2, #0
 800ae76:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800ae78:	6042      	str	r2, [r0, #4]
 800ae7a:	2204      	movs	r2, #4
 800ae7c:	f102 0614 	add.w	r6, r2, #20
 800ae80:	429e      	cmp	r6, r3
 800ae82:	6841      	ldr	r1, [r0, #4]
 800ae84:	d94f      	bls.n	800af26 <_dtoa_r+0x316>
 800ae86:	4628      	mov	r0, r5
 800ae88:	f001 f934 	bl	800c0f4 <_Balloc>
 800ae8c:	9008      	str	r0, [sp, #32]
 800ae8e:	2800      	cmp	r0, #0
 800ae90:	d14d      	bne.n	800af2e <_dtoa_r+0x31e>
 800ae92:	4602      	mov	r2, r0
 800ae94:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800ae98:	4b1d      	ldr	r3, [pc, #116]	; (800af10 <_dtoa_r+0x300>)
 800ae9a:	e6cd      	b.n	800ac38 <_dtoa_r+0x28>
 800ae9c:	2301      	movs	r3, #1
 800ae9e:	e7de      	b.n	800ae5e <_dtoa_r+0x24e>
 800aea0:	2300      	movs	r3, #0
 800aea2:	930b      	str	r3, [sp, #44]	; 0x2c
 800aea4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800aea6:	eb09 0b03 	add.w	fp, r9, r3
 800aeaa:	f10b 0301 	add.w	r3, fp, #1
 800aeae:	2b01      	cmp	r3, #1
 800aeb0:	9302      	str	r3, [sp, #8]
 800aeb2:	bfb8      	it	lt
 800aeb4:	2301      	movlt	r3, #1
 800aeb6:	e7dd      	b.n	800ae74 <_dtoa_r+0x264>
 800aeb8:	2301      	movs	r3, #1
 800aeba:	e7f2      	b.n	800aea2 <_dtoa_r+0x292>
 800aebc:	2401      	movs	r4, #1
 800aebe:	2300      	movs	r3, #0
 800aec0:	940b      	str	r4, [sp, #44]	; 0x2c
 800aec2:	9322      	str	r3, [sp, #136]	; 0x88
 800aec4:	f04f 3bff 	mov.w	fp, #4294967295
 800aec8:	2200      	movs	r2, #0
 800aeca:	2312      	movs	r3, #18
 800aecc:	f8cd b008 	str.w	fp, [sp, #8]
 800aed0:	9223      	str	r2, [sp, #140]	; 0x8c
 800aed2:	e7cf      	b.n	800ae74 <_dtoa_r+0x264>
 800aed4:	f3af 8000 	nop.w
 800aed8:	636f4361 	.word	0x636f4361
 800aedc:	3fd287a7 	.word	0x3fd287a7
 800aee0:	8b60c8b3 	.word	0x8b60c8b3
 800aee4:	3fc68a28 	.word	0x3fc68a28
 800aee8:	509f79fb 	.word	0x509f79fb
 800aeec:	3fd34413 	.word	0x3fd34413
 800aef0:	0800d7d0 	.word	0x0800d7d0
 800aef4:	0800d992 	.word	0x0800d992
 800aef8:	7ff00000 	.word	0x7ff00000
 800aefc:	0800d98e 	.word	0x0800d98e
 800af00:	0800d985 	.word	0x0800d985
 800af04:	0800d751 	.word	0x0800d751
 800af08:	3ff80000 	.word	0x3ff80000
 800af0c:	0800db08 	.word	0x0800db08
 800af10:	0800d9f1 	.word	0x0800d9f1
 800af14:	2301      	movs	r3, #1
 800af16:	930b      	str	r3, [sp, #44]	; 0x2c
 800af18:	e7d4      	b.n	800aec4 <_dtoa_r+0x2b4>
 800af1a:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800af1e:	465b      	mov	r3, fp
 800af20:	f8cd b008 	str.w	fp, [sp, #8]
 800af24:	e7a6      	b.n	800ae74 <_dtoa_r+0x264>
 800af26:	3101      	adds	r1, #1
 800af28:	6041      	str	r1, [r0, #4]
 800af2a:	0052      	lsls	r2, r2, #1
 800af2c:	e7a6      	b.n	800ae7c <_dtoa_r+0x26c>
 800af2e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800af30:	9a08      	ldr	r2, [sp, #32]
 800af32:	601a      	str	r2, [r3, #0]
 800af34:	9b02      	ldr	r3, [sp, #8]
 800af36:	2b0e      	cmp	r3, #14
 800af38:	f200 80a8 	bhi.w	800b08c <_dtoa_r+0x47c>
 800af3c:	2c00      	cmp	r4, #0
 800af3e:	f000 80a5 	beq.w	800b08c <_dtoa_r+0x47c>
 800af42:	f1b9 0f00 	cmp.w	r9, #0
 800af46:	dd34      	ble.n	800afb2 <_dtoa_r+0x3a2>
 800af48:	4a9a      	ldr	r2, [pc, #616]	; (800b1b4 <_dtoa_r+0x5a4>)
 800af4a:	f009 030f 	and.w	r3, r9, #15
 800af4e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800af52:	f419 7f80 	tst.w	r9, #256	; 0x100
 800af56:	e9d3 3400 	ldrd	r3, r4, [r3]
 800af5a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800af5e:	ea4f 1429 	mov.w	r4, r9, asr #4
 800af62:	d016      	beq.n	800af92 <_dtoa_r+0x382>
 800af64:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800af68:	4b93      	ldr	r3, [pc, #588]	; (800b1b8 <_dtoa_r+0x5a8>)
 800af6a:	2703      	movs	r7, #3
 800af6c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800af70:	f7f5 fbdc 	bl	800072c <__aeabi_ddiv>
 800af74:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800af78:	f004 040f 	and.w	r4, r4, #15
 800af7c:	4e8e      	ldr	r6, [pc, #568]	; (800b1b8 <_dtoa_r+0x5a8>)
 800af7e:	b954      	cbnz	r4, 800af96 <_dtoa_r+0x386>
 800af80:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800af84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800af88:	f7f5 fbd0 	bl	800072c <__aeabi_ddiv>
 800af8c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800af90:	e029      	b.n	800afe6 <_dtoa_r+0x3d6>
 800af92:	2702      	movs	r7, #2
 800af94:	e7f2      	b.n	800af7c <_dtoa_r+0x36c>
 800af96:	07e1      	lsls	r1, r4, #31
 800af98:	d508      	bpl.n	800afac <_dtoa_r+0x39c>
 800af9a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800af9e:	e9d6 2300 	ldrd	r2, r3, [r6]
 800afa2:	f7f5 fa99 	bl	80004d8 <__aeabi_dmul>
 800afa6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800afaa:	3701      	adds	r7, #1
 800afac:	1064      	asrs	r4, r4, #1
 800afae:	3608      	adds	r6, #8
 800afb0:	e7e5      	b.n	800af7e <_dtoa_r+0x36e>
 800afb2:	f000 80a5 	beq.w	800b100 <_dtoa_r+0x4f0>
 800afb6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800afba:	f1c9 0400 	rsb	r4, r9, #0
 800afbe:	4b7d      	ldr	r3, [pc, #500]	; (800b1b4 <_dtoa_r+0x5a4>)
 800afc0:	f004 020f 	and.w	r2, r4, #15
 800afc4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800afc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afcc:	f7f5 fa84 	bl	80004d8 <__aeabi_dmul>
 800afd0:	2702      	movs	r7, #2
 800afd2:	2300      	movs	r3, #0
 800afd4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800afd8:	4e77      	ldr	r6, [pc, #476]	; (800b1b8 <_dtoa_r+0x5a8>)
 800afda:	1124      	asrs	r4, r4, #4
 800afdc:	2c00      	cmp	r4, #0
 800afde:	f040 8084 	bne.w	800b0ea <_dtoa_r+0x4da>
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d1d2      	bne.n	800af8c <_dtoa_r+0x37c>
 800afe6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800afe8:	2b00      	cmp	r3, #0
 800afea:	f000 808b 	beq.w	800b104 <_dtoa_r+0x4f4>
 800afee:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800aff2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800aff6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800affa:	2200      	movs	r2, #0
 800affc:	4b6f      	ldr	r3, [pc, #444]	; (800b1bc <_dtoa_r+0x5ac>)
 800affe:	f7f5 fcdd 	bl	80009bc <__aeabi_dcmplt>
 800b002:	2800      	cmp	r0, #0
 800b004:	d07e      	beq.n	800b104 <_dtoa_r+0x4f4>
 800b006:	9b02      	ldr	r3, [sp, #8]
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d07b      	beq.n	800b104 <_dtoa_r+0x4f4>
 800b00c:	f1bb 0f00 	cmp.w	fp, #0
 800b010:	dd38      	ble.n	800b084 <_dtoa_r+0x474>
 800b012:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b016:	2200      	movs	r2, #0
 800b018:	4b69      	ldr	r3, [pc, #420]	; (800b1c0 <_dtoa_r+0x5b0>)
 800b01a:	f7f5 fa5d 	bl	80004d8 <__aeabi_dmul>
 800b01e:	465c      	mov	r4, fp
 800b020:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b024:	f109 38ff 	add.w	r8, r9, #4294967295
 800b028:	3701      	adds	r7, #1
 800b02a:	4638      	mov	r0, r7
 800b02c:	f7f5 f9ea 	bl	8000404 <__aeabi_i2d>
 800b030:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b034:	f7f5 fa50 	bl	80004d8 <__aeabi_dmul>
 800b038:	2200      	movs	r2, #0
 800b03a:	4b62      	ldr	r3, [pc, #392]	; (800b1c4 <_dtoa_r+0x5b4>)
 800b03c:	f7f5 f896 	bl	800016c <__adddf3>
 800b040:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800b044:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b048:	9611      	str	r6, [sp, #68]	; 0x44
 800b04a:	2c00      	cmp	r4, #0
 800b04c:	d15d      	bne.n	800b10a <_dtoa_r+0x4fa>
 800b04e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b052:	2200      	movs	r2, #0
 800b054:	4b5c      	ldr	r3, [pc, #368]	; (800b1c8 <_dtoa_r+0x5b8>)
 800b056:	f7f5 f887 	bl	8000168 <__aeabi_dsub>
 800b05a:	4602      	mov	r2, r0
 800b05c:	460b      	mov	r3, r1
 800b05e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b062:	4633      	mov	r3, r6
 800b064:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b066:	f7f5 fcc7 	bl	80009f8 <__aeabi_dcmpgt>
 800b06a:	2800      	cmp	r0, #0
 800b06c:	f040 829e 	bne.w	800b5ac <_dtoa_r+0x99c>
 800b070:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b074:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b076:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800b07a:	f7f5 fc9f 	bl	80009bc <__aeabi_dcmplt>
 800b07e:	2800      	cmp	r0, #0
 800b080:	f040 8292 	bne.w	800b5a8 <_dtoa_r+0x998>
 800b084:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800b088:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b08c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b08e:	2b00      	cmp	r3, #0
 800b090:	f2c0 8153 	blt.w	800b33a <_dtoa_r+0x72a>
 800b094:	f1b9 0f0e 	cmp.w	r9, #14
 800b098:	f300 814f 	bgt.w	800b33a <_dtoa_r+0x72a>
 800b09c:	4b45      	ldr	r3, [pc, #276]	; (800b1b4 <_dtoa_r+0x5a4>)
 800b09e:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800b0a2:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b0a6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800b0aa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	f280 80db 	bge.w	800b268 <_dtoa_r+0x658>
 800b0b2:	9b02      	ldr	r3, [sp, #8]
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	f300 80d7 	bgt.w	800b268 <_dtoa_r+0x658>
 800b0ba:	f040 8274 	bne.w	800b5a6 <_dtoa_r+0x996>
 800b0be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b0c2:	2200      	movs	r2, #0
 800b0c4:	4b40      	ldr	r3, [pc, #256]	; (800b1c8 <_dtoa_r+0x5b8>)
 800b0c6:	f7f5 fa07 	bl	80004d8 <__aeabi_dmul>
 800b0ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b0ce:	f7f5 fc89 	bl	80009e4 <__aeabi_dcmpge>
 800b0d2:	9c02      	ldr	r4, [sp, #8]
 800b0d4:	4626      	mov	r6, r4
 800b0d6:	2800      	cmp	r0, #0
 800b0d8:	f040 824a 	bne.w	800b570 <_dtoa_r+0x960>
 800b0dc:	2331      	movs	r3, #49	; 0x31
 800b0de:	9f08      	ldr	r7, [sp, #32]
 800b0e0:	f109 0901 	add.w	r9, r9, #1
 800b0e4:	f807 3b01 	strb.w	r3, [r7], #1
 800b0e8:	e246      	b.n	800b578 <_dtoa_r+0x968>
 800b0ea:	07e2      	lsls	r2, r4, #31
 800b0ec:	d505      	bpl.n	800b0fa <_dtoa_r+0x4ea>
 800b0ee:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b0f2:	f7f5 f9f1 	bl	80004d8 <__aeabi_dmul>
 800b0f6:	2301      	movs	r3, #1
 800b0f8:	3701      	adds	r7, #1
 800b0fa:	1064      	asrs	r4, r4, #1
 800b0fc:	3608      	adds	r6, #8
 800b0fe:	e76d      	b.n	800afdc <_dtoa_r+0x3cc>
 800b100:	2702      	movs	r7, #2
 800b102:	e770      	b.n	800afe6 <_dtoa_r+0x3d6>
 800b104:	46c8      	mov	r8, r9
 800b106:	9c02      	ldr	r4, [sp, #8]
 800b108:	e78f      	b.n	800b02a <_dtoa_r+0x41a>
 800b10a:	9908      	ldr	r1, [sp, #32]
 800b10c:	4b29      	ldr	r3, [pc, #164]	; (800b1b4 <_dtoa_r+0x5a4>)
 800b10e:	4421      	add	r1, r4
 800b110:	9112      	str	r1, [sp, #72]	; 0x48
 800b112:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b114:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b118:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800b11c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b120:	2900      	cmp	r1, #0
 800b122:	d055      	beq.n	800b1d0 <_dtoa_r+0x5c0>
 800b124:	2000      	movs	r0, #0
 800b126:	4929      	ldr	r1, [pc, #164]	; (800b1cc <_dtoa_r+0x5bc>)
 800b128:	f7f5 fb00 	bl	800072c <__aeabi_ddiv>
 800b12c:	463b      	mov	r3, r7
 800b12e:	4632      	mov	r2, r6
 800b130:	f7f5 f81a 	bl	8000168 <__aeabi_dsub>
 800b134:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b138:	9f08      	ldr	r7, [sp, #32]
 800b13a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b13e:	f7f5 fc7b 	bl	8000a38 <__aeabi_d2iz>
 800b142:	4604      	mov	r4, r0
 800b144:	f7f5 f95e 	bl	8000404 <__aeabi_i2d>
 800b148:	4602      	mov	r2, r0
 800b14a:	460b      	mov	r3, r1
 800b14c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b150:	f7f5 f80a 	bl	8000168 <__aeabi_dsub>
 800b154:	4602      	mov	r2, r0
 800b156:	460b      	mov	r3, r1
 800b158:	3430      	adds	r4, #48	; 0x30
 800b15a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b15e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b162:	f807 4b01 	strb.w	r4, [r7], #1
 800b166:	f7f5 fc29 	bl	80009bc <__aeabi_dcmplt>
 800b16a:	2800      	cmp	r0, #0
 800b16c:	d174      	bne.n	800b258 <_dtoa_r+0x648>
 800b16e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b172:	2000      	movs	r0, #0
 800b174:	4911      	ldr	r1, [pc, #68]	; (800b1bc <_dtoa_r+0x5ac>)
 800b176:	f7f4 fff7 	bl	8000168 <__aeabi_dsub>
 800b17a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b17e:	f7f5 fc1d 	bl	80009bc <__aeabi_dcmplt>
 800b182:	2800      	cmp	r0, #0
 800b184:	f040 80b6 	bne.w	800b2f4 <_dtoa_r+0x6e4>
 800b188:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b18a:	429f      	cmp	r7, r3
 800b18c:	f43f af7a 	beq.w	800b084 <_dtoa_r+0x474>
 800b190:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b194:	2200      	movs	r2, #0
 800b196:	4b0a      	ldr	r3, [pc, #40]	; (800b1c0 <_dtoa_r+0x5b0>)
 800b198:	f7f5 f99e 	bl	80004d8 <__aeabi_dmul>
 800b19c:	2200      	movs	r2, #0
 800b19e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b1a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b1a6:	4b06      	ldr	r3, [pc, #24]	; (800b1c0 <_dtoa_r+0x5b0>)
 800b1a8:	f7f5 f996 	bl	80004d8 <__aeabi_dmul>
 800b1ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b1b0:	e7c3      	b.n	800b13a <_dtoa_r+0x52a>
 800b1b2:	bf00      	nop
 800b1b4:	0800db08 	.word	0x0800db08
 800b1b8:	0800dae0 	.word	0x0800dae0
 800b1bc:	3ff00000 	.word	0x3ff00000
 800b1c0:	40240000 	.word	0x40240000
 800b1c4:	401c0000 	.word	0x401c0000
 800b1c8:	40140000 	.word	0x40140000
 800b1cc:	3fe00000 	.word	0x3fe00000
 800b1d0:	4630      	mov	r0, r6
 800b1d2:	4639      	mov	r1, r7
 800b1d4:	f7f5 f980 	bl	80004d8 <__aeabi_dmul>
 800b1d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b1da:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b1de:	9c08      	ldr	r4, [sp, #32]
 800b1e0:	9314      	str	r3, [sp, #80]	; 0x50
 800b1e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b1e6:	f7f5 fc27 	bl	8000a38 <__aeabi_d2iz>
 800b1ea:	9015      	str	r0, [sp, #84]	; 0x54
 800b1ec:	f7f5 f90a 	bl	8000404 <__aeabi_i2d>
 800b1f0:	4602      	mov	r2, r0
 800b1f2:	460b      	mov	r3, r1
 800b1f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b1f8:	f7f4 ffb6 	bl	8000168 <__aeabi_dsub>
 800b1fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b1fe:	4606      	mov	r6, r0
 800b200:	3330      	adds	r3, #48	; 0x30
 800b202:	f804 3b01 	strb.w	r3, [r4], #1
 800b206:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b208:	460f      	mov	r7, r1
 800b20a:	429c      	cmp	r4, r3
 800b20c:	f04f 0200 	mov.w	r2, #0
 800b210:	d124      	bne.n	800b25c <_dtoa_r+0x64c>
 800b212:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b216:	4bb3      	ldr	r3, [pc, #716]	; (800b4e4 <_dtoa_r+0x8d4>)
 800b218:	f7f4 ffa8 	bl	800016c <__adddf3>
 800b21c:	4602      	mov	r2, r0
 800b21e:	460b      	mov	r3, r1
 800b220:	4630      	mov	r0, r6
 800b222:	4639      	mov	r1, r7
 800b224:	f7f5 fbe8 	bl	80009f8 <__aeabi_dcmpgt>
 800b228:	2800      	cmp	r0, #0
 800b22a:	d162      	bne.n	800b2f2 <_dtoa_r+0x6e2>
 800b22c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b230:	2000      	movs	r0, #0
 800b232:	49ac      	ldr	r1, [pc, #688]	; (800b4e4 <_dtoa_r+0x8d4>)
 800b234:	f7f4 ff98 	bl	8000168 <__aeabi_dsub>
 800b238:	4602      	mov	r2, r0
 800b23a:	460b      	mov	r3, r1
 800b23c:	4630      	mov	r0, r6
 800b23e:	4639      	mov	r1, r7
 800b240:	f7f5 fbbc 	bl	80009bc <__aeabi_dcmplt>
 800b244:	2800      	cmp	r0, #0
 800b246:	f43f af1d 	beq.w	800b084 <_dtoa_r+0x474>
 800b24a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800b24c:	1e7b      	subs	r3, r7, #1
 800b24e:	9314      	str	r3, [sp, #80]	; 0x50
 800b250:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800b254:	2b30      	cmp	r3, #48	; 0x30
 800b256:	d0f8      	beq.n	800b24a <_dtoa_r+0x63a>
 800b258:	46c1      	mov	r9, r8
 800b25a:	e03a      	b.n	800b2d2 <_dtoa_r+0x6c2>
 800b25c:	4ba2      	ldr	r3, [pc, #648]	; (800b4e8 <_dtoa_r+0x8d8>)
 800b25e:	f7f5 f93b 	bl	80004d8 <__aeabi_dmul>
 800b262:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b266:	e7bc      	b.n	800b1e2 <_dtoa_r+0x5d2>
 800b268:	9f08      	ldr	r7, [sp, #32]
 800b26a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b26e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b272:	f7f5 fa5b 	bl	800072c <__aeabi_ddiv>
 800b276:	f7f5 fbdf 	bl	8000a38 <__aeabi_d2iz>
 800b27a:	4604      	mov	r4, r0
 800b27c:	f7f5 f8c2 	bl	8000404 <__aeabi_i2d>
 800b280:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b284:	f7f5 f928 	bl	80004d8 <__aeabi_dmul>
 800b288:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800b28c:	460b      	mov	r3, r1
 800b28e:	4602      	mov	r2, r0
 800b290:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b294:	f7f4 ff68 	bl	8000168 <__aeabi_dsub>
 800b298:	f807 6b01 	strb.w	r6, [r7], #1
 800b29c:	9e08      	ldr	r6, [sp, #32]
 800b29e:	9b02      	ldr	r3, [sp, #8]
 800b2a0:	1bbe      	subs	r6, r7, r6
 800b2a2:	42b3      	cmp	r3, r6
 800b2a4:	d13a      	bne.n	800b31c <_dtoa_r+0x70c>
 800b2a6:	4602      	mov	r2, r0
 800b2a8:	460b      	mov	r3, r1
 800b2aa:	f7f4 ff5f 	bl	800016c <__adddf3>
 800b2ae:	4602      	mov	r2, r0
 800b2b0:	460b      	mov	r3, r1
 800b2b2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b2b6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b2ba:	f7f5 fb9d 	bl	80009f8 <__aeabi_dcmpgt>
 800b2be:	bb58      	cbnz	r0, 800b318 <_dtoa_r+0x708>
 800b2c0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b2c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b2c8:	f7f5 fb6e 	bl	80009a8 <__aeabi_dcmpeq>
 800b2cc:	b108      	cbz	r0, 800b2d2 <_dtoa_r+0x6c2>
 800b2ce:	07e1      	lsls	r1, r4, #31
 800b2d0:	d422      	bmi.n	800b318 <_dtoa_r+0x708>
 800b2d2:	4628      	mov	r0, r5
 800b2d4:	4651      	mov	r1, sl
 800b2d6:	f000 ff4d 	bl	800c174 <_Bfree>
 800b2da:	2300      	movs	r3, #0
 800b2dc:	703b      	strb	r3, [r7, #0]
 800b2de:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b2e0:	f109 0001 	add.w	r0, r9, #1
 800b2e4:	6018      	str	r0, [r3, #0]
 800b2e6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	f43f acdf 	beq.w	800acac <_dtoa_r+0x9c>
 800b2ee:	601f      	str	r7, [r3, #0]
 800b2f0:	e4dc      	b.n	800acac <_dtoa_r+0x9c>
 800b2f2:	4627      	mov	r7, r4
 800b2f4:	463b      	mov	r3, r7
 800b2f6:	461f      	mov	r7, r3
 800b2f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b2fc:	2a39      	cmp	r2, #57	; 0x39
 800b2fe:	d107      	bne.n	800b310 <_dtoa_r+0x700>
 800b300:	9a08      	ldr	r2, [sp, #32]
 800b302:	429a      	cmp	r2, r3
 800b304:	d1f7      	bne.n	800b2f6 <_dtoa_r+0x6e6>
 800b306:	2230      	movs	r2, #48	; 0x30
 800b308:	9908      	ldr	r1, [sp, #32]
 800b30a:	f108 0801 	add.w	r8, r8, #1
 800b30e:	700a      	strb	r2, [r1, #0]
 800b310:	781a      	ldrb	r2, [r3, #0]
 800b312:	3201      	adds	r2, #1
 800b314:	701a      	strb	r2, [r3, #0]
 800b316:	e79f      	b.n	800b258 <_dtoa_r+0x648>
 800b318:	46c8      	mov	r8, r9
 800b31a:	e7eb      	b.n	800b2f4 <_dtoa_r+0x6e4>
 800b31c:	2200      	movs	r2, #0
 800b31e:	4b72      	ldr	r3, [pc, #456]	; (800b4e8 <_dtoa_r+0x8d8>)
 800b320:	f7f5 f8da 	bl	80004d8 <__aeabi_dmul>
 800b324:	4602      	mov	r2, r0
 800b326:	460b      	mov	r3, r1
 800b328:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b32c:	2200      	movs	r2, #0
 800b32e:	2300      	movs	r3, #0
 800b330:	f7f5 fb3a 	bl	80009a8 <__aeabi_dcmpeq>
 800b334:	2800      	cmp	r0, #0
 800b336:	d098      	beq.n	800b26a <_dtoa_r+0x65a>
 800b338:	e7cb      	b.n	800b2d2 <_dtoa_r+0x6c2>
 800b33a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b33c:	2a00      	cmp	r2, #0
 800b33e:	f000 80cd 	beq.w	800b4dc <_dtoa_r+0x8cc>
 800b342:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800b344:	2a01      	cmp	r2, #1
 800b346:	f300 80af 	bgt.w	800b4a8 <_dtoa_r+0x898>
 800b34a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b34c:	2a00      	cmp	r2, #0
 800b34e:	f000 80a7 	beq.w	800b4a0 <_dtoa_r+0x890>
 800b352:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b356:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b358:	9f06      	ldr	r7, [sp, #24]
 800b35a:	9a06      	ldr	r2, [sp, #24]
 800b35c:	2101      	movs	r1, #1
 800b35e:	441a      	add	r2, r3
 800b360:	9206      	str	r2, [sp, #24]
 800b362:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b364:	4628      	mov	r0, r5
 800b366:	441a      	add	r2, r3
 800b368:	9209      	str	r2, [sp, #36]	; 0x24
 800b36a:	f001 f807 	bl	800c37c <__i2b>
 800b36e:	4606      	mov	r6, r0
 800b370:	2f00      	cmp	r7, #0
 800b372:	dd0c      	ble.n	800b38e <_dtoa_r+0x77e>
 800b374:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b376:	2b00      	cmp	r3, #0
 800b378:	dd09      	ble.n	800b38e <_dtoa_r+0x77e>
 800b37a:	42bb      	cmp	r3, r7
 800b37c:	bfa8      	it	ge
 800b37e:	463b      	movge	r3, r7
 800b380:	9a06      	ldr	r2, [sp, #24]
 800b382:	1aff      	subs	r7, r7, r3
 800b384:	1ad2      	subs	r2, r2, r3
 800b386:	9206      	str	r2, [sp, #24]
 800b388:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b38a:	1ad3      	subs	r3, r2, r3
 800b38c:	9309      	str	r3, [sp, #36]	; 0x24
 800b38e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b390:	b1f3      	cbz	r3, 800b3d0 <_dtoa_r+0x7c0>
 800b392:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b394:	2b00      	cmp	r3, #0
 800b396:	f000 80a9 	beq.w	800b4ec <_dtoa_r+0x8dc>
 800b39a:	2c00      	cmp	r4, #0
 800b39c:	dd10      	ble.n	800b3c0 <_dtoa_r+0x7b0>
 800b39e:	4631      	mov	r1, r6
 800b3a0:	4622      	mov	r2, r4
 800b3a2:	4628      	mov	r0, r5
 800b3a4:	f001 f8a4 	bl	800c4f0 <__pow5mult>
 800b3a8:	4652      	mov	r2, sl
 800b3aa:	4601      	mov	r1, r0
 800b3ac:	4606      	mov	r6, r0
 800b3ae:	4628      	mov	r0, r5
 800b3b0:	f000 fffa 	bl	800c3a8 <__multiply>
 800b3b4:	4680      	mov	r8, r0
 800b3b6:	4651      	mov	r1, sl
 800b3b8:	4628      	mov	r0, r5
 800b3ba:	f000 fedb 	bl	800c174 <_Bfree>
 800b3be:	46c2      	mov	sl, r8
 800b3c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b3c2:	1b1a      	subs	r2, r3, r4
 800b3c4:	d004      	beq.n	800b3d0 <_dtoa_r+0x7c0>
 800b3c6:	4651      	mov	r1, sl
 800b3c8:	4628      	mov	r0, r5
 800b3ca:	f001 f891 	bl	800c4f0 <__pow5mult>
 800b3ce:	4682      	mov	sl, r0
 800b3d0:	2101      	movs	r1, #1
 800b3d2:	4628      	mov	r0, r5
 800b3d4:	f000 ffd2 	bl	800c37c <__i2b>
 800b3d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b3da:	4604      	mov	r4, r0
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	f340 8087 	ble.w	800b4f0 <_dtoa_r+0x8e0>
 800b3e2:	461a      	mov	r2, r3
 800b3e4:	4601      	mov	r1, r0
 800b3e6:	4628      	mov	r0, r5
 800b3e8:	f001 f882 	bl	800c4f0 <__pow5mult>
 800b3ec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b3ee:	4604      	mov	r4, r0
 800b3f0:	2b01      	cmp	r3, #1
 800b3f2:	f340 8080 	ble.w	800b4f6 <_dtoa_r+0x8e6>
 800b3f6:	f04f 0800 	mov.w	r8, #0
 800b3fa:	6923      	ldr	r3, [r4, #16]
 800b3fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b400:	6918      	ldr	r0, [r3, #16]
 800b402:	f000 ff6d 	bl	800c2e0 <__hi0bits>
 800b406:	f1c0 0020 	rsb	r0, r0, #32
 800b40a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b40c:	4418      	add	r0, r3
 800b40e:	f010 001f 	ands.w	r0, r0, #31
 800b412:	f000 8092 	beq.w	800b53a <_dtoa_r+0x92a>
 800b416:	f1c0 0320 	rsb	r3, r0, #32
 800b41a:	2b04      	cmp	r3, #4
 800b41c:	f340 808a 	ble.w	800b534 <_dtoa_r+0x924>
 800b420:	f1c0 001c 	rsb	r0, r0, #28
 800b424:	9b06      	ldr	r3, [sp, #24]
 800b426:	4407      	add	r7, r0
 800b428:	4403      	add	r3, r0
 800b42a:	9306      	str	r3, [sp, #24]
 800b42c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b42e:	4403      	add	r3, r0
 800b430:	9309      	str	r3, [sp, #36]	; 0x24
 800b432:	9b06      	ldr	r3, [sp, #24]
 800b434:	2b00      	cmp	r3, #0
 800b436:	dd05      	ble.n	800b444 <_dtoa_r+0x834>
 800b438:	4651      	mov	r1, sl
 800b43a:	461a      	mov	r2, r3
 800b43c:	4628      	mov	r0, r5
 800b43e:	f001 f8b1 	bl	800c5a4 <__lshift>
 800b442:	4682      	mov	sl, r0
 800b444:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b446:	2b00      	cmp	r3, #0
 800b448:	dd05      	ble.n	800b456 <_dtoa_r+0x846>
 800b44a:	4621      	mov	r1, r4
 800b44c:	461a      	mov	r2, r3
 800b44e:	4628      	mov	r0, r5
 800b450:	f001 f8a8 	bl	800c5a4 <__lshift>
 800b454:	4604      	mov	r4, r0
 800b456:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d070      	beq.n	800b53e <_dtoa_r+0x92e>
 800b45c:	4621      	mov	r1, r4
 800b45e:	4650      	mov	r0, sl
 800b460:	f001 f90c 	bl	800c67c <__mcmp>
 800b464:	2800      	cmp	r0, #0
 800b466:	da6a      	bge.n	800b53e <_dtoa_r+0x92e>
 800b468:	2300      	movs	r3, #0
 800b46a:	4651      	mov	r1, sl
 800b46c:	220a      	movs	r2, #10
 800b46e:	4628      	mov	r0, r5
 800b470:	f000 fea2 	bl	800c1b8 <__multadd>
 800b474:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b476:	4682      	mov	sl, r0
 800b478:	f109 39ff 	add.w	r9, r9, #4294967295
 800b47c:	2b00      	cmp	r3, #0
 800b47e:	f000 8193 	beq.w	800b7a8 <_dtoa_r+0xb98>
 800b482:	4631      	mov	r1, r6
 800b484:	2300      	movs	r3, #0
 800b486:	220a      	movs	r2, #10
 800b488:	4628      	mov	r0, r5
 800b48a:	f000 fe95 	bl	800c1b8 <__multadd>
 800b48e:	f1bb 0f00 	cmp.w	fp, #0
 800b492:	4606      	mov	r6, r0
 800b494:	f300 8093 	bgt.w	800b5be <_dtoa_r+0x9ae>
 800b498:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b49a:	2b02      	cmp	r3, #2
 800b49c:	dc57      	bgt.n	800b54e <_dtoa_r+0x93e>
 800b49e:	e08e      	b.n	800b5be <_dtoa_r+0x9ae>
 800b4a0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b4a2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b4a6:	e756      	b.n	800b356 <_dtoa_r+0x746>
 800b4a8:	9b02      	ldr	r3, [sp, #8]
 800b4aa:	1e5c      	subs	r4, r3, #1
 800b4ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b4ae:	42a3      	cmp	r3, r4
 800b4b0:	bfb7      	itett	lt
 800b4b2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800b4b4:	1b1c      	subge	r4, r3, r4
 800b4b6:	1ae2      	sublt	r2, r4, r3
 800b4b8:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800b4ba:	bfbe      	ittt	lt
 800b4bc:	940a      	strlt	r4, [sp, #40]	; 0x28
 800b4be:	189b      	addlt	r3, r3, r2
 800b4c0:	930e      	strlt	r3, [sp, #56]	; 0x38
 800b4c2:	9b02      	ldr	r3, [sp, #8]
 800b4c4:	bfb8      	it	lt
 800b4c6:	2400      	movlt	r4, #0
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	bfbb      	ittet	lt
 800b4cc:	9b06      	ldrlt	r3, [sp, #24]
 800b4ce:	9a02      	ldrlt	r2, [sp, #8]
 800b4d0:	9f06      	ldrge	r7, [sp, #24]
 800b4d2:	1a9f      	sublt	r7, r3, r2
 800b4d4:	bfac      	ite	ge
 800b4d6:	9b02      	ldrge	r3, [sp, #8]
 800b4d8:	2300      	movlt	r3, #0
 800b4da:	e73e      	b.n	800b35a <_dtoa_r+0x74a>
 800b4dc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b4de:	9f06      	ldr	r7, [sp, #24]
 800b4e0:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800b4e2:	e745      	b.n	800b370 <_dtoa_r+0x760>
 800b4e4:	3fe00000 	.word	0x3fe00000
 800b4e8:	40240000 	.word	0x40240000
 800b4ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b4ee:	e76a      	b.n	800b3c6 <_dtoa_r+0x7b6>
 800b4f0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b4f2:	2b01      	cmp	r3, #1
 800b4f4:	dc19      	bgt.n	800b52a <_dtoa_r+0x91a>
 800b4f6:	9b04      	ldr	r3, [sp, #16]
 800b4f8:	b9bb      	cbnz	r3, 800b52a <_dtoa_r+0x91a>
 800b4fa:	9b05      	ldr	r3, [sp, #20]
 800b4fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b500:	b99b      	cbnz	r3, 800b52a <_dtoa_r+0x91a>
 800b502:	9b05      	ldr	r3, [sp, #20]
 800b504:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b508:	0d1b      	lsrs	r3, r3, #20
 800b50a:	051b      	lsls	r3, r3, #20
 800b50c:	b183      	cbz	r3, 800b530 <_dtoa_r+0x920>
 800b50e:	f04f 0801 	mov.w	r8, #1
 800b512:	9b06      	ldr	r3, [sp, #24]
 800b514:	3301      	adds	r3, #1
 800b516:	9306      	str	r3, [sp, #24]
 800b518:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b51a:	3301      	adds	r3, #1
 800b51c:	9309      	str	r3, [sp, #36]	; 0x24
 800b51e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b520:	2b00      	cmp	r3, #0
 800b522:	f47f af6a 	bne.w	800b3fa <_dtoa_r+0x7ea>
 800b526:	2001      	movs	r0, #1
 800b528:	e76f      	b.n	800b40a <_dtoa_r+0x7fa>
 800b52a:	f04f 0800 	mov.w	r8, #0
 800b52e:	e7f6      	b.n	800b51e <_dtoa_r+0x90e>
 800b530:	4698      	mov	r8, r3
 800b532:	e7f4      	b.n	800b51e <_dtoa_r+0x90e>
 800b534:	f43f af7d 	beq.w	800b432 <_dtoa_r+0x822>
 800b538:	4618      	mov	r0, r3
 800b53a:	301c      	adds	r0, #28
 800b53c:	e772      	b.n	800b424 <_dtoa_r+0x814>
 800b53e:	9b02      	ldr	r3, [sp, #8]
 800b540:	2b00      	cmp	r3, #0
 800b542:	dc36      	bgt.n	800b5b2 <_dtoa_r+0x9a2>
 800b544:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b546:	2b02      	cmp	r3, #2
 800b548:	dd33      	ble.n	800b5b2 <_dtoa_r+0x9a2>
 800b54a:	f8dd b008 	ldr.w	fp, [sp, #8]
 800b54e:	f1bb 0f00 	cmp.w	fp, #0
 800b552:	d10d      	bne.n	800b570 <_dtoa_r+0x960>
 800b554:	4621      	mov	r1, r4
 800b556:	465b      	mov	r3, fp
 800b558:	2205      	movs	r2, #5
 800b55a:	4628      	mov	r0, r5
 800b55c:	f000 fe2c 	bl	800c1b8 <__multadd>
 800b560:	4601      	mov	r1, r0
 800b562:	4604      	mov	r4, r0
 800b564:	4650      	mov	r0, sl
 800b566:	f001 f889 	bl	800c67c <__mcmp>
 800b56a:	2800      	cmp	r0, #0
 800b56c:	f73f adb6 	bgt.w	800b0dc <_dtoa_r+0x4cc>
 800b570:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b572:	9f08      	ldr	r7, [sp, #32]
 800b574:	ea6f 0903 	mvn.w	r9, r3
 800b578:	f04f 0800 	mov.w	r8, #0
 800b57c:	4621      	mov	r1, r4
 800b57e:	4628      	mov	r0, r5
 800b580:	f000 fdf8 	bl	800c174 <_Bfree>
 800b584:	2e00      	cmp	r6, #0
 800b586:	f43f aea4 	beq.w	800b2d2 <_dtoa_r+0x6c2>
 800b58a:	f1b8 0f00 	cmp.w	r8, #0
 800b58e:	d005      	beq.n	800b59c <_dtoa_r+0x98c>
 800b590:	45b0      	cmp	r8, r6
 800b592:	d003      	beq.n	800b59c <_dtoa_r+0x98c>
 800b594:	4641      	mov	r1, r8
 800b596:	4628      	mov	r0, r5
 800b598:	f000 fdec 	bl	800c174 <_Bfree>
 800b59c:	4631      	mov	r1, r6
 800b59e:	4628      	mov	r0, r5
 800b5a0:	f000 fde8 	bl	800c174 <_Bfree>
 800b5a4:	e695      	b.n	800b2d2 <_dtoa_r+0x6c2>
 800b5a6:	2400      	movs	r4, #0
 800b5a8:	4626      	mov	r6, r4
 800b5aa:	e7e1      	b.n	800b570 <_dtoa_r+0x960>
 800b5ac:	46c1      	mov	r9, r8
 800b5ae:	4626      	mov	r6, r4
 800b5b0:	e594      	b.n	800b0dc <_dtoa_r+0x4cc>
 800b5b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b5b4:	f8dd b008 	ldr.w	fp, [sp, #8]
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	f000 80fc 	beq.w	800b7b6 <_dtoa_r+0xba6>
 800b5be:	2f00      	cmp	r7, #0
 800b5c0:	dd05      	ble.n	800b5ce <_dtoa_r+0x9be>
 800b5c2:	4631      	mov	r1, r6
 800b5c4:	463a      	mov	r2, r7
 800b5c6:	4628      	mov	r0, r5
 800b5c8:	f000 ffec 	bl	800c5a4 <__lshift>
 800b5cc:	4606      	mov	r6, r0
 800b5ce:	f1b8 0f00 	cmp.w	r8, #0
 800b5d2:	d05c      	beq.n	800b68e <_dtoa_r+0xa7e>
 800b5d4:	4628      	mov	r0, r5
 800b5d6:	6871      	ldr	r1, [r6, #4]
 800b5d8:	f000 fd8c 	bl	800c0f4 <_Balloc>
 800b5dc:	4607      	mov	r7, r0
 800b5de:	b928      	cbnz	r0, 800b5ec <_dtoa_r+0x9dc>
 800b5e0:	4602      	mov	r2, r0
 800b5e2:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b5e6:	4b7e      	ldr	r3, [pc, #504]	; (800b7e0 <_dtoa_r+0xbd0>)
 800b5e8:	f7ff bb26 	b.w	800ac38 <_dtoa_r+0x28>
 800b5ec:	6932      	ldr	r2, [r6, #16]
 800b5ee:	f106 010c 	add.w	r1, r6, #12
 800b5f2:	3202      	adds	r2, #2
 800b5f4:	0092      	lsls	r2, r2, #2
 800b5f6:	300c      	adds	r0, #12
 800b5f8:	f7fd fb07 	bl	8008c0a <memcpy>
 800b5fc:	2201      	movs	r2, #1
 800b5fe:	4639      	mov	r1, r7
 800b600:	4628      	mov	r0, r5
 800b602:	f000 ffcf 	bl	800c5a4 <__lshift>
 800b606:	46b0      	mov	r8, r6
 800b608:	4606      	mov	r6, r0
 800b60a:	9b08      	ldr	r3, [sp, #32]
 800b60c:	3301      	adds	r3, #1
 800b60e:	9302      	str	r3, [sp, #8]
 800b610:	9b08      	ldr	r3, [sp, #32]
 800b612:	445b      	add	r3, fp
 800b614:	930a      	str	r3, [sp, #40]	; 0x28
 800b616:	9b04      	ldr	r3, [sp, #16]
 800b618:	f003 0301 	and.w	r3, r3, #1
 800b61c:	9309      	str	r3, [sp, #36]	; 0x24
 800b61e:	9b02      	ldr	r3, [sp, #8]
 800b620:	4621      	mov	r1, r4
 800b622:	4650      	mov	r0, sl
 800b624:	f103 3bff 	add.w	fp, r3, #4294967295
 800b628:	f7ff fa62 	bl	800aaf0 <quorem>
 800b62c:	4603      	mov	r3, r0
 800b62e:	4641      	mov	r1, r8
 800b630:	3330      	adds	r3, #48	; 0x30
 800b632:	9004      	str	r0, [sp, #16]
 800b634:	4650      	mov	r0, sl
 800b636:	930b      	str	r3, [sp, #44]	; 0x2c
 800b638:	f001 f820 	bl	800c67c <__mcmp>
 800b63c:	4632      	mov	r2, r6
 800b63e:	9006      	str	r0, [sp, #24]
 800b640:	4621      	mov	r1, r4
 800b642:	4628      	mov	r0, r5
 800b644:	f001 f836 	bl	800c6b4 <__mdiff>
 800b648:	68c2      	ldr	r2, [r0, #12]
 800b64a:	4607      	mov	r7, r0
 800b64c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b64e:	bb02      	cbnz	r2, 800b692 <_dtoa_r+0xa82>
 800b650:	4601      	mov	r1, r0
 800b652:	4650      	mov	r0, sl
 800b654:	f001 f812 	bl	800c67c <__mcmp>
 800b658:	4602      	mov	r2, r0
 800b65a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b65c:	4639      	mov	r1, r7
 800b65e:	4628      	mov	r0, r5
 800b660:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800b664:	f000 fd86 	bl	800c174 <_Bfree>
 800b668:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b66a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b66c:	9f02      	ldr	r7, [sp, #8]
 800b66e:	ea43 0102 	orr.w	r1, r3, r2
 800b672:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b674:	430b      	orrs	r3, r1
 800b676:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b678:	d10d      	bne.n	800b696 <_dtoa_r+0xa86>
 800b67a:	2b39      	cmp	r3, #57	; 0x39
 800b67c:	d027      	beq.n	800b6ce <_dtoa_r+0xabe>
 800b67e:	9a06      	ldr	r2, [sp, #24]
 800b680:	2a00      	cmp	r2, #0
 800b682:	dd01      	ble.n	800b688 <_dtoa_r+0xa78>
 800b684:	9b04      	ldr	r3, [sp, #16]
 800b686:	3331      	adds	r3, #49	; 0x31
 800b688:	f88b 3000 	strb.w	r3, [fp]
 800b68c:	e776      	b.n	800b57c <_dtoa_r+0x96c>
 800b68e:	4630      	mov	r0, r6
 800b690:	e7b9      	b.n	800b606 <_dtoa_r+0x9f6>
 800b692:	2201      	movs	r2, #1
 800b694:	e7e2      	b.n	800b65c <_dtoa_r+0xa4c>
 800b696:	9906      	ldr	r1, [sp, #24]
 800b698:	2900      	cmp	r1, #0
 800b69a:	db04      	blt.n	800b6a6 <_dtoa_r+0xa96>
 800b69c:	9822      	ldr	r0, [sp, #136]	; 0x88
 800b69e:	4301      	orrs	r1, r0
 800b6a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b6a2:	4301      	orrs	r1, r0
 800b6a4:	d120      	bne.n	800b6e8 <_dtoa_r+0xad8>
 800b6a6:	2a00      	cmp	r2, #0
 800b6a8:	ddee      	ble.n	800b688 <_dtoa_r+0xa78>
 800b6aa:	4651      	mov	r1, sl
 800b6ac:	2201      	movs	r2, #1
 800b6ae:	4628      	mov	r0, r5
 800b6b0:	9302      	str	r3, [sp, #8]
 800b6b2:	f000 ff77 	bl	800c5a4 <__lshift>
 800b6b6:	4621      	mov	r1, r4
 800b6b8:	4682      	mov	sl, r0
 800b6ba:	f000 ffdf 	bl	800c67c <__mcmp>
 800b6be:	2800      	cmp	r0, #0
 800b6c0:	9b02      	ldr	r3, [sp, #8]
 800b6c2:	dc02      	bgt.n	800b6ca <_dtoa_r+0xaba>
 800b6c4:	d1e0      	bne.n	800b688 <_dtoa_r+0xa78>
 800b6c6:	07da      	lsls	r2, r3, #31
 800b6c8:	d5de      	bpl.n	800b688 <_dtoa_r+0xa78>
 800b6ca:	2b39      	cmp	r3, #57	; 0x39
 800b6cc:	d1da      	bne.n	800b684 <_dtoa_r+0xa74>
 800b6ce:	2339      	movs	r3, #57	; 0x39
 800b6d0:	f88b 3000 	strb.w	r3, [fp]
 800b6d4:	463b      	mov	r3, r7
 800b6d6:	461f      	mov	r7, r3
 800b6d8:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800b6dc:	3b01      	subs	r3, #1
 800b6de:	2a39      	cmp	r2, #57	; 0x39
 800b6e0:	d050      	beq.n	800b784 <_dtoa_r+0xb74>
 800b6e2:	3201      	adds	r2, #1
 800b6e4:	701a      	strb	r2, [r3, #0]
 800b6e6:	e749      	b.n	800b57c <_dtoa_r+0x96c>
 800b6e8:	2a00      	cmp	r2, #0
 800b6ea:	dd03      	ble.n	800b6f4 <_dtoa_r+0xae4>
 800b6ec:	2b39      	cmp	r3, #57	; 0x39
 800b6ee:	d0ee      	beq.n	800b6ce <_dtoa_r+0xabe>
 800b6f0:	3301      	adds	r3, #1
 800b6f2:	e7c9      	b.n	800b688 <_dtoa_r+0xa78>
 800b6f4:	9a02      	ldr	r2, [sp, #8]
 800b6f6:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b6f8:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b6fc:	428a      	cmp	r2, r1
 800b6fe:	d02a      	beq.n	800b756 <_dtoa_r+0xb46>
 800b700:	4651      	mov	r1, sl
 800b702:	2300      	movs	r3, #0
 800b704:	220a      	movs	r2, #10
 800b706:	4628      	mov	r0, r5
 800b708:	f000 fd56 	bl	800c1b8 <__multadd>
 800b70c:	45b0      	cmp	r8, r6
 800b70e:	4682      	mov	sl, r0
 800b710:	f04f 0300 	mov.w	r3, #0
 800b714:	f04f 020a 	mov.w	r2, #10
 800b718:	4641      	mov	r1, r8
 800b71a:	4628      	mov	r0, r5
 800b71c:	d107      	bne.n	800b72e <_dtoa_r+0xb1e>
 800b71e:	f000 fd4b 	bl	800c1b8 <__multadd>
 800b722:	4680      	mov	r8, r0
 800b724:	4606      	mov	r6, r0
 800b726:	9b02      	ldr	r3, [sp, #8]
 800b728:	3301      	adds	r3, #1
 800b72a:	9302      	str	r3, [sp, #8]
 800b72c:	e777      	b.n	800b61e <_dtoa_r+0xa0e>
 800b72e:	f000 fd43 	bl	800c1b8 <__multadd>
 800b732:	4631      	mov	r1, r6
 800b734:	4680      	mov	r8, r0
 800b736:	2300      	movs	r3, #0
 800b738:	220a      	movs	r2, #10
 800b73a:	4628      	mov	r0, r5
 800b73c:	f000 fd3c 	bl	800c1b8 <__multadd>
 800b740:	4606      	mov	r6, r0
 800b742:	e7f0      	b.n	800b726 <_dtoa_r+0xb16>
 800b744:	f1bb 0f00 	cmp.w	fp, #0
 800b748:	bfcc      	ite	gt
 800b74a:	465f      	movgt	r7, fp
 800b74c:	2701      	movle	r7, #1
 800b74e:	f04f 0800 	mov.w	r8, #0
 800b752:	9a08      	ldr	r2, [sp, #32]
 800b754:	4417      	add	r7, r2
 800b756:	4651      	mov	r1, sl
 800b758:	2201      	movs	r2, #1
 800b75a:	4628      	mov	r0, r5
 800b75c:	9302      	str	r3, [sp, #8]
 800b75e:	f000 ff21 	bl	800c5a4 <__lshift>
 800b762:	4621      	mov	r1, r4
 800b764:	4682      	mov	sl, r0
 800b766:	f000 ff89 	bl	800c67c <__mcmp>
 800b76a:	2800      	cmp	r0, #0
 800b76c:	dcb2      	bgt.n	800b6d4 <_dtoa_r+0xac4>
 800b76e:	d102      	bne.n	800b776 <_dtoa_r+0xb66>
 800b770:	9b02      	ldr	r3, [sp, #8]
 800b772:	07db      	lsls	r3, r3, #31
 800b774:	d4ae      	bmi.n	800b6d4 <_dtoa_r+0xac4>
 800b776:	463b      	mov	r3, r7
 800b778:	461f      	mov	r7, r3
 800b77a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b77e:	2a30      	cmp	r2, #48	; 0x30
 800b780:	d0fa      	beq.n	800b778 <_dtoa_r+0xb68>
 800b782:	e6fb      	b.n	800b57c <_dtoa_r+0x96c>
 800b784:	9a08      	ldr	r2, [sp, #32]
 800b786:	429a      	cmp	r2, r3
 800b788:	d1a5      	bne.n	800b6d6 <_dtoa_r+0xac6>
 800b78a:	2331      	movs	r3, #49	; 0x31
 800b78c:	f109 0901 	add.w	r9, r9, #1
 800b790:	7013      	strb	r3, [r2, #0]
 800b792:	e6f3      	b.n	800b57c <_dtoa_r+0x96c>
 800b794:	4b13      	ldr	r3, [pc, #76]	; (800b7e4 <_dtoa_r+0xbd4>)
 800b796:	f7ff baa7 	b.w	800ace8 <_dtoa_r+0xd8>
 800b79a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	f47f aa80 	bne.w	800aca2 <_dtoa_r+0x92>
 800b7a2:	4b11      	ldr	r3, [pc, #68]	; (800b7e8 <_dtoa_r+0xbd8>)
 800b7a4:	f7ff baa0 	b.w	800ace8 <_dtoa_r+0xd8>
 800b7a8:	f1bb 0f00 	cmp.w	fp, #0
 800b7ac:	dc03      	bgt.n	800b7b6 <_dtoa_r+0xba6>
 800b7ae:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b7b0:	2b02      	cmp	r3, #2
 800b7b2:	f73f aecc 	bgt.w	800b54e <_dtoa_r+0x93e>
 800b7b6:	9f08      	ldr	r7, [sp, #32]
 800b7b8:	4621      	mov	r1, r4
 800b7ba:	4650      	mov	r0, sl
 800b7bc:	f7ff f998 	bl	800aaf0 <quorem>
 800b7c0:	9a08      	ldr	r2, [sp, #32]
 800b7c2:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800b7c6:	f807 3b01 	strb.w	r3, [r7], #1
 800b7ca:	1aba      	subs	r2, r7, r2
 800b7cc:	4593      	cmp	fp, r2
 800b7ce:	ddb9      	ble.n	800b744 <_dtoa_r+0xb34>
 800b7d0:	4651      	mov	r1, sl
 800b7d2:	2300      	movs	r3, #0
 800b7d4:	220a      	movs	r2, #10
 800b7d6:	4628      	mov	r0, r5
 800b7d8:	f000 fcee 	bl	800c1b8 <__multadd>
 800b7dc:	4682      	mov	sl, r0
 800b7de:	e7eb      	b.n	800b7b8 <_dtoa_r+0xba8>
 800b7e0:	0800d9f1 	.word	0x0800d9f1
 800b7e4:	0800d750 	.word	0x0800d750
 800b7e8:	0800d985 	.word	0x0800d985

0800b7ec <__sflush_r>:
 800b7ec:	898a      	ldrh	r2, [r1, #12]
 800b7ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7f2:	4605      	mov	r5, r0
 800b7f4:	0710      	lsls	r0, r2, #28
 800b7f6:	460c      	mov	r4, r1
 800b7f8:	d458      	bmi.n	800b8ac <__sflush_r+0xc0>
 800b7fa:	684b      	ldr	r3, [r1, #4]
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	dc05      	bgt.n	800b80c <__sflush_r+0x20>
 800b800:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b802:	2b00      	cmp	r3, #0
 800b804:	dc02      	bgt.n	800b80c <__sflush_r+0x20>
 800b806:	2000      	movs	r0, #0
 800b808:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b80c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b80e:	2e00      	cmp	r6, #0
 800b810:	d0f9      	beq.n	800b806 <__sflush_r+0x1a>
 800b812:	2300      	movs	r3, #0
 800b814:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b818:	682f      	ldr	r7, [r5, #0]
 800b81a:	602b      	str	r3, [r5, #0]
 800b81c:	d032      	beq.n	800b884 <__sflush_r+0x98>
 800b81e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b820:	89a3      	ldrh	r3, [r4, #12]
 800b822:	075a      	lsls	r2, r3, #29
 800b824:	d505      	bpl.n	800b832 <__sflush_r+0x46>
 800b826:	6863      	ldr	r3, [r4, #4]
 800b828:	1ac0      	subs	r0, r0, r3
 800b82a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b82c:	b10b      	cbz	r3, 800b832 <__sflush_r+0x46>
 800b82e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b830:	1ac0      	subs	r0, r0, r3
 800b832:	2300      	movs	r3, #0
 800b834:	4602      	mov	r2, r0
 800b836:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b838:	4628      	mov	r0, r5
 800b83a:	6a21      	ldr	r1, [r4, #32]
 800b83c:	47b0      	blx	r6
 800b83e:	1c43      	adds	r3, r0, #1
 800b840:	89a3      	ldrh	r3, [r4, #12]
 800b842:	d106      	bne.n	800b852 <__sflush_r+0x66>
 800b844:	6829      	ldr	r1, [r5, #0]
 800b846:	291d      	cmp	r1, #29
 800b848:	d82c      	bhi.n	800b8a4 <__sflush_r+0xb8>
 800b84a:	4a2a      	ldr	r2, [pc, #168]	; (800b8f4 <__sflush_r+0x108>)
 800b84c:	40ca      	lsrs	r2, r1
 800b84e:	07d6      	lsls	r6, r2, #31
 800b850:	d528      	bpl.n	800b8a4 <__sflush_r+0xb8>
 800b852:	2200      	movs	r2, #0
 800b854:	6062      	str	r2, [r4, #4]
 800b856:	6922      	ldr	r2, [r4, #16]
 800b858:	04d9      	lsls	r1, r3, #19
 800b85a:	6022      	str	r2, [r4, #0]
 800b85c:	d504      	bpl.n	800b868 <__sflush_r+0x7c>
 800b85e:	1c42      	adds	r2, r0, #1
 800b860:	d101      	bne.n	800b866 <__sflush_r+0x7a>
 800b862:	682b      	ldr	r3, [r5, #0]
 800b864:	b903      	cbnz	r3, 800b868 <__sflush_r+0x7c>
 800b866:	6560      	str	r0, [r4, #84]	; 0x54
 800b868:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b86a:	602f      	str	r7, [r5, #0]
 800b86c:	2900      	cmp	r1, #0
 800b86e:	d0ca      	beq.n	800b806 <__sflush_r+0x1a>
 800b870:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b874:	4299      	cmp	r1, r3
 800b876:	d002      	beq.n	800b87e <__sflush_r+0x92>
 800b878:	4628      	mov	r0, r5
 800b87a:	f001 f901 	bl	800ca80 <_free_r>
 800b87e:	2000      	movs	r0, #0
 800b880:	6360      	str	r0, [r4, #52]	; 0x34
 800b882:	e7c1      	b.n	800b808 <__sflush_r+0x1c>
 800b884:	6a21      	ldr	r1, [r4, #32]
 800b886:	2301      	movs	r3, #1
 800b888:	4628      	mov	r0, r5
 800b88a:	47b0      	blx	r6
 800b88c:	1c41      	adds	r1, r0, #1
 800b88e:	d1c7      	bne.n	800b820 <__sflush_r+0x34>
 800b890:	682b      	ldr	r3, [r5, #0]
 800b892:	2b00      	cmp	r3, #0
 800b894:	d0c4      	beq.n	800b820 <__sflush_r+0x34>
 800b896:	2b1d      	cmp	r3, #29
 800b898:	d001      	beq.n	800b89e <__sflush_r+0xb2>
 800b89a:	2b16      	cmp	r3, #22
 800b89c:	d101      	bne.n	800b8a2 <__sflush_r+0xb6>
 800b89e:	602f      	str	r7, [r5, #0]
 800b8a0:	e7b1      	b.n	800b806 <__sflush_r+0x1a>
 800b8a2:	89a3      	ldrh	r3, [r4, #12]
 800b8a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b8a8:	81a3      	strh	r3, [r4, #12]
 800b8aa:	e7ad      	b.n	800b808 <__sflush_r+0x1c>
 800b8ac:	690f      	ldr	r7, [r1, #16]
 800b8ae:	2f00      	cmp	r7, #0
 800b8b0:	d0a9      	beq.n	800b806 <__sflush_r+0x1a>
 800b8b2:	0793      	lsls	r3, r2, #30
 800b8b4:	bf18      	it	ne
 800b8b6:	2300      	movne	r3, #0
 800b8b8:	680e      	ldr	r6, [r1, #0]
 800b8ba:	bf08      	it	eq
 800b8bc:	694b      	ldreq	r3, [r1, #20]
 800b8be:	eba6 0807 	sub.w	r8, r6, r7
 800b8c2:	600f      	str	r7, [r1, #0]
 800b8c4:	608b      	str	r3, [r1, #8]
 800b8c6:	f1b8 0f00 	cmp.w	r8, #0
 800b8ca:	dd9c      	ble.n	800b806 <__sflush_r+0x1a>
 800b8cc:	4643      	mov	r3, r8
 800b8ce:	463a      	mov	r2, r7
 800b8d0:	4628      	mov	r0, r5
 800b8d2:	6a21      	ldr	r1, [r4, #32]
 800b8d4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b8d6:	47b0      	blx	r6
 800b8d8:	2800      	cmp	r0, #0
 800b8da:	dc06      	bgt.n	800b8ea <__sflush_r+0xfe>
 800b8dc:	89a3      	ldrh	r3, [r4, #12]
 800b8de:	f04f 30ff 	mov.w	r0, #4294967295
 800b8e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b8e6:	81a3      	strh	r3, [r4, #12]
 800b8e8:	e78e      	b.n	800b808 <__sflush_r+0x1c>
 800b8ea:	4407      	add	r7, r0
 800b8ec:	eba8 0800 	sub.w	r8, r8, r0
 800b8f0:	e7e9      	b.n	800b8c6 <__sflush_r+0xda>
 800b8f2:	bf00      	nop
 800b8f4:	20400001 	.word	0x20400001

0800b8f8 <_fflush_r>:
 800b8f8:	b538      	push	{r3, r4, r5, lr}
 800b8fa:	690b      	ldr	r3, [r1, #16]
 800b8fc:	4605      	mov	r5, r0
 800b8fe:	460c      	mov	r4, r1
 800b900:	b913      	cbnz	r3, 800b908 <_fflush_r+0x10>
 800b902:	2500      	movs	r5, #0
 800b904:	4628      	mov	r0, r5
 800b906:	bd38      	pop	{r3, r4, r5, pc}
 800b908:	b118      	cbz	r0, 800b912 <_fflush_r+0x1a>
 800b90a:	6983      	ldr	r3, [r0, #24]
 800b90c:	b90b      	cbnz	r3, 800b912 <_fflush_r+0x1a>
 800b90e:	f7fd f8b7 	bl	8008a80 <__sinit>
 800b912:	4b14      	ldr	r3, [pc, #80]	; (800b964 <_fflush_r+0x6c>)
 800b914:	429c      	cmp	r4, r3
 800b916:	d11b      	bne.n	800b950 <_fflush_r+0x58>
 800b918:	686c      	ldr	r4, [r5, #4]
 800b91a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d0ef      	beq.n	800b902 <_fflush_r+0xa>
 800b922:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b924:	07d0      	lsls	r0, r2, #31
 800b926:	d404      	bmi.n	800b932 <_fflush_r+0x3a>
 800b928:	0599      	lsls	r1, r3, #22
 800b92a:	d402      	bmi.n	800b932 <_fflush_r+0x3a>
 800b92c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b92e:	f7fd f96a 	bl	8008c06 <__retarget_lock_acquire_recursive>
 800b932:	4628      	mov	r0, r5
 800b934:	4621      	mov	r1, r4
 800b936:	f7ff ff59 	bl	800b7ec <__sflush_r>
 800b93a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b93c:	4605      	mov	r5, r0
 800b93e:	07da      	lsls	r2, r3, #31
 800b940:	d4e0      	bmi.n	800b904 <_fflush_r+0xc>
 800b942:	89a3      	ldrh	r3, [r4, #12]
 800b944:	059b      	lsls	r3, r3, #22
 800b946:	d4dd      	bmi.n	800b904 <_fflush_r+0xc>
 800b948:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b94a:	f7fd f95d 	bl	8008c08 <__retarget_lock_release_recursive>
 800b94e:	e7d9      	b.n	800b904 <_fflush_r+0xc>
 800b950:	4b05      	ldr	r3, [pc, #20]	; (800b968 <_fflush_r+0x70>)
 800b952:	429c      	cmp	r4, r3
 800b954:	d101      	bne.n	800b95a <_fflush_r+0x62>
 800b956:	68ac      	ldr	r4, [r5, #8]
 800b958:	e7df      	b.n	800b91a <_fflush_r+0x22>
 800b95a:	4b04      	ldr	r3, [pc, #16]	; (800b96c <_fflush_r+0x74>)
 800b95c:	429c      	cmp	r4, r3
 800b95e:	bf08      	it	eq
 800b960:	68ec      	ldreq	r4, [r5, #12]
 800b962:	e7da      	b.n	800b91a <_fflush_r+0x22>
 800b964:	0800d6fc 	.word	0x0800d6fc
 800b968:	0800d71c 	.word	0x0800d71c
 800b96c:	0800d6dc 	.word	0x0800d6dc

0800b970 <fiprintf>:
 800b970:	b40e      	push	{r1, r2, r3}
 800b972:	b503      	push	{r0, r1, lr}
 800b974:	4601      	mov	r1, r0
 800b976:	ab03      	add	r3, sp, #12
 800b978:	4805      	ldr	r0, [pc, #20]	; (800b990 <fiprintf+0x20>)
 800b97a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b97e:	6800      	ldr	r0, [r0, #0]
 800b980:	9301      	str	r3, [sp, #4]
 800b982:	f001 fa4d 	bl	800ce20 <_vfiprintf_r>
 800b986:	b002      	add	sp, #8
 800b988:	f85d eb04 	ldr.w	lr, [sp], #4
 800b98c:	b003      	add	sp, #12
 800b98e:	4770      	bx	lr
 800b990:	2000000c 	.word	0x2000000c

0800b994 <rshift>:
 800b994:	6903      	ldr	r3, [r0, #16]
 800b996:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b99a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b99e:	f100 0414 	add.w	r4, r0, #20
 800b9a2:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b9a6:	dd46      	ble.n	800ba36 <rshift+0xa2>
 800b9a8:	f011 011f 	ands.w	r1, r1, #31
 800b9ac:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b9b0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b9b4:	d10c      	bne.n	800b9d0 <rshift+0x3c>
 800b9b6:	4629      	mov	r1, r5
 800b9b8:	f100 0710 	add.w	r7, r0, #16
 800b9bc:	42b1      	cmp	r1, r6
 800b9be:	d335      	bcc.n	800ba2c <rshift+0x98>
 800b9c0:	1a9b      	subs	r3, r3, r2
 800b9c2:	009b      	lsls	r3, r3, #2
 800b9c4:	1eea      	subs	r2, r5, #3
 800b9c6:	4296      	cmp	r6, r2
 800b9c8:	bf38      	it	cc
 800b9ca:	2300      	movcc	r3, #0
 800b9cc:	4423      	add	r3, r4
 800b9ce:	e015      	b.n	800b9fc <rshift+0x68>
 800b9d0:	46a1      	mov	r9, r4
 800b9d2:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b9d6:	f1c1 0820 	rsb	r8, r1, #32
 800b9da:	40cf      	lsrs	r7, r1
 800b9dc:	f105 0e04 	add.w	lr, r5, #4
 800b9e0:	4576      	cmp	r6, lr
 800b9e2:	46f4      	mov	ip, lr
 800b9e4:	d816      	bhi.n	800ba14 <rshift+0x80>
 800b9e6:	1a9b      	subs	r3, r3, r2
 800b9e8:	009a      	lsls	r2, r3, #2
 800b9ea:	3a04      	subs	r2, #4
 800b9ec:	3501      	adds	r5, #1
 800b9ee:	42ae      	cmp	r6, r5
 800b9f0:	bf38      	it	cc
 800b9f2:	2200      	movcc	r2, #0
 800b9f4:	18a3      	adds	r3, r4, r2
 800b9f6:	50a7      	str	r7, [r4, r2]
 800b9f8:	b107      	cbz	r7, 800b9fc <rshift+0x68>
 800b9fa:	3304      	adds	r3, #4
 800b9fc:	42a3      	cmp	r3, r4
 800b9fe:	eba3 0204 	sub.w	r2, r3, r4
 800ba02:	bf08      	it	eq
 800ba04:	2300      	moveq	r3, #0
 800ba06:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ba0a:	6102      	str	r2, [r0, #16]
 800ba0c:	bf08      	it	eq
 800ba0e:	6143      	streq	r3, [r0, #20]
 800ba10:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ba14:	f8dc c000 	ldr.w	ip, [ip]
 800ba18:	fa0c fc08 	lsl.w	ip, ip, r8
 800ba1c:	ea4c 0707 	orr.w	r7, ip, r7
 800ba20:	f849 7b04 	str.w	r7, [r9], #4
 800ba24:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ba28:	40cf      	lsrs	r7, r1
 800ba2a:	e7d9      	b.n	800b9e0 <rshift+0x4c>
 800ba2c:	f851 cb04 	ldr.w	ip, [r1], #4
 800ba30:	f847 cf04 	str.w	ip, [r7, #4]!
 800ba34:	e7c2      	b.n	800b9bc <rshift+0x28>
 800ba36:	4623      	mov	r3, r4
 800ba38:	e7e0      	b.n	800b9fc <rshift+0x68>

0800ba3a <__hexdig_fun>:
 800ba3a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800ba3e:	2b09      	cmp	r3, #9
 800ba40:	d802      	bhi.n	800ba48 <__hexdig_fun+0xe>
 800ba42:	3820      	subs	r0, #32
 800ba44:	b2c0      	uxtb	r0, r0
 800ba46:	4770      	bx	lr
 800ba48:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800ba4c:	2b05      	cmp	r3, #5
 800ba4e:	d801      	bhi.n	800ba54 <__hexdig_fun+0x1a>
 800ba50:	3847      	subs	r0, #71	; 0x47
 800ba52:	e7f7      	b.n	800ba44 <__hexdig_fun+0xa>
 800ba54:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800ba58:	2b05      	cmp	r3, #5
 800ba5a:	d801      	bhi.n	800ba60 <__hexdig_fun+0x26>
 800ba5c:	3827      	subs	r0, #39	; 0x27
 800ba5e:	e7f1      	b.n	800ba44 <__hexdig_fun+0xa>
 800ba60:	2000      	movs	r0, #0
 800ba62:	4770      	bx	lr

0800ba64 <__gethex>:
 800ba64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba68:	b08b      	sub	sp, #44	; 0x2c
 800ba6a:	9306      	str	r3, [sp, #24]
 800ba6c:	4bb9      	ldr	r3, [pc, #740]	; (800bd54 <__gethex+0x2f0>)
 800ba6e:	9002      	str	r0, [sp, #8]
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	468b      	mov	fp, r1
 800ba74:	4618      	mov	r0, r3
 800ba76:	4690      	mov	r8, r2
 800ba78:	9303      	str	r3, [sp, #12]
 800ba7a:	f7f4 fb69 	bl	8000150 <strlen>
 800ba7e:	4682      	mov	sl, r0
 800ba80:	9b03      	ldr	r3, [sp, #12]
 800ba82:	f8db 2000 	ldr.w	r2, [fp]
 800ba86:	4403      	add	r3, r0
 800ba88:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800ba8c:	9307      	str	r3, [sp, #28]
 800ba8e:	1c93      	adds	r3, r2, #2
 800ba90:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800ba94:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800ba98:	32fe      	adds	r2, #254	; 0xfe
 800ba9a:	18d1      	adds	r1, r2, r3
 800ba9c:	461f      	mov	r7, r3
 800ba9e:	f813 0b01 	ldrb.w	r0, [r3], #1
 800baa2:	9101      	str	r1, [sp, #4]
 800baa4:	2830      	cmp	r0, #48	; 0x30
 800baa6:	d0f8      	beq.n	800ba9a <__gethex+0x36>
 800baa8:	f7ff ffc7 	bl	800ba3a <__hexdig_fun>
 800baac:	4604      	mov	r4, r0
 800baae:	2800      	cmp	r0, #0
 800bab0:	d13a      	bne.n	800bb28 <__gethex+0xc4>
 800bab2:	4652      	mov	r2, sl
 800bab4:	4638      	mov	r0, r7
 800bab6:	9903      	ldr	r1, [sp, #12]
 800bab8:	f001 fafa 	bl	800d0b0 <strncmp>
 800babc:	4605      	mov	r5, r0
 800babe:	2800      	cmp	r0, #0
 800bac0:	d166      	bne.n	800bb90 <__gethex+0x12c>
 800bac2:	f817 000a 	ldrb.w	r0, [r7, sl]
 800bac6:	eb07 060a 	add.w	r6, r7, sl
 800baca:	f7ff ffb6 	bl	800ba3a <__hexdig_fun>
 800bace:	2800      	cmp	r0, #0
 800bad0:	d060      	beq.n	800bb94 <__gethex+0x130>
 800bad2:	4633      	mov	r3, r6
 800bad4:	7818      	ldrb	r0, [r3, #0]
 800bad6:	461f      	mov	r7, r3
 800bad8:	2830      	cmp	r0, #48	; 0x30
 800bada:	f103 0301 	add.w	r3, r3, #1
 800bade:	d0f9      	beq.n	800bad4 <__gethex+0x70>
 800bae0:	f7ff ffab 	bl	800ba3a <__hexdig_fun>
 800bae4:	2301      	movs	r3, #1
 800bae6:	fab0 f480 	clz	r4, r0
 800baea:	4635      	mov	r5, r6
 800baec:	0964      	lsrs	r4, r4, #5
 800baee:	9301      	str	r3, [sp, #4]
 800baf0:	463a      	mov	r2, r7
 800baf2:	4616      	mov	r6, r2
 800baf4:	7830      	ldrb	r0, [r6, #0]
 800baf6:	3201      	adds	r2, #1
 800baf8:	f7ff ff9f 	bl	800ba3a <__hexdig_fun>
 800bafc:	2800      	cmp	r0, #0
 800bafe:	d1f8      	bne.n	800baf2 <__gethex+0x8e>
 800bb00:	4652      	mov	r2, sl
 800bb02:	4630      	mov	r0, r6
 800bb04:	9903      	ldr	r1, [sp, #12]
 800bb06:	f001 fad3 	bl	800d0b0 <strncmp>
 800bb0a:	b980      	cbnz	r0, 800bb2e <__gethex+0xca>
 800bb0c:	b94d      	cbnz	r5, 800bb22 <__gethex+0xbe>
 800bb0e:	eb06 050a 	add.w	r5, r6, sl
 800bb12:	462a      	mov	r2, r5
 800bb14:	4616      	mov	r6, r2
 800bb16:	7830      	ldrb	r0, [r6, #0]
 800bb18:	3201      	adds	r2, #1
 800bb1a:	f7ff ff8e 	bl	800ba3a <__hexdig_fun>
 800bb1e:	2800      	cmp	r0, #0
 800bb20:	d1f8      	bne.n	800bb14 <__gethex+0xb0>
 800bb22:	1bad      	subs	r5, r5, r6
 800bb24:	00ad      	lsls	r5, r5, #2
 800bb26:	e004      	b.n	800bb32 <__gethex+0xce>
 800bb28:	2400      	movs	r4, #0
 800bb2a:	4625      	mov	r5, r4
 800bb2c:	e7e0      	b.n	800baf0 <__gethex+0x8c>
 800bb2e:	2d00      	cmp	r5, #0
 800bb30:	d1f7      	bne.n	800bb22 <__gethex+0xbe>
 800bb32:	7833      	ldrb	r3, [r6, #0]
 800bb34:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800bb38:	2b50      	cmp	r3, #80	; 0x50
 800bb3a:	d139      	bne.n	800bbb0 <__gethex+0x14c>
 800bb3c:	7873      	ldrb	r3, [r6, #1]
 800bb3e:	2b2b      	cmp	r3, #43	; 0x2b
 800bb40:	d02a      	beq.n	800bb98 <__gethex+0x134>
 800bb42:	2b2d      	cmp	r3, #45	; 0x2d
 800bb44:	d02c      	beq.n	800bba0 <__gethex+0x13c>
 800bb46:	f04f 0900 	mov.w	r9, #0
 800bb4a:	1c71      	adds	r1, r6, #1
 800bb4c:	7808      	ldrb	r0, [r1, #0]
 800bb4e:	f7ff ff74 	bl	800ba3a <__hexdig_fun>
 800bb52:	1e43      	subs	r3, r0, #1
 800bb54:	b2db      	uxtb	r3, r3
 800bb56:	2b18      	cmp	r3, #24
 800bb58:	d82a      	bhi.n	800bbb0 <__gethex+0x14c>
 800bb5a:	f1a0 0210 	sub.w	r2, r0, #16
 800bb5e:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bb62:	f7ff ff6a 	bl	800ba3a <__hexdig_fun>
 800bb66:	1e43      	subs	r3, r0, #1
 800bb68:	b2db      	uxtb	r3, r3
 800bb6a:	2b18      	cmp	r3, #24
 800bb6c:	d91b      	bls.n	800bba6 <__gethex+0x142>
 800bb6e:	f1b9 0f00 	cmp.w	r9, #0
 800bb72:	d000      	beq.n	800bb76 <__gethex+0x112>
 800bb74:	4252      	negs	r2, r2
 800bb76:	4415      	add	r5, r2
 800bb78:	f8cb 1000 	str.w	r1, [fp]
 800bb7c:	b1d4      	cbz	r4, 800bbb4 <__gethex+0x150>
 800bb7e:	9b01      	ldr	r3, [sp, #4]
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	bf14      	ite	ne
 800bb84:	2700      	movne	r7, #0
 800bb86:	2706      	moveq	r7, #6
 800bb88:	4638      	mov	r0, r7
 800bb8a:	b00b      	add	sp, #44	; 0x2c
 800bb8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb90:	463e      	mov	r6, r7
 800bb92:	4625      	mov	r5, r4
 800bb94:	2401      	movs	r4, #1
 800bb96:	e7cc      	b.n	800bb32 <__gethex+0xce>
 800bb98:	f04f 0900 	mov.w	r9, #0
 800bb9c:	1cb1      	adds	r1, r6, #2
 800bb9e:	e7d5      	b.n	800bb4c <__gethex+0xe8>
 800bba0:	f04f 0901 	mov.w	r9, #1
 800bba4:	e7fa      	b.n	800bb9c <__gethex+0x138>
 800bba6:	230a      	movs	r3, #10
 800bba8:	fb03 0202 	mla	r2, r3, r2, r0
 800bbac:	3a10      	subs	r2, #16
 800bbae:	e7d6      	b.n	800bb5e <__gethex+0xfa>
 800bbb0:	4631      	mov	r1, r6
 800bbb2:	e7e1      	b.n	800bb78 <__gethex+0x114>
 800bbb4:	4621      	mov	r1, r4
 800bbb6:	1bf3      	subs	r3, r6, r7
 800bbb8:	3b01      	subs	r3, #1
 800bbba:	2b07      	cmp	r3, #7
 800bbbc:	dc0a      	bgt.n	800bbd4 <__gethex+0x170>
 800bbbe:	9802      	ldr	r0, [sp, #8]
 800bbc0:	f000 fa98 	bl	800c0f4 <_Balloc>
 800bbc4:	4604      	mov	r4, r0
 800bbc6:	b940      	cbnz	r0, 800bbda <__gethex+0x176>
 800bbc8:	4602      	mov	r2, r0
 800bbca:	21de      	movs	r1, #222	; 0xde
 800bbcc:	4b62      	ldr	r3, [pc, #392]	; (800bd58 <__gethex+0x2f4>)
 800bbce:	4863      	ldr	r0, [pc, #396]	; (800bd5c <__gethex+0x2f8>)
 800bbd0:	f7fe ff60 	bl	800aa94 <__assert_func>
 800bbd4:	3101      	adds	r1, #1
 800bbd6:	105b      	asrs	r3, r3, #1
 800bbd8:	e7ef      	b.n	800bbba <__gethex+0x156>
 800bbda:	f04f 0b00 	mov.w	fp, #0
 800bbde:	f100 0914 	add.w	r9, r0, #20
 800bbe2:	f1ca 0301 	rsb	r3, sl, #1
 800bbe6:	f8cd 9010 	str.w	r9, [sp, #16]
 800bbea:	f8cd b004 	str.w	fp, [sp, #4]
 800bbee:	9308      	str	r3, [sp, #32]
 800bbf0:	42b7      	cmp	r7, r6
 800bbf2:	d33f      	bcc.n	800bc74 <__gethex+0x210>
 800bbf4:	9f04      	ldr	r7, [sp, #16]
 800bbf6:	9b01      	ldr	r3, [sp, #4]
 800bbf8:	f847 3b04 	str.w	r3, [r7], #4
 800bbfc:	eba7 0709 	sub.w	r7, r7, r9
 800bc00:	10bf      	asrs	r7, r7, #2
 800bc02:	6127      	str	r7, [r4, #16]
 800bc04:	4618      	mov	r0, r3
 800bc06:	f000 fb6b 	bl	800c2e0 <__hi0bits>
 800bc0a:	017f      	lsls	r7, r7, #5
 800bc0c:	f8d8 6000 	ldr.w	r6, [r8]
 800bc10:	1a3f      	subs	r7, r7, r0
 800bc12:	42b7      	cmp	r7, r6
 800bc14:	dd62      	ble.n	800bcdc <__gethex+0x278>
 800bc16:	1bbf      	subs	r7, r7, r6
 800bc18:	4639      	mov	r1, r7
 800bc1a:	4620      	mov	r0, r4
 800bc1c:	f000 ff01 	bl	800ca22 <__any_on>
 800bc20:	4682      	mov	sl, r0
 800bc22:	b1a8      	cbz	r0, 800bc50 <__gethex+0x1ec>
 800bc24:	f04f 0a01 	mov.w	sl, #1
 800bc28:	1e7b      	subs	r3, r7, #1
 800bc2a:	1159      	asrs	r1, r3, #5
 800bc2c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800bc30:	f003 021f 	and.w	r2, r3, #31
 800bc34:	fa0a f202 	lsl.w	r2, sl, r2
 800bc38:	420a      	tst	r2, r1
 800bc3a:	d009      	beq.n	800bc50 <__gethex+0x1ec>
 800bc3c:	4553      	cmp	r3, sl
 800bc3e:	dd05      	ble.n	800bc4c <__gethex+0x1e8>
 800bc40:	4620      	mov	r0, r4
 800bc42:	1eb9      	subs	r1, r7, #2
 800bc44:	f000 feed 	bl	800ca22 <__any_on>
 800bc48:	2800      	cmp	r0, #0
 800bc4a:	d144      	bne.n	800bcd6 <__gethex+0x272>
 800bc4c:	f04f 0a02 	mov.w	sl, #2
 800bc50:	4639      	mov	r1, r7
 800bc52:	4620      	mov	r0, r4
 800bc54:	f7ff fe9e 	bl	800b994 <rshift>
 800bc58:	443d      	add	r5, r7
 800bc5a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bc5e:	42ab      	cmp	r3, r5
 800bc60:	da4a      	bge.n	800bcf8 <__gethex+0x294>
 800bc62:	4621      	mov	r1, r4
 800bc64:	9802      	ldr	r0, [sp, #8]
 800bc66:	f000 fa85 	bl	800c174 <_Bfree>
 800bc6a:	2300      	movs	r3, #0
 800bc6c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bc6e:	27a3      	movs	r7, #163	; 0xa3
 800bc70:	6013      	str	r3, [r2, #0]
 800bc72:	e789      	b.n	800bb88 <__gethex+0x124>
 800bc74:	1e73      	subs	r3, r6, #1
 800bc76:	9a07      	ldr	r2, [sp, #28]
 800bc78:	9305      	str	r3, [sp, #20]
 800bc7a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bc7e:	4293      	cmp	r3, r2
 800bc80:	d019      	beq.n	800bcb6 <__gethex+0x252>
 800bc82:	f1bb 0f20 	cmp.w	fp, #32
 800bc86:	d107      	bne.n	800bc98 <__gethex+0x234>
 800bc88:	9b04      	ldr	r3, [sp, #16]
 800bc8a:	9a01      	ldr	r2, [sp, #4]
 800bc8c:	f843 2b04 	str.w	r2, [r3], #4
 800bc90:	9304      	str	r3, [sp, #16]
 800bc92:	2300      	movs	r3, #0
 800bc94:	469b      	mov	fp, r3
 800bc96:	9301      	str	r3, [sp, #4]
 800bc98:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800bc9c:	f7ff fecd 	bl	800ba3a <__hexdig_fun>
 800bca0:	9b01      	ldr	r3, [sp, #4]
 800bca2:	f000 000f 	and.w	r0, r0, #15
 800bca6:	fa00 f00b 	lsl.w	r0, r0, fp
 800bcaa:	4303      	orrs	r3, r0
 800bcac:	9301      	str	r3, [sp, #4]
 800bcae:	f10b 0b04 	add.w	fp, fp, #4
 800bcb2:	9b05      	ldr	r3, [sp, #20]
 800bcb4:	e00d      	b.n	800bcd2 <__gethex+0x26e>
 800bcb6:	9b05      	ldr	r3, [sp, #20]
 800bcb8:	9a08      	ldr	r2, [sp, #32]
 800bcba:	4413      	add	r3, r2
 800bcbc:	42bb      	cmp	r3, r7
 800bcbe:	d3e0      	bcc.n	800bc82 <__gethex+0x21e>
 800bcc0:	4618      	mov	r0, r3
 800bcc2:	4652      	mov	r2, sl
 800bcc4:	9903      	ldr	r1, [sp, #12]
 800bcc6:	9309      	str	r3, [sp, #36]	; 0x24
 800bcc8:	f001 f9f2 	bl	800d0b0 <strncmp>
 800bccc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bcce:	2800      	cmp	r0, #0
 800bcd0:	d1d7      	bne.n	800bc82 <__gethex+0x21e>
 800bcd2:	461e      	mov	r6, r3
 800bcd4:	e78c      	b.n	800bbf0 <__gethex+0x18c>
 800bcd6:	f04f 0a03 	mov.w	sl, #3
 800bcda:	e7b9      	b.n	800bc50 <__gethex+0x1ec>
 800bcdc:	da09      	bge.n	800bcf2 <__gethex+0x28e>
 800bcde:	1bf7      	subs	r7, r6, r7
 800bce0:	4621      	mov	r1, r4
 800bce2:	463a      	mov	r2, r7
 800bce4:	9802      	ldr	r0, [sp, #8]
 800bce6:	f000 fc5d 	bl	800c5a4 <__lshift>
 800bcea:	4604      	mov	r4, r0
 800bcec:	1bed      	subs	r5, r5, r7
 800bcee:	f100 0914 	add.w	r9, r0, #20
 800bcf2:	f04f 0a00 	mov.w	sl, #0
 800bcf6:	e7b0      	b.n	800bc5a <__gethex+0x1f6>
 800bcf8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800bcfc:	42a8      	cmp	r0, r5
 800bcfe:	dd71      	ble.n	800bde4 <__gethex+0x380>
 800bd00:	1b45      	subs	r5, r0, r5
 800bd02:	42ae      	cmp	r6, r5
 800bd04:	dc34      	bgt.n	800bd70 <__gethex+0x30c>
 800bd06:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bd0a:	2b02      	cmp	r3, #2
 800bd0c:	d028      	beq.n	800bd60 <__gethex+0x2fc>
 800bd0e:	2b03      	cmp	r3, #3
 800bd10:	d02a      	beq.n	800bd68 <__gethex+0x304>
 800bd12:	2b01      	cmp	r3, #1
 800bd14:	d115      	bne.n	800bd42 <__gethex+0x2de>
 800bd16:	42ae      	cmp	r6, r5
 800bd18:	d113      	bne.n	800bd42 <__gethex+0x2de>
 800bd1a:	2e01      	cmp	r6, #1
 800bd1c:	d10b      	bne.n	800bd36 <__gethex+0x2d2>
 800bd1e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bd22:	9a06      	ldr	r2, [sp, #24]
 800bd24:	2762      	movs	r7, #98	; 0x62
 800bd26:	6013      	str	r3, [r2, #0]
 800bd28:	2301      	movs	r3, #1
 800bd2a:	6123      	str	r3, [r4, #16]
 800bd2c:	f8c9 3000 	str.w	r3, [r9]
 800bd30:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bd32:	601c      	str	r4, [r3, #0]
 800bd34:	e728      	b.n	800bb88 <__gethex+0x124>
 800bd36:	4620      	mov	r0, r4
 800bd38:	1e71      	subs	r1, r6, #1
 800bd3a:	f000 fe72 	bl	800ca22 <__any_on>
 800bd3e:	2800      	cmp	r0, #0
 800bd40:	d1ed      	bne.n	800bd1e <__gethex+0x2ba>
 800bd42:	4621      	mov	r1, r4
 800bd44:	9802      	ldr	r0, [sp, #8]
 800bd46:	f000 fa15 	bl	800c174 <_Bfree>
 800bd4a:	2300      	movs	r3, #0
 800bd4c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bd4e:	2750      	movs	r7, #80	; 0x50
 800bd50:	6013      	str	r3, [r2, #0]
 800bd52:	e719      	b.n	800bb88 <__gethex+0x124>
 800bd54:	0800da6c 	.word	0x0800da6c
 800bd58:	0800d9f1 	.word	0x0800d9f1
 800bd5c:	0800da02 	.word	0x0800da02
 800bd60:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	d1ed      	bne.n	800bd42 <__gethex+0x2de>
 800bd66:	e7da      	b.n	800bd1e <__gethex+0x2ba>
 800bd68:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	d1d7      	bne.n	800bd1e <__gethex+0x2ba>
 800bd6e:	e7e8      	b.n	800bd42 <__gethex+0x2de>
 800bd70:	1e6f      	subs	r7, r5, #1
 800bd72:	f1ba 0f00 	cmp.w	sl, #0
 800bd76:	d132      	bne.n	800bdde <__gethex+0x37a>
 800bd78:	b127      	cbz	r7, 800bd84 <__gethex+0x320>
 800bd7a:	4639      	mov	r1, r7
 800bd7c:	4620      	mov	r0, r4
 800bd7e:	f000 fe50 	bl	800ca22 <__any_on>
 800bd82:	4682      	mov	sl, r0
 800bd84:	2101      	movs	r1, #1
 800bd86:	117b      	asrs	r3, r7, #5
 800bd88:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800bd8c:	f007 071f 	and.w	r7, r7, #31
 800bd90:	fa01 f707 	lsl.w	r7, r1, r7
 800bd94:	421f      	tst	r7, r3
 800bd96:	f04f 0702 	mov.w	r7, #2
 800bd9a:	4629      	mov	r1, r5
 800bd9c:	4620      	mov	r0, r4
 800bd9e:	bf18      	it	ne
 800bda0:	f04a 0a02 	orrne.w	sl, sl, #2
 800bda4:	1b76      	subs	r6, r6, r5
 800bda6:	f7ff fdf5 	bl	800b994 <rshift>
 800bdaa:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800bdae:	f1ba 0f00 	cmp.w	sl, #0
 800bdb2:	d048      	beq.n	800be46 <__gethex+0x3e2>
 800bdb4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bdb8:	2b02      	cmp	r3, #2
 800bdba:	d015      	beq.n	800bde8 <__gethex+0x384>
 800bdbc:	2b03      	cmp	r3, #3
 800bdbe:	d017      	beq.n	800bdf0 <__gethex+0x38c>
 800bdc0:	2b01      	cmp	r3, #1
 800bdc2:	d109      	bne.n	800bdd8 <__gethex+0x374>
 800bdc4:	f01a 0f02 	tst.w	sl, #2
 800bdc8:	d006      	beq.n	800bdd8 <__gethex+0x374>
 800bdca:	f8d9 0000 	ldr.w	r0, [r9]
 800bdce:	ea4a 0a00 	orr.w	sl, sl, r0
 800bdd2:	f01a 0f01 	tst.w	sl, #1
 800bdd6:	d10e      	bne.n	800bdf6 <__gethex+0x392>
 800bdd8:	f047 0710 	orr.w	r7, r7, #16
 800bddc:	e033      	b.n	800be46 <__gethex+0x3e2>
 800bdde:	f04f 0a01 	mov.w	sl, #1
 800bde2:	e7cf      	b.n	800bd84 <__gethex+0x320>
 800bde4:	2701      	movs	r7, #1
 800bde6:	e7e2      	b.n	800bdae <__gethex+0x34a>
 800bde8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bdea:	f1c3 0301 	rsb	r3, r3, #1
 800bdee:	9315      	str	r3, [sp, #84]	; 0x54
 800bdf0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	d0f0      	beq.n	800bdd8 <__gethex+0x374>
 800bdf6:	f04f 0c00 	mov.w	ip, #0
 800bdfa:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800bdfe:	f104 0314 	add.w	r3, r4, #20
 800be02:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800be06:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800be0a:	4618      	mov	r0, r3
 800be0c:	f853 2b04 	ldr.w	r2, [r3], #4
 800be10:	f1b2 3fff 	cmp.w	r2, #4294967295
 800be14:	d01c      	beq.n	800be50 <__gethex+0x3ec>
 800be16:	3201      	adds	r2, #1
 800be18:	6002      	str	r2, [r0, #0]
 800be1a:	2f02      	cmp	r7, #2
 800be1c:	f104 0314 	add.w	r3, r4, #20
 800be20:	d13d      	bne.n	800be9e <__gethex+0x43a>
 800be22:	f8d8 2000 	ldr.w	r2, [r8]
 800be26:	3a01      	subs	r2, #1
 800be28:	42b2      	cmp	r2, r6
 800be2a:	d10a      	bne.n	800be42 <__gethex+0x3de>
 800be2c:	2201      	movs	r2, #1
 800be2e:	1171      	asrs	r1, r6, #5
 800be30:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800be34:	f006 061f 	and.w	r6, r6, #31
 800be38:	fa02 f606 	lsl.w	r6, r2, r6
 800be3c:	421e      	tst	r6, r3
 800be3e:	bf18      	it	ne
 800be40:	4617      	movne	r7, r2
 800be42:	f047 0720 	orr.w	r7, r7, #32
 800be46:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800be48:	601c      	str	r4, [r3, #0]
 800be4a:	9b06      	ldr	r3, [sp, #24]
 800be4c:	601d      	str	r5, [r3, #0]
 800be4e:	e69b      	b.n	800bb88 <__gethex+0x124>
 800be50:	4299      	cmp	r1, r3
 800be52:	f843 cc04 	str.w	ip, [r3, #-4]
 800be56:	d8d8      	bhi.n	800be0a <__gethex+0x3a6>
 800be58:	68a3      	ldr	r3, [r4, #8]
 800be5a:	459b      	cmp	fp, r3
 800be5c:	db17      	blt.n	800be8e <__gethex+0x42a>
 800be5e:	6861      	ldr	r1, [r4, #4]
 800be60:	9802      	ldr	r0, [sp, #8]
 800be62:	3101      	adds	r1, #1
 800be64:	f000 f946 	bl	800c0f4 <_Balloc>
 800be68:	4681      	mov	r9, r0
 800be6a:	b918      	cbnz	r0, 800be74 <__gethex+0x410>
 800be6c:	4602      	mov	r2, r0
 800be6e:	2184      	movs	r1, #132	; 0x84
 800be70:	4b19      	ldr	r3, [pc, #100]	; (800bed8 <__gethex+0x474>)
 800be72:	e6ac      	b.n	800bbce <__gethex+0x16a>
 800be74:	6922      	ldr	r2, [r4, #16]
 800be76:	f104 010c 	add.w	r1, r4, #12
 800be7a:	3202      	adds	r2, #2
 800be7c:	0092      	lsls	r2, r2, #2
 800be7e:	300c      	adds	r0, #12
 800be80:	f7fc fec3 	bl	8008c0a <memcpy>
 800be84:	4621      	mov	r1, r4
 800be86:	9802      	ldr	r0, [sp, #8]
 800be88:	f000 f974 	bl	800c174 <_Bfree>
 800be8c:	464c      	mov	r4, r9
 800be8e:	6923      	ldr	r3, [r4, #16]
 800be90:	1c5a      	adds	r2, r3, #1
 800be92:	6122      	str	r2, [r4, #16]
 800be94:	2201      	movs	r2, #1
 800be96:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800be9a:	615a      	str	r2, [r3, #20]
 800be9c:	e7bd      	b.n	800be1a <__gethex+0x3b6>
 800be9e:	6922      	ldr	r2, [r4, #16]
 800bea0:	455a      	cmp	r2, fp
 800bea2:	dd0b      	ble.n	800bebc <__gethex+0x458>
 800bea4:	2101      	movs	r1, #1
 800bea6:	4620      	mov	r0, r4
 800bea8:	f7ff fd74 	bl	800b994 <rshift>
 800beac:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800beb0:	3501      	adds	r5, #1
 800beb2:	42ab      	cmp	r3, r5
 800beb4:	f6ff aed5 	blt.w	800bc62 <__gethex+0x1fe>
 800beb8:	2701      	movs	r7, #1
 800beba:	e7c2      	b.n	800be42 <__gethex+0x3de>
 800bebc:	f016 061f 	ands.w	r6, r6, #31
 800bec0:	d0fa      	beq.n	800beb8 <__gethex+0x454>
 800bec2:	449a      	add	sl, r3
 800bec4:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800bec8:	f000 fa0a 	bl	800c2e0 <__hi0bits>
 800becc:	f1c6 0620 	rsb	r6, r6, #32
 800bed0:	42b0      	cmp	r0, r6
 800bed2:	dbe7      	blt.n	800bea4 <__gethex+0x440>
 800bed4:	e7f0      	b.n	800beb8 <__gethex+0x454>
 800bed6:	bf00      	nop
 800bed8:	0800d9f1 	.word	0x0800d9f1

0800bedc <L_shift>:
 800bedc:	f1c2 0208 	rsb	r2, r2, #8
 800bee0:	0092      	lsls	r2, r2, #2
 800bee2:	b570      	push	{r4, r5, r6, lr}
 800bee4:	f1c2 0620 	rsb	r6, r2, #32
 800bee8:	6843      	ldr	r3, [r0, #4]
 800beea:	6804      	ldr	r4, [r0, #0]
 800beec:	fa03 f506 	lsl.w	r5, r3, r6
 800bef0:	432c      	orrs	r4, r5
 800bef2:	40d3      	lsrs	r3, r2
 800bef4:	6004      	str	r4, [r0, #0]
 800bef6:	f840 3f04 	str.w	r3, [r0, #4]!
 800befa:	4288      	cmp	r0, r1
 800befc:	d3f4      	bcc.n	800bee8 <L_shift+0xc>
 800befe:	bd70      	pop	{r4, r5, r6, pc}

0800bf00 <__match>:
 800bf00:	b530      	push	{r4, r5, lr}
 800bf02:	6803      	ldr	r3, [r0, #0]
 800bf04:	3301      	adds	r3, #1
 800bf06:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bf0a:	b914      	cbnz	r4, 800bf12 <__match+0x12>
 800bf0c:	6003      	str	r3, [r0, #0]
 800bf0e:	2001      	movs	r0, #1
 800bf10:	bd30      	pop	{r4, r5, pc}
 800bf12:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf16:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800bf1a:	2d19      	cmp	r5, #25
 800bf1c:	bf98      	it	ls
 800bf1e:	3220      	addls	r2, #32
 800bf20:	42a2      	cmp	r2, r4
 800bf22:	d0f0      	beq.n	800bf06 <__match+0x6>
 800bf24:	2000      	movs	r0, #0
 800bf26:	e7f3      	b.n	800bf10 <__match+0x10>

0800bf28 <__hexnan>:
 800bf28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf2c:	2500      	movs	r5, #0
 800bf2e:	680b      	ldr	r3, [r1, #0]
 800bf30:	4682      	mov	sl, r0
 800bf32:	115e      	asrs	r6, r3, #5
 800bf34:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800bf38:	f013 031f 	ands.w	r3, r3, #31
 800bf3c:	bf18      	it	ne
 800bf3e:	3604      	addne	r6, #4
 800bf40:	1f37      	subs	r7, r6, #4
 800bf42:	4690      	mov	r8, r2
 800bf44:	46b9      	mov	r9, r7
 800bf46:	463c      	mov	r4, r7
 800bf48:	46ab      	mov	fp, r5
 800bf4a:	b087      	sub	sp, #28
 800bf4c:	6801      	ldr	r1, [r0, #0]
 800bf4e:	9301      	str	r3, [sp, #4]
 800bf50:	f846 5c04 	str.w	r5, [r6, #-4]
 800bf54:	9502      	str	r5, [sp, #8]
 800bf56:	784a      	ldrb	r2, [r1, #1]
 800bf58:	1c4b      	adds	r3, r1, #1
 800bf5a:	9303      	str	r3, [sp, #12]
 800bf5c:	b342      	cbz	r2, 800bfb0 <__hexnan+0x88>
 800bf5e:	4610      	mov	r0, r2
 800bf60:	9105      	str	r1, [sp, #20]
 800bf62:	9204      	str	r2, [sp, #16]
 800bf64:	f7ff fd69 	bl	800ba3a <__hexdig_fun>
 800bf68:	2800      	cmp	r0, #0
 800bf6a:	d14f      	bne.n	800c00c <__hexnan+0xe4>
 800bf6c:	9a04      	ldr	r2, [sp, #16]
 800bf6e:	9905      	ldr	r1, [sp, #20]
 800bf70:	2a20      	cmp	r2, #32
 800bf72:	d818      	bhi.n	800bfa6 <__hexnan+0x7e>
 800bf74:	9b02      	ldr	r3, [sp, #8]
 800bf76:	459b      	cmp	fp, r3
 800bf78:	dd13      	ble.n	800bfa2 <__hexnan+0x7a>
 800bf7a:	454c      	cmp	r4, r9
 800bf7c:	d206      	bcs.n	800bf8c <__hexnan+0x64>
 800bf7e:	2d07      	cmp	r5, #7
 800bf80:	dc04      	bgt.n	800bf8c <__hexnan+0x64>
 800bf82:	462a      	mov	r2, r5
 800bf84:	4649      	mov	r1, r9
 800bf86:	4620      	mov	r0, r4
 800bf88:	f7ff ffa8 	bl	800bedc <L_shift>
 800bf8c:	4544      	cmp	r4, r8
 800bf8e:	d950      	bls.n	800c032 <__hexnan+0x10a>
 800bf90:	2300      	movs	r3, #0
 800bf92:	f1a4 0904 	sub.w	r9, r4, #4
 800bf96:	f844 3c04 	str.w	r3, [r4, #-4]
 800bf9a:	461d      	mov	r5, r3
 800bf9c:	464c      	mov	r4, r9
 800bf9e:	f8cd b008 	str.w	fp, [sp, #8]
 800bfa2:	9903      	ldr	r1, [sp, #12]
 800bfa4:	e7d7      	b.n	800bf56 <__hexnan+0x2e>
 800bfa6:	2a29      	cmp	r2, #41	; 0x29
 800bfa8:	d156      	bne.n	800c058 <__hexnan+0x130>
 800bfaa:	3102      	adds	r1, #2
 800bfac:	f8ca 1000 	str.w	r1, [sl]
 800bfb0:	f1bb 0f00 	cmp.w	fp, #0
 800bfb4:	d050      	beq.n	800c058 <__hexnan+0x130>
 800bfb6:	454c      	cmp	r4, r9
 800bfb8:	d206      	bcs.n	800bfc8 <__hexnan+0xa0>
 800bfba:	2d07      	cmp	r5, #7
 800bfbc:	dc04      	bgt.n	800bfc8 <__hexnan+0xa0>
 800bfbe:	462a      	mov	r2, r5
 800bfc0:	4649      	mov	r1, r9
 800bfc2:	4620      	mov	r0, r4
 800bfc4:	f7ff ff8a 	bl	800bedc <L_shift>
 800bfc8:	4544      	cmp	r4, r8
 800bfca:	d934      	bls.n	800c036 <__hexnan+0x10e>
 800bfcc:	4623      	mov	r3, r4
 800bfce:	f1a8 0204 	sub.w	r2, r8, #4
 800bfd2:	f853 1b04 	ldr.w	r1, [r3], #4
 800bfd6:	429f      	cmp	r7, r3
 800bfd8:	f842 1f04 	str.w	r1, [r2, #4]!
 800bfdc:	d2f9      	bcs.n	800bfd2 <__hexnan+0xaa>
 800bfde:	1b3b      	subs	r3, r7, r4
 800bfe0:	f023 0303 	bic.w	r3, r3, #3
 800bfe4:	3304      	adds	r3, #4
 800bfe6:	3401      	adds	r4, #1
 800bfe8:	3e03      	subs	r6, #3
 800bfea:	42b4      	cmp	r4, r6
 800bfec:	bf88      	it	hi
 800bfee:	2304      	movhi	r3, #4
 800bff0:	2200      	movs	r2, #0
 800bff2:	4443      	add	r3, r8
 800bff4:	f843 2b04 	str.w	r2, [r3], #4
 800bff8:	429f      	cmp	r7, r3
 800bffa:	d2fb      	bcs.n	800bff4 <__hexnan+0xcc>
 800bffc:	683b      	ldr	r3, [r7, #0]
 800bffe:	b91b      	cbnz	r3, 800c008 <__hexnan+0xe0>
 800c000:	4547      	cmp	r7, r8
 800c002:	d127      	bne.n	800c054 <__hexnan+0x12c>
 800c004:	2301      	movs	r3, #1
 800c006:	603b      	str	r3, [r7, #0]
 800c008:	2005      	movs	r0, #5
 800c00a:	e026      	b.n	800c05a <__hexnan+0x132>
 800c00c:	3501      	adds	r5, #1
 800c00e:	2d08      	cmp	r5, #8
 800c010:	f10b 0b01 	add.w	fp, fp, #1
 800c014:	dd06      	ble.n	800c024 <__hexnan+0xfc>
 800c016:	4544      	cmp	r4, r8
 800c018:	d9c3      	bls.n	800bfa2 <__hexnan+0x7a>
 800c01a:	2300      	movs	r3, #0
 800c01c:	2501      	movs	r5, #1
 800c01e:	f844 3c04 	str.w	r3, [r4, #-4]
 800c022:	3c04      	subs	r4, #4
 800c024:	6822      	ldr	r2, [r4, #0]
 800c026:	f000 000f 	and.w	r0, r0, #15
 800c02a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800c02e:	6022      	str	r2, [r4, #0]
 800c030:	e7b7      	b.n	800bfa2 <__hexnan+0x7a>
 800c032:	2508      	movs	r5, #8
 800c034:	e7b5      	b.n	800bfa2 <__hexnan+0x7a>
 800c036:	9b01      	ldr	r3, [sp, #4]
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d0df      	beq.n	800bffc <__hexnan+0xd4>
 800c03c:	f04f 32ff 	mov.w	r2, #4294967295
 800c040:	f1c3 0320 	rsb	r3, r3, #32
 800c044:	fa22 f303 	lsr.w	r3, r2, r3
 800c048:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c04c:	401a      	ands	r2, r3
 800c04e:	f846 2c04 	str.w	r2, [r6, #-4]
 800c052:	e7d3      	b.n	800bffc <__hexnan+0xd4>
 800c054:	3f04      	subs	r7, #4
 800c056:	e7d1      	b.n	800bffc <__hexnan+0xd4>
 800c058:	2004      	movs	r0, #4
 800c05a:	b007      	add	sp, #28
 800c05c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c060 <_localeconv_r>:
 800c060:	4800      	ldr	r0, [pc, #0]	; (800c064 <_localeconv_r+0x4>)
 800c062:	4770      	bx	lr
 800c064:	20000164 	.word	0x20000164

0800c068 <_lseek_r>:
 800c068:	b538      	push	{r3, r4, r5, lr}
 800c06a:	4604      	mov	r4, r0
 800c06c:	4608      	mov	r0, r1
 800c06e:	4611      	mov	r1, r2
 800c070:	2200      	movs	r2, #0
 800c072:	4d05      	ldr	r5, [pc, #20]	; (800c088 <_lseek_r+0x20>)
 800c074:	602a      	str	r2, [r5, #0]
 800c076:	461a      	mov	r2, r3
 800c078:	f7f5 ff58 	bl	8001f2c <_lseek>
 800c07c:	1c43      	adds	r3, r0, #1
 800c07e:	d102      	bne.n	800c086 <_lseek_r+0x1e>
 800c080:	682b      	ldr	r3, [r5, #0]
 800c082:	b103      	cbz	r3, 800c086 <_lseek_r+0x1e>
 800c084:	6023      	str	r3, [r4, #0]
 800c086:	bd38      	pop	{r3, r4, r5, pc}
 800c088:	20003b40 	.word	0x20003b40

0800c08c <malloc>:
 800c08c:	4b02      	ldr	r3, [pc, #8]	; (800c098 <malloc+0xc>)
 800c08e:	4601      	mov	r1, r0
 800c090:	6818      	ldr	r0, [r3, #0]
 800c092:	f7fc bdd1 	b.w	8008c38 <_malloc_r>
 800c096:	bf00      	nop
 800c098:	2000000c 	.word	0x2000000c

0800c09c <__ascii_mbtowc>:
 800c09c:	b082      	sub	sp, #8
 800c09e:	b901      	cbnz	r1, 800c0a2 <__ascii_mbtowc+0x6>
 800c0a0:	a901      	add	r1, sp, #4
 800c0a2:	b142      	cbz	r2, 800c0b6 <__ascii_mbtowc+0x1a>
 800c0a4:	b14b      	cbz	r3, 800c0ba <__ascii_mbtowc+0x1e>
 800c0a6:	7813      	ldrb	r3, [r2, #0]
 800c0a8:	600b      	str	r3, [r1, #0]
 800c0aa:	7812      	ldrb	r2, [r2, #0]
 800c0ac:	1e10      	subs	r0, r2, #0
 800c0ae:	bf18      	it	ne
 800c0b0:	2001      	movne	r0, #1
 800c0b2:	b002      	add	sp, #8
 800c0b4:	4770      	bx	lr
 800c0b6:	4610      	mov	r0, r2
 800c0b8:	e7fb      	b.n	800c0b2 <__ascii_mbtowc+0x16>
 800c0ba:	f06f 0001 	mvn.w	r0, #1
 800c0be:	e7f8      	b.n	800c0b2 <__ascii_mbtowc+0x16>

0800c0c0 <memchr>:
 800c0c0:	4603      	mov	r3, r0
 800c0c2:	b510      	push	{r4, lr}
 800c0c4:	b2c9      	uxtb	r1, r1
 800c0c6:	4402      	add	r2, r0
 800c0c8:	4293      	cmp	r3, r2
 800c0ca:	4618      	mov	r0, r3
 800c0cc:	d101      	bne.n	800c0d2 <memchr+0x12>
 800c0ce:	2000      	movs	r0, #0
 800c0d0:	e003      	b.n	800c0da <memchr+0x1a>
 800c0d2:	7804      	ldrb	r4, [r0, #0]
 800c0d4:	3301      	adds	r3, #1
 800c0d6:	428c      	cmp	r4, r1
 800c0d8:	d1f6      	bne.n	800c0c8 <memchr+0x8>
 800c0da:	bd10      	pop	{r4, pc}

0800c0dc <__malloc_lock>:
 800c0dc:	4801      	ldr	r0, [pc, #4]	; (800c0e4 <__malloc_lock+0x8>)
 800c0de:	f7fc bd92 	b.w	8008c06 <__retarget_lock_acquire_recursive>
 800c0e2:	bf00      	nop
 800c0e4:	20003b38 	.word	0x20003b38

0800c0e8 <__malloc_unlock>:
 800c0e8:	4801      	ldr	r0, [pc, #4]	; (800c0f0 <__malloc_unlock+0x8>)
 800c0ea:	f7fc bd8d 	b.w	8008c08 <__retarget_lock_release_recursive>
 800c0ee:	bf00      	nop
 800c0f0:	20003b38 	.word	0x20003b38

0800c0f4 <_Balloc>:
 800c0f4:	b570      	push	{r4, r5, r6, lr}
 800c0f6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c0f8:	4604      	mov	r4, r0
 800c0fa:	460d      	mov	r5, r1
 800c0fc:	b976      	cbnz	r6, 800c11c <_Balloc+0x28>
 800c0fe:	2010      	movs	r0, #16
 800c100:	f7ff ffc4 	bl	800c08c <malloc>
 800c104:	4602      	mov	r2, r0
 800c106:	6260      	str	r0, [r4, #36]	; 0x24
 800c108:	b920      	cbnz	r0, 800c114 <_Balloc+0x20>
 800c10a:	2166      	movs	r1, #102	; 0x66
 800c10c:	4b17      	ldr	r3, [pc, #92]	; (800c16c <_Balloc+0x78>)
 800c10e:	4818      	ldr	r0, [pc, #96]	; (800c170 <_Balloc+0x7c>)
 800c110:	f7fe fcc0 	bl	800aa94 <__assert_func>
 800c114:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c118:	6006      	str	r6, [r0, #0]
 800c11a:	60c6      	str	r6, [r0, #12]
 800c11c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c11e:	68f3      	ldr	r3, [r6, #12]
 800c120:	b183      	cbz	r3, 800c144 <_Balloc+0x50>
 800c122:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c124:	68db      	ldr	r3, [r3, #12]
 800c126:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c12a:	b9b8      	cbnz	r0, 800c15c <_Balloc+0x68>
 800c12c:	2101      	movs	r1, #1
 800c12e:	fa01 f605 	lsl.w	r6, r1, r5
 800c132:	1d72      	adds	r2, r6, #5
 800c134:	4620      	mov	r0, r4
 800c136:	0092      	lsls	r2, r2, #2
 800c138:	f000 fc94 	bl	800ca64 <_calloc_r>
 800c13c:	b160      	cbz	r0, 800c158 <_Balloc+0x64>
 800c13e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c142:	e00e      	b.n	800c162 <_Balloc+0x6e>
 800c144:	2221      	movs	r2, #33	; 0x21
 800c146:	2104      	movs	r1, #4
 800c148:	4620      	mov	r0, r4
 800c14a:	f000 fc8b 	bl	800ca64 <_calloc_r>
 800c14e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c150:	60f0      	str	r0, [r6, #12]
 800c152:	68db      	ldr	r3, [r3, #12]
 800c154:	2b00      	cmp	r3, #0
 800c156:	d1e4      	bne.n	800c122 <_Balloc+0x2e>
 800c158:	2000      	movs	r0, #0
 800c15a:	bd70      	pop	{r4, r5, r6, pc}
 800c15c:	6802      	ldr	r2, [r0, #0]
 800c15e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c162:	2300      	movs	r3, #0
 800c164:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c168:	e7f7      	b.n	800c15a <_Balloc+0x66>
 800c16a:	bf00      	nop
 800c16c:	0800d7d0 	.word	0x0800d7d0
 800c170:	0800da80 	.word	0x0800da80

0800c174 <_Bfree>:
 800c174:	b570      	push	{r4, r5, r6, lr}
 800c176:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c178:	4605      	mov	r5, r0
 800c17a:	460c      	mov	r4, r1
 800c17c:	b976      	cbnz	r6, 800c19c <_Bfree+0x28>
 800c17e:	2010      	movs	r0, #16
 800c180:	f7ff ff84 	bl	800c08c <malloc>
 800c184:	4602      	mov	r2, r0
 800c186:	6268      	str	r0, [r5, #36]	; 0x24
 800c188:	b920      	cbnz	r0, 800c194 <_Bfree+0x20>
 800c18a:	218a      	movs	r1, #138	; 0x8a
 800c18c:	4b08      	ldr	r3, [pc, #32]	; (800c1b0 <_Bfree+0x3c>)
 800c18e:	4809      	ldr	r0, [pc, #36]	; (800c1b4 <_Bfree+0x40>)
 800c190:	f7fe fc80 	bl	800aa94 <__assert_func>
 800c194:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c198:	6006      	str	r6, [r0, #0]
 800c19a:	60c6      	str	r6, [r0, #12]
 800c19c:	b13c      	cbz	r4, 800c1ae <_Bfree+0x3a>
 800c19e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c1a0:	6862      	ldr	r2, [r4, #4]
 800c1a2:	68db      	ldr	r3, [r3, #12]
 800c1a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c1a8:	6021      	str	r1, [r4, #0]
 800c1aa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c1ae:	bd70      	pop	{r4, r5, r6, pc}
 800c1b0:	0800d7d0 	.word	0x0800d7d0
 800c1b4:	0800da80 	.word	0x0800da80

0800c1b8 <__multadd>:
 800c1b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c1bc:	4698      	mov	r8, r3
 800c1be:	460c      	mov	r4, r1
 800c1c0:	2300      	movs	r3, #0
 800c1c2:	690e      	ldr	r6, [r1, #16]
 800c1c4:	4607      	mov	r7, r0
 800c1c6:	f101 0014 	add.w	r0, r1, #20
 800c1ca:	6805      	ldr	r5, [r0, #0]
 800c1cc:	3301      	adds	r3, #1
 800c1ce:	b2a9      	uxth	r1, r5
 800c1d0:	fb02 8101 	mla	r1, r2, r1, r8
 800c1d4:	0c2d      	lsrs	r5, r5, #16
 800c1d6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800c1da:	fb02 c505 	mla	r5, r2, r5, ip
 800c1de:	b289      	uxth	r1, r1
 800c1e0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800c1e4:	429e      	cmp	r6, r3
 800c1e6:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800c1ea:	f840 1b04 	str.w	r1, [r0], #4
 800c1ee:	dcec      	bgt.n	800c1ca <__multadd+0x12>
 800c1f0:	f1b8 0f00 	cmp.w	r8, #0
 800c1f4:	d022      	beq.n	800c23c <__multadd+0x84>
 800c1f6:	68a3      	ldr	r3, [r4, #8]
 800c1f8:	42b3      	cmp	r3, r6
 800c1fa:	dc19      	bgt.n	800c230 <__multadd+0x78>
 800c1fc:	6861      	ldr	r1, [r4, #4]
 800c1fe:	4638      	mov	r0, r7
 800c200:	3101      	adds	r1, #1
 800c202:	f7ff ff77 	bl	800c0f4 <_Balloc>
 800c206:	4605      	mov	r5, r0
 800c208:	b928      	cbnz	r0, 800c216 <__multadd+0x5e>
 800c20a:	4602      	mov	r2, r0
 800c20c:	21b5      	movs	r1, #181	; 0xb5
 800c20e:	4b0d      	ldr	r3, [pc, #52]	; (800c244 <__multadd+0x8c>)
 800c210:	480d      	ldr	r0, [pc, #52]	; (800c248 <__multadd+0x90>)
 800c212:	f7fe fc3f 	bl	800aa94 <__assert_func>
 800c216:	6922      	ldr	r2, [r4, #16]
 800c218:	f104 010c 	add.w	r1, r4, #12
 800c21c:	3202      	adds	r2, #2
 800c21e:	0092      	lsls	r2, r2, #2
 800c220:	300c      	adds	r0, #12
 800c222:	f7fc fcf2 	bl	8008c0a <memcpy>
 800c226:	4621      	mov	r1, r4
 800c228:	4638      	mov	r0, r7
 800c22a:	f7ff ffa3 	bl	800c174 <_Bfree>
 800c22e:	462c      	mov	r4, r5
 800c230:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800c234:	3601      	adds	r6, #1
 800c236:	f8c3 8014 	str.w	r8, [r3, #20]
 800c23a:	6126      	str	r6, [r4, #16]
 800c23c:	4620      	mov	r0, r4
 800c23e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c242:	bf00      	nop
 800c244:	0800d9f1 	.word	0x0800d9f1
 800c248:	0800da80 	.word	0x0800da80

0800c24c <__s2b>:
 800c24c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c250:	4615      	mov	r5, r2
 800c252:	2209      	movs	r2, #9
 800c254:	461f      	mov	r7, r3
 800c256:	3308      	adds	r3, #8
 800c258:	460c      	mov	r4, r1
 800c25a:	fb93 f3f2 	sdiv	r3, r3, r2
 800c25e:	4606      	mov	r6, r0
 800c260:	2201      	movs	r2, #1
 800c262:	2100      	movs	r1, #0
 800c264:	429a      	cmp	r2, r3
 800c266:	db09      	blt.n	800c27c <__s2b+0x30>
 800c268:	4630      	mov	r0, r6
 800c26a:	f7ff ff43 	bl	800c0f4 <_Balloc>
 800c26e:	b940      	cbnz	r0, 800c282 <__s2b+0x36>
 800c270:	4602      	mov	r2, r0
 800c272:	21ce      	movs	r1, #206	; 0xce
 800c274:	4b18      	ldr	r3, [pc, #96]	; (800c2d8 <__s2b+0x8c>)
 800c276:	4819      	ldr	r0, [pc, #100]	; (800c2dc <__s2b+0x90>)
 800c278:	f7fe fc0c 	bl	800aa94 <__assert_func>
 800c27c:	0052      	lsls	r2, r2, #1
 800c27e:	3101      	adds	r1, #1
 800c280:	e7f0      	b.n	800c264 <__s2b+0x18>
 800c282:	9b08      	ldr	r3, [sp, #32]
 800c284:	2d09      	cmp	r5, #9
 800c286:	6143      	str	r3, [r0, #20]
 800c288:	f04f 0301 	mov.w	r3, #1
 800c28c:	6103      	str	r3, [r0, #16]
 800c28e:	dd16      	ble.n	800c2be <__s2b+0x72>
 800c290:	f104 0909 	add.w	r9, r4, #9
 800c294:	46c8      	mov	r8, r9
 800c296:	442c      	add	r4, r5
 800c298:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c29c:	4601      	mov	r1, r0
 800c29e:	220a      	movs	r2, #10
 800c2a0:	4630      	mov	r0, r6
 800c2a2:	3b30      	subs	r3, #48	; 0x30
 800c2a4:	f7ff ff88 	bl	800c1b8 <__multadd>
 800c2a8:	45a0      	cmp	r8, r4
 800c2aa:	d1f5      	bne.n	800c298 <__s2b+0x4c>
 800c2ac:	f1a5 0408 	sub.w	r4, r5, #8
 800c2b0:	444c      	add	r4, r9
 800c2b2:	1b2d      	subs	r5, r5, r4
 800c2b4:	1963      	adds	r3, r4, r5
 800c2b6:	42bb      	cmp	r3, r7
 800c2b8:	db04      	blt.n	800c2c4 <__s2b+0x78>
 800c2ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c2be:	2509      	movs	r5, #9
 800c2c0:	340a      	adds	r4, #10
 800c2c2:	e7f6      	b.n	800c2b2 <__s2b+0x66>
 800c2c4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c2c8:	4601      	mov	r1, r0
 800c2ca:	220a      	movs	r2, #10
 800c2cc:	4630      	mov	r0, r6
 800c2ce:	3b30      	subs	r3, #48	; 0x30
 800c2d0:	f7ff ff72 	bl	800c1b8 <__multadd>
 800c2d4:	e7ee      	b.n	800c2b4 <__s2b+0x68>
 800c2d6:	bf00      	nop
 800c2d8:	0800d9f1 	.word	0x0800d9f1
 800c2dc:	0800da80 	.word	0x0800da80

0800c2e0 <__hi0bits>:
 800c2e0:	0c02      	lsrs	r2, r0, #16
 800c2e2:	0412      	lsls	r2, r2, #16
 800c2e4:	4603      	mov	r3, r0
 800c2e6:	b9ca      	cbnz	r2, 800c31c <__hi0bits+0x3c>
 800c2e8:	0403      	lsls	r3, r0, #16
 800c2ea:	2010      	movs	r0, #16
 800c2ec:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800c2f0:	bf04      	itt	eq
 800c2f2:	021b      	lsleq	r3, r3, #8
 800c2f4:	3008      	addeq	r0, #8
 800c2f6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800c2fa:	bf04      	itt	eq
 800c2fc:	011b      	lsleq	r3, r3, #4
 800c2fe:	3004      	addeq	r0, #4
 800c300:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800c304:	bf04      	itt	eq
 800c306:	009b      	lsleq	r3, r3, #2
 800c308:	3002      	addeq	r0, #2
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	db05      	blt.n	800c31a <__hi0bits+0x3a>
 800c30e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800c312:	f100 0001 	add.w	r0, r0, #1
 800c316:	bf08      	it	eq
 800c318:	2020      	moveq	r0, #32
 800c31a:	4770      	bx	lr
 800c31c:	2000      	movs	r0, #0
 800c31e:	e7e5      	b.n	800c2ec <__hi0bits+0xc>

0800c320 <__lo0bits>:
 800c320:	6803      	ldr	r3, [r0, #0]
 800c322:	4602      	mov	r2, r0
 800c324:	f013 0007 	ands.w	r0, r3, #7
 800c328:	d00b      	beq.n	800c342 <__lo0bits+0x22>
 800c32a:	07d9      	lsls	r1, r3, #31
 800c32c:	d422      	bmi.n	800c374 <__lo0bits+0x54>
 800c32e:	0798      	lsls	r0, r3, #30
 800c330:	bf49      	itett	mi
 800c332:	085b      	lsrmi	r3, r3, #1
 800c334:	089b      	lsrpl	r3, r3, #2
 800c336:	2001      	movmi	r0, #1
 800c338:	6013      	strmi	r3, [r2, #0]
 800c33a:	bf5c      	itt	pl
 800c33c:	2002      	movpl	r0, #2
 800c33e:	6013      	strpl	r3, [r2, #0]
 800c340:	4770      	bx	lr
 800c342:	b299      	uxth	r1, r3
 800c344:	b909      	cbnz	r1, 800c34a <__lo0bits+0x2a>
 800c346:	2010      	movs	r0, #16
 800c348:	0c1b      	lsrs	r3, r3, #16
 800c34a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800c34e:	bf04      	itt	eq
 800c350:	0a1b      	lsreq	r3, r3, #8
 800c352:	3008      	addeq	r0, #8
 800c354:	0719      	lsls	r1, r3, #28
 800c356:	bf04      	itt	eq
 800c358:	091b      	lsreq	r3, r3, #4
 800c35a:	3004      	addeq	r0, #4
 800c35c:	0799      	lsls	r1, r3, #30
 800c35e:	bf04      	itt	eq
 800c360:	089b      	lsreq	r3, r3, #2
 800c362:	3002      	addeq	r0, #2
 800c364:	07d9      	lsls	r1, r3, #31
 800c366:	d403      	bmi.n	800c370 <__lo0bits+0x50>
 800c368:	085b      	lsrs	r3, r3, #1
 800c36a:	f100 0001 	add.w	r0, r0, #1
 800c36e:	d003      	beq.n	800c378 <__lo0bits+0x58>
 800c370:	6013      	str	r3, [r2, #0]
 800c372:	4770      	bx	lr
 800c374:	2000      	movs	r0, #0
 800c376:	4770      	bx	lr
 800c378:	2020      	movs	r0, #32
 800c37a:	4770      	bx	lr

0800c37c <__i2b>:
 800c37c:	b510      	push	{r4, lr}
 800c37e:	460c      	mov	r4, r1
 800c380:	2101      	movs	r1, #1
 800c382:	f7ff feb7 	bl	800c0f4 <_Balloc>
 800c386:	4602      	mov	r2, r0
 800c388:	b928      	cbnz	r0, 800c396 <__i2b+0x1a>
 800c38a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c38e:	4b04      	ldr	r3, [pc, #16]	; (800c3a0 <__i2b+0x24>)
 800c390:	4804      	ldr	r0, [pc, #16]	; (800c3a4 <__i2b+0x28>)
 800c392:	f7fe fb7f 	bl	800aa94 <__assert_func>
 800c396:	2301      	movs	r3, #1
 800c398:	6144      	str	r4, [r0, #20]
 800c39a:	6103      	str	r3, [r0, #16]
 800c39c:	bd10      	pop	{r4, pc}
 800c39e:	bf00      	nop
 800c3a0:	0800d9f1 	.word	0x0800d9f1
 800c3a4:	0800da80 	.word	0x0800da80

0800c3a8 <__multiply>:
 800c3a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3ac:	4614      	mov	r4, r2
 800c3ae:	690a      	ldr	r2, [r1, #16]
 800c3b0:	6923      	ldr	r3, [r4, #16]
 800c3b2:	460d      	mov	r5, r1
 800c3b4:	429a      	cmp	r2, r3
 800c3b6:	bfbe      	ittt	lt
 800c3b8:	460b      	movlt	r3, r1
 800c3ba:	4625      	movlt	r5, r4
 800c3bc:	461c      	movlt	r4, r3
 800c3be:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800c3c2:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800c3c6:	68ab      	ldr	r3, [r5, #8]
 800c3c8:	6869      	ldr	r1, [r5, #4]
 800c3ca:	eb0a 0709 	add.w	r7, sl, r9
 800c3ce:	42bb      	cmp	r3, r7
 800c3d0:	b085      	sub	sp, #20
 800c3d2:	bfb8      	it	lt
 800c3d4:	3101      	addlt	r1, #1
 800c3d6:	f7ff fe8d 	bl	800c0f4 <_Balloc>
 800c3da:	b930      	cbnz	r0, 800c3ea <__multiply+0x42>
 800c3dc:	4602      	mov	r2, r0
 800c3de:	f240 115d 	movw	r1, #349	; 0x15d
 800c3e2:	4b41      	ldr	r3, [pc, #260]	; (800c4e8 <__multiply+0x140>)
 800c3e4:	4841      	ldr	r0, [pc, #260]	; (800c4ec <__multiply+0x144>)
 800c3e6:	f7fe fb55 	bl	800aa94 <__assert_func>
 800c3ea:	f100 0614 	add.w	r6, r0, #20
 800c3ee:	4633      	mov	r3, r6
 800c3f0:	2200      	movs	r2, #0
 800c3f2:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800c3f6:	4543      	cmp	r3, r8
 800c3f8:	d31e      	bcc.n	800c438 <__multiply+0x90>
 800c3fa:	f105 0c14 	add.w	ip, r5, #20
 800c3fe:	f104 0314 	add.w	r3, r4, #20
 800c402:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800c406:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800c40a:	9202      	str	r2, [sp, #8]
 800c40c:	ebac 0205 	sub.w	r2, ip, r5
 800c410:	3a15      	subs	r2, #21
 800c412:	f022 0203 	bic.w	r2, r2, #3
 800c416:	3204      	adds	r2, #4
 800c418:	f105 0115 	add.w	r1, r5, #21
 800c41c:	458c      	cmp	ip, r1
 800c41e:	bf38      	it	cc
 800c420:	2204      	movcc	r2, #4
 800c422:	9201      	str	r2, [sp, #4]
 800c424:	9a02      	ldr	r2, [sp, #8]
 800c426:	9303      	str	r3, [sp, #12]
 800c428:	429a      	cmp	r2, r3
 800c42a:	d808      	bhi.n	800c43e <__multiply+0x96>
 800c42c:	2f00      	cmp	r7, #0
 800c42e:	dc55      	bgt.n	800c4dc <__multiply+0x134>
 800c430:	6107      	str	r7, [r0, #16]
 800c432:	b005      	add	sp, #20
 800c434:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c438:	f843 2b04 	str.w	r2, [r3], #4
 800c43c:	e7db      	b.n	800c3f6 <__multiply+0x4e>
 800c43e:	f8b3 a000 	ldrh.w	sl, [r3]
 800c442:	f1ba 0f00 	cmp.w	sl, #0
 800c446:	d020      	beq.n	800c48a <__multiply+0xe2>
 800c448:	46b1      	mov	r9, r6
 800c44a:	2200      	movs	r2, #0
 800c44c:	f105 0e14 	add.w	lr, r5, #20
 800c450:	f85e 4b04 	ldr.w	r4, [lr], #4
 800c454:	f8d9 b000 	ldr.w	fp, [r9]
 800c458:	b2a1      	uxth	r1, r4
 800c45a:	fa1f fb8b 	uxth.w	fp, fp
 800c45e:	fb0a b101 	mla	r1, sl, r1, fp
 800c462:	4411      	add	r1, r2
 800c464:	f8d9 2000 	ldr.w	r2, [r9]
 800c468:	0c24      	lsrs	r4, r4, #16
 800c46a:	0c12      	lsrs	r2, r2, #16
 800c46c:	fb0a 2404 	mla	r4, sl, r4, r2
 800c470:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800c474:	b289      	uxth	r1, r1
 800c476:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800c47a:	45f4      	cmp	ip, lr
 800c47c:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800c480:	f849 1b04 	str.w	r1, [r9], #4
 800c484:	d8e4      	bhi.n	800c450 <__multiply+0xa8>
 800c486:	9901      	ldr	r1, [sp, #4]
 800c488:	5072      	str	r2, [r6, r1]
 800c48a:	9a03      	ldr	r2, [sp, #12]
 800c48c:	3304      	adds	r3, #4
 800c48e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c492:	f1b9 0f00 	cmp.w	r9, #0
 800c496:	d01f      	beq.n	800c4d8 <__multiply+0x130>
 800c498:	46b6      	mov	lr, r6
 800c49a:	f04f 0a00 	mov.w	sl, #0
 800c49e:	6834      	ldr	r4, [r6, #0]
 800c4a0:	f105 0114 	add.w	r1, r5, #20
 800c4a4:	880a      	ldrh	r2, [r1, #0]
 800c4a6:	f8be b002 	ldrh.w	fp, [lr, #2]
 800c4aa:	b2a4      	uxth	r4, r4
 800c4ac:	fb09 b202 	mla	r2, r9, r2, fp
 800c4b0:	4492      	add	sl, r2
 800c4b2:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800c4b6:	f84e 4b04 	str.w	r4, [lr], #4
 800c4ba:	f851 4b04 	ldr.w	r4, [r1], #4
 800c4be:	f8be 2000 	ldrh.w	r2, [lr]
 800c4c2:	0c24      	lsrs	r4, r4, #16
 800c4c4:	fb09 2404 	mla	r4, r9, r4, r2
 800c4c8:	458c      	cmp	ip, r1
 800c4ca:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800c4ce:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800c4d2:	d8e7      	bhi.n	800c4a4 <__multiply+0xfc>
 800c4d4:	9a01      	ldr	r2, [sp, #4]
 800c4d6:	50b4      	str	r4, [r6, r2]
 800c4d8:	3604      	adds	r6, #4
 800c4da:	e7a3      	b.n	800c424 <__multiply+0x7c>
 800c4dc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	d1a5      	bne.n	800c430 <__multiply+0x88>
 800c4e4:	3f01      	subs	r7, #1
 800c4e6:	e7a1      	b.n	800c42c <__multiply+0x84>
 800c4e8:	0800d9f1 	.word	0x0800d9f1
 800c4ec:	0800da80 	.word	0x0800da80

0800c4f0 <__pow5mult>:
 800c4f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c4f4:	4615      	mov	r5, r2
 800c4f6:	f012 0203 	ands.w	r2, r2, #3
 800c4fa:	4606      	mov	r6, r0
 800c4fc:	460f      	mov	r7, r1
 800c4fe:	d007      	beq.n	800c510 <__pow5mult+0x20>
 800c500:	4c25      	ldr	r4, [pc, #148]	; (800c598 <__pow5mult+0xa8>)
 800c502:	3a01      	subs	r2, #1
 800c504:	2300      	movs	r3, #0
 800c506:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c50a:	f7ff fe55 	bl	800c1b8 <__multadd>
 800c50e:	4607      	mov	r7, r0
 800c510:	10ad      	asrs	r5, r5, #2
 800c512:	d03d      	beq.n	800c590 <__pow5mult+0xa0>
 800c514:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c516:	b97c      	cbnz	r4, 800c538 <__pow5mult+0x48>
 800c518:	2010      	movs	r0, #16
 800c51a:	f7ff fdb7 	bl	800c08c <malloc>
 800c51e:	4602      	mov	r2, r0
 800c520:	6270      	str	r0, [r6, #36]	; 0x24
 800c522:	b928      	cbnz	r0, 800c530 <__pow5mult+0x40>
 800c524:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800c528:	4b1c      	ldr	r3, [pc, #112]	; (800c59c <__pow5mult+0xac>)
 800c52a:	481d      	ldr	r0, [pc, #116]	; (800c5a0 <__pow5mult+0xb0>)
 800c52c:	f7fe fab2 	bl	800aa94 <__assert_func>
 800c530:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c534:	6004      	str	r4, [r0, #0]
 800c536:	60c4      	str	r4, [r0, #12]
 800c538:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c53c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c540:	b94c      	cbnz	r4, 800c556 <__pow5mult+0x66>
 800c542:	f240 2171 	movw	r1, #625	; 0x271
 800c546:	4630      	mov	r0, r6
 800c548:	f7ff ff18 	bl	800c37c <__i2b>
 800c54c:	2300      	movs	r3, #0
 800c54e:	4604      	mov	r4, r0
 800c550:	f8c8 0008 	str.w	r0, [r8, #8]
 800c554:	6003      	str	r3, [r0, #0]
 800c556:	f04f 0900 	mov.w	r9, #0
 800c55a:	07eb      	lsls	r3, r5, #31
 800c55c:	d50a      	bpl.n	800c574 <__pow5mult+0x84>
 800c55e:	4639      	mov	r1, r7
 800c560:	4622      	mov	r2, r4
 800c562:	4630      	mov	r0, r6
 800c564:	f7ff ff20 	bl	800c3a8 <__multiply>
 800c568:	4680      	mov	r8, r0
 800c56a:	4639      	mov	r1, r7
 800c56c:	4630      	mov	r0, r6
 800c56e:	f7ff fe01 	bl	800c174 <_Bfree>
 800c572:	4647      	mov	r7, r8
 800c574:	106d      	asrs	r5, r5, #1
 800c576:	d00b      	beq.n	800c590 <__pow5mult+0xa0>
 800c578:	6820      	ldr	r0, [r4, #0]
 800c57a:	b938      	cbnz	r0, 800c58c <__pow5mult+0x9c>
 800c57c:	4622      	mov	r2, r4
 800c57e:	4621      	mov	r1, r4
 800c580:	4630      	mov	r0, r6
 800c582:	f7ff ff11 	bl	800c3a8 <__multiply>
 800c586:	6020      	str	r0, [r4, #0]
 800c588:	f8c0 9000 	str.w	r9, [r0]
 800c58c:	4604      	mov	r4, r0
 800c58e:	e7e4      	b.n	800c55a <__pow5mult+0x6a>
 800c590:	4638      	mov	r0, r7
 800c592:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c596:	bf00      	nop
 800c598:	0800dbd0 	.word	0x0800dbd0
 800c59c:	0800d7d0 	.word	0x0800d7d0
 800c5a0:	0800da80 	.word	0x0800da80

0800c5a4 <__lshift>:
 800c5a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c5a8:	460c      	mov	r4, r1
 800c5aa:	4607      	mov	r7, r0
 800c5ac:	4691      	mov	r9, r2
 800c5ae:	6923      	ldr	r3, [r4, #16]
 800c5b0:	6849      	ldr	r1, [r1, #4]
 800c5b2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c5b6:	68a3      	ldr	r3, [r4, #8]
 800c5b8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c5bc:	f108 0601 	add.w	r6, r8, #1
 800c5c0:	42b3      	cmp	r3, r6
 800c5c2:	db0b      	blt.n	800c5dc <__lshift+0x38>
 800c5c4:	4638      	mov	r0, r7
 800c5c6:	f7ff fd95 	bl	800c0f4 <_Balloc>
 800c5ca:	4605      	mov	r5, r0
 800c5cc:	b948      	cbnz	r0, 800c5e2 <__lshift+0x3e>
 800c5ce:	4602      	mov	r2, r0
 800c5d0:	f240 11d9 	movw	r1, #473	; 0x1d9
 800c5d4:	4b27      	ldr	r3, [pc, #156]	; (800c674 <__lshift+0xd0>)
 800c5d6:	4828      	ldr	r0, [pc, #160]	; (800c678 <__lshift+0xd4>)
 800c5d8:	f7fe fa5c 	bl	800aa94 <__assert_func>
 800c5dc:	3101      	adds	r1, #1
 800c5de:	005b      	lsls	r3, r3, #1
 800c5e0:	e7ee      	b.n	800c5c0 <__lshift+0x1c>
 800c5e2:	2300      	movs	r3, #0
 800c5e4:	f100 0114 	add.w	r1, r0, #20
 800c5e8:	f100 0210 	add.w	r2, r0, #16
 800c5ec:	4618      	mov	r0, r3
 800c5ee:	4553      	cmp	r3, sl
 800c5f0:	db33      	blt.n	800c65a <__lshift+0xb6>
 800c5f2:	6920      	ldr	r0, [r4, #16]
 800c5f4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c5f8:	f104 0314 	add.w	r3, r4, #20
 800c5fc:	f019 091f 	ands.w	r9, r9, #31
 800c600:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c604:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c608:	d02b      	beq.n	800c662 <__lshift+0xbe>
 800c60a:	468a      	mov	sl, r1
 800c60c:	2200      	movs	r2, #0
 800c60e:	f1c9 0e20 	rsb	lr, r9, #32
 800c612:	6818      	ldr	r0, [r3, #0]
 800c614:	fa00 f009 	lsl.w	r0, r0, r9
 800c618:	4302      	orrs	r2, r0
 800c61a:	f84a 2b04 	str.w	r2, [sl], #4
 800c61e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c622:	459c      	cmp	ip, r3
 800c624:	fa22 f20e 	lsr.w	r2, r2, lr
 800c628:	d8f3      	bhi.n	800c612 <__lshift+0x6e>
 800c62a:	ebac 0304 	sub.w	r3, ip, r4
 800c62e:	3b15      	subs	r3, #21
 800c630:	f023 0303 	bic.w	r3, r3, #3
 800c634:	3304      	adds	r3, #4
 800c636:	f104 0015 	add.w	r0, r4, #21
 800c63a:	4584      	cmp	ip, r0
 800c63c:	bf38      	it	cc
 800c63e:	2304      	movcc	r3, #4
 800c640:	50ca      	str	r2, [r1, r3]
 800c642:	b10a      	cbz	r2, 800c648 <__lshift+0xa4>
 800c644:	f108 0602 	add.w	r6, r8, #2
 800c648:	3e01      	subs	r6, #1
 800c64a:	4638      	mov	r0, r7
 800c64c:	4621      	mov	r1, r4
 800c64e:	612e      	str	r6, [r5, #16]
 800c650:	f7ff fd90 	bl	800c174 <_Bfree>
 800c654:	4628      	mov	r0, r5
 800c656:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c65a:	f842 0f04 	str.w	r0, [r2, #4]!
 800c65e:	3301      	adds	r3, #1
 800c660:	e7c5      	b.n	800c5ee <__lshift+0x4a>
 800c662:	3904      	subs	r1, #4
 800c664:	f853 2b04 	ldr.w	r2, [r3], #4
 800c668:	459c      	cmp	ip, r3
 800c66a:	f841 2f04 	str.w	r2, [r1, #4]!
 800c66e:	d8f9      	bhi.n	800c664 <__lshift+0xc0>
 800c670:	e7ea      	b.n	800c648 <__lshift+0xa4>
 800c672:	bf00      	nop
 800c674:	0800d9f1 	.word	0x0800d9f1
 800c678:	0800da80 	.word	0x0800da80

0800c67c <__mcmp>:
 800c67c:	4603      	mov	r3, r0
 800c67e:	690a      	ldr	r2, [r1, #16]
 800c680:	6900      	ldr	r0, [r0, #16]
 800c682:	b530      	push	{r4, r5, lr}
 800c684:	1a80      	subs	r0, r0, r2
 800c686:	d10d      	bne.n	800c6a4 <__mcmp+0x28>
 800c688:	3314      	adds	r3, #20
 800c68a:	3114      	adds	r1, #20
 800c68c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c690:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c694:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c698:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c69c:	4295      	cmp	r5, r2
 800c69e:	d002      	beq.n	800c6a6 <__mcmp+0x2a>
 800c6a0:	d304      	bcc.n	800c6ac <__mcmp+0x30>
 800c6a2:	2001      	movs	r0, #1
 800c6a4:	bd30      	pop	{r4, r5, pc}
 800c6a6:	42a3      	cmp	r3, r4
 800c6a8:	d3f4      	bcc.n	800c694 <__mcmp+0x18>
 800c6aa:	e7fb      	b.n	800c6a4 <__mcmp+0x28>
 800c6ac:	f04f 30ff 	mov.w	r0, #4294967295
 800c6b0:	e7f8      	b.n	800c6a4 <__mcmp+0x28>
	...

0800c6b4 <__mdiff>:
 800c6b4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6b8:	460c      	mov	r4, r1
 800c6ba:	4606      	mov	r6, r0
 800c6bc:	4611      	mov	r1, r2
 800c6be:	4620      	mov	r0, r4
 800c6c0:	4692      	mov	sl, r2
 800c6c2:	f7ff ffdb 	bl	800c67c <__mcmp>
 800c6c6:	1e05      	subs	r5, r0, #0
 800c6c8:	d111      	bne.n	800c6ee <__mdiff+0x3a>
 800c6ca:	4629      	mov	r1, r5
 800c6cc:	4630      	mov	r0, r6
 800c6ce:	f7ff fd11 	bl	800c0f4 <_Balloc>
 800c6d2:	4602      	mov	r2, r0
 800c6d4:	b928      	cbnz	r0, 800c6e2 <__mdiff+0x2e>
 800c6d6:	f240 2132 	movw	r1, #562	; 0x232
 800c6da:	4b3c      	ldr	r3, [pc, #240]	; (800c7cc <__mdiff+0x118>)
 800c6dc:	483c      	ldr	r0, [pc, #240]	; (800c7d0 <__mdiff+0x11c>)
 800c6de:	f7fe f9d9 	bl	800aa94 <__assert_func>
 800c6e2:	2301      	movs	r3, #1
 800c6e4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c6e8:	4610      	mov	r0, r2
 800c6ea:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6ee:	bfa4      	itt	ge
 800c6f0:	4653      	movge	r3, sl
 800c6f2:	46a2      	movge	sl, r4
 800c6f4:	4630      	mov	r0, r6
 800c6f6:	f8da 1004 	ldr.w	r1, [sl, #4]
 800c6fa:	bfa6      	itte	ge
 800c6fc:	461c      	movge	r4, r3
 800c6fe:	2500      	movge	r5, #0
 800c700:	2501      	movlt	r5, #1
 800c702:	f7ff fcf7 	bl	800c0f4 <_Balloc>
 800c706:	4602      	mov	r2, r0
 800c708:	b918      	cbnz	r0, 800c712 <__mdiff+0x5e>
 800c70a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c70e:	4b2f      	ldr	r3, [pc, #188]	; (800c7cc <__mdiff+0x118>)
 800c710:	e7e4      	b.n	800c6dc <__mdiff+0x28>
 800c712:	f100 0814 	add.w	r8, r0, #20
 800c716:	f8da 7010 	ldr.w	r7, [sl, #16]
 800c71a:	60c5      	str	r5, [r0, #12]
 800c71c:	f04f 0c00 	mov.w	ip, #0
 800c720:	f10a 0514 	add.w	r5, sl, #20
 800c724:	f10a 0010 	add.w	r0, sl, #16
 800c728:	46c2      	mov	sl, r8
 800c72a:	6926      	ldr	r6, [r4, #16]
 800c72c:	f104 0914 	add.w	r9, r4, #20
 800c730:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800c734:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c738:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800c73c:	f859 3b04 	ldr.w	r3, [r9], #4
 800c740:	fa1f f18b 	uxth.w	r1, fp
 800c744:	4461      	add	r1, ip
 800c746:	fa1f fc83 	uxth.w	ip, r3
 800c74a:	0c1b      	lsrs	r3, r3, #16
 800c74c:	eba1 010c 	sub.w	r1, r1, ip
 800c750:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c754:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800c758:	b289      	uxth	r1, r1
 800c75a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800c75e:	454e      	cmp	r6, r9
 800c760:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800c764:	f84a 3b04 	str.w	r3, [sl], #4
 800c768:	d8e6      	bhi.n	800c738 <__mdiff+0x84>
 800c76a:	1b33      	subs	r3, r6, r4
 800c76c:	3b15      	subs	r3, #21
 800c76e:	f023 0303 	bic.w	r3, r3, #3
 800c772:	3415      	adds	r4, #21
 800c774:	3304      	adds	r3, #4
 800c776:	42a6      	cmp	r6, r4
 800c778:	bf38      	it	cc
 800c77a:	2304      	movcc	r3, #4
 800c77c:	441d      	add	r5, r3
 800c77e:	4443      	add	r3, r8
 800c780:	461e      	mov	r6, r3
 800c782:	462c      	mov	r4, r5
 800c784:	4574      	cmp	r4, lr
 800c786:	d30e      	bcc.n	800c7a6 <__mdiff+0xf2>
 800c788:	f10e 0103 	add.w	r1, lr, #3
 800c78c:	1b49      	subs	r1, r1, r5
 800c78e:	f021 0103 	bic.w	r1, r1, #3
 800c792:	3d03      	subs	r5, #3
 800c794:	45ae      	cmp	lr, r5
 800c796:	bf38      	it	cc
 800c798:	2100      	movcc	r1, #0
 800c79a:	4419      	add	r1, r3
 800c79c:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800c7a0:	b18b      	cbz	r3, 800c7c6 <__mdiff+0x112>
 800c7a2:	6117      	str	r7, [r2, #16]
 800c7a4:	e7a0      	b.n	800c6e8 <__mdiff+0x34>
 800c7a6:	f854 8b04 	ldr.w	r8, [r4], #4
 800c7aa:	fa1f f188 	uxth.w	r1, r8
 800c7ae:	4461      	add	r1, ip
 800c7b0:	1408      	asrs	r0, r1, #16
 800c7b2:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800c7b6:	b289      	uxth	r1, r1
 800c7b8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c7bc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c7c0:	f846 1b04 	str.w	r1, [r6], #4
 800c7c4:	e7de      	b.n	800c784 <__mdiff+0xd0>
 800c7c6:	3f01      	subs	r7, #1
 800c7c8:	e7e8      	b.n	800c79c <__mdiff+0xe8>
 800c7ca:	bf00      	nop
 800c7cc:	0800d9f1 	.word	0x0800d9f1
 800c7d0:	0800da80 	.word	0x0800da80

0800c7d4 <__ulp>:
 800c7d4:	4b11      	ldr	r3, [pc, #68]	; (800c81c <__ulp+0x48>)
 800c7d6:	400b      	ands	r3, r1
 800c7d8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	dd02      	ble.n	800c7e6 <__ulp+0x12>
 800c7e0:	2000      	movs	r0, #0
 800c7e2:	4619      	mov	r1, r3
 800c7e4:	4770      	bx	lr
 800c7e6:	425b      	negs	r3, r3
 800c7e8:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800c7ec:	f04f 0000 	mov.w	r0, #0
 800c7f0:	f04f 0100 	mov.w	r1, #0
 800c7f4:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c7f8:	da04      	bge.n	800c804 <__ulp+0x30>
 800c7fa:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800c7fe:	fa43 f102 	asr.w	r1, r3, r2
 800c802:	4770      	bx	lr
 800c804:	f1a2 0314 	sub.w	r3, r2, #20
 800c808:	2b1e      	cmp	r3, #30
 800c80a:	bfd6      	itet	le
 800c80c:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800c810:	2301      	movgt	r3, #1
 800c812:	fa22 f303 	lsrle.w	r3, r2, r3
 800c816:	4618      	mov	r0, r3
 800c818:	4770      	bx	lr
 800c81a:	bf00      	nop
 800c81c:	7ff00000 	.word	0x7ff00000

0800c820 <__b2d>:
 800c820:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c824:	6907      	ldr	r7, [r0, #16]
 800c826:	f100 0914 	add.w	r9, r0, #20
 800c82a:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800c82e:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800c832:	f1a7 0804 	sub.w	r8, r7, #4
 800c836:	4630      	mov	r0, r6
 800c838:	f7ff fd52 	bl	800c2e0 <__hi0bits>
 800c83c:	f1c0 0320 	rsb	r3, r0, #32
 800c840:	280a      	cmp	r0, #10
 800c842:	600b      	str	r3, [r1, #0]
 800c844:	491f      	ldr	r1, [pc, #124]	; (800c8c4 <__b2d+0xa4>)
 800c846:	dc17      	bgt.n	800c878 <__b2d+0x58>
 800c848:	45c1      	cmp	r9, r8
 800c84a:	bf28      	it	cs
 800c84c:	2200      	movcs	r2, #0
 800c84e:	f1c0 0c0b 	rsb	ip, r0, #11
 800c852:	fa26 f30c 	lsr.w	r3, r6, ip
 800c856:	bf38      	it	cc
 800c858:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800c85c:	ea43 0501 	orr.w	r5, r3, r1
 800c860:	f100 0315 	add.w	r3, r0, #21
 800c864:	fa06 f303 	lsl.w	r3, r6, r3
 800c868:	fa22 f20c 	lsr.w	r2, r2, ip
 800c86c:	ea43 0402 	orr.w	r4, r3, r2
 800c870:	4620      	mov	r0, r4
 800c872:	4629      	mov	r1, r5
 800c874:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c878:	45c1      	cmp	r9, r8
 800c87a:	bf2e      	itee	cs
 800c87c:	2200      	movcs	r2, #0
 800c87e:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800c882:	f1a7 0808 	subcc.w	r8, r7, #8
 800c886:	f1b0 030b 	subs.w	r3, r0, #11
 800c88a:	d016      	beq.n	800c8ba <__b2d+0x9a>
 800c88c:	f1c3 0720 	rsb	r7, r3, #32
 800c890:	fa22 f107 	lsr.w	r1, r2, r7
 800c894:	45c8      	cmp	r8, r9
 800c896:	fa06 f603 	lsl.w	r6, r6, r3
 800c89a:	ea46 0601 	orr.w	r6, r6, r1
 800c89e:	bf94      	ite	ls
 800c8a0:	2100      	movls	r1, #0
 800c8a2:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800c8a6:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 800c8aa:	fa02 f003 	lsl.w	r0, r2, r3
 800c8ae:	40f9      	lsrs	r1, r7
 800c8b0:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800c8b4:	ea40 0401 	orr.w	r4, r0, r1
 800c8b8:	e7da      	b.n	800c870 <__b2d+0x50>
 800c8ba:	4614      	mov	r4, r2
 800c8bc:	ea46 0501 	orr.w	r5, r6, r1
 800c8c0:	e7d6      	b.n	800c870 <__b2d+0x50>
 800c8c2:	bf00      	nop
 800c8c4:	3ff00000 	.word	0x3ff00000

0800c8c8 <__d2b>:
 800c8c8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800c8cc:	2101      	movs	r1, #1
 800c8ce:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800c8d2:	4690      	mov	r8, r2
 800c8d4:	461d      	mov	r5, r3
 800c8d6:	f7ff fc0d 	bl	800c0f4 <_Balloc>
 800c8da:	4604      	mov	r4, r0
 800c8dc:	b930      	cbnz	r0, 800c8ec <__d2b+0x24>
 800c8de:	4602      	mov	r2, r0
 800c8e0:	f240 310a 	movw	r1, #778	; 0x30a
 800c8e4:	4b24      	ldr	r3, [pc, #144]	; (800c978 <__d2b+0xb0>)
 800c8e6:	4825      	ldr	r0, [pc, #148]	; (800c97c <__d2b+0xb4>)
 800c8e8:	f7fe f8d4 	bl	800aa94 <__assert_func>
 800c8ec:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800c8f0:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800c8f4:	bb2d      	cbnz	r5, 800c942 <__d2b+0x7a>
 800c8f6:	9301      	str	r3, [sp, #4]
 800c8f8:	f1b8 0300 	subs.w	r3, r8, #0
 800c8fc:	d026      	beq.n	800c94c <__d2b+0x84>
 800c8fe:	4668      	mov	r0, sp
 800c900:	9300      	str	r3, [sp, #0]
 800c902:	f7ff fd0d 	bl	800c320 <__lo0bits>
 800c906:	9900      	ldr	r1, [sp, #0]
 800c908:	b1f0      	cbz	r0, 800c948 <__d2b+0x80>
 800c90a:	9a01      	ldr	r2, [sp, #4]
 800c90c:	f1c0 0320 	rsb	r3, r0, #32
 800c910:	fa02 f303 	lsl.w	r3, r2, r3
 800c914:	430b      	orrs	r3, r1
 800c916:	40c2      	lsrs	r2, r0
 800c918:	6163      	str	r3, [r4, #20]
 800c91a:	9201      	str	r2, [sp, #4]
 800c91c:	9b01      	ldr	r3, [sp, #4]
 800c91e:	2b00      	cmp	r3, #0
 800c920:	bf14      	ite	ne
 800c922:	2102      	movne	r1, #2
 800c924:	2101      	moveq	r1, #1
 800c926:	61a3      	str	r3, [r4, #24]
 800c928:	6121      	str	r1, [r4, #16]
 800c92a:	b1c5      	cbz	r5, 800c95e <__d2b+0x96>
 800c92c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c930:	4405      	add	r5, r0
 800c932:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c936:	603d      	str	r5, [r7, #0]
 800c938:	6030      	str	r0, [r6, #0]
 800c93a:	4620      	mov	r0, r4
 800c93c:	b002      	add	sp, #8
 800c93e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c942:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c946:	e7d6      	b.n	800c8f6 <__d2b+0x2e>
 800c948:	6161      	str	r1, [r4, #20]
 800c94a:	e7e7      	b.n	800c91c <__d2b+0x54>
 800c94c:	a801      	add	r0, sp, #4
 800c94e:	f7ff fce7 	bl	800c320 <__lo0bits>
 800c952:	2101      	movs	r1, #1
 800c954:	9b01      	ldr	r3, [sp, #4]
 800c956:	6121      	str	r1, [r4, #16]
 800c958:	6163      	str	r3, [r4, #20]
 800c95a:	3020      	adds	r0, #32
 800c95c:	e7e5      	b.n	800c92a <__d2b+0x62>
 800c95e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800c962:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c966:	6038      	str	r0, [r7, #0]
 800c968:	6918      	ldr	r0, [r3, #16]
 800c96a:	f7ff fcb9 	bl	800c2e0 <__hi0bits>
 800c96e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800c972:	6031      	str	r1, [r6, #0]
 800c974:	e7e1      	b.n	800c93a <__d2b+0x72>
 800c976:	bf00      	nop
 800c978:	0800d9f1 	.word	0x0800d9f1
 800c97c:	0800da80 	.word	0x0800da80

0800c980 <__ratio>:
 800c980:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c984:	4688      	mov	r8, r1
 800c986:	4669      	mov	r1, sp
 800c988:	4681      	mov	r9, r0
 800c98a:	f7ff ff49 	bl	800c820 <__b2d>
 800c98e:	460f      	mov	r7, r1
 800c990:	4604      	mov	r4, r0
 800c992:	460d      	mov	r5, r1
 800c994:	4640      	mov	r0, r8
 800c996:	a901      	add	r1, sp, #4
 800c998:	f7ff ff42 	bl	800c820 <__b2d>
 800c99c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c9a0:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800c9a4:	468b      	mov	fp, r1
 800c9a6:	eba3 0c02 	sub.w	ip, r3, r2
 800c9aa:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c9ae:	1a9b      	subs	r3, r3, r2
 800c9b0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800c9b4:	2b00      	cmp	r3, #0
 800c9b6:	bfd5      	itete	le
 800c9b8:	460a      	movle	r2, r1
 800c9ba:	462a      	movgt	r2, r5
 800c9bc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c9c0:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c9c4:	bfd8      	it	le
 800c9c6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800c9ca:	465b      	mov	r3, fp
 800c9cc:	4602      	mov	r2, r0
 800c9ce:	4639      	mov	r1, r7
 800c9d0:	4620      	mov	r0, r4
 800c9d2:	f7f3 feab 	bl	800072c <__aeabi_ddiv>
 800c9d6:	b003      	add	sp, #12
 800c9d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c9dc <__copybits>:
 800c9dc:	3901      	subs	r1, #1
 800c9de:	b570      	push	{r4, r5, r6, lr}
 800c9e0:	1149      	asrs	r1, r1, #5
 800c9e2:	6914      	ldr	r4, [r2, #16]
 800c9e4:	3101      	adds	r1, #1
 800c9e6:	f102 0314 	add.w	r3, r2, #20
 800c9ea:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c9ee:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c9f2:	1f05      	subs	r5, r0, #4
 800c9f4:	42a3      	cmp	r3, r4
 800c9f6:	d30c      	bcc.n	800ca12 <__copybits+0x36>
 800c9f8:	1aa3      	subs	r3, r4, r2
 800c9fa:	3b11      	subs	r3, #17
 800c9fc:	f023 0303 	bic.w	r3, r3, #3
 800ca00:	3211      	adds	r2, #17
 800ca02:	42a2      	cmp	r2, r4
 800ca04:	bf88      	it	hi
 800ca06:	2300      	movhi	r3, #0
 800ca08:	4418      	add	r0, r3
 800ca0a:	2300      	movs	r3, #0
 800ca0c:	4288      	cmp	r0, r1
 800ca0e:	d305      	bcc.n	800ca1c <__copybits+0x40>
 800ca10:	bd70      	pop	{r4, r5, r6, pc}
 800ca12:	f853 6b04 	ldr.w	r6, [r3], #4
 800ca16:	f845 6f04 	str.w	r6, [r5, #4]!
 800ca1a:	e7eb      	b.n	800c9f4 <__copybits+0x18>
 800ca1c:	f840 3b04 	str.w	r3, [r0], #4
 800ca20:	e7f4      	b.n	800ca0c <__copybits+0x30>

0800ca22 <__any_on>:
 800ca22:	f100 0214 	add.w	r2, r0, #20
 800ca26:	6900      	ldr	r0, [r0, #16]
 800ca28:	114b      	asrs	r3, r1, #5
 800ca2a:	4298      	cmp	r0, r3
 800ca2c:	b510      	push	{r4, lr}
 800ca2e:	db11      	blt.n	800ca54 <__any_on+0x32>
 800ca30:	dd0a      	ble.n	800ca48 <__any_on+0x26>
 800ca32:	f011 011f 	ands.w	r1, r1, #31
 800ca36:	d007      	beq.n	800ca48 <__any_on+0x26>
 800ca38:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ca3c:	fa24 f001 	lsr.w	r0, r4, r1
 800ca40:	fa00 f101 	lsl.w	r1, r0, r1
 800ca44:	428c      	cmp	r4, r1
 800ca46:	d10b      	bne.n	800ca60 <__any_on+0x3e>
 800ca48:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ca4c:	4293      	cmp	r3, r2
 800ca4e:	d803      	bhi.n	800ca58 <__any_on+0x36>
 800ca50:	2000      	movs	r0, #0
 800ca52:	bd10      	pop	{r4, pc}
 800ca54:	4603      	mov	r3, r0
 800ca56:	e7f7      	b.n	800ca48 <__any_on+0x26>
 800ca58:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ca5c:	2900      	cmp	r1, #0
 800ca5e:	d0f5      	beq.n	800ca4c <__any_on+0x2a>
 800ca60:	2001      	movs	r0, #1
 800ca62:	e7f6      	b.n	800ca52 <__any_on+0x30>

0800ca64 <_calloc_r>:
 800ca64:	b538      	push	{r3, r4, r5, lr}
 800ca66:	fb02 f501 	mul.w	r5, r2, r1
 800ca6a:	4629      	mov	r1, r5
 800ca6c:	f7fc f8e4 	bl	8008c38 <_malloc_r>
 800ca70:	4604      	mov	r4, r0
 800ca72:	b118      	cbz	r0, 800ca7c <_calloc_r+0x18>
 800ca74:	462a      	mov	r2, r5
 800ca76:	2100      	movs	r1, #0
 800ca78:	f7fc f8d5 	bl	8008c26 <memset>
 800ca7c:	4620      	mov	r0, r4
 800ca7e:	bd38      	pop	{r3, r4, r5, pc}

0800ca80 <_free_r>:
 800ca80:	b538      	push	{r3, r4, r5, lr}
 800ca82:	4605      	mov	r5, r0
 800ca84:	2900      	cmp	r1, #0
 800ca86:	d043      	beq.n	800cb10 <_free_r+0x90>
 800ca88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ca8c:	1f0c      	subs	r4, r1, #4
 800ca8e:	2b00      	cmp	r3, #0
 800ca90:	bfb8      	it	lt
 800ca92:	18e4      	addlt	r4, r4, r3
 800ca94:	f7ff fb22 	bl	800c0dc <__malloc_lock>
 800ca98:	4a1e      	ldr	r2, [pc, #120]	; (800cb14 <_free_r+0x94>)
 800ca9a:	6813      	ldr	r3, [r2, #0]
 800ca9c:	4610      	mov	r0, r2
 800ca9e:	b933      	cbnz	r3, 800caae <_free_r+0x2e>
 800caa0:	6063      	str	r3, [r4, #4]
 800caa2:	6014      	str	r4, [r2, #0]
 800caa4:	4628      	mov	r0, r5
 800caa6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800caaa:	f7ff bb1d 	b.w	800c0e8 <__malloc_unlock>
 800caae:	42a3      	cmp	r3, r4
 800cab0:	d90a      	bls.n	800cac8 <_free_r+0x48>
 800cab2:	6821      	ldr	r1, [r4, #0]
 800cab4:	1862      	adds	r2, r4, r1
 800cab6:	4293      	cmp	r3, r2
 800cab8:	bf01      	itttt	eq
 800caba:	681a      	ldreq	r2, [r3, #0]
 800cabc:	685b      	ldreq	r3, [r3, #4]
 800cabe:	1852      	addeq	r2, r2, r1
 800cac0:	6022      	streq	r2, [r4, #0]
 800cac2:	6063      	str	r3, [r4, #4]
 800cac4:	6004      	str	r4, [r0, #0]
 800cac6:	e7ed      	b.n	800caa4 <_free_r+0x24>
 800cac8:	461a      	mov	r2, r3
 800caca:	685b      	ldr	r3, [r3, #4]
 800cacc:	b10b      	cbz	r3, 800cad2 <_free_r+0x52>
 800cace:	42a3      	cmp	r3, r4
 800cad0:	d9fa      	bls.n	800cac8 <_free_r+0x48>
 800cad2:	6811      	ldr	r1, [r2, #0]
 800cad4:	1850      	adds	r0, r2, r1
 800cad6:	42a0      	cmp	r0, r4
 800cad8:	d10b      	bne.n	800caf2 <_free_r+0x72>
 800cada:	6820      	ldr	r0, [r4, #0]
 800cadc:	4401      	add	r1, r0
 800cade:	1850      	adds	r0, r2, r1
 800cae0:	4283      	cmp	r3, r0
 800cae2:	6011      	str	r1, [r2, #0]
 800cae4:	d1de      	bne.n	800caa4 <_free_r+0x24>
 800cae6:	6818      	ldr	r0, [r3, #0]
 800cae8:	685b      	ldr	r3, [r3, #4]
 800caea:	4401      	add	r1, r0
 800caec:	6011      	str	r1, [r2, #0]
 800caee:	6053      	str	r3, [r2, #4]
 800caf0:	e7d8      	b.n	800caa4 <_free_r+0x24>
 800caf2:	d902      	bls.n	800cafa <_free_r+0x7a>
 800caf4:	230c      	movs	r3, #12
 800caf6:	602b      	str	r3, [r5, #0]
 800caf8:	e7d4      	b.n	800caa4 <_free_r+0x24>
 800cafa:	6820      	ldr	r0, [r4, #0]
 800cafc:	1821      	adds	r1, r4, r0
 800cafe:	428b      	cmp	r3, r1
 800cb00:	bf01      	itttt	eq
 800cb02:	6819      	ldreq	r1, [r3, #0]
 800cb04:	685b      	ldreq	r3, [r3, #4]
 800cb06:	1809      	addeq	r1, r1, r0
 800cb08:	6021      	streq	r1, [r4, #0]
 800cb0a:	6063      	str	r3, [r4, #4]
 800cb0c:	6054      	str	r4, [r2, #4]
 800cb0e:	e7c9      	b.n	800caa4 <_free_r+0x24>
 800cb10:	bd38      	pop	{r3, r4, r5, pc}
 800cb12:	bf00      	nop
 800cb14:	200036e8 	.word	0x200036e8

0800cb18 <__ssputs_r>:
 800cb18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cb1c:	688e      	ldr	r6, [r1, #8]
 800cb1e:	4682      	mov	sl, r0
 800cb20:	429e      	cmp	r6, r3
 800cb22:	460c      	mov	r4, r1
 800cb24:	4690      	mov	r8, r2
 800cb26:	461f      	mov	r7, r3
 800cb28:	d838      	bhi.n	800cb9c <__ssputs_r+0x84>
 800cb2a:	898a      	ldrh	r2, [r1, #12]
 800cb2c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800cb30:	d032      	beq.n	800cb98 <__ssputs_r+0x80>
 800cb32:	6825      	ldr	r5, [r4, #0]
 800cb34:	6909      	ldr	r1, [r1, #16]
 800cb36:	3301      	adds	r3, #1
 800cb38:	eba5 0901 	sub.w	r9, r5, r1
 800cb3c:	6965      	ldr	r5, [r4, #20]
 800cb3e:	444b      	add	r3, r9
 800cb40:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cb44:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cb48:	106d      	asrs	r5, r5, #1
 800cb4a:	429d      	cmp	r5, r3
 800cb4c:	bf38      	it	cc
 800cb4e:	461d      	movcc	r5, r3
 800cb50:	0553      	lsls	r3, r2, #21
 800cb52:	d531      	bpl.n	800cbb8 <__ssputs_r+0xa0>
 800cb54:	4629      	mov	r1, r5
 800cb56:	f7fc f86f 	bl	8008c38 <_malloc_r>
 800cb5a:	4606      	mov	r6, r0
 800cb5c:	b950      	cbnz	r0, 800cb74 <__ssputs_r+0x5c>
 800cb5e:	230c      	movs	r3, #12
 800cb60:	f04f 30ff 	mov.w	r0, #4294967295
 800cb64:	f8ca 3000 	str.w	r3, [sl]
 800cb68:	89a3      	ldrh	r3, [r4, #12]
 800cb6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cb6e:	81a3      	strh	r3, [r4, #12]
 800cb70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb74:	464a      	mov	r2, r9
 800cb76:	6921      	ldr	r1, [r4, #16]
 800cb78:	f7fc f847 	bl	8008c0a <memcpy>
 800cb7c:	89a3      	ldrh	r3, [r4, #12]
 800cb7e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800cb82:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cb86:	81a3      	strh	r3, [r4, #12]
 800cb88:	6126      	str	r6, [r4, #16]
 800cb8a:	444e      	add	r6, r9
 800cb8c:	6026      	str	r6, [r4, #0]
 800cb8e:	463e      	mov	r6, r7
 800cb90:	6165      	str	r5, [r4, #20]
 800cb92:	eba5 0509 	sub.w	r5, r5, r9
 800cb96:	60a5      	str	r5, [r4, #8]
 800cb98:	42be      	cmp	r6, r7
 800cb9a:	d900      	bls.n	800cb9e <__ssputs_r+0x86>
 800cb9c:	463e      	mov	r6, r7
 800cb9e:	4632      	mov	r2, r6
 800cba0:	4641      	mov	r1, r8
 800cba2:	6820      	ldr	r0, [r4, #0]
 800cba4:	f000 fbd0 	bl	800d348 <memmove>
 800cba8:	68a3      	ldr	r3, [r4, #8]
 800cbaa:	6822      	ldr	r2, [r4, #0]
 800cbac:	1b9b      	subs	r3, r3, r6
 800cbae:	4432      	add	r2, r6
 800cbb0:	2000      	movs	r0, #0
 800cbb2:	60a3      	str	r3, [r4, #8]
 800cbb4:	6022      	str	r2, [r4, #0]
 800cbb6:	e7db      	b.n	800cb70 <__ssputs_r+0x58>
 800cbb8:	462a      	mov	r2, r5
 800cbba:	f000 fbdf 	bl	800d37c <_realloc_r>
 800cbbe:	4606      	mov	r6, r0
 800cbc0:	2800      	cmp	r0, #0
 800cbc2:	d1e1      	bne.n	800cb88 <__ssputs_r+0x70>
 800cbc4:	4650      	mov	r0, sl
 800cbc6:	6921      	ldr	r1, [r4, #16]
 800cbc8:	f7ff ff5a 	bl	800ca80 <_free_r>
 800cbcc:	e7c7      	b.n	800cb5e <__ssputs_r+0x46>
	...

0800cbd0 <_svfiprintf_r>:
 800cbd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbd4:	4698      	mov	r8, r3
 800cbd6:	898b      	ldrh	r3, [r1, #12]
 800cbd8:	4607      	mov	r7, r0
 800cbda:	061b      	lsls	r3, r3, #24
 800cbdc:	460d      	mov	r5, r1
 800cbde:	4614      	mov	r4, r2
 800cbe0:	b09d      	sub	sp, #116	; 0x74
 800cbe2:	d50e      	bpl.n	800cc02 <_svfiprintf_r+0x32>
 800cbe4:	690b      	ldr	r3, [r1, #16]
 800cbe6:	b963      	cbnz	r3, 800cc02 <_svfiprintf_r+0x32>
 800cbe8:	2140      	movs	r1, #64	; 0x40
 800cbea:	f7fc f825 	bl	8008c38 <_malloc_r>
 800cbee:	6028      	str	r0, [r5, #0]
 800cbf0:	6128      	str	r0, [r5, #16]
 800cbf2:	b920      	cbnz	r0, 800cbfe <_svfiprintf_r+0x2e>
 800cbf4:	230c      	movs	r3, #12
 800cbf6:	603b      	str	r3, [r7, #0]
 800cbf8:	f04f 30ff 	mov.w	r0, #4294967295
 800cbfc:	e0d1      	b.n	800cda2 <_svfiprintf_r+0x1d2>
 800cbfe:	2340      	movs	r3, #64	; 0x40
 800cc00:	616b      	str	r3, [r5, #20]
 800cc02:	2300      	movs	r3, #0
 800cc04:	9309      	str	r3, [sp, #36]	; 0x24
 800cc06:	2320      	movs	r3, #32
 800cc08:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cc0c:	2330      	movs	r3, #48	; 0x30
 800cc0e:	f04f 0901 	mov.w	r9, #1
 800cc12:	f8cd 800c 	str.w	r8, [sp, #12]
 800cc16:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800cdbc <_svfiprintf_r+0x1ec>
 800cc1a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cc1e:	4623      	mov	r3, r4
 800cc20:	469a      	mov	sl, r3
 800cc22:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cc26:	b10a      	cbz	r2, 800cc2c <_svfiprintf_r+0x5c>
 800cc28:	2a25      	cmp	r2, #37	; 0x25
 800cc2a:	d1f9      	bne.n	800cc20 <_svfiprintf_r+0x50>
 800cc2c:	ebba 0b04 	subs.w	fp, sl, r4
 800cc30:	d00b      	beq.n	800cc4a <_svfiprintf_r+0x7a>
 800cc32:	465b      	mov	r3, fp
 800cc34:	4622      	mov	r2, r4
 800cc36:	4629      	mov	r1, r5
 800cc38:	4638      	mov	r0, r7
 800cc3a:	f7ff ff6d 	bl	800cb18 <__ssputs_r>
 800cc3e:	3001      	adds	r0, #1
 800cc40:	f000 80aa 	beq.w	800cd98 <_svfiprintf_r+0x1c8>
 800cc44:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cc46:	445a      	add	r2, fp
 800cc48:	9209      	str	r2, [sp, #36]	; 0x24
 800cc4a:	f89a 3000 	ldrb.w	r3, [sl]
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	f000 80a2 	beq.w	800cd98 <_svfiprintf_r+0x1c8>
 800cc54:	2300      	movs	r3, #0
 800cc56:	f04f 32ff 	mov.w	r2, #4294967295
 800cc5a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cc5e:	f10a 0a01 	add.w	sl, sl, #1
 800cc62:	9304      	str	r3, [sp, #16]
 800cc64:	9307      	str	r3, [sp, #28]
 800cc66:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cc6a:	931a      	str	r3, [sp, #104]	; 0x68
 800cc6c:	4654      	mov	r4, sl
 800cc6e:	2205      	movs	r2, #5
 800cc70:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc74:	4851      	ldr	r0, [pc, #324]	; (800cdbc <_svfiprintf_r+0x1ec>)
 800cc76:	f7ff fa23 	bl	800c0c0 <memchr>
 800cc7a:	9a04      	ldr	r2, [sp, #16]
 800cc7c:	b9d8      	cbnz	r0, 800ccb6 <_svfiprintf_r+0xe6>
 800cc7e:	06d0      	lsls	r0, r2, #27
 800cc80:	bf44      	itt	mi
 800cc82:	2320      	movmi	r3, #32
 800cc84:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cc88:	0711      	lsls	r1, r2, #28
 800cc8a:	bf44      	itt	mi
 800cc8c:	232b      	movmi	r3, #43	; 0x2b
 800cc8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cc92:	f89a 3000 	ldrb.w	r3, [sl]
 800cc96:	2b2a      	cmp	r3, #42	; 0x2a
 800cc98:	d015      	beq.n	800ccc6 <_svfiprintf_r+0xf6>
 800cc9a:	4654      	mov	r4, sl
 800cc9c:	2000      	movs	r0, #0
 800cc9e:	f04f 0c0a 	mov.w	ip, #10
 800cca2:	9a07      	ldr	r2, [sp, #28]
 800cca4:	4621      	mov	r1, r4
 800cca6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ccaa:	3b30      	subs	r3, #48	; 0x30
 800ccac:	2b09      	cmp	r3, #9
 800ccae:	d94e      	bls.n	800cd4e <_svfiprintf_r+0x17e>
 800ccb0:	b1b0      	cbz	r0, 800cce0 <_svfiprintf_r+0x110>
 800ccb2:	9207      	str	r2, [sp, #28]
 800ccb4:	e014      	b.n	800cce0 <_svfiprintf_r+0x110>
 800ccb6:	eba0 0308 	sub.w	r3, r0, r8
 800ccba:	fa09 f303 	lsl.w	r3, r9, r3
 800ccbe:	4313      	orrs	r3, r2
 800ccc0:	46a2      	mov	sl, r4
 800ccc2:	9304      	str	r3, [sp, #16]
 800ccc4:	e7d2      	b.n	800cc6c <_svfiprintf_r+0x9c>
 800ccc6:	9b03      	ldr	r3, [sp, #12]
 800ccc8:	1d19      	adds	r1, r3, #4
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	9103      	str	r1, [sp, #12]
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	bfbb      	ittet	lt
 800ccd2:	425b      	neglt	r3, r3
 800ccd4:	f042 0202 	orrlt.w	r2, r2, #2
 800ccd8:	9307      	strge	r3, [sp, #28]
 800ccda:	9307      	strlt	r3, [sp, #28]
 800ccdc:	bfb8      	it	lt
 800ccde:	9204      	strlt	r2, [sp, #16]
 800cce0:	7823      	ldrb	r3, [r4, #0]
 800cce2:	2b2e      	cmp	r3, #46	; 0x2e
 800cce4:	d10c      	bne.n	800cd00 <_svfiprintf_r+0x130>
 800cce6:	7863      	ldrb	r3, [r4, #1]
 800cce8:	2b2a      	cmp	r3, #42	; 0x2a
 800ccea:	d135      	bne.n	800cd58 <_svfiprintf_r+0x188>
 800ccec:	9b03      	ldr	r3, [sp, #12]
 800ccee:	3402      	adds	r4, #2
 800ccf0:	1d1a      	adds	r2, r3, #4
 800ccf2:	681b      	ldr	r3, [r3, #0]
 800ccf4:	9203      	str	r2, [sp, #12]
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	bfb8      	it	lt
 800ccfa:	f04f 33ff 	movlt.w	r3, #4294967295
 800ccfe:	9305      	str	r3, [sp, #20]
 800cd00:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800cdcc <_svfiprintf_r+0x1fc>
 800cd04:	2203      	movs	r2, #3
 800cd06:	4650      	mov	r0, sl
 800cd08:	7821      	ldrb	r1, [r4, #0]
 800cd0a:	f7ff f9d9 	bl	800c0c0 <memchr>
 800cd0e:	b140      	cbz	r0, 800cd22 <_svfiprintf_r+0x152>
 800cd10:	2340      	movs	r3, #64	; 0x40
 800cd12:	eba0 000a 	sub.w	r0, r0, sl
 800cd16:	fa03 f000 	lsl.w	r0, r3, r0
 800cd1a:	9b04      	ldr	r3, [sp, #16]
 800cd1c:	3401      	adds	r4, #1
 800cd1e:	4303      	orrs	r3, r0
 800cd20:	9304      	str	r3, [sp, #16]
 800cd22:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd26:	2206      	movs	r2, #6
 800cd28:	4825      	ldr	r0, [pc, #148]	; (800cdc0 <_svfiprintf_r+0x1f0>)
 800cd2a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cd2e:	f7ff f9c7 	bl	800c0c0 <memchr>
 800cd32:	2800      	cmp	r0, #0
 800cd34:	d038      	beq.n	800cda8 <_svfiprintf_r+0x1d8>
 800cd36:	4b23      	ldr	r3, [pc, #140]	; (800cdc4 <_svfiprintf_r+0x1f4>)
 800cd38:	bb1b      	cbnz	r3, 800cd82 <_svfiprintf_r+0x1b2>
 800cd3a:	9b03      	ldr	r3, [sp, #12]
 800cd3c:	3307      	adds	r3, #7
 800cd3e:	f023 0307 	bic.w	r3, r3, #7
 800cd42:	3308      	adds	r3, #8
 800cd44:	9303      	str	r3, [sp, #12]
 800cd46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cd48:	4433      	add	r3, r6
 800cd4a:	9309      	str	r3, [sp, #36]	; 0x24
 800cd4c:	e767      	b.n	800cc1e <_svfiprintf_r+0x4e>
 800cd4e:	460c      	mov	r4, r1
 800cd50:	2001      	movs	r0, #1
 800cd52:	fb0c 3202 	mla	r2, ip, r2, r3
 800cd56:	e7a5      	b.n	800cca4 <_svfiprintf_r+0xd4>
 800cd58:	2300      	movs	r3, #0
 800cd5a:	f04f 0c0a 	mov.w	ip, #10
 800cd5e:	4619      	mov	r1, r3
 800cd60:	3401      	adds	r4, #1
 800cd62:	9305      	str	r3, [sp, #20]
 800cd64:	4620      	mov	r0, r4
 800cd66:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cd6a:	3a30      	subs	r2, #48	; 0x30
 800cd6c:	2a09      	cmp	r2, #9
 800cd6e:	d903      	bls.n	800cd78 <_svfiprintf_r+0x1a8>
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	d0c5      	beq.n	800cd00 <_svfiprintf_r+0x130>
 800cd74:	9105      	str	r1, [sp, #20]
 800cd76:	e7c3      	b.n	800cd00 <_svfiprintf_r+0x130>
 800cd78:	4604      	mov	r4, r0
 800cd7a:	2301      	movs	r3, #1
 800cd7c:	fb0c 2101 	mla	r1, ip, r1, r2
 800cd80:	e7f0      	b.n	800cd64 <_svfiprintf_r+0x194>
 800cd82:	ab03      	add	r3, sp, #12
 800cd84:	9300      	str	r3, [sp, #0]
 800cd86:	462a      	mov	r2, r5
 800cd88:	4638      	mov	r0, r7
 800cd8a:	4b0f      	ldr	r3, [pc, #60]	; (800cdc8 <_svfiprintf_r+0x1f8>)
 800cd8c:	a904      	add	r1, sp, #16
 800cd8e:	f7fc f84b 	bl	8008e28 <_printf_float>
 800cd92:	1c42      	adds	r2, r0, #1
 800cd94:	4606      	mov	r6, r0
 800cd96:	d1d6      	bne.n	800cd46 <_svfiprintf_r+0x176>
 800cd98:	89ab      	ldrh	r3, [r5, #12]
 800cd9a:	065b      	lsls	r3, r3, #25
 800cd9c:	f53f af2c 	bmi.w	800cbf8 <_svfiprintf_r+0x28>
 800cda0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cda2:	b01d      	add	sp, #116	; 0x74
 800cda4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cda8:	ab03      	add	r3, sp, #12
 800cdaa:	9300      	str	r3, [sp, #0]
 800cdac:	462a      	mov	r2, r5
 800cdae:	4638      	mov	r0, r7
 800cdb0:	4b05      	ldr	r3, [pc, #20]	; (800cdc8 <_svfiprintf_r+0x1f8>)
 800cdb2:	a904      	add	r1, sp, #16
 800cdb4:	f7fc fad4 	bl	8009360 <_printf_i>
 800cdb8:	e7eb      	b.n	800cd92 <_svfiprintf_r+0x1c2>
 800cdba:	bf00      	nop
 800cdbc:	0800dbdc 	.word	0x0800dbdc
 800cdc0:	0800dbe6 	.word	0x0800dbe6
 800cdc4:	08008e29 	.word	0x08008e29
 800cdc8:	0800cb19 	.word	0x0800cb19
 800cdcc:	0800dbe2 	.word	0x0800dbe2

0800cdd0 <__sfputc_r>:
 800cdd0:	6893      	ldr	r3, [r2, #8]
 800cdd2:	b410      	push	{r4}
 800cdd4:	3b01      	subs	r3, #1
 800cdd6:	2b00      	cmp	r3, #0
 800cdd8:	6093      	str	r3, [r2, #8]
 800cdda:	da07      	bge.n	800cdec <__sfputc_r+0x1c>
 800cddc:	6994      	ldr	r4, [r2, #24]
 800cdde:	42a3      	cmp	r3, r4
 800cde0:	db01      	blt.n	800cde6 <__sfputc_r+0x16>
 800cde2:	290a      	cmp	r1, #10
 800cde4:	d102      	bne.n	800cdec <__sfputc_r+0x1c>
 800cde6:	bc10      	pop	{r4}
 800cde8:	f000 b974 	b.w	800d0d4 <__swbuf_r>
 800cdec:	6813      	ldr	r3, [r2, #0]
 800cdee:	1c58      	adds	r0, r3, #1
 800cdf0:	6010      	str	r0, [r2, #0]
 800cdf2:	7019      	strb	r1, [r3, #0]
 800cdf4:	4608      	mov	r0, r1
 800cdf6:	bc10      	pop	{r4}
 800cdf8:	4770      	bx	lr

0800cdfa <__sfputs_r>:
 800cdfa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cdfc:	4606      	mov	r6, r0
 800cdfe:	460f      	mov	r7, r1
 800ce00:	4614      	mov	r4, r2
 800ce02:	18d5      	adds	r5, r2, r3
 800ce04:	42ac      	cmp	r4, r5
 800ce06:	d101      	bne.n	800ce0c <__sfputs_r+0x12>
 800ce08:	2000      	movs	r0, #0
 800ce0a:	e007      	b.n	800ce1c <__sfputs_r+0x22>
 800ce0c:	463a      	mov	r2, r7
 800ce0e:	4630      	mov	r0, r6
 800ce10:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce14:	f7ff ffdc 	bl	800cdd0 <__sfputc_r>
 800ce18:	1c43      	adds	r3, r0, #1
 800ce1a:	d1f3      	bne.n	800ce04 <__sfputs_r+0xa>
 800ce1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ce20 <_vfiprintf_r>:
 800ce20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce24:	460d      	mov	r5, r1
 800ce26:	4614      	mov	r4, r2
 800ce28:	4698      	mov	r8, r3
 800ce2a:	4606      	mov	r6, r0
 800ce2c:	b09d      	sub	sp, #116	; 0x74
 800ce2e:	b118      	cbz	r0, 800ce38 <_vfiprintf_r+0x18>
 800ce30:	6983      	ldr	r3, [r0, #24]
 800ce32:	b90b      	cbnz	r3, 800ce38 <_vfiprintf_r+0x18>
 800ce34:	f7fb fe24 	bl	8008a80 <__sinit>
 800ce38:	4b89      	ldr	r3, [pc, #548]	; (800d060 <_vfiprintf_r+0x240>)
 800ce3a:	429d      	cmp	r5, r3
 800ce3c:	d11b      	bne.n	800ce76 <_vfiprintf_r+0x56>
 800ce3e:	6875      	ldr	r5, [r6, #4]
 800ce40:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ce42:	07d9      	lsls	r1, r3, #31
 800ce44:	d405      	bmi.n	800ce52 <_vfiprintf_r+0x32>
 800ce46:	89ab      	ldrh	r3, [r5, #12]
 800ce48:	059a      	lsls	r2, r3, #22
 800ce4a:	d402      	bmi.n	800ce52 <_vfiprintf_r+0x32>
 800ce4c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ce4e:	f7fb feda 	bl	8008c06 <__retarget_lock_acquire_recursive>
 800ce52:	89ab      	ldrh	r3, [r5, #12]
 800ce54:	071b      	lsls	r3, r3, #28
 800ce56:	d501      	bpl.n	800ce5c <_vfiprintf_r+0x3c>
 800ce58:	692b      	ldr	r3, [r5, #16]
 800ce5a:	b9eb      	cbnz	r3, 800ce98 <_vfiprintf_r+0x78>
 800ce5c:	4629      	mov	r1, r5
 800ce5e:	4630      	mov	r0, r6
 800ce60:	f000 f998 	bl	800d194 <__swsetup_r>
 800ce64:	b1c0      	cbz	r0, 800ce98 <_vfiprintf_r+0x78>
 800ce66:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ce68:	07dc      	lsls	r4, r3, #31
 800ce6a:	d50e      	bpl.n	800ce8a <_vfiprintf_r+0x6a>
 800ce6c:	f04f 30ff 	mov.w	r0, #4294967295
 800ce70:	b01d      	add	sp, #116	; 0x74
 800ce72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce76:	4b7b      	ldr	r3, [pc, #492]	; (800d064 <_vfiprintf_r+0x244>)
 800ce78:	429d      	cmp	r5, r3
 800ce7a:	d101      	bne.n	800ce80 <_vfiprintf_r+0x60>
 800ce7c:	68b5      	ldr	r5, [r6, #8]
 800ce7e:	e7df      	b.n	800ce40 <_vfiprintf_r+0x20>
 800ce80:	4b79      	ldr	r3, [pc, #484]	; (800d068 <_vfiprintf_r+0x248>)
 800ce82:	429d      	cmp	r5, r3
 800ce84:	bf08      	it	eq
 800ce86:	68f5      	ldreq	r5, [r6, #12]
 800ce88:	e7da      	b.n	800ce40 <_vfiprintf_r+0x20>
 800ce8a:	89ab      	ldrh	r3, [r5, #12]
 800ce8c:	0598      	lsls	r0, r3, #22
 800ce8e:	d4ed      	bmi.n	800ce6c <_vfiprintf_r+0x4c>
 800ce90:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ce92:	f7fb feb9 	bl	8008c08 <__retarget_lock_release_recursive>
 800ce96:	e7e9      	b.n	800ce6c <_vfiprintf_r+0x4c>
 800ce98:	2300      	movs	r3, #0
 800ce9a:	9309      	str	r3, [sp, #36]	; 0x24
 800ce9c:	2320      	movs	r3, #32
 800ce9e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cea2:	2330      	movs	r3, #48	; 0x30
 800cea4:	f04f 0901 	mov.w	r9, #1
 800cea8:	f8cd 800c 	str.w	r8, [sp, #12]
 800ceac:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800d06c <_vfiprintf_r+0x24c>
 800ceb0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ceb4:	4623      	mov	r3, r4
 800ceb6:	469a      	mov	sl, r3
 800ceb8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cebc:	b10a      	cbz	r2, 800cec2 <_vfiprintf_r+0xa2>
 800cebe:	2a25      	cmp	r2, #37	; 0x25
 800cec0:	d1f9      	bne.n	800ceb6 <_vfiprintf_r+0x96>
 800cec2:	ebba 0b04 	subs.w	fp, sl, r4
 800cec6:	d00b      	beq.n	800cee0 <_vfiprintf_r+0xc0>
 800cec8:	465b      	mov	r3, fp
 800ceca:	4622      	mov	r2, r4
 800cecc:	4629      	mov	r1, r5
 800cece:	4630      	mov	r0, r6
 800ced0:	f7ff ff93 	bl	800cdfa <__sfputs_r>
 800ced4:	3001      	adds	r0, #1
 800ced6:	f000 80aa 	beq.w	800d02e <_vfiprintf_r+0x20e>
 800ceda:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cedc:	445a      	add	r2, fp
 800cede:	9209      	str	r2, [sp, #36]	; 0x24
 800cee0:	f89a 3000 	ldrb.w	r3, [sl]
 800cee4:	2b00      	cmp	r3, #0
 800cee6:	f000 80a2 	beq.w	800d02e <_vfiprintf_r+0x20e>
 800ceea:	2300      	movs	r3, #0
 800ceec:	f04f 32ff 	mov.w	r2, #4294967295
 800cef0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cef4:	f10a 0a01 	add.w	sl, sl, #1
 800cef8:	9304      	str	r3, [sp, #16]
 800cefa:	9307      	str	r3, [sp, #28]
 800cefc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cf00:	931a      	str	r3, [sp, #104]	; 0x68
 800cf02:	4654      	mov	r4, sl
 800cf04:	2205      	movs	r2, #5
 800cf06:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cf0a:	4858      	ldr	r0, [pc, #352]	; (800d06c <_vfiprintf_r+0x24c>)
 800cf0c:	f7ff f8d8 	bl	800c0c0 <memchr>
 800cf10:	9a04      	ldr	r2, [sp, #16]
 800cf12:	b9d8      	cbnz	r0, 800cf4c <_vfiprintf_r+0x12c>
 800cf14:	06d1      	lsls	r1, r2, #27
 800cf16:	bf44      	itt	mi
 800cf18:	2320      	movmi	r3, #32
 800cf1a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cf1e:	0713      	lsls	r3, r2, #28
 800cf20:	bf44      	itt	mi
 800cf22:	232b      	movmi	r3, #43	; 0x2b
 800cf24:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cf28:	f89a 3000 	ldrb.w	r3, [sl]
 800cf2c:	2b2a      	cmp	r3, #42	; 0x2a
 800cf2e:	d015      	beq.n	800cf5c <_vfiprintf_r+0x13c>
 800cf30:	4654      	mov	r4, sl
 800cf32:	2000      	movs	r0, #0
 800cf34:	f04f 0c0a 	mov.w	ip, #10
 800cf38:	9a07      	ldr	r2, [sp, #28]
 800cf3a:	4621      	mov	r1, r4
 800cf3c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cf40:	3b30      	subs	r3, #48	; 0x30
 800cf42:	2b09      	cmp	r3, #9
 800cf44:	d94e      	bls.n	800cfe4 <_vfiprintf_r+0x1c4>
 800cf46:	b1b0      	cbz	r0, 800cf76 <_vfiprintf_r+0x156>
 800cf48:	9207      	str	r2, [sp, #28]
 800cf4a:	e014      	b.n	800cf76 <_vfiprintf_r+0x156>
 800cf4c:	eba0 0308 	sub.w	r3, r0, r8
 800cf50:	fa09 f303 	lsl.w	r3, r9, r3
 800cf54:	4313      	orrs	r3, r2
 800cf56:	46a2      	mov	sl, r4
 800cf58:	9304      	str	r3, [sp, #16]
 800cf5a:	e7d2      	b.n	800cf02 <_vfiprintf_r+0xe2>
 800cf5c:	9b03      	ldr	r3, [sp, #12]
 800cf5e:	1d19      	adds	r1, r3, #4
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	9103      	str	r1, [sp, #12]
 800cf64:	2b00      	cmp	r3, #0
 800cf66:	bfbb      	ittet	lt
 800cf68:	425b      	neglt	r3, r3
 800cf6a:	f042 0202 	orrlt.w	r2, r2, #2
 800cf6e:	9307      	strge	r3, [sp, #28]
 800cf70:	9307      	strlt	r3, [sp, #28]
 800cf72:	bfb8      	it	lt
 800cf74:	9204      	strlt	r2, [sp, #16]
 800cf76:	7823      	ldrb	r3, [r4, #0]
 800cf78:	2b2e      	cmp	r3, #46	; 0x2e
 800cf7a:	d10c      	bne.n	800cf96 <_vfiprintf_r+0x176>
 800cf7c:	7863      	ldrb	r3, [r4, #1]
 800cf7e:	2b2a      	cmp	r3, #42	; 0x2a
 800cf80:	d135      	bne.n	800cfee <_vfiprintf_r+0x1ce>
 800cf82:	9b03      	ldr	r3, [sp, #12]
 800cf84:	3402      	adds	r4, #2
 800cf86:	1d1a      	adds	r2, r3, #4
 800cf88:	681b      	ldr	r3, [r3, #0]
 800cf8a:	9203      	str	r2, [sp, #12]
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	bfb8      	it	lt
 800cf90:	f04f 33ff 	movlt.w	r3, #4294967295
 800cf94:	9305      	str	r3, [sp, #20]
 800cf96:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d07c <_vfiprintf_r+0x25c>
 800cf9a:	2203      	movs	r2, #3
 800cf9c:	4650      	mov	r0, sl
 800cf9e:	7821      	ldrb	r1, [r4, #0]
 800cfa0:	f7ff f88e 	bl	800c0c0 <memchr>
 800cfa4:	b140      	cbz	r0, 800cfb8 <_vfiprintf_r+0x198>
 800cfa6:	2340      	movs	r3, #64	; 0x40
 800cfa8:	eba0 000a 	sub.w	r0, r0, sl
 800cfac:	fa03 f000 	lsl.w	r0, r3, r0
 800cfb0:	9b04      	ldr	r3, [sp, #16]
 800cfb2:	3401      	adds	r4, #1
 800cfb4:	4303      	orrs	r3, r0
 800cfb6:	9304      	str	r3, [sp, #16]
 800cfb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cfbc:	2206      	movs	r2, #6
 800cfbe:	482c      	ldr	r0, [pc, #176]	; (800d070 <_vfiprintf_r+0x250>)
 800cfc0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cfc4:	f7ff f87c 	bl	800c0c0 <memchr>
 800cfc8:	2800      	cmp	r0, #0
 800cfca:	d03f      	beq.n	800d04c <_vfiprintf_r+0x22c>
 800cfcc:	4b29      	ldr	r3, [pc, #164]	; (800d074 <_vfiprintf_r+0x254>)
 800cfce:	bb1b      	cbnz	r3, 800d018 <_vfiprintf_r+0x1f8>
 800cfd0:	9b03      	ldr	r3, [sp, #12]
 800cfd2:	3307      	adds	r3, #7
 800cfd4:	f023 0307 	bic.w	r3, r3, #7
 800cfd8:	3308      	adds	r3, #8
 800cfda:	9303      	str	r3, [sp, #12]
 800cfdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cfde:	443b      	add	r3, r7
 800cfe0:	9309      	str	r3, [sp, #36]	; 0x24
 800cfe2:	e767      	b.n	800ceb4 <_vfiprintf_r+0x94>
 800cfe4:	460c      	mov	r4, r1
 800cfe6:	2001      	movs	r0, #1
 800cfe8:	fb0c 3202 	mla	r2, ip, r2, r3
 800cfec:	e7a5      	b.n	800cf3a <_vfiprintf_r+0x11a>
 800cfee:	2300      	movs	r3, #0
 800cff0:	f04f 0c0a 	mov.w	ip, #10
 800cff4:	4619      	mov	r1, r3
 800cff6:	3401      	adds	r4, #1
 800cff8:	9305      	str	r3, [sp, #20]
 800cffa:	4620      	mov	r0, r4
 800cffc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d000:	3a30      	subs	r2, #48	; 0x30
 800d002:	2a09      	cmp	r2, #9
 800d004:	d903      	bls.n	800d00e <_vfiprintf_r+0x1ee>
 800d006:	2b00      	cmp	r3, #0
 800d008:	d0c5      	beq.n	800cf96 <_vfiprintf_r+0x176>
 800d00a:	9105      	str	r1, [sp, #20]
 800d00c:	e7c3      	b.n	800cf96 <_vfiprintf_r+0x176>
 800d00e:	4604      	mov	r4, r0
 800d010:	2301      	movs	r3, #1
 800d012:	fb0c 2101 	mla	r1, ip, r1, r2
 800d016:	e7f0      	b.n	800cffa <_vfiprintf_r+0x1da>
 800d018:	ab03      	add	r3, sp, #12
 800d01a:	9300      	str	r3, [sp, #0]
 800d01c:	462a      	mov	r2, r5
 800d01e:	4630      	mov	r0, r6
 800d020:	4b15      	ldr	r3, [pc, #84]	; (800d078 <_vfiprintf_r+0x258>)
 800d022:	a904      	add	r1, sp, #16
 800d024:	f7fb ff00 	bl	8008e28 <_printf_float>
 800d028:	4607      	mov	r7, r0
 800d02a:	1c78      	adds	r0, r7, #1
 800d02c:	d1d6      	bne.n	800cfdc <_vfiprintf_r+0x1bc>
 800d02e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d030:	07d9      	lsls	r1, r3, #31
 800d032:	d405      	bmi.n	800d040 <_vfiprintf_r+0x220>
 800d034:	89ab      	ldrh	r3, [r5, #12]
 800d036:	059a      	lsls	r2, r3, #22
 800d038:	d402      	bmi.n	800d040 <_vfiprintf_r+0x220>
 800d03a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d03c:	f7fb fde4 	bl	8008c08 <__retarget_lock_release_recursive>
 800d040:	89ab      	ldrh	r3, [r5, #12]
 800d042:	065b      	lsls	r3, r3, #25
 800d044:	f53f af12 	bmi.w	800ce6c <_vfiprintf_r+0x4c>
 800d048:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d04a:	e711      	b.n	800ce70 <_vfiprintf_r+0x50>
 800d04c:	ab03      	add	r3, sp, #12
 800d04e:	9300      	str	r3, [sp, #0]
 800d050:	462a      	mov	r2, r5
 800d052:	4630      	mov	r0, r6
 800d054:	4b08      	ldr	r3, [pc, #32]	; (800d078 <_vfiprintf_r+0x258>)
 800d056:	a904      	add	r1, sp, #16
 800d058:	f7fc f982 	bl	8009360 <_printf_i>
 800d05c:	e7e4      	b.n	800d028 <_vfiprintf_r+0x208>
 800d05e:	bf00      	nop
 800d060:	0800d6fc 	.word	0x0800d6fc
 800d064:	0800d71c 	.word	0x0800d71c
 800d068:	0800d6dc 	.word	0x0800d6dc
 800d06c:	0800dbdc 	.word	0x0800dbdc
 800d070:	0800dbe6 	.word	0x0800dbe6
 800d074:	08008e29 	.word	0x08008e29
 800d078:	0800cdfb 	.word	0x0800cdfb
 800d07c:	0800dbe2 	.word	0x0800dbe2

0800d080 <_read_r>:
 800d080:	b538      	push	{r3, r4, r5, lr}
 800d082:	4604      	mov	r4, r0
 800d084:	4608      	mov	r0, r1
 800d086:	4611      	mov	r1, r2
 800d088:	2200      	movs	r2, #0
 800d08a:	4d05      	ldr	r5, [pc, #20]	; (800d0a0 <_read_r+0x20>)
 800d08c:	602a      	str	r2, [r5, #0]
 800d08e:	461a      	mov	r2, r3
 800d090:	f7f4 feef 	bl	8001e72 <_read>
 800d094:	1c43      	adds	r3, r0, #1
 800d096:	d102      	bne.n	800d09e <_read_r+0x1e>
 800d098:	682b      	ldr	r3, [r5, #0]
 800d09a:	b103      	cbz	r3, 800d09e <_read_r+0x1e>
 800d09c:	6023      	str	r3, [r4, #0]
 800d09e:	bd38      	pop	{r3, r4, r5, pc}
 800d0a0:	20003b40 	.word	0x20003b40

0800d0a4 <nan>:
 800d0a4:	2000      	movs	r0, #0
 800d0a6:	4901      	ldr	r1, [pc, #4]	; (800d0ac <nan+0x8>)
 800d0a8:	4770      	bx	lr
 800d0aa:	bf00      	nop
 800d0ac:	7ff80000 	.word	0x7ff80000

0800d0b0 <strncmp>:
 800d0b0:	b510      	push	{r4, lr}
 800d0b2:	b16a      	cbz	r2, 800d0d0 <strncmp+0x20>
 800d0b4:	3901      	subs	r1, #1
 800d0b6:	1884      	adds	r4, r0, r2
 800d0b8:	f810 3b01 	ldrb.w	r3, [r0], #1
 800d0bc:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800d0c0:	4293      	cmp	r3, r2
 800d0c2:	d103      	bne.n	800d0cc <strncmp+0x1c>
 800d0c4:	42a0      	cmp	r0, r4
 800d0c6:	d001      	beq.n	800d0cc <strncmp+0x1c>
 800d0c8:	2b00      	cmp	r3, #0
 800d0ca:	d1f5      	bne.n	800d0b8 <strncmp+0x8>
 800d0cc:	1a98      	subs	r0, r3, r2
 800d0ce:	bd10      	pop	{r4, pc}
 800d0d0:	4610      	mov	r0, r2
 800d0d2:	e7fc      	b.n	800d0ce <strncmp+0x1e>

0800d0d4 <__swbuf_r>:
 800d0d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0d6:	460e      	mov	r6, r1
 800d0d8:	4614      	mov	r4, r2
 800d0da:	4605      	mov	r5, r0
 800d0dc:	b118      	cbz	r0, 800d0e6 <__swbuf_r+0x12>
 800d0de:	6983      	ldr	r3, [r0, #24]
 800d0e0:	b90b      	cbnz	r3, 800d0e6 <__swbuf_r+0x12>
 800d0e2:	f7fb fccd 	bl	8008a80 <__sinit>
 800d0e6:	4b21      	ldr	r3, [pc, #132]	; (800d16c <__swbuf_r+0x98>)
 800d0e8:	429c      	cmp	r4, r3
 800d0ea:	d12b      	bne.n	800d144 <__swbuf_r+0x70>
 800d0ec:	686c      	ldr	r4, [r5, #4]
 800d0ee:	69a3      	ldr	r3, [r4, #24]
 800d0f0:	60a3      	str	r3, [r4, #8]
 800d0f2:	89a3      	ldrh	r3, [r4, #12]
 800d0f4:	071a      	lsls	r2, r3, #28
 800d0f6:	d52f      	bpl.n	800d158 <__swbuf_r+0x84>
 800d0f8:	6923      	ldr	r3, [r4, #16]
 800d0fa:	b36b      	cbz	r3, 800d158 <__swbuf_r+0x84>
 800d0fc:	6923      	ldr	r3, [r4, #16]
 800d0fe:	6820      	ldr	r0, [r4, #0]
 800d100:	b2f6      	uxtb	r6, r6
 800d102:	1ac0      	subs	r0, r0, r3
 800d104:	6963      	ldr	r3, [r4, #20]
 800d106:	4637      	mov	r7, r6
 800d108:	4283      	cmp	r3, r0
 800d10a:	dc04      	bgt.n	800d116 <__swbuf_r+0x42>
 800d10c:	4621      	mov	r1, r4
 800d10e:	4628      	mov	r0, r5
 800d110:	f7fe fbf2 	bl	800b8f8 <_fflush_r>
 800d114:	bb30      	cbnz	r0, 800d164 <__swbuf_r+0x90>
 800d116:	68a3      	ldr	r3, [r4, #8]
 800d118:	3001      	adds	r0, #1
 800d11a:	3b01      	subs	r3, #1
 800d11c:	60a3      	str	r3, [r4, #8]
 800d11e:	6823      	ldr	r3, [r4, #0]
 800d120:	1c5a      	adds	r2, r3, #1
 800d122:	6022      	str	r2, [r4, #0]
 800d124:	701e      	strb	r6, [r3, #0]
 800d126:	6963      	ldr	r3, [r4, #20]
 800d128:	4283      	cmp	r3, r0
 800d12a:	d004      	beq.n	800d136 <__swbuf_r+0x62>
 800d12c:	89a3      	ldrh	r3, [r4, #12]
 800d12e:	07db      	lsls	r3, r3, #31
 800d130:	d506      	bpl.n	800d140 <__swbuf_r+0x6c>
 800d132:	2e0a      	cmp	r6, #10
 800d134:	d104      	bne.n	800d140 <__swbuf_r+0x6c>
 800d136:	4621      	mov	r1, r4
 800d138:	4628      	mov	r0, r5
 800d13a:	f7fe fbdd 	bl	800b8f8 <_fflush_r>
 800d13e:	b988      	cbnz	r0, 800d164 <__swbuf_r+0x90>
 800d140:	4638      	mov	r0, r7
 800d142:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d144:	4b0a      	ldr	r3, [pc, #40]	; (800d170 <__swbuf_r+0x9c>)
 800d146:	429c      	cmp	r4, r3
 800d148:	d101      	bne.n	800d14e <__swbuf_r+0x7a>
 800d14a:	68ac      	ldr	r4, [r5, #8]
 800d14c:	e7cf      	b.n	800d0ee <__swbuf_r+0x1a>
 800d14e:	4b09      	ldr	r3, [pc, #36]	; (800d174 <__swbuf_r+0xa0>)
 800d150:	429c      	cmp	r4, r3
 800d152:	bf08      	it	eq
 800d154:	68ec      	ldreq	r4, [r5, #12]
 800d156:	e7ca      	b.n	800d0ee <__swbuf_r+0x1a>
 800d158:	4621      	mov	r1, r4
 800d15a:	4628      	mov	r0, r5
 800d15c:	f000 f81a 	bl	800d194 <__swsetup_r>
 800d160:	2800      	cmp	r0, #0
 800d162:	d0cb      	beq.n	800d0fc <__swbuf_r+0x28>
 800d164:	f04f 37ff 	mov.w	r7, #4294967295
 800d168:	e7ea      	b.n	800d140 <__swbuf_r+0x6c>
 800d16a:	bf00      	nop
 800d16c:	0800d6fc 	.word	0x0800d6fc
 800d170:	0800d71c 	.word	0x0800d71c
 800d174:	0800d6dc 	.word	0x0800d6dc

0800d178 <__ascii_wctomb>:
 800d178:	4603      	mov	r3, r0
 800d17a:	4608      	mov	r0, r1
 800d17c:	b141      	cbz	r1, 800d190 <__ascii_wctomb+0x18>
 800d17e:	2aff      	cmp	r2, #255	; 0xff
 800d180:	d904      	bls.n	800d18c <__ascii_wctomb+0x14>
 800d182:	228a      	movs	r2, #138	; 0x8a
 800d184:	f04f 30ff 	mov.w	r0, #4294967295
 800d188:	601a      	str	r2, [r3, #0]
 800d18a:	4770      	bx	lr
 800d18c:	2001      	movs	r0, #1
 800d18e:	700a      	strb	r2, [r1, #0]
 800d190:	4770      	bx	lr
	...

0800d194 <__swsetup_r>:
 800d194:	4b32      	ldr	r3, [pc, #200]	; (800d260 <__swsetup_r+0xcc>)
 800d196:	b570      	push	{r4, r5, r6, lr}
 800d198:	681d      	ldr	r5, [r3, #0]
 800d19a:	4606      	mov	r6, r0
 800d19c:	460c      	mov	r4, r1
 800d19e:	b125      	cbz	r5, 800d1aa <__swsetup_r+0x16>
 800d1a0:	69ab      	ldr	r3, [r5, #24]
 800d1a2:	b913      	cbnz	r3, 800d1aa <__swsetup_r+0x16>
 800d1a4:	4628      	mov	r0, r5
 800d1a6:	f7fb fc6b 	bl	8008a80 <__sinit>
 800d1aa:	4b2e      	ldr	r3, [pc, #184]	; (800d264 <__swsetup_r+0xd0>)
 800d1ac:	429c      	cmp	r4, r3
 800d1ae:	d10f      	bne.n	800d1d0 <__swsetup_r+0x3c>
 800d1b0:	686c      	ldr	r4, [r5, #4]
 800d1b2:	89a3      	ldrh	r3, [r4, #12]
 800d1b4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d1b8:	0719      	lsls	r1, r3, #28
 800d1ba:	d42c      	bmi.n	800d216 <__swsetup_r+0x82>
 800d1bc:	06dd      	lsls	r5, r3, #27
 800d1be:	d411      	bmi.n	800d1e4 <__swsetup_r+0x50>
 800d1c0:	2309      	movs	r3, #9
 800d1c2:	6033      	str	r3, [r6, #0]
 800d1c4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d1c8:	f04f 30ff 	mov.w	r0, #4294967295
 800d1cc:	81a3      	strh	r3, [r4, #12]
 800d1ce:	e03e      	b.n	800d24e <__swsetup_r+0xba>
 800d1d0:	4b25      	ldr	r3, [pc, #148]	; (800d268 <__swsetup_r+0xd4>)
 800d1d2:	429c      	cmp	r4, r3
 800d1d4:	d101      	bne.n	800d1da <__swsetup_r+0x46>
 800d1d6:	68ac      	ldr	r4, [r5, #8]
 800d1d8:	e7eb      	b.n	800d1b2 <__swsetup_r+0x1e>
 800d1da:	4b24      	ldr	r3, [pc, #144]	; (800d26c <__swsetup_r+0xd8>)
 800d1dc:	429c      	cmp	r4, r3
 800d1de:	bf08      	it	eq
 800d1e0:	68ec      	ldreq	r4, [r5, #12]
 800d1e2:	e7e6      	b.n	800d1b2 <__swsetup_r+0x1e>
 800d1e4:	0758      	lsls	r0, r3, #29
 800d1e6:	d512      	bpl.n	800d20e <__swsetup_r+0x7a>
 800d1e8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d1ea:	b141      	cbz	r1, 800d1fe <__swsetup_r+0x6a>
 800d1ec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d1f0:	4299      	cmp	r1, r3
 800d1f2:	d002      	beq.n	800d1fa <__swsetup_r+0x66>
 800d1f4:	4630      	mov	r0, r6
 800d1f6:	f7ff fc43 	bl	800ca80 <_free_r>
 800d1fa:	2300      	movs	r3, #0
 800d1fc:	6363      	str	r3, [r4, #52]	; 0x34
 800d1fe:	89a3      	ldrh	r3, [r4, #12]
 800d200:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d204:	81a3      	strh	r3, [r4, #12]
 800d206:	2300      	movs	r3, #0
 800d208:	6063      	str	r3, [r4, #4]
 800d20a:	6923      	ldr	r3, [r4, #16]
 800d20c:	6023      	str	r3, [r4, #0]
 800d20e:	89a3      	ldrh	r3, [r4, #12]
 800d210:	f043 0308 	orr.w	r3, r3, #8
 800d214:	81a3      	strh	r3, [r4, #12]
 800d216:	6923      	ldr	r3, [r4, #16]
 800d218:	b94b      	cbnz	r3, 800d22e <__swsetup_r+0x9a>
 800d21a:	89a3      	ldrh	r3, [r4, #12]
 800d21c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d220:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d224:	d003      	beq.n	800d22e <__swsetup_r+0x9a>
 800d226:	4621      	mov	r1, r4
 800d228:	4630      	mov	r0, r6
 800d22a:	f000 f84d 	bl	800d2c8 <__smakebuf_r>
 800d22e:	89a0      	ldrh	r0, [r4, #12]
 800d230:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d234:	f010 0301 	ands.w	r3, r0, #1
 800d238:	d00a      	beq.n	800d250 <__swsetup_r+0xbc>
 800d23a:	2300      	movs	r3, #0
 800d23c:	60a3      	str	r3, [r4, #8]
 800d23e:	6963      	ldr	r3, [r4, #20]
 800d240:	425b      	negs	r3, r3
 800d242:	61a3      	str	r3, [r4, #24]
 800d244:	6923      	ldr	r3, [r4, #16]
 800d246:	b943      	cbnz	r3, 800d25a <__swsetup_r+0xc6>
 800d248:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d24c:	d1ba      	bne.n	800d1c4 <__swsetup_r+0x30>
 800d24e:	bd70      	pop	{r4, r5, r6, pc}
 800d250:	0781      	lsls	r1, r0, #30
 800d252:	bf58      	it	pl
 800d254:	6963      	ldrpl	r3, [r4, #20]
 800d256:	60a3      	str	r3, [r4, #8]
 800d258:	e7f4      	b.n	800d244 <__swsetup_r+0xb0>
 800d25a:	2000      	movs	r0, #0
 800d25c:	e7f7      	b.n	800d24e <__swsetup_r+0xba>
 800d25e:	bf00      	nop
 800d260:	2000000c 	.word	0x2000000c
 800d264:	0800d6fc 	.word	0x0800d6fc
 800d268:	0800d71c 	.word	0x0800d71c
 800d26c:	0800d6dc 	.word	0x0800d6dc

0800d270 <abort>:
 800d270:	2006      	movs	r0, #6
 800d272:	b508      	push	{r3, lr}
 800d274:	f000 f8d0 	bl	800d418 <raise>
 800d278:	2001      	movs	r0, #1
 800d27a:	f7f4 fdf0 	bl	8001e5e <_exit>

0800d27e <__swhatbuf_r>:
 800d27e:	b570      	push	{r4, r5, r6, lr}
 800d280:	460e      	mov	r6, r1
 800d282:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d286:	4614      	mov	r4, r2
 800d288:	2900      	cmp	r1, #0
 800d28a:	461d      	mov	r5, r3
 800d28c:	b096      	sub	sp, #88	; 0x58
 800d28e:	da07      	bge.n	800d2a0 <__swhatbuf_r+0x22>
 800d290:	2300      	movs	r3, #0
 800d292:	602b      	str	r3, [r5, #0]
 800d294:	89b3      	ldrh	r3, [r6, #12]
 800d296:	061a      	lsls	r2, r3, #24
 800d298:	d410      	bmi.n	800d2bc <__swhatbuf_r+0x3e>
 800d29a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d29e:	e00e      	b.n	800d2be <__swhatbuf_r+0x40>
 800d2a0:	466a      	mov	r2, sp
 800d2a2:	f000 f8d5 	bl	800d450 <_fstat_r>
 800d2a6:	2800      	cmp	r0, #0
 800d2a8:	dbf2      	blt.n	800d290 <__swhatbuf_r+0x12>
 800d2aa:	9a01      	ldr	r2, [sp, #4]
 800d2ac:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d2b0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d2b4:	425a      	negs	r2, r3
 800d2b6:	415a      	adcs	r2, r3
 800d2b8:	602a      	str	r2, [r5, #0]
 800d2ba:	e7ee      	b.n	800d29a <__swhatbuf_r+0x1c>
 800d2bc:	2340      	movs	r3, #64	; 0x40
 800d2be:	2000      	movs	r0, #0
 800d2c0:	6023      	str	r3, [r4, #0]
 800d2c2:	b016      	add	sp, #88	; 0x58
 800d2c4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800d2c8 <__smakebuf_r>:
 800d2c8:	898b      	ldrh	r3, [r1, #12]
 800d2ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d2cc:	079d      	lsls	r5, r3, #30
 800d2ce:	4606      	mov	r6, r0
 800d2d0:	460c      	mov	r4, r1
 800d2d2:	d507      	bpl.n	800d2e4 <__smakebuf_r+0x1c>
 800d2d4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d2d8:	6023      	str	r3, [r4, #0]
 800d2da:	6123      	str	r3, [r4, #16]
 800d2dc:	2301      	movs	r3, #1
 800d2de:	6163      	str	r3, [r4, #20]
 800d2e0:	b002      	add	sp, #8
 800d2e2:	bd70      	pop	{r4, r5, r6, pc}
 800d2e4:	466a      	mov	r2, sp
 800d2e6:	ab01      	add	r3, sp, #4
 800d2e8:	f7ff ffc9 	bl	800d27e <__swhatbuf_r>
 800d2ec:	9900      	ldr	r1, [sp, #0]
 800d2ee:	4605      	mov	r5, r0
 800d2f0:	4630      	mov	r0, r6
 800d2f2:	f7fb fca1 	bl	8008c38 <_malloc_r>
 800d2f6:	b948      	cbnz	r0, 800d30c <__smakebuf_r+0x44>
 800d2f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d2fc:	059a      	lsls	r2, r3, #22
 800d2fe:	d4ef      	bmi.n	800d2e0 <__smakebuf_r+0x18>
 800d300:	f023 0303 	bic.w	r3, r3, #3
 800d304:	f043 0302 	orr.w	r3, r3, #2
 800d308:	81a3      	strh	r3, [r4, #12]
 800d30a:	e7e3      	b.n	800d2d4 <__smakebuf_r+0xc>
 800d30c:	4b0d      	ldr	r3, [pc, #52]	; (800d344 <__smakebuf_r+0x7c>)
 800d30e:	62b3      	str	r3, [r6, #40]	; 0x28
 800d310:	89a3      	ldrh	r3, [r4, #12]
 800d312:	6020      	str	r0, [r4, #0]
 800d314:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d318:	81a3      	strh	r3, [r4, #12]
 800d31a:	9b00      	ldr	r3, [sp, #0]
 800d31c:	6120      	str	r0, [r4, #16]
 800d31e:	6163      	str	r3, [r4, #20]
 800d320:	9b01      	ldr	r3, [sp, #4]
 800d322:	b15b      	cbz	r3, 800d33c <__smakebuf_r+0x74>
 800d324:	4630      	mov	r0, r6
 800d326:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d32a:	f000 f8a3 	bl	800d474 <_isatty_r>
 800d32e:	b128      	cbz	r0, 800d33c <__smakebuf_r+0x74>
 800d330:	89a3      	ldrh	r3, [r4, #12]
 800d332:	f023 0303 	bic.w	r3, r3, #3
 800d336:	f043 0301 	orr.w	r3, r3, #1
 800d33a:	81a3      	strh	r3, [r4, #12]
 800d33c:	89a0      	ldrh	r0, [r4, #12]
 800d33e:	4305      	orrs	r5, r0
 800d340:	81a5      	strh	r5, [r4, #12]
 800d342:	e7cd      	b.n	800d2e0 <__smakebuf_r+0x18>
 800d344:	08008a19 	.word	0x08008a19

0800d348 <memmove>:
 800d348:	4288      	cmp	r0, r1
 800d34a:	b510      	push	{r4, lr}
 800d34c:	eb01 0402 	add.w	r4, r1, r2
 800d350:	d902      	bls.n	800d358 <memmove+0x10>
 800d352:	4284      	cmp	r4, r0
 800d354:	4623      	mov	r3, r4
 800d356:	d807      	bhi.n	800d368 <memmove+0x20>
 800d358:	1e43      	subs	r3, r0, #1
 800d35a:	42a1      	cmp	r1, r4
 800d35c:	d008      	beq.n	800d370 <memmove+0x28>
 800d35e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d362:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d366:	e7f8      	b.n	800d35a <memmove+0x12>
 800d368:	4601      	mov	r1, r0
 800d36a:	4402      	add	r2, r0
 800d36c:	428a      	cmp	r2, r1
 800d36e:	d100      	bne.n	800d372 <memmove+0x2a>
 800d370:	bd10      	pop	{r4, pc}
 800d372:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d376:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d37a:	e7f7      	b.n	800d36c <memmove+0x24>

0800d37c <_realloc_r>:
 800d37c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d37e:	4607      	mov	r7, r0
 800d380:	4614      	mov	r4, r2
 800d382:	460e      	mov	r6, r1
 800d384:	b921      	cbnz	r1, 800d390 <_realloc_r+0x14>
 800d386:	4611      	mov	r1, r2
 800d388:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d38c:	f7fb bc54 	b.w	8008c38 <_malloc_r>
 800d390:	b922      	cbnz	r2, 800d39c <_realloc_r+0x20>
 800d392:	f7ff fb75 	bl	800ca80 <_free_r>
 800d396:	4625      	mov	r5, r4
 800d398:	4628      	mov	r0, r5
 800d39a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d39c:	f000 f87a 	bl	800d494 <_malloc_usable_size_r>
 800d3a0:	42a0      	cmp	r0, r4
 800d3a2:	d20f      	bcs.n	800d3c4 <_realloc_r+0x48>
 800d3a4:	4621      	mov	r1, r4
 800d3a6:	4638      	mov	r0, r7
 800d3a8:	f7fb fc46 	bl	8008c38 <_malloc_r>
 800d3ac:	4605      	mov	r5, r0
 800d3ae:	2800      	cmp	r0, #0
 800d3b0:	d0f2      	beq.n	800d398 <_realloc_r+0x1c>
 800d3b2:	4631      	mov	r1, r6
 800d3b4:	4622      	mov	r2, r4
 800d3b6:	f7fb fc28 	bl	8008c0a <memcpy>
 800d3ba:	4631      	mov	r1, r6
 800d3bc:	4638      	mov	r0, r7
 800d3be:	f7ff fb5f 	bl	800ca80 <_free_r>
 800d3c2:	e7e9      	b.n	800d398 <_realloc_r+0x1c>
 800d3c4:	4635      	mov	r5, r6
 800d3c6:	e7e7      	b.n	800d398 <_realloc_r+0x1c>

0800d3c8 <_raise_r>:
 800d3c8:	291f      	cmp	r1, #31
 800d3ca:	b538      	push	{r3, r4, r5, lr}
 800d3cc:	4604      	mov	r4, r0
 800d3ce:	460d      	mov	r5, r1
 800d3d0:	d904      	bls.n	800d3dc <_raise_r+0x14>
 800d3d2:	2316      	movs	r3, #22
 800d3d4:	6003      	str	r3, [r0, #0]
 800d3d6:	f04f 30ff 	mov.w	r0, #4294967295
 800d3da:	bd38      	pop	{r3, r4, r5, pc}
 800d3dc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d3de:	b112      	cbz	r2, 800d3e6 <_raise_r+0x1e>
 800d3e0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d3e4:	b94b      	cbnz	r3, 800d3fa <_raise_r+0x32>
 800d3e6:	4620      	mov	r0, r4
 800d3e8:	f000 f830 	bl	800d44c <_getpid_r>
 800d3ec:	462a      	mov	r2, r5
 800d3ee:	4601      	mov	r1, r0
 800d3f0:	4620      	mov	r0, r4
 800d3f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d3f6:	f000 b817 	b.w	800d428 <_kill_r>
 800d3fa:	2b01      	cmp	r3, #1
 800d3fc:	d00a      	beq.n	800d414 <_raise_r+0x4c>
 800d3fe:	1c59      	adds	r1, r3, #1
 800d400:	d103      	bne.n	800d40a <_raise_r+0x42>
 800d402:	2316      	movs	r3, #22
 800d404:	6003      	str	r3, [r0, #0]
 800d406:	2001      	movs	r0, #1
 800d408:	e7e7      	b.n	800d3da <_raise_r+0x12>
 800d40a:	2400      	movs	r4, #0
 800d40c:	4628      	mov	r0, r5
 800d40e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d412:	4798      	blx	r3
 800d414:	2000      	movs	r0, #0
 800d416:	e7e0      	b.n	800d3da <_raise_r+0x12>

0800d418 <raise>:
 800d418:	4b02      	ldr	r3, [pc, #8]	; (800d424 <raise+0xc>)
 800d41a:	4601      	mov	r1, r0
 800d41c:	6818      	ldr	r0, [r3, #0]
 800d41e:	f7ff bfd3 	b.w	800d3c8 <_raise_r>
 800d422:	bf00      	nop
 800d424:	2000000c 	.word	0x2000000c

0800d428 <_kill_r>:
 800d428:	b538      	push	{r3, r4, r5, lr}
 800d42a:	2300      	movs	r3, #0
 800d42c:	4d06      	ldr	r5, [pc, #24]	; (800d448 <_kill_r+0x20>)
 800d42e:	4604      	mov	r4, r0
 800d430:	4608      	mov	r0, r1
 800d432:	4611      	mov	r1, r2
 800d434:	602b      	str	r3, [r5, #0]
 800d436:	f7f4 fd02 	bl	8001e3e <_kill>
 800d43a:	1c43      	adds	r3, r0, #1
 800d43c:	d102      	bne.n	800d444 <_kill_r+0x1c>
 800d43e:	682b      	ldr	r3, [r5, #0]
 800d440:	b103      	cbz	r3, 800d444 <_kill_r+0x1c>
 800d442:	6023      	str	r3, [r4, #0]
 800d444:	bd38      	pop	{r3, r4, r5, pc}
 800d446:	bf00      	nop
 800d448:	20003b40 	.word	0x20003b40

0800d44c <_getpid_r>:
 800d44c:	f7f4 bcf0 	b.w	8001e30 <_getpid>

0800d450 <_fstat_r>:
 800d450:	b538      	push	{r3, r4, r5, lr}
 800d452:	2300      	movs	r3, #0
 800d454:	4d06      	ldr	r5, [pc, #24]	; (800d470 <_fstat_r+0x20>)
 800d456:	4604      	mov	r4, r0
 800d458:	4608      	mov	r0, r1
 800d45a:	4611      	mov	r1, r2
 800d45c:	602b      	str	r3, [r5, #0]
 800d45e:	f7f4 fd4c 	bl	8001efa <_fstat>
 800d462:	1c43      	adds	r3, r0, #1
 800d464:	d102      	bne.n	800d46c <_fstat_r+0x1c>
 800d466:	682b      	ldr	r3, [r5, #0]
 800d468:	b103      	cbz	r3, 800d46c <_fstat_r+0x1c>
 800d46a:	6023      	str	r3, [r4, #0]
 800d46c:	bd38      	pop	{r3, r4, r5, pc}
 800d46e:	bf00      	nop
 800d470:	20003b40 	.word	0x20003b40

0800d474 <_isatty_r>:
 800d474:	b538      	push	{r3, r4, r5, lr}
 800d476:	2300      	movs	r3, #0
 800d478:	4d05      	ldr	r5, [pc, #20]	; (800d490 <_isatty_r+0x1c>)
 800d47a:	4604      	mov	r4, r0
 800d47c:	4608      	mov	r0, r1
 800d47e:	602b      	str	r3, [r5, #0]
 800d480:	f7f4 fd4a 	bl	8001f18 <_isatty>
 800d484:	1c43      	adds	r3, r0, #1
 800d486:	d102      	bne.n	800d48e <_isatty_r+0x1a>
 800d488:	682b      	ldr	r3, [r5, #0]
 800d48a:	b103      	cbz	r3, 800d48e <_isatty_r+0x1a>
 800d48c:	6023      	str	r3, [r4, #0]
 800d48e:	bd38      	pop	{r3, r4, r5, pc}
 800d490:	20003b40 	.word	0x20003b40

0800d494 <_malloc_usable_size_r>:
 800d494:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d498:	1f18      	subs	r0, r3, #4
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	bfbc      	itt	lt
 800d49e:	580b      	ldrlt	r3, [r1, r0]
 800d4a0:	18c0      	addlt	r0, r0, r3
 800d4a2:	4770      	bx	lr

0800d4a4 <_init>:
 800d4a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d4a6:	bf00      	nop
 800d4a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d4aa:	bc08      	pop	{r3}
 800d4ac:	469e      	mov	lr, r3
 800d4ae:	4770      	bx	lr

0800d4b0 <_fini>:
 800d4b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d4b2:	bf00      	nop
 800d4b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d4b6:	bc08      	pop	{r3}
 800d4b8:	469e      	mov	lr, r3
 800d4ba:	4770      	bx	lr
