

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sat Oct 21 14:39:23 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv_1
* Solution:       W_Row_unroll
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2856829|  2856829|  2856829|  2856829|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop          |  2856828|  2856828|    109878|          -|          -|    26|    no    |
        | + Col_Loop         |   109876|   109876|      4226|          -|          -|    26|    no    |
        |  ++ Filter1_Loop   |     4224|     4224|       132|          -|          -|    32|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    671|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     371|    944|    -|
|Memory           |        4|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    333|    -|
|Register         |        -|      -|     410|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      5|     781|   1948|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      2|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_eOg_U1  |conv_1_fadd_32ns_eOg  |        0|      2|  177|  385|    0|
    |conv_1_fcmp_32ns_g8j_U3  |conv_1_fcmp_32ns_g8j  |        0|      0|   66|  239|    0|
    |conv_1_fmul_32ns_fYi_U2  |conv_1_fmul_32ns_fYi  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  371|  944|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_1_bias_U       |conv_1_conv_1_bias    |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_U  |conv_1_conv_1_weibkb  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |conv_1_weights_1_U  |conv_1_conv_1_weicud  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |conv_1_weights_2_U  |conv_1_conv_1_weidEe  |        1|  0|   0|    0|   288|   32|     1|         9216|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                      |        4|  0|   0|    0|   896|  128|     4|        28672|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln21_1_fu_729_p2   |     +    |      0|  0|  10|           2|           1|
    |add_ln21_2_fu_853_p2   |     +    |      0|  0|  10|           2|           1|
    |add_ln21_fu_605_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln24_1_fu_796_p2   |     +    |      0|  0|  10|           2|           1|
    |add_ln24_2_fu_920_p2   |     +    |      0|  0|  10|           2|           1|
    |add_ln24_fu_672_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln26_10_fu_887_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln26_11_fu_810_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln26_12_fu_823_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln26_13_fu_833_p2  |     +    |      0|  0|  17|          13|          13|
    |add_ln26_14_fu_934_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln26_15_fu_947_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln26_16_fu_957_p2  |     +    |      0|  0|  17|          13|          13|
    |add_ln26_1_fu_629_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln26_2_fu_487_p2   |     +    |      0|  0|  15|           5|           2|
    |add_ln26_3_fu_877_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln26_5_fu_639_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln26_6_fu_763_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln26_7_fu_686_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln26_8_fu_699_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln26_9_fu_709_p2   |     +    |      0|  0|  17|          13|          13|
    |add_ln26_fu_753_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln35_1_fu_585_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln35_fu_543_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln8_fu_401_p2      |     +    |      0|  0|  14|          10|           5|
    |c_fu_533_p2            |     +    |      0|  0|  15|           5|           1|
    |f_fu_567_p2            |     +    |      0|  0|  15|           6|           1|
    |r_fu_413_p2            |     +    |      0|  0|  15|           5|           1|
    |sub_ln26_1_fu_477_p2   |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_2_fu_517_p2   |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_3_fu_623_p2   |     -    |      0|  0|  15|           5|           5|
    |sub_ln26_4_fu_660_p2   |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_5_fu_747_p2   |     -    |      0|  0|  15|           5|           5|
    |sub_ln26_6_fu_784_p2   |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_7_fu_871_p2   |     -    |      0|  0|  15|           5|           5|
    |sub_ln26_8_fu_908_p2   |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_fu_443_p2     |     -    |      0|  0|  13|          11|          11|
    |and_ln34_fu_1003_p2    |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_527_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln14_fu_561_p2    |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln21_1_fu_723_p2  |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln21_2_fu_847_p2  |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln21_fu_599_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln24_1_fu_790_p2  |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln24_2_fu_914_p2  |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln24_fu_666_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln34_1_fu_991_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_985_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_407_p2     |   icmp   |      0|  0|  11|           5|           4|
    |or_ln34_fu_997_p2      |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0            |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 671|         353|         328|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm            |  105|         22|    1|         22|
    |c_0_reg_208          |    9|          2|    5|         10|
    |ch_0_0_reg_266       |    9|          2|    2|          4|
    |ch_0_1_reg_311       |    9|          2|    2|          4|
    |ch_0_2_reg_356       |    9|          2|    2|          4|
    |conv_input_address0  |   21|          4|   12|         48|
    |f_0_reg_220          |    9|          2|    6|         12|
    |grp_fu_367_p0        |   27|          5|   32|        160|
    |grp_fu_367_p1        |   15|          3|   32|         96|
    |grp_fu_376_p0        |   21|          4|   32|        128|
    |phi_mul_reg_196      |    9|          2|   10|         20|
    |r_0_reg_185          |    9|          2|    5|         10|
    |w_sum_1_0_reg_231    |    9|          2|   32|         64|
    |w_sum_1_1_reg_277    |    9|          2|   32|         64|
    |w_sum_1_2_reg_322    |    9|          2|   32|         64|
    |w_sum_2_0_reg_254    |    9|          2|   32|         64|
    |w_sum_2_1_reg_299    |    9|          2|   32|         64|
    |w_sum_2_2_reg_344    |    9|          2|   32|         64|
    |wc_0_0_reg_243       |    9|          2|    2|          4|
    |wc_0_1_reg_288       |    9|          2|    2|          4|
    |wc_0_2_reg_333       |    9|          2|    2|          4|
    +---------------------+-----+-----------+-----+-----------+
    |Total                |  333|         70|  339|        914|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln21_1_reg_1133     |   2|   0|    2|          0|
    |add_ln21_2_reg_1179     |   2|   0|    2|          0|
    |add_ln21_reg_1087       |   2|   0|    2|          0|
    |add_ln24_1_reg_1151     |   2|   0|    2|          0|
    |add_ln24_2_reg_1202     |   2|   0|    2|          0|
    |add_ln24_reg_1105       |   2|   0|    2|          0|
    |add_ln8_reg_1018        |  10|   0|   10|          0|
    |ap_CS_fsm               |  21|   0|   21|          0|
    |c_0_reg_208             |   5|   0|    5|          0|
    |c_reg_1049              |   5|   0|    5|          0|
    |ch_0_0_reg_266          |   2|   0|    2|          0|
    |ch_0_1_reg_311          |   2|   0|    2|          0|
    |ch_0_2_reg_356          |   2|   0|    2|          0|
    |conv_out_addr_reg_1079  |  15|   0|   15|          0|
    |f_0_reg_220             |   6|   0|    6|          0|
    |f_reg_1062              |   6|   0|    6|          0|
    |phi_mul_reg_196         |  10|   0|   10|          0|
    |r_0_reg_185             |   5|   0|    5|          0|
    |r_reg_1026              |   5|   0|    5|          0|
    |sext_ln26_1_reg_1036    |  10|   0|   12|          2|
    |sext_ln26_2_reg_1041    |  10|   0|   12|          2|
    |sext_ln26_reg_1031      |  10|   0|   12|          2|
    |sub_ln26_3_reg_1092     |   5|   0|    5|          0|
    |sub_ln26_4_reg_1097     |  13|   0|   13|          0|
    |sub_ln26_5_reg_1138     |   5|   0|    5|          0|
    |sub_ln26_6_reg_1143     |  13|   0|   13|          0|
    |sub_ln26_7_reg_1184     |   5|   0|    5|          0|
    |sub_ln26_8_reg_1189     |  13|   0|   13|          0|
    |w_sum_1_0_reg_231       |  32|   0|   32|          0|
    |w_sum_1_1_reg_277       |  32|   0|   32|          0|
    |w_sum_1_2_reg_322       |  32|   0|   32|          0|
    |w_sum_2_0_reg_254       |  32|   0|   32|          0|
    |w_sum_2_1_reg_299       |  32|   0|   32|          0|
    |w_sum_2_2_reg_344       |  32|   0|   32|          0|
    |wc_0_0_reg_243          |   2|   0|    2|          0|
    |wc_0_1_reg_288          |   2|   0|    2|          0|
    |wc_0_2_reg_333          |   2|   0|    2|          0|
    |zext_ln14_reg_1054      |  10|   0|   16|          6|
    |zext_ln26_reg_1067      |   6|   0|   64|         58|
    |zext_ln35_1_reg_1072    |   6|   0|   10|          4|
    +------------------------+----+----+-----+-----------+
    |Total                   | 410|   0|  484|         74|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|conv_input_address0  | out |   12|  ap_memory |  conv_input  |     array    |
|conv_input_ce0       | out |    1|  ap_memory |  conv_input  |     array    |
|conv_input_q0        |  in |   32|  ap_memory |  conv_input  |     array    |
|conv_out_address0    | out |   15|  ap_memory |   conv_out   |     array    |
|conv_out_ce0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0          | out |   32|  ap_memory |   conv_out   |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

