{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645163749077 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645163749084 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 17 23:55:48 2022 " "Processing started: Thu Feb 17 23:55:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645163749084 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645163749084 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCD -c BCD " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCD -c BCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645163749084 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645163749808 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645163749808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaens/desktop/te2002b/ha/ha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aaens/desktop/te2002b/ha/ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HA-ARC " "Found design unit 1: HA-ARC" {  } { { "../HA/HA.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/HA/HA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645163758156 ""} { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "../HA/HA.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/HA/HA.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645163758156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645163758156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaens/desktop/te2002b/fa/fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aaens/desktop/te2002b/fa/fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-ARC " "Found design unit 1: FA-ARC" {  } { { "../FA/FA.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/FA/FA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645163758161 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "../FA/FA.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/FA/FA.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645163758161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645163758161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaens/desktop/te2002b/rc4/rc4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aaens/desktop/te2002b/rc4/rc4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RC4-ARC " "Found design unit 1: RC4-ARC" {  } { { "../RC4/RC4.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/RC4/RC4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645163758165 ""} { "Info" "ISGN_ENTITY_NAME" "1 RC4 " "Found entity 1: RC4" {  } { { "../RC4/RC4.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/RC4/RC4.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645163758165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645163758165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaens/desktop/te2002b/masseis/masseis.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aaens/desktop/te2002b/masseis/masseis.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 masSeis-ARC " "Found design unit 1: masSeis-ARC" {  } { { "../masSeis/masSeis.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/masSeis/masSeis.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645163758171 ""} { "Info" "ISGN_ENTITY_NAME" "1 masSeis " "Found entity 1: masSeis" {  } { { "../masSeis/masSeis.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/masSeis/masSeis.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645163758171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645163758171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaens/desktop/te2002b/ajuste/ajuste.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aaens/desktop/te2002b/ajuste/ajuste.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ajuste-ARC " "Found design unit 1: Ajuste-ARC" {  } { { "../Ajuste/Ajuste.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/Ajuste/Ajuste.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645163758175 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ajuste " "Found entity 1: Ajuste" {  } { { "../Ajuste/Ajuste.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/Ajuste/Ajuste.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645163758175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645163758175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD-ARC " "Found design unit 1: BCD-ARC" {  } { { "BCD.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/BCD/BCD.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645163758180 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/BCD/BCD.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645163758180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645163758180 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCD " "Elaborating entity \"BCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645163758222 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D BCD.vhd(37) " "VHDL Signal Declaration warning at BCD.vhd(37): used implicit default value for signal \"D\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "BCD.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/BCD/BCD.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645163758223 "|BCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RC4 RC4:I0 " "Elaborating entity \"RC4\" for hierarchy \"RC4:I0\"" {  } { { "BCD.vhd" "I0" { Text "C:/Users/aaens/Desktop/TE2002B/BCD/BCD.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645163758231 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C RC4.vhd(23) " "Verilog HDL or VHDL warning at RC4.vhd(23): object \"C\" assigned a value but never read" {  } { { "../RC4/RC4.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/RC4/RC4.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645163758232 "|BCD|RC4:I0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA RC4:I0\|FA:I0 " "Elaborating entity \"FA\" for hierarchy \"RC4:I0\|FA:I0\"" {  } { { "../RC4/RC4.vhd" "I0" { Text "C:/Users/aaens/Desktop/TE2002B/RC4/RC4.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645163758234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA RC4:I0\|FA:I0\|HA:I0 " "Elaborating entity \"HA\" for hierarchy \"RC4:I0\|FA:I0\|HA:I0\"" {  } { { "../FA/FA.vhd" "I0" { Text "C:/Users/aaens/Desktop/TE2002B/FA/FA.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645163758237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ajuste Ajuste:I1 " "Elaborating entity \"Ajuste\" for hierarchy \"Ajuste:I1\"" {  } { { "BCD.vhd" "I1" { Text "C:/Users/aaens/Desktop/TE2002B/BCD/BCD.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645163758255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "masSeis masSeis:I2 " "Elaborating entity \"masSeis\" for hierarchy \"masSeis:I2\"" {  } { { "BCD.vhd" "I2" { Text "C:/Users/aaens/Desktop/TE2002B/BCD/BCD.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645163758259 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "E Co " "Net \"E\", which fans out to \"Co\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RC4:I0\|Co " "Net is fed by \"RC4:I0\|Co\"" {  } { { "../RC4/RC4.vhd" "Co" { Text "C:/Users/aaens/Desktop/TE2002B/RC4/RC4.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1645163758303 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Ajuste:I1\|ajuste " "Net is fed by \"Ajuste:I1\|ajuste\"" {  } { { "../Ajuste/Ajuste.vhd" "ajuste" { Text "C:/Users/aaens/Desktop/TE2002B/Ajuste/Ajuste.vhd" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1645163758303 ""}  } { { "BCD.vhd" "E" { Text "C:/Users/aaens/Desktop/TE2002B/BCD/BCD.vhd" 38 -1 0 } } { "BCD.vhd" "Co" { Text "C:/Users/aaens/Desktop/TE2002B/BCD/BCD.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1645163758303 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645163758381 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 17 23:55:58 2022 " "Processing ended: Thu Feb 17 23:55:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645163758381 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645163758381 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645163758381 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645163758381 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645163758954 ""}
