INFO:sim:172 - Generating IP...
Resolving generics for 'myRam'...
Applying external generics to 'myRam'...
Delivering associated files for 'myRam'...
Delivering EJava files for 'myRam'...
Generating implementation netlist for 'myRam'...
INFO:sim - Pre-processing HDL files for 'myRam'...
Running synthesis for 'myRam'
Running ngcbuild...
Writing VEO instantiation template for 'myRam'...
Writing Verilog behavioral simulation model for 'myRam'...
WARNING:sim - Overwriting existing file
   E:/MyTangCeProject/MyFPGAProject/ipcore_dir/Ram/tmp/_cg/myRam/doc/blk_mem_gen
   _v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
E:/MyTangCeProject/MyFPGAProject/ipcore_dir/Ram/tmp/_cg/myRam
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'myRam'...
Generating metadata file...
Generating ISE project file for 'myRam'...
Generating ISE project...
XCO file found: myRam.xco
XMDF file found: myRam_xmdf.tcl
Adding E:/MyTangCeProject/MyFPGAProject/ipcore_dir/Ram/tmp/_cg/myRam.asy -view
all -origin_type imported
Adding E:/MyTangCeProject/MyFPGAProject/ipcore_dir/Ram/tmp/_cg/myRam.ngc -view
all -origin_type created
Checking file
"E:/MyTangCeProject/MyFPGAProject/ipcore_dir/Ram/tmp/_cg/myRam.ngc" for project
device match ...
File "E:/MyTangCeProject/MyFPGAProject/ipcore_dir/Ram/tmp/_cg/myRam.ngc" device
information matches project device.
Adding E:/MyTangCeProject/MyFPGAProject/ipcore_dir/Ram/tmp/_cg/myRam.sym -view
all -origin_type imported
Adding E:/MyTangCeProject/MyFPGAProject/ipcore_dir/Ram/tmp/_cg/myRam.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "E:/MyTangCeProject/MyFPGAProject/ipcore_dir/Ram/tmp/_cg/myRam.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding E:/MyTangCeProject/MyFPGAProject/ipcore_dir/Ram/tmp/_cg/myRam.veo -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/myRam"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'myRam'.
