// Seed: 2357119284
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    input uwire id_2,
    output id_3,
    output id_4
);
  assign id_3 = id_0;
  assign id_3 = id_1.id_2[1'b0];
  defparam id_5.id_6 = 1;
endmodule
