# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab.srcs/sources_1/new/AnodesMaskRegister.v" \
"../../../../Lab.srcs/sources_1/new/ClockDivider.v" \
"../../../../Lab.srcs/sources_1/new/CountSort.v" \
"../../../../Lab.srcs/sources_1/new/Counter.v" \
"../../../../Lab.srcs/sources_1/new/Filter.v" \
"../../../../Lab.srcs/sources_1/new/Main.v" \
"../../../../Lab.srcs/sources_1/new/SegmentRegister.v" \
"../../../../Lab.srcs/sources_1/new/ShiftRegister.v" \
"../../../../Lab.srcs/sources_1/new/Synchronization.v" \
"../../../../Lab.srcs/sim_1/new/Test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
