// Seed: 4071618076
module module_0 (
    id_1
);
  input wire id_1;
  wor id_2 = id_1;
  assign id_2 = -1;
endmodule
module module_1 (
    input wor id_0
);
  logic id_2;
  ;
  module_0 modCall_1 (id_2);
  assign modCall_1.id_2 = 0;
  wire id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_2 = 0;
  input wire id_1;
endmodule
