{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636280652960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636280652961 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 07 15:54:12 2021 " "Processing started: Sun Nov 07 15:54:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636280652961 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1636280652961 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seq_ckt -c seq_ckt --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off seq_ckt -c seq_ckt --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1636280652961 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1636280654679 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1636280654680 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand seq_block_verilog.v(38) " "Verilog HDL syntax error at seq_block_verilog.v(38) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "seq_block_verilog.v" "" { Text "C:/Users/jvsan/OneDrive/Desktop/Jacob14 CR7/Eyantra/TASKS/seq_ckt/seq_block_verilog.v" 38 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1636280672884 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand seq_block_verilog.v(40) " "Verilog HDL syntax error at seq_block_verilog.v(40) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "seq_block_verilog.v" "" { Text "C:/Users/jvsan/OneDrive/Desktop/Jacob14 CR7/Eyantra/TASKS/seq_ckt/seq_block_verilog.v" 40 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1636280672884 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand seq_block_verilog.v(43) " "Verilog HDL syntax error at seq_block_verilog.v(43) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "seq_block_verilog.v" "" { Text "C:/Users/jvsan/OneDrive/Desktop/Jacob14 CR7/Eyantra/TASKS/seq_ckt/seq_block_verilog.v" 43 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1636280672885 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand seq_block_verilog.v(45) " "Verilog HDL syntax error at seq_block_verilog.v(45) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "seq_block_verilog.v" "" { Text "C:/Users/jvsan/OneDrive/Desktop/Jacob14 CR7/Eyantra/TASKS/seq_ckt/seq_block_verilog.v" 45 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1636280672885 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "seq_block_verilog seq_block_verilog.v(20) " "Ignored design unit \"seq_block_verilog\" at seq_block_verilog.v(20) due to previous errors" {  } { { "seq_block_verilog.v" "" { Text "C:/Users/jvsan/OneDrive/Desktop/Jacob14 CR7/Eyantra/TASKS/seq_ckt/seq_block_verilog.v" 20 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1636280672885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq_block_verilog.v 0 0 " "Found 0 design units, including 0 entities, in source file seq_block_verilog.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636280672885 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \";\" T_ff.v(37) " "Verilog HDL syntax error at T_ff.v(37) near text: \"endmodule\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "T_ff.v" "" { Text "C:/Users/jvsan/OneDrive/Desktop/Jacob14 CR7/Eyantra/TASKS/seq_ckt/T_ff.v" 37 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1636280672887 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "T_ff T_ff.v(22) " "Ignored design unit \"T_ff\" at T_ff.v(22) due to previous errors" {  } { { "T_ff.v" "" { Text "C:/Users/jvsan/OneDrive/Desktop/Jacob14 CR7/Eyantra/TASKS/seq_ckt/T_ff.v" 22 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1636280672888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_ff.v 0 0 " "Found 0 design units, including 0 entities, in source file t_ff.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636280672888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file seq_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 seq_block " "Found entity 1: seq_block" {  } { { "seq_block.bdf" "" { Schematic "C:/Users/jvsan/OneDrive/Desktop/Jacob14 CR7/Eyantra/TASKS/seq_ckt/seq_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636280672891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636280672891 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 7 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636280672929 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 07 15:54:32 2021 " "Processing ended: Sun Nov 07 15:54:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636280672929 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636280672929 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636280672929 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1636280672929 ""}
