

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9'
================================================================
* Date:           Sat Nov 19 16:30:33 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        stddev-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.387 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2052|     2052|  20.520 us|  20.520 us|  2052|  2052|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_172_8_VITIS_LOOP_173_9  |     2050|     2050|         4|          1|          1|  2048|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     112|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     4|     128|      86|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     193|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|     321|     302|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+----+----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------------------------+-------------------------------+---------+----+----+----+-----+
    |hmul_16ns_16ns_16_2_max_dsp_1_U55  |hmul_16ns_16ns_16_2_max_dsp_1  |        0|   2|  64|  34|    0|
    |hmul_16ns_16ns_16_2_max_dsp_1_U56  |hmul_16ns_16ns_16_2_max_dsp_1  |        0|   2|  64|  34|    0|
    |mux_21_16_1_1_U57                  |mux_21_16_1_1                  |        0|   0|   0|   9|    0|
    |mux_21_16_1_1_U58                  |mux_21_16_1_1                  |        0|   0|   0|   9|    0|
    +-----------------------------------+-------------------------------+---------+----+----+----+-----+
    |Total                              |                               |        0|   4| 128|  86|    0|
    +-----------------------------------+-------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln11_fu_322_p2                 |         +|   0|  0|  19|          12|          12|
    |add_ln172_1_fu_242_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln172_fu_214_p2                |         +|   0|  0|  19|          12|           1|
    |add_ln173_fu_338_p2                |         +|   0|  0|  14|           7|           2|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln172_fu_208_p2               |      icmp|   0|  0|  12|          12|          13|
    |or_ln11_fu_316_p2                  |        or|   0|  0|  12|          12|           7|
    |select_ln172_1_fu_248_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln172_fu_234_p3             |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 112|          68|          49|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_8_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_j_8_load               |   9|          2|    7|         14|
    |i_8_fu_70                               |   9|          2|    7|         14|
    |indvar_flatten13_fu_78                  |   9|          2|   12|         24|
    |j_8_fu_74                               |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   54|        108|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |i_8_fu_70                                  |   7|   0|    7|          0|
    |indvar_flatten13_fu_78                     |  12|   0|   12|          0|
    |j_8_fu_74                                  |   7|   0|    7|          0|
    |lshr_ln_reg_439                            |  11|   0|   11|          0|
    |reg_file_6_0_addr_7_reg_460                |  11|   0|   11|          0|
    |reg_file_6_0_addr_7_reg_460_pp0_iter2_reg  |  11|   0|   11|          0|
    |reg_file_6_0_addr_reg_429                  |  10|   0|   11|          1|
    |reg_file_6_0_addr_reg_429_pp0_iter1_reg    |  10|   0|   11|          1|
    |reg_file_6_1_addr_7_reg_465                |  11|   0|   11|          0|
    |reg_file_6_1_addr_7_reg_465_pp0_iter2_reg  |  11|   0|   11|          0|
    |reg_file_6_1_addr_reg_434                  |  10|   0|   11|          1|
    |reg_file_6_1_addr_reg_434_pp0_iter1_reg    |  10|   0|   11|          1|
    |trunc_ln172_reg_413                        |   1|   0|    1|          0|
    |trunc_ln172_reg_413                        |  64|  32|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 193|  32|  134|          4|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9|  return value|
|reg_file_6_1_address0  |  out|   11|   ap_memory|                                        reg_file_6_1|         array|
|reg_file_6_1_ce0       |  out|    1|   ap_memory|                                        reg_file_6_1|         array|
|reg_file_6_1_we0       |  out|    1|   ap_memory|                                        reg_file_6_1|         array|
|reg_file_6_1_d0        |  out|   16|   ap_memory|                                        reg_file_6_1|         array|
|reg_file_6_1_address1  |  out|   11|   ap_memory|                                        reg_file_6_1|         array|
|reg_file_6_1_ce1       |  out|    1|   ap_memory|                                        reg_file_6_1|         array|
|reg_file_6_1_we1       |  out|    1|   ap_memory|                                        reg_file_6_1|         array|
|reg_file_6_1_d1        |  out|   16|   ap_memory|                                        reg_file_6_1|         array|
|reg_file_6_0_address0  |  out|   11|   ap_memory|                                        reg_file_6_0|         array|
|reg_file_6_0_ce0       |  out|    1|   ap_memory|                                        reg_file_6_0|         array|
|reg_file_6_0_we0       |  out|    1|   ap_memory|                                        reg_file_6_0|         array|
|reg_file_6_0_d0        |  out|   16|   ap_memory|                                        reg_file_6_0|         array|
|reg_file_6_0_address1  |  out|   11|   ap_memory|                                        reg_file_6_0|         array|
|reg_file_6_0_ce1       |  out|    1|   ap_memory|                                        reg_file_6_0|         array|
|reg_file_6_0_we1       |  out|    1|   ap_memory|                                        reg_file_6_0|         array|
|reg_file_6_0_d1        |  out|   16|   ap_memory|                                        reg_file_6_0|         array|
|reg_file_2_1_address0  |  out|   11|   ap_memory|                                        reg_file_2_1|         array|
|reg_file_2_1_ce0       |  out|    1|   ap_memory|                                        reg_file_2_1|         array|
|reg_file_2_1_q0        |   in|   16|   ap_memory|                                        reg_file_2_1|         array|
|reg_file_2_1_address1  |  out|   11|   ap_memory|                                        reg_file_2_1|         array|
|reg_file_2_1_ce1       |  out|    1|   ap_memory|                                        reg_file_2_1|         array|
|reg_file_2_1_q1        |   in|   16|   ap_memory|                                        reg_file_2_1|         array|
|reg_file_2_0_address0  |  out|   11|   ap_memory|                                        reg_file_2_0|         array|
|reg_file_2_0_ce0       |  out|    1|   ap_memory|                                        reg_file_2_0|         array|
|reg_file_2_0_q0        |   in|   16|   ap_memory|                                        reg_file_2_0|         array|
|reg_file_2_0_address1  |  out|   11|   ap_memory|                                        reg_file_2_0|         array|
|reg_file_2_0_ce1       |  out|    1|   ap_memory|                                        reg_file_2_0|         array|
|reg_file_2_0_q1        |   in|   16|   ap_memory|                                        reg_file_2_0|         array|
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+

