GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\darre\Documents\Senior_Design_Project\DLL_Test\src\DLL_Test.v'
Compiling module 'square_wave_generator_with_dll_delay'("C:\Users\darre\Documents\Senior_Design_Project\DLL_Test\src\DLL_Test.v":3)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'STEP'("C:\Users\darre\Documents\Senior_Design_Project\DLL_Test\src\DLL_Test.v":21)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("C:\Users\darre\Documents\Senior_Design_Project\DLL_Test\src\DLL_Test.v":44)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("C:\Users\darre\Documents\Senior_Design_Project\DLL_Test\src\DLL_Test.v":55)
NOTE  (EX0101) : Current top module is "square_wave_generator_with_dll_delay"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\darre\Documents\Senior_Design_Project\DLL_Test\impl\gwsynthesis\DLL_Test.vg" completed
[100%] Generate report file "C:\Users\darre\Documents\Senior_Design_Project\DLL_Test\impl\gwsynthesis\DLL_Test_syn.rpt.html" completed
GowinSynthesis finish
