{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 20 16:27:53 2022 " "Info: Processing started: Fri May 20 16:27:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off adder4b -c adder4b --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off adder4b -c adder4b --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "B\[1\] Cout 17.649 ns Longest " "Info: Longest tpd from source pin \"B\[1\]\" to destination pin \"Cout\" is 17.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns B\[1\] 1 PIN PIN_W11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_W11; Fanout = 2; PIN Node = 'B\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "adder4b.bdf" "" { Schematic "G:/mywork/adder4b/adder4b.bdf" { { 120 -16 152 136 "B\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.813 ns) + CELL(0.621 ns) 9.378 ns adder4c:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_tdi:auto_generated\|result_int\[2\]~5 2 COMB LCCOMB_X19_Y35_N18 2 " "Info: 2: + IC(7.813 ns) + CELL(0.621 ns) = 9.378 ns; Loc. = LCCOMB_X19_Y35_N18; Fanout = 2; COMB Node = 'adder4c:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_tdi:auto_generated\|result_int\[2\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.434 ns" { B[1] adder4c:inst|lpm_add_sub:lpm_add_sub_component|add_sub_tdi:auto_generated|result_int[2]~5 } "NODE_NAME" } } { "db/add_sub_tdi.tdf" "" { Text "G:/mywork/adder4b/db/add_sub_tdi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.464 ns adder4c:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_tdi:auto_generated\|result_int\[3\]~7 3 COMB LCCOMB_X19_Y35_N20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 9.464 ns; Loc. = LCCOMB_X19_Y35_N20; Fanout = 2; COMB Node = 'adder4c:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_tdi:auto_generated\|result_int\[3\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { adder4c:inst|lpm_add_sub:lpm_add_sub_component|add_sub_tdi:auto_generated|result_int[2]~5 adder4c:inst|lpm_add_sub:lpm_add_sub_component|add_sub_tdi:auto_generated|result_int[3]~7 } "NODE_NAME" } } { "db/add_sub_tdi.tdf" "" { Text "G:/mywork/adder4b/db/add_sub_tdi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.550 ns adder4c:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_tdi:auto_generated\|result_int\[4\]~9 4 COMB LCCOMB_X19_Y35_N22 1 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 9.550 ns; Loc. = LCCOMB_X19_Y35_N22; Fanout = 1; COMB Node = 'adder4c:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_tdi:auto_generated\|result_int\[4\]~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { adder4c:inst|lpm_add_sub:lpm_add_sub_component|add_sub_tdi:auto_generated|result_int[3]~7 adder4c:inst|lpm_add_sub:lpm_add_sub_component|add_sub_tdi:auto_generated|result_int[4]~9 } "NODE_NAME" } } { "db/add_sub_tdi.tdf" "" { Text "G:/mywork/adder4b/db/add_sub_tdi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 10.056 ns adder4c:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_tdi:auto_generated\|result_int\[5\]~10 5 COMB LCCOMB_X19_Y35_N24 1 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 10.056 ns; Loc. = LCCOMB_X19_Y35_N24; Fanout = 1; COMB Node = 'adder4c:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_tdi:auto_generated\|result_int\[5\]~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { adder4c:inst|lpm_add_sub:lpm_add_sub_component|add_sub_tdi:auto_generated|result_int[4]~9 adder4c:inst|lpm_add_sub:lpm_add_sub_component|add_sub_tdi:auto_generated|result_int[5]~10 } "NODE_NAME" } } { "db/add_sub_tdi.tdf" "" { Text "G:/mywork/adder4b/db/add_sub_tdi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.347 ns) + CELL(3.246 ns) 17.649 ns Cout 6 PIN PIN_AF8 0 " "Info: 6: + IC(4.347 ns) + CELL(3.246 ns) = 17.649 ns; Loc. = PIN_AF8; Fanout = 0; PIN Node = 'Cout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.593 ns" { adder4c:inst|lpm_add_sub:lpm_add_sub_component|add_sub_tdi:auto_generated|result_int[5]~10 Cout } "NODE_NAME" } } { "adder4b.bdf" "" { Schematic "G:/mywork/adder4b/adder4b.bdf" { { 144 488 664 160 "Cout" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.489 ns ( 31.10 % ) " "Info: Total cell delay = 5.489 ns ( 31.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.160 ns ( 68.90 % ) " "Info: Total interconnect delay = 12.160 ns ( 68.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "17.649 ns" { B[1] adder4c:inst|lpm_add_sub:lpm_add_sub_component|add_sub_tdi:auto_generated|result_int[2]~5 adder4c:inst|lpm_add_sub:lpm_add_sub_component|add_sub_tdi:auto_generated|result_int[3]~7 adder4c:inst|lpm_add_sub:lpm_add_sub_component|add_sub_tdi:auto_generated|result_int[4]~9 adder4c:inst|lpm_add_sub:lpm_add_sub_component|add_sub_tdi:auto_generated|result_int[5]~10 Cout } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "17.649 ns" { B[1] {} B[1]~combout {} adder4c:inst|lpm_add_sub:lpm_add_sub_component|add_sub_tdi:auto_generated|result_int[2]~5 {} adder4c:inst|lpm_add_sub:lpm_add_sub_component|add_sub_tdi:auto_generated|result_int[3]~7 {} adder4c:inst|lpm_add_sub:lpm_add_sub_component|add_sub_tdi:auto_generated|result_int[4]~9 {} adder4c:inst|lpm_add_sub:lpm_add_sub_component|add_sub_tdi:auto_generated|result_int[5]~10 {} Cout {} } { 0.000ns 0.000ns 7.813ns 0.000ns 0.000ns 0.000ns 4.347ns } { 0.000ns 0.944ns 0.621ns 0.086ns 0.086ns 0.506ns 3.246ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 20 16:27:53 2022 " "Info: Processing ended: Fri May 20 16:27:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
