#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Apr 18 23:49:57 2024
# Process ID: 41892
# Current directory: C:/FPGA/elevator_controller
# Command line: vivado.exe -source rebuild.tcl
# Log file: C:/FPGA/elevator_controller/vivado.log
# Journal file: C:/FPGA/elevator_controller\vivado.jou
# Running On: DESKTOP-RQ2O174, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 8, Host memory: 68471 MB
#-----------------------------------------------------------
start_gui
source rebuild.tcl
update_compile_order -fileset sources_1
launch_simulation
source TestBench.tcl
close_sim
launch_simulation
source TestBench.tcl
close_sim
launch_simulation
source TestBench.tcl
close_sim
launch_simulation
source TestBench.tcl
close_sim
update_compile_order -fileset sim_1
set_property file_type {VHDL 2008} [get_files  C:/FPGA/elevator_controller/rtl/ElevatorController.vhd]
set_property file_type VHDL [get_files  C:/FPGA/elevator_controller/rtl/ElevatorController.vhd]
set_property file_type {VHDL 2008} [get_files  C:/FPGA/elevator_controller/rtl/TestBench.vhd]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
set_property file_type {VHDL 2008} [get_files  C:/FPGA/elevator_controller/rtl/ElevatorController.vhd]
launch_simulation
set_property file_type VHDL [get_files  C:/FPGA/elevator_controller/rtl/ElevatorController.vhd]
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source TestBench.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
source TestBench.tcl
close_sim
launch_simulation
launch_simulation
source TestBench.tcl
close_sim
launch_simulation
source TestBench.tcl
run all
close_sim
set_property -name {xsim.simulate.runtime} -value {0} -objects [get_filesets sim_1]
launch_simulation
source TestBench.tcl
run 100 s
close_sim
launch_simulation
launch_simulation
source TestBench.tcl
run 100 s
close_sim
launch_simulation
source TestBench.tcl
run 100 s
close_sim
launch_simulation
source TestBench.tcl
run 100 s
close_sim
launch_simulation
source TestBench.tcl
run 100 s
close_sim
launch_simulation
source TestBench.tcl
run 100 s
close_sim
launch_simulation
source TestBench.tcl
run 100 s
close_sim
launch_simulation
source TestBench.tcl
run 100 s
close_sim
launch_simulation
source TestBench.tcl
run 100 s
close_sim
launch_simulation
source TestBench.tcl
run 100 s
close_sim
launch_simulation
source TestBench.tcl
run 100 s
close_sim
launch_simulation
source TestBench.tcl
run 100 s
close_sim
launch_simulation
source TestBench.tcl
run 100 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
run 5 s
save_wave_config {C:/FPGA/elevator_controller/project/TestBench_behav.wcfg}
close_sim
launch_simulation
source TestBench.tcl
open_wave_config {C:/FPGA/elevator_controller/project/TestBench_behav.wcfg}
run 100 s
close_sim
launch_simulation
source TestBench.tcl
open_wave_config {C:/FPGA/elevator_controller/project/TestBench_behav.wcfg}
run 100 s
close_sim
launch_simulation
source TestBench.tcl
open_wave_config {C:/FPGA/elevator_controller/project/TestBench_behav.wcfg}
run 100 s
save_wave_config {C:/FPGA/elevator_controller/project/TestBench_behav.wcfg}
close_sim
launch_simulation
source TestBench.tcl
open_wave_config {C:/FPGA/elevator_controller/project/TestBench_behav.wcfg}
run 100 s
run 100 s
close_sim
launch_simulation
source TestBench.tcl
open_wave_config {C:/FPGA/elevator_controller/project/TestBench_behav.wcfg}
run 100 s
close_sim
