Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Mon Sep 26 16:49:16 2016
| Host         : uncertainmove-Lenovo running 64-bit Ubuntu 16.04 LTS
| Command      : report_control_sets -verbose -file controler_control_sets_placed.rpt
| Design       : controler
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    45 |
| Unused register locations in slices containing registers |   151 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             102 |           51 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              22 |           13 |
| Yes          | No                    | No                     |             137 |           35 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             420 |          117 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+----------------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal               |                          Enable Signal                         |                            Set/Reset Signal                            | Slice Load Count | Bel Load Count |
+-------------------------------------------+----------------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+
|  MODE_SEL/E[1]                            |                                                                | MODE_SEL/AS[1]                                                         |                1 |              1 |
|  WATER_IN_MODE/WATER_IN_TIMER/real_clk_1  |                                                                |                                                                        |                1 |              2 |
|  TIMER_WASH/real_clk                      |                                                                |                                                                        |                2 |              2 |
|  TIMER_WASH/real_clk_0                    |                                                                |                                                                        |                1 |              2 |
|  RINSING_TIMER/real_clk                   |                                                                |                                                                        |                1 |              2 |
|  WATER_OUT_MODE/WATER_IN_TIMER/real_clk   |                                                                |                                                                        |                2 |              2 |
|  DEWATERIGN_TIMER/real_clk                |                                                                |                                                                        |                2 |              2 |
|  WASH_MODE/nextstate_reg[1]_i_2__0_n_2    |                                                                | WASH_MODE/nextstate_reg[1]_i_3_n_2                                     |                1 |              2 |
|  WASH_MODE/water_in_start_reg_i_2_n_2     |                                                                |                                                                        |                1 |              2 |
|  WATER_IN_MODE/WATER_IN_TIMER/real_clk    |                                                                |                                                                        |                2 |              2 |
|  MODE_SEL/E[0]                            |                                                                | MODE_SEL/AS[0]                                                         |                1 |              2 |
|  n_1_1764_BUFG                            |                                                                | DEWATER_MODE/nextstate_reg[1]_i_2_n_2                                  |                2 |              2 |
|  DEWATER_MODE/water_out_start_reg_i_2_n_2 |                                                                |                                                                        |                2 |              2 |
|  WATER_OUT_MODE/WATER_IN_TIMER/real_clk   | DEWATER_MODE/WATER_OUT_MODE/WATER_IN_TIMER/count[2]_i_1__1_n_2 |                                                                        |                1 |              3 |
|  n_0_1718_BUFG                            |                                                                | RINSE_MODE/nextstate_reg[2]_i_2_n_2                                    |                2 |              3 |
|  WATER_IN_MODE/WATER_IN_TIMER/real_clk_1  | RINSE_MODE/WATER_IN_MODE/WATER_IN_TIMER/count[2]_i_1__0_n_2    |                                                                        |                1 |              3 |
|  WATER_IN_MODE/WATER_IN_TIMER/real_clk    | WASH_MODE/WATER_IN_MODE/WATER_IN_TIMER/count[2]_i_1_n_2        |                                                                        |                1 |              3 |
|  MODE_SEL/state_reg[2][0]                 |                                                                | RINSE_MODE/WATER_IN_MODE/WATER_IN_TIMER/sum_count_reg[0]               |                1 |              3 |
|  TICK_DEVIDER/clk[0]                      |                                                                |                                                                        |                1 |              3 |
|  RINSE_MODE/water_in_start_reg_i_2__0_n_2 |                                                                |                                                                        |                1 |              4 |
|  TICK_DEVIDER/clk[1]                      |                                                                |                                                                        |                3 |              4 |
|  TICK_DEVIDER/clk[1]                      |                                                                | RINSE_MODE/nextstate_reg[2]_i_2_n_2                                    |                3 |              4 |
|  real_p_clk_BUFG                          | power_IBUF                                                     | count[20]_i_1_n_2                                                      |                2 |              5 |
|  washing_machine_running_reg[1]_i_1_n_2   |                                                                | RINSE_MODE/WATER_IN_MODE/WATER_IN_TIMER/sum_count_reg[0]               |                2 |              5 |
|  TICK_DEVIDER/sel_value_reg[2]            |                                                                |                                                                        |                2 |              5 |
|  TICK_DEVIDER/real_clk                    |                                                                |                                                                        |                2 |              5 |
|  real_p_clk_BUFG                          |                                                                |                                                                        |                4 |              7 |
|  real_p_clk_BUFG                          | power_IBUF                                                     | count[31]_i_1_n_2                                                      |                7 |             25 |
|  clk_src_IBUF_BUFG                        |                                                                |                                                                        |                7 |             26 |
|  clk_BUFG[0]                              |                                                                |                                                                        |               17 |             30 |
|  WATER_OUT_MODE/WATER_IN_TIMER/real_clk   | DEWATER_MODE/WATER_OUT_MODE/WATER_IN_TIMER/reverse_count       | DEWATER_MODE/WATER_OUT_MODE/WATER_IN_TIMER/reverse_count[0]_i_1__4_n_2 |                8 |             32 |
|  WATER_IN_MODE/WATER_IN_TIMER/real_clk    | WASH_MODE/WATER_IN_MODE/WATER_IN_TIMER/reverse_count           | WASH_MODE/WATER_IN_MODE/WATER_IN_TIMER/reverse_count[0]_i_1_n_2        |                8 |             32 |
|  WATER_IN_MODE/WATER_IN_TIMER/real_clk_1  | RINSE_MODE/WATER_IN_MODE/WATER_IN_TIMER/reverse_count          | RINSE_MODE/WATER_IN_MODE/WATER_IN_TIMER/reverse_count[0]_i_1__1_n_2    |                8 |             32 |
|  TIMER_WASH/real_clk_0                    | DEWATER_MODE/TIMER_WASH/reverse_count                          | DEWATER_MODE/TIMER_WASH/reverse_count[0]_i_1__5_n_2                    |                8 |             32 |
|  DEWATERIGN_TIMER/real_clk                | RINSE_MODE/DEWATERIGN_TIMER/reverse_count                      | RINSE_MODE/DEWATERIGN_TIMER/reverse_count[0]_i_1__2_n_2                |                8 |             32 |
|  clk_BUFG[0]                              | n_0_1718_BUFG                                                  | RINSE_MODE/nextstate_reg[2]_i_2_n_2                                    |                9 |             32 |
|  clk_BUFG[0]                              | n_1_1764_BUFG                                                  | DEWATER_MODE/nextstate_reg[1]_i_2_n_2                                  |                7 |             32 |
|  clk_BUFG[0]                              | WASH_MODE/nextstate_reg[1]_i_2__0_n_2                          | WASH_MODE/nextstate_reg[1]_i_3_n_2                                     |                9 |             32 |
|  RINSING_TIMER/real_clk                   | RINSE_MODE/RINSING_TIMER/count[31]_i_1__2_n_2                  |                                                                        |                8 |             32 |
|  RINSING_TIMER/real_clk                   | RINSE_MODE/RINSING_TIMER/reverse_count                         | RINSE_MODE/RINSING_TIMER/reverse_count[0]_i_1__3_n_2                   |                8 |             32 |
|  DEWATERIGN_TIMER/real_clk                | RINSE_MODE/DEWATERIGN_TIMER/count[31]_i_1__1_n_2               |                                                                        |                8 |             32 |
|  TIMER_WASH/real_clk                      | WASH_MODE/TIMER_WASH/count[31]_i_1__0_n_2                      |                                                                        |                8 |             32 |
|  TIMER_WASH/real_clk                      | WASH_MODE/TIMER_WASH/reverse_count                             | WASH_MODE/TIMER_WASH/reverse_count[0]_i_1__0_n_2                       |                8 |             32 |
|  TIMER_WASH/real_clk_0                    | DEWATER_MODE/TIMER_WASH/count[31]_i_1__3_n_2                   |                                                                        |                8 |             32 |
|  clk_BUFG[0]                              | washing_machine_running__0                                     | RINSE_MODE/WATER_IN_MODE/WATER_IN_TIMER/sum_count_reg[0]               |               27 |             70 |
+-------------------------------------------+----------------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+


