// Seed: 115350709
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output wor  id_0,
    input  wand id_1
    , id_3
);
  assign id_0 = id_3;
  assign id_3 = id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  logic id_4;
  ;
  assign id_4 = -1 ? id_3 ^ id_1 : id_3 !== id_3;
  assign id_0 = id_3;
endmodule
