Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Liu, C., Bhimani, J., Leeser, M.","Using high level GPU tasks to explore memory and communications options on heterogeneous platforms",2017,"SEM4HPC 2017 - Proceedings of the 2017 Workshop on Software Engineering Methods for Parallel and High Performance Applications, co-located with HPDC 2017",,,,"21","28",,,10.1145/3085158.3086160,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85026265119&doi=10.1145%2f3085158.3086160&partnerID=40&md5=62c5ace5789b8e0f3ef1fb1c4cc8a271",Conference Paper,Scopus,2-s2.0-85026265119
"Fang, X., Ioannidis, S., Leeser, M.","Secure function evaluation using an FPGA overlay architecture",2017,"FPGA 2017 - Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays",,,,"257","266",,,10.1145/3020078.3021746,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85016025841&doi=10.1145%2f3020078.3021746&partnerID=40&md5=46807474f3650c5cf2c69fd59e991921",Conference Paper,Scopus,2-s2.0-85016025841
"Liu, C., Leeser, M.","A framework for developing parallel applications with high level tasks on heterogeneous platforms",2017,"Proceedings of the 8th International Workshop on Programming Models and Applications for Multicores and Manycores, PMAM 2017",,, 3026946,"74","79",,1,10.1145/3026937.3026946,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85015159587&doi=10.1145%2f3026937.3026946&partnerID=40&md5=614265cc2bb1ab57b4e6470483496449",Conference Paper,Scopus,2-s2.0-85015159587
"Bhimani, J., Mi, N., Leeser, M.","Performance prediction techniques for scalable large data processing in distributed MPI systems",2017,"2016 IEEE 35th International Performance Computing and Communications Conference, IPCCC 2016",,, 7820608,"","",,,10.1109/PCCC.2016.7820608,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85013478340&doi=10.1109%2fPCCC.2016.7820608&partnerID=40&md5=5155b30a2ce1e50cbd1e57f74774b016",Conference Paper,Scopus,2-s2.0-85013478340
"Liu, C., Leeser, M.","Unified and lightweight tasks and conduits: A high level parallel programming framework",2016,"2016 IEEE High Performance Extreme Computing Conference, HPEC 2016",,, 7761583,"","",,1,10.1109/HPEC.2016.7761583,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85007049055&doi=10.1109%2fHPEC.2016.7761583&partnerID=40&md5=67c07164938d6988fc28a7763bd9e712",Conference Paper,Scopus,2-s2.0-85007049055
"Bhimani, J., Leeser, M., Mi, N.","Design space exploration of GPU Accelerated cluster systems for optimal data transfer using PCIe bus",2016,"2016 IEEE High Performance Extreme Computing Conference, HPEC 2016",,, 7761614,"","",,1,10.1109/HPEC.2016.7761614,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85007099089&doi=10.1109%2fHPEC.2016.7761614&partnerID=40&md5=2bb37fae7f9aefa5bc72df0334cce6ea",Conference Paper,Scopus,2-s2.0-85007099089
"Drozdenko, B., Zimmermann, M., Dao, T., Chowdhury, K., Leeser, M.","Modeling considerations for the hardware-software co-design of flexible modern wireless transceivers",2016,"FPL 2016 - 26th International Conference on Field-Programmable Logic and Applications",,, 7577323,"","",,,10.1109/FPL.2016.7577323,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84994894971&doi=10.1109%2fFPL.2016.7577323&partnerID=40&md5=2025e5dda295fd3b4eb4b4481e027950",Conference Paper,Scopus,2-s2.0-84994894971
"Drozdenko, B., Zimmermann, M., Dao, T., Leeser, M., Chowdhury, K.","High-level hardware-software co-design of an 802.11a transceiver system using Zynq SoC",2016,"Proceedings - IEEE INFOCOM","2016-September",, 7562163,"682","683",,,10.1109/INFCOMW.2016.7562163,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84988812001&doi=10.1109%2fINFCOMW.2016.7562163&partnerID=40&md5=5dfdfb99b69c96433c6af227579ffa32",Conference Paper,Scopus,2-s2.0-84988812001
"Subramanian, R., Doyle, E., Drozdenko, B., Leeser, M., Chowdhury, K.R.","State-action based link layer design for IEEE 802.11b compliant MATLAB-based SDR",2016,"Proceedings - 12th Annual International Conference on Distributed Computing in Sensor Systems, DCOSS 2016",,, 7536337,"193","198",,,10.1109/DCOSS.2016.34,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84985995103&doi=10.1109%2fDCOSS.2016.34&partnerID=40&md5=0c33dada4afd1cb274f5c01a1df3eb92",Conference Paper,Scopus,2-s2.0-84985995103
"Fang, X., Leeser, M.","Open-source variable-precision floating-point library for major commercial FPGAs",2016,"ACM Transactions on Reconfigurable Technology and Systems","9","3", 20,"","",,,10.1145/2851507,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85009415121&doi=10.1145%2f2851507&partnerID=40&md5=983fb4d16ae166b050530fd75b11b043",Article,Scopus,2-s2.0-85009415121
"Sabbagh, M., Uecker, M., Powell, A.J., Leeser, M., Moghari, M.H.","Cardiac MRI compressed sensing image reconstruction with a graphics processing unit",2016,"International Symposium on Medical Information and Communication Technology, ISMICT","2016-June",, 7498891,"","",,1,10.1109/ISMICT.2016.7498891,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84978419016&doi=10.1109%2fISMICT.2016.7498891&partnerID=40&md5=b12d7299052699048f5eec8404954036",Conference Paper,Scopus,2-s2.0-84978419016
"Subramanian, R., Drozdenko, B., Doyle, E., Ahmed, R., Leeser, M., Chowdhury, K.R.","High-Level System Design of IEEE 802.11b Standard-Compliant Link Layer for MATLAB-Based SDR",2016,"IEEE Access","4",, 7454680,"1494","1509",,,10.1109/ACCESS.2016.2553671,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84979798852&doi=10.1109%2fACCESS.2016.2553671&partnerID=40&md5=13ec4a38a88f0922d7a8025548363b39",Article,Scopus,2-s2.0-84979798852
"Huber, M., Leeser, M., Sternad, D., Seitz, A.L.","Accuracy of kinect for measuring shoulder joint angles in multiple planes of motion",2015,"International Conference on Virtual Rehabilitation, ICVR",,, 7358612,"170","171",,1,10.1109/ICVR.2015.7358612,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85014711313&doi=10.1109%2fICVR.2015.7358612&partnerID=40&md5=a88c544bbcc548e1c708d44f34a114a8",Conference Paper,Scopus,2-s2.0-85014711313
"Huber, M.E., Seitz, A.L., Leeser, M., Sternad, D.","Validity and reliability of Kinect skeleton for measuring shoulder joint angles: A feasibility study",2015,"Physiotherapy (United Kingdom)","101","4",,"389","393",,9,10.1016/j.physio.2015.02.002,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84947862708&doi=10.1016%2fj.physio.2015.02.002&partnerID=40&md5=31c31d4e049b1a9a557c868bc1609b86",Article,Scopus,2-s2.0-84947862708
"Bayati, M., Bardhan, J.P., Leeser, M.","GPU implementation of reverse coordinate conversion for proteins",2015,"2015 IEEE High Performance Extreme Computing Conference, HPEC 2015",,, 7322478,"","",,,10.1109/HPEC.2015.7322478,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964823478&doi=10.1109%2fHPEC.2015.7322478&partnerID=40&md5=27eaa03716ae1d503cd5921488e3a5ea",Conference Paper,Scopus,2-s2.0-84964823478
"Bhimani, J., Leeser, M., Mi, N.","Accelerating K-Means clustering with parallel implementations and GPU computing",2015,"2015 IEEE High Performance Extreme Computing Conference, HPEC 2015",,, 7322467,"","",,3,10.1109/HPEC.2015.7322467,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964815182&doi=10.1109%2fHPEC.2015.7322467&partnerID=40&md5=95eee39aaa93a7d243b5595d34aaca92",Conference Paper,Scopus,2-s2.0-84964815182
"Fang, X., Luo, P., Fei, Y., Leeser, M.","Leakage evaluation on power balance countermeasure against side-channel attack on FPGAs",2015,"2015 IEEE High Performance Extreme Computing Conference, HPEC 2015",,, 7322469,"","",,,10.1109/HPEC.2015.7322469,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964830039&doi=10.1109%2fHPEC.2015.7322469&partnerID=40&md5=42251e1c9b7c42b652550fa1c50df665",Conference Paper,Scopus,2-s2.0-84964830039
"Fang, X., Luo, P., Fei, Y., Leeser, M.","Balance power leakage to fight against side-channel analysis at gate level in FPGAs",2015,"Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors","2015-September",, 7245724,"154","155",,1,10.1109/ASAP.2015.7245724,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84955604141&doi=10.1109%2fASAP.2015.7245724&partnerID=40&md5=92e518e0445bb17fe8ff14c8015459fb",Conference Paper,Scopus,2-s2.0-84955604141
"Luo, P., Fei, Y., Fang, X., Ding, A.A., Kaeli, D.R., Leeser, M.","Side-channel analysis of MAC-keccak hardware implementations",2015,"ACM International Conference Proceeding Series","14-June-2015",, a1,"","",,1,10.1145/2768566.2768567,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962540601&doi=10.1145%2f2768566.2768567&partnerID=40&md5=f5bceba5cacaffc74edcf5067f0e7d7d",Conference Paper,Scopus,2-s2.0-84962540601
"Moore, N., Leeser, M., King, L.S.","Kernel specialization provides adaptable GPU code for particle image velocimetry",2015,"IEEE Transactions on Parallel and Distributed Systems","26","4", 6798707,"1049","1058",,,10.1109/TPDS.2014.2317721,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84925070611&doi=10.1109%2fTPDS.2014.2317721&partnerID=40&md5=385f98a03ad7dd91635fe9b731a6bcc4",Article,Scopus,2-s2.0-84925070611
"Drozdenko, B., Subramanian, R., Chowdhury, K., Leeser, M.","Implementing a MATLAB-based self-configurable software defined radio transceiver",2015,"Lecture Notes of the Institute for Computer Sciences, Social-Informatics and Telecommunications Engineering, LNICST","156",,,"164","175",,2,10.1007/978-3-319-24540-9_13,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84952665807&doi=10.1007%2f978-3-319-24540-9_13&partnerID=40&md5=a828cc55db39228cae841413e75c8677",Conference Paper,Scopus,2-s2.0-84952665807
"Gu, Y., Wahl, T., Bayati, M., Leeser, M.","Behavioral non-portability in scientific numeric computing",2015,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","9233",,,"558","569",,4,10.1007/978-3-662-48096-0_43,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944096689&doi=10.1007%2f978-3-662-48096-0_43&partnerID=40&md5=7b4a21e432f3155f83e4688435ecafc8",Conference Paper,Scopus,2-s2.0-84944096689
"Leeser, M., Mukherjee, S., Brock, J.","Fast reconstruction of 3D volumes from 2D CT projection data with GPUs",2014,"BMC Research Notes","7","1", 582,"","",,7,10.1186/1756-0500-7-582,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84907063918&doi=10.1186%2f1756-0500-7-582&partnerID=40&md5=9af4deb4f27bfa766fd015578f80efd2",Article,Scopus,2-s2.0-84907063918
"Bayati, M., Bardhan, J.P., King, D.M., Leeser, M.","Accelerating protein coordinate conversion using GPUs",2014,"2014 IEEE High Performance Extreme Computing Conference, HPEC 2014",,, 7040965,"","",,1,10.1109/HPEC.2014.7040965,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84946688640&doi=10.1109%2fHPEC.2014.7040965&partnerID=40&md5=0c170232ccb2f4a8437cab9f9da67d51",Conference Paper,Scopus,2-s2.0-84946688640
"Luo, P., Fei, Y., Fang, X., Ding, A.A., Leeser, M., Kaeli, D.R.","Power analysis attack on hardware implementation of MAC-Keccak on FPGAs",2014,"2014 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2014",,, 7032549,"","",,4,10.1109/ReConFig.2014.7032549,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84946687320&doi=10.1109%2fReConFig.2014.7032549&partnerID=40&md5=c8596bee95b325ce7c45f10ac89f8024",Conference Paper,Scopus,2-s2.0-84946687320
"Leeser, M., Mukherjee, S., Ramachandran, J., Wahl, T.","Make it real: Effective floating-point reasoning via exact arithmetic",2014,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6800331,"","",,5,10.7873/DATE2014.130,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903848319&doi=10.7873%2fDATE2014.130&partnerID=40&md5=1fd0ddad66bde03d4ed634f12bbd6da8",Conference Paper,Scopus,2-s2.0-84903848319
"Pendlum, J., Leeser, M., Chowdhury, K.","Reducing processing latency with a heterogeneous FPGA-processor framework",2014,"Proceedings - 2014 IEEE 22nd International Symposium on Field-Programmable Custom Computing Machines, FCCM 2014",,, 6861575,"17","20",,,10.1109/FCCM.2014.13,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84912551796&doi=10.1109%2fFCCM.2014.13&partnerID=40&md5=6bcee33f1ced4eb1a4ba50f176e34d21",Conference Paper,Scopus,2-s2.0-84912551796
"Huber, M.E., Seitz, A.L., Leeser, M., Sternad, D.","Validity and reliability of kinect for measuring shoulder joint angles",2014,"Proceedings of the IEEE Annual Northeast Bioengineering Conference, NEBEC","2014-December",, 6972818,"","",,5,10.1109/NEBEC.2014.6972818,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84940704265&doi=10.1109%2fNEBEC.2014.6972818&partnerID=40&md5=f056204051eaa4221848286039f3a22b",Conference Paper,Scopus,2-s2.0-84940704265
"Herbordt, M., Leeser, M., Shannon, L.","A Message from the General Chairs and Program Chair",2014,"Proceedings - 2014 IEEE 22nd International Symposium on Field-Programmable Custom Computing Machines, FCCM 2014",,, 6861568,"xii","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84912554719&partnerID=40&md5=ec28d4b52da2c34b8298bb940c65c5dd",Editorial,Scopus,2-s2.0-84912554719
"Ross, V.W., Leeser, M.E.","GPGPU computing for cloud auditing",2013,"High Performance Cloud Auditing and Applications",,,,"259","282",,1,10.1007/978-1-4614-3296-8_10,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84929538522&doi=10.1007%2f978-1-4614-3296-8_10&partnerID=40&md5=75a95a0f9e6b44c90d70a8d253db6032",Book Chapter,Scopus,2-s2.0-84929538522
"Moore, N., Leeser, M., King, L.S.","Kernel specialization for improved adaptability and performance on graphics processing units (GPUs)",2013,"Proceedings - IEEE 27th International Parallel and Distributed Processing Symposium, IPDPS 2013",,, 6569883,"1037","1048",,2,10.1109/IPDPS.2013.31,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84884850750&doi=10.1109%2fIPDPS.2013.31&partnerID=40&md5=855772d06b36aea0f4f291ad0a681418",Conference Paper,Scopus,2-s2.0-84884850750
"Eguro, K., Leeser, M.","A message from the general chair and program chair",2013,"Proceedings - 21st Annual International IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2013",,, 6545980,"","",,,10.1109/FCCM.2013.4,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881174117&doi=10.1109%2fFCCM.2013.4&partnerID=40&md5=d1c0928a781d97bcab55706124779c9b",Editorial,Scopus,2-s2.0-84881174117
"Grossmann, P., Leeser, M.E., Onabajo, M.","Minimum energy operation for clustered island-style FPGAs",2013,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"157","165",,1,10.1145/2435264.2435293,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84874522839&doi=10.1145%2f2435264.2435293&partnerID=40&md5=694536bdb2d5b59212de93fc828aff82",Conference Paper,Scopus,2-s2.0-84874522839
"Valim, N., Brock, J., Leeser, M., Niedre, M.","The effect of temporal impulse response on experimental reduction of photon scatter in time-resolved diffuse optical tomography",2013,"Physics in Medicine and Biology","58","2",,"335","349",,11,10.1088/0031-9155/58/2/335,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84871600468&doi=10.1088%2f0031-9155%2f58%2f2%2f335&partnerID=40&md5=6caff82fbff59d8d7b25bd274a299598",Article,Scopus,2-s2.0-84871600468
"Kusinsky, D.A., Leeser, M.E.","FPGA-based hyperspectral covariance coprocessor for size, weight, and power constrained platforms",2013,"2013 IEEE High Performance Extreme Computing Conference, HPEC 2013",,, 6670331,"","",,,10.1109/HPEC.2013.6670331,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893457585&doi=10.1109%2fHPEC.2013.6670331&partnerID=40&md5=8303f374c6923272b3ae82a89443d301",Conference Paper,Scopus,2-s2.0-84893457585
"Fang, X., Leeser, M.","Vendor agnostic, high performance, double precision Floating Point division for FPGAs",2013,"2013 IEEE High Performance Extreme Computing Conference, HPEC 2013",,, 6670335,"","",,4,10.1109/HPEC.2013.6670335,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893511411&doi=10.1109%2fHPEC.2013.6670335&partnerID=40&md5=de9a8ae3b510ee43b18f3a95a72d166c",Conference Paper,Scopus,2-s2.0-84893511411
"Huber, M.E., Leeser, M., Sternad, D.","Development of a low-cost, adaptive, clinician-friendly virtual rehabilitation system",2013,"2013 International Conference on Virtual Rehabilitation, ICVR 2013",,, 6662093,"172","173",,,10.1109/ICVR.2013.6662093,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892761057&doi=10.1109%2fICVR.2013.6662093&partnerID=40&md5=32f13bc8837e656e03e5c8f98255ac26",Conference Paper,Scopus,2-s2.0-84892761057
"Eichinger, G., Chowdhury, K., Leeser, M.","CRUSH: Cognitive radio universal software hardware",2012,"Proceedings - 22nd International Conference on Field Programmable Logic and Applications, FPL 2012",,, 6339237,"26","32",,6,10.1109/FPL.2012.6339237,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84870716686&doi=10.1109%2fFPL.2012.6339237&partnerID=40&md5=1e17028b30cfe76a038d61d0b7689d47",Conference Paper,Scopus,2-s2.0-84870716686
"Brock, J., Leeser, M., Niedre, M.","Heterogeneous tasks and conduits framework for rapid application portability and deployment",2012,"2012 Innovative Parallel Computing, InPar 2012",,, 6339588,"","",,2,10.1109/InPar.2012.6339588,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84870713338&doi=10.1109%2fInPar.2012.6339588&partnerID=40&md5=0f5002a70b371e0396df054a5535a442",Conference Paper,Scopus,2-s2.0-84870713338
"Grossmann, P.J., Leeser, M.E., Onabajo, M.","Minimum energy analysis and experimental verification of a latch-based subthreshold FPGA",2012,"IEEE Transactions on Circuits and Systems II: Express Briefs","59","12", 6400239,"942","946",,3,10.1109/TCSII.2012.2231035,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84873405588&doi=10.1109%2fTCSII.2012.2231035&partnerID=40&md5=2fabc72cd9b10fd9c5b1dedeeb4464d3",Article,Scopus,2-s2.0-84873405588
"Mukherjeet, S., Moore, N., Brock, J., Leeser, M.","CUDA and OpenCL implementations of 3D CT reconstruction for biomedical imaging",2012,"2012 IEEE Conference on High Performance Extreme Computing, HPEC 2012",,, 6408674,"","",,10,10.1109/HPEC.2012.6408674,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84873561970&doi=10.1109%2fHPEC.2012.6408674&partnerID=40&md5=6948f61be59ba82cd0508bace8554638",Conference Paper,Scopus,2-s2.0-84873561970
"Eichinger, G., Chowdhury, K., Leeser, M.","Cognitive radio universal software hardware",2012,"2012 IEEE International Symposium on Dynamic Spectrum Access Networks, DYSPAN 2012",,, 6478139,"270","271",,3,10.1109/DYSPAN.2012.6478139,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84876033832&doi=10.1109%2fDYSPAN.2012.6478139&partnerID=40&md5=0f18636352ebbdb735b67c21d95c5cbc",Conference Paper,Scopus,2-s2.0-84876033832
"Grossmann, P., Leeser, M., Onabajo, M.","Characterization of a single-supply subthreshold FPGA",2012,"2012 IEEE Subthreshold Microelectronics Conference, SubVT 2012",,, 6404319,"","",,,10.1109/SubVT.2012.6404319,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84873534111&doi=10.1109%2fSubVT.2012.6404319&partnerID=40&md5=6d4e5644597a1225d418605d141d020a",Conference Paper,Scopus,2-s2.0-84873534111
"Moore, N., Leeser, M., Smith King, L.","VForce: An environment for portable applications on high performance systems with accelerators",2012,"Journal of Parallel and Distributed Computing","72","9",,"1144","1156",,6,10.1016/j.jpdc.2011.07.014,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84865722340&doi=10.1016%2fj.jpdc.2011.07.014&partnerID=40&md5=201e6435b277c49bdab63a078478c396",Article,Scopus,2-s2.0-84865722340
"Eichinger, G., Chowdhury, K., Leeser, M.","Cognitive radio universal software hardware",2012,"Proceedings of the 2012 IEEE 20th International Symposium on Field-Programmable Custom Computing Machines, FCCM 2012",,, 6239821,"240","",,,10.1109/FCCM.2012.50,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864950697&doi=10.1109%2fFCCM.2012.50&partnerID=40&md5=01022d4878a557de98d11c605b2b1bee",Conference Paper,Scopus,2-s2.0-84864950697
"Bailie, S., Leeser, M.","Incremental clustering applied to radar deinterleaving: A parameterized FPGA implementation",2012,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"25","28",,1,10.1145/2145694.2145699,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84858212063&doi=10.1145%2f2145694.2145699&partnerID=40&md5=b65b976a3457c15be4400059e14b21cd",Conference Paper,Scopus,2-s2.0-84858212063
"Moore, N., Leeser, M., King, L.S.","Adaptable two-dimension sliding windows on NVIDIA GPUs with runtime compilation",2011,"Proceedings - 2011 Symposium on Application Accelerators in High-Performance Computing, SAAHPC 2011",,, 6031573,"103","112",,3,10.1109/SAAHPC.2011.11,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80054984223&doi=10.1109%2fSAAHPC.2011.11&partnerID=40&md5=1885f0dbcf113c1e7bdc13ea325812fc",Conference Paper,Scopus,2-s2.0-80054984223
"Kathiara, J., Leeser, M.","An autonomous vector/scalar floating point coprocessor for FPGAs",2011,"Proceedings - IEEE International Symposium on Field-Programmable Custom Computing Machines, FCCM 2011",,, 5771244,"33","36",,10,10.1109/FCCM.2011.14,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79958726859&doi=10.1109%2fFCCM.2011.14&partnerID=40&md5=0d08a0e24708f16512071d315ec66d8b",Conference Paper,Scopus,2-s2.0-79958726859
"Wang, X., Leeser, M.","VFloat: A variable precision fixedand floating-point library for reconfigurable hardware",2010,"ACM Transactions on Reconfigurable Technology and Systems","3","3", 16,"","",,25,10.1145/1839480.1839486,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84856968087&doi=10.1145%2f1839480.1839486&partnerID=40&md5=5ff6c203bfa92e243f7dedba97a993ce",Article,Scopus,2-s2.0-84856968087
"Moore, N., Leeser, M., King, L.S.","Efficient template matching with variable size templates in CUDA",2010,"Proceedings of the 2010 IEEE 8th Symposium on Application Specific Processors, SASP'10",,, 5521142,"77","80",,1,10.1109/SASP.2010.5521142,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955735520&doi=10.1109%2fSASP.2010.5521142&partnerID=40&md5=0f24bf2d6471ae52151c97ae42d7ced3",Conference Paper,Scopus,2-s2.0-77955735520
"Kaeli, D., Leeser, M.","Welcome to GPGPU-3",2010,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS",,,,"","",1,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952283997&partnerID=40&md5=f12015cdf64e6460e27686b2d066d3b2",Editorial,Scopus,2-s2.0-77952283997
"Leeser, M., Sriram, V.","FPGA supercomputing platforms, architectures, and techniques for accelerating computationally complex algorithms",2009,"Eurasip Journal on Embedded Systems","2009",, 218456,"","",,,10.1155/2009/218456,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76649120891&doi=10.1155%2f2009%2f218456&partnerID=40&md5=f6d02950436a6777569d95e7fd611ec1",Editorial,Scopus,2-s2.0-76649120891
"Bennis, A., Leeser, M., Tadmor, G.","Implementing a highly parameterized digital PIV system on reconfigurable hardware",2009,"Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors",,, 5200007,"32","37",,1,10.1109/ASAP.2009.20,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-71049162995&doi=10.1109%2fASAP.2009.20&partnerID=40&md5=a6431ee4d33e21a85472d51f10adc952",Conference Paper,Scopus,2-s2.0-71049162995
"Leeser, M., Herbordt, M., Buhler, J., Chamberlain, R.D., Ercegovac, M., Franklin, M.","Message from the ASAP '09 general and technical program chairs",2009,"Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors",,, 5200001,"","",,,10.1109/ASAP.2009.4,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-71049179885&doi=10.1109%2fASAP.2009.4&partnerID=40&md5=b2df418e7cedc1001c52ea2fa33762c7",Editorial,Scopus,2-s2.0-71049179885
"Wang, X., Leeser, M.","A truly two-dimensional systolic array FPGA implementation of QR decomposition",2009,"Transactions on Embedded Computing Systems","9","1",,"3","",,14,10.1145/1596532.1596535,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449384599&doi=10.1145%2f1596532.1596535&partnerID=40&md5=15018da0848277780e9fe688c21f252d",Article,Scopus,2-s2.0-70449384599
"Mistry, P., Braganza, S., Kaeli, D., Leeser, M.","Accelerating phase unwrapping and affine transformations for optical quadrature microscopy using cuda",2009,"Proceedings of 2nd Workshop on General Purpose Processing on Graphics Processing Units, GPGPU-2",,,,"28","",,11,10.1145/1513895.1513899,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650705081&doi=10.1145%2f1513895.1513899&partnerID=40&md5=20663b25d693ed76dc0ea7a81db12f99",Conference Paper,Scopus,2-s2.0-67650705081
"Leeser, M., Cordes, B.","Parallel backprojection: A case study in high-performance reconfigurable computing",2009,"Eurasip Journal on Embedded Systems","2009",, 727965,"","",,5,10.1155/2009/727965,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-65349135316&doi=10.1155%2f2009%2f727965&partnerID=40&md5=907b2df384f394cf34757d762e7a739f",Article,Scopus,2-s2.0-65349135316
"Fuess, M.E., Leeser, M.","An FPGA implementation of explicit-state model checking",2008,"Proceedings of the 16th IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM'08",,, 4724895,"119","126",,2,10.1109/FCCM.2008.36,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-60349127678&doi=10.1109%2fFCCM.2008.36&partnerID=40&md5=67dbce36752903e035b0c4befb702886",Conference Paper,Scopus,2-s2.0-60349127678
"Braganza, S., Leeser, M.","Implementing phase unwrapping using field programmable gate arrays or graphics processing units: A comparison",2008,"Proceedings - 2nd International Workshop on High-Performance Reconfigurable Computing Technology and Applications, HPRCTA 2008 - Held in Conjunction with SC08",,, 4745687,"","",,,10.1109/HPRCTA.2008.4745687,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-62949165787&doi=10.1109%2fHPRCTA.2008.4745687&partnerID=40&md5=6c1dd7603bc4c3103b9ce419958c83e1",Conference Paper,Scopus,2-s2.0-62949165787
"Chen, W., Leeser, M.","Finite Difference Time Domain. A Case Study Using FPGAs.",2008,"Reconfigurable Computing",,,,"697","723",,,10.1016/B978-012370522-8.50041-8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84882557514&doi=10.1016%2fB978-012370522-8.50041-8&partnerID=40&md5=03c7bcd137e20b624a6c059de6f600ec",Book Chapter,Scopus,2-s2.0-84882557514
"Braganza, S., Leeser, M.","An effcient implementation of a phase unwrapping kernel on reconfigurable hardware",2008,"Proceedings of the 16th IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM'08",,, 4724932,"316","317",,,10.1109/FCCM.2008.56,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-60349128493&doi=10.1109%2fFCCM.2008.56&partnerID=40&md5=119f1fcd2be0674e83c493ba7a33fe9c",Conference Paper,Scopus,2-s2.0-60349128493
"Kaeli, D.R., Leeser, M.","Special issue: General-purpose processing using graphics processing units",2008,"Journal of Parallel and Distributed Computing","68","10",,"1305","1306",,5,10.1016/j.jpdc.2008.07.002,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51849129580&doi=10.1016%2fj.jpdc.2008.07.002&partnerID=40&md5=b903075bd8cd13d6755e8b485bf9b2ab",Editorial,Scopus,2-s2.0-51849129580
"Braganza, S., Leeser, M.","An efficient implementation of a phase unwrapping kernel on reconfigurable hardware",2008,"Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors",,, 4580168,"138","143",,4,10.1109/ASAP.2008.4580168,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51649122741&doi=10.1109%2fASAP.2008.4580168&partnerID=40&md5=8c77980f3abf904043b2747e9f95d388",Conference Paper,Scopus,2-s2.0-51649122741
"Noseworthy, J., Leeser, M.","Efficient communication between the embedded processor and the reconfigurable logic on an FPGA",2008,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","16","8", 4560231,"1083","1090",,10,10.1109/TVLSI.2008.2000525,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48349126779&doi=10.1109%2fTVLSI.2008.2000525&partnerID=40&md5=585d1404c9a96603786e3e4095b0b449",Article,Scopus,2-s2.0-48349126779
"Wang, X., Leeser, M.","K-means clustering for multispectral images using floating-point divide",2007,"Proceedings 2007 IEEE Symposium on Field-Programme Custom Computing Machines, FCCM 2007",,, 4297252,"151","159",,16,10.1109/FCCM.2007.38,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47349090246&doi=10.1109%2fFCCM.2007.38&partnerID=40&md5=3414d07c20982d07ac12ab799eeef5ee",Conference Paper,Scopus,2-s2.0-47349090246
"Moore, N., Conti, A., Leeser, M., King, L.S.","Writing portable applications that dynamically bind at run time to reconfigurable hardware",2007,"Proceedings 2007 IEEE Symposium on Field-Programme Custom Computing Machines, FCCM 2007",,, 4297259,"229","238",,9,10.1109/FCCM.2007.39,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47349086938&doi=10.1109%2fFCCM.2007.39&partnerID=40&md5=c3d75d7c5045e38d5bb37f08486c386e",Conference Paper,Scopus,2-s2.0-47349086938
"Quinn, H., Leeser, M., Smith King, L.","Dynamo: A runtime partitioning system for FPGA-based HW/SW image processing systems",2007,"Journal of Real-Time Image Processing","2","4",,"179","190",,6,10.1007/s11554-007-0050-0,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36949039662&doi=10.1007%2fs11554-007-0050-0&partnerID=40&md5=d63e8e265fe803bea4d8a1307fd5bede",Article,Scopus,2-s2.0-36949039662
"Moore, N., Conti, A., Leeser, M., King, L.S.","Vforce: An extensible framework for reconfigurable supercomputing",2007,"Computer","40","3",,"39","49",,15,10.1109/MC.2007.110,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34147187314&doi=10.1109%2fMC.2007.110&partnerID=40&md5=41c1ec0c54c5520c2e822b1e542b44e0",Article,Scopus,2-s2.0-34147187314
"Leeser, M., Hauck, S., Tessier, R.","Field-programmable gate arrays in embedded systems",2006,"Eurasip Journal on Embedded Systems","2006",, 51312,"","",,3,10.1155/ES/2006/51312,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33751520322&doi=10.1155%2fES%2f2006%2f51312&partnerID=40&md5=877fe21d8ec5276b6e5b490b3521dcb0",Editorial,Scopus,2-s2.0-33751520322
"Haiqian, Y., Leeser, M.","Automatic sliding window operation optimization for FPGA-based computing boards",2006,"Proceedings - 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2006",,, 4020897,"76","85",,9,10.1109/FCCM.2006.29,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547435903&doi=10.1109%2fFCCM.2006.29&partnerID=40&md5=93ccaff167d93451dae021a796e8a7e7",Conference Paper,Scopus,2-s2.0-34547435903
"Wang, X., Braganza, S., Leeser, M.","Advanced components in the variable precision floating-point library",2006,"Proceedings - 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2006",,, 4020913,"249","258",,28,10.1109/FCCM.2006.21,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547396571&doi=10.1109%2fFCCM.2006.21&partnerID=40&md5=1a402d5631b95b966f03bb057a859c0e",Conference Paper,Scopus,2-s2.0-34547396571
"Cordes, B., Leeser, M., Miller, E., Linderman, R.","Improving the performance of parallel backprojection on a reconfigurable supercomputer",2006,"Proceedings of the 2006 ACM/IEEE Conference on Supercomputing, SC'06",,, 1188610,"","",,,10.1145/1188455.1188610,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548219562&doi=10.1145%2f1188455.1188610&partnerID=40&md5=091d3c619106a7ccb8c81dc2e5df5e24",Conference Paper,Scopus,2-s2.0-34548219562
"Soderquist, P., Leeser, M., Rojas, J.-C.","Enabling MPEG-2 video playback in embedded systems through improved data cache efficiency",2006,"IEEE Transactions on Multimedia","8","1",,"81","88",,1,10.1109/TMM.2005.861289,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-31344451327&doi=10.1109%2fTMM.2005.861289&partnerID=40&md5=1fe4372e8671f8d88f9ee04c4a230b3f",Article,Scopus,2-s2.0-31344451327
"Yu, H., Leeser, M., Tadmor, G., Siegel, S.","Real-time particle image velocimetry for feedback loops using FPGA implementation",2006,"Journal of Aerospace Computing, Information and Communication","3","2",,"52","62",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33644508336&partnerID=40&md5=652720bf6b9b78488e6caf113cc26f8b",Article,Scopus,2-s2.0-33644508336
"Haiqian, Yu., Leeser, M.","Optimizing data intensive window-based image processing on reconfigurable hardware boards",2005,"IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation","2005",, 1579918,"491","496",,4,10.1109/SIPS.2005.1579918,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846949326&doi=10.1109%2fSIPS.2005.1579918&partnerID=40&md5=997580181253f81a7768c3ca7ff71e0c",Conference Paper,Scopus,2-s2.0-33846949326
"Cordes, B., Dy, J., Leeser, M., Goebel, J.","Enabling a real-time solution for neuron detection with reconfigurable hardware",2005,"Proceedings of the International Workshop on Rapid System Prototyping",,,,"128","134",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-26444457495&partnerID=40&md5=651e14057323598cae3724d66ff7c508",Conference Paper,Scopus,2-s2.0-26444457495
"Cordes, B., Dy, J., Leeser, M., Goebel, J.","Enabling a realtime solution for neuron detection with reconfigurable hardware",2005,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"264","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-20344392917&partnerID=40&md5=a4b7aa3c77bc234af3cdc4ecbba1d319",Conference Paper,Scopus,2-s2.0-20344392917
"Leeser, M., Coric, S., Miller, E., Yu, H., Trepanier, M.","Parallel-beam backprojection: An FPGA implementation optimized for medical imaging",2005,"Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology","39","3",,"295","311",,28,10.1007/s11265-005-4846-5,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-14844340234&doi=10.1007%2fs11265-005-4846-5&partnerID=40&md5=4bb1db56bef55e8e9d95b788f9d25fea",Article,Scopus,2-s2.0-14844340234
"King, L.A.S., Leeser, M., Quinn, H.","Dynamo: A runtime partitioning system",2004,"Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA'04",,,,"145","151",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-12744269902&partnerID=40&md5=e87709607bd89d26928afd287099b8a9",Conference Paper,Scopus,2-s2.0-12744269902
"Chen, W., Kosmas, P., Leeser, M., Rappaport, C.","An FPGA implementation of the two-dimensional Finite-Difference Time-Domain (FDTD) algorithm",2004,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA","12",,,"213","222",,48,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2442575887&partnerID=40&md5=9828d736b9bceb5af83fbbdcb232a6e9",Conference Paper,Scopus,2-s2.0-2442575887
"Rojas, J.C., Leeser, M.","Programming portable optimized multimedia applications",2003,"Proceedings of the ACM International Multimedia Conference and Exhibition",,,,"291","294",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2342458959&partnerID=40&md5=c5c06c256f411679840da5acc9c22845",Conference Paper,Scopus,2-s2.0-2342458959
"Zhao, Z., Leeser, M.","Precision Modeling of Floating-Point Applications for Variable Bitwidth Computing",2003,"Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms",,,,"208","214",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1642364277&partnerID=40&md5=84301629a6840080147885c239dfa20f",Conference Paper,Scopus,2-s2.0-1642364277
"Quinn, H., King, L.A.S., Leeser, M., Meleis, W.","Runtime assignment of reconfigurable hardware components for image processing pipelines",2003,"IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings","2003-January",, 1227253,"173","182",,33,10.1109/FPGA.2003.1227253,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84942926728&doi=10.1109%2fFPGA.2003.1227253&partnerID=40&md5=d46bf1e50bf346d16251fa8c13506b57",Conference Paper,Scopus,2-s2.0-84942926728
"Belanović, P., Leeser, M.","A library of parameterized floating-point modules and their use",2002,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2438",,,"657","666",,44,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-18644362604&partnerID=40&md5=c7382cf29c6d26988f6a490c2a5bc914",Article,Scopus,2-s2.0-18644362604
"Coric, S., Leeser, M., Miller, E., Trepanier, M.","Parallel-beam backprojection: An FPGA implementation optimized for medical imaging",2002,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"217","226",,28,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036384127&partnerID=40&md5=15defa146cd17bdbe991d40f9177160e",Conference Paper,Scopus,2-s2.0-0036384127
"Leeser, M., Belanovic, P., Estlick, M., Gokhale, M., Szymanski, J.J., Theiler, J.","Applying reconfigurable hardware to the analysis of multispectral and hyperspectral imagery",2002,"Proceedings of SPIE - The International Society for Optical Engineering","4480",,,"100","107",,11,10.1117/12.453329,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036396545&doi=10.1117%2f12.453329&partnerID=40&md5=f35f39667baaa90ef5461b7fe5f9be0b",Article,Scopus,2-s2.0-0036396545
"Leeser, M., Ohm, V.","Accurate power estimation for sequential CMOS circuits using graph-based methods",2001,"VLSI Design","12","2",,"187","203",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034921429&partnerID=40&md5=71c66d6fb218159878d8415daf7fe62f",Article,Scopus,2-s2.0-0034921429
"Estlick, M., Leeser, M., Theiler, J., Szymanski, J.J.","Algorithmic transformations in the implementation of K-means clustering on reconfigurable hardware",2001,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"103","110",,68,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035019018&partnerID=40&md5=dbd22f3c31bfee28252ea503a0a53b74",Conference Paper,Scopus,2-s2.0-0035019018
"Smith King, L.A., Quinn, H., Leeser, M., Galatopoullos, D., Manolakos, E.","Run-time execution of reconfigurable hardware in a Java environment",2001,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 56,"380","385",,9,10.1109/ICCD.2001.955055,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035191386&doi=10.1109%2fICCD.2001.955055&partnerID=40&md5=fe9392f4e843ef8aac1bca139976dbaf",Article,Scopus,2-s2.0-0035191386
"Theiler, J., Leeser, M., Estlick, M., Szymanski, J.J.","Design issues for hardware implementation of an algorithm for segmenting hyperspectral imagery",2000,"Proceedings of SPIE - The International Society for Optical Engineering","4132","1",,"99","106",,7,10.1117/12.406577,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034508286&doi=10.1117%2f12.406577&partnerID=40&md5=586ec99bde55beadff225e60563764d2",Article,Scopus,2-s2.0-0034508286
"Tarafdar, S., Leeser, M.","Data-centric approach to high-level synthesis",2000,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","19","11",,"1251","1267",,10,10.1109/43.892850,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034313364&doi=10.1109%2f43.892850&partnerID=40&md5=67a1d5165f8cecda25728b53eb0b7a6c",Article,Scopus,2-s2.0-0034313364
"Leeser, M., Theiler, J., Estlick, M., Kitaryeva, N., Szymanski, J.J.","Effect of data truncation in an implementation of pixel clustering on a custom computing machine",2000,"Proceedings of SPIE - The International Society for Optical Engineering","4212","1",,"80","89",,3,10.1117/12.402511,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034430220&doi=10.1117%2f12.402511&partnerID=40&md5=0041ac1c042d61ed37b377429ad8bd7c",Article,Scopus,2-s2.0-0034430220
"Li, Y., Leeser, M.","HML, a novel hardware description language and its translation to VHDL",2000,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","8","1",,"1","8",,27,10.1109/92.820756,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034135575&doi=10.1109%2f92.820756&partnerID=40&md5=4ce0f2c5c4427c564bfd55f318c0bbd6",Article,Scopus,2-s2.0-0034135575
"Shankiti, Ali M., Leeser, Miriam","Implementing a RAKE receiver for wireless communications on an FPGA-based computer system",2000,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"145","151",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033682814&partnerID=40&md5=aa1f3573d932f9ea6a0cbc204f6ac6ae",Conference Paper,Scopus,2-s2.0-0033682814
"Leeser, M., Theiler, J., Estlick, M., Szymanski, J.J.","Design tradeoffs in a hardware implementation of the k-means clustering algorithm",2000,"Proceedings of the IEEE Sensor Array and Multichannel Signal Processing Workshop","2000-January",, 878063,"520","524",,15,10.1109/SAM.2000.878063,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0010870265&doi=10.1109%2fSAM.2000.878063&partnerID=40&md5=692ce8563f57bd14e95bb31ba1b486af",Conference Paper,Scopus,2-s2.0-0010870265
"Leeser, M., Belanovic, P., Estlick, M., Gokhale, M., Szymanski, J.J., Theiler, J.","Carrier frequency offset compensation for uplink of OFDM-FDMA systems",2000,"IEEE International Conference on Communications","1",,,"425","429",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033720802&partnerID=40&md5=fd2d08da317bb3614233e433d981dfa4",Article,Scopus,2-s2.0-0033720802
"Leeser, Miriam, Matulis, Karen","Adaptive motor control with reconfigurable logic",1999,"Proceedings of SPIE - The International Society for Optical Engineering","3844",,,"122","128",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033355862&partnerID=40&md5=a7c0aa726d43df3a13c73141ab40c0d8",Conference Paper,Scopus,2-s2.0-0033355862
"Soderquist, Peter, Leeser, Miriam","Enabling MPEG-2 video playback in embedded systems through improved data cache efficiency",1999,"Proceedings of SPIE - The International Society for Optical Engineering","3528",,,"225","236",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032639730&partnerID=40&md5=fec9332d21e7eb980651df552a6ceded",Article,Scopus,2-s2.0-0032639730
"Tarafdar, Shantanu, Leeser, Miriam, Yin, Zixin","Integrating floorplanning in data-transfer based high-level synthesis",1998,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"412","417",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032315115&partnerID=40&md5=cc41f8a5afa5832f4ed33dd54297eeb6",Conference Paper,Scopus,2-s2.0-0032315115
"Leeser, M., Kitaryeva, N., Crisman, J.","Spatial and color clustering on an FPGA-based computer system",1998,"Proceedings of SPIE - The International Society for Optical Engineering","3526",,,"25","33",,4,10.1117/12.327039,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037622074&doi=10.1117%2f12.327039&partnerID=40&md5=499f9a4023e74102bd5c9fb86b4e5d2f",Conference Paper,Scopus,2-s2.0-0037622074
"Tarafdar, Shantanu, Leeser, Miriam","DT-model: High-level synthesis using data transfers",1998,"Proceedings - Design Automation Conference",,,,"114","117",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031645158&partnerID=40&md5=ab5f60d9e28a6c4d6ad10eda824f9444",Conference Paper,Scopus,2-s2.0-0031645158
"Doncev, Goran, Leeser, Miriam, Tarafdar, Shantanu","Truly rapid prototyping requires high level synthesis",1998,"Proceedings of the International Workshop on Rapid System Prototyping",,,,"101","106",,4,10.1109/IWRSP.1998.676676,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031700354&doi=10.1109%2fIWRSP.1998.676676&partnerID=40&md5=b139a3bc4f79ef92840fca8b562b0d59",Conference Paper,Scopus,2-s2.0-0031700354
"Leeser, M., Meleis, W.M., Vai, M.M., Chiricescu, S., Xu, W., Zavracky, P.M.","Rothko: A three-dimensional FPGA",1998,"IEEE Design and Test of Computers","15","1",,"16","23",,30,10.1109/54.655178,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031706224&doi=10.1109%2f54.655178&partnerID=40&md5=5427f92ec6cdd04df3ecf4bb2fef4b59",Article,Scopus,2-s2.0-0031706224
"Soderquist, Peter, Leeser, Miriam","Optimizing the data cache performance of a software MPEG-2 video decoder",1997,"Proceedings of the ACM International Multimedia Conference &amp; Exhibition",,,,"291","301",,31,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031382333&partnerID=40&md5=a6c90835754d40f75f713d04a5e67464",Conference Paper,Scopus,2-s2.0-0031382333
"Soderquist, Peter, Leeser, Miriam","Memory traffic and data cache behavior of an MPEG-2 software decoder",1997,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"417","422",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031372091&partnerID=40&md5=5d895d677be1b785fb932439748fa317",Conference Paper,Scopus,2-s2.0-0031372091
"Meleis, Waleed M., Leeser, Miriam, Zavracky, Paul, Vai, Mankuan M.","Architectural design of a three dimensional FPGA",1997,"Proceedings of the Conference on Advanced Research in VLSI",,,,"256","268",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031388636&partnerID=40&md5=6ed9b523b40fd68f6e4f3cf03d72f32d",Conference Paper,Scopus,2-s2.0-0031388636
"Soderquist, P., Leeser, M.","Division and square root choosing the right implementation",1997,"IEEE Micro","17","4",,"56","66",,41,10.1109/40.612224,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031192602&doi=10.1109%2f40.612224&partnerID=40&md5=2501f82fe68a4449f5fe0cbb562aa89c",Article,Scopus,2-s2.0-0031192602
"Leeser, M., Meleis, W.M., Vai, M.M., Zavracky, P.","Rothko: A three dimensional FPGA architecture, its fabrication, and design tools",1997,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1304",,,"21","30",,,10.1007/3-540-63465-7_207,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84957881190&doi=10.1007%2f3-540-63465-7_207&partnerID=40&md5=0beb6e5a8484b77859cecba0367d2cef",Conference Paper,Scopus,2-s2.0-84957881190
"Leeser, Miriam E., Tarafdar, Shantanu, Li, Yanbing","Rapid prototyping of datapath intensive architectures with HML: an abstract hardware description language",1996,"Proceedings of SPIE - The International Society for Optical Engineering","2914",,,"259","270",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030358784&partnerID=40&md5=7483a39f5e0c2e2b682b138c01e4eb95",Article,Scopus,2-s2.0-0030358784
"Soderquist, P., Leeser, M.","Area and Performance Tradeoffs in Floating-Point Divide and Square-Root Implementations",1996,"ACM Computing Surveys","28","3",,"518","564",,43,10.1145/243439.243481,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33745088144&doi=10.1145%2f243439.243481&partnerID=40&md5=a2a073145b71bd541c2dc8b0fe26daf4",Article,Scopus,2-s2.0-33745088144
"Li, Yanbing, Leeser, Miriam","HML: an innovative hardware description language and its translation to VHDL",1995,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,,"691","696",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029485574&partnerID=40&md5=7f9f088bb2ebb495f7ba193a4c5811af",Conference Paper,Scopus,2-s2.0-0029485574
"Leeser, Miriam, O'Leary, John","Verification of a subtractive radix-2 square root algorithm and implementation",1995,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"526","531",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029519509&partnerID=40&md5=463e9f8b2acc070370f4dbdc3389b968",Conference Paper,Scopus,2-s2.0-0029519509
"Aagaard, M., Leeser, M.","Verifying a Logic-Synthesis Algorithm and Implementation: A Case Study in Software Verification",1995,"IEEE Transactions on Software Engineering","21","10",,"822","833",,4,10.1109/32.469458,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029389884&doi=10.1109%2f32.469458&partnerID=40&md5=b6cd9e2cc8d1d3a40b5bd1c69091c12b",Article,Scopus,2-s2.0-0029389884
"Soderquist, Peter, Leeser, Miriam","Area/performance comparison of subtractive and multiplicative divide/square root implementations",1995,"Proceedings - Symposium on Computer Arithmetic",,,,"132","139",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029216689&partnerID=40&md5=c4dd5ae2561230f1f4af88f31c82d74f",Conference Paper,Scopus,2-s2.0-0029216689
"Aagaard, M., Leeser, M.","Reasoning about pipelines with structural hazards",1995,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","901",,,"13","32",,2,10.1007/3-540-59047-1_40,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84947423057&doi=10.1007%2f3-540-59047-1_40&partnerID=40&md5=886839688add38b6e1d1f7e33a9eb24b",Conference Paper,Scopus,2-s2.0-84947423057
"Takach, Andres, Wolf, Wayne, Leeser, Miriam","Automation model for scheduling constraints in synchronous machines",1995,"IEEE Transactions on Computers","44","1",,"1","12",,14,10.1109/12.368014,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029219029&doi=10.1109%2f12.368014&partnerID=40&md5=89ce559ada2070d59d84185e292b9cba",Article,Scopus,2-s2.0-0029219029
"O'Leary, J., Leeser, M., Hickey, J., Aagaard, M.","Non-Restoring integer square root: A case study in design by principled optimization",1995,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","901",,,"52","71",,11,10.1007/3-540-59047-1_42,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84958976579&doi=10.1007%2f3-540-59047-1_42&partnerID=40&md5=5a25ef9fba999d354544b6e008580c96",Conference Paper,Scopus,2-s2.0-84958976579
"Linderman, Mark, Leeser, Miriam","Simulation of digital circuits in the presence of uncertainty",1994,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",,,,"248","251",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028727567&partnerID=40&md5=1c0ed5df78b6e02527e7b57f065f33d1",Article,Scopus,2-s2.0-0028727567
"Aagaard, M., Leeser, M.","A methodology for efficient hardware verification",1994,"Formal Methods in System Design","5","1-2",,"95","117",,1,10.1007/BF01384235,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028460699&doi=10.1007%2fBF01384235&partnerID=40&md5=55772fc6bf785a6bff4d6ac088411977",Article,Scopus,2-s2.0-0028460699
"Aagaard, Mark, Leeser, Miriam","PBS: Proven Boolean simplification",1994,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","13","4",,"459","470",,3,10.1109/43.275356,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028419255&doi=10.1109%2f43.275356&partnerID=40&md5=246d04dca75012d9bc0392fc7c15263f",Article,Scopus,2-s2.0-0028419255
"Leeser, M.","High level synthesis and generation FPGAs with the BEDROC system",1993,"Journal of VLSI Signal Processing","6","3",,"","",,,10.1007/BF01608541,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34250084765&doi=10.1007%2fBF01608541&partnerID=40&md5=68e10bacb58a62a10a864a8851e98828",Erratum,Scopus,2-s2.0-34250084765
"Aagaard, Mark, Leeser, Miriam","Framework for specifying and designing pipelines",1993,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"548","551",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027885473&partnerID=40&md5=4e90da78f6549d29438d8afde5a9f33b",Conference Paper,Scopus,2-s2.0-0027885473
"Aagaard, Mark, Leeser, Miriam","Methodology for reusable hardware proofs",1993,"IFIP Transactions A: Computer Science and Technology",,"A-20",,"177","196",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027750105&partnerID=40&md5=d6df041f165db304f8572769e1459cf2",Book,Scopus,2-s2.0-0027750105
"O'Leary, John, Linderman, Mark, Leeser, Miriam, Aagaard, Mark","HML: a hardware description language based on standard ML",1993,"IFIP Transactions A: Computer Science and Technology",,"A-32",,"327","334",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027740579&partnerID=40&md5=38492c9a925a5ec1fc44e8323b06be62",Book,Scopus,2-s2.0-0027740579
"Leeser, M., Chapman, R., Aagaard, M., Linderman, M., Meier, S.","High level synthesis and generating FPGAs with the BEDROC system",1993,"Journal of VLSI Signal Processing","6","2",,"191","214",,4,10.1007/BF01607881,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027641153&doi=10.1007%2fBF01607881&partnerID=40&md5=00e21ced49802cc5de91502d52454d33",Article,Scopus,2-s2.0-0027641153
"Aagaard, Mark, Leeser, Miriam","Formally verified system for logic synthesis",1991,"IEEE International Conference on Computer Design - VLSI in Computers and Processors",,,,"346","350",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026284334&partnerID=40&md5=2cbf41247e74cd9393fecf35b55c41a0",Conference Paper,Scopus,2-s2.0-0026284334
"Leeser, Miriam, Aagaard, Mark, Linderman, Mark, Chapman, Richard, Johnson, Richard, Meier, Stephan","BEDROC high level synthesis system",1991,"Fourth Annual IEEE International ASIC Conference and Exhibit",,,,"P2","5.1-P2-5.5",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026297378&partnerID=40&md5=7d2a3a4708b845c06d5441b16042fd93",Conference Paper,Scopus,2-s2.0-0026297378
"Basin, D.A., Brown, G.M., Leeser, M.E.","Formally verified synthesis of combinational CMOS circuits",1991,"Integration, the VLSI Journal","11","3",,"235","250",,,10.1016/0167-9260(91)90048-P,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026169789&doi=10.1016%2f0167-9260%2891%2990048-P&partnerID=40&md5=e347502021a3f01c2719c77b66663fc1",Article,Scopus,2-s2.0-0026169789
"Leeser, M.E.","Reasoning About the Function and Timing of Integrated Circuits with Interval Temporal Logic",1989,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","8","12",,"1233","1246",,2,10.1109/43.44505,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024882056&doi=10.1109%2f43.44505&partnerID=40&md5=c58eb94759c92c1e767a830f377f44b3",Article,Scopus,2-s2.0-0024882056
"Clocksin, W.F., Leeser, M.E.","Automatic determination of signal flow through MOS transistor networks",1986,"Integration, the VLSI Journal","4","1",,"53","63",,3,10.1016/0167-9260(86)90037-4,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0022691103&doi=10.1016%2f0167-9260%2886%2990037-4&partnerID=40&md5=4759d7ed757f8efa9bd421d456e91bfd",Letter,Scopus,2-s2.0-0022691103
