--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
D:/Homeworks/FPGA_codes/counter2/iseconfig/filter.filter -intstyle ise -v 3 -s
5 -n 3 -fastpaths -xml counter2.twx counter2.ncd -o counter2.twr counter2.pcf
-ucf counter2.ucf

Design file:              counter2.ncd
Physical constraint file: counter2.pcf
Device,package,speed:     xc3s50,pq208,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 26 paths analyzed, 14 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.371ns.
--------------------------------------------------------------------------------

Paths for end point out_3 (SLICE_X10Y23.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               out_1 (FF)
  Destination:          out_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.371ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: out_1 to out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.YQ      Tcko                  0.626   out_0
                                                       out_1
    SLICE_X11Y22.G1      net (fanout=5)        0.648   out_1
    SLICE_X11Y22.Y       Tilo                  0.479   out_or0000
                                                       out_or0000_SW0
    SLICE_X11Y22.F3      net (fanout=1)        0.014   out_or0000_SW0/O
    SLICE_X11Y22.X       Tilo                  0.479   out_or0000
                                                       out_or0000
    SLICE_X10Y23.SR      net (fanout=2)        1.233   out_or0000
    SLICE_X10Y23.CLK     Tsrck                 0.892   out_3
                                                       out_3
    -------------------------------------------------  ---------------------------
    Total                                      4.371ns (2.476ns logic, 1.895ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               out_0 (FF)
  Destination:          out_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.245ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: out_0 to out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.XQ      Tcko                  0.626   out_0
                                                       out_0
    SLICE_X11Y22.G3      net (fanout=6)        0.522   out_0
    SLICE_X11Y22.Y       Tilo                  0.479   out_or0000
                                                       out_or0000_SW0
    SLICE_X11Y22.F3      net (fanout=1)        0.014   out_or0000_SW0/O
    SLICE_X11Y22.X       Tilo                  0.479   out_or0000
                                                       out_or0000
    SLICE_X10Y23.SR      net (fanout=2)        1.233   out_or0000
    SLICE_X10Y23.CLK     Tsrck                 0.892   out_3
                                                       out_3
    -------------------------------------------------  ---------------------------
    Total                                      4.245ns (2.476ns logic, 1.769ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               out_2 (FF)
  Destination:          out_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.775ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: out_2 to out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y23.YQ      Tcko                  0.626   out_3
                                                       out_2
    SLICE_X11Y22.F2      net (fanout=4)        0.545   out_2
    SLICE_X11Y22.X       Tilo                  0.479   out_or0000
                                                       out_or0000
    SLICE_X10Y23.SR      net (fanout=2)        1.233   out_or0000
    SLICE_X10Y23.CLK     Tsrck                 0.892   out_3
                                                       out_3
    -------------------------------------------------  ---------------------------
    Total                                      3.775ns (1.997ns logic, 1.778ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point out_2 (SLICE_X10Y23.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               out_1 (FF)
  Destination:          out_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.371ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: out_1 to out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.YQ      Tcko                  0.626   out_0
                                                       out_1
    SLICE_X11Y22.G1      net (fanout=5)        0.648   out_1
    SLICE_X11Y22.Y       Tilo                  0.479   out_or0000
                                                       out_or0000_SW0
    SLICE_X11Y22.F3      net (fanout=1)        0.014   out_or0000_SW0/O
    SLICE_X11Y22.X       Tilo                  0.479   out_or0000
                                                       out_or0000
    SLICE_X10Y23.SR      net (fanout=2)        1.233   out_or0000
    SLICE_X10Y23.CLK     Tsrck                 0.892   out_3
                                                       out_2
    -------------------------------------------------  ---------------------------
    Total                                      4.371ns (2.476ns logic, 1.895ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               out_0 (FF)
  Destination:          out_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.245ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: out_0 to out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.XQ      Tcko                  0.626   out_0
                                                       out_0
    SLICE_X11Y22.G3      net (fanout=6)        0.522   out_0
    SLICE_X11Y22.Y       Tilo                  0.479   out_or0000
                                                       out_or0000_SW0
    SLICE_X11Y22.F3      net (fanout=1)        0.014   out_or0000_SW0/O
    SLICE_X11Y22.X       Tilo                  0.479   out_or0000
                                                       out_or0000
    SLICE_X10Y23.SR      net (fanout=2)        1.233   out_or0000
    SLICE_X10Y23.CLK     Tsrck                 0.892   out_3
                                                       out_2
    -------------------------------------------------  ---------------------------
    Total                                      4.245ns (2.476ns logic, 1.769ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               out_2 (FF)
  Destination:          out_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.775ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: out_2 to out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y23.YQ      Tcko                  0.626   out_3
                                                       out_2
    SLICE_X11Y22.F2      net (fanout=4)        0.545   out_2
    SLICE_X11Y22.X       Tilo                  0.479   out_or0000
                                                       out_or0000
    SLICE_X10Y23.SR      net (fanout=2)        1.233   out_or0000
    SLICE_X10Y23.CLK     Tsrck                 0.892   out_3
                                                       out_2
    -------------------------------------------------  ---------------------------
    Total                                      3.775ns (1.997ns logic, 1.778ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point out_0 (SLICE_X10Y22.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               out_1 (FF)
  Destination:          out_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.371ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: out_1 to out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.YQ      Tcko                  0.626   out_0
                                                       out_1
    SLICE_X11Y22.G1      net (fanout=5)        0.648   out_1
    SLICE_X11Y22.Y       Tilo                  0.479   out_or0000
                                                       out_or0000_SW0
    SLICE_X11Y22.F3      net (fanout=1)        0.014   out_or0000_SW0/O
    SLICE_X11Y22.X       Tilo                  0.479   out_or0000
                                                       out_or0000
    SLICE_X10Y22.SR      net (fanout=2)        1.233   out_or0000
    SLICE_X10Y22.CLK     Tsrck                 0.892   out_0
                                                       out_0
    -------------------------------------------------  ---------------------------
    Total                                      4.371ns (2.476ns logic, 1.895ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               out_0 (FF)
  Destination:          out_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.245ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: out_0 to out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.XQ      Tcko                  0.626   out_0
                                                       out_0
    SLICE_X11Y22.G3      net (fanout=6)        0.522   out_0
    SLICE_X11Y22.Y       Tilo                  0.479   out_or0000
                                                       out_or0000_SW0
    SLICE_X11Y22.F3      net (fanout=1)        0.014   out_or0000_SW0/O
    SLICE_X11Y22.X       Tilo                  0.479   out_or0000
                                                       out_or0000
    SLICE_X10Y22.SR      net (fanout=2)        1.233   out_or0000
    SLICE_X10Y22.CLK     Tsrck                 0.892   out_0
                                                       out_0
    -------------------------------------------------  ---------------------------
    Total                                      4.245ns (2.476ns logic, 1.769ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               out_2 (FF)
  Destination:          out_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.775ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: out_2 to out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y23.YQ      Tcko                  0.626   out_3
                                                       out_2
    SLICE_X11Y22.F2      net (fanout=4)        0.545   out_2
    SLICE_X11Y22.X       Tilo                  0.479   out_or0000
                                                       out_or0000
    SLICE_X10Y22.SR      net (fanout=2)        1.233   out_or0000
    SLICE_X10Y22.CLK     Tsrck                 0.892   out_0
                                                       out_0
    -------------------------------------------------  ---------------------------
    Total                                      3.775ns (1.997ns logic, 1.778ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point out_3 (SLICE_X10Y23.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.877ns (requirement - (clock path skew + uncertainty - data path))
  Source:               out_1 (FF)
  Destination:          out_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.877ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: out_1 to out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.YQ      Tcko                  0.501   out_0
                                                       out_1
    SLICE_X10Y23.F4      net (fanout=5)        0.283   out_1
    SLICE_X10Y23.CLK     Tckf        (-Th)    -0.093   out_3
                                                       Mcount_out_xor<3>11
                                                       out_3
    -------------------------------------------------  ---------------------------
    Total                                      0.877ns (0.594ns logic, 0.283ns route)
                                                       (67.7% logic, 32.3% route)

--------------------------------------------------------------------------------

Paths for end point out_3 (SLICE_X10Y23.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.895ns (requirement - (clock path skew + uncertainty - data path))
  Source:               out_2 (FF)
  Destination:          out_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.895ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: out_2 to out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y23.YQ      Tcko                  0.501   out_3
                                                       out_2
    SLICE_X10Y23.F3      net (fanout=4)        0.301   out_2
    SLICE_X10Y23.CLK     Tckf        (-Th)    -0.093   out_3
                                                       Mcount_out_xor<3>11
                                                       out_3
    -------------------------------------------------  ---------------------------
    Total                                      0.895ns (0.594ns logic, 0.301ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------

Paths for end point out_2 (SLICE_X10Y23.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.909ns (requirement - (clock path skew + uncertainty - data path))
  Source:               out_2 (FF)
  Destination:          out_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.909ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: out_2 to out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y23.YQ      Tcko                  0.501   out_3
                                                       out_2
    SLICE_X10Y23.G3      net (fanout=4)        0.315   out_2
    SLICE_X10Y23.CLK     Tckg        (-Th)    -0.093   out_3
                                                       Mcount_out_xor<2>11
                                                       out_2
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (0.594ns logic, 0.315ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.634ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.683ns (Tcl)
  Physical resource: out_3/CLK
  Logical resource: out_3/CK
  Location pin: SLICE_X10Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.634ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.683ns (Tch)
  Physical resource: out_3/CLK
  Logical resource: out_3/CK
  Location pin: SLICE_X10Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.634ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.366ns (732.064MHz) (Tcp)
  Physical resource: out_3/CLK
  Logical resource: out_3/CK
  Location pin: SLICE_X10Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.371|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 26 paths, 0 nets, and 20 connections

Design statistics:
   Minimum period:   4.371ns{1}   (Maximum frequency: 228.781MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 09 11:23:23 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 137 MB



