From 5d674f919e18ba82d564a000a571a4db5a27d34d Mon Sep 17 00:00:00 2001
From: "wenjie.li" <wenjie.li@amlogic.com>
Date: Wed, 27 Nov 2013 15:42:25 +0800
Subject: [PATCH 2077/5965] pd#83290:change k100 edp from 60Hz/8bit/4lane to
 60Hz/6bit/2lane

---
 arch/arm/boot/dts/amlogic/meson8_k100_v1.dtd |  6 +-
 drivers/amlogic/display/vout/aml_lcd.dtd     |  6 +-
 drivers/amlogic/display/vout/lcdoutc.c       | 73 +++++++++++++++++++-
 3 files changed, 78 insertions(+), 7 deletions(-)

diff --git a/arch/arm/boot/dts/amlogic/meson8_k100_v1.dtd b/arch/arm/boot/dts/amlogic/meson8_k100_v1.dtd
index 185e037c784d..e815875a3f56 100755
--- a/arch/arm/boot/dts/amlogic/meson8_k100_v1.dtd
+++ b/arch/arm/boot/dts/amlogic/meson8_k100_v1.dtd
@@ -918,7 +918,7 @@ sdio{
 		
 		lcd_model_name ="lcd_LP097QX1";	/** lcd model name for uboot driver */
 		lcd_model_config = <&lcd_LP097QX1>;	/** choose panel model config */
-		lcd_bits_user=<8>;	/** user defined lcd bits(6 or 8, decided by hardware design; only valid when lcd_bits_option=1) */
+		lcd_bits_user=<6>;	/** user defined lcd bits(6 or 8, decided by hardware design; only valid when lcd_bits_option=1) */
 		
 		/* below configs are decided by hardware design, you can modify them if needed. */
 		//ttl config
@@ -952,7 +952,7 @@ sdio{
 		mipi_dsi_lane_speed_user_min_max=<0 200 1000>; /** mipi_lane_speed_user(0=auto setting, 1=user define), speed_min,spend_max(unit in MHz, only valid when mipi_lane_speed_user=1)*/
 		lvds_vswing=<1>;	/** lvds_vswing_level(default level=1, support level 0,1,2,3,4) */
 		lvds_user_repack=<0 0>;	/** lvds_repack_user(0=auto setting, 1=user define), lvds_repack(0=JEIDA mode data mapping, 1=VESA mode data mapping. only valid when lvds_repack_user=1) */
-		edp_user_link_rate_lane_count=<1 1 4>;	/** edp_user(0=auto setting, 1=user define), link_rate(0=1.62G, 1=2.7G, only valid when edp_user=1), lane_count(support 1,2,4, only valid when edp_user=1) */
+		edp_user_link_rate_lane_count=<1 1 2>;	/** edp_user(0=auto setting, 1=user define), link_rate(0=1.62G, 1=2.7G, only valid when edp_user=1), lane_count(support 1,2,4, only valid when edp_user=1) */
 		edp_link_adaptive_vswing=<0 0>;	/** adaptive(0=fixed user defined vswing, 1=auto setting vswing by training), vswing(support level 0,1,2,3, user defined vswing, only valid when adaptive=0) */
 		rgb_base_coeff=<0xf0 0x74a>;	/** rgb_base, rgb_coeff */
 		video_on_pixel_line=<120 22>;	/** video_on_pixel, video_on_line */
@@ -1009,7 +1009,7 @@ sdio{
 		model_name="LP097QX1";	/** lcd model name */
 		interface="edp";		/** lcd_interface(mipi, lvds, edp, ttl) */
 		active_area=<197 147>;	/** lcd active_area or display_area horizontal size, vertical size : (unit in mm, you can find them on the home page of lcd spec) */
-		lcd_bits_option=<8 0>;	/** lcd_bits(6,8), bits_option(0=only support one mode as lcd_bits define, 1=both support 6/8bit) */
+		lcd_bits_option=<8 1>;	/** lcd_bits(6,8), bits_option(0=only support one mode as lcd_bits define, 1=both support 6/8bit) */
 		
 		resolution=<2048 1536>;	/** horizontal resolution, vertical resolution */
 		period=<2219 1560>;		/** horizontal period(htotal), vertical period(vtotal) */
diff --git a/drivers/amlogic/display/vout/aml_lcd.dtd b/drivers/amlogic/display/vout/aml_lcd.dtd
index 1f238671bfc6..3c03a7fa740e 100755
--- a/drivers/amlogic/display/vout/aml_lcd.dtd
+++ b/drivers/amlogic/display/vout/aml_lcd.dtd
@@ -81,7 +81,7 @@
 		
 		lcd_model_name ="lcd_LP097QX1";	/** lcd model name for uboot driver */
 		lcd_model_config = <&lcd_LP097QX1>;	/** choose panel model config */
-		lcd_bits_user=<8>;	/** user defined lcd bits(6 or 8, decided by hardware design; only valid when lcd_bits_option=1) */
+		lcd_bits_user=<6>;	/** user defined lcd bits(6 or 8, decided by hardware design; only valid when lcd_bits_option=1) */
 		
 		/* below configs are decided by hardware design, you can modify them if needed. */
 		//ttl config
@@ -115,7 +115,7 @@
 		mipi_dsi_lane_speed_user_min_max=<0 200 1000>; /** mipi_lane_speed_user(0=auto setting, 1=user define), speed_min,spend_max(unit in MHz, only valid when mipi_lane_speed_user=1)*/
 		lvds_vswing=<1>;	/** lvds_vswing_level(default level=1, support level 0,1,2,3,4) */
 		lvds_user_repack=<0 0>;	/** lvds_repack_user(0=auto setting, 1=user define), lvds_repack(0=JEIDA mode data mapping, 1=VESA mode data mapping. only valid when lvds_repack_user=1) */
-		edp_user_link_rate_lane_count=<1 1 4>;	/** edp_user(0=auto setting, 1=user define), link_rate(0=1.62G, 1=2.7G, only valid when edp_user=1), lane_count(support 1,2,4, only valid when edp_user=1) */
+		edp_user_link_rate_lane_count=<1 1 2>;	/** edp_user(0=auto setting, 1=user define), link_rate(0=1.62G, 1=2.7G, only valid when edp_user=1), lane_count(support 1,2,4, only valid when edp_user=1) */
 		edp_link_adaptive_vswing=<0 0>;	/** adaptive(0=fixed user defined vswing, 1=auto setting vswing by training), vswing(support level 0,1,2,3, user defined vswing, only valid when adaptive=0) */
 		rgb_base_coeff=<0xf0 0x74a>;	/** rgb_base, rgb_coeff */
 		video_on_pixel_line=<120 22>;	/** video_on_pixel, video_on_line */
@@ -172,7 +172,7 @@
 		model_name="LP097QX1";	/** lcd model name */
 		interface="edp";		/** lcd_interface(mipi, lvds, edp, ttl) */
 		active_area=<197 147>;	/** lcd active_area or display_area horizontal size, vertical size : (unit in mm, you can find them on the home page of lcd spec) */
-		lcd_bits_option=<8 0>;	/** lcd_bits(6,8), bits_option(0=only support one mode as lcd_bits define, 1=both support 6/8bit) */
+		lcd_bits_option=<8 1>;	/** lcd_bits(6,8), bits_option(0=only support one mode as lcd_bits define, 1=both support 6/8bit) */
 		
 		resolution=<2048 1536>;	/** horizontal resolution, vertical resolution */
 		period=<2219 1560>;		/** horizontal period(htotal), vertical period(vtotal) */
diff --git a/drivers/amlogic/display/vout/lcdoutc.c b/drivers/amlogic/display/vout/lcdoutc.c
index 09db79ffc884..d5508781b5b5 100755
--- a/drivers/amlogic/display/vout/lcdoutc.c
+++ b/drivers/amlogic/display/vout/lcdoutc.c
@@ -2537,7 +2537,7 @@ static void lcd_tcon_config(Lcd_Config_t *pConf)
 static void select_edp_link_config(Lcd_Config_t *pConf)
 {
 	unsigned bit_rate;
-	
+	unsigned link_rate;
 	bit_rate = (pConf->lcd_timing.lcd_clk / 1000) * pConf->lcd_basic.lcd_bits * 3 / 1000;	//Mbps
 	
 	if (pConf->lcd_control.edp_config->link_user == 0) {
@@ -2573,6 +2573,77 @@ static void select_edp_link_config(Lcd_Config_t *pConf)
 	}
 	else {
 		pConf->lcd_control.edp_config->link_rate = (pConf->lcd_control.edp_config->link_rate == 0) ? VAL_EDP_TX_LINK_BW_SET_162 : VAL_EDP_TX_LINK_BW_SET_270;
+		link_rate=(pConf->lcd_control.edp_config->link_rate==VAL_EDP_TX_LINK_BW_SET_162)?EDP_TX_LINK_CAPACITY_162:EDP_TX_LINK_CAPACITY_270;
+		if (bit_rate > link_rate*pConf->lcd_control.edp_config->lane_count){
+			if(pConf->lcd_basic.lcd_bits == 8){
+					pConf->lcd_basic.lcd_bits = 6;
+					bit_rate = (pConf->lcd_timing.lcd_clk / 1000) * pConf->lcd_basic.lcd_bits * 3 / 1000;	//Mbps
+					if (bit_rate > 	link_rate*pConf->lcd_control.edp_config->lane_count){
+							if(pConf->lcd_control.edp_config->lane_count == 1||pConf->lcd_control.edp_config->lane_count == 2){
+									pConf->lcd_control.edp_config->lane_count = 4;
+									if(bit_rate > link_rate*pConf->lcd_control.edp_config->lane_count){
+										if(pConf->lcd_control.edp_config->link_rate == VAL_EDP_TX_LINK_BW_SET_162){
+											pConf->lcd_control.edp_config->link_rate =VAL_EDP_TX_LINK_BW_SET_270;
+											link_rate=(pConf->lcd_control.edp_config->link_rate==VAL_EDP_TX_LINK_BW_SET_162)?EDP_TX_LINK_CAPACITY_162:EDP_TX_LINK_CAPACITY_270;
+											if(bit_rate > link_rate*pConf->lcd_control.edp_config->lane_count){
+												printk("lane speed cannot satified with bit_rate.please check the setting of lcd_clk and use default setting\n");
+												pConf->lcd_timing.lcd_clk =50 *pConf->lcd_basic.h_period * pConf->lcd_basic.v_period ;
+											}
+										}
+										else{
+											printk("lane speed cannot satified with bit_rate.please check the setting of lcd_clk and use default setting\n");
+											pConf->lcd_timing.lcd_clk =50 *pConf->lcd_basic.h_period * pConf->lcd_basic.v_period ;
+										}
+									}
+							}
+							else if(pConf->lcd_control.edp_config->link_rate == VAL_EDP_TX_LINK_BW_SET_162){
+									pConf->lcd_control.edp_config->link_rate =VAL_EDP_TX_LINK_BW_SET_270;
+									link_rate=(pConf->lcd_control.edp_config->link_rate==VAL_EDP_TX_LINK_BW_SET_162)?EDP_TX_LINK_CAPACITY_162:EDP_TX_LINK_CAPACITY_270;
+										if(bit_rate > link_rate*pConf->lcd_control.edp_config->lane_count){
+											printk("lane speed cannot satified with bit_rate.please check the setting of lcd_clk and use default setting\n");
+											pConf->lcd_timing.lcd_clk =50 *pConf->lcd_basic.h_period * pConf->lcd_basic.v_period ;
+										}
+						 }
+						 else{
+						 			printk("lane speed cannot satified with bit_rate.please check the setting of lcd_clk and use default setting\n");
+									pConf->lcd_timing.lcd_clk =50 *pConf->lcd_basic.h_period * pConf->lcd_basic.v_period ;
+						}						 	
+					}
+				}
+			else {
+					if(pConf->lcd_control.edp_config->lane_count == 1||pConf->lcd_control.edp_config->lane_count == 2){
+							pConf->lcd_control.edp_config->lane_count = 4;
+							if(bit_rate > link_rate*pConf->lcd_control.edp_config->lane_count){
+									if(pConf->lcd_control.edp_config->link_rate == VAL_EDP_TX_LINK_BW_SET_162){
+											pConf->lcd_control.edp_config->link_rate =VAL_EDP_TX_LINK_BW_SET_270;
+											link_rate=(pConf->lcd_control.edp_config->link_rate==VAL_EDP_TX_LINK_BW_SET_162)?EDP_TX_LINK_CAPACITY_162:EDP_TX_LINK_CAPACITY_270;
+												if(bit_rate >link_rate*pConf->lcd_control.edp_config->lane_count){
+														printk("lane speed cannot satified with bit_rate.please check the setting of lcd_clk and use default setting\n");
+														pConf->lcd_timing.lcd_clk =50 *pConf->lcd_basic.h_period * pConf->lcd_basic.v_period ;
+												}
+									}
+									else {
+										printk("lane speed cannot satified with bit_rate.please check the setting of lcd_clk and use default setting\n");
+										pConf->lcd_timing.lcd_clk =50 *pConf->lcd_basic.h_period * pConf->lcd_basic.v_period ;
+									}
+						}
+				}
+				else {
+						if(pConf->lcd_control.edp_config->link_rate == VAL_EDP_TX_LINK_BW_SET_162){
+								pConf->lcd_control.edp_config->link_rate =VAL_EDP_TX_LINK_BW_SET_270;
+								link_rate=(pConf->lcd_control.edp_config->link_rate==VAL_EDP_TX_LINK_BW_SET_162)?EDP_TX_LINK_CAPACITY_162:EDP_TX_LINK_CAPACITY_270;
+										if(bit_rate > link_rate*pConf->lcd_control.edp_config->lane_count){
+												printk("lane speed cannot satified with bit_rate.please check the setting of lcd_clk and use default setting\n");
+												pConf->lcd_timing.lcd_clk =50 *pConf->lcd_basic.h_period * pConf->lcd_basic.v_period ;
+											}
+						}
+						else {
+									printk("lane speed cannot satified with bit_rate.please check the setting of lcd_clk and use default setting\n");
+									pConf->lcd_timing.lcd_clk =50 *pConf->lcd_basic.h_period * pConf->lcd_basic.v_period ;
+						}
+				}
+			}
+		}
 	}
 }
 #endif
-- 
2.19.0

