 
                              IC Compiler II (TM)

             Version S-2021.06-SP4 for linux64 - Nov 25, 2021 -SLE

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

icc2_shell> set_app_var link_library ../ref/lib/db_nldm/saed14rvt_tt0p8v25c.db
../ref/lib/db_nldm/saed14rvt_tt0p8v25c.db
icc2_shell> create_lib johnson -technology ../ref/tech/NDM/saed14rvt_1p9m.tf -ref_libs ../ref/lib/NDM/saed14rvt_frame_only.ndm/
Warning: Pitch 0.600000 for layer MRDL is less than sum(4.000000) of minSpacing(2.000000) and minWidth(2.000000).(saed14rvt_1p9m.tf line:1445) (TECH-223)
Warning: The value of the pitch attribute of layer MRDL is invalid. Attribute pitch should not be less than sum of attribute minWidth and minSpacing. (saed14rvt_1p9m.tf line 1445) (TECH-050)
Information: Loading technology file '/net/marysrock.ece.Virginia.EDU/maryisan/users/hwu6hc/lab03_ic_compilerII/ref/tech/NDM/saed14rvt_1p9m.tf' (FILE-007)
...Created 2 lib groups

... 2 cell libraries to build.


... checking whether need to build cell library: saed14rvt_tt0p8v25c.ndm (1/2)
... checking whether can reuse library under output directory
cannot reuse CLIBs/saed14rvt_tt0p8v25c.ndm under output directory: library not exists

... checking whether need to build cell library: saed14rvt_tt0p8v25c_physical_only.ndm (2/2)
... checking whether can reuse library under output directory
cannot reuse CLIBs/saed14rvt_tt0p8v25c_physical_only.ndm under output directory: library not exists

... processing cell library: saed14rvt_tt0p8v25c.ndm (1/2)
... run lm_shell to build the cell library
........................
created new cell library under output directory: CLIBs/saed14rvt_tt0p8v25c.ndm

... processing cell library: saed14rvt_tt0p8v25c_physical_only.ndm (2/2)
... run lm_shell to build the cell library
....................
created new cell library under output directory: CLIBs/saed14rvt_tt0p8v25c_physical_only.ndm


Information: Successfully built 2 reference libraries: saed14rvt_tt0p8v25c.ndm saed14rvt_tt0p8v25c_physical_only.ndm. (LIB-093)
{johnson}
icc2_shell> read_verilog ../source/johnson_compiled.v
Loading verilog file '/net/marysrock.ece.Virginia.EDU/maryisan/users/hwu6hc/lab03_ic_compilerII/source/johnson_compiled.v'
Information: Reading Verilog into new design 'johnson' in library 'johnson'. (VR-012)
Number of modules read: 1
Top level ports: 10
Total ports in all modules: 10
Total nets in all modules: 12
Total instances in all modules: 10
Elapsed = 00:00:00.01, CPU = 00:00:00.01
1
icc2_shell> link_block
Using libraries: johnson saed14rvt_tt0p8v25c saed14rvt_tt0p8v25c_physical_only
Linking block johnson:johnson.design
Information: User units loaded from library 'saed14rvt_tt0p8v25c' (LNK-040)
Design 'johnson' was successfully linked.
1
icc2_shell> #set_app_var link_library ../ref/lib/db_nldm/saed14rvt_tt0p8v25c.db
icc2_shell> #create_lib johnson -technology ../ref/tech/NDM/saed14rvt_1p9m.tf -ref_libs ../ref/lib/NDM/saed14rvt_frame_only.ndm/
icc2_shell> #read_verilog ../source/johnson_compiled.v
icc2_shell> set_attribute [get_layers M1] routing_direction horizontal
Information: The design specific attribute override for layer 'M1' is set in the current block 'johnson', because the actual library setting may not be overwritten. (ATTR-12)
{M1}
icc2_shell> set_attribute [get_layers M1] routing_direction horizontal
Information: The design specific attribute override for layer 'M1' is set in the current block 'johnson', because the actual library setting may not be overwritten. (ATTR-12)
{M1}
icc2_shell> set_attribute [get_layers M2] routing_direction horizontal
Information: The design specific attribute override for layer 'M2' is set in the current block 'johnson', because the actual library setting may not be overwritten. (ATTR-12)
{M2}
icc2_shell> set_attribute [get_layers M3] routing_direction vertical
Information: The design specific attribute override for layer 'M3' is set in the current block 'johnson', because the actual library setting may not be overwritten. (ATTR-12)
{M3}
icc2_shell> set_attribute [get_layers M4] routing_direction horizontal
Information: The design specific attribute override for layer 'M4' is set in the current block 'johnson', because the actual library setting may not be overwritten. (ATTR-12)
{M4}
icc2_shell> set_attribute [get_layers M5] routing_direction vertical
Information: The design specific attribute override for layer 'M5' is set in the current block 'johnson', because the actual library setting may not be overwritten. (ATTR-12)
{M5}
icc2_shell> set_attribute [get_layers M6] routing_direction horizontal
Information: The design specific attribute override for layer 'M6' is set in the current block 'johnson', because the actual library setting may not be overwritten. (ATTR-12)
{M6}
icc2_shell> set_attribute [get_layers M7] routing_direction vertical
Information: The design specific attribute override for layer 'M7' is set in the current block 'johnson', because the actual library setting may not be overwritten. (ATTR-12)
{M7}
icc2_shell> set_attribute [get_layers M8] routing_direction horizontal
Information: The design specific attribute override for layer 'M8' is set in the current block 'johnson', because the actual library setting may not be overwritten. (ATTR-12)
{M8}
icc2_shell> set_attribute [get_layers M9] routing_direction vertical
Information: The design specific attribute override for layer 'M9' is set in the current block 'johnson', because the actual library setting may not be overwritten. (ATTR-12)
{M9}
icc2_shell> set_attribute [get_layers MRDL] routing_direction horizontal
Information: The design specific attribute override for layer 'MRDL' is set in the current block 'johnson', because the actual library setting may not be overwritten. (ATTR-12)
{MRDL}
icc2_shell> initialize_floorplan
Removing existing floorplan objects
Creating core...
Core utilization ratio = 83.33%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
icc2_shell> remove_track -all
20
icc2_shell> create_track -layer [get_layers M1] -space 0.06 -width 0.034 -dir Y -bbox {{{0.000 0.000} {3.552 3.000}}} -mask_pattern {mask_one mask_two} -coord 0
{TRACK_0}
icc2_shell> create_track -layer [get_layers M2] -space 0.06 -width 0.034 -dir Y -bbox {{{0.000 0.000} {3.552 3.000}}} -mask_pattern {mask_one mask_two} -coord 0
{TRACK_1}
icc2_shell> create_track -layer [get_layers M4] -space 0.06 -width 0.034 -dir Y -bbox {{{0.000 0.000} {3.552 3.000}}} -coord 0
{TRACK_2}
icc2_shell> create_track -layer [get_layers M6] -space 0.06 -width 0.034 -dir Y -bbox {{{0.000 0.000} {3.552 3.000}}} -coord 0
{TRACK_3}
icc2_shell> create_track -layer [get_layers M8] -space 0.06 -width 0.034 -dir Y -bbox {{{0.000 0.000} {3.552 3.000}}} -coord 0
{TRACK_4}
icc2_shell> create_track -layer [get_layers MRDL] -space 0.06 -width 0.034 -dir Y -bbox {{{0.000 0.000} {3.552 3.000}}} -coord 0
{TRACK_5}
icc2_shell> create_track -layer [get_layers M3] -space 0.074 -width 0.0340 -dir X -bbox {{{0.000 0.000} {3.552 3.000}}} -mask_pattern {mask_one mask_two} -coord 0
{TRACK_6}
icc2_shell> create_track -layer [get_layers M5] -space 0.074 -width 0.0340 -dir X -bbox {{{0.000 0.000} {3.552 3.000}}} -coord 0
{TRACK_7}
icc2_shell> create_track -layer [get_layers M7] -space 0.074 -width 0.0340 -dir X -bbox {{{0.000 0.000} {3.552 3.000}}} -coord 0
{TRACK_8}
icc2_shell> create_track -layer [get_layers M9] -space 0.074 -width 0.0340 -dir X -bbox {{{0.000 0.000} {3.552 3.000}}} -coord 0
{TRACK_9}
icc2_shell> ##//Power Ground Straps
icc2_shell> source ../scripts/pg_core_straps.tcl
Information: The command 'remove_pg_via_master_rules' cleared the undo history. (UNDO-016)
No via def rule is found.
No pattern is found.
All strategies have been removed.
All strategy via rules have been removed.
Information: The command 'create_pg_std_cell_conn_pattern' cleared the undo history. (UNDO-016)
Successfully create standard cell rail pattern m0_rail_color.
Successfully set PG strategy m0_rail_strategy_pwr.
Successfully set PG strategy m0_rail_strategy_gnd.
Variable M1_stp is defined in -parameters option but not used by any pattern expression.
Warning: Some defined variables in -parameters option are not used by other options. (PGR-501)
Successfully create mesh pattern m1_color2_mesh.
Successfully set PG strategy m1_color2_strategy_gnd.
Successfully set PG strategy m1_color2_strategy_pwr.
Successfully set via def rule vias.
Successfully set strategy via rule vias_rule_pwr.
Successfully set strategy via rule vias_rule_gnd.
Sanity check for inputs.
DRC checking and fixing will be skipped for created shapes.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy m0_rail_strategy_gnd.
Updating strategy m1_color2_strategy_gnd.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies m1_color2_strategy_gnd .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies m1_color2_strategy_gnd .
Creating via shapes for strategies m1_color2_strategy_gnd .
Working on strategy m1_color2_strategy_gnd.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Creating standard cell rails.
Creating standard cell rails for strategy m0_rail_strategy_gnd.
Creating via connection between strategies and existing shapes.
via connection runtime: 0 seconds.
Commiting wires and vias.
Committed 8 wires.
Committing wires takes 0.00 seconds.
Committed 30 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
Sanity check for inputs.
DRC checking and fixing will be skipped for created shapes.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy m0_rail_strategy_pwr.
Updating strategy m1_color2_strategy_pwr.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies m1_color2_strategy_pwr .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies m1_color2_strategy_pwr .
Creating via shapes for strategies m1_color2_strategy_pwr .
Working on strategy m1_color2_strategy_pwr.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Creating standard cell rails.
Creating standard cell rails for strategy m0_rail_strategy_pwr.
Creating via connection between strategies and existing shapes.
via connection runtime: 0 seconds.
Commiting wires and vias.
Committed 8 wires.
Committing wires takes 0.00 seconds.
Committed 30 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> source ../scripts/mcmm.tcl
 mapping = /net/marysrock.ece.Virginia.EDU/maryisan/users/hwu6hc/lab03_ic_compilerII/ref/tech/star_rc/saed14nm_tf_itf_tluplus.map 


Corner: slow
 early_spec = tlup_max
 tlup_max = /net/marysrock.ece.Virginia.EDU/maryisan/users/hwu6hc/lab03_ic_compilerII/ref/tech/star_rc/max/saed14nm_1p9m_Cmax.tluplus 
 late_spec = tlup_max
 tlup_max = /net/marysrock.ece.Virginia.EDU/maryisan/users/hwu6hc/lab03_ic_compilerII/ref/tech/star_rc/max/saed14nm_1p9m_Cmax.tluplus 


Corner: fast
 early_spec = tlup_min
 tlup_min = /net/marysrock.ece.Virginia.EDU/maryisan/users/hwu6hc/lab03_ic_compilerII/ref/tech/star_rc/min/saed14nm_1p9m_Cmin.tluplus 
 late_spec = tlup_min
 tlup_min = /net/marysrock.ece.Virginia.EDU/maryisan/users/hwu6hc/lab03_ic_compilerII/ref/tech/star_rc/min/saed14nm_1p9m_Cmin.tluplus 

library = johnson 
Created scenario func_fast for mode func and corner fast
All analysis types are activated.
Created scenario func_slow for mode func and corner slow
All analysis types are activated.
Scenario func_slow (mode func corner slow) is active for setup/hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Scenario func_fast (mode func corner fast) is active for hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Warning: Redefining clock 'clk'.  
        Previously defined at: /net/marysrock.ece.Virginia.EDU/maryisan/users/hwu6hc/lab03_ic_compilerII/scripts/mcmm.tcl, line 34 (UIC-034)
place.coarse.continue_on_missing_scandef true
icc2_shell> create_placement -floorplan
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2025-02-11 21:25:13 / Session: 1.80 hr / Command: 0.00 hr / Memory: 495 MB (FLW-8100)
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 1; hostname: gridley.ece.Virginia.EDU
  No distributed processing
Command Option Settings Summary
  -floorplan -effort medium
Information: All hard macros are fixed, no hard macro placement is done. (DPP-416)
Generating automatic soft blockages for johnson, hor/vert channel sizes are 2.4/2.4
Placing top level std cells.
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
coarse place 0% done.
coarse place 50% done.
coarse place 100% done.
Running block placement.
Floorplan placement done.
****************************************
Report : report_placement
Design : johnson
Version: S-2021.06-SP4
Date   : Tue Feb 11 21:25:14 2025
****************************************

  Wire length report (all)
  ==================
  wire length in design johnson: 33.128 microns.
    number of nets with unassigned pins: 10
  wire length in design johnson (see through blk pins): 33.128 microns.
  ------------------
  Total wire length: 33.128 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design johnson:
     0 cells have placement violation.
  ------------------------------------
  Total 0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design johnson:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design johnson: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view johnson_dpplace.err is created in GUI error browser. (DPP-054)
Information: Elapsed time for create_placement excluding pending time: 00:00:00.75. (DPUI-902)
Information: CPU time for create_placement : 00:00:00.53. (DPUI-903)
Information: Peak memory usage for create_placement : 589 MB. (DPUI-904)
Information: Ending 'create_placement' (FLW-8001)
Information: Time: 2025-02-11 21:25:14 / Session: 1.80 hr / Command: 0.00 hr / Memory: 590 MB (FLW-8100)
1
icc2_shell> legalize_placement
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2025-02-11 21:28:49 / Session: 1.86 hr / Command: 0.00 hr / Memory: 590 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Site master "unit" has neither X-Symmetry nor Y-Symmetry. The "legal orientations" for the standard cells will be limited. (LGL-031)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 6 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Layer M3: cached 10 shapes out of 10 total shapes.
Cached 60 vias out of 60 total vias.

Legalizing Top Level Design johnson ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_tt0p8v25c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.1000 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 28 ref cells (25 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      10.656           10        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Optimizing attract points
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 48 sites
        and the median cell width is 24 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done attract points (0 sec)
Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 48 sites
        and the median cell width is 24 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 48 sites
        and the median cell width is 24 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/johnson_SITE_unit.001-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/johnson_SITE_unit.001-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     10
number of references:                28
number of site rows:                  5
number of locations attempted:       50
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          10 (200 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.287 um ( 0.48 row height)
rms weighted cell displacement:   0.287 um ( 0.48 row height)
max cell displacement:            0.690 um ( 1.15 row height)
avg cell displacement:            0.193 um ( 0.32 row height)
avg weighted cell displacement:   0.193 um ( 0.32 row height)
number of cells moved:               10
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: out_reg_4_ (SAEDRVT14_FDPRBQ_V2_0P5)
  Input location: (1.1556,0.9025)
  Legal location: (1.776,0.6)
  Displacement:   0.690 um ( 1.15 row height)
Cell: out_reg_5_ (SAEDRVT14_FDPRBQ_V2_0P5)
  Input location: (1.5649,2.009)
  Legal location: (1.776,1.8)
  Displacement:   0.297 um ( 0.50 row height)
Cell: out_reg_2_ (SAEDRVT14_FDPRBQ_V2_0P5)
  Input location: (0.7222,2.1838)
  Legal location: (0.74,2.4)
  Displacement:   0.217 um ( 0.36 row height)
Cell: out_reg_1_ (SAEDRVT14_FDPRBQ_V2_0P5)
  Input location: (0.1808,0.6753)
  Legal location: (0,0.6)
  Displacement:   0.196 um ( 0.33 row height)
Cell: out_reg_6_ (SAEDRVT14_FDPRBQ_V2_0P5)
  Input location: (0.0008,0.193)
  Legal location: (0,0)
  Displacement:   0.193 um ( 0.32 row height)
Cell: out_reg_7_ (SAEDRVT14_FDPRBQ_V2_0P5)
  Input location: (1.7751,1.1897)
  Legal location: (1.776,1.2)
  Displacement:   0.010 um ( 0.02 row height)
Cell: out_reg_0_ (SAEDRVT14_FDPRBQ_V2_0P5)
  Input location: (0.0008,1.7941)
  Legal location: (0,1.8)
  Displacement:   0.006 um ( 0.01 row height)
Cell: out_reg_3_ (SAEDRVT14_FDPRBQ_V2_0P5)
  Input location: (1.7751,0.0002)
  Legal location: (1.776,0)
  Displacement:   0.001 um ( 0.00 row height)
Cell: U3 (SAEDRVT14_INV_S_0P75)
  Input location: (3.2558,2.3997)
  Legal location: (3.256,2.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U5 (SAEDRVT14_INV_1)
  Input location: (0.0001,2.3997)
  Legal location: (0,2.4)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 1.075
Total Legalizer Wall Time: 1.204
----------------------------------------------------------------
Information: Ending 'legalize_placement' (FLW-8001)
Information: Time: 2025-02-11 21:28:50 / Session: 1.86 hr / Command: 0.00 hr / Memory: 590 MB (FLW-8100)
1
icc2_shell> clock_opt
Information: Starting 'clock_opt' (FLW-8000)
Information: Time: 2025-02-11 21:30:20 / Session: 1.89 hr / Command: 0.00 hr / Memory: 590 MB (FLW-8100)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: Dynamic Scenario ASR Mode:  3
Information: The stitching and editing of coupling caps is turned OFF for design 'johnson:johnson.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Design Average RC for design johnson  (NEX-011)
Information: r = 1.767127 ohm/um, via_r = 0.534242 ohm/cut, c = 0.091478 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.450750 ohm/um, via_r = 0.404663 ohm/cut, c = 0.096907 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (35520 30000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-02-11 21:30:20 / Session: 1.89 hr / Command: 0.00 hr / Memory: 608 MB (FLW-8100)

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-02-11 21:30:20 / Session: 1.89 hr / Command: 0.00 hr / Memory: 608 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func_fast    (Mode: func; Corner: fast)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_10
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_16
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_20
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_7
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_10
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_16
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_20
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_6
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_PR2V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_3
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_10
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_16
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_20
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_10
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_16
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_20
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_7
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_9
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_1
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_2
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_4
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_6
There is no CTS reference for ICG cells
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (35520 30000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.10 sec, cpu time is 0 hr : 0 min : 0.10 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_tt0p8v25c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 6 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Layer M3: cached 10 shapes out of 10 total shapes.
Cached 60 vias out of 60 total vias.
Total 0.1800 seconds to build cellmap data
Total 0.0000 seconds to load 10 cell instances into cellmap
Moveable cells: 10; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.4800, cell height 0.6000, cell area 0.8880 for total 10 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.21 sec, cpu time is 0 hr : 0 min : 0.18 sec. (CTS-104)
Using the hold scaling of 1.000000 for scenario: CTS_DRC_OFF_SCEN0
Setting target skew for clock: clk (mode func corner fast) as 0.045000
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Information: The stitching and editing of coupling caps is turned OFF for design 'johnson:johnson.design'. (TIM-125)
Information: The RC mode used is VR for design 'johnson'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 12, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 1
  Level 0 Num Nodes: 1
Processing Echelon 1
Warning: Buffert-tree root clk skipped, because it has no valid location
Warning: Buffert-tree root clk skipped, because it has no valid location
ZBUF_CTS_SANITY_CHECK_WARNING: Unable to create NBM for clk
Processing parameter set (max_tran 0.500000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = fast, mode = func)
Design scenario: CTS_DRC_OFF_SCEN1 (corner = slow, mode = func)
Scenario: Setup:Y Leakage:Y Dynamic:Y MaxTran: N  CTS_DRC_OFF_SCEN1 (func:slow)
Scenario: Valid: Y Useful:Y  CTS_DRC_OFF_SCEN1 (func:slow)
Max-CTS: All active scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: All active leakage power scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: All active dynamic power scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN1
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: timingScenario CTS_DRC_OFF_SCEN1 timingCorner slow
INFO: Using corner slow for worst leakage corner
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Note - message 'POW-080' limit (10) exceeded. Remainder will be suppressed.
INFO: Using corner slow for worst dynamic corner
Using default layer M4
nplLib: sample lib cell area 1.420800
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
nplLib: sample lib cell leakage 0.023441
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
ORB: Nominal = 0.0053281  Design MT = 0.475000  Target = 0.0293230 (5.503 nominal)  MaxRC = 0.020201
Warning: Buffert-tree root clk skipped, because it has no valid location
bmap: stepx = 30000
Core Area = 2 X 1 ()
Warning: Buffert-tree root clk skipped, because it has no valid location
Done
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = clk
 Clocks: 
     clk (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 0
 Number of Gates = 0
 Number of Loads = 0
Warning: Buffert-tree root clk skipped, because it has no valid location
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clk
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 0.33 sec, cpu time is 0 hr : 0 min : 0.33 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
There are 0 buffers and 0 inverters added (total area 0.00) by Clock Tree Synthesis.
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 0 out of 8, orientation changed without moving: 0
Clock sink displacement max = 0.000000 um, average = 0.000000 um
Clock sink with large displacement: 0 (Threshold: 1.800000 um)
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
**** updating dbLayNum(25) dflt wid (600) to (340) ***
**** updating dbLayNum(27) dflt wid (600) to (340) ***
**** updating dbLayNum(29) dflt wid (600) to (340) ***
**** updating dbLayNum(31) dflt wid (600) to (340) ***
**** updating dbLayNum(33) dflt wid (600) to (340) ***
**** updating dbLayNum(35) dflt wid (600) to (340) ***
**** updating dbLayNum(47) dflt wid (20000) to (340) ***
Warning: Unsupported tech file value:  M4:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M4:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 2.000000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 2.000000. (ZRT-091)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: The step 0.06 of horizontal track TRACK_0 is less than the pitch 0.15 of layer M1. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_1 is less than the pitch 0.3 of layer M2. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_2 is less than the pitch 0.12 of layer M4. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_3 is less than the pitch 0.12 of layer M6. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_4 is less than the pitch 0.12 of layer M8. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_5 is less than the pitch 0.6 of layer MRDL. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_6 is less than the pitch 0.3 of layer M3. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_7 is less than the pitch 0.12 of layer M5. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_8 is less than the pitch 0.12 of layer M7. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_9 is less than the pitch 0.12 of layer M9. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M1. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M2. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M3. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M4. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M5. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M6. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M7. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M8. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M9. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer MRDL. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Ignore 10 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Average track distance 0.058800 is much smaller than pitch 0.300000 on layer M2. (ZRT-616)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Loading parastics information to the router ...
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
parastics information loaded to the router.
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: The net parasitics of block johnson are cleared. (TIM-123)
Total number of global routed clock nets: 1
Information: The run time for clock net global routing is 0 hr : 0 min : 0.46 sec, cpu time is 0 hr : 0 min : 0.45 sec. (CTS-104)
Information: The run time for balance point scaling is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'johnson:johnson.design'. (TIM-125)
Information: Design johnson has 14 nets, 1 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'johnson'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 12, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
 Clock cells info: buffer count: 0, buffer area: 0.00, cell count: 0, cell area: 0.00
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
Started Initial DRC Fixing at Tue Feb 11 21:30:22 2025
Scenario func:fast
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.0000       0.0000            0       0.0000       0.0000            0       0.0000       0.0000       6.8680
                                                                                                                                         
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.0000       0.0000            0       0.0000       0.0000            0       0.0000       0.0000       6.8680
                                                                                                                                         
-------------------------------------------------------------
Fixing clock: clk mode: func root: clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0000; ID = 0.0000; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6.8680; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0000; ID = 0.0000; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6.8680; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0000; ID = 0.0000; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6.8680; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0000; ID = 0.0000; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6.8680; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Finished Initial DRC Fixing at Tue Feb 11 21:30:22 2025 (elapsed: 0:00:00)
Scenario func:fast
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.0000       0.0000            0       0.0000       0.0000            0       0.0000       0.0000       6.8680
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.0000       0.0000            0       0.0000       0.0000            0       0.0000       0.0000       6.8680
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
Started Optimization at Tue Feb 11 21:30:22 2025
Scenario func:fast
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.0000       0.0000            0       0.0000       0.0000            0       0.0000       0.0000       6.8680
                                                                                                                                         
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.0000       0.0000            0       0.0000       0.0000            0       0.0000       0.0000       6.8680
                                                                                                                                         
-------------------------------------------------------------
Optimizing clock tree
clock: clk mode: func root: clk
Clock QoR Before Optimization:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0000; ID = 0.0000; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6.8680; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0000; ID = 0.0000; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6.8680; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)

Begin Network Flow Based Optimization:
Default network flow optimizer made 0 successful improvements out of 0 iterations
Resized 0, relocated 0, deleted 0, inserted 0, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 1.70 sec, cpu time is 0 hr : 0 min : 1.70 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Network Flow Optimization:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0000; ID = 0.0000; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6.8680; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Longest path:
  (0) 0.0000            0.0000          out_reg_6_/CK
Shortest path:
  (0) 0.0000            0.0000          out_reg_7_/CK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0000; ID = 0.0000; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6.8680; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)
Longest path:
  (0) 0.0000            0.0000          out_reg_6_/CK
Shortest path:
  (0) 0.0000            0.0000          out_reg_7_/CK

Begin Area Recovery Buffer Removal:
AR: deleted 0 cell(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Removal:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0000; ID = 0.0000; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6.8680; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0000; ID = 0.0000; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6.8680; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)

Begin Area Recovery Resizing:
AR: resized 0 out of 0 cell(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Resizing:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0000; ID = 0.0000; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6.8680; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0000; ID = 0.0000; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6.8680; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 1.71 sec, cpu time is 0 hr : 0 min : 1.70 sec.
Finished Optimization at Tue Feb 11 21:30:23 2025 (elapsed: 0:00:01)
Scenario func:fast
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.0000       0.0000            0       0.0000       0.0000            0       0.0000       0.0000       6.8680
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.0000       0.0000            0       0.0000       0.0000            0       0.0000       0.0000       6.8680
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Information: The run time for skew latency optimization and Area Recovery is 0 hr : 0 min : 1.71 sec, cpu time is 0 hr : 0 min : 1.71 sec. (CTS-104)
************************************************************
* CTS STEP: Post-Optimization DRC Fixing
************************************************************
Started Final DRC Fixing at Tue Feb 11 21:30:23 2025
Scenario func:fast
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.0000       0.0000            0       0.0000       0.0000            0       0.0000       0.0000       6.8680
                                                                                                                                         
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.0000       0.0000            0       0.0000       0.0000            0       0.0000       0.0000       6.8680
                                                                                                                                         
-------------------------------------------------------------
Fixing clock: clk mode: func root: clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0000; ID = 0.0000; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6.8680; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0000; ID = 0.0000; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6.8680; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Finished Final DRC Fixing at Tue Feb 11 21:30:23 2025 (elapsed: 0:00:00)
Scenario func:fast
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.0000       0.0000            0       0.0000       0.0000            0       0.0000       0.0000       6.8680
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.0000       0.0000            0       0.0000       0.0000            0       0.0000       0.0000       6.8680
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Information: The run time for post-optimization DRC fixing is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
All together, ran incremental ZGR 0 time(s) for 0 net(s) and restoring ZGR invoked 0 time(s) for 0 net(s)
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Local skew optimization
************************************************************
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 8, DR 0), data (VR 11, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
**** updating dbLayNum(25) dflt wid (600) to (340) ***
**** updating dbLayNum(27) dflt wid (600) to (340) ***
**** updating dbLayNum(29) dflt wid (600) to (340) ***
**** updating dbLayNum(31) dflt wid (600) to (340) ***
**** updating dbLayNum(33) dflt wid (600) to (340) ***
**** updating dbLayNum(35) dflt wid (600) to (340) ***
**** updating dbLayNum(47) dflt wid (20000) to (340) ***
Warning: Unsupported tech file value:  M4:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M4:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 2.000000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 2.000000. (ZRT-091)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: The step 0.06 of horizontal track TRACK_0 is less than the pitch 0.15 of layer M1. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_1 is less than the pitch 0.3 of layer M2. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_2 is less than the pitch 0.12 of layer M4. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_3 is less than the pitch 0.12 of layer M6. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_4 is less than the pitch 0.12 of layer M8. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_5 is less than the pitch 0.6 of layer MRDL. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_6 is less than the pitch 0.3 of layer M3. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_7 is less than the pitch 0.12 of layer M5. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_8 is less than the pitch 0.12 of layer M7. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_9 is less than the pitch 0.12 of layer M9. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M1. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M2. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M3. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M4. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M5. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M6. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M7. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M8. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M9. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer MRDL. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Ignore 10 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Average track distance 0.058800 is much smaller than pitch 0.300000 on layer M2. (ZRT-616)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func_slow (Mode func Corner slow)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Average gCell capacity  0.67     on layer (1)    M1
Average gCell capacity  1.11     on layer (2)    M2
Average gCell capacity  11.67    on layer (3)    M3
Average gCell capacity  8.00     on layer (4)    M4
Average gCell capacity  7.67     on layer (5)    M5
Average gCell capacity  8.00     on layer (6)    M6
Average gCell capacity  7.67     on layer (7)    M7
Average gCell capacity  8.00     on layer (8)    M8
Average gCell capacity  7.67     on layer (9)    M9
Average gCell capacity  16.33    on layer (10)   MRDL
Average number of tracks per gCell 8.67  on layer (1)    M1
Average number of tracks per gCell 8.67  on layer (2)    M2
Average number of tracks per gCell 16.33         on layer (3)    M3
Average number of tracks per gCell 8.67  on layer (4)    M4
Average number of tracks per gCell 8.33  on layer (5)    M5
Average number of tracks per gCell 8.67  on layer (6)    M6
Average number of tracks per gCell 8.33  on layer (7)    M7
Average number of tracks per gCell 8.67  on layer (8)    M8
Average number of tracks per gCell 8.33  on layer (9)    M9
Average number of tracks per gCell 17.00         on layer (10)   MRDL
Number of gCells = 90
Created 1 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Information: The stitching and editing of coupling caps is turned OFF for design 'johnson:johnson.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 12, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     0.0000  0.0000  0.0000  0.0000   fast
clk          Yes     0.0000  0.0000  0.0000  0.0000   slow

Information: The stitching and editing of coupling caps is turned OFF for design 'johnson:johnson.design'. (TIM-125)
Information: Design Average RC for design johnson  (NEX-011)
Information: r = 1.767127 ohm/um, via_r = 0.534242 ohm/cut, c = 0.091478 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.450750 ohm/um, via_r = 0.404663 ohm/cut, c = 0.096907 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 12, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 12, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6.8680; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6.8680; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)
Information: The run time for Solver based local skew opt: Initialization is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_10
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_16
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_20
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_7
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_10
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_16
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_20
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_6
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_PR2V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_3
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_10
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_16
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_20
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_10
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_16
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_20
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_7
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_9
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_1
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_2
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_4
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_6
There is no CTS reference for ICG cells

register reference list:
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2_6
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRB_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSQB_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPS_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_1
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_2
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_8
   saed14rvt_tt0p8v25c/SAEDRVT14_LDCKNR2PQ_5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDND2NQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDND2NQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDND2NQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_3
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_6
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_8
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_V1_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQOR2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQOR2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQOR2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNR2PQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNR2PQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNR2PQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDOR2PQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDOR2PQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDOR2PQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_3
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_6
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_8
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_V1_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPRSQB_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDNQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDNQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDNQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_ISOFSDPQ_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_ISOFSDPQ_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ4_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ4_2
   saed14rvt_tt0p8v25c/SAEDRVT14_SRLD_3

Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (cto1, last_qor_strategy): 3 engines
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_POWER has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 20, weight 10.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, BUFFER_REMOVAL_CLOCK_POWER, 
Drc Mode Option: auto
CCD blasted path groups
CCD initialization runtime: cpu 0.023104, elapsed 0.023178, speed up 0.996807.

CCD-Info: App options set by user
   No CCD app option is set.

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 8, DR 0), data (VR 11, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Activity propagation will be performed for scenario func_slow.
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FDNRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FDNRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FDNRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FDNRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_CKGTNLT_V5_12' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_CKGTNLT_V5_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'low'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)

 **** Information : No. of simulation cycles = 4 ****
Information: Propagated activity on scenario func_fast identical to that on func_slow (POW-006)
Total power = 0.064590, Leakage = 0.000007, Internal = 0.062274, Switching = 0.002310
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.207640, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.029999, TNHS = -0.229305, NHVP = 8

    Scenario func_slow  WNS = 0.207640, TNS = 0.000000, NVP = 0
    Scenario func_fast  WNHS = 0.019889, TNHS = 0.000000, NHVP = 0
    Scenario func_slow  WNHS = -0.029999, TNHS = -0.229305, NHVP = 8
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.208, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.030, TNHS = -0.229, NHVP = 8, UNWEIGHTED_TNHS = -0.229, R2R(wns=0.207640, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 8.52 (8), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.064590, Leakage = 0.000007, Internal = 0.062274, Switching = 0.002310
 All scenarios used by CCD
    scenario 0: func_fast , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: fast, id = 2
          isHold: wns = 0.019889, unweighted tns = 0.000000

    scenario 1: func_slow , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: slow, id = 1
          isSetup: wns = 0.207640, unweighted tns = 0.000000
          isHold: wns = -0.029999, unweighted tns = -0.229305

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997177
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.997025
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.017857

-------------------------------------------------


CCD: After FMAX optimization:cto1_HOLD_TNS0
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.207640, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.029999, TNHS = -0.229305, NHVP = 8

    Scenario func_slow  WNS = 0.207640, TNS = 0.000000, NVP = 0
    Scenario func_fast  WNHS = 0.019889, TNHS = 0.000000, NHVP = 0
    Scenario func_slow  WNHS = -0.029999, TNHS = -0.229305, NHVP = 8
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.208, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.030, TNHS = -0.229, NHVP = 8, UNWEIGHTED_TNHS = -0.229, R2R(wns=0.207640, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 8.52 (8), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.064590, Leakage = 0.000007, Internal = 0.062274, Switching = 0.002310

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.996959
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.996904
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:cto1_NONE_POWER2
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.207640, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.029999, TNHS = -0.229305, NHVP = 8

    Scenario func_slow  WNS = 0.207640, TNS = 0.000000, NVP = 0
    Scenario func_fast  WNHS = 0.019889, TNHS = 0.000000, NHVP = 0
    Scenario func_slow  WNHS = -0.029999, TNHS = -0.229305, NHVP = 8
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.208, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.030, TNHS = -0.229, NHVP = 8, UNWEIGHTED_TNHS = -0.229, R2R(wns=0.207640, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 8.52 (8), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.064590, Leakage = 0.000007, Internal = 0.062274, Switching = 0.002310
 CCD flow runtime: cpu 3.512769, elapsed 3.521216, speed up 0.997601.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Information: The run time for Solver based local skew opt is 0 hr : 0 min : 3.55 sec, cpu time is 0 hr : 0 min : 3.54 sec. (CTS-104)
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6.8680; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6.8680; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)
Information: The run time for Solver based local skew opt: Wrap-up is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
**** updating dbLayNum(25) dflt wid (600) to (340) ***
**** updating dbLayNum(27) dflt wid (600) to (340) ***
**** updating dbLayNum(29) dflt wid (600) to (340) ***
**** updating dbLayNum(31) dflt wid (600) to (340) ***
**** updating dbLayNum(33) dflt wid (600) to (340) ***
**** updating dbLayNum(35) dflt wid (600) to (340) ***
**** updating dbLayNum(47) dflt wid (20000) to (340) ***
Warning: Unsupported tech file value:  M4:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M4:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 2.000000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 2.000000. (ZRT-091)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: The step 0.06 of horizontal track TRACK_0 is less than the pitch 0.15 of layer M1. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_1 is less than the pitch 0.3 of layer M2. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_2 is less than the pitch 0.12 of layer M4. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_3 is less than the pitch 0.12 of layer M6. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_4 is less than the pitch 0.12 of layer M8. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_5 is less than the pitch 0.6 of layer MRDL. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_6 is less than the pitch 0.3 of layer M3. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_7 is less than the pitch 0.12 of layer M5. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_8 is less than the pitch 0.12 of layer M7. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_9 is less than the pitch 0.12 of layer M9. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M1. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M2. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M3. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M4. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M5. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M6. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M7. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M8. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M9. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer MRDL. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Ignore 10 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Average track distance 0.058800 is much smaller than pitch 0.300000 on layer M2. (ZRT-616)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   27  Alloctr   28  Proc 5389 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
parastics information loaded to the router.
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.0 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00,0.00,3.55,3.00)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.034, min space = 0.04 pitch = 0.15
layer M2, dir Hor, min width = 0.034, min space = 0.04 pitch = 0.3
layer M3, dir Ver, min width = 0.034, min space = 0.04 pitch = 0.3
layer M4, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M5, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2, min space = 2 pitch = 0.06
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   32  Proc 5389 
Net statistics:
Total number of nets     = 14
Number of nets to route  = 1
Number of single or zero port nets = 1
3 nets are fully connected,
 of which 2 are detail routed and 1 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 5389 
Average gCell capacity  0.67     on layer (1)    M1
Average gCell capacity  1.11     on layer (2)    M2
Average gCell capacity  11.67    on layer (3)    M3
Average gCell capacity  8.00     on layer (4)    M4
Average gCell capacity  7.67     on layer (5)    M5
Average gCell capacity  8.00     on layer (6)    M6
Average gCell capacity  7.67     on layer (7)    M7
Average gCell capacity  8.00     on layer (8)    M8
Average gCell capacity  7.67     on layer (9)    M9
Average gCell capacity  16.33    on layer (10)   MRDL
Average number of tracks per gCell 8.67  on layer (1)    M1
Average number of tracks per gCell 8.67  on layer (2)    M2
Average number of tracks per gCell 16.33         on layer (3)    M3
Average number of tracks per gCell 8.67  on layer (4)    M4
Average number of tracks per gCell 8.33  on layer (5)    M5
Average number of tracks per gCell 8.67  on layer (6)    M6
Average number of tracks per gCell 8.33  on layer (7)    M7
Average number of tracks per gCell 8.67  on layer (8)    M8
Average number of tracks per gCell 8.33  on layer (9)    M9
Average number of tracks per gCell 17.00         on layer (10)   MRDL
Number of gCells = 90
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   32  Alloctr   32  Proc 5389 
Net Count 1, Total HPWL 4 microns
HPWL   0 ~  100 microns: Net Count        1     Total HPWL          4 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL          0 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   32  Alloctr   32  Proc 5389 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   32  Alloctr   32  Proc 5389 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used  100  Alloctr  100  Proc 5389 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 5.43
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 3.87
Initial. Layer M4 wire length = 1.55
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 9
Initial. Via VIA12SQ count = 0
Initial. Via VIA23SQ_C count = 7
Initial. Via VIA34SQ_C count = 2
Initial. Via VIA45SQ count = 0
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  100  Alloctr  100  Proc 5389 

Congestion utilization per direction:
Average vertical track utilization   =  7.05 %
Peak    vertical track utilization   = 11.11 %
Average horizontal track utilization =  2.90 %
Peak    horizontal track utilization =  8.33 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  100  Alloctr  100  Proc 5389 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   72  Alloctr   72  Proc    0 
[GR: Done] Total (MB): Used  100  Alloctr  100  Proc 5389 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used   59  Alloctr   60  Proc 5389 
Skip track assign
Skip detail route
Updating the database ...
Information: The net parasitics of block johnson are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'johnson:johnson.design'. (TIM-125)
Information: Design johnson has 14 nets, 1 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'johnson'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 12, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The run time for Local skew optimization is 0 hr : 0 min : 4.75 sec, cpu time is 0 hr : 0 min : 4.74 sec. (CTS-104)
************************************************************
* CTS STEP: Postlude
************************************************************
Information: The run time for postlude is 0 hr : 0 min : 0.12 sec, cpu time is 0 hr : 0 min : 0.12 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 1 flat clock tree nets.
There are 0 non-sink instances (total area 0.00) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 0 inverters (total area 0.00).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:07.56u 00:00:00.19s 00:00:07.80e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'johnson:johnson.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 12, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     0.0000  0.0000  0.0000  0.0000   fast
clk          Yes     0.0000  0.0000  0.0000  0.0000   slow

Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: Ending clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-02-11 21:30:28 / Session: 1.89 hr / Command: 0.00 hr / Memory: 1391 MB (FLW-8100)

Information: The net parasitics of block johnson are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'johnson:johnson.design'. (TIM-125)
Information: Design johnson has 14 nets, 1 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'johnson'. (NEX-022)
Information: Design Average RC for design johnson  (NEX-011)
Information: r = 1.767127 ohm/um, via_r = 0.534242 ohm/cut, c = 0.091478 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.450750 ohm/um, via_r = 0.404663 ohm/cut, c = 0.096907 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 12, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 12, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:   175 s (  0.05 hr )  ELAPSE:  6796 s (  1.89 hr )  MEM-PEAK:  1390 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Clock-opt timing update complete          CPU:   175 s (  0.05 hr )  ELAPSE:  6796 s (  1.89 hr )  MEM-PEAK:  1390 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario func_fast identical to that on func_slow (POW-006)
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0300     0.2293      8
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        0   3319.036
    2   *   0.0000     0.0000   0.0000      0   0.0300     0.2293      8        0     0.0000        0   3319.036
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0300     0.2293      8        0     0.0000        0   3319.036         8.88         10
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0300     0.2293      8        0        0   3319.036         8.88         10
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Clock-opt initialization complete         CPU:   178 s (  0.05 hr )  ELAPSE:  6800 s (  1.89 hr )  MEM-PEAK:  1390 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (35520 30000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario func_fast  WNS = invalid, TNS = invalid (DRC only), NVP = 0
    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario func_fast  WNHS = invalid, TNHS = 0.000000, NHVP = 0
    Scenario func_slow  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      1:53:19     0.000     0.000     8.880     0.000     0.000         0         2         0     0.000      1390 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_tt0p8v25c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0700 seconds to build cellmap data
Total 0.0000 seconds to load 10 cell instances into cellmap
Moveable cells: 10; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.4800, cell height 0.6000, cell area 0.8880 for total 10 placed and application fixed cells
Clock-opt optimization Phase 4 Iter  1          0.00        0.00      0.23         -          8.88     3319.04          10              1.89      1390

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.23         -          8.88     3319.04          10              1.89      1390
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 2 X 1 ()
Clock-opt optimization Phase 5 Iter  2          0.00        0.00      0.23         -          8.88     3319.04          10              1.89      1390
Clock-opt optimization Phase 5 Iter  3          0.00        0.00      0.23         -          8.88     3319.04          10              1.89      1390

Layer name: M1, Mask name: metal1, Layer number: 19
Layer name: M2, Mask name: metal2, Layer number: 21
Layer name: M3, Mask name: metal3, Layer number: 23
Layer name: M4, Mask name: metal4, Layer number: 25
Layer name: M5, Mask name: metal5, Layer number: 27
Layer name: M6, Mask name: metal6, Layer number: 29
Layer name: M7, Mask name: metal7, Layer number: 31
Layer name: M8, Mask name: metal8, Layer number: 33
Layer name: M9, Mask name: metal9, Layer number: 35
Layer name: MRDL, Mask name: metal10, Layer number: 47
CCL: Total Usage Adjustment : 1
INFO: Derive row count 3 from GR congestion map (3/4)
INFO: Derive col count 3 from GR congestion map (3/4)
Convert timing mode ...
Clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.23         -          8.88     3319.04          10              1.89      1390
Clock-opt optimization Phase 6 Iter  2          0.00        0.00      0.23         -          8.88     3319.04          10              1.89      1390
Clock-opt optimization Phase 6 Iter  3          0.00        0.00      0.23         -          8.88     3319.04          10              1.89      1390
Clock-opt optimization Phase 6 Iter  4          0.00        0.00      0.23         -          8.88     3319.04          10              1.89      1390
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 2 X 1 ()
Clock-opt optimization Phase 6 Iter  5          0.00        0.00      0.23         -          8.88     3319.04          10              1.89      1390
Clock-opt optimization Phase 6 Iter  6          0.00        0.00      0.23         -          8.88     3319.04          10              1.89      1390
Clock-opt optimization Phase 6 Iter  7          0.00        0.00      0.23         -          8.88     3319.04          10              1.89      1390
Clock-opt optimization Phase 6 Iter  8          0.00        0.00      0.23         -          8.88     3319.04          10              1.89      1390
Clock-opt optimization Phase 6 Iter  9          0.00        0.00      0.23         -          8.88     3319.04          10              1.89      1390
Clock-opt optimization Phase 6 Iter 10          0.00        0.00      0.23         -          8.88     3319.04          10              1.89      1390
Clock-opt optimization Phase 6 Iter 11          0.00        0.00      0.23         -          8.88     3319.04          10              1.89      1390
Clock-opt optimization Phase 6 Iter 12          0.00        0.00      0.23         -          8.88     3319.04          10              1.89      1390
Clock-opt optimization Phase 6 Iter 13          0.00        0.00      0.23         -          8.88     3319.04          10              1.89      1390
Clock-opt optimization Phase 6 Iter 14          0.00        0.00      0.23         -          8.88     3319.04          10              1.89      1390
Clock-opt optimization Phase 6 Iter 15          0.00        0.00      0.23         -          8.88     3319.04          10              1.89      1390
Clock-opt optimization Phase 6 Iter 16          0.00        0.00      0.23         -          8.88     3319.04          10              1.89      1390
Clock-opt optimization Phase 6 Iter 17          0.00        0.00      0.23         -          8.88     3319.04          10              1.89      1390
Clock-opt optimization Phase 6 Iter 18          0.00        0.00      0.23         -          8.88     3319.04          10              1.89      1390
Clock-opt optimization Phase 6 Iter 19          0.00        0.00      0.23         -          8.88     3319.04          10              1.89      1390

Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.23         -          8.88     3319.04          10              1.89      1390

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2025-02-11 21:30:36 / Session: 1.89 hr / Command: 0.00 hr / Memory: 1391 MB (FLW-8100)
Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.23         -          8.88     3319.04          10              1.89      1390
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: CTS will work on the following scenarios. (CTS-101)
   func_fast    (Mode: func; Corner: fast)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_10
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_16
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_20
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_7
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_10
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_16
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_20
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_6
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_PR2V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_3
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_10
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_16
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_20
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_10
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_16
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_20
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_7
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_9
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_1
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_2
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_4
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_6
There is no CTS reference for ICG cells
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (35520 30000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.10 sec, cpu time is 0 hr : 0 min : 0.10 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_tt0p8v25c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 6 total shapes.
Layer M2: cached 0 shapes out of 3 total shapes.
Layer M3: cached 10 shapes out of 14 total shapes.
Cached 60 vias out of 69 total vias.
Total 0.1300 seconds to build cellmap data
Total 0.0000 seconds to load 10 cell instances into cellmap
Moveable cells: 10; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.4800, cell height 0.6000, cell area 0.8880 for total 10 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.13 sec, cpu time is 0 hr : 0 min : 0.13 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Information: The stitching and editing of coupling caps is turned OFF for design 'johnson:johnson.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 12, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
**** updating dbLayNum(25) dflt wid (600) to (340) ***
**** updating dbLayNum(27) dflt wid (600) to (340) ***
**** updating dbLayNum(29) dflt wid (600) to (340) ***
**** updating dbLayNum(31) dflt wid (600) to (340) ***
**** updating dbLayNum(33) dflt wid (600) to (340) ***
**** updating dbLayNum(35) dflt wid (600) to (340) ***
**** updating dbLayNum(47) dflt wid (20000) to (340) ***
Warning: Unsupported tech file value:  M4:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M4:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 2.000000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 2.000000. (ZRT-091)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: The step 0.06 of horizontal track TRACK_0 is less than the pitch 0.15 of layer M1. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_1 is less than the pitch 0.3 of layer M2. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_2 is less than the pitch 0.12 of layer M4. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_3 is less than the pitch 0.12 of layer M6. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_4 is less than the pitch 0.12 of layer M8. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_5 is less than the pitch 0.6 of layer MRDL. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_6 is less than the pitch 0.3 of layer M3. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_7 is less than the pitch 0.12 of layer M5. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_8 is less than the pitch 0.12 of layer M7. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_9 is less than the pitch 0.12 of layer M9. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M1. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M2. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M3. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M4. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M5. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M6. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M7. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M8. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M9. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer MRDL. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Ignore 10 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Average track distance 0.058800 is much smaller than pitch 0.300000 on layer M2. (ZRT-616)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Information: The run time for balance point scaling is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: clk mode: func root: clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0000; ID = 0.0000; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6.8680; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0000; ID = 0.0000; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6.8680; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0000; ID = 0.0000; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6.8680; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0000; ID = 0.0000; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6.8680; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
All together, ran incremental ZGR 0 time(s) for 0 net(s) and restoring ZGR invoked 0 time(s) for 0 net(s)
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
Mark clock trees...
Marking clock synthesized attributes

************************************************************
* CTS STEP: Multi-objective Clock Optimization
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'johnson:johnson.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 12, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 12, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: CCD will use corner slow for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
INFO: Clock latencies not changed
CUS IO adjustment after BDCCD done not change IO
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 8, DR 0), data (VR 11, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
**** updating dbLayNum(25) dflt wid (600) to (340) ***
**** updating dbLayNum(27) dflt wid (600) to (340) ***
**** updating dbLayNum(29) dflt wid (600) to (340) ***
**** updating dbLayNum(31) dflt wid (600) to (340) ***
**** updating dbLayNum(33) dflt wid (600) to (340) ***
**** updating dbLayNum(35) dflt wid (600) to (340) ***
**** updating dbLayNum(47) dflt wid (20000) to (340) ***
Warning: Unsupported tech file value:  M4:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M4:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 2.000000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 2.000000. (ZRT-091)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: The step 0.06 of horizontal track TRACK_0 is less than the pitch 0.15 of layer M1. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_1 is less than the pitch 0.3 of layer M2. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_2 is less than the pitch 0.12 of layer M4. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_3 is less than the pitch 0.12 of layer M6. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_4 is less than the pitch 0.12 of layer M8. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_5 is less than the pitch 0.6 of layer MRDL. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_6 is less than the pitch 0.3 of layer M3. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_7 is less than the pitch 0.12 of layer M5. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_8 is less than the pitch 0.12 of layer M7. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_9 is less than the pitch 0.12 of layer M9. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M1. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M2. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M3. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M4. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M5. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M6. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M7. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M8. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M9. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer MRDL. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Ignore 10 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Average track distance 0.058800 is much smaller than pitch 0.300000 on layer M2. (ZRT-616)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func_slow (Mode func Corner slow)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Average gCell capacity  0.67     on layer (1)    M1
Average gCell capacity  1.11     on layer (2)    M2
Average gCell capacity  11.67    on layer (3)    M3
Average gCell capacity  8.00     on layer (4)    M4
Average gCell capacity  7.67     on layer (5)    M5
Average gCell capacity  8.00     on layer (6)    M6
Average gCell capacity  7.67     on layer (7)    M7
Average gCell capacity  8.00     on layer (8)    M8
Average gCell capacity  7.67     on layer (9)    M9
Average gCell capacity  16.33    on layer (10)   MRDL
Average number of tracks per gCell 8.67  on layer (1)    M1
Average number of tracks per gCell 8.67  on layer (2)    M2
Average number of tracks per gCell 16.33         on layer (3)    M3
Average number of tracks per gCell 8.67  on layer (4)    M4
Average number of tracks per gCell 8.33  on layer (5)    M5
Average number of tracks per gCell 8.67  on layer (6)    M6
Average number of tracks per gCell 8.33  on layer (7)    M7
Average number of tracks per gCell 8.67  on layer (8)    M8
Average number of tracks per gCell 8.33  on layer (9)    M9
Average number of tracks per gCell 17.00         on layer (10)   MRDL
Number of gCells = 90
Created 1 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
There is no CTS reference for ICG cells
Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (budget_implementation, last_qor_strategy): 3 engines
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            HOLD_TNS: priority 15, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 20, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 35, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 35, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_WNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.005000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 33, weight 1.000000, degradationPercentAllowed nan, step back 0.000000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 35, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 0, isMaximize 0
            HOLD_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.100000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_WNS: priority 80, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
Drc Mode Option: auto
CCD blasted path groups
CCD initialization runtime: cpu 0.024071, elapsed 0.024133, speed up 0.997431.

CCD-Info: App options set by user
   No CCD app option is set.

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 8, DR 0), data (VR 11, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Total power = 0.064631, Leakage = 0.000007, Internal = 0.062305, Switching = 0.002319
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.207640, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.029999, TNHS = -0.229305, NHVP = 8

    Scenario func_slow  WNS = 0.207640, TNS = 0.000000, NVP = 0
    Scenario func_fast  WNHS = 0.019889, TNHS = 0.000000, NHVP = 0
    Scenario func_slow  WNHS = -0.029999, TNHS = -0.229305, NHVP = 8
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.208, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.030, TNHS = -0.229, NHVP = 8, UNWEIGHTED_TNHS = -0.229, R2R(wns=0.207640, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 8.52 (8), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.064631, Leakage = 0.000007, Internal = 0.062305, Switching = 0.002319
 All scenarios used by CCD
    scenario 0: func_fast , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: fast, id = 2
          isHold: wns = 0.019889, unweighted tns = 0.000000

    scenario 1: func_slow , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: slow, id = 1
          isSetup: wns = 0.207640, unweighted tns = 0.000000
          isHold: wns = -0.029999, unweighted tns = -0.229305

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.996982
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.996812
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_HOLD_TNS1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.207640, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.029999, TNHS = -0.229305, NHVP = 8

    Scenario func_slow  WNS = 0.207640, TNS = 0.000000, NVP = 0
    Scenario func_fast  WNHS = 0.019889, TNHS = 0.000000, NHVP = 0
    Scenario func_slow  WNHS = -0.029999, TNHS = -0.229305, NHVP = 8
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.208, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.030, TNHS = -0.229, NHVP = 8, UNWEIGHTED_TNHS = -0.229, R2R(wns=0.207640, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 8.52 (8), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.064631, Leakage = 0.000007, Internal = 0.062305, Switching = 0.002319

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.996280
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.996223
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_WNS2
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.207640, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.029999, TNHS = -0.229305, NHVP = 8

    Scenario func_slow  WNS = 0.207640, TNS = 0.000000, NVP = 0
    Scenario func_fast  WNHS = 0.019889, TNHS = 0.000000, NHVP = 0
    Scenario func_slow  WNHS = -0.029999, TNHS = -0.229305, NHVP = 8
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.208, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.030, TNHS = -0.229, NHVP = 8, UNWEIGHTED_TNHS = -0.229, R2R(wns=0.207640, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 8.52 (8), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.064631, Leakage = 0.000007, Internal = 0.062305, Switching = 0.002319
 CCD flow runtime: cpu 0.123699, elapsed 0.124038, speed up 0.997267.
CCD unblasted path groups
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
**** updating dbLayNum(25) dflt wid (600) to (340) ***
**** updating dbLayNum(27) dflt wid (600) to (340) ***
**** updating dbLayNum(29) dflt wid (600) to (340) ***
**** updating dbLayNum(31) dflt wid (600) to (340) ***
**** updating dbLayNum(33) dflt wid (600) to (340) ***
**** updating dbLayNum(35) dflt wid (600) to (340) ***
**** updating dbLayNum(47) dflt wid (20000) to (340) ***
Warning: Unsupported tech file value:  M4:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M4:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 2.000000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 2.000000. (ZRT-091)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: The step 0.06 of horizontal track TRACK_0 is less than the pitch 0.15 of layer M1. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_1 is less than the pitch 0.3 of layer M2. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_2 is less than the pitch 0.12 of layer M4. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_3 is less than the pitch 0.12 of layer M6. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_4 is less than the pitch 0.12 of layer M8. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_5 is less than the pitch 0.6 of layer MRDL. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_6 is less than the pitch 0.3 of layer M3. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_7 is less than the pitch 0.12 of layer M5. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_8 is less than the pitch 0.12 of layer M7. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_9 is less than the pitch 0.12 of layer M9. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M1. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M2. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M3. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M4. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M5. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M6. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M7. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M8. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M9. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer MRDL. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Ignore 10 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Average track distance 0.058800 is much smaller than pitch 0.300000 on layer M2. (ZRT-616)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   27  Alloctr   28  Proc 5389 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
parastics information loaded to the router.
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.0 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00,0.00,3.55,3.00)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.034, min space = 0.04 pitch = 0.15
layer M2, dir Hor, min width = 0.034, min space = 0.04 pitch = 0.3
layer M3, dir Ver, min width = 0.034, min space = 0.04 pitch = 0.3
layer M4, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M5, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2, min space = 2 pitch = 0.06
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   32  Proc 5389 
Net statistics:
Total number of nets     = 14
Number of nets to route  = 1
Number of single or zero port nets = 1
3 nets are fully connected,
 of which 2 are detail routed and 1 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 5389 
Average gCell capacity  0.67     on layer (1)    M1
Average gCell capacity  1.11     on layer (2)    M2
Average gCell capacity  11.67    on layer (3)    M3
Average gCell capacity  8.00     on layer (4)    M4
Average gCell capacity  7.67     on layer (5)    M5
Average gCell capacity  8.00     on layer (6)    M6
Average gCell capacity  7.67     on layer (7)    M7
Average gCell capacity  8.00     on layer (8)    M8
Average gCell capacity  7.67     on layer (9)    M9
Average gCell capacity  16.33    on layer (10)   MRDL
Average number of tracks per gCell 8.67  on layer (1)    M1
Average number of tracks per gCell 8.67  on layer (2)    M2
Average number of tracks per gCell 16.33         on layer (3)    M3
Average number of tracks per gCell 8.67  on layer (4)    M4
Average number of tracks per gCell 8.33  on layer (5)    M5
Average number of tracks per gCell 8.67  on layer (6)    M6
Average number of tracks per gCell 8.33  on layer (7)    M7
Average number of tracks per gCell 8.67  on layer (8)    M8
Average number of tracks per gCell 8.33  on layer (9)    M9
Average number of tracks per gCell 17.00         on layer (10)   MRDL
Number of gCells = 90
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   32  Alloctr   32  Proc 5389 
Net Count 1, Total HPWL 4 microns
HPWL   0 ~  100 microns: Net Count        1     Total HPWL          4 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL          0 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   32  Alloctr   32  Proc 5389 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   32  Alloctr   32  Proc 5389 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used  100  Alloctr  100  Proc 5389 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 5.43
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 3.87
Initial. Layer M4 wire length = 1.55
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 9
Initial. Via VIA12SQ count = 0
Initial. Via VIA23SQ_C count = 7
Initial. Via VIA34SQ_C count = 2
Initial. Via VIA45SQ count = 0
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  100  Alloctr  100  Proc 5389 

Congestion utilization per direction:
Average vertical track utilization   =  7.05 %
Peak    vertical track utilization   = 11.11 %
Average horizontal track utilization =  2.90 %
Peak    horizontal track utilization =  8.33 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  100  Alloctr  100  Proc 5389 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   72  Alloctr   72  Proc    0 
[GR: Done] Total (MB): Used  100  Alloctr  100  Proc 5389 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used   59  Alloctr   60  Proc 5389 
Skip track assign
Skip detail route
Updating the database ...
Information: The net parasitics of block johnson are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'johnson:johnson.design'. (TIM-125)
Information: Design johnson has 14 nets, 1 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'johnson'. (NEX-022)
Information: Design Average RC for design johnson  (NEX-011)
Information: r = 1.767127 ohm/um, via_r = 0.534242 ohm/cut, c = 0.091478 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.450750 ohm/um, via_r = 0.404663 ohm/cut, c = 0.096907 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 12, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 12, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The run time for Multi-objective Clock Optimization is 0 hr : 0 min : 1.57 sec, cpu time is 0 hr : 0 min : 1.79 sec. (CTS-104)
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 6 total shapes.
Layer M2: cached 0 shapes out of 3 total shapes.
Layer M3: cached 10 shapes out of 14 total shapes.
Cached 60 vias out of 69 total vias.

Legalizing Top Level Design johnson ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_tt0p8v25c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.1400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 28 ref cells (25 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      10.656           10        Yes DEFAULT_VA

Optimizing attract points
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 48 sites
        and the median cell width is 24 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done attract points (0 sec)
Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 48 sites
        and the median cell width is 24 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 48 sites
        and the median cell width is 24 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/johnson_SITE_unit.002-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/johnson_SITE_unit.002-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     10
number of references:                28
number of site rows:                  5
number of locations attempted:       50
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          10 (200 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: out_reg_5_ (SAEDRVT14_FDPRBQ_V2_0P5)
  Input location: (1.776,1.8)
  Legal location: (1.776,1.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: out_reg_4_ (SAEDRVT14_FDPRBQ_V2_0P5)
  Input location: (1.776,0.6)
  Legal location: (1.776,0.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: out_reg_3_ (SAEDRVT14_FDPRBQ_V2_0P5)
  Input location: (1.776,0)
  Legal location: (1.776,0)
  Displacement:   0.000 um ( 0.00 row height)
Cell: out_reg_2_ (SAEDRVT14_FDPRBQ_V2_0P5)
  Input location: (0.74,2.4)
  Legal location: (0.74,2.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U5 (SAEDRVT14_INV_1)
  Input location: (0,2.4)
  Legal location: (0,2.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: out_reg_1_ (SAEDRVT14_FDPRBQ_V2_0P5)
  Input location: (0,0.6)
  Legal location: (0,0.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: out_reg_0_ (SAEDRVT14_FDPRBQ_V2_0P5)
  Input location: (0,1.8)
  Legal location: (0,1.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: out_reg_7_ (SAEDRVT14_FDPRBQ_V2_0P5)
  Input location: (1.776,1.2)
  Legal location: (1.776,1.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3 (SAEDRVT14_INV_S_0P75)
  Input location: (3.256,2.4)
  Legal location: (3.256,2.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: out_reg_6_ (SAEDRVT14_FDPRBQ_V2_0P5)
  Input location: (0,0)
  Legal location: (0,0)
  Displacement:   0.000 um ( 0.00 row height)

 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 0.54 sec, cpu time is 0 hr : 0 min : 0.77 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 1 flat clock tree nets.
There are 0 non-sink instances (total area 0.00) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 0 inverters (total area 0.00).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:02.75u 00:00:00.17s 00:00:02.48e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (35520 30000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Note - message 'LGL-050' limit (5) exceeded. Remainder will be suppressed.
Total 0.0600 seconds to build cellmap data
Total 0.0000 seconds to load 10 cell instances into cellmap
Moveable cells: 10; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.4800, cell height 0.6000, cell area 0.8880 for total 10 placed and application fixed cells
Information: Current block utilization is '0.83330', effective utilization is '0.83333'. (OPT-055)

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      1:53:27     0.000     0.000     8.880     0.000     0.000         0         2         0     0.000      1390 

Information: Ending clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2025-02-11 21:30:39 / Session: 1.89 hr / Command: 0.01 hr / Memory: 1391 MB (FLW-8100)

Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.23         -          8.88     3319.04          10              1.89      1390

Enable dominated scenarios

Clock-opt optimization complete                 0.00        0.00      0.23         -          8.88     3319.04          10              1.89      1390
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050003353  3.179565855614  5.567214554587  2.894454387461  6.565921217863  9.017937505874  3.104901703497  9.863439387851  6.078124964085
2.744208341123  8.318115604907  9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876689811676  2.191135981696  0.963735141094
2.700148443881  3.840450064440  3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701518299356  7.205135390169  8.278352398268
1.183725190997  3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230303246093  1.226270815326  7.050451494780
2.403928173631  6.139852544054  4.100210066110  1.274718589655  4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.626473431138  6.381676430919  9.187475022495
0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.472789805963  3.368484172994  4.897112549020
6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.682047915342  7.173433596510  9.939563708373
Information: The net parasitics of block johnson are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'johnson:johnson.design'. (TIM-125)
Information: Design johnson has 14 nets, 1 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'johnson'. (NEX-022)
Information: Design Average RC for design johnson  (NEX-011)
Information: r = 1.767127 ohm/um, via_r = 0.534242 ohm/cut, c = 0.091478 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.450750 ohm/um, via_r = 0.404663 ohm/cut, c = 0.096907 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 12, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 12, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0300     0.2293      8
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        0   3319.036
    2   *   0.0000     0.0000   0.0000      0   0.0300     0.2293      8        0     0.0000        0   3319.036
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0300     0.2293      8        0     0.0000        0   3319.036         8.88         10
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0300     0.2293      8        0        0   3319.036         8.88         10

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt command complete                CPU:   186 s (  0.05 hr )  ELAPSE:  6807 s (  1.89 hr )  MEM-PEAK:  1390 MB
Clock-opt command statistics  CPU=11 sec (0.00 hr) ELAPSED=11 sec (0.00 hr) MEM-PEAK=1.357 GB

Information: Ending clock_opt / build_clock (FLW-8001)
Information: Time: 2025-02-11 21:30:39 / Session: 1.89 hr / Command: 0.01 hr / Memory: 1391 MB (FLW-8100)

Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2025-02-11 21:30:39 / Session: 1.89 hr / Command: 0.01 hr / Memory: 1391 MB (FLW-8100)

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2025-02-11 21:30:39 / Session: 1.89 hr / Command: 0.01 hr / Memory: 1391 MB (FLW-8100)
Clock-opt optimization Phase 13 Iter  1         0.00        0.00      0.23         -          8.88     3319.04          10              1.89      1390
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
**** updating dbLayNum(25) dflt wid (600) to (340) ***
**** updating dbLayNum(27) dflt wid (600) to (340) ***
**** updating dbLayNum(29) dflt wid (600) to (340) ***
**** updating dbLayNum(31) dflt wid (600) to (340) ***
**** updating dbLayNum(33) dflt wid (600) to (340) ***
**** updating dbLayNum(35) dflt wid (600) to (340) ***
**** updating dbLayNum(47) dflt wid (20000) to (340) ***
Warning: Unsupported tech file value:  M4:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M4:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 2.000000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 2.000000. (ZRT-091)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: The step 0.06 of horizontal track TRACK_0 is less than the pitch 0.15 of layer M1. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_1 is less than the pitch 0.3 of layer M2. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_2 is less than the pitch 0.12 of layer M4. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_3 is less than the pitch 0.12 of layer M6. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_4 is less than the pitch 0.12 of layer M8. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_5 is less than the pitch 0.6 of layer MRDL. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_6 is less than the pitch 0.3 of layer M3. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_7 is less than the pitch 0.12 of layer M5. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_8 is less than the pitch 0.12 of layer M7. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_9 is less than the pitch 0.12 of layer M9. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M1. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M2. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M3. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M4. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M5. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M6. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M7. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M8. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M9. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer MRDL. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Ignore 10 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Average track distance 0.058800 is much smaller than pitch 0.300000 on layer M2. (ZRT-616)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   27  Alloctr   28  Proc 5389 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
parastics information loaded to the router.
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.0 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00,0.00,3.55,3.00)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.034, min space = 0.04 pitch = 0.15
layer M2, dir Hor, min width = 0.034, min space = 0.04 pitch = 0.3
layer M3, dir Ver, min width = 0.034, min space = 0.04 pitch = 0.3
layer M4, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M5, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2, min space = 2 pitch = 0.06
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   32  Proc 5389 
Net statistics:
Total number of nets     = 14
Number of nets to route  = 1
Number of single or zero port nets = 1
3 nets are fully connected,
 of which 2 are detail routed and 1 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 5389 
Average gCell capacity  0.67     on layer (1)    M1
Average gCell capacity  1.11     on layer (2)    M2
Average gCell capacity  11.67    on layer (3)    M3
Average gCell capacity  8.00     on layer (4)    M4
Average gCell capacity  7.67     on layer (5)    M5
Average gCell capacity  8.00     on layer (6)    M6
Average gCell capacity  7.67     on layer (7)    M7
Average gCell capacity  8.00     on layer (8)    M8
Average gCell capacity  7.67     on layer (9)    M9
Average gCell capacity  16.33    on layer (10)   MRDL
Average number of tracks per gCell 8.67  on layer (1)    M1
Average number of tracks per gCell 8.67  on layer (2)    M2
Average number of tracks per gCell 16.33         on layer (3)    M3
Average number of tracks per gCell 8.67  on layer (4)    M4
Average number of tracks per gCell 8.33  on layer (5)    M5
Average number of tracks per gCell 8.67  on layer (6)    M6
Average number of tracks per gCell 8.33  on layer (7)    M7
Average number of tracks per gCell 8.67  on layer (8)    M8
Average number of tracks per gCell 8.33  on layer (9)    M9
Average number of tracks per gCell 17.00         on layer (10)   MRDL
Number of gCells = 90
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   32  Alloctr   32  Proc 5389 
Net Count 1, Total HPWL 4 microns
HPWL   0 ~  100 microns: Net Count        1     Total HPWL          4 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL          0 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   32  Alloctr   32  Proc 5389 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   32  Alloctr   32  Proc 5389 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  208  Alloctr  208  Proc 5389 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 5.43
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 3.87
Initial. Layer M4 wire length = 1.55
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 9
Initial. Via VIA12SQ count = 0
Initial. Via VIA23SQ_C count = 7
Initial. Via VIA34SQ_C count = 2
Initial. Via VIA45SQ count = 0
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  208  Alloctr  208  Proc 5389 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 5.43
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 3.87
phase1. Layer M4 wire length = 1.55
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 9
phase1. Via VIA12SQ count = 0
phase1. Via VIA23SQ_C count = 7
phase1. Via VIA34SQ_C count = 2
phase1. Via VIA45SQ count = 0
phase1. Via VIA56SQ count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  208  Alloctr  208  Proc 5389 

Congestion utilization per direction:
Average vertical track utilization   =  7.05 %
Peak    vertical track utilization   = 11.11 %
Average horizontal track utilization =  2.90 %
Peak    horizontal track utilization =  8.33 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  208  Alloctr  208  Proc 5389 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  180  Alloctr  180  Proc    0 
[GR: Done] Total (MB): Used  208  Alloctr  208  Proc 5389 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used   59  Alloctr   60  Proc 5389 

Start track assignment

Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   23  Alloctr   24  Proc 5389 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/3        
Routed partition 2/3        
Routed partition 3/3        

Assign Vertical partitions, iteration 0
Routed partition 1/3        
Routed partition 2/3        
Routed partition 3/3        

Number of wires with overlap after iteration 0 = 19 of 27


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   23  Alloctr   24  Proc 5389 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1
Routed partition 1/3        
Routed partition 2/3        
Routed partition 3/3        

Assign Vertical partitions, iteration 1
Routed partition 1/3        
Routed partition 2/3        
Routed partition 3/3        

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   23  Alloctr   24  Proc 5389 

Number of wires with overlap after iteration 1 = 11 of 22


Wire length and via report:
---------------------------
Number of M1 wires: 0             : 0
Number of M2 wires: 12           VIA12SQ: 0
Number of M3 wires: 9            VIA23SQ_C: 13
Number of M4 wires: 1            VIA34SQ_C: 2
Number of M5 wires: 0            VIA45SQ: 0
Number of M6 wires: 0            VIA56SQ: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 22                vias: 15

Total M1 wire length: 0.0
Total M2 wire length: 2.7
Total M3 wire length: 5.3
Total M4 wire length: 1.4
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 9.4

Longest M1 wire length: 0.0
Longest M2 wire length: 0.7
Longest M3 wire length: 1.2
Longest M4 wire length: 1.4
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 0 

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   23  Alloctr   24  Proc 5389 
Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Dr init] Total (MB): Used   37  Alloctr   38  Proc 5389 
Total number of nets = 14, of which 0 are not extracted
Total number of open nets = 10, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/1 Partitions, Violations =    34

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      34
        Diff net spacing : 24
        Illegal track route : 2
        Less than minimum area : 8

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 0] Total (MB): Used   89  Alloctr   91  Proc 5389 

End DR iteration 0 with 1 parts

Start DR iteration 1: uniform partition
Routed  1/1 Partitions, Violations =    34

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      34
        Diff net spacing : 24
        Illegal track route : 2
        Less than minimum area : 8

[Iter 1] Elapsed real time: 0:00:00 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 1] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 1] Total (MB): Used   89  Alloctr   91  Proc 5389 

End DR iteration 1 with 1 parts

Start DR iteration 2: uniform partition
Routed  1/1 Partitions, Violations =    34

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      34
        Diff net spacing : 21
        Illegal track route : 3
        Less than minimum area : 8
        Off-grid : 1
        Short : 1

[Iter 2] Elapsed real time: 0:00:01 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 2] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 2] Total (MB): Used   89  Alloctr   91  Proc 5389 

End DR iteration 2 with 1 parts

Start DR iteration 3: uniform partition
Routed  1/1 Partitions, Violations =    35

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      35
        Diff net spacing : 24
        Illegal track route : 2
        Less than minimum area : 8
        Same net via-cut spacing : 1

[Iter 3] Elapsed real time: 0:00:01 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 3] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 3] Total (MB): Used   89  Alloctr   91  Proc 5389 

End DR iteration 3 with 1 parts

Start DR iteration 4: uniform partition
Routed  1/1 Partitions, Violations =    35

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      35
        Diff net spacing : 24
        Illegal track route : 4
        Less than minimum area : 7

[Iter 4] Elapsed real time: 0:00:02 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 4] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 4] Total (MB): Used   89  Alloctr   91  Proc 5389 

End DR iteration 4 with 1 parts

Start DR iteration 5: uniform partition
Routed  1/1 Partitions, Violations =    36

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      36
        Diff net spacing : 21
        Illegal track route : 5
        Less than minimum area : 8
        Off-grid : 1
        Short : 1

[Iter 5] Elapsed real time: 0:00:02 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 5] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 5] Total (MB): Used   89  Alloctr   91  Proc 5389 

End DR iteration 5 with 1 parts

Start DR iteration 6: uniform partition
Routed  1/1 Partitions, Violations =    32

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      32
        Diff net spacing : 24
        Less than minimum area : 8

[Iter 6] Elapsed real time: 0:00:03 
[Iter 6] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 6] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 6] Total (MB): Used   89  Alloctr   91  Proc 5389 

End DR iteration 6 with 1 parts

Start DR iteration 7: uniform partition
Routed  1/1 Partitions, Violations =    33

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      33
        Diff net spacing : 22
        Illegal track route : 1
        Less than minimum area : 8
        Off-grid : 1
        Same net via-cut spacing : 1

[Iter 7] Elapsed real time: 0:00:03 
[Iter 7] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 7] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 7] Total (MB): Used   89  Alloctr   91  Proc 5389 

End DR iteration 7 with 1 parts

Start DR iteration 8: uniform partition
Routed  1/1 Partitions, Violations =    40

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      40
        Diff net spacing : 24
        Illegal track route : 8
        Less than minimum area : 8

[Iter 8] Elapsed real time: 0:00:04 
[Iter 8] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 8] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 8] Total (MB): Used   89  Alloctr   91  Proc 5389 

End DR iteration 8 with 1 parts

Start DR iteration 9: uniform partition
Routed  1/1 Partitions, Violations =    44

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      44
        Diff net spacing : 21
        Illegal track route : 10
        Less than minimum area : 8
        Off-grid : 1
        Same net via-cut spacing : 3
        Short : 1

[Iter 9] Elapsed real time: 0:00:04 
[Iter 9] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 9] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 9] Total (MB): Used   89  Alloctr   91  Proc 5389 

End DR iteration 9 with 1 parts

Start DR iteration 10: uniform partition
Routed  1/1 Partitions, Violations =    34

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      34
        Diff net spacing : 24
        Illegal track route : 2
        Less than minimum area : 8

[Iter 10] Elapsed real time: 0:00:05 
[Iter 10] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 10] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 10] Total (MB): Used   89  Alloctr   91  Proc 5389 

End DR iteration 10 with 1 parts

Start DR iteration 11: uniform partition
Routed  1/1 Partitions, Violations =    34

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      34
        Diff net spacing : 24
        Illegal track route : 2
        Less than minimum area : 8

[Iter 11] Elapsed real time: 0:00:06 
[Iter 11] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 11] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 11] Total (MB): Used   89  Alloctr   91  Proc 5389 

End DR iteration 11 with 1 parts

Stop DR since not converging

[DR] Elapsed real time: 0:00:06 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   23  Alloctr   24  Proc 5389 
[DR: Done] Elapsed real time: 0:00:06 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   23  Alloctr   24  Proc 5389 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 8 aligned/redundant DRCs. (ZRT-305)

DR finished with 26 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      26
        Diff net spacing : 16
        Illegal track route : 2
        Less than minimum area : 8



Total Wire Length =                    8 micron
Total Number of Contacts =             13
Total Number of Wires =                12
Total Number of PtConns =              1
Total Number of Routed Wires =       12
Total Routed Wire Length =           8 micron
Total Number of Routed Contacts =       13
        Layer             M1 :          0 micron
        Layer             M2 :          1 micron
        Layer             M3 :          5 micron
        Layer             M4 :          1 micron
        Layer             M5 :          0 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA34SQ_C(rot) :          2
        Via        VIA23SQ_C :         11

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 13 vias)
 
    Layer VIA2       =  0.00% (0      / 11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11      vias)
    Layer VIA3       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.00% (0 / 13 vias)
 
    Layer VIA2       =  0.00% (0      / 11      vias)
    Layer VIA3       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 13 vias)
 
    Layer VIA2       =  0.00% (0      / 11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11      vias)
    Layer VIA3       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 

Total number of nets = 14
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 26
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block johnson are cleared. (TIM-123)
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
route.global.global_route_topology_style 0
Information: Ending clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2025-02-11 21:30:46 / Session: 1.89 hr / Command: 0.01 hr / Memory: 1391 MB (FLW-8100)

Information: Ending clock_opt / route_clock (FLW-8001)
Information: Time: 2025-02-11 21:30:46 / Session: 1.89 hr / Command: 0.01 hr / Memory: 1391 MB (FLW-8100)

Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2025-02-11 21:30:46 / Session: 1.89 hr / Command: 0.01 hr / Memory: 1391 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'johnson:johnson.design'. (TIM-125)
Information: Design johnson has 14 nets, 0 global routed, 1 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'johnson'. (NEX-022)
Information: Design Average RC for design johnson  (NEX-011)
Information: r = 1.767127 ohm/um, via_r = 0.534242 ohm/cut, c = 0.091478 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.450750 ohm/um, via_r = 0.404663 ohm/cut, c = 0.096907 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 12, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 12, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:   193 s (  0.05 hr )  ELAPSE:  6815 s (  1.89 hr )  MEM-PEAK:  1390 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Removed total 0 routing shapes from 11 signal nets.

Clock-opt timing update complete          CPU:   193 s (  0.05 hr )  ELAPSE:  6815 s (  1.89 hr )  MEM-PEAK:  1390 MB
INFO: Propagating Switching Activities
Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
Information: Activity for scenario func_fast was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0300     0.2293      8
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        0   3319.036
    2   *   0.0000     0.0000   0.0000      0   0.0300     0.2293      8        0     0.0000        0   3319.036
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0300     0.2293      8        0     0.0000        0   3319.036         8.88         10
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0300     0.2293      8        0        0   3319.036         8.88         10
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Clock-opt initialization complete         CPU:   196 s (  0.05 hr )  ELAPSE:  6817 s (  1.89 hr )  MEM-PEAK:  1390 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (35520 30000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0600 seconds to build cellmap data
Total 0.0000 seconds to load 10 cell instances into cellmap
Moveable cells: 10; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
0 out of 11 data nets is detail routed, 1 out of 1 clock nets is detail routed and total 12 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.4800, cell height 0.6000, cell area 0.8880 for total 10 placed and application fixed cells
Clock-opt optimization Phase 17 Iter  1         0.00        0.00      0.23         -          8.88     3319.04          10              1.89      1390
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (35520 30000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Clock-opt optimization Phase 18 Iter  1         0.00        0.00      0.23         -          8.88     3319.04          10              1.89      1390
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Clock-opt optimization Phase 18 Iter  2         0.00        0.00      0.23         -          8.88     3319.04          10              1.89      1390
Clock-opt optimization Phase 18 Iter  3         0.00        0.00      0.23         -          8.88     3319.04          10              1.89      1390

Clock-opt optimization Phase 19 Iter  1         0.00        0.00      0.23         -          8.88     3319.04          10              1.89      1390

CCL: Total Usage Adjustment : 1
INFO: Derive row count 3 from GR congestion map (3/4)
INFO: Derive col count 3 from GR congestion map (3/4)
Convert timing mode ...
Clock-opt optimization Phase 20 Iter  1         0.00        0.00      0.23         -          8.88     3319.04          10              1.90      1390
Clock-opt optimization Phase 20 Iter  2         0.00        0.00      0.23         -          8.88     3319.04          10              1.90      1390
Clock-opt optimization Phase 20 Iter  3         0.00        0.00      0.23         -          8.88     3319.04          10              1.90      1390
Clock-opt optimization Phase 20 Iter  4         0.00        0.00      0.23         -          8.88     3319.04          10              1.90      1390
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Clock-opt optimization Phase 20 Iter  5         0.00        0.00      0.23         -          8.88     3319.04          10              1.90      1390
Clock-opt optimization Phase 20 Iter  6         0.00        0.00      0.23         -          8.88     3319.04          10              1.90      1390
Clock-opt optimization Phase 20 Iter  7         0.00        0.00      0.23         -          8.88     3319.04          10              1.90      1390
Clock-opt optimization Phase 20 Iter  8         0.00        0.00      0.23         -          8.88     3319.04          10              1.90      1390
Clock-opt optimization Phase 20 Iter  9         0.00        0.00      0.23         -          8.88     3319.04          10              1.90      1390
Clock-opt optimization Phase 20 Iter 10         0.00        0.00      0.23         -          8.88     3319.04          10              1.90      1390
Clock-opt optimization Phase 20 Iter 11         0.00        0.00      0.23         -          8.88     3319.04          10              1.90      1390
Clock-opt optimization Phase 20 Iter 12         0.00        0.00      0.23         -          8.88     3319.04          10              1.90      1390
Clock-opt optimization Phase 20 Iter 13         0.00        0.00      0.23         -          8.88     3319.04          10              1.90      1390
Clock-opt optimization Phase 20 Iter 14         0.00        0.00      0.23         -          8.88     3319.04          10              1.90      1390
Clock-opt optimization Phase 20 Iter 15         0.00        0.00      0.23         -          8.88     3319.04          10              1.90      1390
Clock-opt optimization Phase 20 Iter 16         0.00        0.00      0.23         -          8.88     3319.04          10              1.90      1390
Clock-opt optimization Phase 20 Iter 17         0.00        0.00      0.23         -          8.88     3319.04          10              1.90      1390
Clock-opt optimization Phase 20 Iter 18         0.00        0.00      0.23         -          8.88     3319.04          10              1.90      1390
Clock-opt optimization Phase 20 Iter 19         0.00        0.00      0.23         -          8.88     3319.04          10              1.90      1390
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 20 Iter 20         0.00        0.00      0.23         -          8.88     3319.04          10              1.90      1390
Clock-opt optimization Phase 20 Iter 21         0.00        0.00      0.23         -          8.88     3319.04          10              1.90      1390
Clock-opt optimization Phase 20 Iter 22         0.00        0.00      0.23         -          8.88     3319.04          10              1.90      1390
Clock-opt optimization Phase 20 Iter 23         0.00        0.00      0.23         -          8.88     3319.04          10              1.90      1390
Clock-opt optimization Phase 20 Iter 24         0.00        0.00      0.23         -          8.88     3319.04          10              1.90      1390
Clock-opt optimization Phase 20 Iter 25         0.00        0.00      0.23         -          8.88     3319.04          10              1.90      1390
Clock-opt optimization Phase 20 Iter 26         0.00        0.00      0.23         -          8.88     3319.04          10              1.90      1390
Clock-opt optimization Phase 20 Iter 27         0.00        0.00      0.23         -          8.88     3319.04          10              1.90      1390
Clock-opt optimization Phase 20 Iter 28         0.00        0.00      0.23         -          8.88     3319.04          10              1.90      1390
Clock-opt optimization Phase 20 Iter 29         0.00        0.00      0.23         -          8.88     3319.04          10              1.90      1390
Clock-opt optimization Phase 20 Iter 30         0.00        0.00      0.23         -          8.88     3319.04          10              1.90      1390

Clock-opt optimization Phase 21 Iter  1         0.00        0.00      0.23         -          8.88     3319.04          10              1.90      1390
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Configuring Design Fusion Restructuring for total power ...
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
LR XFORM: End Prediction Mode

Clock-opt optimization Phase 22 Iter  1         0.00        0.00      0.23         -          8.88     3319.04          10              1.90      1390

Clock-opt optimization Phase 23 Iter  1         0.00        0.00      0.23         -          8.88     3319.04          10              1.90      1390
Clock-opt optimization Phase 23 Iter  2         0.00        0.00      0.23         -          8.88     3319.04          10              1.90      1390

Clock-opt optimization Phase 24 Iter  1         0.00        0.00      0.23         -          8.88     3250.88          10              1.90      1390
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Clock-opt optimization Phase 24 Iter  2         0.00        0.00      0.23         -          8.88     3250.88          10              1.90      1390
Clock-opt optimization Phase 24 Iter  3         0.00        0.00      0.23         -          8.88     3250.88          10              1.90      1390

Clock-opt optimization Phase 25 Iter  1         0.00        0.00      0.23         -          8.88     3250.88          10              1.90      1390
Clock-opt optimization Phase 25 Iter  2         0.00        0.00      0.23         -          8.88     3250.88          10              1.90      1390
Information: Extraction observers are detached as design net change threshold is reached.
Information: The RC mode used is CTO for design 'johnson'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 17, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 17, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt optimization Phase 25 Iter  3         0.00        0.00      0.23         -          8.88     3250.88          10              1.90      1390
Clock-opt optimization Phase 25 Iter  4         0.00        0.00      0.23         -          8.88     3250.88          10              1.90      1390

Clock-opt optimization Phase 26 Iter  1         0.00        0.00      0.14         -         10.61     3700.93          15              1.90      1390
Running post-clock timing-driven placement.
Turning on CRPR.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0700 seconds to build cellmap data
Total 0.0000 seconds to load 15 cell instances into cellmap
Moveable cells: 15; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
0 out of 16 data nets is detail routed, 1 out of 1 clock nets is detail routed and total 17 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.1791, cell height 0.6000, cell area 0.7074 for total 15 placed and application fixed cells
Information: Current block utilization is '0.99580', effective utilization is '0.99583'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0600 seconds to build cellmap data
Snapped 15 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 5389 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
**** updating dbLayNum(25) dflt wid (600) to (340) ***
**** updating dbLayNum(27) dflt wid (600) to (340) ***
**** updating dbLayNum(29) dflt wid (600) to (340) ***
**** updating dbLayNum(31) dflt wid (600) to (340) ***
**** updating dbLayNum(33) dflt wid (600) to (340) ***
**** updating dbLayNum(35) dflt wid (600) to (340) ***
**** updating dbLayNum(47) dflt wid (20000) to (340) ***
Warning: Unsupported tech file value:  M4:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M4:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 2.000000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 2.000000. (ZRT-091)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: The step 0.06 of horizontal track TRACK_0 is less than the pitch 0.15 of layer M1. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_1 is less than the pitch 0.3 of layer M2. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_2 is less than the pitch 0.12 of layer M4. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_3 is less than the pitch 0.12 of layer M6. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_4 is less than the pitch 0.12 of layer M8. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_5 is less than the pitch 0.6 of layer MRDL. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_6 is less than the pitch 0.3 of layer M3. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_7 is less than the pitch 0.12 of layer M5. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_8 is less than the pitch 0.12 of layer M7. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_9 is less than the pitch 0.12 of layer M9. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M1. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M2. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M3. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M4. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M5. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M6. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M7. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M8. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M9. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer MRDL. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Ignore 10 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Average track distance 0.058800 is much smaller than pitch 0.300000 on layer M2. (ZRT-616)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   23  Alloctr   23  Proc    0 
[End of Read DB] Total (MB): Used   31  Alloctr   31  Proc 5389 
Loading parastics information to the router ...
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
parastics information loaded to the router.
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.0 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00,0.00,3.55,3.00)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.034, min space = 0.04 pitch = 0.15
layer M2, dir Hor, min width = 0.034, min space = 0.04 pitch = 0.3
layer M3, dir Ver, min width = 0.034, min space = 0.04 pitch = 0.3
layer M4, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M5, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2, min space = 2 pitch = 0.06
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   32  Proc 5389 
Net statistics:
Total number of nets     = 19
Number of nets to route  = 15
Number of single or zero port nets = 1
3 nets are fully connected,
 of which 3 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 5389 
Average gCell capacity  0.67     on layer (1)    M1
Average gCell capacity  1.11     on layer (2)    M2
Average gCell capacity  11.67    on layer (3)    M3
Average gCell capacity  8.00     on layer (4)    M4
Average gCell capacity  7.67     on layer (5)    M5
Average gCell capacity  8.00     on layer (6)    M6
Average gCell capacity  7.67     on layer (7)    M7
Average gCell capacity  8.00     on layer (8)    M8
Average gCell capacity  7.67     on layer (9)    M9
Average gCell capacity  16.33    on layer (10)   MRDL
Average number of tracks per gCell 8.67  on layer (1)    M1
Average number of tracks per gCell 8.67  on layer (2)    M2
Average number of tracks per gCell 16.33         on layer (3)    M3
Average number of tracks per gCell 8.67  on layer (4)    M4
Average number of tracks per gCell 8.33  on layer (5)    M5
Average number of tracks per gCell 8.67  on layer (6)    M6
Average number of tracks per gCell 8.33  on layer (7)    M7
Average number of tracks per gCell 8.67  on layer (8)    M8
Average number of tracks per gCell 8.33  on layer (9)    M9
Average number of tracks per gCell 17.00         on layer (10)   MRDL
Number of gCells = 90
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   31  Alloctr   32  Proc 5389 
Net Count 15, Total HPWL 38 microns
HPWL   0 ~  100 microns: Net Count       15     Total HPWL         38 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL          0 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 5389 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  135  Alloctr  136  Proc 5389 
Information: Using 1 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  135  Alloctr  136  Proc 5389 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 28.22
Initial. Layer M1 wire length = 1.23
Initial. Layer M2 wire length = 0.78
Initial. Layer M3 wire length = 16.14
Initial. Layer M4 wire length = 10.08
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 67
Initial. Via VIA12SQ count = 29
Initial. Via VIA23SQ_C count = 26
Initial. Via VIA34SQ_C count = 12
Initial. Via VIA45SQ count = 0
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Tue Feb 11 21:30:58 2025
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  135  Alloctr  136  Proc 5389 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 28.22
phase1. Layer M1 wire length = 1.23
phase1. Layer M2 wire length = 0.78
phase1. Layer M3 wire length = 16.14
phase1. Layer M4 wire length = 10.08
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 67
phase1. Via VIA12SQ count = 29
phase1. Via VIA23SQ_C count = 26
phase1. Via VIA34SQ_C count = 12
phase1. Via VIA45SQ count = 0
phase1. Via VIA56SQ count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  135  Alloctr  136  Proc 5389 

Congestion utilization per direction:
Average vertical track utilization   = 19.55 %
Peak    vertical track utilization   = 26.00 %
Average horizontal track utilization =  8.18 %
Peak    horizontal track utilization = 12.50 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  135  Alloctr  136  Proc 5389 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  128  Alloctr  128  Proc    0 
[GR: Done] Total (MB): Used  135  Alloctr  136  Proc 5389 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 5389 
Using per-layer congestion maps for congestion reduction.
Information: 0.00% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 0.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 1.00 to 1.00. (PLACE-030)
Corner Scaling is off, multiplier is 1.000000
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 1.420800
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
ORB: Nominal = 0.0053281  Design MT = inf  Target = 0.0293230 (5.503 nominal)  MaxRC = 0.020201
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario func_fast identical to that on func_slow (POW-006)
****** eLpp weights (with caps)
Number of nets: 17, of which 16 non-clock nets
Number of nets with 0 toggle rate: 0
Max toggle rate = 6.66667, average toggle rate = 0.658032
Max non-clock toggle rate = 0.415514
eLpp weight range = (0.163427, 5.51889)
*** 2 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 17
Amt power = 0.1
Non-default weight range: (0.916343, 5.45189)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=func_slow
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The net parasitics of block johnson are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 699250
Information: Extraction observers are detached as design net change threshold is reached.
Completed Timing-driven placement, Elapsed time =   0: 0: 0 
Moved 7 out of 15 cells, ratio = 0.466667
Total displacement = 8.568600(um)
Max displacement = 2.510500(um), copt_h_inst_435 (1.924000, 0.600000, 0) => (0.013500, 1.200000, 0)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Information: The stitching and editing of coupling caps is turned OFF for design 'johnson:johnson.design'. (TIM-125)
Information: Design johnson has 19 nets, 0 global routed, 1 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'johnson'. (NEX-022)
Information: Design Average RC for design johnson  (NEX-011)
Information: r = 1.765425 ohm/um, via_r = 0.534242 ohm/cut, c = 0.094301 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.450750 ohm/um, via_r = 0.404663 ohm/cut, c = 0.100827 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 17, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 17, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.
Clock-opt optimization Phase 26 Iter  2         0.00        0.00      0.14         -         10.61     3700.93          15              1.90      1390
INFO: total number of constant pins: 0
INFO: constant pins which are scan-pins: 0
INFO: constant pins that are not scan-pins: 0
Clock-opt optimization Phase 26 Iter  3         0.00        0.00      0.14         -         10.61     3700.93          15              1.90      1390
Clock-opt optimization Phase 26 Iter  4         0.00        0.00      0.14         -         10.61     3700.93          15              1.90      1390
Running post-clock legalization after dtdp.
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0700 seconds to build cellmap data
Total 0.0000 seconds to load 15 cell instances into cellmap, 6 cells are off site row
Moveable cells: 15; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
0 out of 16 data nets is detail routed, 1 out of 1 clock nets is detail routed and total 17 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.1791, cell height 0.6000, cell area 0.7074 for total 15 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 6 total shapes.
Layer M2: cached 0 shapes out of 2 total shapes.
Layer M3: cached 10 shapes out of 20 total shapes.
Cached 60 vias out of 73 total vias.

Legalizing Top Level Design johnson ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0600 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 29 ref cells (25 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      10.656           15        Yes DEFAULT_VA

Optimizing attract points
Warning: Density is 99.6%
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 48 sites
        and the median cell width is 24 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done attract points (0 sec)
Starting legalizer.
Warning: Estimated density including spacing rules is 99.6%
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 48 sites
        and the median cell width is 24 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: Density is 99.6%
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 48 sites
        and the median cell width is 24 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/johnson_SITE_unit.003-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/johnson_SITE_unit.003-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     15
number of references:                29
number of site rows:                  5
number of locations attempted:      117
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

Warning: There were 1 cells for which the legalizer could not find a legal placement:
 U5

number of cells aggregated:          14 (235 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.049 um ( 0.08 row height)
rms weighted cell displacement:   0.049 um ( 0.08 row height)
max cell displacement:            0.247 um ( 0.41 row height)
avg cell displacement:            0.011 um ( 0.02 row height)
avg weighted cell displacement:   0.011 um ( 0.02 row height)
number of cells moved:                5
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: copt_h_inst_444 (SAEDRVT14_DEL_R2V3_1)
  Input location: (0.074,2.1526)
  Legal location: (0.074,2.4)
  Displacement:   0.247 um ( 0.41 row height)
Cell: copt_h_inst_432 (SAEDRVT14_DEL_R2V3_1)
  Input location: (2.5352,2.4)
  Legal location: (2.516,2.4)
  Displacement:   0.019 um ( 0.03 row height)
Cell: copt_h_inst_435 (SAEDRVT14_BUF_U_0P5)
  Input location: (0.0135,1.2)
  Legal location: (0,1.2)
  Displacement:   0.013 um ( 0.02 row height)
Cell: copt_h_inst_434 (SAEDRVT14_DEL_R2V3_1)
  Input location: (0.5881,1.2)
  Legal location: (0.592,1.2)
  Displacement:   0.004 um ( 0.01 row height)
Cell: U3 (SAEDRVT14_INV_S_0P5)
  Input location: (3.2558,2.4)
  Legal location: (3.256,2.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: copt_h_inst_433 (SAEDRVT14_BUF_U_0P5)
  Input location: (1.332,1.2)
  Legal location: (1.332,1.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: out_reg_7_ (SAEDRVT14_FDPRBQ_V2_0P5)
  Input location: (1.776,1.2)
  Legal location: (1.776,1.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: out_reg_0_ (SAEDRVT14_FDPRBQ_V2_0P5)
  Input location: (0,1.8)
  Legal location: (0,1.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: out_reg_1_ (SAEDRVT14_FDPRBQ_V2_0P5)
  Input location: (0,0.6)
  Legal location: (0,0.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: out_reg_2_ (SAEDRVT14_FDPRBQ_V2_0P5)
  Input location: (0.74,2.4)
  Legal location: (0.74,2.4)
  Displacement:   0.000 um ( 0.00 row height)

Warning: Some cells could not be placed.
Warning: Perform NDM update as "place.legalize.always_continue" is set to true
Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 0 
Moved 6 out of 15 cells, ratio = 0.400000
Total displacement = 0.284200(um)
Max displacement = 0.247400(um), copt_h_inst_444 (0.740000, 2.152600, 6) => (0.740000, 3.000000, 2)
Information: The net parasitics of block johnson are cleared. (TIM-123)
Legalization failed.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'johnson:johnson.design'. (TIM-125)
Information: Design johnson has 19 nets, 0 global routed, 1 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'johnson'. (NEX-022)
Information: Design Average RC for design johnson  (NEX-011)
Information: r = 1.765425 ohm/um, via_r = 0.534242 ohm/cut, c = 0.094301 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.450750 ohm/um, via_r = 0.404663 ohm/cut, c = 0.100827 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 17, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 17, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0600 seconds to build cellmap data
Total 0.0000 seconds to load 15 cell instances into cellmap, 1 cells are off site row
Moveable cells: 15; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
0 out of 16 data nets is detail routed, 1 out of 1 clock nets is detail routed and total 17 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.1791, cell height 0.6000, cell area 0.7074 for total 15 placed and application fixed cells
Clock-opt optimization Phase 27 Iter  1         0.00        0.00      0.14         -         10.61     3700.93          15              1.90      1390

Clock-opt optimization Phase 28 Iter  1         0.00        0.00      0.14         -         10.61     3700.93          15              1.90      1390

Information: Ending clock_opt / final_opto (FLW-8001)
Information: Time: 2025-02-11 21:31:00 / Session: 1.90 hr / Command: 0.01 hr / Memory: 1391 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (35520 30000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Clock-opt optimization complete                 0.00        0.00      0.14         -         10.61     3700.93          15              1.90      1390
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050003353  3.179565855614  5.567214554587  2.894454387461  6.565921217863  9.017937505874  3.104901703497  9.863439387851  6.078124964085
2.744208341123  8.318115604907  9.699225026083  2.464623950064  1.382370224226  9.387184041549  3.142429206669  0.968752789964  6.613180723294  4.146578793224  7.876689811676  2.191135981696  0.963735141094
2.700148443881  3.840450064440  3.750206053169  7.663458842299  6.212201160950  7.759678495897  7.862243856717  0.402387977150  0.032845095897  0.596111512371  4.701518299356  7.205135390169  8.278352398268
1.183725190997  3.334436408244  5.867609731622  7.173894385364  9.669819992761  7.591487369917  7.632106193266  7.679078063326  9.831314288630  1.878805817928  3.230303246093  1.226270815326  7.050451494780
2.403928173631  6.139852544054  4.100210066110  1.274718589655  4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.626473431138  6.381676430919  9.187475022495
0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.472789805963  3.368484172994  4.897112549020
6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.682047915342  7.173433596510  9.939563708373
3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979402797  5.580726158811  1.131397563510  0.721709625254  7.515947417690  0.649322209371  1.017362946077  5.811519444269  5.826731883342
4.349383292435  0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407894354765  2.804123255518  1.265301052200
0.417760313533  1.833872465081  6.448557737188  4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514074543987  2.764676757434  9.324217938770
1.551199989997  2.300508202625  0.754685030179  1.961421411696  2.781303341418  3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467788637501  3.171274509421  9.815921740044
4.331414637138  0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407259547  7.269363008696  3.367403103784  7.093641515702  7.411336156476  6.944577879114  5.239565709087  4.802180647382
3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.287277774418  7.540401048505  0.000353317956  5.833784556721  4.754587289445  4.387461656592  1.217194804257  7.505874198467  0.800934986343
9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083249464  3.950064150155  0.221226738718  4.029619314242  9.406669096875  2.789964661318  0.723525317111  8.793224565635  8.918113219113
5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.056717040238  7.977150003284  5.095112037673  1.512371258128  7.396893720513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.288955165842  5.817928101007  2.343530122627
0.037326705045  0.494780240392  8.173631613985  2.544054410021  0.066110120473  8.589655479904  6.653063362487  8.808820782685  7.253678475913  3.418263540902  7.926692248944  3.652834840614  2.538675638167
6.652919918747  4.022495051365  6.796621502757  0.618562611981  3.446103610066  2.312107162204  5.365776248604  1.822107958456  2.469756204172  7.387119392116  0.867608058102  8.682346908305  8.902400836848
4.394994489711  1.549020686014  9.244452200010  4.051691909534  5.907689219704  1.709512091590  0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794837342004  0.705452129331  6.012889217343
3.718510993956  2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409795558072  6.136993113139  7.763510072170  9.625254751594  7.417960056559  2.209372162863  1.043514081151
9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  6.782104082351  9.141628035616  1.286693802201  9.569284260313  2.585844502480  2.551633127552  9.521354501816  3.451202780412
3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  4.124225421230  5.316610900762  7.270112330810  7.178722552364  1.109986812534  3.640424776467

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0292     0.1412      5
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        0   3700.926
    2   *   0.0000     0.0000   0.0000      0   0.0292     0.1412      5        0     0.0000        0   3700.926
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0292     0.1412      5        0     0.0000        0   3700.926        10.61         15
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0292     0.1412      5        0        0   3700.926        10.61         15

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt command complete                CPU:   207 s (  0.06 hr )  ELAPSE:  6828 s (  1.90 hr )  MEM-PEAK:  1390 MB
Clock-opt command statistics  CPU=13 sec (0.00 hr) ELAPSED=14 sec (0.00 hr) MEM-PEAK=1.357 GB
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Global-route-opt command begin                   CPU:   207 s (  0.06 hr )  ELAPSE:  6828 s (  1.90 hr )  MEM-PEAK:  1390 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted

Global-route-opt timing update complete          CPU:   207 s (  0.06 hr )  ELAPSE:  6828 s (  1.90 hr )  MEM-PEAK:  1390 MB
INFO: Propagating Switching Activities
Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
Information: Activity for scenario func_fast was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Global-route-opt initial QoR
____________________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0292     0.1412      5
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        0   3700.926
    2   *   0.0000     0.0000   0.0000      0   0.0292     0.1412      5        0     0.0000        0   3700.926
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0292     0.1412      5        0     0.0000        0   3700.926        10.61         15          5          2
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0292     0.1412      5        0        0   3700.926        10.61         15
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Global-route-opt initialization complete         CPU:   210 s (  0.06 hr )  ELAPSE:  6831 s (  1.90 hr )  MEM-PEAK:  1390 MB
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0600 seconds to build cellmap data
Total 0.0000 seconds to load 15 cell instances into cellmap, 1 cells are off site row
Moveable cells: 15; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
0 out of 16 data nets is detail routed, 1 out of 1 clock nets is detail routed and total 17 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.1791, cell height 0.6000, cell area 0.7074 for total 15 placed and application fixed cells
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
runtime_assert false
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (35520 30000)
Preroute opto area query mode: NDM
Using CLEO = true
APS-MCMM: Setup/DRC-only scenario grouping = [0 1]
APS-MCMM: Hold scenario grouping = [0 1]
APS-MCMM: Leakage scenario grouping = [0 1]
APS-MCMM: Dynamic scenario grouping = [0 1]
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.8000 0.8000
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  0.8000 0.8000
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  0.8000
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
{_snps_autoNdr_power}
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO

Global-route-opt optimization Phase 1 Iter  1          0.00        0.00      0.15         -         10.61     3700.93          15              1.90      1390
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_performance_via_ladder_constraints
Warning: max_routing_layer is not set in the design.
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block johnson are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 5389 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                

Begin global routing.
**** updating dbLayNum(25) dflt wid (600) to (340) ***
**** updating dbLayNum(27) dflt wid (600) to (340) ***
**** updating dbLayNum(29) dflt wid (600) to (340) ***
**** updating dbLayNum(31) dflt wid (600) to (340) ***
**** updating dbLayNum(33) dflt wid (600) to (340) ***
**** updating dbLayNum(35) dflt wid (600) to (340) ***
**** updating dbLayNum(47) dflt wid (20000) to (340) ***
Warning: Unsupported tech file value:  M4:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M4:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 2.000000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 2.000000. (ZRT-091)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: The step 0.06 of horizontal track TRACK_0 is less than the pitch 0.15 of layer M1. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_1 is less than the pitch 0.3 of layer M2. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_2 is less than the pitch 0.12 of layer M4. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_3 is less than the pitch 0.12 of layer M6. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_4 is less than the pitch 0.12 of layer M8. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_5 is less than the pitch 0.6 of layer MRDL. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_6 is less than the pitch 0.3 of layer M3. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_7 is less than the pitch 0.12 of layer M5. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_8 is less than the pitch 0.12 of layer M7. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_9 is less than the pitch 0.12 of layer M9. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M1. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M2. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M3. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M4. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M5. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M6. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M7. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M8. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M9. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer MRDL. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Ignore 10 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Average track distance 0.058800 is much smaller than pitch 0.300000 on layer M2. (ZRT-616)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   23  Alloctr   23  Proc    0 
[End of Read DB] Total (MB): Used   31  Alloctr   31  Proc 5389 
Loading parastics information to the router ...
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
parastics information loaded to the router.
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.0 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00,0.00,3.55,3.00)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.034, min space = 0.04 pitch = 0.15
layer M2, dir Hor, min width = 0.034, min space = 0.04 pitch = 0.3
layer M3, dir Ver, min width = 0.034, min space = 0.04 pitch = 0.3
layer M4, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M5, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2, min space = 2 pitch = 0.06
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   32  Alloctr   33  Proc 5389 
Net statistics:
Total number of nets     = 19
Number of nets to route  = 15
Number of single or zero port nets = 1
3 nets are fully connected,
 of which 3 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   32  Alloctr   33  Proc 5389 
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  1.11     on layer (2)    M2
Average gCell capacity  11.67    on layer (3)    M3
Average gCell capacity  8.00     on layer (4)    M4
Average gCell capacity  7.67     on layer (5)    M5
Average gCell capacity  8.00     on layer (6)    M6
Average gCell capacity  7.67     on layer (7)    M7
Average gCell capacity  8.00     on layer (8)    M8
Average gCell capacity  7.67     on layer (9)    M9
Average gCell capacity  16.33    on layer (10)   MRDL
Average number of tracks per gCell 8.67  on layer (1)    M1
Average number of tracks per gCell 8.67  on layer (2)    M2
Average number of tracks per gCell 16.33         on layer (3)    M3
Average number of tracks per gCell 8.67  on layer (4)    M4
Average number of tracks per gCell 8.33  on layer (5)    M5
Average number of tracks per gCell 8.67  on layer (6)    M6
Average number of tracks per gCell 8.33  on layer (7)    M7
Average number of tracks per gCell 8.67  on layer (8)    M8
Average number of tracks per gCell 8.33  on layer (9)    M9
Average number of tracks per gCell 17.00         on layer (10)   MRDL
Number of gCells = 90
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   32  Alloctr   33  Proc 5389 
Net Count 15, Total HPWL 45 microns
HPWL   0 ~  100 microns: Net Count       15     Total HPWL         45 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL          0 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   32  Alloctr   33  Proc 5389 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  208  Alloctr  209  Proc 5389 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  208  Alloctr  209  Proc 5389 
Initial. Routing result:
Initial. Both Dirs: Overflow =     3 Max = 3 GRCs =     2 (11.11%)
Initial. H routing: Overflow =     3 Max = 3 (GRCs =  1) GRCs =     2 (22.22%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     3 Max = 3 (GRCs =  1) GRCs =     2 (22.22%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 35.00
Initial. Layer M1 wire length = 0.08
Initial. Layer M2 wire length = 0.55
Initial. Layer M3 wire length = 18.60
Initial. Layer M4 wire length = 15.78
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 81
Initial. Via VIA12SQ count = 29
Initial. Via VIA23SQ_C count = 32
Initial. Via VIA34SQ_C count = 20
Initial. Via VIA45SQ count = 0
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Tue Feb 11 21:31:03 2025
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  208  Alloctr  209  Proc 5389 
phase1. Routing result:
phase1. Both Dirs: Overflow =     3 Max = 3 GRCs =     2 (11.11%)
phase1. H routing: Overflow =     3 Max = 3 (GRCs =  1) GRCs =     2 (22.22%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     3 Max = 3 (GRCs =  1) GRCs =     2 (22.22%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 35.00
phase1. Layer M1 wire length = 0.08
phase1. Layer M2 wire length = 0.55
phase1. Layer M3 wire length = 18.60
phase1. Layer M4 wire length = 15.78
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 81
phase1. Via VIA12SQ count = 29
phase1. Via VIA23SQ_C count = 32
phase1. Via VIA34SQ_C count = 20
phase1. Via VIA45SQ count = 0
phase1. Via VIA56SQ count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Tue Feb 11 21:31:04 2025
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  208  Alloctr  209  Proc 5389 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (5.56%)
phase2. H routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (11.11%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (11.11%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 35.00
phase2. Layer M1 wire length = 0.08
phase2. Layer M2 wire length = 0.55
phase2. Layer M3 wire length = 18.60
phase2. Layer M4 wire length = 15.78
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 81
phase2. Via VIA12SQ count = 29
phase2. Via VIA23SQ_C count = 32
phase2. Via VIA34SQ_C count = 20
phase2. Via VIA45SQ count = 0
phase2. Via VIA56SQ count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  208  Alloctr  209  Proc 5389 

Congestion utilization per direction:
Average vertical track utilization   = 18.27 %
Peak    vertical track utilization   = 27.78 %
Average horizontal track utilization =  8.85 %
Peak    horizontal track utilization = 20.75 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  208  Alloctr  209  Proc 5389 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  201  Alloctr  201  Proc    0 
[GR: Done] Total (MB): Used  208  Alloctr  209  Proc 5389 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 5389 
Information: The stitching and editing of coupling caps is turned OFF for design 'johnson:johnson.design'. (TIM-125)
Information: Design johnson has 19 nets, 15 global routed, 1 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
NEX: gr/dr coup map average coverRate for layer#1: 0.360784
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'johnson'. (NEX-022)
Information: Design Average RC for design johnson  (NEX-011)
Information: r = 1.765425 ohm/um, via_r = 0.534242 ohm/cut, c = 0.094301 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.450750 ohm/um, via_r = 0.404663 ohm/cut, c = 0.100827 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 17, routed nets = 16, across physical hierarchy nets = 0, parasitics cached nets = 17, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Global-route-opt route-global QoR
_________________________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: **internal_default**
8: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    1   8        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0292     0.1397      5
    2   8   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        0   3700.926
    2   *   0.0000     0.0000   0.0000      0   0.0292     0.1397      5        0     0.0000        0   3700.926
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0292     0.1397      5        0     0.0000        0   3700.926        10.61         15          5          2
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt route-global QoR Summary      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt route-global QoR Summary   0.0000     0.0000   0.0000      0   0.0292     0.1397      5        0        0   3700.926        10.61         15

Global-route-opt Global-routing complete         CPU:   211 s (  0.06 hr )  ELAPSE:  6832 s (  1.90 hr )  MEM-PEAK:  1390 MB

**** updating dbLayNum(25) dflt wid (600) to (340) ***
**** updating dbLayNum(27) dflt wid (600) to (340) ***
**** updating dbLayNum(29) dflt wid (600) to (340) ***
**** updating dbLayNum(31) dflt wid (600) to (340) ***
**** updating dbLayNum(33) dflt wid (600) to (340) ***
**** updating dbLayNum(35) dflt wid (600) to (340) ***
**** updating dbLayNum(47) dflt wid (20000) to (340) ***
Warning: Unsupported tech file value:  M4:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M4:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 2.000000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 2.000000. (ZRT-091)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: The step 0.06 of horizontal track TRACK_0 is less than the pitch 0.15 of layer M1. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_1 is less than the pitch 0.3 of layer M2. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_2 is less than the pitch 0.12 of layer M4. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_3 is less than the pitch 0.12 of layer M6. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_4 is less than the pitch 0.12 of layer M8. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_5 is less than the pitch 0.6 of layer MRDL. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_6 is less than the pitch 0.3 of layer M3. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_7 is less than the pitch 0.12 of layer M5. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_8 is less than the pitch 0.12 of layer M7. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_9 is less than the pitch 0.12 of layer M9. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M1. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M2. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M3. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M4. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M5. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M6. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M7. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M8. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M9. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer MRDL. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Ignore 10 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Average track distance 0.058800 is much smaller than pitch 0.300000 on layer M2. (ZRT-616)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func_slow (Mode func Corner slow)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  1.11     on layer (2)    M2
Average gCell capacity  11.67    on layer (3)    M3
Average gCell capacity  8.00     on layer (4)    M4
Average gCell capacity  7.67     on layer (5)    M5
Average gCell capacity  8.00     on layer (6)    M6
Average gCell capacity  7.67     on layer (7)    M7
Average gCell capacity  8.00     on layer (8)    M8
Average gCell capacity  7.67     on layer (9)    M9
Average gCell capacity  16.33    on layer (10)   MRDL
Average number of tracks per gCell 8.67  on layer (1)    M1
Average number of tracks per gCell 8.67  on layer (2)    M2
Average number of tracks per gCell 16.33         on layer (3)    M3
Average number of tracks per gCell 8.67  on layer (4)    M4
Average number of tracks per gCell 8.33  on layer (5)    M5
Average number of tracks per gCell 8.67  on layer (6)    M6
Average number of tracks per gCell 8.33  on layer (7)    M7
Average number of tracks per gCell 8.67  on layer (8)    M8
Average number of tracks per gCell 8.33  on layer (9)    M9
Average number of tracks per gCell 17.00         on layer (10)   MRDL
Number of gCells = 90
Created 1 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 2 X 1 ()
GR Routing Service: loadPermBufBlockages 
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)

INFO: GRE flow is enabled.


Global-route-opt optimization Phase 4 Iter  1          0.00        0.00      0.15         -         10.61     3700.93          15              1.90      1390

Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 2 X 1 ()
Global-route-opt optimization Phase 5 Iter  1          0.00        0.00      0.15         -         10.08     3533.59          13              1.90      1390
Global-route-opt optimization Phase 5 Iter  2          0.00        0.00      0.15         -         10.08     3533.59          13              1.90      1390
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 2 X 1 ()
Global-route-opt optimization Phase 5 Iter  3          0.00        0.00      0.15         -         10.08     3533.59          13              1.90      1390
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 2 X 1 ()
Global-route-opt optimization Phase 5 Iter  4          0.00        0.00      0.15         -         10.08     3533.59          13              1.90      1390
Global-route-opt optimization Phase 5 Iter  5          0.00        0.00      0.15         -         10.08     3533.59          13              1.90      1390

Global-route-opt optimization Phase 6 Iter  1          0.00        0.00      0.15         -         10.08     3533.59          13              1.90      1390
Global-route-opt optimization Phase 6 Iter  2          0.00        0.00      0.15         -         10.08     3533.59          13              1.90      1390
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 2 X 1 ()
Global-route-opt optimization Phase 6 Iter  3          0.00        0.00      0.15         -         10.08     3533.59          13              1.90      1390
Global-route-opt optimization Phase 6 Iter  4          0.00        0.00      0.15         -         10.08     3533.59          13              1.90      1390
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 2 X 1 ()
Global-route-opt optimization Phase 6 Iter  5          0.00        0.00      0.15         -         10.08     3533.59          13              1.90      1390


Global-route-opt optimization Phase 8 Iter  1          0.00        0.00      0.15         -         10.08     3533.59          13              1.90      1390
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   func_fast    (Mode: func; Corner: fast)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_10
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_16
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_20
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_7
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_10
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_16
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_20
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_6
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_PR2V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_3
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_10
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_16
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_20
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_10
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_16
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_20
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_7
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_9
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_1
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_2
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_4
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_6
There is no CTS reference for ICG cells

register reference list:
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2_6
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRB_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSQB_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPS_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_1
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_2
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_8
   saed14rvt_tt0p8v25c/SAEDRVT14_LDCKNR2PQ_5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDND2NQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDND2NQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDND2NQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_3
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_6
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_8
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_V1_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQOR2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQOR2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQOR2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNR2PQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNR2PQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNR2PQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDOR2PQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDOR2PQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDOR2PQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_3
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_6
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_8
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_V1_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPRSQB_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDNQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDNQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDNQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_ISOFSDPQ_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_ISOFSDPQ_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ4_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ4_2
   saed14rvt_tt0p8v25c/SAEDRVT14_SRLD_3

Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
CCD initialization runtime: cpu 0.022286, elapsed 0.022349, speed up 0.997181.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 13), data (VR 3, GR 49, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 25 total shapes.
Layer M2: cached 0 shapes out of 6 total shapes.
Layer M3: cached 10 shapes out of 36 total shapes.
Cached 60 vias out of 162 total vias.
Number of Site types in the design = 1
Total power = 0.066410, Leakage = 0.000007, Internal = 0.063172, Switching = 0.003230
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.029162, TNHS = -0.139663, NHVP = 5

    Scenario func_slow  WNHS = -0.029162, TNHS = -0.139663, NHVP = 5
    Scenario func_slow
    Scenario func_fast
    Scenario func_slow
       Path Group clk  WNHS = -0.029162, TNHS = -0.139663, NHVP = 5
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = nan, WNHS = -0.029, TNHS = -0.140, NHVP = 5, UNWEIGHTED_TNHS = -0.140, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 8.52 (8), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.066292, Leakage = 0.000007, Internal = 0.063055, Switching = 0.003230

CCD: Before drc optimization

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0000

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.029162, TNHS = -0.139663, NHVP = 5

    Scenario func_slow  WNHS = -0.029162, TNHS = -0.139663, NHVP = 5
    Scenario func_slow
    Scenario func_fast
    Scenario func_slow
       Path Group clk  WNHS = -0.029162, TNHS = -0.139663, NHVP = 5
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = nan, WNHS = -0.029, TNHS = -0.140, NHVP = 5, UNWEIGHTED_TNHS = -0.140, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 8.52 (8), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.066292, Leakage = 0.000007, Internal = 0.063055, Switching = 0.003230

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0000

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.029162, TNHS = -0.139663, NHVP = 5

    Scenario func_slow  WNHS = -0.029162, TNHS = -0.139663, NHVP = 5
    Scenario func_slow
    Scenario func_fast
    Scenario func_slow
       Path Group clk  WNHS = -0.029162, TNHS = -0.139663, NHVP = 5
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = nan, WNHS = -0.029, TNHS = -0.140, NHVP = 5, UNWEIGHTED_TNHS = -0.140, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 8.52 (8), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.066292, Leakage = 0.000007, Internal = 0.063055, Switching = 0.003230
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
Number of Site types in the design = 1
 CCD flow runtime: cpu 0.242248, elapsed 0.242873, speed up 0.997427.
Mark clock trees...
Marking clock synthesized attributes


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Global-route-opt optimization Phase 9 Iter  1          0.00        0.00      0.15         -         10.08     3533.59          13              1.90      1390
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Global-route-opt optimization Phase 10 Iter  1         0.00        0.00      0.15         -         10.08     3533.59          13              1.90      1390
Global-route-opt optimization Phase 10 Iter  2         0.00        0.00      0.15         -         10.08     3533.59          13              1.90      1390
Global-route-opt optimization Phase 10 Iter  3         0.00        0.00      0.15         -         10.08     3533.59          13              1.90      1390
Global-route-opt optimization Phase 10 Iter  4         0.00        0.00      0.15         -         10.08     3533.59          13              1.90      1390
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 2 X 1 ()
Global-route-opt optimization Phase 10 Iter  5         0.00        0.00      0.15         -         10.08     3533.59          13              1.90      1390
Global-route-opt optimization Phase 10 Iter  6         0.00        0.00      0.15         -         10.08     3533.59          13              1.90      1390
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 2 X 1 ()
Global-route-opt optimization Phase 10 Iter  7         0.00        0.00      0.15         -         10.08     3533.59          13              1.90      1390
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 2 X 1 ()
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 2 X 1 ()
Global-route-opt optimization Phase 10 Iter  8         0.00        0.00      0.15         -         10.08     3533.59          13              1.90      1390
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 2 X 1 ()
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 2 X 1 ()
Global-route-opt optimization Phase 10 Iter  9         0.00        0.00      0.15         -         10.08     3533.59          13              1.90      1390


Global-route-opt optimization Phase 12 Iter  1         0.00        0.00      0.15         -         10.08     3533.59          13              1.90      1390
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Global-route-opt optimization Phase 12 Iter  2         0.00        0.00      0.15         -         10.08     3533.59          13              1.90      1390

Global-route-opt optimization Phase 13 Iter  1         0.00        0.00      0.12         -         10.57     3685.55          14              1.90      1390
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   func_fast    (Mode: func; Corner: fast)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_10
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_16
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_20
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_7
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_10
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_16
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_20
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_6
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_PR2V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_3
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_10
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_16
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_20
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_10
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_16
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_20
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_7
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_9
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_1
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_2
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_4
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_6
There is no CTS reference for ICG cells

register reference list:
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2_6
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRB_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSQB_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPS_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_1
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_2
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_8
   saed14rvt_tt0p8v25c/SAEDRVT14_LDCKNR2PQ_5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDND2NQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDND2NQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDND2NQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_3
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_6
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_8
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_V1_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQOR2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQOR2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQOR2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNR2PQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNR2PQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNR2PQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDOR2PQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDOR2PQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDOR2PQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_3
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_6
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_8
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_V1_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPRSQB_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDNQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDNQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDNQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_ISOFSDPQ_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_ISOFSDPQ_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ4_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ4_2
   saed14rvt_tt0p8v25c/SAEDRVT14_SRLD_3

Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
CCD initialization runtime: cpu 0.025629, elapsed 0.025700, speed up 0.997237.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 13), data (VR 3, GR 47, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
Number of Site types in the design = 1
Total power = 0.066913, Leakage = 0.000007, Internal = 0.063408, Switching = 0.003498
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.029103, TNHS = -0.110501, NHVP = 4

    Scenario func_slow  WNHS = -0.029103, TNHS = -0.110501, NHVP = 4
    Scenario func_slow
    Scenario func_fast
    Scenario func_slow
       Path Group clk  WNHS = -0.029103, TNHS = -0.110501, NHVP = 4
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = nan, WNHS = -0.029, TNHS = -0.111, NHVP = 4, UNWEIGHTED_TNHS = -0.111, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 8.52 (8), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.066913, Leakage = 0.000007, Internal = 0.063408, Switching = 0.003498
1,1|1,1|1,1|
    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          6
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          3
        # Failed main graph committ          =          0
        # Successful main graph commit      =          3
        # Subgraph evaluation success rate in percent =     0.5000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Number of cells sized                =          3
        # Number of cells added                =          0
        # Number of cells removed                =          0

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9974
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9960
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9987
        # Filter CPU time                 = 00h:00m:00s
        # Filter elapsed time             = 00h:00m:00s
        # Filter speed up                 =     0.9973
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9976
        # The rest of flow speed up       =     0.9977

-------------------------------------------------


CCD: After power optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.029103, TNHS = -0.108344, NHVP = 5

    Scenario func_slow  WNHS = -0.029103, TNHS = -0.108344, NHVP = 5
    Scenario func_slow
    Scenario func_fast
    Scenario func_slow
       Path Group clk  WNHS = -0.029103, TNHS = -0.108344, NHVP = 5
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = nan, WNHS = -0.029, TNHS = -0.108, NHVP = 5, UNWEIGHTED_TNHS = -0.108, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 8.52 (8), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.064271, Leakage = 0.000007, Internal = 0.060794, Switching = 0.003470
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
Number of Site types in the design = 1
 CCD flow runtime: cpu 0.377013, elapsed 0.377978, speed up 0.997447.
Mark clock trees...
Marking clock synthesized attributes


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Global-route-opt optimization Phase 14 Iter  1         0.00        0.00      0.11         -         10.57     3465.98          14              1.90      1390
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Global-route-opt optimization Phase 15 Iter  1         0.00        0.00      0.11         -         10.57     3247.75          14              1.90      1390
Global-route-opt optimization Phase 15 Iter  2         0.00        0.00      0.11         -         10.57     3247.75          14              1.90      1390

Global-route-opt optimization Phase 16 Iter  1         0.00        0.00      0.11         -         10.43     3150.57          14              1.90      1390

Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 2 X 1 ()
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 2 X 1 ()
Global-route-opt optimization Phase 17 Iter  1         0.00        0.00      0.11         -         10.43     3150.57          14              1.90      1390
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Warning: Port out[6] does not have valid locaiton, buffert-tree root out_reg_6_/Q skipped
Warning: Port out[5] does not have valid locaiton, buffert-tree root out_reg_5_/Q skipped
Warning: Port out[3] does not have valid locaiton, buffert-tree root out_reg_3_/Q skipped
Warning: Buffert-tree root r skipped, because it has no valid location

Global-route-opt optimization Phase 18 Iter  1         0.00        0.00      0.11         -         10.43     3150.57          14              1.90      1390


Global-route-opt optimization Phase 20 Iter  1         0.00        0.00      0.11         -         10.43     3150.57          14              1.90      1390
Global-route-opt optimization Phase 20 Iter  2         0.00        0.00      0.11         -         10.43     3150.57          14              1.90      1390



Global-route-opt route preserve complete         CPU:   216 s (  0.06 hr )  ELAPSE:  6837 s (  1.90 hr )  MEM-PEAK:  1390 MB
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 24 total shapes.
Layer M2: cached 0 shapes out of 6 total shapes.
Layer M3: cached 10 shapes out of 35 total shapes.
Cached 60 vias out of 158 total vias.

Legalizing Top Level Design johnson ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 30 ref cells (25 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      10.656           14        Yes DEFAULT_VA

Optimizing attract points
Warning: Density is 99.2%
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 48 sites
        and the median cell width is 24 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done attract points (0 sec)
Starting legalizer.
Warning: Estimated density including spacing rules is 99.2%
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 48 sites
        and the median cell width is 24 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: Density is 99.2%
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 48 sites
        and the median cell width is 24 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/johnson_SITE_unit.004-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/johnson_SITE_unit.004-0002-colored_displacements.gif'.
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     14
number of references:                30
number of site rows:                  5
number of locations attempted:      115
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          14 (238 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.370 um ( 0.62 row height)
rms weighted cell displacement:   0.370 um ( 0.62 row height)
max cell displacement:            1.538 um ( 2.56 row height)
avg cell displacement:            0.109 um ( 0.18 row height)
avg weighted cell displacement:   0.109 um ( 0.18 row height)
number of cells moved:                4
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: gre_h_inst_446 (SAEDRVT14_DEL_R2V3_2)
  Input location: (1.924,0)
  Legal location: (0.962,1.2)
  Displacement:   1.538 um ( 2.56 row height)
Cell: U5 (SAEDRVT14_INV_S_0P5)
  Input location: (0.0919,2.3997)
  Legal location: (0.074,1.2)
  Displacement:   1.200 um ( 2.00 row height)
Cell: copt_h_inst_434 (SAEDRVT14_DEL_R2V2_1)
  Input location: (0.666,1.2)
  Legal location: (0.37,1.2)
  Displacement:   0.296 um ( 0.49 row height)
Cell: out_reg_2_ (SAEDRVT14_FDPRBQ_V2_0P5)
  Input location: (0.74,2.4)
  Legal location: (0.814,2.4)
  Displacement:   0.074 um ( 0.12 row height)
Cell: out_reg_7_ (SAEDRVT14_FDPRBQ_V2LP_0P5)
  Input location: (1.776,1.2)
  Legal location: (1.776,1.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: out_reg_1_ (SAEDRVT14_FDPRBQ_V2_0P5)
  Input location: (0,0.6)
  Legal location: (0,0.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: copt_h_inst_432 (SAEDRVT14_DEL_R2V2_1)
  Input location: (2.59,2.4)
  Legal location: (2.59,2.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3 (SAEDRVT14_INV_S_0P5)
  Input location: (3.256,2.4)
  Legal location: (3.256,2.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: copt_h_inst_444 (SAEDRVT14_DEL_R2V3_2)
  Input location: (0,2.4)
  Legal location: (0,2.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: out_reg_0_ (SAEDRVT14_FDPRBQ_V2LP_0P5)
  Input location: (0,1.8)
  Legal location: (0,1.8)
  Displacement:   0.000 um ( 0.00 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Legalization succeeded.
Total Legalizer CPU: 0.872
Total Legalizer Wall Time: 0.592
----------------------------------------------------------------

Global-route-opt legalization complete           CPU:   217 s (  0.06 hr )  ELAPSE:  6838 s (  1.90 hr )  MEM-PEAK:  1390 MB
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =    75 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
****************************************
Report : Power/Ground Connection Summary
Design : johnson
Version: S-2021.06-SP4
Date   : Tue Feb 11 21:31:09 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 10/14
Ground net VSS                10/14
--------------------------------------------------------------------------------
Information: connections of 8 power/ground pin(s) are created or changed.
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block johnson are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 5389 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
**** updating dbLayNum(25) dflt wid (600) to (340) ***
**** updating dbLayNum(27) dflt wid (600) to (340) ***
**** updating dbLayNum(29) dflt wid (600) to (340) ***
**** updating dbLayNum(31) dflt wid (600) to (340) ***
**** updating dbLayNum(33) dflt wid (600) to (340) ***
**** updating dbLayNum(35) dflt wid (600) to (340) ***
**** updating dbLayNum(47) dflt wid (20000) to (340) ***
Warning: Unsupported tech file value:  M4:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M4:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 2.000000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 2.000000. (ZRT-091)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: The step 0.06 of horizontal track TRACK_0 is less than the pitch 0.15 of layer M1. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_1 is less than the pitch 0.3 of layer M2. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_2 is less than the pitch 0.12 of layer M4. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_3 is less than the pitch 0.12 of layer M6. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_4 is less than the pitch 0.12 of layer M8. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_5 is less than the pitch 0.6 of layer MRDL. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_6 is less than the pitch 0.3 of layer M3. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_7 is less than the pitch 0.12 of layer M5. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_8 is less than the pitch 0.12 of layer M7. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_9 is less than the pitch 0.12 of layer M9. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M1. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M2. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M3. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M4. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M5. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M6. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M7. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M8. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M9. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer MRDL. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Ignore 12 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Average track distance 0.058800 is much smaller than pitch 0.300000 on layer M2. (ZRT-616)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   23  Alloctr   24  Proc    0 
[End of Read DB] Total (MB): Used   31  Alloctr   31  Proc 5389 
Loading parastics information to the router ...
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
parastics information loaded to the router.
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.0 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00,0.00,3.55,3.00)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.034, min space = 0.04 pitch = 0.15
layer M2, dir Hor, min width = 0.034, min space = 0.04 pitch = 0.3
layer M3, dir Ver, min width = 0.034, min space = 0.04 pitch = 0.3
layer M4, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M5, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2, min space = 2 pitch = 0.06
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   32  Alloctr   33  Proc 5389 
Net statistics:
Total number of nets     = 18
Number of nets to route  = 15
Number of single or zero port nets = 1
13 nets are fully connected,
 of which 2 are detail routed and 10 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   32  Alloctr   33  Proc 5389 
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  1.11     on layer (2)    M2
Average gCell capacity  11.67    on layer (3)    M3
Average gCell capacity  8.00     on layer (4)    M4
Average gCell capacity  7.67     on layer (5)    M5
Average gCell capacity  8.00     on layer (6)    M6
Average gCell capacity  7.67     on layer (7)    M7
Average gCell capacity  8.00     on layer (8)    M8
Average gCell capacity  7.67     on layer (9)    M9
Average gCell capacity  16.33    on layer (10)   MRDL
Average number of tracks per gCell 8.67  on layer (1)    M1
Average number of tracks per gCell 8.67  on layer (2)    M2
Average number of tracks per gCell 16.33         on layer (3)    M3
Average number of tracks per gCell 8.67  on layer (4)    M4
Average number of tracks per gCell 8.33  on layer (5)    M5
Average number of tracks per gCell 8.67  on layer (6)    M6
Average number of tracks per gCell 8.33  on layer (7)    M7
Average number of tracks per gCell 8.67  on layer (8)    M8
Average number of tracks per gCell 8.33  on layer (9)    M9
Average number of tracks per gCell 17.00         on layer (10)   MRDL
Number of gCells = 90
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   32  Alloctr   33  Proc 5389 
Net Count 15, Total HPWL 48 microns
HPWL   0 ~  100 microns: Net Count       15     Total HPWL         48 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL          0 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   32  Alloctr   33  Proc 5389 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  208  Alloctr  209  Proc 5389 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  208  Alloctr  209  Proc 5389 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (5.56%)
Initial. H routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (11.11%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (11.11%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 40.38
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 20.25
Initial. Layer M4 wire length = 20.14
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 95
Initial. Via VIA12SQ count = 27
Initial. Via VIA23SQ_C count = 42
Initial. Via VIA34SQ_C count = 26
Initial. Via VIA45SQ count = 0
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Tue Feb 11 21:31:10 2025
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  208  Alloctr  209  Proc 5389 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (5.56%)
phase1. H routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (11.11%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (11.11%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 41.16
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 21.00
phase1. Layer M4 wire length = 20.15
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 95
phase1. Via VIA12SQ count = 27
phase1. Via VIA23SQ_C count = 42
phase1. Via VIA34SQ_C count = 26
phase1. Via VIA45SQ count = 0
phase1. Via VIA56SQ count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Tue Feb 11 21:31:10 2025
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  208  Alloctr  209  Proc 5389 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (5.56%)
phase2. H routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (11.11%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (11.11%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 41.16
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 0.00
phase2. Layer M3 wire length = 21.00
phase2. Layer M4 wire length = 20.15
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 95
phase2. Via VIA12SQ count = 27
phase2. Via VIA23SQ_C count = 42
phase2. Via VIA34SQ_C count = 26
phase2. Via VIA45SQ count = 0
phase2. Via VIA56SQ count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Tue Feb 11 21:31:10 2025
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  208  Alloctr  209  Proc 5389 
phase3. Routing result:
phase3. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (5.56%)
phase3. H routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (11.11%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (11.11%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 41.16
phase3. Layer M1 wire length = 0.00
phase3. Layer M2 wire length = 0.00
phase3. Layer M3 wire length = 21.00
phase3. Layer M4 wire length = 20.15
phase3. Layer M5 wire length = 0.00
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 95
phase3. Via VIA12SQ count = 27
phase3. Via VIA23SQ_C count = 42
phase3. Via VIA34SQ_C count = 26
phase3. Via VIA45SQ count = 0
phase3. Via VIA56SQ count = 0
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  208  Alloctr  209  Proc 5389 

Congestion utilization per direction:
Average vertical track utilization   = 19.87 %
Peak    vertical track utilization   = 33.33 %
Average horizontal track utilization = 10.19 %
Peak    horizontal track utilization = 18.87 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  208  Alloctr  209  Proc 5389 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used  201  Alloctr  201  Proc    0 
[GR: Done] Total (MB): Used  208  Alloctr  209  Proc 5389 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 5389 

Global-route-opt Incremental Global-routing complete  CPU:   218 s (  0.06 hr )  ELAPSE:  6839 s (  1.90 hr )  MEM-PEAK:  1390 MB
Information: The stitching and editing of coupling caps is turned OFF for design 'johnson:johnson.design'. (TIM-125)
Information: Design johnson has 18 nets, 14 global routed, 1 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
NEX: gr/dr coup map average coverRate for layer#1: 0.356863
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'johnson'. (NEX-022)
Information: Design Average RC for design johnson  (NEX-011)
Information: r = 1.765499 ohm/um, via_r = 0.534242 ohm/cut, c = 0.094239 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.450750 ohm/um, via_r = 0.404663 ohm/cut, c = 0.100101 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 16, routed nets = 15, across physical hierarchy nets = 0, parasitics cached nets = 16, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Rebuilding Cell-Density Map
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0600 seconds to build cellmap data
Total 0.0000 seconds to load 14 cell instances into cellmap
Moveable cells: 14; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
0 out of 15 data nets is detail routed, 1 out of 1 clock nets is detail routed and total 16 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.2580, cell height 0.6000, cell area 0.7548 for total 14 placed and application fixed cells
runtime_assert false
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (35520 30000)
Preroute opto area query mode: NDM
Using CLEO = true
APS-MCMM: Setup/DRC-only scenario grouping = [0 1]
APS-MCMM: Hold scenario grouping = [0 1]
APS-MCMM: Leakage scenario grouping = [0 1]
APS-MCMM: Dynamic scenario grouping = [0 1]
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.8000 0.8000
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  0.8000 0.8000
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  0.8000
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
**** updating dbLayNum(25) dflt wid (600) to (340) ***
**** updating dbLayNum(27) dflt wid (600) to (340) ***
**** updating dbLayNum(29) dflt wid (600) to (340) ***
**** updating dbLayNum(31) dflt wid (600) to (340) ***
**** updating dbLayNum(33) dflt wid (600) to (340) ***
**** updating dbLayNum(35) dflt wid (600) to (340) ***
**** updating dbLayNum(47) dflt wid (20000) to (340) ***
Warning: Unsupported tech file value:  M4:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M4:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 2.000000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 2.000000. (ZRT-091)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: The step 0.06 of horizontal track TRACK_0 is less than the pitch 0.15 of layer M1. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_1 is less than the pitch 0.3 of layer M2. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_2 is less than the pitch 0.12 of layer M4. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_3 is less than the pitch 0.12 of layer M6. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_4 is less than the pitch 0.12 of layer M8. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_5 is less than the pitch 0.6 of layer MRDL. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_6 is less than the pitch 0.3 of layer M3. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_7 is less than the pitch 0.12 of layer M5. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_8 is less than the pitch 0.12 of layer M7. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_9 is less than the pitch 0.12 of layer M9. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M1. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M2. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M3. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M4. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M5. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M6. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M7. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M8. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M9. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer MRDL. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Ignore 12 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Average track distance 0.058800 is much smaller than pitch 0.300000 on layer M2. (ZRT-616)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func_slow (Mode func Corner slow)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  1.11     on layer (2)    M2
Average gCell capacity  11.67    on layer (3)    M3
Average gCell capacity  8.00     on layer (4)    M4
Average gCell capacity  7.67     on layer (5)    M5
Average gCell capacity  8.00     on layer (6)    M6
Average gCell capacity  7.67     on layer (7)    M7
Average gCell capacity  8.00     on layer (8)    M8
Average gCell capacity  7.67     on layer (9)    M9
Average gCell capacity  16.33    on layer (10)   MRDL
Average number of tracks per gCell 8.67  on layer (1)    M1
Average number of tracks per gCell 8.67  on layer (2)    M2
Average number of tracks per gCell 16.33         on layer (3)    M3
Average number of tracks per gCell 8.67  on layer (4)    M4
Average number of tracks per gCell 8.33  on layer (5)    M5
Average number of tracks per gCell 8.67  on layer (6)    M6
Average number of tracks per gCell 8.33  on layer (7)    M7
Average number of tracks per gCell 8.67  on layer (8)    M8
Average number of tracks per gCell 8.33  on layer (9)    M9
Average number of tracks per gCell 17.00         on layer (10)   MRDL
Number of gCells = 90
Created 1 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 2 X 1 ()
GR Routing Service: loadPermBufBlockages 
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)

INFO: GRE flow is enabled.


Global-route-opt optimization Phase 25 Iter  1         0.00        0.00      0.14         -         10.57     3240.46          14              1.90      1390
Global-route-opt optimization Phase 25 Iter  2         0.00        0.00      0.14         -         10.57     3240.46          14              1.90      1390
Global-route-opt optimization Phase 25 Iter  3         0.00        0.00      0.14         -         10.57     3240.46          14              1.90      1390

Global-route-opt optimization Phase 26 Iter  1         0.00        0.00      0.14         -         10.57     3240.46          14              1.90      1390
Global-route-opt optimization Phase 26 Iter  2         0.00        0.00      0.14         -         10.57     3240.46          14              1.90      1390
Global-route-opt optimization Phase 26 Iter  3         0.00        0.00      0.14         -         10.57     3240.46          14              1.90      1390
Global-route-opt optimization Phase 26 Iter  4         0.00        0.00      0.14         -         10.57     3240.46          14              1.90      1390
Global-route-opt optimization Phase 26 Iter  5         0.00        0.00      0.14         -         10.57     3240.46          14              1.90      1390

Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 2 X 1 ()
Global-route-opt optimization Phase 27 Iter  1         0.00        0.00      0.14         -         10.57     3240.46          14              1.90      1390
Global-route-opt optimization Phase 27 Iter  2         0.00        0.00      0.14         -         10.57     3240.46          14              1.90      1390
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 2 X 1 ()
Global-route-opt optimization Phase 27 Iter  3         0.00        0.00      0.14         -         10.57     3240.46          14              1.90      1390
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 2 X 1 ()
Global-route-opt optimization Phase 27 Iter  4         0.00        0.00      0.14         -         10.57     3240.46          14              1.90      1390
Global-route-opt optimization Phase 27 Iter  5         0.00        0.00      0.14         -         10.57     3240.46          14              1.90      1390

Global-route-opt optimization Phase 28 Iter  1         0.00        0.00      0.14         -         10.57     3240.46          14              1.90      1390
Global-route-opt optimization Phase 28 Iter  2         0.00        0.00      0.14         -         10.57     3240.46          14              1.90      1390



Global-route-opt optimization complete                 0.00        0.00      0.14         -         10.66     3406.11          14              1.90      1390

Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Global-route-opt route preserve complete         CPU:   220 s (  0.06 hr )  ELAPSE:  6841 s (  1.90 hr )  MEM-PEAK:  1390 MB
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 16 total shapes.
Layer M2: cached 0 shapes out of 10 total shapes.
Layer M3: cached 10 shapes out of 32 total shapes.
Cached 60 vias out of 159 total vias.

Legalizing Top Level Design johnson ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0600 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 31 ref cells (25 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      10.656           14        Yes DEFAULT_VA

Optimizing attract points
Warning: Density is 100.0%
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 48 sites
        and the median cell width is 24 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done attract points (0 sec)
Starting legalizer.
Warning: Estimated density including spacing rules is 100.0%
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 48 sites
        and the median cell width is 24 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: Density is 100.0%
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 48 sites
        and the median cell width is 24 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/johnson_SITE_unit.005-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/johnson_SITE_unit.005-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     14
number of references:                31
number of site rows:                  5
number of locations attempted:      108
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

Warning: There were 1 cells for which the legalizer could not find a legal placement:
 U5

number of cells aggregated:          13 (234 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: out_reg_0_ (SAEDRVT14_FDPRBQ_V2LP_0P5)
  Input location: (0,1.8)
  Legal location: (0,1.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: out_reg_7_ (SAEDRVT14_FDPRBQ_V2LP_0P5)
  Input location: (1.776,1.2)
  Legal location: (1.776,1.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: out_reg_2_ (SAEDRVT14_FDPRBQ_V2_0P5)
  Input location: (0.814,2.4)
  Legal location: (0.814,2.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: out_reg_1_ (SAEDRVT14_FDPRBQ_V2_0P5)
  Input location: (0,0.6)
  Legal location: (0,0.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: copt_h_inst_432 (SAEDRVT14_DEL_R2V2_1)
  Input location: (2.59,2.4)
  Legal location: (2.59,2.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3 (SAEDRVT14_INV_S_0P5)
  Input location: (3.256,2.4)
  Legal location: (3.256,2.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: gre_h_inst_446 (SAEDRVT14_DEL_R2V3_2)
  Input location: (0.962,1.2)
  Legal location: (0.962,1.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: copt_h_inst_444 (SAEDRVT14_DEL_R2V3_2)
  Input location: (0,2.4)
  Legal location: (0,2.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: copt_h_inst_434 (SAEDRVT14_DEL_R2V2_1)
  Input location: (0.37,1.2)
  Legal location: (0.37,1.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: out_reg_3_ (SAEDRVT14_FDPRBQ_V2LP_0P5)
  Input location: (1.776,0)
  Legal location: (1.776,0)
  Displacement:   0.000 um ( 0.00 row height)

Warning: Some cells could not be placed.
Warning: Perform NDM update as "place.legalize.always_continue" is set to true
Legalization failed.
Total Legalizer CPU: 0.502
Total Legalizer Wall Time: 0.592
----------------------------------------------------------------

Global-route-opt legalization complete           CPU:   220 s (  0.06 hr )  ELAPSE:  6841 s (  1.90 hr )  MEM-PEAK:  1390 MB
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =    10 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
****************************************
Report : Power/Ground Connection Summary
Design : johnson
Version: S-2021.06-SP4
Date   : Tue Feb 11 21:31:13 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 14/14
Ground net VSS                14/14
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block johnson are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 5389 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
**** updating dbLayNum(25) dflt wid (600) to (340) ***
**** updating dbLayNum(27) dflt wid (600) to (340) ***
**** updating dbLayNum(29) dflt wid (600) to (340) ***
**** updating dbLayNum(31) dflt wid (600) to (340) ***
**** updating dbLayNum(33) dflt wid (600) to (340) ***
**** updating dbLayNum(35) dflt wid (600) to (340) ***
**** updating dbLayNum(47) dflt wid (20000) to (340) ***
Warning: Unsupported tech file value:  M4:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M4:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 2.000000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 2.000000. (ZRT-091)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: The step 0.06 of horizontal track TRACK_0 is less than the pitch 0.15 of layer M1. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_1 is less than the pitch 0.3 of layer M2. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_2 is less than the pitch 0.12 of layer M4. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_3 is less than the pitch 0.12 of layer M6. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_4 is less than the pitch 0.12 of layer M8. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_5 is less than the pitch 0.6 of layer MRDL. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_6 is less than the pitch 0.3 of layer M3. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_7 is less than the pitch 0.12 of layer M5. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_8 is less than the pitch 0.12 of layer M7. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_9 is less than the pitch 0.12 of layer M9. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M1. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M2. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M3. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M4. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M5. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M6. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M7. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M8. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M9. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer MRDL. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Ignore 12 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Average track distance 0.058800 is much smaller than pitch 0.300000 on layer M2. (ZRT-616)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   23  Alloctr   24  Proc    0 
[End of Read DB] Total (MB): Used   31  Alloctr   31  Proc 5389 
Loading parastics information to the router ...
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
parastics information loaded to the router.
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.0 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00,0.00,3.55,3.00)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.034, min space = 0.04 pitch = 0.15
layer M2, dir Hor, min width = 0.034, min space = 0.04 pitch = 0.3
layer M3, dir Ver, min width = 0.034, min space = 0.04 pitch = 0.3
layer M4, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M5, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2, min space = 2 pitch = 0.06
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   32  Alloctr   33  Proc 5389 
Net statistics:
Total number of nets     = 18
Number of nets to route  = 15
Number of single or zero port nets = 1
17 nets are fully connected,
 of which 2 are detail routed and 14 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   32  Alloctr   33  Proc 5389 
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  1.11     on layer (2)    M2
Average gCell capacity  11.67    on layer (3)    M3
Average gCell capacity  8.00     on layer (4)    M4
Average gCell capacity  7.67     on layer (5)    M5
Average gCell capacity  8.00     on layer (6)    M6
Average gCell capacity  7.67     on layer (7)    M7
Average gCell capacity  8.00     on layer (8)    M8
Average gCell capacity  7.67     on layer (9)    M9
Average gCell capacity  16.33    on layer (10)   MRDL
Average number of tracks per gCell 8.67  on layer (1)    M1
Average number of tracks per gCell 8.67  on layer (2)    M2
Average number of tracks per gCell 16.33         on layer (3)    M3
Average number of tracks per gCell 8.67  on layer (4)    M4
Average number of tracks per gCell 8.33  on layer (5)    M5
Average number of tracks per gCell 8.67  on layer (6)    M6
Average number of tracks per gCell 8.33  on layer (7)    M7
Average number of tracks per gCell 8.67  on layer (8)    M8
Average number of tracks per gCell 8.33  on layer (9)    M9
Average number of tracks per gCell 17.00         on layer (10)   MRDL
Number of gCells = 90
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   32  Alloctr   33  Proc 5389 
Net Count 15, Total HPWL 50 microns
HPWL   0 ~  100 microns: Net Count       15     Total HPWL         50 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL          0 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   32  Alloctr   33  Proc 5389 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  208  Alloctr  209  Proc 5389 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  208  Alloctr  209  Proc 5389 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (5.56%)
Initial. H routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (11.11%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (11.11%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 40.07
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 21.00
Initial. Layer M4 wire length = 19.07
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 89
Initial. Via VIA12SQ count = 27
Initial. Via VIA23SQ_C count = 38
Initial. Via VIA34SQ_C count = 24
Initial. Via VIA45SQ count = 0
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Tue Feb 11 21:31:14 2025
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  208  Alloctr  209  Proc 5389 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (5.56%)
phase1. H routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (11.11%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (11.11%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 40.07
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 21.00
phase1. Layer M4 wire length = 19.07
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 89
phase1. Via VIA12SQ count = 27
phase1. Via VIA23SQ_C count = 38
phase1. Via VIA34SQ_C count = 24
phase1. Via VIA45SQ count = 0
phase1. Via VIA56SQ count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Tue Feb 11 21:31:14 2025
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  208  Alloctr  209  Proc 5389 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (5.56%)
phase2. H routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (11.11%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (11.11%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 40.07
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 0.00
phase2. Layer M3 wire length = 21.00
phase2. Layer M4 wire length = 19.07
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 89
phase2. Via VIA12SQ count = 27
phase2. Via VIA23SQ_C count = 38
phase2. Via VIA34SQ_C count = 24
phase2. Via VIA45SQ count = 0
phase2. Via VIA56SQ count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Tue Feb 11 21:31:14 2025
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  208  Alloctr  209  Proc 5389 
phase3. Routing result:
phase3. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (5.56%)
phase3. H routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (11.11%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (11.11%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 40.07
phase3. Layer M1 wire length = 0.00
phase3. Layer M2 wire length = 0.00
phase3. Layer M3 wire length = 21.00
phase3. Layer M4 wire length = 19.07
phase3. Layer M5 wire length = 0.00
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 89
phase3. Via VIA12SQ count = 27
phase3. Via VIA23SQ_C count = 38
phase3. Via VIA34SQ_C count = 24
phase3. Via VIA45SQ count = 0
phase3. Via VIA56SQ count = 0
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  208  Alloctr  209  Proc 5389 

Congestion utilization per direction:
Average vertical track utilization   = 18.91 %
Peak    vertical track utilization   = 33.33 %
Average horizontal track utilization =  9.65 %
Peak    horizontal track utilization = 16.98 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  208  Alloctr  209  Proc 5389 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used  201  Alloctr  201  Proc    0 
[GR: Done] Total (MB): Used  208  Alloctr  209  Proc 5389 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 5389 

Global-route-opt Incremental Global-routing complete  CPU:   221 s (  0.06 hr )  ELAPSE:  6842 s (  1.90 hr )  MEM-PEAK:  1390 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050002278  3.179565847806  5.567214254587  2.894454387461  6.565921217863  9.017937505874  3.104940892550  9.863430560911  6.078124464085
2.744208341123  8.318115604907  9.699225026083  2.464623950064  1.382370223141  9.387184033731  3.142429906669  0.968752789964  6.613180723294  4.146578793224  7.876628900739  2.191136164756  0.963735641094  2.700148943881  3.840450264440
3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243058623  0.402387980016  0.032845595897  0.596111512371  4.701287396892  7.205135512169  8.278621380885  1.183726151057  3.334437908244  5.867609231622  7.173894585364
9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314280546  1.878805820884  3.230072843539  1.226270037326  7.050450494780  2.403928173631  6.139122536671  4.100211027270  1.274719089655  4.570746153063  5.624878008820
7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181742304724  1.581676326836  7.486042322107  9.584562969756  2.041727587119
3.921160867338  0.650488682345  9.472458902409  3.368484394994  4.897111541936  6.860149257318  2.000104551691  9.095345907689  2.197041709512  0.915900067443  5.466345657408  8.142691052663  4.607194565224  8.244463094567  3.504870905451
1.682716012888  7.173433718510  9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721052974236  7.515948414470  0.649323509371  1.017031343513  5.811519866269
5.826730883342  4.349383292435  0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359602870335  5.407564458081  2.804124777518  1.265300352200  0.417760513533
1.833872465081  6.448557737188  4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764929228416  9.324217935550  1.551190289997  2.300508502625  0.754685230179
1.961421411696  2.781303341418  3.355375155650  9.437909893602  9.136702644451  9.020209211320  9.978471995117  7.467457734047  3.171274721421  9.815920740044  4.331767986110  0.413525981141  3.309911498619  7.452798506103  1.902827124529
5.623407259547  7.269363008696  3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605408906885  8.173731244743  9.287278074418  7.540401348505  0.000353517956
5.833784556721  4.754587289445  4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026336595444  3.950065135017  0.221227238718  4.029619614242  9.406669296875
2.789964661318  0.723294414657  8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167203024949  8.473968783004  3.056718340238  7.977150303284  5.095897259611
1.512371470128  7.396892720513  5.512169827835  1.398268118372  5.190997335359  6.408244599626  9.731622217389  4.385364966981  9.999761759148  7.347087763210  6.393519016989  8.063327980911  4.288631487880  5.817928623007  2.343539322627
0.037326705045  0.494780240392  8.173631613985  2.544054410021  0.066110129381  8.589655468024  6.653063962487  8.808820782685  7.253678475913  3.418263540902  7.926635714618  3.652835018334  2.538675038167  6.652919318747  4.022495251365
6.796621502757  0.618562611981  3.446103618147  2.312107158167  5.365776740514  1.822107968273  2.469756704172  7.387119392116  0.867338065048  8.682345947245  8.902745823567  4.394995435431  1.549021086014  9.244452600010  4.051691109534
5.907689219704  1.709512091590  0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708697035602  2.772684840397  2.637653516996  9.532707852994  6.656262509097
9.409795558072  6.136993113139  7.763510072170  9.625254751594  7.417690067136  2.209371115785  1.043513381151  9.666269582673  0.883342434938  3.292435021621  6.918622917977  2.422528774515  6.782105482351  9.141628435616  1.286693002201
9.569284260313  2.585844502480  2.551363135935  9.521353540756  3.451201283616  3.477518130512  0.052200841776  0.313533183387  2.465081644855  7.737188484837  3.112853249343  1.055034800549  4.124226821230  5.316610300762  7.270112530810
7.178452560747  1.109985851474  3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155965999453  9.893603956070  2.642546302020  9.208464397847  1.495117946745
7.734047317127  4.721421981592  0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103099755027  1.515703784533  6.156477094424  6.976650923956  5.921087680218
9.647382389440  1.463832453161  0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656807177449  3.901794793987  4.310468480093  3.986343350985  1.607812596408
5.274420834112  3.831811560490  7.969922502608  3.246462395006  4.138237025326  6.938718416943  9.314242740666  9.096875278996  4.661318072329  4.414657879322  4.787940847574  2.219114553769  6.096374814109  4.270014244388  1.384045206444
0.375020605316  9.766345884229  9.621220116795  0.775967847396  7.786224308875  7.040238700780  0.003284209589  7.059611151237  1.470128739689  2.720513551216  9.827159175917  8.118373565719  7.333444040824  4.586760373162  2.717389638536
4.966981999976  1.759148734708  7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613209290596  4.410022052331  0.127472258965  5.457074065306  3.562487080882
0.782685725367  8.475913341826  3.540902792637  7.260982365283  4.062614256069  4.638167678472  9.918747102249  5.051365679662  1.502757061856  2.611981344610  3.618461277301  7.158168582297  6.748605582210  7.958456646975  6.204172938711
9.392116086733  8.065048868234  5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546923276933  6.814260051208  3.460710726522  4.824446779456  7.350487270545
1.168271601288  8.717343371851  0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072494908616  4.751595797489  0.064933620937  1.101703504351  3.581151166626
9.582673088334  2.434938329243  5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135259998226  3.540757391840  1.280413747751  8.126530405220  0.041776231353
3.183387246508  1.644855773718  8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276781633034  4.932422649597  0.155110398999  7.230050220262  5.075468703017
9.196142141169  6.278130334141  8.335537515565  0.943790989360  2.913670267456  5.902020933027  4.997847849511  7.746745773404  7.317127472142  1.981592074004  4.433465409804  8.041353444156  1.330992419861  9.745279220610  3.190282992452
9.562340725954  7.726936300869  6.336740310378  4.709364151570  2.741133618849  6.694424600602  0.523956292108  7.480218964738  2.389440146383  2.453161041934  2.160855176888  3.817374089396  3.928728177441  8.754040504850  5.000035531795
6.583378455672  1.475458728944  5.438746165659  2.121786390179  3.750587431046  7.080093398634  3.950985160781  2.396408527442  0.834112383181  1.560490796992  2.502948935744  2.395007478423  7.022123093871  8.402961331424  2.940666109687
5.278996466131  8.072329441465  7.879322478763  5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116035688694  7.847397733222  4.305672104023  8.797715400328  4.509589905961
Information: The stitching and editing of coupling caps is turned OFF for design 'johnson:johnson.design'. (TIM-125)
Information: Design johnson has 18 nets, 15 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
NEX: gr/dr coup map average coverRate for layer#1: 0.360784
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'johnson'. (NEX-022)
Information: Design Average RC for design johnson  (NEX-011)
Information: r = 1.765499 ohm/um, via_r = 0.534242 ohm/cut, c = 0.094239 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.450750 ohm/um, via_r = 0.404663 ohm/cut, c = 0.100101 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 16, routed nets = 15, across physical hierarchy nets = 0, parasitics cached nets = 16, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Global-route-opt final QoR
__________________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0320     0.1305      7
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        0   3406.111
    2   *   0.0000     0.0000   0.0000      0   0.0320     0.1305      7        0     0.0000        0   3406.111
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0320     0.1305      7        0     0.0000        0   3406.111        10.66         14          4          2
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0320     0.1305      7        0        0   3406.111        10.66         14

Global-route-opt command complete                CPU:   221 s (  0.06 hr )  ELAPSE:  6842 s (  1.90 hr )  MEM-PEAK:  1390 MB
Global-route-opt command statistics  CPU=14 sec (0.00 hr) ELAPSED=14 sec (0.00 hr) MEM-PEAK=1.357 GB
1
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt' (FLW-8001)
Information: Time: 2025-02-11 21:31:14 / Session: 1.90 hr / Command: 0.01 hr / Memory: 1391 MB (FLW-8100)
1
icc2_shell> route_auto
Information: Starting 'route_auto' (FLW-8000)
Information: Time: 2025-02-11 21:34:36 / Session: 1.96 hr / Command: 0.00 hr / Memory: 1391 MB (FLW-8100)
Information: The net parasitics of block johnson are cleared. (TIM-123)
**** updating dbLayNum(25) dflt wid (600) to (340) ***
**** updating dbLayNum(27) dflt wid (600) to (340) ***
**** updating dbLayNum(29) dflt wid (600) to (340) ***
**** updating dbLayNum(31) dflt wid (600) to (340) ***
**** updating dbLayNum(33) dflt wid (600) to (340) ***
**** updating dbLayNum(35) dflt wid (600) to (340) ***
**** updating dbLayNum(47) dflt wid (20000) to (340) ***
Warning: Unsupported tech file value:  M4:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M4:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 2.000000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 2.000000. (ZRT-091)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: The step 0.06 of horizontal track TRACK_0 is less than the pitch 0.15 of layer M1. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_1 is less than the pitch 0.3 of layer M2. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_2 is less than the pitch 0.12 of layer M4. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_3 is less than the pitch 0.12 of layer M6. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_4 is less than the pitch 0.12 of layer M8. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_5 is less than the pitch 0.6 of layer MRDL. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_6 is less than the pitch 0.3 of layer M3. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_7 is less than the pitch 0.12 of layer M5. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_8 is less than the pitch 0.12 of layer M7. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_9 is less than the pitch 0.12 of layer M9. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M1. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M2. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M3. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M4. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M5. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M6. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M7. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M8. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M9. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer MRDL. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Ignore 12 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Average track distance 0.058800 is much smaller than pitch 0.300000 on layer M2. (ZRT-616)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Information: Skipping global routing as it has already been run in the global_route_opt stage of clock_opt. (ZRT-607)

Start track assignment

Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Loading parastics information to the router ...
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
parastics information loaded to the router.
Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   23  Alloctr   24  Proc 5389 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/3        
Routed partition 2/3        
Routed partition 3/3        

Assign Vertical partitions, iteration 0
Routed partition 1/3        
Routed partition 2/3        
Routed partition 3/3        

Number of wires with overlap after iteration 0 = 87 of 123


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   23  Alloctr   24  Proc 5389 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1
Routed partition 1/3        
Routed partition 2/3        
Routed partition 3/3        

Assign Vertical partitions, iteration 1
Routed partition 1/3        
Routed partition 2/3        
Routed partition 3/3        

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   23  Alloctr   24  Proc 5389 

Number of wires with overlap after iteration 1 = 73 of 96


Wire length and via report:
---------------------------
Number of M1 wires: 0             : 0
Number of M2 wires: 36           VIA12SQ: 27
Number of M3 wires: 19           VIA23SQ_C: 45
Number of M4 wires: 19           VIA34SQ_C: 31
Number of M5 wires: 22           VIA45SQ: 29
Number of M6 wires: 0            VIA56SQ: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 96                vias: 132

Total M1 wire length: 0.0
Total M2 wire length: 6.2
Total M3 wire length: 11.3
Total M4 wire length: 21.7
Total M5 wire length: 15.4
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 54.7

Longest M1 wire length: 0.0
Longest M2 wire length: 0.9
Longest M3 wire length: 1.7
Longest M4 wire length: 3.3
Longest M5 wire length: 2.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 0 

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   23  Alloctr   24  Proc 5389 
Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Dr init] Total (MB): Used   37  Alloctr   38  Proc 5389 
Total number of nets = 18, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/1 Partitions, Violations =    181

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      181
        Crossing top-cell boundary : 2
        Diff net spacing : 68
        Diff net via-cut spacing : 2
        Double pattern hard mask space : 9
        Illegal track route : 42
        Less than minimum area : 17
        Off-grid : 24
        Same net spacing : 7
        Same net via-cut spacing : 1
        Short : 9

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 0] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 0] Total (MB): Used   89  Alloctr   91  Proc 5389 

End DR iteration 0 with 1 parts

Start DR iteration 1: uniform partition
Routed  1/1 Partitions, Violations =    148

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      148
        Crossing top-cell boundary : 5
        Diff net spacing : 43
        Double pattern hard mask space : 5
        Double pattern soft mask space : 2
        End of line enclosure : 2
        Illegal track route : 41
        Less than minimum area : 16
        Local double pattern cycle : 1
        Off-grid : 18
        Same net spacing : 8
        Same net via-cut spacing : 1
        Short : 6

[Iter 1] Elapsed real time: 0:00:05 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 1] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 1] Total (MB): Used   89  Alloctr   91  Proc 5389 

End DR iteration 1 with 1 parts

Start DR iteration 2: uniform partition
Routed  1/1 Partitions, Violations =    118

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      118
        Diff net spacing : 30
        Double pattern hard mask space : 1
        Illegal track route : 40
        Less than minimum area : 16
        Off-grid : 19
        Same net spacing : 6
        Short : 6

[Iter 2] Elapsed real time: 0:00:07 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 2] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 2] Total (MB): Used   89  Alloctr   91  Proc 5389 

End DR iteration 2 with 1 parts

Start DR iteration 3: uniform partition
Routed  1/1 Partitions, Violations =    147

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      147
        Diff net spacing : 28
        End of line enclosure : 2
        Illegal track route : 51
        Less than minimum area : 19
        Less than minimum enclosed area : 1
        Local double pattern cycle : 6
        Off-grid : 25
        Same net spacing : 12
        Short : 3

[Iter 3] Elapsed real time: 0:00:10 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Iter 3] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 3] Total (MB): Used   89  Alloctr   91  Proc 5389 

End DR iteration 3 with 1 parts

Start DR iteration 4: uniform partition
Routed  1/1 Partitions, Violations =    155

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      155
        Diff net spacing : 34
        End of line enclosure : 2
        Illegal track route : 67
        Less than minimum area : 18
        Off-grid : 17
        Same net spacing : 16
        Same net via-cut spacing : 1

[Iter 4] Elapsed real time: 0:00:12 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 4] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 4] Total (MB): Used   89  Alloctr   91  Proc 5389 

End DR iteration 4 with 1 parts

Start DR iteration 5: uniform partition
Routed  1/1 Partitions, Violations =    174

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      174
        Diff net spacing : 40
        Double pattern hard mask space : 3
        End of line enclosure : 2
        Illegal track route : 75
        Less than minimum area : 20
        Off-grid : 21
        Same net spacing : 12
        Short : 1

[Iter 5] Elapsed real time: 0:00:15 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 5] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 5] Total (MB): Used   89  Alloctr   91  Proc 5389 

End DR iteration 5 with 1 parts

Start DR iteration 6: uniform partition
Routed  1/1 Partitions, Violations =    144

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      144
        Diff net spacing : 49
        Double pattern hard mask space : 4
        End of line enclosure : 2
        Illegal track route : 34
        Less than minimum area : 18
        Off-grid : 22
        Same net spacing : 10
        Same net via-cut spacing : 1
        Short : 4

[Iter 6] Elapsed real time: 0:00:18 
[Iter 6] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:19
[Iter 6] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 6] Total (MB): Used   89  Alloctr   91  Proc 5389 

End DR iteration 6 with 1 parts

Start DR iteration 7: uniform partition
Routed  1/1 Partitions, Violations =    144

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      144
        Diff net spacing : 30
        End of line enclosure : 4
        Illegal track route : 56
        Less than minimum area : 20
        Off-grid : 25
        Same net spacing : 7
        Same net via-cut spacing : 1
        Short : 1

[Iter 7] Elapsed real time: 0:00:23 
[Iter 7] Elapsed cpu  time: sys=0:00:00 usr=0:00:23 total=0:00:23
[Iter 7] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 7] Total (MB): Used   89  Alloctr   91  Proc 5389 

End DR iteration 7 with 1 parts

Start DR iteration 8: uniform partition
Routed  1/1 Partitions, Violations =    158

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      158
        Diff net spacing : 43
        Diff net via-cut spacing : 1
        Double pattern hard mask space : 2
        End of line enclosure : 6
        Illegal track route : 42
        Less than minimum area : 19
        Local double pattern cycle : 3
        Off-grid : 22
        Protrusion length : 1
        Same net spacing : 15
        Same net via-cut spacing : 1
        Short : 3

[Iter 8] Elapsed real time: 0:00:26 
[Iter 8] Elapsed cpu  time: sys=0:00:00 usr=0:00:26 total=0:00:27
[Iter 8] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 8] Total (MB): Used   89  Alloctr   91  Proc 5389 

End DR iteration 8 with 1 parts

Start DR iteration 9: uniform partition
Routed  1/1 Partitions, Violations =    141

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      141
        Crossing top-cell boundary : 3
        Diff net spacing : 33
        Double pattern hard mask space : 1
        End of line enclosure : 5
        Illegal track route : 44
        Less than minimum area : 20
        Local double pattern cycle : 1
        Off-grid : 25
        Same net spacing : 7
        Same net via-cut spacing : 1
        Short : 1

[Iter 9] Elapsed real time: 0:00:31 
[Iter 9] Elapsed cpu  time: sys=0:00:00 usr=0:00:31 total=0:00:31
[Iter 9] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 9] Total (MB): Used   89  Alloctr   91  Proc 5389 

End DR iteration 9 with 1 parts

Start DR iteration 10: uniform partition
Routed  1/1 Partitions, Violations =    105

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      105
        Diff net spacing : 28
        Illegal track route : 35
        Less than minimum area : 19
        Off-grid : 19
        Same net spacing : 3
        Same net via-cut spacing : 1

[Iter 10] Elapsed real time: 0:00:36 
[Iter 10] Elapsed cpu  time: sys=0:00:00 usr=0:00:36 total=0:00:36
[Iter 10] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 10] Total (MB): Used   89  Alloctr   91  Proc 5389 

End DR iteration 10 with 1 parts

Start DR iteration 11: uniform partition
Routed  1/1 Partitions, Violations =    116

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      116
        Crossing top-cell boundary : 1
        Diff net spacing : 20
        End of line enclosure : 2
        Illegal track route : 42
        Less than minimum area : 20
        Local double pattern cycle : 1
        Off-grid : 25
        Same net spacing : 1
        Same net via-cut spacing : 2
        Short : 2

[Iter 11] Elapsed real time: 0:00:38 
[Iter 11] Elapsed cpu  time: sys=0:00:00 usr=0:00:39 total=0:00:39
[Iter 11] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 11] Total (MB): Used   89  Alloctr   91  Proc 5389 

End DR iteration 11 with 1 parts

Start DR iteration 12: uniform partition
Routed  1/1 Partitions, Violations =    138

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      138
        Diff net spacing : 34
        Double pattern hard mask space : 1
        Illegal track route : 43
        Less than minimum area : 21
        Off-grid : 30
        Same net spacing : 6
        Same net via-cut spacing : 1
        Short : 2

[Iter 12] Elapsed real time: 0:00:42 
[Iter 12] Elapsed cpu  time: sys=0:00:00 usr=0:00:42 total=0:00:43
[Iter 12] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 12] Total (MB): Used   89  Alloctr   91  Proc 5389 

End DR iteration 12 with 1 parts

Start DR iteration 13: uniform partition
Routed  1/1 Partitions, Violations =    133

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      133
        Crossing top-cell boundary : 2
        Diff net spacing : 36
        Double pattern hard mask space : 1
        Illegal track route : 40
        Less than minimum area : 19
        Local double pattern cycle : 3
        Off-grid : 18
        Same net spacing : 13
        Same net via-cut spacing : 1

[Iter 13] Elapsed real time: 0:00:46 
[Iter 13] Elapsed cpu  time: sys=0:00:00 usr=0:00:46 total=0:00:47
[Iter 13] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 13] Total (MB): Used   89  Alloctr   91  Proc 5389 

End DR iteration 13 with 1 parts

Start DR iteration 14: uniform partition
Routed  1/1 Partitions, Violations =    132

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      132
        Diff net spacing : 31
        Double pattern hard mask space : 2
        Illegal track route : 46
        Less than minimum area : 17
        Off-grid : 24
        Same net spacing : 8
        Same net via-cut spacing : 4

[Iter 14] Elapsed real time: 0:00:50 
[Iter 14] Elapsed cpu  time: sys=0:00:00 usr=0:00:51 total=0:00:51
[Iter 14] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 14] Total (MB): Used   89  Alloctr   91  Proc 5389 

End DR iteration 14 with 1 parts

Start DR iteration 15: uniform partition
Routed  1/1 Partitions, Violations =    262

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      262
        Crossing top-cell boundary : 1
        Diff net spacing : 52
        Diff net via-cut spacing : 1
        Double pattern hard mask space : 30
        Illegal track route : 99
        Less than minimum area : 19
        Less than minimum width : 2
        Local double pattern cycle : 1
        Off-grid : 30
        Same net spacing : 5
        Same net via-cut spacing : 1
        Short : 21

[Iter 15] Elapsed real time: 0:00:55 
[Iter 15] Elapsed cpu  time: sys=0:00:00 usr=0:00:55 total=0:00:56
[Iter 15] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 15] Total (MB): Used   89  Alloctr   91  Proc 5389 

End DR iteration 15 with 1 parts

Stop DR since not converging

Information: Filtered 27 drcs of internal-only type. (ZRT-323)

Begin revisit internal-only type DRCs ...

Checked 1/1 Partitions, Violations =    264

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      264

[REVISIT DRC] Elapsed real time: 0:00:00 
[REVISIT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[REVISIT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[REVISIT DRC] Total (MB): Used   89  Alloctr   91  Proc 5389 
[DR] Elapsed real time: 0:00:55 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:55 total=0:00:56
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   23  Alloctr   24  Proc 5389 
[DR: Done] Elapsed real time: 0:00:55 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:55 total=0:00:56
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   23  Alloctr   24  Proc 5389 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 118 aligned/redundant DRCs. (ZRT-305)

DR finished with 146 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      146
        Crossing top-cell boundary : 1
        Diff net spacing : 23
        Diff net via-cut spacing : 1
        Double pattern hard mask space : 8
        Illegal track route : 53
        Less than minimum area : 19
        Less than minimum width : 1
        Local double pattern cycle : 1
        Off-grid : 25
        Same net spacing : 3
        Same net via-cut spacing : 1
        Short : 10



Total Wire Length =                    58 micron
Total Number of Contacts =             104
Total Number of Wires =                97
Total Number of PtConns =              38
Total Number of Routed Wires =       97
Total Routed Wire Length =           51 micron
Total Number of Routed Contacts =       104
        Layer             M1 :          2 micron
        Layer             M2 :         12 micron
        Layer             M3 :         24 micron
        Layer             M4 :         16 micron
        Layer             M5 :          4 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via     VIA45SQ(rot) :          4
        Via      VIA34BAR2_C :          2
        Via      VIA3_34SQ_C :         21
        Via        VIA23SQ_C :          2
        Via      VIA2_33SQ_C :         45
        Via      VIA23_3SQ_C :          1
        Via    VIA2_33_3SQ_C :          1
        Via   VIA12SQ_C(rot) :         10
        Via          VIA12SQ :         14
        Via     VIA12SQ(rot) :          2
        Via        VIA1_32SQ :          1
        Via      VIA1_32_3SQ :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 104 vias)
 
    Layer VIA1       =  0.00% (0      / 28      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28      vias)
    Layer VIA2       =  0.00% (0      / 49      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (49      vias)
    Layer VIA3       =  0.00% (0      / 23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (23      vias)
    Layer VIA4       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 
  Total double via conversion rate    =  0.00% (0 / 104 vias)
 
    Layer VIA1       =  0.00% (0      / 28      vias)
    Layer VIA2       =  0.00% (0      / 49      vias)
    Layer VIA3       =  0.00% (0      / 23      vias)
    Layer VIA4       =  0.00% (0      / 4       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 104 vias)
 
    Layer VIA1       =  0.00% (0      / 28      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28      vias)
    Layer VIA2       =  0.00% (0      / 49      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (49      vias)
    Layer VIA3       =  0.00% (0      / 23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (23      vias)
    Layer VIA4       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 

Total number of nets = 18
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 146
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
Information: Ending 'route_auto' (FLW-8001)
Information: Time: 2025-02-11 21:35:32 / Session: 1.97 hr / Command: 0.02 hr / Memory: 1391 MB (FLW-8100)
icc2_shell> add_redundant_vias
**** updating dbLayNum(25) dflt wid (600) to (340) ***
**** updating dbLayNum(27) dflt wid (600) to (340) ***
**** updating dbLayNum(29) dflt wid (600) to (340) ***
**** updating dbLayNum(31) dflt wid (600) to (340) ***
**** updating dbLayNum(33) dflt wid (600) to (340) ***
**** updating dbLayNum(35) dflt wid (600) to (340) ***
**** updating dbLayNum(47) dflt wid (20000) to (340) ***
Warning: Unsupported tech file value:  M4:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M4:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 2.000000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 2.000000. (ZRT-091)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: The step 0.06 of horizontal track TRACK_0 is less than the pitch 0.15 of layer M1. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_1 is less than the pitch 0.3 of layer M2. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_2 is less than the pitch 0.12 of layer M4. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_3 is less than the pitch 0.12 of layer M6. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_4 is less than the pitch 0.12 of layer M8. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_5 is less than the pitch 0.6 of layer MRDL. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_6 is less than the pitch 0.3 of layer M3. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_7 is less than the pitch 0.12 of layer M5. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_8 is less than the pitch 0.12 of layer M7. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_9 is less than the pitch 0.12 of layer M9. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M1. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M2. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M3. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M4. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M5. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M6. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M7. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M8. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M9. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer MRDL. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Ignore 12 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Average track distance 0.058800 is much smaller than pitch 0.300000 on layer M2. (ZRT-616)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Dr init] Total (MB): Used   37  Alloctr   38  Proc 5389 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12SQ_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12BAR1_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12BAR1_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12BAR2_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12BAR2_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12LG_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12LG_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

     VIA12SQ    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

     VIA12SQ(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12BAR1    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12BAR1(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12BAR2    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12BAR2(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

     VIA12LG    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

     VIA12LG(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32SQ_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32SQ_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR1_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR1_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR2_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR2_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32LG_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32LG_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA1_32SQ    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA1_32SQ(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR1    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR1(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR2    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR2(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA1_32LG    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA1_32LG(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3SQ_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3SQ_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR1_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR1_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR2_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR2_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3LG_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3LG_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12_3SQ    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12_3SQ(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR1    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR1(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR2    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR2(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12_3LG    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12_3LG(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3SQ_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3SQ_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR1_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR1_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR2_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR2_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3LG_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3LG_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3SQ    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3SQ(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR1    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR1(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR2    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR2(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3LG    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3LG(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA23SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA34SQ_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34SQ_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR1_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR1_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR2_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR2_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34LG_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

     VIA34SQ    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

     VIA34SQ(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR1    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR1(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR2    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR2(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

     VIA34LG    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34SQ_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34SQ_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34LG_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA3_34SQ    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA3_34SQ(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

    VIA3_4LG    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA45BAR1_C    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

  VIA45BAR1_C(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

  VIA45BAR2_C    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

  VIA45BAR2_C(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45LG_C    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

     VIA45SQ    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

     VIA45SQ(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR1    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR1(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR2    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR2(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

     VIA45LG    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA56SQ_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56SQ_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR1_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR1_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR2_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR2_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56LG_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56LG_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

     VIA56SQ    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR1    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR1(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR2    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR2(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

     VIA56LG    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA67SQ_C    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67SQ_C(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

  VIA67BAR1_C    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

  VIA67BAR1_C(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

     VIA67SQ    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

     VIA67SQ(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR1    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR1(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR2    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR2(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

     VIA67LG    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA78SQ_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78SQ_C(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR1_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR1_C(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR2_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR2_C(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78LG_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA78SQ    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA78SQ(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR1    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR1(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR2    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR2(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA78LG    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA89_C    -> VIA89_C_2x1    VIA89_C_1x2   

       VIA89    -> VIA89_C_2x1    VIA89_C_1x2   

     VIA9RDL    -> VIA9RDL_1x2    VIA9RDL_2x1   



        There were 8 out of 44 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Technology Processing] Total (MB): Used   40  Alloctr   40  Proc 5389 

Begin Redundant via insertion ...

Routed  1/1 Partitions, Violations =    262

RedundantVia finished with 262 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      262
        Crossing top-cell boundary : 1
        Diff net spacing : 52
        Diff net via-cut spacing : 1
        Double pattern hard mask space : 30
        Illegal track route : 99
        Less than minimum area : 19
        Less than minimum width : 2
        Local double pattern cycle : 1
        Off-grid : 30
        Same net spacing : 5
        Same net via-cut spacing : 1
        Short : 21


Total Wire Length =                    57 micron
Total Number of Contacts =             103
Total Number of Wires =                97
Total Number of PtConns =              33
Total Number of Routed Wires =       97
Total Routed Wire Length =           51 micron
Total Number of Routed Contacts =       103
        Layer               M1 :          2 micron
        Layer               M2 :         11 micron
        Layer               M3 :         24 micron
        Layer               M4 :         16 micron
        Layer               M5 :          4 micron
        Layer               M6 :          0 micron
        Layer               M7 :          0 micron
        Layer               M8 :          0 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via   VIA45SQ(rot)_2x1 :          1
        Via        VIA45SQ_2x1 :          3
        Via        VIA34BAR2_C :          2
        Via        VIA3_34SQ_C :         21
        Via          VIA23SQ_C :          2
        Via        VIA2_33SQ_C :         40
        Via        VIA23_3SQ_C :          1
        Via      VIA2_33_3SQ_C :          1
        Via   VIA23SQ(rot)_1x2 :          3
        Via        VIA23SQ_2x1 :          2
        Via     VIA12SQ_C(rot) :         10
        Via            VIA12SQ :         13
        Via       VIA12SQ(rot) :          2
        Via          VIA1_32SQ :          1
        Via        VIA1_32_3SQ :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  8.74% (9 / 103 vias)
 
    Layer VIA1       =  0.00% (0      / 27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (27      vias)
    Layer VIA2       = 10.20% (5      / 49      vias)
        Weight 1     = 10.20% (5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 89.80% (44      vias)
    Layer VIA3       =  0.00% (0      / 23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (23      vias)
    Layer VIA4       = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    =  8.74% (9 / 103 vias)
 
    Layer VIA1       =  0.00% (0      / 27      vias)
    Layer VIA2       = 10.20% (5      / 49      vias)
    Layer VIA3       =  0.00% (0      / 23      vias)
    Layer VIA4       = 100.00% (4      / 4       vias)
 
  The optimized via conversion rate based on total routed via count =  8.74% (9 / 103 vias)
 
    Layer VIA1       =  0.00% (0      / 27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (27      vias)
    Layer VIA2       = 10.20% (5      / 49      vias)
        Weight 1     = 10.20% (5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 89.80% (44      vias)
    Layer VIA3       =  0.00% (0      / 23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (23      vias)
    Layer VIA4       = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:00 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[RedundantVia] Stage (MB): Used   68  Alloctr   69  Proc    0 
[RedundantVia] Total (MB): Used   92  Alloctr   93  Proc 5389 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   68  Alloctr   69  Proc    0 
[Dr init] Total (MB): Used   92  Alloctr   93  Proc 5389 
Total number of nets = 18, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 1: uniform partition
Routed  1/1 Partitions, Violations =    142

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      142
        Diff net spacing : 44
        Double pattern hard mask space : 3
        End of line enclosure : 2
        Illegal track route : 42
        Less than minimum area : 18
        Local double pattern cycle : 3
        Off-grid : 17
        Same net spacing : 10
        Same net via-cut spacing : 1
        Short : 2

[Iter 1] Elapsed real time: 0:00:03 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 1] Stage (MB): Used  120  Alloctr  121  Proc    0 
[Iter 1] Total (MB): Used  144  Alloctr  145  Proc 5389 

End DR iteration 1 with 1 parts

Information: Merged away 35 aligned/redundant DRCs. (ZRT-305)
Information: Filtered 5 drcs of internal-only type. (ZRT-323)
[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR] Stage (MB): Used   54  Alloctr   54  Proc    0 
[DR] Total (MB): Used   78  Alloctr   79  Proc 5389 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 109 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      109
        Diff net spacing : 29
        Double pattern hard mask space : 3
        End of line enclosure : 1
        Illegal track route : 32
        Less than minimum area : 18
        Local double pattern cycle : 2
        Off-grid : 17
        Same net spacing : 5
        Same net via-cut spacing : 1
        Short : 1



Total Wire Length =                    58 micron
Total Number of Contacts =             99
Total Number of Wires =                98
Total Number of PtConns =              39
Total Number of Routed Wires =       98
Total Routed Wire Length =           53 micron
Total Number of Routed Contacts =       99
        Layer               M1 :          1 micron
        Layer               M2 :         13 micron
        Layer               M3 :         27 micron
        Layer               M4 :         18 micron
        Layer               M5 :          0 micron
        Layer               M6 :          0 micron
        Layer               M7 :          0 micron
        Layer               M8 :          0 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via     VIA34SQ_C(rot) :         21
        Via        VIA34BAR2_C :          2
        Via          VIA23SQ_C :         48
        Via      VIA2_33_3SQ_C :          1
        Via     VIA12SQ_C(rot) :         12
        Via   VIA12BAR2_C(rot) :          1
        Via            VIA12SQ :         12
        Via       VIA12SQ(rot) :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 99 vias)
 
    Layer VIA1       =  0.00% (0      / 27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (27      vias)
    Layer VIA2       =  0.00% (0      / 49      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (49      vias)
    Layer VIA3       =  0.00% (0      / 23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (23      vias)
 
  Total double via conversion rate    =  0.00% (0 / 99 vias)
 
    Layer VIA1       =  0.00% (0      / 27      vias)
    Layer VIA2       =  0.00% (0      / 49      vias)
    Layer VIA3       =  0.00% (0      / 23      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 99 vias)
 
    Layer VIA1       =  0.00% (0      / 27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (27      vias)
    Layer VIA2       =  0.00% (0      / 49      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (49      vias)
    Layer VIA3       =  0.00% (0      / 23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (23      vias)
 

Total number of nets = 18
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 109
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
icc2_shell> create_stdcell_fillers -lib_cells {*/SAEDRVT14_FILL16 */SAEDRVT14_FILL2 */SAEDRVT14_FILL3 */SAEDRVT14_FILL32 */SAEDRVT14_FILL4 */SAEDRVT14_FILL5 */SAEDRVT14_FILL64 */SAEDRVT14_FILL_ECO_1 */SAEDRVT14_FILL_ECO_12 */SAEDRVT14_FILL_ECO_18 */SAEDRVT14_FILL_ECO_2 */SAEDRVT14_FILL_ECO_3 */SAEDRVT14_FILL_ECO_6 */SAEDRVT14_FILL_ECO_9 */SAEDRVT14_FILL_NNWIV1Y2_2 */SAEDRVT14_FILL_NNWIV1Y2_3 */SAEDRVT14_FILL_NNWIY2_2 */SAEDRVT14_FILL_NNWIY2_3 */SAEDRVT14_FILL_NNWSPACERY2_7 */SAEDRVT14_FILL_NNWVDDBRKY2_3 */SAEDRVT14_FILLP2 */SAEDRVT14_FILLP3 */SAEDRVT14_FILL_SPACER_7 */SAEDRVT14_FILL_Y2_3}
INFO:: begin filler insertions...
CHF::NPL_CHKQUERY_PNET checking turned off by default
master SAEDRVT14_FILL16 has site unit
master SAEDRVT14_FILL2 has site unit
master SAEDRVT14_FILL3 has site unit
master SAEDRVT14_FILL32 has site unit
master SAEDRVT14_FILL4 has site unit
master SAEDRVT14_FILL5 has site unit
master SAEDRVT14_FILL64 has site unit
master SAEDRVT14_FILL_ECO_1 has site unit
master SAEDRVT14_FILL_ECO_12 has site unit
master SAEDRVT14_FILL_ECO_18 has site unit
master SAEDRVT14_FILL_ECO_2 has site unit
master SAEDRVT14_FILL_ECO_3 has site unit
master SAEDRVT14_FILL_ECO_6 has site unit
master SAEDRVT14_FILL_ECO_9 has site unit
master SAEDRVT14_FILL_NNWIV1Y2_2 has site unit
master SAEDRVT14_FILL_NNWIV1Y2_3 has site unit
master SAEDRVT14_FILL_NNWIY2_2 has site unit
master SAEDRVT14_FILL_NNWIY2_3 has site unit
master SAEDRVT14_FILL_NNWSPACERY2_7 has site unit
master SAEDRVT14_FILL_NNWVDDBRKY2_3 has site unit
master SAEDRVT14_FILLP2 has site unit
master SAEDRVT14_FILLP3 has site unit
master SAEDRVT14_FILL_SPACER_7 has site unit
master SAEDRVT14_FILL_Y2_3 has site unit
 Use site unit (740)
Warning: filler ref cells not listed from laregst to smallest. Tool may not be able to fill all empty space. (CHF-008)
INFO:: process regular filler master min-vth type: 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 11 total shapes.
Layer M2: cached 0 shapes out of 59 total shapes.
Layer M3: cached 10 shapes out of 64 total shapes.
Cached 60 vias out of 159 total vias.
CHF: loading design...
... VT_P rule: 0.888000
... VT_N rule: 0.888000
... max group width rule: 0.888000
CHF:: Loading blkInsts from NDM...
CHF:: Building row/inst relations...
INFO:: Use fillers in order(1000): SAEDRVT14_FILL16 (18 x 1), SAEDRVT14_FILL2 (4 x 1), SAEDRVT14_FILL3 (5 x 1), SAEDRVT14_FILL32 (34 x 1), SAEDRVT14_FILL4 (6 x 1), SAEDRVT14_FILL5 (7 x 1), SAEDRVT14_FILL64 (66 x 1), SAEDRVT14_FILL_ECO_1 (1 x 1), SAEDRVT14_FILL_ECO_12 (14 x 1), SAEDRVT14_FILL_ECO_18 (20 x 1), SAEDRVT14_FILL_ECO_2 (4 x 1), SAEDRVT14_FILL_ECO_3 (5 x 1), SAEDRVT14_FILL_ECO_6 (7 x 1), SAEDRVT14_FILL_ECO_9 (10 x 1), SAEDRVT14_FILL_NNWIV1Y2_2 (4 x 2), SAEDRVT14_FILL_NNWIV1Y2_3 (5 x 2), SAEDRVT14_FILL_NNWIY2_2 (4 x 2), SAEDRVT14_FILL_NNWIY2_3 (5 x 2), SAEDRVT14_FILL_NNWSPACERY2_7 (9 x 2), SAEDRVT14_FILL_NNWVDDBRKY2_3 (5 x 2), SAEDRVT14_FILLP2 (4 x 1), SAEDRVT14_FILLP3 (5 x 1), SAEDRVT14_FILL_SPACER_7 (9 x 2), SAEDRVT14_FILL_Y2_3 (5 x 2), 
        80% complete ...
Regular Filler Insertion Complete
... 0 of regular filler SAEDRVT14_FILL16 inserted
... 0 of regular filler SAEDRVT14_FILL2 inserted
... 0 of regular filler SAEDRVT14_FILL3 inserted
... 0 of regular filler SAEDRVT14_FILL32 inserted
... 0 of regular filler SAEDRVT14_FILL4 inserted
... 0 of regular filler SAEDRVT14_FILL5 inserted
... 0 of regular filler SAEDRVT14_FILL64 inserted
... 1 of regular filler SAEDRVT14_FILL_ECO_1 inserted
... 0 of regular filler SAEDRVT14_FILL_ECO_12 inserted
... 0 of regular filler SAEDRVT14_FILL_ECO_18 inserted
... 0 of regular filler SAEDRVT14_FILL_ECO_2 inserted
... 0 of regular filler SAEDRVT14_FILL_ECO_3 inserted
... 0 of regular filler SAEDRVT14_FILL_ECO_6 inserted
... 0 of regular filler SAEDRVT14_FILL_ECO_9 inserted
... 0 of regular filler SAEDRVT14_FILL_NNWIV1Y2_2 inserted
... 0 of regular filler SAEDRVT14_FILL_NNWIV1Y2_3 inserted
... 0 of regular filler SAEDRVT14_FILL_NNWIY2_2 inserted
... 0 of regular filler SAEDRVT14_FILL_NNWIY2_3 inserted
... 0 of regular filler SAEDRVT14_FILL_NNWSPACERY2_7 inserted
... 0 of regular filler SAEDRVT14_FILL_NNWVDDBRKY2_3 inserted
... 0 of regular filler SAEDRVT14_FILLP2 inserted
... 0 of regular filler SAEDRVT14_FILLP3 inserted
... 0 of regular filler SAEDRVT14_FILL_SPACER_7 inserted
... 0 of regular filler SAEDRVT14_FILL_Y2_3 inserted
icc2_shell> route_auto
Information: Starting 'route_auto' (FLW-8000)
Information: Time: 2025-02-11 21:38:56 / Session: 2.03 hr / Command: 0.00 hr / Memory: 1391 MB (FLW-8100)
**** updating dbLayNum(25) dflt wid (600) to (340) ***
**** updating dbLayNum(27) dflt wid (600) to (340) ***
**** updating dbLayNum(29) dflt wid (600) to (340) ***
**** updating dbLayNum(31) dflt wid (600) to (340) ***
**** updating dbLayNum(33) dflt wid (600) to (340) ***
**** updating dbLayNum(35) dflt wid (600) to (340) ***
**** updating dbLayNum(47) dflt wid (20000) to (340) ***
Warning: Unsupported tech file value:  M4:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M4:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 2.000000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 2.000000. (ZRT-091)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: The step 0.06 of horizontal track TRACK_0 is less than the pitch 0.15 of layer M1. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_1 is less than the pitch 0.3 of layer M2. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_2 is less than the pitch 0.12 of layer M4. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_3 is less than the pitch 0.12 of layer M6. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_4 is less than the pitch 0.12 of layer M8. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_5 is less than the pitch 0.6 of layer MRDL. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_6 is less than the pitch 0.3 of layer M3. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_7 is less than the pitch 0.12 of layer M5. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_8 is less than the pitch 0.12 of layer M7. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_9 is less than the pitch 0.12 of layer M9. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M1. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M2. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M3. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M4. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M5. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M6. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M7. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M8. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M9. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer MRDL. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Ignore 12 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Average track distance 0.058800 is much smaller than pitch 0.300000 on layer M2. (ZRT-616)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Information: Skipping global routing as it has already been run in the global_route_opt stage of clock_opt. (ZRT-607)

Start track assignment

Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Loading parastics information to the router ...
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
parastics information loaded to the router.
Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   23  Alloctr   24  Proc 5389 
Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Dr init] Total (MB): Used   38  Alloctr   38  Proc 5389 
Total number of nets = 18, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/1 Partitions, Violations =    133

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      133
        Diff net spacing : 42
        Double pattern hard mask space : 5
        Illegal track route : 42
        Less than minimum area : 17
        Off-grid : 15
        Same net spacing : 9
        Short : 3

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 0] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 0] Total (MB): Used   90  Alloctr   91  Proc 5389 

End DR iteration 0 with 1 parts

Start DR iteration 1: uniform partition
Routed  1/1 Partitions, Violations =    148

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      148
        Diff net spacing : 39
        Double pattern hard mask space : 2
        End of line enclosure : 2
        Illegal track route : 45
        Less than minimum area : 19
        Less than minimum enclosed area : 1
        Local double pattern cycle : 6
        Off-grid : 23
        Same net spacing : 11

[Iter 1] Elapsed real time: 0:00:04 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 1] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 1] Total (MB): Used   90  Alloctr   91  Proc 5389 

End DR iteration 1 with 1 parts

Start DR iteration 2: uniform partition
Routed  1/1 Partitions, Violations =    137

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      137
        Crossing top-cell boundary : 2
        Diff net spacing : 33
        Double pattern hard mask space : 1
        Illegal track route : 46
        Less than minimum area : 16
        Less than minimum enclosed area : 1
        Local double pattern cycle : 5
        Off-grid : 24
        Same net spacing : 6
        Same net via-cut spacing : 1
        Short : 2

[Iter 2] Elapsed real time: 0:00:06 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 2] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 2] Total (MB): Used   90  Alloctr   91  Proc 5389 

End DR iteration 2 with 1 parts

Start DR iteration 3: uniform partition
Routed  1/1 Partitions, Violations =    132

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      132
        Diff net spacing : 26
        Illegal track route : 45
        Less than minimum area : 18
        Less than minimum enclosed area : 2
        Local double pattern cycle : 9
        Off-grid : 21
        Same net spacing : 9
        Short : 2

[Iter 3] Elapsed real time: 0:00:09 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 3] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 3] Total (MB): Used   90  Alloctr   91  Proc 5389 

End DR iteration 3 with 1 parts

Start DR iteration 4: uniform partition
Routed  1/1 Partitions, Violations =    164

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      164
        Diff net spacing : 37
        Diff net via-cut spacing : 3
        Double pattern hard mask space : 10
        End of line enclosure : 1
        Illegal track route : 56
        Less than minimum area : 15
        Off-grid : 24
        Same net spacing : 8
        Same net via-cut spacing : 1
        Short : 9

[Iter 4] Elapsed real time: 0:00:11 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Iter 4] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 4] Total (MB): Used   90  Alloctr   91  Proc 5389 

End DR iteration 4 with 1 parts

Start DR iteration 5: uniform partition
Routed  1/1 Partitions, Violations =    163

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      163
        Crossing top-cell boundary : 3
        Diff net spacing : 35
        Double pattern hard mask space : 1
        Illegal track route : 72
        Less than minimum area : 15
        Less than minimum enclosed area : 1
        Local double pattern cycle : 2
        Off-grid : 20
        Same net spacing : 10
        Same net via-cut spacing : 3
        Short : 1

[Iter 5] Elapsed real time: 0:00:14 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[Iter 5] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 5] Total (MB): Used   90  Alloctr   91  Proc 5389 

End DR iteration 5 with 1 parts

Start DR iteration 6: uniform partition
Routed  1/1 Partitions, Violations =    129

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      129
        Crossing top-cell boundary : 2
        Diff net spacing : 35
        Diff net via-cut spacing : 1
        Double pattern hard mask space : 3
        Illegal track route : 33
        Less than minimum area : 16
        Off-grid : 17
        Same net spacing : 12
        Same net via-cut spacing : 1
        Short : 9

[Iter 6] Elapsed real time: 0:00:18 
[Iter 6] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:18
[Iter 6] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 6] Total (MB): Used   90  Alloctr   91  Proc 5389 

End DR iteration 6 with 1 parts

Start DR iteration 7: uniform partition
Routed  1/1 Partitions, Violations =    156

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      156
        Diff net spacing : 50
        Diff net via-cut spacing : 1
        Double pattern hard mask space : 1
        Illegal track route : 52
        Less than minimum area : 16
        Off-grid : 27
        Same net spacing : 4
        Short : 5

[Iter 7] Elapsed real time: 0:00:21 
[Iter 7] Elapsed cpu  time: sys=0:00:00 usr=0:00:21 total=0:00:21
[Iter 7] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 7] Total (MB): Used   90  Alloctr   91  Proc 5389 

End DR iteration 7 with 1 parts

Start DR iteration 8: uniform partition
Routed  1/1 Partitions, Violations =    139

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      139
        Crossing top-cell boundary : 3
        Diff net spacing : 29
        Diff net via-cut spacing : 1
        Double pattern hard mask space : 9
        Illegal track route : 41
        Less than minimum area : 14
        Off-grid : 21
        Same net spacing : 5
        Short : 16

[Iter 8] Elapsed real time: 0:00:24 
[Iter 8] Elapsed cpu  time: sys=0:00:00 usr=0:00:25 total=0:00:25
[Iter 8] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 8] Total (MB): Used   90  Alloctr   91  Proc 5389 

End DR iteration 8 with 1 parts

Start DR iteration 9: uniform partition
Routed  1/1 Partitions, Violations =    130

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      130
        Diff net spacing : 28
        Double pattern hard mask space : 5
        Illegal track route : 38
        Less than minimum area : 18
        Local double pattern cycle : 1
        Off-grid : 28
        Same net spacing : 5
        Same net via-cut spacing : 1
        Short : 6

[Iter 9] Elapsed real time: 0:00:28 
[Iter 9] Elapsed cpu  time: sys=0:00:00 usr=0:00:28 total=0:00:28
[Iter 9] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 9] Total (MB): Used   90  Alloctr   91  Proc 5389 

End DR iteration 9 with 1 parts

Start DR iteration 10: uniform partition
Routed  1/1 Partitions, Violations =    123

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      123
        Crossing top-cell boundary : 3
        Diff net spacing : 30
        Double pattern hard mask space : 1
        End of line enclosure : 2
        Illegal track route : 36
        Less than minimum area : 19
        Off-grid : 20
        Same net spacing : 12

[Iter 10] Elapsed real time: 0:00:31 
[Iter 10] Elapsed cpu  time: sys=0:00:00 usr=0:00:31 total=0:00:31
[Iter 10] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 10] Total (MB): Used   90  Alloctr   91  Proc 5389 

End DR iteration 10 with 1 parts

Start DR iteration 11: uniform partition
Routed  1/1 Partitions, Violations =    146

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      146
        Crossing top-cell boundary : 1
        Diff net spacing : 30
        Diff net via-cut spacing : 1
        Double pattern hard mask space : 4
        Illegal track route : 50
        Less than minimum area : 17
        Local double pattern cycle : 3
        Off-grid : 23
        Same net spacing : 12
        Same net via-cut spacing : 1
        Short : 4

[Iter 11] Elapsed real time: 0:00:34 
[Iter 11] Elapsed cpu  time: sys=0:00:00 usr=0:00:35 total=0:00:35
[Iter 11] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Iter 11] Total (MB): Used   90  Alloctr   91  Proc 5389 

End DR iteration 11 with 1 parts

Stop DR since not converging

Information: Filtered 7 drcs of internal-only type. (ZRT-323)
[DR] Elapsed real time: 0:00:34 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:35 total=0:00:35
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   23  Alloctr   24  Proc 5389 
[DR: Done] Elapsed real time: 0:00:34 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:35 total=0:00:35
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   23  Alloctr   24  Proc 5389 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 29 aligned/redundant DRCs. (ZRT-305)

DR finished with 117 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      117
        Crossing top-cell boundary : 1
        Diff net spacing : 25
        Diff net via-cut spacing : 1
        Double pattern hard mask space : 1
        Illegal track route : 40
        Less than minimum area : 17
        Local double pattern cycle : 2
        Off-grid : 21
        Same net spacing : 7
        Same net via-cut spacing : 1
        Short : 1



Total Wire Length =                    64 micron
Total Number of Contacts =             116
Total Number of Wires =                109
Total Number of PtConns =              57
Total Number of Routed Wires =       109
Total Routed Wire Length =           55 micron
Total Number of Routed Contacts =       116
        Layer             M1 :          1 micron
        Layer             M2 :         12 micron
        Layer             M3 :         27 micron
        Layer             M4 :         20 micron
        Layer             M5 :          4 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via     VIA45SQ(rot) :          5
        Via   VIA34SQ_C(rot) :         26
        Via      VIA34BAR2_C :          2
        Via        VIA23SQ_C :         54
        Via      VIA23_3SQ_C :          1
        Via   VIA12SQ_C(rot) :         14
        Via     VIA12SQ(rot) :          1
        Via        VIA12_3SQ :         12
        Via      VIA1_32_3SQ :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 116 vias)
 
    Layer VIA1       =  0.00% (0      / 28      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28      vias)
    Layer VIA2       =  0.00% (0      / 55      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (55      vias)
    Layer VIA3       =  0.00% (0      / 28      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28      vias)
    Layer VIA4       =  0.00% (0      / 5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5       vias)
 
  Total double via conversion rate    =  0.00% (0 / 116 vias)
 
    Layer VIA1       =  0.00% (0      / 28      vias)
    Layer VIA2       =  0.00% (0      / 55      vias)
    Layer VIA3       =  0.00% (0      / 28      vias)
    Layer VIA4       =  0.00% (0      / 5       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 116 vias)
 
    Layer VIA1       =  0.00% (0      / 28      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28      vias)
    Layer VIA2       =  0.00% (0      / 55      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (55      vias)
    Layer VIA3       =  0.00% (0      / 28      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28      vias)
    Layer VIA4       =  0.00% (0      / 5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5       vias)
 

Total number of nets = 18
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 117
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Ending 'route_auto' (FLW-8001)
Information: Time: 2025-02-11 21:39:32 / Session: 2.04 hr / Command: 0.01 hr / Memory: 1391 MB (FLW-8100)
icc2_shell> change_selection [get_nets all]
Warning: No net objects matched 'all' (SEL-004)
icc2_shell> add_redundant_vias
**** updating dbLayNum(25) dflt wid (600) to (340) ***
**** updating dbLayNum(27) dflt wid (600) to (340) ***
**** updating dbLayNum(29) dflt wid (600) to (340) ***
**** updating dbLayNum(31) dflt wid (600) to (340) ***
**** updating dbLayNum(33) dflt wid (600) to (340) ***
**** updating dbLayNum(35) dflt wid (600) to (340) ***
**** updating dbLayNum(47) dflt wid (20000) to (340) ***
Warning: Unsupported tech file value:  M4:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M4:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 2.000000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 2.000000. (ZRT-091)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: The step 0.06 of horizontal track TRACK_0 is less than the pitch 0.15 of layer M1. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_1 is less than the pitch 0.3 of layer M2. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_2 is less than the pitch 0.12 of layer M4. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_3 is less than the pitch 0.12 of layer M6. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_4 is less than the pitch 0.12 of layer M8. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_5 is less than the pitch 0.6 of layer MRDL. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_6 is less than the pitch 0.3 of layer M3. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_7 is less than the pitch 0.12 of layer M5. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_8 is less than the pitch 0.12 of layer M7. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_9 is less than the pitch 0.12 of layer M9. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M1. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M2. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M3. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M4. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M5. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M6. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M7. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M8. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M9. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer MRDL. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Ignore 12 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Average track distance 0.058800 is much smaller than pitch 0.300000 on layer M2. (ZRT-616)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Dr init] Total (MB): Used   38  Alloctr   38  Proc 5389 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12SQ_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12BAR1_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12BAR1_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12BAR2_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12BAR2_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12LG_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12LG_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

     VIA12SQ    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

     VIA12SQ(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12BAR1    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12BAR1(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12BAR2    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12BAR2(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

     VIA12LG    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

     VIA12LG(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32SQ_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32SQ_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR1_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR1_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR2_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR2_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32LG_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32LG_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA1_32SQ    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA1_32SQ(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR1    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR1(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR2    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR2(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA1_32LG    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA1_32LG(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3SQ_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3SQ_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR1_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR1_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR2_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR2_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3LG_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3LG_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12_3SQ    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12_3SQ(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR1    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR1(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR2    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR2(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12_3LG    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12_3LG(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3SQ_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3SQ_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR1_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR1_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR2_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR2_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3LG_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3LG_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3SQ    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3SQ(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR1    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR1(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR2    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR2(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3LG    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3LG(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA23SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA34SQ_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34SQ_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR1_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR1_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR2_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR2_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34LG_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

     VIA34SQ    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

     VIA34SQ(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR1    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR1(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR2    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR2(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

     VIA34LG    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34SQ_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34SQ_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34LG_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA3_34SQ    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA3_34SQ(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

    VIA3_4LG    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA45BAR1_C    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

  VIA45BAR1_C(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

  VIA45BAR2_C    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

  VIA45BAR2_C(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45LG_C    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

     VIA45SQ    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

     VIA45SQ(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR1    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR1(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR2    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR2(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

     VIA45LG    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA56SQ_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56SQ_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR1_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR1_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR2_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR2_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56LG_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56LG_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

     VIA56SQ    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR1    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR1(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR2    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR2(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

     VIA56LG    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA67SQ_C    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67SQ_C(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

  VIA67BAR1_C    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

  VIA67BAR1_C(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

     VIA67SQ    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

     VIA67SQ(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR1    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR1(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR2    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR2(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

     VIA67LG    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA78SQ_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78SQ_C(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR1_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR1_C(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR2_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR2_C(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78LG_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA78SQ    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA78SQ(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR1    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR1(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR2    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR2(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA78LG    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA89_C    -> VIA89_C_2x1    VIA89_C_1x2   

       VIA89    -> VIA89_C_2x1    VIA89_C_1x2   

     VIA9RDL    -> VIA9RDL_1x2    VIA9RDL_2x1   



        There were 8 out of 44 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Technology Processing] Total (MB): Used   40  Alloctr   41  Proc 5389 

Begin Redundant via insertion ...

Routed  1/1 Partitions, Violations =    147

RedundantVia finished with 147 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      147
        Crossing top-cell boundary : 1
        Diff net spacing : 30
        Diff net via-cut spacing : 1
        Double pattern hard mask space : 4
        Illegal track route : 51
        Less than minimum area : 17
        Local double pattern cycle : 3
        Off-grid : 23
        Same net spacing : 12
        Same net via-cut spacing : 1
        Short : 4


Total Wire Length =                    63 micron
Total Number of Contacts =             115
Total Number of Wires =                107
Total Number of PtConns =              47
Total Number of Routed Wires =       107
Total Routed Wire Length =           55 micron
Total Number of Routed Contacts =       115
        Layer               M1 :          1 micron
        Layer               M2 :         12 micron
        Layer               M3 :         26 micron
        Layer               M4 :         20 micron
        Layer               M5 :          4 micron
        Layer               M6 :          0 micron
        Layer               M7 :          0 micron
        Layer               M8 :          0 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via       VIA45SQ(rot) :          2
        Via        VIA45SQ_2x1 :          3
        Via     VIA34SQ_C(rot) :         26
        Via        VIA34BAR2_C :          2
        Via          VIA23SQ_C :         45
        Via        VIA23_3SQ_C :          1
        Via   VIA23SQ(rot)_1x2 :          7
        Via        VIA23SQ_2x1 :          2
        Via     VIA12SQ_C(rot) :         14
        Via       VIA12SQ(rot) :          1
        Via          VIA12_3SQ :         11
        Via   VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 11.30% (13 / 115 vias)
 
    Layer VIA1       =  3.70% (1      / 27      vias)
        Weight 1     =  3.70% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 96.30% (26      vias)
    Layer VIA2       = 16.36% (9      / 55      vias)
        Weight 1     = 16.36% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 83.64% (46      vias)
    Layer VIA3       =  0.00% (0      / 28      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28      vias)
    Layer VIA4       = 60.00% (3      / 5       vias)
        Weight 1     = 60.00% (3       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 40.00% (2       vias)
 
  Total double via conversion rate    = 11.30% (13 / 115 vias)
 
    Layer VIA1       =  3.70% (1      / 27      vias)
    Layer VIA2       = 16.36% (9      / 55      vias)
    Layer VIA3       =  0.00% (0      / 28      vias)
    Layer VIA4       = 60.00% (3      / 5       vias)
 
  The optimized via conversion rate based on total routed via count = 11.30% (13 / 115 vias)
 
    Layer VIA1       =  3.70% (1      / 27      vias)
        Weight 1     =  3.70% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 96.30% (26      vias)
    Layer VIA2       = 16.36% (9      / 55      vias)
        Weight 1     = 16.36% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 83.64% (46      vias)
    Layer VIA3       =  0.00% (0      / 28      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28      vias)
    Layer VIA4       = 60.00% (3      / 5       vias)
        Weight 1     = 60.00% (3       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 40.00% (2       vias)
 

[RedundantVia] Elapsed real time: 0:00:00 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[RedundantVia] Stage (MB): Used   68  Alloctr   69  Proc    0 
[RedundantVia] Total (MB): Used   92  Alloctr   93  Proc 5389 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   68  Alloctr   69  Proc    0 
[Dr init] Total (MB): Used   92  Alloctr   93  Proc 5389 
Total number of nets = 18, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 1: uniform partition
Routed  1/1 Partitions, Violations =    149

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      149
        Diff net spacing : 46
        Double pattern hard mask space : 11
        Illegal track route : 39
        Less than minimum area : 17
        Local double pattern cycle : 1
        Off-grid : 17
        Same net spacing : 10
        Same net via-cut spacing : 1
        Short : 7

[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 1] Stage (MB): Used  120  Alloctr  121  Proc    0 
[Iter 1] Total (MB): Used  144  Alloctr  146  Proc 5389 

End DR iteration 1 with 1 parts

Information: Merged away 43 aligned/redundant DRCs. (ZRT-305)
Information: Filtered 4 drcs of internal-only type. (ZRT-323)
[DR] Elapsed real time: 0:00:02 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR] Stage (MB): Used   54  Alloctr   54  Proc    0 
[DR] Total (MB): Used   78  Alloctr   79  Proc 5389 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 111 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      111
        Diff net spacing : 33
        Double pattern hard mask space : 4
        Illegal track route : 30
        Less than minimum area : 17
        Local double pattern cycle : 1
        Off-grid : 17
        Same net spacing : 6
        Same net via-cut spacing : 1
        Short : 2



Total Wire Length =                    59 micron
Total Number of Contacts =             107
Total Number of Wires =                102
Total Number of PtConns =              38
Total Number of Routed Wires =       102
Total Routed Wire Length =           53 micron
Total Number of Routed Contacts =       107
        Layer             M1 :          1 micron
        Layer             M2 :         14 micron
        Layer             M3 :         29 micron
        Layer             M4 :         16 micron
        Layer             M5 :          0 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA34SQ_C(rot) :         22
        Via        VIA23SQ_C :         57
        Via      VIA23BAR2_C :          1
        Via   VIA12SQ_C(rot) :         13
        Via          VIA12SQ :         13
        Via     VIA12SQ(rot) :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 107 vias)
 
    Layer VIA1       =  0.00% (0      / 27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (27      vias)
    Layer VIA2       =  0.00% (0      / 58      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (58      vias)
    Layer VIA3       =  0.00% (0      / 22      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (22      vias)
 
  Total double via conversion rate    =  0.00% (0 / 107 vias)
 
    Layer VIA1       =  0.00% (0      / 27      vias)
    Layer VIA2       =  0.00% (0      / 58      vias)
    Layer VIA3       =  0.00% (0      / 22      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 107 vias)
 
    Layer VIA1       =  0.00% (0      / 27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (27      vias)
    Layer VIA2       =  0.00% (0      / 58      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (58      vias)
    Layer VIA3       =  0.00% (0      / 22      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (22      vias)
 

Total number of nets = 18
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 111
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
icc2_shell> check_legality

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 11 total shapes.
Layer M2: cached 0 shapes out of 57 total shapes.
Layer M3: cached 10 shapes out of 71 total shapes.
Cached 60 vias out of 167 total vias.

check_legality for block design johnson ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0800 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 31 ref cells (25 fillers) from library
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%

****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         1          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         1          0          0  TOTAL

TOTAL 1 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         1          0          0    Two objects overlap.
           1          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design johnson failed!

check_legality failed.

**************************

0
icc2_shell> check_routes
**** updating dbLayNum(25) dflt wid (600) to (340) ***
**** updating dbLayNum(27) dflt wid (600) to (340) ***
**** updating dbLayNum(29) dflt wid (600) to (340) ***
**** updating dbLayNum(31) dflt wid (600) to (340) ***
**** updating dbLayNum(33) dflt wid (600) to (340) ***
**** updating dbLayNum(35) dflt wid (600) to (340) ***
**** updating dbLayNum(47) dflt wid (20000) to (340) ***
Warning: Unsupported tech file value:  M4:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M4:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 2.000000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 2.000000. (ZRT-091)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: The step 0.06 of horizontal track TRACK_0 is less than the pitch 0.15 of layer M1. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_1 is less than the pitch 0.3 of layer M2. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_2 is less than the pitch 0.12 of layer M4. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_3 is less than the pitch 0.12 of layer M6. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_4 is less than the pitch 0.12 of layer M8. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_5 is less than the pitch 0.6 of layer MRDL. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_6 is less than the pitch 0.3 of layer M3. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_7 is less than the pitch 0.12 of layer M5. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_8 is less than the pitch 0.12 of layer M7. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_9 is less than the pitch 0.12 of layer M9. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M1. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M2. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M3. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M4. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M5. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M6. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M7. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer M8. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 3.552, 3) of layer M9. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 3.552, 3) of layer MRDL. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Ignore 12 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Average track distance 0.058800 is much smaller than pitch 0.300000 on layer M2. (ZRT-616)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.30 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.30 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)


Start checking for open nets ... 

Total number of nets = 18, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 18 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   23  Alloctr   24  Proc 5389 
Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/1 Partitions, Violations =    149

Check local double pattern cycle DRC:
Checked 1/1 Partitions, Violations =    149
Information: Filtered 9 drcs of internal-only type. (ZRT-323)
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   90  Alloctr   91  Proc 5389 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)
Information: Merged away 38 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      111
        Diff net spacing : 33
        Double pattern hard mask space : 4
        Illegal track route : 30
        Less than minimum area : 17
        Local double pattern cycle : 1
        Off-grid : 17
        Same net spacing : 6
        Same net via-cut spacing : 1
        Short : 2


Total Wire Length =                    59 micron
Total Number of Contacts =             107
Total Number of Wires =                101
Total Number of PtConns =              38
Total Number of Routed Wires =       101
Total Routed Wire Length =           53 micron
Total Number of Routed Contacts =       107
        Layer             M1 :          1 micron
        Layer             M2 :         14 micron
        Layer             M3 :         29 micron
        Layer             M4 :         16 micron
        Layer             M5 :          0 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA34SQ_C(rot) :         22
        Via        VIA23SQ_C :         57
        Via      VIA23BAR2_C :          1
        Via   VIA12SQ_C(rot) :         13
        Via          VIA12SQ :         13
        Via     VIA12SQ(rot) :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 107 vias)
 
    Layer VIA1       =  0.00% (0      / 27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (27      vias)
    Layer VIA2       =  0.00% (0      / 58      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (58      vias)
    Layer VIA3       =  0.00% (0      / 22      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (22      vias)
 
  Total double via conversion rate    =  0.00% (0 / 107 vias)
 
    Layer VIA1       =  0.00% (0      / 27      vias)
    Layer VIA2       =  0.00% (0      / 58      vias)
    Layer VIA3       =  0.00% (0      / 22      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 107 vias)
 
    Layer VIA1       =  0.00% (0      / 27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (27      vias)
    Layer VIA2       =  0.00% (0      / 58      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (58      vias)
    Layer VIA3       =  0.00% (0      / 22      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (22      vias)
 


Verify Summary:

Total number of nets = 18, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 111
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> check_pg_missing_vias
Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 0 seconds.
Check net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Overall runtime: 0 seconds.
icc2_shell> #puts "STARTING"
icc2_shell> #puts "STARTING"
icc2_shell> #puts "STARTING"
icc2_shell> save_lib johnson
Saving library 'johnson'
1
icc2_shell> set_app_options -name signoff.check_drc.runset -value "../ref/tech/icv_drc/saed14nm_1p9m_drc_rules.rs"
signoff.check_drc.runset ../ref/tech/icv_drc/saed14nm_1p9m_drc_rules.rs
icc2_shell> signoff_check_drc
Warning: Unhandled track pattern type 2 for layer 19.
Warning: Unhandled track pattern type 2 for layer 21.
Warning: Unhandled track pattern type 2 for layer 25.
Warning: Unhandled track pattern type 2 for layer 29.
Warning: Unhandled track pattern type 2 for layer 33.
Warning: Unhandled track pattern type 2 for layer 47.

Start to run ICV ...
....Return code from ICV is 67.
Error: ICV run failed (). (IND-003)
See /net/marysrock.ece.Virginia.EDU/maryisan/users/hwu6hc/lab03_ic_compilerII/work/signoff_check_drc_run/signoff_check_drc.log for details.
Error: signoff_check_drc Command Failed. (IND-030)
icc2_shell> check_lvs -nets [get_nets] -checks {short open} -check_child_cells true -report_floating_pins true -open_reporting detailed > johnson.
icc2_shell> write_parasitics -output ../results/johnson.spef -no_name_mapping -compress -hierarchical -rde_corr -format spef
Information: The command 'write_parasitics' cleared the undo history. (UNDO-016)
Information: Design johnson has 18 nets, 0 global routed, 15 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
NEX: gr/dr coup map average coverRate for layer#1: 0.156863
Information: The stitching and editing of coupling caps is turned OFF for design 'johnson:johnson.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
NEX: extract design johnson
Information: The RC mode used is RDE for design 'johnson'. (NEX-022)
Information: The stitching and editing of coupling caps is turned OFF for design 'johnson:johnson.design'. (TIM-125)
NEX: write corner ID 0 parasitics to ../results/johnson.spef.johnson.tlup_max_25.spef.gz 
spefName ../results/johnson.spef.johnson.tlup_max_25.spef.gz, corner name slow 
NEX: write corner ID 1 parasitics to ../results/johnson.spef.johnson.tlup_min_25.spef.gz 
spefName ../results/johnson.spef.johnson.tlup_min_25.spef.gz, corner name fast 
NEX:Warning write_parasitics supports only Ohm and kOhm as user resistance unit not 1MOhm, we force to set it Ohm.
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
icc2_shell> write_verilog ../results/johnson_compiled.v -include all
1
icc2_shell> set design johnson
johnson
icc2_shell> set gdsout_map ../ref/tech/saed14nm_1p9m_gdsout_mw_icc2.map
../ref/tech/saed14nm_1p9m_gdsout_mw_icc2.map
icc2_shell> set gds_files ../ref/tech/saed14_rvt.gds
../ref/tech/saed14_rvt.gds
icc2_shell> write_gds -design $design -layer_map $gdsout_map -output_pin all -hierarchy all-keep_data_type -merge_files $gds_files -merge_gds_top_cell $design -units 2000-lib_cell_view frame-allow_design_mismatchjohnson_compiled.gds
Error: value 'all-keep_data_type' for option '-hierarchy' is not valid.  Specify one of:
        top, design, design_lib, all_design_libs, all (CMD-031)
Error: value '2000-lib_cell_view' for option '-units' not of type 'integer' (CMD-009)
icc2_shell> save_lib johnson
Information: The command 'save_lib' cleared the undo history. (UNDO-016)
Saving library 'johnson'
NEX:WARNING RDE Data is not complete for a module johnson. We don't save it.
1
icc2_shell> set_app_options -name signoff.check_drc.runset -value "../ref/tech/icv_drc/saed14nm_1p9m_drc_rules.rs"
signoff.check_drc.runset ../ref/tech/icv_drc/saed14nm_1p9m_drc_rules.rs
icc2_shell> signoff_check_drc
Warning: Unhandled track pattern type 2 for layer 19.
Warning: Unhandled track pattern type 2 for layer 21.
Warning: Unhandled track pattern type 2 for layer 25.
Warning: Unhandled track pattern type 2 for layer 29.
Warning: Unhandled track pattern type 2 for layer 33.
Warning: Unhandled track pattern type 2 for layer 47.

Start to run ICV ...
....Return code from ICV is 67.
Error: ICV run failed (). (IND-003)
See /net/marysrock.ece.Virginia.EDU/maryisan/users/hwu6hc/lab03_ic_compilerII/work/signoff_check_drc_run/signoff_check_drc.log for details.
Error: signoff_check_drc Command Failed. (IND-030)
icc2_shell> signoff_check_drc
Warning: Unhandled track pattern type 2 for layer 19.
Warning: Unhandled track pattern type 2 for layer 21.
Warning: Unhandled track pattern type 2 for layer 25.
Warning: Unhandled track pattern type 2 for layer 29.
Warning: Unhandled track pattern type 2 for layer 33.
Warning: Unhandled track pattern type 2 for layer 47.

Start to run ICV ...
....Return code from ICV is 67.
Error: ICV run failed (). (IND-003)
See /net/marysrock.ece.Virginia.EDU/maryisan/users/hwu6hc/lab03_ic_compilerII/work/signoff_check_drc_run/signoff_check_drc.log for details.
Error: signoff_check_drc Command Failed. (IND-030)
icc2_shell> check_lvs -nets [get_nets] -checks {short open} -check_child_cells true -report_floating_pins true -open_reporting detailed > johnson.err
icc2_shell> write_parasitics -output ../results/johnson.spef -no_name_mapping -compress -hierarchical -rde_corr -format spef
Information: The command 'write_parasitics' cleared the undo history. (UNDO-016)
Information: Design johnson has 18 nets, 0 global routed, 15 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
NEX: gr/dr coup map average coverRate for layer#1: 0.156863
Information: The stitching and editing of coupling caps is turned OFF for design 'johnson:johnson.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
NEX: extract design johnson
Information: The RC mode used is RDE for design 'johnson'. (NEX-022)
Information: The stitching and editing of coupling caps is turned OFF for design 'johnson:johnson.design'. (TIM-125)
NEX: write corner ID 0 parasitics to ../results/johnson.spef.johnson.tlup_max_25.spef.gz 
spefName ../results/johnson.spef.johnson.tlup_max_25.spef.gz, corner name slow 
NEX: write corner ID 1 parasitics to ../results/johnson.spef.johnson.tlup_min_25.spef.gz 
spefName ../results/johnson.spef.johnson.tlup_min_25.spef.gz, corner name fast 
NEX:Warning write_parasitics supports only Ohm and kOhm as user resistance unit not 1MOhm, we force to set it Ohm.
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
icc2_shell> write_verilog ../results/johnson_compiled.v -include all
1
icc2_shell> set design johnson
johnson
icc2_shell> set gdsout_map ../ref/tech/saed14nm_1p9m_gdsout_mw_icc2.map
../ref/tech/saed14nm_1p9m_gdsout_mw_icc2.map
icc2_shell> set gds_files ../ref/tech/saed14_rvt.gds
../ref/tech/saed14_rvt.gds
icc2_shell> write_gds       -design $design                 -layer_map $gdsout_map          -output_pin all                 -hierarchy all          -keep_data_type                 -merge_files $gds_files         -merge_gds_top_cell $design             -units 2000             -lib_cell_view frame    -allow_design_mismatch  johnson_compiled.gds
****************************************
Report : Reporting Mismatches
Version: S-2021.06-SP4
Date   : Tue Feb 11 22:20:47 2025
****************************************

==============================
Library : saed14rvt_tt0p8v25c
==============================
Mismatch Type                        Total Count   Repaired  Unrepaired
--------------------------------------------------------------------------------
lib_missing_logical_port             23            23        0
lib_missing_physical_port            1             1         0
****************************************
Report : Reporting Mismatches
Version: S-2021.06-SP4
Date   : Tue Feb 11 22:20:47 2025
****************************************

==============================
Library : saed14rvt_tt0p8v25c
==============================
Mismatch Type                        Total Count   Repaired  Unrepaired
--------------------------------------------------------------------------------
lib_missing_logical_port             23            23        0
lib_missing_physical_port            1             1         0
1
icc2_shell> write_verilog ../results/johnson_icc_compiled_nopg.v
1
icc2_shell> 
Error: Library 'johnson' already exists
Error: Library 'johnson' already exists
Error: Library 'johnson' already exists
Error: Library 'johnson' already exists
icc2_shell> read_verilog ../source/johnson_compiled.v
Information: The command 'read_verilog' cleared the undo history. (UNDO-016)
Loading verilog file '/net/marysrock.ece.Virginia.EDU/maryisan/users/hwu6hc/lab03_ic_compilerII/source/johnson_compiled.v'
Error: Design 'johnson_compiled' in library 'johnson' is currently opened; reading Verilog into an opened design is not allowed. (VR-011)
0
icc2_shell> #read_verilog ../source/johnson_compiled.v
icc2_shell> set_attribute [get_layers M1] routing_direction horizontal
Information: The design specific attribute override for layer 'M1' is set in the current block 'johnson', because the actual library setting may not be overwritten. (ATTR-12)
{M1}
icc2_shell> set_attribute [get_layers M2] routing_direction horizontal
Information: The design specific attribute override for layer 'M2' is set in the current block 'johnson', because the actual library setting may not be overwritten. (ATTR-12)
{M2}
icc2_shell> set_attribute [get_layers M3] routing_direction vertical
Information: The design specific attribute override for layer 'M3' is set in the current block 'johnson', because the actual library setting may not be overwritten. (ATTR-12)
{M3}
icc2_shell> set_attribute [get_layers M4] routing_direction horizontal
Information: The design specific attribute override for layer 'M4' is set in the current block 'johnson', because the actual library setting may not be overwritten. (ATTR-12)
{M4}
icc2_shell> remove_pg_via_master_rules -all
Information: The command 'remove_pg_via_master_rules' cleared the undo history. (UNDO-016)
All via def rules have been removed.
icc2_shell> remove_pg_patterns -all
All patterns have been removed.
icc2_shell> remove_pg_strategies -all
All strategies have been removed.
icc2_shell> remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
icc2_shell> remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
icc2_shell> create_net -ground VSS
Error: Net 'VSS' already exists. (DES-150)
0
icc2_shell> create_net -power VDD
Error: Net 'VDD' already exists. (DES-150)
0
icc2_shell> set_attribute -objects [get_nets VSS] -name net_type -value ground
{VSS}
icc2_shell> set_attribute -objects [get_nets VDD] -name net_type -value power
{VDD}
icc2_shell> connect_pg_net -net VSS [get_pins -physical_context */VSS]
icc2_shell> connect_pg_net -net VDD [get_pins -physical_context */VDD]
icc2_shell> create_pg_std_cell_conn_pattern m0_rail_color -layers {M1} -rail_width {@wtop @wbottom} -parameters {wtop wbottom} -rail_mask {mask_two mask_one}
Information: The command 'create_pg_std_cell_conn_pattern' cleared the undo history. (UNDO-016)
Successfully create standard cell rail pattern m0_rail_color.
icc2_shell> set_pg_strategy m0_rail_strategy_pwr -core -pattern {{name: m0_rail_color} {nets: VDD} {parameters: {0.094 0.094}}}
Successfully set PG strategy m0_rail_strategy_pwr.
icc2_shell> set_pg_strategy m0_rail_strategy_gnd -core -pattern {{name: m0_rail_color} {nets: VSS} {parameters: {0.094 0.094}}}
Successfully set PG strategy m0_rail_strategy_gnd.
icc2_shell> #}
icc2_shell> #{
icc2_shell> set cpp 0.057
0.057
icc2_shell> set rowh 0.240
0.240
icc2_shell> set fix 0.001
0.001
icc2_shell> ################## V0 Vias
icc2_shell> set M1_offst [expr $cpp*15];
0.855
icc2_shell> set M1_offst_vdd 0.074;
0.074
icc2_shell> set M1_offst_vss 0.148;
0.148
icc2_shell> set M1_wdth 0.034;
0.034
icc2_shell> set M1_stp [expr $cpp*30]
1.71
icc2_shell> #set M1_stp 0.148
icc2_shell> set M1_stp 0.74
0.74
icc2_shell> create_pg_mesh_pattern m1_color2_mesh       -parameters {w1 s1 M1_stp f1}        -layers "       {{vertical_layer: M3} {width: @w1} {spacing: @s1} {pitch: $M1_stp} {offset: @f1} {mask: mask_two}}"
Variable M1_stp is defined in -parameters option but not used by any pattern expression.
Warning: Some defined variables in -parameters option are not used by other options. (PGR-501)
Successfully create mesh pattern m1_color2_mesh.
1
icc2_shell> set_pg_strategy m1_color2_strategy_gnd -core -pattern "{name: m1_color2_mesh} {nets: VSS } {parameters: {$M1_wdth minimum M1_stp $M1_offst_vss}}" -extension {{stop: core_boundary}}
Successfully set PG strategy m1_color2_strategy_gnd.
icc2_shell> set_pg_strategy m1_color2_strategy_pwr -core -pattern "{name: m1_color2_mesh} {nets: VDD }   {parameters: {$M1_wdth minimum M1_stp $M1_offst_vdd}}" -extension {{stop: core_boundary}}
Successfully set PG strategy m1_color2_strategy_pwr.
icc2_shell> set_pg_via_master_rule vias -via_array_dimension {1 1}  -orient R90 -contact_code {VIA12BAR1_C} -track_alignment track -cut_mask mask_one
Successfully set via def rule vias.
icc2_shell> 