// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "04/06/2018 13:09:40"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module capacitive_sensor (
	clock,
	start,
	sensor_in,
	sensor_out,
	final_count,
	count,
	temp_charge_count,
	temp_capacitor_charged);
input 	clock;
input 	start;
input 	sensor_in;
output 	sensor_out;
output 	[31:0] final_count;
output 	[31:0] count;
output 	[12:0] temp_charge_count;
output 	temp_capacitor_charged;

// Design Ports Information
// sensor_out	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// final_count[0]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// final_count[1]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// final_count[2]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// final_count[3]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// final_count[4]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// final_count[5]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// final_count[6]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// final_count[7]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// final_count[8]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// final_count[9]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// final_count[10]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// final_count[11]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// final_count[12]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// final_count[13]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// final_count[14]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// final_count[15]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// final_count[16]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// final_count[17]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// final_count[18]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// final_count[19]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// final_count[20]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// final_count[21]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// final_count[22]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// final_count[23]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// final_count[24]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// final_count[25]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// final_count[26]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// final_count[27]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// final_count[28]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// final_count[29]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// final_count[30]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// final_count[31]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[0]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[1]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[2]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[3]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[4]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[5]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[6]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[7]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[8]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[9]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[10]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[11]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[12]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[13]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[14]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[15]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[16]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[17]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[18]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[19]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[20]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[21]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[22]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[23]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[24]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[25]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[26]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[27]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[28]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[29]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[30]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[31]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp_charge_count[0]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp_charge_count[1]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp_charge_count[2]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp_charge_count[3]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp_charge_count[4]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp_charge_count[5]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp_charge_count[6]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp_charge_count[7]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp_charge_count[8]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp_charge_count[9]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp_charge_count[10]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp_charge_count[11]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp_charge_count[12]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp_capacitor_charged	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sensor_in	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \sensor_out~output_o ;
wire \final_count[0]~output_o ;
wire \final_count[1]~output_o ;
wire \final_count[2]~output_o ;
wire \final_count[3]~output_o ;
wire \final_count[4]~output_o ;
wire \final_count[5]~output_o ;
wire \final_count[6]~output_o ;
wire \final_count[7]~output_o ;
wire \final_count[8]~output_o ;
wire \final_count[9]~output_o ;
wire \final_count[10]~output_o ;
wire \final_count[11]~output_o ;
wire \final_count[12]~output_o ;
wire \final_count[13]~output_o ;
wire \final_count[14]~output_o ;
wire \final_count[15]~output_o ;
wire \final_count[16]~output_o ;
wire \final_count[17]~output_o ;
wire \final_count[18]~output_o ;
wire \final_count[19]~output_o ;
wire \final_count[20]~output_o ;
wire \final_count[21]~output_o ;
wire \final_count[22]~output_o ;
wire \final_count[23]~output_o ;
wire \final_count[24]~output_o ;
wire \final_count[25]~output_o ;
wire \final_count[26]~output_o ;
wire \final_count[27]~output_o ;
wire \final_count[28]~output_o ;
wire \final_count[29]~output_o ;
wire \final_count[30]~output_o ;
wire \final_count[31]~output_o ;
wire \count[0]~output_o ;
wire \count[1]~output_o ;
wire \count[2]~output_o ;
wire \count[3]~output_o ;
wire \count[4]~output_o ;
wire \count[5]~output_o ;
wire \count[6]~output_o ;
wire \count[7]~output_o ;
wire \count[8]~output_o ;
wire \count[9]~output_o ;
wire \count[10]~output_o ;
wire \count[11]~output_o ;
wire \count[12]~output_o ;
wire \count[13]~output_o ;
wire \count[14]~output_o ;
wire \count[15]~output_o ;
wire \count[16]~output_o ;
wire \count[17]~output_o ;
wire \count[18]~output_o ;
wire \count[19]~output_o ;
wire \count[20]~output_o ;
wire \count[21]~output_o ;
wire \count[22]~output_o ;
wire \count[23]~output_o ;
wire \count[24]~output_o ;
wire \count[25]~output_o ;
wire \count[26]~output_o ;
wire \count[27]~output_o ;
wire \count[28]~output_o ;
wire \count[29]~output_o ;
wire \count[30]~output_o ;
wire \count[31]~output_o ;
wire \temp_charge_count[0]~output_o ;
wire \temp_charge_count[1]~output_o ;
wire \temp_charge_count[2]~output_o ;
wire \temp_charge_count[3]~output_o ;
wire \temp_charge_count[4]~output_o ;
wire \temp_charge_count[5]~output_o ;
wire \temp_charge_count[6]~output_o ;
wire \temp_charge_count[7]~output_o ;
wire \temp_charge_count[8]~output_o ;
wire \temp_charge_count[9]~output_o ;
wire \temp_charge_count[10]~output_o ;
wire \temp_charge_count[11]~output_o ;
wire \temp_charge_count[12]~output_o ;
wire \temp_capacitor_charged~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \sensor_in~input_o ;
wire \sensing_complete~0_combout ;
wire \start~input_o ;
wire \start~inputclkctrl_outclk ;
wire \sensing_complete~q ;
wire \capacitor_charge_count[0]~12_combout ;
wire \capacitor_charge_count[0]~13_combout ;
wire \capacitor_charge_count[1]~14_combout ;
wire \capacitor_charge_count[1]~15 ;
wire \capacitor_charge_count[2]~16_combout ;
wire \capacitor_charge_count[2]~17 ;
wire \capacitor_charge_count[3]~18_combout ;
wire \capacitor_charge_count[3]~19 ;
wire \capacitor_charge_count[4]~20_combout ;
wire \capacitor_charge_count[4]~21 ;
wire \capacitor_charge_count[5]~22_combout ;
wire \capacitor_charge_count[5]~23 ;
wire \capacitor_charge_count[6]~24_combout ;
wire \capacitor_charge_count[6]~25 ;
wire \capacitor_charge_count[7]~26_combout ;
wire \capacitor_charge_count[7]~27 ;
wire \capacitor_charge_count[8]~28_combout ;
wire \LessThan0~1_combout ;
wire \capacitor_charge_count[8]~29 ;
wire \capacitor_charge_count[9]~30_combout ;
wire \capacitor_charge_count[9]~31 ;
wire \capacitor_charge_count[10]~32_combout ;
wire \capacitor_charge_count[10]~33 ;
wire \capacitor_charge_count[11]~34_combout ;
wire \capacitor_charge_count[11]~35 ;
wire \capacitor_charge_count[12]~36_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~3_combout ;
wire \capacitor_charged~0_combout ;
wire \capacitor_charged~q ;
wire \sensor_out_reg~0_combout ;
wire \sensor_out_reg~1_combout ;
wire \sensor_out_reg~q ;
wire \count_reg[0]~31_combout ;
wire \final_count_reg[0]~feeder_combout ;
wire \final_count_reg[0]~0_combout ;
wire \count_reg[1]~32_combout ;
wire \count_reg[0]~34_combout ;
wire \final_count_reg[1]~feeder_combout ;
wire \count_reg[1]~33 ;
wire \count_reg[2]~35_combout ;
wire \final_count_reg[2]~feeder_combout ;
wire \count_reg[2]~36 ;
wire \count_reg[3]~37_combout ;
wire \final_count_reg[3]~feeder_combout ;
wire \count_reg[3]~38 ;
wire \count_reg[4]~39_combout ;
wire \final_count_reg[4]~feeder_combout ;
wire \count_reg[4]~40 ;
wire \count_reg[5]~41_combout ;
wire \final_count_reg[5]~feeder_combout ;
wire \count_reg[5]~42 ;
wire \count_reg[6]~43_combout ;
wire \final_count_reg[6]~feeder_combout ;
wire \count_reg[6]~44 ;
wire \count_reg[7]~45_combout ;
wire \final_count_reg[7]~feeder_combout ;
wire \count_reg[7]~46 ;
wire \count_reg[8]~47_combout ;
wire \final_count_reg[8]~feeder_combout ;
wire \count_reg[8]~48 ;
wire \count_reg[9]~49_combout ;
wire \final_count_reg[9]~feeder_combout ;
wire \count_reg[9]~50 ;
wire \count_reg[10]~51_combout ;
wire \final_count_reg[10]~feeder_combout ;
wire \count_reg[10]~52 ;
wire \count_reg[11]~53_combout ;
wire \final_count_reg[11]~feeder_combout ;
wire \count_reg[11]~54 ;
wire \count_reg[12]~55_combout ;
wire \final_count_reg[12]~feeder_combout ;
wire \count_reg[12]~56 ;
wire \count_reg[13]~57_combout ;
wire \final_count_reg[13]~feeder_combout ;
wire \count_reg[13]~58 ;
wire \count_reg[14]~59_combout ;
wire \final_count_reg[14]~feeder_combout ;
wire \count_reg[14]~60 ;
wire \count_reg[15]~61_combout ;
wire \final_count_reg[15]~feeder_combout ;
wire \count_reg[15]~62 ;
wire \count_reg[16]~63_combout ;
wire \final_count_reg[16]~feeder_combout ;
wire \count_reg[16]~64 ;
wire \count_reg[17]~65_combout ;
wire \final_count_reg[17]~feeder_combout ;
wire \count_reg[17]~66 ;
wire \count_reg[18]~67_combout ;
wire \final_count_reg[18]~feeder_combout ;
wire \count_reg[18]~68 ;
wire \count_reg[19]~69_combout ;
wire \final_count_reg[19]~feeder_combout ;
wire \count_reg[19]~70 ;
wire \count_reg[20]~71_combout ;
wire \final_count_reg[20]~feeder_combout ;
wire \count_reg[20]~72 ;
wire \count_reg[21]~73_combout ;
wire \final_count_reg[21]~feeder_combout ;
wire \count_reg[21]~74 ;
wire \count_reg[22]~75_combout ;
wire \final_count_reg[22]~feeder_combout ;
wire \count_reg[22]~76 ;
wire \count_reg[23]~77_combout ;
wire \final_count_reg[23]~feeder_combout ;
wire \count_reg[23]~78 ;
wire \count_reg[24]~79_combout ;
wire \final_count_reg[24]~feeder_combout ;
wire \count_reg[24]~80 ;
wire \count_reg[25]~81_combout ;
wire \final_count_reg[25]~feeder_combout ;
wire \count_reg[25]~82 ;
wire \count_reg[26]~83_combout ;
wire \final_count_reg[26]~feeder_combout ;
wire \count_reg[26]~84 ;
wire \count_reg[27]~85_combout ;
wire \final_count_reg[27]~feeder_combout ;
wire \count_reg[27]~86 ;
wire \count_reg[28]~87_combout ;
wire \final_count_reg[28]~feeder_combout ;
wire \count_reg[28]~88 ;
wire \count_reg[29]~89_combout ;
wire \final_count_reg[29]~feeder_combout ;
wire \count_reg[29]~90 ;
wire \count_reg[30]~91_combout ;
wire \final_count_reg[30]~feeder_combout ;
wire \count_reg[30]~92 ;
wire \count_reg[31]~93_combout ;
wire \final_count_reg[31]~feeder_combout ;
wire [31:0] final_count_reg;
wire [12:0] capacitor_charge_count;
wire [31:0] count_reg;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y53_N2
cycloneive_io_obuf \sensor_out~output (
	.i(\sensor_out_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sensor_out~output_o ),
	.obar());
// synopsys translate_off
defparam \sensor_out~output .bus_hold = "false";
defparam \sensor_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \final_count[0]~output (
	.i(final_count_reg[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\final_count[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \final_count[0]~output .bus_hold = "false";
defparam \final_count[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \final_count[1]~output (
	.i(final_count_reg[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\final_count[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \final_count[1]~output .bus_hold = "false";
defparam \final_count[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \final_count[2]~output (
	.i(final_count_reg[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\final_count[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \final_count[2]~output .bus_hold = "false";
defparam \final_count[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \final_count[3]~output (
	.i(final_count_reg[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\final_count[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \final_count[3]~output .bus_hold = "false";
defparam \final_count[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \final_count[4]~output (
	.i(final_count_reg[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\final_count[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \final_count[4]~output .bus_hold = "false";
defparam \final_count[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \final_count[5]~output (
	.i(final_count_reg[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\final_count[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \final_count[5]~output .bus_hold = "false";
defparam \final_count[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \final_count[6]~output (
	.i(final_count_reg[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\final_count[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \final_count[6]~output .bus_hold = "false";
defparam \final_count[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \final_count[7]~output (
	.i(final_count_reg[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\final_count[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \final_count[7]~output .bus_hold = "false";
defparam \final_count[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \final_count[8]~output (
	.i(final_count_reg[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\final_count[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \final_count[8]~output .bus_hold = "false";
defparam \final_count[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \final_count[9]~output (
	.i(final_count_reg[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\final_count[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \final_count[9]~output .bus_hold = "false";
defparam \final_count[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \final_count[10]~output (
	.i(final_count_reg[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\final_count[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \final_count[10]~output .bus_hold = "false";
defparam \final_count[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \final_count[11]~output (
	.i(final_count_reg[11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\final_count[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \final_count[11]~output .bus_hold = "false";
defparam \final_count[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \final_count[12]~output (
	.i(final_count_reg[12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\final_count[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \final_count[12]~output .bus_hold = "false";
defparam \final_count[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \final_count[13]~output (
	.i(final_count_reg[13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\final_count[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \final_count[13]~output .bus_hold = "false";
defparam \final_count[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N2
cycloneive_io_obuf \final_count[14]~output (
	.i(final_count_reg[14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\final_count[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \final_count[14]~output .bus_hold = "false";
defparam \final_count[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \final_count[15]~output (
	.i(final_count_reg[15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\final_count[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \final_count[15]~output .bus_hold = "false";
defparam \final_count[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \final_count[16]~output (
	.i(final_count_reg[16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\final_count[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \final_count[16]~output .bus_hold = "false";
defparam \final_count[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N23
cycloneive_io_obuf \final_count[17]~output (
	.i(final_count_reg[17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\final_count[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \final_count[17]~output .bus_hold = "false";
defparam \final_count[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \final_count[18]~output (
	.i(final_count_reg[18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\final_count[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \final_count[18]~output .bus_hold = "false";
defparam \final_count[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \final_count[19]~output (
	.i(final_count_reg[19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\final_count[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \final_count[19]~output .bus_hold = "false";
defparam \final_count[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \final_count[20]~output (
	.i(final_count_reg[20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\final_count[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \final_count[20]~output .bus_hold = "false";
defparam \final_count[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N16
cycloneive_io_obuf \final_count[21]~output (
	.i(final_count_reg[21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\final_count[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \final_count[21]~output .bus_hold = "false";
defparam \final_count[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \final_count[22]~output (
	.i(final_count_reg[22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\final_count[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \final_count[22]~output .bus_hold = "false";
defparam \final_count[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \final_count[23]~output (
	.i(final_count_reg[23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\final_count[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \final_count[23]~output .bus_hold = "false";
defparam \final_count[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \final_count[24]~output (
	.i(final_count_reg[24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\final_count[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \final_count[24]~output .bus_hold = "false";
defparam \final_count[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \final_count[25]~output (
	.i(final_count_reg[25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\final_count[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \final_count[25]~output .bus_hold = "false";
defparam \final_count[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \final_count[26]~output (
	.i(final_count_reg[26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\final_count[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \final_count[26]~output .bus_hold = "false";
defparam \final_count[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \final_count[27]~output (
	.i(final_count_reg[27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\final_count[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \final_count[27]~output .bus_hold = "false";
defparam \final_count[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \final_count[28]~output (
	.i(final_count_reg[28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\final_count[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \final_count[28]~output .bus_hold = "false";
defparam \final_count[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N9
cycloneive_io_obuf \final_count[29]~output (
	.i(final_count_reg[29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\final_count[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \final_count[29]~output .bus_hold = "false";
defparam \final_count[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \final_count[30]~output (
	.i(final_count_reg[30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\final_count[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \final_count[30]~output .bus_hold = "false";
defparam \final_count[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N9
cycloneive_io_obuf \final_count[31]~output (
	.i(final_count_reg[31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\final_count[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \final_count[31]~output .bus_hold = "false";
defparam \final_count[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \count[0]~output (
	.i(count_reg[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[0]~output .bus_hold = "false";
defparam \count[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \count[1]~output (
	.i(count_reg[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[1]~output .bus_hold = "false";
defparam \count[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \count[2]~output (
	.i(count_reg[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[2]~output .bus_hold = "false";
defparam \count[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \count[3]~output (
	.i(count_reg[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[3]~output .bus_hold = "false";
defparam \count[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \count[4]~output (
	.i(count_reg[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[4]~output .bus_hold = "false";
defparam \count[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \count[5]~output (
	.i(count_reg[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[5]~output .bus_hold = "false";
defparam \count[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \count[6]~output (
	.i(count_reg[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[6]~output .bus_hold = "false";
defparam \count[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \count[7]~output (
	.i(count_reg[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[7]~output .bus_hold = "false";
defparam \count[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \count[8]~output (
	.i(count_reg[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[8]~output .bus_hold = "false";
defparam \count[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \count[9]~output (
	.i(count_reg[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[9]~output .bus_hold = "false";
defparam \count[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \count[10]~output (
	.i(count_reg[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[10]~output .bus_hold = "false";
defparam \count[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \count[11]~output (
	.i(count_reg[11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[11]~output .bus_hold = "false";
defparam \count[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \count[12]~output (
	.i(count_reg[12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[12]~output .bus_hold = "false";
defparam \count[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N23
cycloneive_io_obuf \count[13]~output (
	.i(count_reg[13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[13]~output .bus_hold = "false";
defparam \count[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \count[14]~output (
	.i(count_reg[14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[14]~output .bus_hold = "false";
defparam \count[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \count[15]~output (
	.i(count_reg[15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[15]~output .bus_hold = "false";
defparam \count[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \count[16]~output (
	.i(count_reg[16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[16]~output .bus_hold = "false";
defparam \count[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \count[17]~output (
	.i(count_reg[17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[17]~output .bus_hold = "false";
defparam \count[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \count[18]~output (
	.i(count_reg[18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[18]~output .bus_hold = "false";
defparam \count[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \count[19]~output (
	.i(count_reg[19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[19]~output .bus_hold = "false";
defparam \count[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \count[20]~output (
	.i(count_reg[20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[20]~output .bus_hold = "false";
defparam \count[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \count[21]~output (
	.i(count_reg[21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[21]~output .bus_hold = "false";
defparam \count[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \count[22]~output (
	.i(count_reg[22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[22]~output .bus_hold = "false";
defparam \count[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \count[23]~output (
	.i(count_reg[23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[23]~output .bus_hold = "false";
defparam \count[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \count[24]~output (
	.i(count_reg[24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[24]~output .bus_hold = "false";
defparam \count[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \count[25]~output (
	.i(count_reg[25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[25]~output .bus_hold = "false";
defparam \count[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \count[26]~output (
	.i(count_reg[26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[26]~output .bus_hold = "false";
defparam \count[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \count[27]~output (
	.i(count_reg[27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[27]~output .bus_hold = "false";
defparam \count[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \count[28]~output (
	.i(count_reg[28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[28]~output .bus_hold = "false";
defparam \count[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \count[29]~output (
	.i(count_reg[29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[29]~output .bus_hold = "false";
defparam \count[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \count[30]~output (
	.i(count_reg[30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[30]~output .bus_hold = "false";
defparam \count[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \count[31]~output (
	.i(count_reg[31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[31]~output .bus_hold = "false";
defparam \count[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \temp_charge_count[0]~output (
	.i(capacitor_charge_count[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp_charge_count[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp_charge_count[0]~output .bus_hold = "false";
defparam \temp_charge_count[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \temp_charge_count[1]~output (
	.i(capacitor_charge_count[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp_charge_count[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp_charge_count[1]~output .bus_hold = "false";
defparam \temp_charge_count[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \temp_charge_count[2]~output (
	.i(capacitor_charge_count[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp_charge_count[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp_charge_count[2]~output .bus_hold = "false";
defparam \temp_charge_count[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \temp_charge_count[3]~output (
	.i(capacitor_charge_count[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp_charge_count[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp_charge_count[3]~output .bus_hold = "false";
defparam \temp_charge_count[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \temp_charge_count[4]~output (
	.i(capacitor_charge_count[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp_charge_count[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp_charge_count[4]~output .bus_hold = "false";
defparam \temp_charge_count[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \temp_charge_count[5]~output (
	.i(capacitor_charge_count[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp_charge_count[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp_charge_count[5]~output .bus_hold = "false";
defparam \temp_charge_count[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \temp_charge_count[6]~output (
	.i(capacitor_charge_count[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp_charge_count[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp_charge_count[6]~output .bus_hold = "false";
defparam \temp_charge_count[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \temp_charge_count[7]~output (
	.i(capacitor_charge_count[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp_charge_count[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp_charge_count[7]~output .bus_hold = "false";
defparam \temp_charge_count[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \temp_charge_count[8]~output (
	.i(capacitor_charge_count[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp_charge_count[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp_charge_count[8]~output .bus_hold = "false";
defparam \temp_charge_count[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \temp_charge_count[9]~output (
	.i(capacitor_charge_count[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp_charge_count[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp_charge_count[9]~output .bus_hold = "false";
defparam \temp_charge_count[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \temp_charge_count[10]~output (
	.i(capacitor_charge_count[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp_charge_count[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp_charge_count[10]~output .bus_hold = "false";
defparam \temp_charge_count[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N23
cycloneive_io_obuf \temp_charge_count[11]~output (
	.i(capacitor_charge_count[11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp_charge_count[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp_charge_count[11]~output .bus_hold = "false";
defparam \temp_charge_count[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \temp_charge_count[12]~output (
	.i(capacitor_charge_count[12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp_charge_count[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp_charge_count[12]~output .bus_hold = "false";
defparam \temp_charge_count[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \temp_capacitor_charged~output (
	.i(\capacitor_charged~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp_capacitor_charged~output_o ),
	.obar());
// synopsys translate_off
defparam \temp_capacitor_charged~output .bus_hold = "false";
defparam \temp_capacitor_charged~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N8
cycloneive_io_ibuf \sensor_in~input (
	.i(sensor_in),
	.ibar(gnd),
	.o(\sensor_in~input_o ));
// synopsys translate_off
defparam \sensor_in~input .bus_hold = "false";
defparam \sensor_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N8
cycloneive_lcell_comb \sensing_complete~0 (
// Equation(s):
// \sensing_complete~0_combout  = (\sensing_complete~q ) # ((!\sensor_in~input_o  & \capacitor_charged~q ))

	.dataa(\sensor_in~input_o ),
	.datab(gnd),
	.datac(\sensing_complete~q ),
	.datad(\capacitor_charged~q ),
	.cin(gnd),
	.combout(\sensing_complete~0_combout ),
	.cout());
// synopsys translate_off
defparam \sensing_complete~0 .lut_mask = 16'hF5F0;
defparam \sensing_complete~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \start~input (
	.i(start),
	.ibar(gnd),
	.o(\start~input_o ));
// synopsys translate_off
defparam \start~input .bus_hold = "false";
defparam \start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \start~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\start~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\start~inputclkctrl_outclk ));
// synopsys translate_off
defparam \start~inputclkctrl .clock_type = "global clock";
defparam \start~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X1_Y35_N9
dffeas sensing_complete(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sensing_complete~0_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sensing_complete~q ),
	.prn(vcc));
// synopsys translate_off
defparam sensing_complete.is_wysiwyg = "true";
defparam sensing_complete.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y42_N2
cycloneive_lcell_comb \capacitor_charge_count[0]~12 (
// Equation(s):
// \capacitor_charge_count[0]~12_combout  = (!\sensing_complete~q  & (\sensor_in~input_o  & (!\capacitor_charged~q  & \LessThan0~3_combout )))

	.dataa(\sensing_complete~q ),
	.datab(\sensor_in~input_o ),
	.datac(\capacitor_charged~q ),
	.datad(\LessThan0~3_combout ),
	.cin(gnd),
	.combout(\capacitor_charge_count[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \capacitor_charge_count[0]~12 .lut_mask = 16'h0400;
defparam \capacitor_charge_count[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y42_N4
cycloneive_lcell_comb \capacitor_charge_count[0]~13 (
// Equation(s):
// \capacitor_charge_count[0]~13_combout  = capacitor_charge_count[0] $ (\capacitor_charge_count[0]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(capacitor_charge_count[0]),
	.datad(\capacitor_charge_count[0]~12_combout ),
	.cin(gnd),
	.combout(\capacitor_charge_count[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \capacitor_charge_count[0]~13 .lut_mask = 16'h0FF0;
defparam \capacitor_charge_count[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y42_N5
dffeas \capacitor_charge_count[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\capacitor_charge_count[0]~13_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(capacitor_charge_count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \capacitor_charge_count[0] .is_wysiwyg = "true";
defparam \capacitor_charge_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y42_N4
cycloneive_lcell_comb \capacitor_charge_count[1]~14 (
// Equation(s):
// \capacitor_charge_count[1]~14_combout  = (capacitor_charge_count[0] & (capacitor_charge_count[1] $ (VCC))) # (!capacitor_charge_count[0] & (capacitor_charge_count[1] & VCC))
// \capacitor_charge_count[1]~15  = CARRY((capacitor_charge_count[0] & capacitor_charge_count[1]))

	.dataa(capacitor_charge_count[0]),
	.datab(capacitor_charge_count[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\capacitor_charge_count[1]~14_combout ),
	.cout(\capacitor_charge_count[1]~15 ));
// synopsys translate_off
defparam \capacitor_charge_count[1]~14 .lut_mask = 16'h6688;
defparam \capacitor_charge_count[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y42_N5
dffeas \capacitor_charge_count[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\capacitor_charge_count[1]~14_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\capacitor_charge_count[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(capacitor_charge_count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \capacitor_charge_count[1] .is_wysiwyg = "true";
defparam \capacitor_charge_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y42_N6
cycloneive_lcell_comb \capacitor_charge_count[2]~16 (
// Equation(s):
// \capacitor_charge_count[2]~16_combout  = (capacitor_charge_count[2] & (!\capacitor_charge_count[1]~15 )) # (!capacitor_charge_count[2] & ((\capacitor_charge_count[1]~15 ) # (GND)))
// \capacitor_charge_count[2]~17  = CARRY((!\capacitor_charge_count[1]~15 ) # (!capacitor_charge_count[2]))

	.dataa(capacitor_charge_count[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\capacitor_charge_count[1]~15 ),
	.combout(\capacitor_charge_count[2]~16_combout ),
	.cout(\capacitor_charge_count[2]~17 ));
// synopsys translate_off
defparam \capacitor_charge_count[2]~16 .lut_mask = 16'h5A5F;
defparam \capacitor_charge_count[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y42_N7
dffeas \capacitor_charge_count[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\capacitor_charge_count[2]~16_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\capacitor_charge_count[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(capacitor_charge_count[2]),
	.prn(vcc));
// synopsys translate_off
defparam \capacitor_charge_count[2] .is_wysiwyg = "true";
defparam \capacitor_charge_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y42_N8
cycloneive_lcell_comb \capacitor_charge_count[3]~18 (
// Equation(s):
// \capacitor_charge_count[3]~18_combout  = (capacitor_charge_count[3] & (\capacitor_charge_count[2]~17  $ (GND))) # (!capacitor_charge_count[3] & (!\capacitor_charge_count[2]~17  & VCC))
// \capacitor_charge_count[3]~19  = CARRY((capacitor_charge_count[3] & !\capacitor_charge_count[2]~17 ))

	.dataa(gnd),
	.datab(capacitor_charge_count[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\capacitor_charge_count[2]~17 ),
	.combout(\capacitor_charge_count[3]~18_combout ),
	.cout(\capacitor_charge_count[3]~19 ));
// synopsys translate_off
defparam \capacitor_charge_count[3]~18 .lut_mask = 16'hC30C;
defparam \capacitor_charge_count[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y42_N9
dffeas \capacitor_charge_count[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\capacitor_charge_count[3]~18_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\capacitor_charge_count[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(capacitor_charge_count[3]),
	.prn(vcc));
// synopsys translate_off
defparam \capacitor_charge_count[3] .is_wysiwyg = "true";
defparam \capacitor_charge_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y42_N10
cycloneive_lcell_comb \capacitor_charge_count[4]~20 (
// Equation(s):
// \capacitor_charge_count[4]~20_combout  = (capacitor_charge_count[4] & (!\capacitor_charge_count[3]~19 )) # (!capacitor_charge_count[4] & ((\capacitor_charge_count[3]~19 ) # (GND)))
// \capacitor_charge_count[4]~21  = CARRY((!\capacitor_charge_count[3]~19 ) # (!capacitor_charge_count[4]))

	.dataa(capacitor_charge_count[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\capacitor_charge_count[3]~19 ),
	.combout(\capacitor_charge_count[4]~20_combout ),
	.cout(\capacitor_charge_count[4]~21 ));
// synopsys translate_off
defparam \capacitor_charge_count[4]~20 .lut_mask = 16'h5A5F;
defparam \capacitor_charge_count[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y42_N11
dffeas \capacitor_charge_count[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\capacitor_charge_count[4]~20_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\capacitor_charge_count[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(capacitor_charge_count[4]),
	.prn(vcc));
// synopsys translate_off
defparam \capacitor_charge_count[4] .is_wysiwyg = "true";
defparam \capacitor_charge_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y42_N12
cycloneive_lcell_comb \capacitor_charge_count[5]~22 (
// Equation(s):
// \capacitor_charge_count[5]~22_combout  = (capacitor_charge_count[5] & (\capacitor_charge_count[4]~21  $ (GND))) # (!capacitor_charge_count[5] & (!\capacitor_charge_count[4]~21  & VCC))
// \capacitor_charge_count[5]~23  = CARRY((capacitor_charge_count[5] & !\capacitor_charge_count[4]~21 ))

	.dataa(capacitor_charge_count[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\capacitor_charge_count[4]~21 ),
	.combout(\capacitor_charge_count[5]~22_combout ),
	.cout(\capacitor_charge_count[5]~23 ));
// synopsys translate_off
defparam \capacitor_charge_count[5]~22 .lut_mask = 16'hA50A;
defparam \capacitor_charge_count[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y42_N13
dffeas \capacitor_charge_count[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\capacitor_charge_count[5]~22_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\capacitor_charge_count[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(capacitor_charge_count[5]),
	.prn(vcc));
// synopsys translate_off
defparam \capacitor_charge_count[5] .is_wysiwyg = "true";
defparam \capacitor_charge_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y42_N14
cycloneive_lcell_comb \capacitor_charge_count[6]~24 (
// Equation(s):
// \capacitor_charge_count[6]~24_combout  = (capacitor_charge_count[6] & (!\capacitor_charge_count[5]~23 )) # (!capacitor_charge_count[6] & ((\capacitor_charge_count[5]~23 ) # (GND)))
// \capacitor_charge_count[6]~25  = CARRY((!\capacitor_charge_count[5]~23 ) # (!capacitor_charge_count[6]))

	.dataa(gnd),
	.datab(capacitor_charge_count[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\capacitor_charge_count[5]~23 ),
	.combout(\capacitor_charge_count[6]~24_combout ),
	.cout(\capacitor_charge_count[6]~25 ));
// synopsys translate_off
defparam \capacitor_charge_count[6]~24 .lut_mask = 16'h3C3F;
defparam \capacitor_charge_count[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y42_N15
dffeas \capacitor_charge_count[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\capacitor_charge_count[6]~24_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\capacitor_charge_count[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(capacitor_charge_count[6]),
	.prn(vcc));
// synopsys translate_off
defparam \capacitor_charge_count[6] .is_wysiwyg = "true";
defparam \capacitor_charge_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y42_N16
cycloneive_lcell_comb \capacitor_charge_count[7]~26 (
// Equation(s):
// \capacitor_charge_count[7]~26_combout  = (capacitor_charge_count[7] & (\capacitor_charge_count[6]~25  $ (GND))) # (!capacitor_charge_count[7] & (!\capacitor_charge_count[6]~25  & VCC))
// \capacitor_charge_count[7]~27  = CARRY((capacitor_charge_count[7] & !\capacitor_charge_count[6]~25 ))

	.dataa(gnd),
	.datab(capacitor_charge_count[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\capacitor_charge_count[6]~25 ),
	.combout(\capacitor_charge_count[7]~26_combout ),
	.cout(\capacitor_charge_count[7]~27 ));
// synopsys translate_off
defparam \capacitor_charge_count[7]~26 .lut_mask = 16'hC30C;
defparam \capacitor_charge_count[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y42_N17
dffeas \capacitor_charge_count[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\capacitor_charge_count[7]~26_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\capacitor_charge_count[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(capacitor_charge_count[7]),
	.prn(vcc));
// synopsys translate_off
defparam \capacitor_charge_count[7] .is_wysiwyg = "true";
defparam \capacitor_charge_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y42_N18
cycloneive_lcell_comb \capacitor_charge_count[8]~28 (
// Equation(s):
// \capacitor_charge_count[8]~28_combout  = (capacitor_charge_count[8] & (!\capacitor_charge_count[7]~27 )) # (!capacitor_charge_count[8] & ((\capacitor_charge_count[7]~27 ) # (GND)))
// \capacitor_charge_count[8]~29  = CARRY((!\capacitor_charge_count[7]~27 ) # (!capacitor_charge_count[8]))

	.dataa(gnd),
	.datab(capacitor_charge_count[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\capacitor_charge_count[7]~27 ),
	.combout(\capacitor_charge_count[8]~28_combout ),
	.cout(\capacitor_charge_count[8]~29 ));
// synopsys translate_off
defparam \capacitor_charge_count[8]~28 .lut_mask = 16'h3C3F;
defparam \capacitor_charge_count[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y42_N19
dffeas \capacitor_charge_count[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\capacitor_charge_count[8]~28_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\capacitor_charge_count[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(capacitor_charge_count[8]),
	.prn(vcc));
// synopsys translate_off
defparam \capacitor_charge_count[8] .is_wysiwyg = "true";
defparam \capacitor_charge_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y42_N28
cycloneive_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (!capacitor_charge_count[5] & (!capacitor_charge_count[8] & (!capacitor_charge_count[6] & !capacitor_charge_count[7])))

	.dataa(capacitor_charge_count[5]),
	.datab(capacitor_charge_count[8]),
	.datac(capacitor_charge_count[6]),
	.datad(capacitor_charge_count[7]),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'h0001;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y42_N20
cycloneive_lcell_comb \capacitor_charge_count[9]~30 (
// Equation(s):
// \capacitor_charge_count[9]~30_combout  = (capacitor_charge_count[9] & (\capacitor_charge_count[8]~29  $ (GND))) # (!capacitor_charge_count[9] & (!\capacitor_charge_count[8]~29  & VCC))
// \capacitor_charge_count[9]~31  = CARRY((capacitor_charge_count[9] & !\capacitor_charge_count[8]~29 ))

	.dataa(gnd),
	.datab(capacitor_charge_count[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\capacitor_charge_count[8]~29 ),
	.combout(\capacitor_charge_count[9]~30_combout ),
	.cout(\capacitor_charge_count[9]~31 ));
// synopsys translate_off
defparam \capacitor_charge_count[9]~30 .lut_mask = 16'hC30C;
defparam \capacitor_charge_count[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y42_N21
dffeas \capacitor_charge_count[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\capacitor_charge_count[9]~30_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\capacitor_charge_count[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(capacitor_charge_count[9]),
	.prn(vcc));
// synopsys translate_off
defparam \capacitor_charge_count[9] .is_wysiwyg = "true";
defparam \capacitor_charge_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y42_N22
cycloneive_lcell_comb \capacitor_charge_count[10]~32 (
// Equation(s):
// \capacitor_charge_count[10]~32_combout  = (capacitor_charge_count[10] & (!\capacitor_charge_count[9]~31 )) # (!capacitor_charge_count[10] & ((\capacitor_charge_count[9]~31 ) # (GND)))
// \capacitor_charge_count[10]~33  = CARRY((!\capacitor_charge_count[9]~31 ) # (!capacitor_charge_count[10]))

	.dataa(capacitor_charge_count[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\capacitor_charge_count[9]~31 ),
	.combout(\capacitor_charge_count[10]~32_combout ),
	.cout(\capacitor_charge_count[10]~33 ));
// synopsys translate_off
defparam \capacitor_charge_count[10]~32 .lut_mask = 16'h5A5F;
defparam \capacitor_charge_count[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y42_N23
dffeas \capacitor_charge_count[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\capacitor_charge_count[10]~32_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\capacitor_charge_count[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(capacitor_charge_count[10]),
	.prn(vcc));
// synopsys translate_off
defparam \capacitor_charge_count[10] .is_wysiwyg = "true";
defparam \capacitor_charge_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y42_N24
cycloneive_lcell_comb \capacitor_charge_count[11]~34 (
// Equation(s):
// \capacitor_charge_count[11]~34_combout  = (capacitor_charge_count[11] & (\capacitor_charge_count[10]~33  $ (GND))) # (!capacitor_charge_count[11] & (!\capacitor_charge_count[10]~33  & VCC))
// \capacitor_charge_count[11]~35  = CARRY((capacitor_charge_count[11] & !\capacitor_charge_count[10]~33 ))

	.dataa(gnd),
	.datab(capacitor_charge_count[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\capacitor_charge_count[10]~33 ),
	.combout(\capacitor_charge_count[11]~34_combout ),
	.cout(\capacitor_charge_count[11]~35 ));
// synopsys translate_off
defparam \capacitor_charge_count[11]~34 .lut_mask = 16'hC30C;
defparam \capacitor_charge_count[11]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y42_N25
dffeas \capacitor_charge_count[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\capacitor_charge_count[11]~34_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\capacitor_charge_count[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(capacitor_charge_count[11]),
	.prn(vcc));
// synopsys translate_off
defparam \capacitor_charge_count[11] .is_wysiwyg = "true";
defparam \capacitor_charge_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y42_N26
cycloneive_lcell_comb \capacitor_charge_count[12]~36 (
// Equation(s):
// \capacitor_charge_count[12]~36_combout  = capacitor_charge_count[12] $ (\capacitor_charge_count[11]~35 )

	.dataa(capacitor_charge_count[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\capacitor_charge_count[11]~35 ),
	.combout(\capacitor_charge_count[12]~36_combout ),
	.cout());
// synopsys translate_off
defparam \capacitor_charge_count[12]~36 .lut_mask = 16'h5A5A;
defparam \capacitor_charge_count[12]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y42_N27
dffeas \capacitor_charge_count[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\capacitor_charge_count[12]~36_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\capacitor_charge_count[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(capacitor_charge_count[12]),
	.prn(vcc));
// synopsys translate_off
defparam \capacitor_charge_count[12] .is_wysiwyg = "true";
defparam \capacitor_charge_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y42_N30
cycloneive_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = (!capacitor_charge_count[12] & (!capacitor_charge_count[11] & (!capacitor_charge_count[10] & !capacitor_charge_count[9])))

	.dataa(capacitor_charge_count[12]),
	.datab(capacitor_charge_count[11]),
	.datac(capacitor_charge_count[10]),
	.datad(capacitor_charge_count[9]),
	.cin(gnd),
	.combout(\LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = 16'h0001;
defparam \LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y42_N26
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (!capacitor_charge_count[4] & (((!capacitor_charge_count[1] & !capacitor_charge_count[2])) # (!capacitor_charge_count[3])))

	.dataa(capacitor_charge_count[4]),
	.datab(capacitor_charge_count[1]),
	.datac(capacitor_charge_count[2]),
	.datad(capacitor_charge_count[3]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h0155;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y42_N0
cycloneive_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = (\LessThan0~1_combout  & (\LessThan0~2_combout  & \LessThan0~0_combout ))

	.dataa(gnd),
	.datab(\LessThan0~1_combout ),
	.datac(\LessThan0~2_combout ),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~3 .lut_mask = 16'hC000;
defparam \LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N10
cycloneive_lcell_comb \capacitor_charged~0 (
// Equation(s):
// \capacitor_charged~0_combout  = (\capacitor_charged~q ) # ((\sensor_in~input_o  & (!\sensing_complete~q  & !\LessThan0~3_combout )))

	.dataa(\sensor_in~input_o ),
	.datab(\sensing_complete~q ),
	.datac(\capacitor_charged~q ),
	.datad(\LessThan0~3_combout ),
	.cin(gnd),
	.combout(\capacitor_charged~0_combout ),
	.cout());
// synopsys translate_off
defparam \capacitor_charged~0 .lut_mask = 16'hF0F2;
defparam \capacitor_charged~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y35_N11
dffeas capacitor_charged(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\capacitor_charged~0_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\capacitor_charged~q ),
	.prn(vcc));
// synopsys translate_off
defparam capacitor_charged.is_wysiwyg = "true";
defparam capacitor_charged.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N18
cycloneive_lcell_comb \sensor_out_reg~0 (
// Equation(s):
// \sensor_out_reg~0_combout  = (\sensing_complete~q  & ((!\sensor_out_reg~q ))) # (!\sensing_complete~q  & (\sensor_in~input_o ))

	.dataa(gnd),
	.datab(\sensing_complete~q ),
	.datac(\sensor_in~input_o ),
	.datad(\sensor_out_reg~q ),
	.cin(gnd),
	.combout(\sensor_out_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \sensor_out_reg~0 .lut_mask = 16'h30FC;
defparam \sensor_out_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N20
cycloneive_lcell_comb \sensor_out_reg~1 (
// Equation(s):
// \sensor_out_reg~1_combout  = (\capacitor_charged~q  & (((\sensor_out_reg~q )))) # (!\capacitor_charged~q  & (((\sensor_out_reg~q  & \LessThan0~3_combout )) # (!\sensor_out_reg~0_combout )))

	.dataa(\capacitor_charged~q ),
	.datab(\sensor_out_reg~0_combout ),
	.datac(\sensor_out_reg~q ),
	.datad(\LessThan0~3_combout ),
	.cin(gnd),
	.combout(\sensor_out_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \sensor_out_reg~1 .lut_mask = 16'hF1B1;
defparam \sensor_out_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y35_N21
dffeas sensor_out_reg(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sensor_out_reg~1_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sensor_out_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam sensor_out_reg.is_wysiwyg = "true";
defparam sensor_out_reg.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N0
cycloneive_lcell_comb \count_reg[0]~31 (
// Equation(s):
// \count_reg[0]~31_combout  = count_reg[0] $ (((\capacitor_charged~q  & (!\sensing_complete~q  & \sensor_in~input_o ))))

	.dataa(\capacitor_charged~q ),
	.datab(\sensing_complete~q ),
	.datac(count_reg[0]),
	.datad(\sensor_in~input_o ),
	.cin(gnd),
	.combout(\count_reg[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \count_reg[0]~31 .lut_mask = 16'hD2F0;
defparam \count_reg[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y32_N1
dffeas \count_reg[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count_reg[0]~31_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \count_reg[0] .is_wysiwyg = "true";
defparam \count_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N20
cycloneive_lcell_comb \final_count_reg[0]~feeder (
// Equation(s):
// \final_count_reg[0]~feeder_combout  = count_reg[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(count_reg[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\final_count_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_count_reg[0]~feeder .lut_mask = 16'hF0F0;
defparam \final_count_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N0
cycloneive_lcell_comb \final_count_reg[0]~0 (
// Equation(s):
// \final_count_reg[0]~0_combout  = (!\sensor_in~input_o  & (\start~input_o  & (!\sensing_complete~q  & \capacitor_charged~q )))

	.dataa(\sensor_in~input_o ),
	.datab(\start~input_o ),
	.datac(\sensing_complete~q ),
	.datad(\capacitor_charged~q ),
	.cin(gnd),
	.combout(\final_count_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \final_count_reg[0]~0 .lut_mask = 16'h0400;
defparam \final_count_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y28_N21
dffeas \final_count_reg[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\final_count_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_count_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_count_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \final_count_reg[0] .is_wysiwyg = "true";
defparam \final_count_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N2
cycloneive_lcell_comb \count_reg[1]~32 (
// Equation(s):
// \count_reg[1]~32_combout  = (count_reg[0] & (count_reg[1] $ (VCC))) # (!count_reg[0] & (count_reg[1] & VCC))
// \count_reg[1]~33  = CARRY((count_reg[0] & count_reg[1]))

	.dataa(count_reg[0]),
	.datab(count_reg[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\count_reg[1]~32_combout ),
	.cout(\count_reg[1]~33 ));
// synopsys translate_off
defparam \count_reg[1]~32 .lut_mask = 16'h6688;
defparam \count_reg[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N2
cycloneive_lcell_comb \count_reg[0]~34 (
// Equation(s):
// \count_reg[0]~34_combout  = (\capacitor_charged~q  & (!\sensing_complete~q  & \sensor_in~input_o ))

	.dataa(\capacitor_charged~q ),
	.datab(\sensing_complete~q ),
	.datac(\sensor_in~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\count_reg[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \count_reg[0]~34 .lut_mask = 16'h2020;
defparam \count_reg[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y32_N3
dffeas \count_reg[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count_reg[1]~32_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count_reg[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \count_reg[1] .is_wysiwyg = "true";
defparam \count_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N26
cycloneive_lcell_comb \final_count_reg[1]~feeder (
// Equation(s):
// \final_count_reg[1]~feeder_combout  = count_reg[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(count_reg[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\final_count_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_count_reg[1]~feeder .lut_mask = 16'hF0F0;
defparam \final_count_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y28_N27
dffeas \final_count_reg[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\final_count_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_count_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_count_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \final_count_reg[1] .is_wysiwyg = "true";
defparam \final_count_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N4
cycloneive_lcell_comb \count_reg[2]~35 (
// Equation(s):
// \count_reg[2]~35_combout  = (count_reg[2] & (!\count_reg[1]~33 )) # (!count_reg[2] & ((\count_reg[1]~33 ) # (GND)))
// \count_reg[2]~36  = CARRY((!\count_reg[1]~33 ) # (!count_reg[2]))

	.dataa(gnd),
	.datab(count_reg[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count_reg[1]~33 ),
	.combout(\count_reg[2]~35_combout ),
	.cout(\count_reg[2]~36 ));
// synopsys translate_off
defparam \count_reg[2]~35 .lut_mask = 16'h3C3F;
defparam \count_reg[2]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y32_N5
dffeas \count_reg[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count_reg[2]~35_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count_reg[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \count_reg[2] .is_wysiwyg = "true";
defparam \count_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N16
cycloneive_lcell_comb \final_count_reg[2]~feeder (
// Equation(s):
// \final_count_reg[2]~feeder_combout  = count_reg[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(count_reg[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\final_count_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_count_reg[2]~feeder .lut_mask = 16'hF0F0;
defparam \final_count_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y28_N17
dffeas \final_count_reg[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\final_count_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_count_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_count_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \final_count_reg[2] .is_wysiwyg = "true";
defparam \final_count_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N6
cycloneive_lcell_comb \count_reg[3]~37 (
// Equation(s):
// \count_reg[3]~37_combout  = (count_reg[3] & (\count_reg[2]~36  $ (GND))) # (!count_reg[3] & (!\count_reg[2]~36  & VCC))
// \count_reg[3]~38  = CARRY((count_reg[3] & !\count_reg[2]~36 ))

	.dataa(count_reg[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\count_reg[2]~36 ),
	.combout(\count_reg[3]~37_combout ),
	.cout(\count_reg[3]~38 ));
// synopsys translate_off
defparam \count_reg[3]~37 .lut_mask = 16'hA50A;
defparam \count_reg[3]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y32_N7
dffeas \count_reg[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count_reg[3]~37_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count_reg[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \count_reg[3] .is_wysiwyg = "true";
defparam \count_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N10
cycloneive_lcell_comb \final_count_reg[3]~feeder (
// Equation(s):
// \final_count_reg[3]~feeder_combout  = count_reg[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(count_reg[3]),
	.cin(gnd),
	.combout(\final_count_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_count_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \final_count_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y28_N11
dffeas \final_count_reg[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\final_count_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_count_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_count_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \final_count_reg[3] .is_wysiwyg = "true";
defparam \final_count_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N8
cycloneive_lcell_comb \count_reg[4]~39 (
// Equation(s):
// \count_reg[4]~39_combout  = (count_reg[4] & (!\count_reg[3]~38 )) # (!count_reg[4] & ((\count_reg[3]~38 ) # (GND)))
// \count_reg[4]~40  = CARRY((!\count_reg[3]~38 ) # (!count_reg[4]))

	.dataa(gnd),
	.datab(count_reg[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count_reg[3]~38 ),
	.combout(\count_reg[4]~39_combout ),
	.cout(\count_reg[4]~40 ));
// synopsys translate_off
defparam \count_reg[4]~39 .lut_mask = 16'h3C3F;
defparam \count_reg[4]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y32_N9
dffeas \count_reg[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count_reg[4]~39_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count_reg[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \count_reg[4] .is_wysiwyg = "true";
defparam \count_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N8
cycloneive_lcell_comb \final_count_reg[4]~feeder (
// Equation(s):
// \final_count_reg[4]~feeder_combout  = count_reg[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(count_reg[4]),
	.cin(gnd),
	.combout(\final_count_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_count_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \final_count_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y28_N9
dffeas \final_count_reg[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\final_count_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_count_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_count_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \final_count_reg[4] .is_wysiwyg = "true";
defparam \final_count_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N10
cycloneive_lcell_comb \count_reg[5]~41 (
// Equation(s):
// \count_reg[5]~41_combout  = (count_reg[5] & (\count_reg[4]~40  $ (GND))) # (!count_reg[5] & (!\count_reg[4]~40  & VCC))
// \count_reg[5]~42  = CARRY((count_reg[5] & !\count_reg[4]~40 ))

	.dataa(count_reg[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\count_reg[4]~40 ),
	.combout(\count_reg[5]~41_combout ),
	.cout(\count_reg[5]~42 ));
// synopsys translate_off
defparam \count_reg[5]~41 .lut_mask = 16'hA50A;
defparam \count_reg[5]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y32_N11
dffeas \count_reg[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count_reg[5]~41_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count_reg[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \count_reg[5] .is_wysiwyg = "true";
defparam \count_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N30
cycloneive_lcell_comb \final_count_reg[5]~feeder (
// Equation(s):
// \final_count_reg[5]~feeder_combout  = count_reg[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(count_reg[5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\final_count_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_count_reg[5]~feeder .lut_mask = 16'hF0F0;
defparam \final_count_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y28_N31
dffeas \final_count_reg[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\final_count_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_count_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_count_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \final_count_reg[5] .is_wysiwyg = "true";
defparam \final_count_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N12
cycloneive_lcell_comb \count_reg[6]~43 (
// Equation(s):
// \count_reg[6]~43_combout  = (count_reg[6] & (!\count_reg[5]~42 )) # (!count_reg[6] & ((\count_reg[5]~42 ) # (GND)))
// \count_reg[6]~44  = CARRY((!\count_reg[5]~42 ) # (!count_reg[6]))

	.dataa(gnd),
	.datab(count_reg[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count_reg[5]~42 ),
	.combout(\count_reg[6]~43_combout ),
	.cout(\count_reg[6]~44 ));
// synopsys translate_off
defparam \count_reg[6]~43 .lut_mask = 16'h3C3F;
defparam \count_reg[6]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y32_N13
dffeas \count_reg[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count_reg[6]~43_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count_reg[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \count_reg[6] .is_wysiwyg = "true";
defparam \count_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N28
cycloneive_lcell_comb \final_count_reg[6]~feeder (
// Equation(s):
// \final_count_reg[6]~feeder_combout  = count_reg[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(count_reg[6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\final_count_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_count_reg[6]~feeder .lut_mask = 16'hF0F0;
defparam \final_count_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y28_N29
dffeas \final_count_reg[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\final_count_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_count_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_count_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \final_count_reg[6] .is_wysiwyg = "true";
defparam \final_count_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N14
cycloneive_lcell_comb \count_reg[7]~45 (
// Equation(s):
// \count_reg[7]~45_combout  = (count_reg[7] & (\count_reg[6]~44  $ (GND))) # (!count_reg[7] & (!\count_reg[6]~44  & VCC))
// \count_reg[7]~46  = CARRY((count_reg[7] & !\count_reg[6]~44 ))

	.dataa(gnd),
	.datab(count_reg[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count_reg[6]~44 ),
	.combout(\count_reg[7]~45_combout ),
	.cout(\count_reg[7]~46 ));
// synopsys translate_off
defparam \count_reg[7]~45 .lut_mask = 16'hC30C;
defparam \count_reg[7]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y32_N15
dffeas \count_reg[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count_reg[7]~45_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count_reg[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \count_reg[7] .is_wysiwyg = "true";
defparam \count_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N18
cycloneive_lcell_comb \final_count_reg[7]~feeder (
// Equation(s):
// \final_count_reg[7]~feeder_combout  = count_reg[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(count_reg[7]),
	.cin(gnd),
	.combout(\final_count_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_count_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \final_count_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y28_N19
dffeas \final_count_reg[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\final_count_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_count_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_count_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \final_count_reg[7] .is_wysiwyg = "true";
defparam \final_count_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N16
cycloneive_lcell_comb \count_reg[8]~47 (
// Equation(s):
// \count_reg[8]~47_combout  = (count_reg[8] & (!\count_reg[7]~46 )) # (!count_reg[8] & ((\count_reg[7]~46 ) # (GND)))
// \count_reg[8]~48  = CARRY((!\count_reg[7]~46 ) # (!count_reg[8]))

	.dataa(gnd),
	.datab(count_reg[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count_reg[7]~46 ),
	.combout(\count_reg[8]~47_combout ),
	.cout(\count_reg[8]~48 ));
// synopsys translate_off
defparam \count_reg[8]~47 .lut_mask = 16'h3C3F;
defparam \count_reg[8]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y32_N17
dffeas \count_reg[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count_reg[8]~47_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count_reg[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \count_reg[8] .is_wysiwyg = "true";
defparam \count_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N4
cycloneive_lcell_comb \final_count_reg[8]~feeder (
// Equation(s):
// \final_count_reg[8]~feeder_combout  = count_reg[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(count_reg[8]),
	.cin(gnd),
	.combout(\final_count_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_count_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \final_count_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y28_N5
dffeas \final_count_reg[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\final_count_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_count_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_count_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \final_count_reg[8] .is_wysiwyg = "true";
defparam \final_count_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N18
cycloneive_lcell_comb \count_reg[9]~49 (
// Equation(s):
// \count_reg[9]~49_combout  = (count_reg[9] & (\count_reg[8]~48  $ (GND))) # (!count_reg[9] & (!\count_reg[8]~48  & VCC))
// \count_reg[9]~50  = CARRY((count_reg[9] & !\count_reg[8]~48 ))

	.dataa(gnd),
	.datab(count_reg[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count_reg[8]~48 ),
	.combout(\count_reg[9]~49_combout ),
	.cout(\count_reg[9]~50 ));
// synopsys translate_off
defparam \count_reg[9]~49 .lut_mask = 16'hC30C;
defparam \count_reg[9]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y32_N19
dffeas \count_reg[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count_reg[9]~49_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count_reg[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \count_reg[9] .is_wysiwyg = "true";
defparam \count_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N14
cycloneive_lcell_comb \final_count_reg[9]~feeder (
// Equation(s):
// \final_count_reg[9]~feeder_combout  = count_reg[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(count_reg[9]),
	.cin(gnd),
	.combout(\final_count_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_count_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \final_count_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y28_N15
dffeas \final_count_reg[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\final_count_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_count_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_count_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \final_count_reg[9] .is_wysiwyg = "true";
defparam \final_count_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N20
cycloneive_lcell_comb \count_reg[10]~51 (
// Equation(s):
// \count_reg[10]~51_combout  = (count_reg[10] & (!\count_reg[9]~50 )) # (!count_reg[10] & ((\count_reg[9]~50 ) # (GND)))
// \count_reg[10]~52  = CARRY((!\count_reg[9]~50 ) # (!count_reg[10]))

	.dataa(gnd),
	.datab(count_reg[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count_reg[9]~50 ),
	.combout(\count_reg[10]~51_combout ),
	.cout(\count_reg[10]~52 ));
// synopsys translate_off
defparam \count_reg[10]~51 .lut_mask = 16'h3C3F;
defparam \count_reg[10]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y32_N21
dffeas \count_reg[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count_reg[10]~51_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count_reg[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \count_reg[10] .is_wysiwyg = "true";
defparam \count_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N14
cycloneive_lcell_comb \final_count_reg[10]~feeder (
// Equation(s):
// \final_count_reg[10]~feeder_combout  = count_reg[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(count_reg[10]),
	.cin(gnd),
	.combout(\final_count_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_count_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \final_count_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y35_N15
dffeas \final_count_reg[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\final_count_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_count_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_count_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \final_count_reg[10] .is_wysiwyg = "true";
defparam \final_count_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N22
cycloneive_lcell_comb \count_reg[11]~53 (
// Equation(s):
// \count_reg[11]~53_combout  = (count_reg[11] & (\count_reg[10]~52  $ (GND))) # (!count_reg[11] & (!\count_reg[10]~52  & VCC))
// \count_reg[11]~54  = CARRY((count_reg[11] & !\count_reg[10]~52 ))

	.dataa(count_reg[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\count_reg[10]~52 ),
	.combout(\count_reg[11]~53_combout ),
	.cout(\count_reg[11]~54 ));
// synopsys translate_off
defparam \count_reg[11]~53 .lut_mask = 16'hA50A;
defparam \count_reg[11]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y32_N23
dffeas \count_reg[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count_reg[11]~53_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count_reg[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \count_reg[11] .is_wysiwyg = "true";
defparam \count_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N4
cycloneive_lcell_comb \final_count_reg[11]~feeder (
// Equation(s):
// \final_count_reg[11]~feeder_combout  = count_reg[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(count_reg[11]),
	.cin(gnd),
	.combout(\final_count_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_count_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \final_count_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y18_N5
dffeas \final_count_reg[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\final_count_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_count_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_count_reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \final_count_reg[11] .is_wysiwyg = "true";
defparam \final_count_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N24
cycloneive_lcell_comb \count_reg[12]~55 (
// Equation(s):
// \count_reg[12]~55_combout  = (count_reg[12] & (!\count_reg[11]~54 )) # (!count_reg[12] & ((\count_reg[11]~54 ) # (GND)))
// \count_reg[12]~56  = CARRY((!\count_reg[11]~54 ) # (!count_reg[12]))

	.dataa(gnd),
	.datab(count_reg[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count_reg[11]~54 ),
	.combout(\count_reg[12]~55_combout ),
	.cout(\count_reg[12]~56 ));
// synopsys translate_off
defparam \count_reg[12]~55 .lut_mask = 16'h3C3F;
defparam \count_reg[12]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y32_N25
dffeas \count_reg[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count_reg[12]~55_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count_reg[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \count_reg[12] .is_wysiwyg = "true";
defparam \count_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N0
cycloneive_lcell_comb \final_count_reg[12]~feeder (
// Equation(s):
// \final_count_reg[12]~feeder_combout  = count_reg[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(count_reg[12]),
	.cin(gnd),
	.combout(\final_count_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_count_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \final_count_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y28_N1
dffeas \final_count_reg[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\final_count_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_count_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_count_reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \final_count_reg[12] .is_wysiwyg = "true";
defparam \final_count_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N26
cycloneive_lcell_comb \count_reg[13]~57 (
// Equation(s):
// \count_reg[13]~57_combout  = (count_reg[13] & (\count_reg[12]~56  $ (GND))) # (!count_reg[13] & (!\count_reg[12]~56  & VCC))
// \count_reg[13]~58  = CARRY((count_reg[13] & !\count_reg[12]~56 ))

	.dataa(count_reg[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\count_reg[12]~56 ),
	.combout(\count_reg[13]~57_combout ),
	.cout(\count_reg[13]~58 ));
// synopsys translate_off
defparam \count_reg[13]~57 .lut_mask = 16'hA50A;
defparam \count_reg[13]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y32_N27
dffeas \count_reg[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count_reg[13]~57_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count_reg[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \count_reg[13] .is_wysiwyg = "true";
defparam \count_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N24
cycloneive_lcell_comb \final_count_reg[13]~feeder (
// Equation(s):
// \final_count_reg[13]~feeder_combout  = count_reg[13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(count_reg[13]),
	.cin(gnd),
	.combout(\final_count_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_count_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \final_count_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y35_N25
dffeas \final_count_reg[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\final_count_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_count_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_count_reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \final_count_reg[13] .is_wysiwyg = "true";
defparam \final_count_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N28
cycloneive_lcell_comb \count_reg[14]~59 (
// Equation(s):
// \count_reg[14]~59_combout  = (count_reg[14] & (!\count_reg[13]~58 )) # (!count_reg[14] & ((\count_reg[13]~58 ) # (GND)))
// \count_reg[14]~60  = CARRY((!\count_reg[13]~58 ) # (!count_reg[14]))

	.dataa(gnd),
	.datab(count_reg[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count_reg[13]~58 ),
	.combout(\count_reg[14]~59_combout ),
	.cout(\count_reg[14]~60 ));
// synopsys translate_off
defparam \count_reg[14]~59 .lut_mask = 16'h3C3F;
defparam \count_reg[14]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y32_N29
dffeas \count_reg[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count_reg[14]~59_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count_reg[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \count_reg[14] .is_wysiwyg = "true";
defparam \count_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N26
cycloneive_lcell_comb \final_count_reg[14]~feeder (
// Equation(s):
// \final_count_reg[14]~feeder_combout  = count_reg[14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(count_reg[14]),
	.cin(gnd),
	.combout(\final_count_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_count_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \final_count_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y18_N27
dffeas \final_count_reg[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\final_count_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_count_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_count_reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \final_count_reg[14] .is_wysiwyg = "true";
defparam \final_count_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N30
cycloneive_lcell_comb \count_reg[15]~61 (
// Equation(s):
// \count_reg[15]~61_combout  = (count_reg[15] & (\count_reg[14]~60  $ (GND))) # (!count_reg[15] & (!\count_reg[14]~60  & VCC))
// \count_reg[15]~62  = CARRY((count_reg[15] & !\count_reg[14]~60 ))

	.dataa(count_reg[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\count_reg[14]~60 ),
	.combout(\count_reg[15]~61_combout ),
	.cout(\count_reg[15]~62 ));
// synopsys translate_off
defparam \count_reg[15]~61 .lut_mask = 16'hA50A;
defparam \count_reg[15]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y32_N31
dffeas \count_reg[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count_reg[15]~61_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count_reg[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_reg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \count_reg[15] .is_wysiwyg = "true";
defparam \count_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N12
cycloneive_lcell_comb \final_count_reg[15]~feeder (
// Equation(s):
// \final_count_reg[15]~feeder_combout  = count_reg[15]

	.dataa(gnd),
	.datab(gnd),
	.datac(count_reg[15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\final_count_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_count_reg[15]~feeder .lut_mask = 16'hF0F0;
defparam \final_count_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y18_N13
dffeas \final_count_reg[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\final_count_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_count_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_count_reg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \final_count_reg[15] .is_wysiwyg = "true";
defparam \final_count_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N0
cycloneive_lcell_comb \count_reg[16]~63 (
// Equation(s):
// \count_reg[16]~63_combout  = (count_reg[16] & (!\count_reg[15]~62 )) # (!count_reg[16] & ((\count_reg[15]~62 ) # (GND)))
// \count_reg[16]~64  = CARRY((!\count_reg[15]~62 ) # (!count_reg[16]))

	.dataa(gnd),
	.datab(count_reg[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count_reg[15]~62 ),
	.combout(\count_reg[16]~63_combout ),
	.cout(\count_reg[16]~64 ));
// synopsys translate_off
defparam \count_reg[16]~63 .lut_mask = 16'h3C3F;
defparam \count_reg[16]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y31_N1
dffeas \count_reg[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count_reg[16]~63_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count_reg[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_reg[16]),
	.prn(vcc));
// synopsys translate_off
defparam \count_reg[16] .is_wysiwyg = "true";
defparam \count_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N18
cycloneive_lcell_comb \final_count_reg[16]~feeder (
// Equation(s):
// \final_count_reg[16]~feeder_combout  = count_reg[16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(count_reg[16]),
	.cin(gnd),
	.combout(\final_count_reg[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_count_reg[16]~feeder .lut_mask = 16'hFF00;
defparam \final_count_reg[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y18_N19
dffeas \final_count_reg[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\final_count_reg[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_count_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_count_reg[16]),
	.prn(vcc));
// synopsys translate_off
defparam \final_count_reg[16] .is_wysiwyg = "true";
defparam \final_count_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N2
cycloneive_lcell_comb \count_reg[17]~65 (
// Equation(s):
// \count_reg[17]~65_combout  = (count_reg[17] & (\count_reg[16]~64  $ (GND))) # (!count_reg[17] & (!\count_reg[16]~64  & VCC))
// \count_reg[17]~66  = CARRY((count_reg[17] & !\count_reg[16]~64 ))

	.dataa(gnd),
	.datab(count_reg[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count_reg[16]~64 ),
	.combout(\count_reg[17]~65_combout ),
	.cout(\count_reg[17]~66 ));
// synopsys translate_off
defparam \count_reg[17]~65 .lut_mask = 16'hC30C;
defparam \count_reg[17]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y31_N3
dffeas \count_reg[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count_reg[17]~65_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count_reg[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_reg[17]),
	.prn(vcc));
// synopsys translate_off
defparam \count_reg[17] .is_wysiwyg = "true";
defparam \count_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N26
cycloneive_lcell_comb \final_count_reg[17]~feeder (
// Equation(s):
// \final_count_reg[17]~feeder_combout  = count_reg[17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(count_reg[17]),
	.cin(gnd),
	.combout(\final_count_reg[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_count_reg[17]~feeder .lut_mask = 16'hFF00;
defparam \final_count_reg[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y35_N27
dffeas \final_count_reg[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\final_count_reg[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_count_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_count_reg[17]),
	.prn(vcc));
// synopsys translate_off
defparam \final_count_reg[17] .is_wysiwyg = "true";
defparam \final_count_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N4
cycloneive_lcell_comb \count_reg[18]~67 (
// Equation(s):
// \count_reg[18]~67_combout  = (count_reg[18] & (!\count_reg[17]~66 )) # (!count_reg[18] & ((\count_reg[17]~66 ) # (GND)))
// \count_reg[18]~68  = CARRY((!\count_reg[17]~66 ) # (!count_reg[18]))

	.dataa(gnd),
	.datab(count_reg[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count_reg[17]~66 ),
	.combout(\count_reg[18]~67_combout ),
	.cout(\count_reg[18]~68 ));
// synopsys translate_off
defparam \count_reg[18]~67 .lut_mask = 16'h3C3F;
defparam \count_reg[18]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y31_N5
dffeas \count_reg[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count_reg[18]~67_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count_reg[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_reg[18]),
	.prn(vcc));
// synopsys translate_off
defparam \count_reg[18] .is_wysiwyg = "true";
defparam \count_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N16
cycloneive_lcell_comb \final_count_reg[18]~feeder (
// Equation(s):
// \final_count_reg[18]~feeder_combout  = count_reg[18]

	.dataa(gnd),
	.datab(gnd),
	.datac(count_reg[18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\final_count_reg[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_count_reg[18]~feeder .lut_mask = 16'hF0F0;
defparam \final_count_reg[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y35_N17
dffeas \final_count_reg[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\final_count_reg[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_count_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_count_reg[18]),
	.prn(vcc));
// synopsys translate_off
defparam \final_count_reg[18] .is_wysiwyg = "true";
defparam \final_count_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N6
cycloneive_lcell_comb \count_reg[19]~69 (
// Equation(s):
// \count_reg[19]~69_combout  = (count_reg[19] & (\count_reg[18]~68  $ (GND))) # (!count_reg[19] & (!\count_reg[18]~68  & VCC))
// \count_reg[19]~70  = CARRY((count_reg[19] & !\count_reg[18]~68 ))

	.dataa(count_reg[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\count_reg[18]~68 ),
	.combout(\count_reg[19]~69_combout ),
	.cout(\count_reg[19]~70 ));
// synopsys translate_off
defparam \count_reg[19]~69 .lut_mask = 16'hA50A;
defparam \count_reg[19]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y31_N7
dffeas \count_reg[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count_reg[19]~69_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count_reg[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_reg[19]),
	.prn(vcc));
// synopsys translate_off
defparam \count_reg[19] .is_wysiwyg = "true";
defparam \count_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N28
cycloneive_lcell_comb \final_count_reg[19]~feeder (
// Equation(s):
// \final_count_reg[19]~feeder_combout  = count_reg[19]

	.dataa(gnd),
	.datab(gnd),
	.datac(count_reg[19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\final_count_reg[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_count_reg[19]~feeder .lut_mask = 16'hF0F0;
defparam \final_count_reg[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y18_N29
dffeas \final_count_reg[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\final_count_reg[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_count_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_count_reg[19]),
	.prn(vcc));
// synopsys translate_off
defparam \final_count_reg[19] .is_wysiwyg = "true";
defparam \final_count_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N8
cycloneive_lcell_comb \count_reg[20]~71 (
// Equation(s):
// \count_reg[20]~71_combout  = (count_reg[20] & (!\count_reg[19]~70 )) # (!count_reg[20] & ((\count_reg[19]~70 ) # (GND)))
// \count_reg[20]~72  = CARRY((!\count_reg[19]~70 ) # (!count_reg[20]))

	.dataa(gnd),
	.datab(count_reg[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count_reg[19]~70 ),
	.combout(\count_reg[20]~71_combout ),
	.cout(\count_reg[20]~72 ));
// synopsys translate_off
defparam \count_reg[20]~71 .lut_mask = 16'h3C3F;
defparam \count_reg[20]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y31_N9
dffeas \count_reg[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count_reg[20]~71_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count_reg[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_reg[20]),
	.prn(vcc));
// synopsys translate_off
defparam \count_reg[20] .is_wysiwyg = "true";
defparam \count_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N22
cycloneive_lcell_comb \final_count_reg[20]~feeder (
// Equation(s):
// \final_count_reg[20]~feeder_combout  = count_reg[20]

	.dataa(gnd),
	.datab(gnd),
	.datac(count_reg[20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\final_count_reg[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_count_reg[20]~feeder .lut_mask = 16'hF0F0;
defparam \final_count_reg[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y35_N23
dffeas \final_count_reg[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\final_count_reg[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_count_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_count_reg[20]),
	.prn(vcc));
// synopsys translate_off
defparam \final_count_reg[20] .is_wysiwyg = "true";
defparam \final_count_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N10
cycloneive_lcell_comb \count_reg[21]~73 (
// Equation(s):
// \count_reg[21]~73_combout  = (count_reg[21] & (\count_reg[20]~72  $ (GND))) # (!count_reg[21] & (!\count_reg[20]~72  & VCC))
// \count_reg[21]~74  = CARRY((count_reg[21] & !\count_reg[20]~72 ))

	.dataa(count_reg[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\count_reg[20]~72 ),
	.combout(\count_reg[21]~73_combout ),
	.cout(\count_reg[21]~74 ));
// synopsys translate_off
defparam \count_reg[21]~73 .lut_mask = 16'hA50A;
defparam \count_reg[21]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y31_N11
dffeas \count_reg[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count_reg[21]~73_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count_reg[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_reg[21]),
	.prn(vcc));
// synopsys translate_off
defparam \count_reg[21] .is_wysiwyg = "true";
defparam \count_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N28
cycloneive_lcell_comb \final_count_reg[21]~feeder (
// Equation(s):
// \final_count_reg[21]~feeder_combout  = count_reg[21]

	.dataa(gnd),
	.datab(gnd),
	.datac(count_reg[21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\final_count_reg[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_count_reg[21]~feeder .lut_mask = 16'hF0F0;
defparam \final_count_reg[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y35_N29
dffeas \final_count_reg[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\final_count_reg[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_count_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_count_reg[21]),
	.prn(vcc));
// synopsys translate_off
defparam \final_count_reg[21] .is_wysiwyg = "true";
defparam \final_count_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N12
cycloneive_lcell_comb \count_reg[22]~75 (
// Equation(s):
// \count_reg[22]~75_combout  = (count_reg[22] & (!\count_reg[21]~74 )) # (!count_reg[22] & ((\count_reg[21]~74 ) # (GND)))
// \count_reg[22]~76  = CARRY((!\count_reg[21]~74 ) # (!count_reg[22]))

	.dataa(count_reg[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\count_reg[21]~74 ),
	.combout(\count_reg[22]~75_combout ),
	.cout(\count_reg[22]~76 ));
// synopsys translate_off
defparam \count_reg[22]~75 .lut_mask = 16'h5A5F;
defparam \count_reg[22]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y31_N13
dffeas \count_reg[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count_reg[22]~75_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count_reg[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_reg[22]),
	.prn(vcc));
// synopsys translate_off
defparam \count_reg[22] .is_wysiwyg = "true";
defparam \count_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N6
cycloneive_lcell_comb \final_count_reg[22]~feeder (
// Equation(s):
// \final_count_reg[22]~feeder_combout  = count_reg[22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(count_reg[22]),
	.cin(gnd),
	.combout(\final_count_reg[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_count_reg[22]~feeder .lut_mask = 16'hFF00;
defparam \final_count_reg[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y28_N7
dffeas \final_count_reg[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\final_count_reg[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_count_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_count_reg[22]),
	.prn(vcc));
// synopsys translate_off
defparam \final_count_reg[22] .is_wysiwyg = "true";
defparam \final_count_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N14
cycloneive_lcell_comb \count_reg[23]~77 (
// Equation(s):
// \count_reg[23]~77_combout  = (count_reg[23] & (\count_reg[22]~76  $ (GND))) # (!count_reg[23] & (!\count_reg[22]~76  & VCC))
// \count_reg[23]~78  = CARRY((count_reg[23] & !\count_reg[22]~76 ))

	.dataa(gnd),
	.datab(count_reg[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count_reg[22]~76 ),
	.combout(\count_reg[23]~77_combout ),
	.cout(\count_reg[23]~78 ));
// synopsys translate_off
defparam \count_reg[23]~77 .lut_mask = 16'hC30C;
defparam \count_reg[23]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y31_N15
dffeas \count_reg[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count_reg[23]~77_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count_reg[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_reg[23]),
	.prn(vcc));
// synopsys translate_off
defparam \count_reg[23] .is_wysiwyg = "true";
defparam \count_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N10
cycloneive_lcell_comb \final_count_reg[23]~feeder (
// Equation(s):
// \final_count_reg[23]~feeder_combout  = count_reg[23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(count_reg[23]),
	.cin(gnd),
	.combout(\final_count_reg[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_count_reg[23]~feeder .lut_mask = 16'hFF00;
defparam \final_count_reg[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y18_N11
dffeas \final_count_reg[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\final_count_reg[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_count_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_count_reg[23]),
	.prn(vcc));
// synopsys translate_off
defparam \final_count_reg[23] .is_wysiwyg = "true";
defparam \final_count_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N16
cycloneive_lcell_comb \count_reg[24]~79 (
// Equation(s):
// \count_reg[24]~79_combout  = (count_reg[24] & (!\count_reg[23]~78 )) # (!count_reg[24] & ((\count_reg[23]~78 ) # (GND)))
// \count_reg[24]~80  = CARRY((!\count_reg[23]~78 ) # (!count_reg[24]))

	.dataa(gnd),
	.datab(count_reg[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count_reg[23]~78 ),
	.combout(\count_reg[24]~79_combout ),
	.cout(\count_reg[24]~80 ));
// synopsys translate_off
defparam \count_reg[24]~79 .lut_mask = 16'h3C3F;
defparam \count_reg[24]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y31_N17
dffeas \count_reg[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count_reg[24]~79_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count_reg[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_reg[24]),
	.prn(vcc));
// synopsys translate_off
defparam \count_reg[24] .is_wysiwyg = "true";
defparam \count_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N30
cycloneive_lcell_comb \final_count_reg[24]~feeder (
// Equation(s):
// \final_count_reg[24]~feeder_combout  = count_reg[24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(count_reg[24]),
	.cin(gnd),
	.combout(\final_count_reg[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_count_reg[24]~feeder .lut_mask = 16'hFF00;
defparam \final_count_reg[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y35_N31
dffeas \final_count_reg[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\final_count_reg[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_count_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_count_reg[24]),
	.prn(vcc));
// synopsys translate_off
defparam \final_count_reg[24] .is_wysiwyg = "true";
defparam \final_count_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N18
cycloneive_lcell_comb \count_reg[25]~81 (
// Equation(s):
// \count_reg[25]~81_combout  = (count_reg[25] & (\count_reg[24]~80  $ (GND))) # (!count_reg[25] & (!\count_reg[24]~80  & VCC))
// \count_reg[25]~82  = CARRY((count_reg[25] & !\count_reg[24]~80 ))

	.dataa(gnd),
	.datab(count_reg[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count_reg[24]~80 ),
	.combout(\count_reg[25]~81_combout ),
	.cout(\count_reg[25]~82 ));
// synopsys translate_off
defparam \count_reg[25]~81 .lut_mask = 16'hC30C;
defparam \count_reg[25]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y31_N19
dffeas \count_reg[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count_reg[25]~81_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count_reg[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_reg[25]),
	.prn(vcc));
// synopsys translate_off
defparam \count_reg[25] .is_wysiwyg = "true";
defparam \count_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N12
cycloneive_lcell_comb \final_count_reg[25]~feeder (
// Equation(s):
// \final_count_reg[25]~feeder_combout  = count_reg[25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(count_reg[25]),
	.cin(gnd),
	.combout(\final_count_reg[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_count_reg[25]~feeder .lut_mask = 16'hFF00;
defparam \final_count_reg[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y35_N13
dffeas \final_count_reg[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\final_count_reg[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_count_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_count_reg[25]),
	.prn(vcc));
// synopsys translate_off
defparam \final_count_reg[25] .is_wysiwyg = "true";
defparam \final_count_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N20
cycloneive_lcell_comb \count_reg[26]~83 (
// Equation(s):
// \count_reg[26]~83_combout  = (count_reg[26] & (!\count_reg[25]~82 )) # (!count_reg[26] & ((\count_reg[25]~82 ) # (GND)))
// \count_reg[26]~84  = CARRY((!\count_reg[25]~82 ) # (!count_reg[26]))

	.dataa(gnd),
	.datab(count_reg[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count_reg[25]~82 ),
	.combout(\count_reg[26]~83_combout ),
	.cout(\count_reg[26]~84 ));
// synopsys translate_off
defparam \count_reg[26]~83 .lut_mask = 16'h3C3F;
defparam \count_reg[26]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y31_N21
dffeas \count_reg[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count_reg[26]~83_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count_reg[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_reg[26]),
	.prn(vcc));
// synopsys translate_off
defparam \count_reg[26] .is_wysiwyg = "true";
defparam \count_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N16
cycloneive_lcell_comb \final_count_reg[26]~feeder (
// Equation(s):
// \final_count_reg[26]~feeder_combout  = count_reg[26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(count_reg[26]),
	.cin(gnd),
	.combout(\final_count_reg[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_count_reg[26]~feeder .lut_mask = 16'hFF00;
defparam \final_count_reg[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y18_N17
dffeas \final_count_reg[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\final_count_reg[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_count_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_count_reg[26]),
	.prn(vcc));
// synopsys translate_off
defparam \final_count_reg[26] .is_wysiwyg = "true";
defparam \final_count_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N22
cycloneive_lcell_comb \count_reg[27]~85 (
// Equation(s):
// \count_reg[27]~85_combout  = (count_reg[27] & (\count_reg[26]~84  $ (GND))) # (!count_reg[27] & (!\count_reg[26]~84  & VCC))
// \count_reg[27]~86  = CARRY((count_reg[27] & !\count_reg[26]~84 ))

	.dataa(count_reg[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\count_reg[26]~84 ),
	.combout(\count_reg[27]~85_combout ),
	.cout(\count_reg[27]~86 ));
// synopsys translate_off
defparam \count_reg[27]~85 .lut_mask = 16'hA50A;
defparam \count_reg[27]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y31_N23
dffeas \count_reg[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count_reg[27]~85_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count_reg[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_reg[27]),
	.prn(vcc));
// synopsys translate_off
defparam \count_reg[27] .is_wysiwyg = "true";
defparam \count_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N24
cycloneive_lcell_comb \final_count_reg[27]~feeder (
// Equation(s):
// \final_count_reg[27]~feeder_combout  = count_reg[27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(count_reg[27]),
	.cin(gnd),
	.combout(\final_count_reg[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_count_reg[27]~feeder .lut_mask = 16'hFF00;
defparam \final_count_reg[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y28_N25
dffeas \final_count_reg[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\final_count_reg[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_count_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_count_reg[27]),
	.prn(vcc));
// synopsys translate_off
defparam \final_count_reg[27] .is_wysiwyg = "true";
defparam \final_count_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N24
cycloneive_lcell_comb \count_reg[28]~87 (
// Equation(s):
// \count_reg[28]~87_combout  = (count_reg[28] & (!\count_reg[27]~86 )) # (!count_reg[28] & ((\count_reg[27]~86 ) # (GND)))
// \count_reg[28]~88  = CARRY((!\count_reg[27]~86 ) # (!count_reg[28]))

	.dataa(gnd),
	.datab(count_reg[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count_reg[27]~86 ),
	.combout(\count_reg[28]~87_combout ),
	.cout(\count_reg[28]~88 ));
// synopsys translate_off
defparam \count_reg[28]~87 .lut_mask = 16'h3C3F;
defparam \count_reg[28]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y31_N25
dffeas \count_reg[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count_reg[28]~87_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count_reg[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_reg[28]),
	.prn(vcc));
// synopsys translate_off
defparam \count_reg[28] .is_wysiwyg = "true";
defparam \count_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N14
cycloneive_lcell_comb \final_count_reg[28]~feeder (
// Equation(s):
// \final_count_reg[28]~feeder_combout  = count_reg[28]

	.dataa(gnd),
	.datab(gnd),
	.datac(count_reg[28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\final_count_reg[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_count_reg[28]~feeder .lut_mask = 16'hF0F0;
defparam \final_count_reg[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y18_N15
dffeas \final_count_reg[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\final_count_reg[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_count_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_count_reg[28]),
	.prn(vcc));
// synopsys translate_off
defparam \final_count_reg[28] .is_wysiwyg = "true";
defparam \final_count_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N26
cycloneive_lcell_comb \count_reg[29]~89 (
// Equation(s):
// \count_reg[29]~89_combout  = (count_reg[29] & (\count_reg[28]~88  $ (GND))) # (!count_reg[29] & (!\count_reg[28]~88  & VCC))
// \count_reg[29]~90  = CARRY((count_reg[29] & !\count_reg[28]~88 ))

	.dataa(count_reg[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\count_reg[28]~88 ),
	.combout(\count_reg[29]~89_combout ),
	.cout(\count_reg[29]~90 ));
// synopsys translate_off
defparam \count_reg[29]~89 .lut_mask = 16'hA50A;
defparam \count_reg[29]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y31_N27
dffeas \count_reg[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count_reg[29]~89_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count_reg[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_reg[29]),
	.prn(vcc));
// synopsys translate_off
defparam \count_reg[29] .is_wysiwyg = "true";
defparam \count_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N6
cycloneive_lcell_comb \final_count_reg[29]~feeder (
// Equation(s):
// \final_count_reg[29]~feeder_combout  = count_reg[29]

	.dataa(gnd),
	.datab(gnd),
	.datac(count_reg[29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\final_count_reg[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_count_reg[29]~feeder .lut_mask = 16'hF0F0;
defparam \final_count_reg[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y35_N7
dffeas \final_count_reg[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\final_count_reg[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_count_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_count_reg[29]),
	.prn(vcc));
// synopsys translate_off
defparam \final_count_reg[29] .is_wysiwyg = "true";
defparam \final_count_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N28
cycloneive_lcell_comb \count_reg[30]~91 (
// Equation(s):
// \count_reg[30]~91_combout  = (count_reg[30] & (!\count_reg[29]~90 )) # (!count_reg[30] & ((\count_reg[29]~90 ) # (GND)))
// \count_reg[30]~92  = CARRY((!\count_reg[29]~90 ) # (!count_reg[30]))

	.dataa(gnd),
	.datab(count_reg[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count_reg[29]~90 ),
	.combout(\count_reg[30]~91_combout ),
	.cout(\count_reg[30]~92 ));
// synopsys translate_off
defparam \count_reg[30]~91 .lut_mask = 16'h3C3F;
defparam \count_reg[30]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y31_N29
dffeas \count_reg[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count_reg[30]~91_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count_reg[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_reg[30]),
	.prn(vcc));
// synopsys translate_off
defparam \count_reg[30] .is_wysiwyg = "true";
defparam \count_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N22
cycloneive_lcell_comb \final_count_reg[30]~feeder (
// Equation(s):
// \final_count_reg[30]~feeder_combout  = count_reg[30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(count_reg[30]),
	.cin(gnd),
	.combout(\final_count_reg[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_count_reg[30]~feeder .lut_mask = 16'hFF00;
defparam \final_count_reg[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y28_N23
dffeas \final_count_reg[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\final_count_reg[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_count_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_count_reg[30]),
	.prn(vcc));
// synopsys translate_off
defparam \final_count_reg[30] .is_wysiwyg = "true";
defparam \final_count_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N30
cycloneive_lcell_comb \count_reg[31]~93 (
// Equation(s):
// \count_reg[31]~93_combout  = count_reg[31] $ (!\count_reg[30]~92 )

	.dataa(count_reg[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\count_reg[30]~92 ),
	.combout(\count_reg[31]~93_combout ),
	.cout());
// synopsys translate_off
defparam \count_reg[31]~93 .lut_mask = 16'hA5A5;
defparam \count_reg[31]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y31_N31
dffeas \count_reg[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count_reg[31]~93_combout ),
	.asdata(vcc),
	.clrn(\start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count_reg[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_reg[31]),
	.prn(vcc));
// synopsys translate_off
defparam \count_reg[31] .is_wysiwyg = "true";
defparam \count_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N4
cycloneive_lcell_comb \final_count_reg[31]~feeder (
// Equation(s):
// \final_count_reg[31]~feeder_combout  = count_reg[31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(count_reg[31]),
	.cin(gnd),
	.combout(\final_count_reg[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_count_reg[31]~feeder .lut_mask = 16'hFF00;
defparam \final_count_reg[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y35_N5
dffeas \final_count_reg[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\final_count_reg[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_count_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_count_reg[31]),
	.prn(vcc));
// synopsys translate_off
defparam \final_count_reg[31] .is_wysiwyg = "true";
defparam \final_count_reg[31] .power_up = "low";
// synopsys translate_on

assign sensor_out = \sensor_out~output_o ;

assign final_count[0] = \final_count[0]~output_o ;

assign final_count[1] = \final_count[1]~output_o ;

assign final_count[2] = \final_count[2]~output_o ;

assign final_count[3] = \final_count[3]~output_o ;

assign final_count[4] = \final_count[4]~output_o ;

assign final_count[5] = \final_count[5]~output_o ;

assign final_count[6] = \final_count[6]~output_o ;

assign final_count[7] = \final_count[7]~output_o ;

assign final_count[8] = \final_count[8]~output_o ;

assign final_count[9] = \final_count[9]~output_o ;

assign final_count[10] = \final_count[10]~output_o ;

assign final_count[11] = \final_count[11]~output_o ;

assign final_count[12] = \final_count[12]~output_o ;

assign final_count[13] = \final_count[13]~output_o ;

assign final_count[14] = \final_count[14]~output_o ;

assign final_count[15] = \final_count[15]~output_o ;

assign final_count[16] = \final_count[16]~output_o ;

assign final_count[17] = \final_count[17]~output_o ;

assign final_count[18] = \final_count[18]~output_o ;

assign final_count[19] = \final_count[19]~output_o ;

assign final_count[20] = \final_count[20]~output_o ;

assign final_count[21] = \final_count[21]~output_o ;

assign final_count[22] = \final_count[22]~output_o ;

assign final_count[23] = \final_count[23]~output_o ;

assign final_count[24] = \final_count[24]~output_o ;

assign final_count[25] = \final_count[25]~output_o ;

assign final_count[26] = \final_count[26]~output_o ;

assign final_count[27] = \final_count[27]~output_o ;

assign final_count[28] = \final_count[28]~output_o ;

assign final_count[29] = \final_count[29]~output_o ;

assign final_count[30] = \final_count[30]~output_o ;

assign final_count[31] = \final_count[31]~output_o ;

assign count[0] = \count[0]~output_o ;

assign count[1] = \count[1]~output_o ;

assign count[2] = \count[2]~output_o ;

assign count[3] = \count[3]~output_o ;

assign count[4] = \count[4]~output_o ;

assign count[5] = \count[5]~output_o ;

assign count[6] = \count[6]~output_o ;

assign count[7] = \count[7]~output_o ;

assign count[8] = \count[8]~output_o ;

assign count[9] = \count[9]~output_o ;

assign count[10] = \count[10]~output_o ;

assign count[11] = \count[11]~output_o ;

assign count[12] = \count[12]~output_o ;

assign count[13] = \count[13]~output_o ;

assign count[14] = \count[14]~output_o ;

assign count[15] = \count[15]~output_o ;

assign count[16] = \count[16]~output_o ;

assign count[17] = \count[17]~output_o ;

assign count[18] = \count[18]~output_o ;

assign count[19] = \count[19]~output_o ;

assign count[20] = \count[20]~output_o ;

assign count[21] = \count[21]~output_o ;

assign count[22] = \count[22]~output_o ;

assign count[23] = \count[23]~output_o ;

assign count[24] = \count[24]~output_o ;

assign count[25] = \count[25]~output_o ;

assign count[26] = \count[26]~output_o ;

assign count[27] = \count[27]~output_o ;

assign count[28] = \count[28]~output_o ;

assign count[29] = \count[29]~output_o ;

assign count[30] = \count[30]~output_o ;

assign count[31] = \count[31]~output_o ;

assign temp_charge_count[0] = \temp_charge_count[0]~output_o ;

assign temp_charge_count[1] = \temp_charge_count[1]~output_o ;

assign temp_charge_count[2] = \temp_charge_count[2]~output_o ;

assign temp_charge_count[3] = \temp_charge_count[3]~output_o ;

assign temp_charge_count[4] = \temp_charge_count[4]~output_o ;

assign temp_charge_count[5] = \temp_charge_count[5]~output_o ;

assign temp_charge_count[6] = \temp_charge_count[6]~output_o ;

assign temp_charge_count[7] = \temp_charge_count[7]~output_o ;

assign temp_charge_count[8] = \temp_charge_count[8]~output_o ;

assign temp_charge_count[9] = \temp_charge_count[9]~output_o ;

assign temp_charge_count[10] = \temp_charge_count[10]~output_o ;

assign temp_charge_count[11] = \temp_charge_count[11]~output_o ;

assign temp_charge_count[12] = \temp_charge_count[12]~output_o ;

assign temp_capacitor_charged = \temp_capacitor_charged~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
