// Seed: 3218162336
module module_0 #(
    parameter id_7 = 32'd21
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  defparam id_7 = 1;
  supply1 id_8 = 1;
  wire id_9;
  timeunit 1ps;
  assign id_8 = 1;
  assign id_1 = 1 - id_2;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input tri id_0
);
  assign id_2 = id_2;
  logic [7:0] id_3, id_4;
  assign id_4 = id_4[1 : 1];
  module_0(
      id_2, id_2, id_2, id_2, id_2, id_2
  );
endmodule
