
*** Running vivado
    with args -log design_1_PWM_ctrl_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_PWM_ctrl_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_PWM_ctrl_0_0.tcl -notrace
Command: synth_design -top design_1_PWM_ctrl_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 40052 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 404.094 ; gain = 100.145
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_PWM_ctrl_0_0' [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ip/design_1_PWM_ctrl_0_0/synth/design_1_PWM_ctrl_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'PWM_ctrl_v1_0' [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/8467/hdl/PWM_ctrl_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PWM_ctrl_v1_0_S00_AXI' [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/8467/hdl/PWM_ctrl_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/8467/hdl/PWM_ctrl_v1_0_S00_AXI.v:234]
INFO: [Synth 8-226] default block is never used [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/8467/hdl/PWM_ctrl_v1_0_S00_AXI.v:375]
INFO: [Synth 8-6157] synthesizing module 'top' [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/8467/src/top.sv:1]
WARNING: [Synth 8-6104] Input port 'btn' has an internal driver [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/8467/src/top.sv:14]
WARNING: [Synth 8-6104] Input port 'btn' has an internal driver [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/8467/src/top.sv:15]
WARNING: [Synth 8-6104] Input port 'btn' has an internal driver [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/8467/src/top.sv:16]
WARNING: [Synth 8-6104] Input port 'btn' has an internal driver [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/8467/src/top.sv:17]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/8467/src/clk_div.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/8467/src/clk_div.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/8467/src/Decoder.sv:1]
INFO: [Synth 8-226] default block is never used [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/8467/src/Decoder.sv:19]
INFO: [Synth 8-226] default block is never used [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/8467/src/Decoder.sv:49]
WARNING: [Synth 8-87] always_comb on 'R_time_out_reg' did not result in combinational logic [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/8467/src/Decoder.sv:21]
WARNING: [Synth 8-87] always_comb on 'G_time_out_reg' did not result in combinational logic [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/8467/src/Decoder.sv:22]
WARNING: [Synth 8-87] always_comb on 'B_time_out_reg' did not result in combinational logic [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/8467/src/Decoder.sv:23]
WARNING: [Synth 8-87] always_comb on 'led_reg' did not result in combinational logic [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/8467/src/Decoder.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (2#1) [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/8467/src/Decoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'RGB_LED' [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/8467/src/RGB_LED.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'RGB_LED' (3#1) [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/8467/src/RGB_LED.sv:1]
WARNING: [Synth 8-689] width (4) of port connection 'R_time_in' does not match port width (8) of module 'RGB_LED' [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/8467/src/top.sv:41]
WARNING: [Synth 8-689] width (4) of port connection 'G_time_in' does not match port width (8) of module 'RGB_LED' [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/8467/src/top.sv:42]
WARNING: [Synth 8-689] width (4) of port connection 'B_time_in' does not match port width (8) of module 'RGB_LED' [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/8467/src/top.sv:43]
WARNING: [Synth 8-3848] Net rst in module/entity top does not have driver. [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/8467/src/top.sv:12]
WARNING: [Synth 8-3848] Net add in module/entity top does not have driver. [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/8467/src/top.sv:12]
WARNING: [Synth 8-3848] Net sub in module/entity top does not have driver. [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/8467/src/top.sv:12]
WARNING: [Synth 8-3848] Net output_valid in module/entity top does not have driver. [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/8467/src/top.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/8467/src/top.sv:1]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/8467/hdl/PWM_ctrl_v1_0_S00_AXI.v:227]
INFO: [Synth 8-6155] done synthesizing module 'PWM_ctrl_v1_0_S00_AXI' (5#1) [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/8467/hdl/PWM_ctrl_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'PWM_ctrl_v1_0' (6#1) [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/8467/hdl/PWM_ctrl_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_PWM_ctrl_0_0' (7#1) [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ip/design_1_PWM_ctrl_0_0/synth/design_1_PWM_ctrl_0_0.v:57]
WARNING: [Synth 8-3331] design Decoder has unconnected port output_valid
WARNING: [Synth 8-3331] design PWM_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design PWM_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design PWM_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design PWM_ctrl_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design PWM_ctrl_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design PWM_ctrl_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 459.906 ; gain = 155.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 459.906 ; gain = 155.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 459.906 ; gain = 155.957
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ip/design_1_PWM_ctrl_0_0/src/PWM_ctrl_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 'clk'. [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ip/design_1_PWM_ctrl_0_0/src/PWM_ctrl_ooc.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ip/design_1_PWM_ctrl_0_0/src/PWM_ctrl_ooc.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clk'. [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ip/design_1_PWM_ctrl_0_0/src/PWM_ctrl_ooc.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'clk_div'. [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ip/design_1_PWM_ctrl_0_0/src/PWM_ctrl_ooc.xdc:3]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-source [get_ports clk]'. [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ip/design_1_PWM_ctrl_0_0/src/PWM_ctrl_ooc.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ip/design_1_PWM_ctrl_0_0/src/PWM_ctrl_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.runs/design_1_PWM_ctrl_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.runs/design_1_PWM_ctrl_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 821.984 ; gain = 1.504
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 821.984 ; gain = 518.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 821.984 ; gain = 518.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.runs/design_1_PWM_ctrl_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 821.984 ; gain = 518.035
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/8467/src/Decoder.sv:57]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/8467/src/Decoder.sv:61]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/8467/src/Decoder.sv:65]
WARNING: [Synth 8-327] inferring latch for variable 'R_time_out_reg' [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/8467/src/Decoder.sv:21]
WARNING: [Synth 8-327] inferring latch for variable 'G_time_out_reg' [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/8467/src/Decoder.sv:22]
WARNING: [Synth 8-327] inferring latch for variable 'B_time_out_reg' [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/8467/src/Decoder.sv:23]
WARNING: [Synth 8-327] inferring latch for variable 'led_reg' [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/8467/src/Decoder.sv:26]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 821.984 ; gain = 518.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 4     
	               26 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     26 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module Decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
Module RGB_LED 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module PWM_ctrl_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design PWM_ctrl_v1_0 has unconnected port btn[1]
WARNING: [Synth 8-3331] design PWM_ctrl_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design PWM_ctrl_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design PWM_ctrl_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design PWM_ctrl_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design PWM_ctrl_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design PWM_ctrl_v1_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/PWM_ctrl_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/PWM_ctrl_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\PWM_ctrl_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/PWM_ctrl_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/PWM_ctrl_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\PWM_ctrl_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (PWM_ctrl_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module PWM_ctrl_v1_0.
WARNING: [Synth 8-3332] Sequential element (PWM_ctrl_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module PWM_ctrl_v1_0.
WARNING: [Synth 8-3332] Sequential element (PWM_ctrl_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module PWM_ctrl_v1_0.
WARNING: [Synth 8-3332] Sequential element (PWM_ctrl_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module PWM_ctrl_v1_0.
WARNING: [Synth 8-3332] Sequential element (PWM_ctrl_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module PWM_ctrl_v1_0.
WARNING: [Synth 8-3332] Sequential element (PWM_ctrl_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module PWM_ctrl_v1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 821.984 ; gain = 518.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 821.984 ; gain = 518.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 834.844 ; gain = 530.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 835.613 ; gain = 531.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 835.613 ; gain = 531.664
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 835.613 ; gain = 531.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 835.613 ; gain = 531.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 835.613 ; gain = 531.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 835.613 ; gain = 531.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 835.613 ; gain = 531.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     7|
|2     |LUT1   |     5|
|3     |LUT2   |     4|
|4     |LUT3   |     8|
|5     |LUT4   |    28|
|6     |LUT5   |    41|
|7     |LUT6   |    40|
|8     |FDCE   |    43|
|9     |FDRE   |   137|
|10    |FDSE   |     1|
|11    |LD     |    16|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------+----------------------+------+
|      |Instance                       |Module                |Cells |
+------+-------------------------------+----------------------+------+
|1     |top                            |                      |   330|
|2     |  inst                         |PWM_ctrl_v1_0         |   330|
|3     |    PWM_ctrl_v1_0_S00_AXI_inst |PWM_ctrl_v1_0_S00_AXI |   330|
|4     |      top_i                    |top                   |   135|
|5     |        clk_div_0              |clk_div               |    72|
|6     |        dec_0                  |Decoder               |    55|
|7     |        rgb_0                  |RGB_LED               |     8|
+------+-------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 835.613 ; gain = 531.664
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 835.613 ; gain = 169.586
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 835.613 ; gain = 531.664
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 43 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 835.832 ; gain = 543.355
INFO: [Common 17-1381] The checkpoint 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.runs/design_1_PWM_ctrl_0_0_synth_1/design_1_PWM_ctrl_0_0.dcp' has been generated.
