static int F_1 ( T_1 V_1 )\r\n{\r\nint V_2 ;\r\nV_2 = ( V_1 >> V_3 ) & V_4 ;\r\nif ( V_2 ) {\r\nif ( V_2 > V_5 )\r\nreturn - 1 ;\r\nreturn 4 ;\r\n}\r\nV_1 &= V_6 ;\r\nif ( V_1 <= 1 )\r\nreturn 0 ;\r\nif ( V_1 <= 7 )\r\nreturn 1 ;\r\nif ( V_1 <= 13 )\r\nreturn 2 ;\r\nif ( V_1 <= 22 )\r\nreturn 3 ;\r\nreturn - 1 ;\r\n}\r\nstatic int F_2 ( T_1 V_1 )\r\n{\r\nint V_2 , V_7 ;\r\nV_2 = ( V_1 >> V_3 ) & V_4 ;\r\nV_7 = V_1 & V_6 ;\r\nswitch ( V_2 ) {\r\ncase 1 :\r\nif ( V_7 == 0x1e || V_7 == 0x1f )\r\nreturn 1 ;\r\nif ( V_7 == 0x28 || V_7 == 0x2b )\r\nreturn 2 ;\r\nbreak;\r\ncase 2 :\r\nif ( V_7 == 0x20 )\r\nreturn 1 ;\r\nbreak;\r\ncase 3 :\r\nif ( V_7 == 0xc || V_7 == 0xd )\r\nreturn 1 ;\r\nif ( V_7 == 0x11 )\r\nreturn 2 ;\r\nbreak;\r\ncase 4 :\r\nif ( V_7 == 0x10 )\r\nreturn 1 ;\r\nbreak;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_3 ( T_2 V_1 , unsigned long * V_8 ,\r\nunsigned long * V_9 )\r\n{\r\nint V_2 , V_10 ;\r\nT_1 V_11 , V_12 ;\r\nint V_13 , V_14 ;\r\nV_10 = F_1 ( V_1 ) ;\r\nif ( V_10 < 0 )\r\nreturn - 1 ;\r\nif ( V_10 == 4 ) {\r\nV_2 = ( ( unsigned int ) V_1 >> V_3 ) & V_4 ;\r\nV_11 = V_15 [ V_2 - 1 ] [ 0 ] ;\r\nV_12 = V_15 [ V_2 - 1 ] [ 1 ] ;\r\n} else {\r\nV_11 = V_16 [ V_10 ] [ 0 ] ;\r\nV_12 = V_16 [ V_10 ] [ 1 ] ;\r\n}\r\nV_14 = F_2 ( V_1 ) ;\r\nif ( V_14 ) {\r\nV_13 = ( ( unsigned int ) V_1 >> V_17 ) & V_18 ;\r\nV_11 |= 0x3f << 24 ;\r\nV_12 |= V_13 << 24 ;\r\nif ( V_14 == 2 ) {\r\nV_11 |= 0x40000000 ;\r\nif ( ( unsigned int ) V_1 & V_19 )\r\nV_12 |= 0x40000000 ;\r\n}\r\n}\r\n* V_8 = V_11 ;\r\n* V_9 = V_12 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_4 ( T_1 V_1 )\r\n{\r\nint V_20 , V_21 ;\r\nfor ( V_20 = 0 ; V_20 < F_5 ( V_22 ) ; ++ V_20 ) {\r\nif ( V_1 < V_22 [ V_20 ] [ 0 ] )\r\nbreak;\r\nfor ( V_21 = 0 ; V_21 < V_23 && V_22 [ V_20 ] [ V_21 ] ; ++ V_21 )\r\nif ( V_1 == V_22 [ V_20 ] [ V_21 ] )\r\nreturn V_20 ;\r\n}\r\nreturn - 1 ;\r\n}\r\nstatic int F_6 ( T_2 V_1 , unsigned int V_24 , T_2 V_25 [] )\r\n{\r\nint V_20 , V_21 , V_26 = 1 ;\r\nT_1 V_27 ;\r\nV_25 [ 0 ] = V_1 ;\r\nV_26 = 1 ;\r\nV_20 = F_4 ( ( T_1 ) V_1 ) ;\r\nif ( V_20 >= 0 ) {\r\nfor ( V_21 = 0 ; V_21 < V_23 ; ++ V_21 ) {\r\nV_27 = V_22 [ V_20 ] [ V_21 ] ;\r\nif ( V_27 && V_27 != ( T_1 ) V_1 )\r\nV_25 [ V_26 ++ ] = V_27 ;\r\n}\r\n}\r\nreturn V_26 ;\r\n}\r\nstatic int F_7 ( T_2 V_1 [] , int V_28 , unsigned int V_29 [] ,\r\nunsigned long V_30 [] ,\r\nstruct V_31 * V_32 [] )\r\n{\r\nT_3 V_33 [ V_34 ] [ V_5 ] ;\r\nint V_35 [ V_34 ] ;\r\nint V_20 , V_21 , V_10 , V_14 ;\r\nT_1 V_36 = 0 , V_37 ;\r\nT_1 V_38 = 0 , V_39 = 0 , V_40 = 0 ;\r\nT_1 V_41 , V_2 , V_13 ;\r\nif ( V_28 > V_5 )\r\nreturn - 1 ;\r\nfor ( V_20 = 0 ; V_20 < V_34 ; ++ V_20 )\r\nV_35 [ V_20 ] = 0 ;\r\nfor ( V_20 = 0 ; V_20 < V_28 ; ++ V_20 ) {\r\nV_10 = F_1 ( V_1 [ V_20 ] ) ;\r\nif ( V_10 < 0 )\r\nreturn - 1 ;\r\nV_21 = V_35 [ V_10 ] ++ ;\r\nV_33 [ V_10 ] [ V_21 ] = V_20 ;\r\n}\r\nfor ( V_10 = V_34 - 1 ; V_10 >= 0 ; -- V_10 ) {\r\nfor ( V_20 = 0 ; V_20 < V_35 [ V_10 ] ; ++ V_20 ) {\r\nV_41 = V_1 [ V_33 [ V_10 ] [ V_20 ] ] ;\r\nif ( V_10 == 4 ) {\r\nV_2 = ( V_41 >> V_3 ) & V_4 ;\r\nif ( V_36 & ( 1 << ( V_2 - 1 ) ) )\r\nreturn - 1 ;\r\n} else {\r\nV_37 = V_42 [ V_10 ] & ~ V_36 ;\r\nif ( ! V_37 )\r\nreturn - 1 ;\r\nV_2 = F_8 ( V_37 ) ;\r\n}\r\nV_36 |= 1 << ( V_2 - 1 ) ;\r\nV_14 = F_2 ( V_41 ) ;\r\nif ( V_14 ) {\r\nV_13 = ( V_41 >> V_17 ) & V_18 ;\r\nV_38 |= V_13 << 16 ;\r\nif ( V_14 == 2 && ( V_41 & V_19 ) )\r\nV_40 = 0x80000000 ;\r\n}\r\nV_41 &= V_43 [ V_2 - 1 ] ;\r\nV_41 <<= V_44 [ V_2 - 1 ] ;\r\nif ( V_2 <= 2 )\r\nV_38 |= V_41 ;\r\nelse\r\nV_39 |= V_41 ;\r\nV_29 [ V_33 [ V_10 ] [ V_20 ] ] = V_2 - 1 ;\r\n}\r\n}\r\nif ( V_36 & 1 )\r\nV_38 |= V_45 ;\r\nif ( V_36 & 0x3e )\r\nV_38 |= V_46 ;\r\nV_30 [ 0 ] = V_38 ;\r\nV_30 [ 1 ] = V_39 ;\r\nV_30 [ 2 ] = V_40 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_9 ( unsigned int V_2 , unsigned long V_30 [] )\r\n{\r\nif ( V_2 <= 1 )\r\nV_30 [ 0 ] &= ~ ( V_43 [ V_2 ] << V_44 [ V_2 ] ) ;\r\nelse\r\nV_30 [ 1 ] &= ~ ( V_43 [ V_2 ] << V_44 [ V_2 ] ) ;\r\n}\r\nstatic int T_4 F_10 ( void )\r\n{\r\nif ( ! V_47 -> V_48 ||\r\nstrcmp ( V_47 -> V_48 , L_1 ) )\r\nreturn - V_49 ;\r\nreturn F_11 ( & V_50 ) ;\r\n}
