 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mac_unit
Version: S-2021.06-SP1
Date   : Thu Nov 16 19:49:48 2023
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: in_a[2] (input port clocked by clk)
  Endpoint: mac_out[23]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_unit           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  in_a[2] (in)                            0.000      0.000 f
  U856/ZN (OR2_X2)                        0.061      0.061 f
  U987/ZN (AOI21_X2)                      0.056      0.117 r
  U991/ZN (OAI211_X1)                     0.049      0.166 f
  U1122/Z (BUF_X1)                        0.048      0.214 f
  U556/ZN (INV_X1)                        0.041      0.255 r
  U1133/ZN (OAI21_X1)                     0.038      0.292 f
  U1136/ZN (XNOR2_X1)                     0.064      0.357 r
  U604/ZN (AND4_X1)                       0.082      0.439 r
  U734/ZN (AND2_X1)                       0.051      0.490 r
  U1165/ZN (AND2_X2)                      0.059      0.550 r
  U792/ZN (AND2_X1)                       0.049      0.599 r
  U788/ZN (AND3_X2)                       0.064      0.663 r
  U1198/ZN (NOR2_X1)                      0.037      0.699 f
  U1199/ZN (OAI21_X1)                     0.064      0.763 r
  U738/ZN (NAND3_X1)                      0.046      0.809 f
  U776/ZN (NAND4_X1)                      0.039      0.848 r
  U1205/ZN (AOI21_X1)                     0.032      0.879 f
  U1241/ZN (OAI21_X1)                     0.060      0.939 r
  U699/ZN (AND2_X1)                       0.057      0.997 r
  U793/ZN (AND2_X1)                       0.054      1.051 r
  U1293/Z (BUF_X2)                        0.057      1.108 r
  U843/ZN (NAND3_X1)                      0.043      1.151 f
  U583/ZN (AOI22_X1)                      0.076      1.227 r
  U1527/ZN (XNOR2_X1)                     0.084      1.311 r
  U883/ZN (NAND2_X1)                      0.046      1.356 f
  U1589/ZN (NOR3_X1)                      0.087      1.443 r
  U1590/Z (BUF_X1)                        0.081      1.524 r
  U1745/ZN (NAND4_X1)                     0.058      1.583 f
  U1746/ZN (OAI211_X1)                    0.049      1.631 r
  U1748/ZN (NOR2_X1)                      0.039      1.670 f
  U1749/ZN (NOR2_X1)                      0.063      1.734 r
  U1750/ZN (NAND2_X1)                     0.035      1.769 f
  U1759/ZN (OAI21_X1)                     0.062      1.831 r
  U1824/ZN (AOI21_X1)                     0.043      1.874 f
  U1861/ZN (OAI21_X1)                     0.074      1.948 r
  U1969/ZN (NAND2_X1)                     0.047      1.994 f
  U726/Z (BUF_X1)                         0.046      2.040 f
  U1997/ZN (OR2_X1)                       0.054      2.094 f
  U1998/ZN (NAND2_X1)                     0.026      2.120 r
  mac_out[23] (out)                       0.002      2.122 r
  data arrival time                                  2.122

  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  output external delay                   0.000      0.000
  data required time                                 0.000
  -----------------------------------------------------------
  data required time                                 0.000
  data arrival time                                 -2.122
  -----------------------------------------------------------
  slack (VIOLATED)                                  -2.122


1
