# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/analysis.vhdl" \
"../../../../originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/channel/ang_to_iq.vhdl" \
"../../../../originBER_sim.srcs/sources_1/imports/sources_1/imports/project_1/awgn_pkg.vhdl" \
"../../../../originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/channel/awgn.vhdl" \
"../../../../originBER_sim.srcs/sources_1/imports/sources_1/new/bps.vhd" \
"../../../../originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/channel.vhdl" \
"../../../../originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/uart/communication.vhdl" \
"../../../../originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/control.vhdl" \
"../../../../originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/receiver/demod_16QAM.vhdl" \
"../../../../originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/receiver/demod_256QAM.vhdl" \
"../../../../originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/receiver/demod_64QAM.vhdl" \
"../../../../originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/receiver/demod_BPSK.vhdl" \
"../../../../originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/receiver/demod_QPSK.vhdl" \
"../../../../originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/receiver/demodulator.vhdl" \
"../../../../originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/dsp.vhdl" \
"../../../../originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/analysis/error_counter.vhdl" \
"../../../../originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/memory_params.vhdl" \
"../../../../originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/memory_results.vhdl" \
"../../../../originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/transmitter/mod_16QAM.vhdl" \
"../../../../originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/transmitter/mod_256QAM.vhdl" \
"../../../../originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/transmitter/mod_64QAM.vhdl" \
"../../../../originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/transmitter/mod_BPSK.vhdl" \
"../../../../originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/transmitter/mod_QPSK.vhdl" \
"../../../../originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/transmitter/modulator.vhdl" \
"../../../../originBER_sim.srcs/sources_1/imports/sources_1/imports/project_1/phase_noise_pkg.vhdl" \
"../../../../originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/channel/phase_noise.vhdl" \
"../../../../originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/receiver.vhdl" \
"../../../../originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/misc/reset_sync.vhdl" \
"../../../../originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/transmitter/rng.vhdl" \
"../../../../originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/uart/rx.vhdl" \
"../../../../originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/system.vhdl" \
"../../../../originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/top.vhdl" \
"../../../../originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/transmitter.vhdl" \
"../../../../originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/uart/tx.vhdl" \
"../../../../originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/uart/uart.vhdl" \
"../../../../originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/transmitter/xorshift.vhdl" \
"../../../../originBER_sim.srcs/sources_1/imports/sources_1/new/tb_top.vhd" \

# Do not sort compile order
nosort
