{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761523641443 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761523641443 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 27 11:07:21 2025 " "Processing started: Mon Oct 27 11:07:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761523641443 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761523641443 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_fpga_top -c mips_fpga_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_fpga_top -c mips_fpga_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761523641443 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761523641764 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761523641764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/signextend.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/signextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "../../modelsim_projects/Assignment_2/modules/signExtend.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/signExtend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761523647725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761523647725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../../modelsim_projects/Assignment_2/modules/shifter.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761523647726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761523647726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/multiplexer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/multiplexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "../../modelsim_projects/Assignment_2/modules/multiplexer.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/multiplexer.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761523647726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761523647726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/instruction_classifier.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/instruction_classifier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_classifier " "Found entity 1: instruction_classifier" {  } { { "../../modelsim_projects/Assignment_2/modules/instruction_classifier.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/instruction_classifier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761523647726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761523647726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/hex7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/hex7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "../../modelsim_projects/Assignment_2/modules/hex7seg.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/hex7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761523647729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761523647729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/edge_pulse.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/edge_pulse.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edge_pulse " "Found entity 1: edge_pulse" {  } { { "../../modelsim_projects/Assignment_2/modules/edge_pulse.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/edge_pulse.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761523647729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761523647729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "../../modelsim_projects/Assignment_2/modules/dataMemory.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/dataMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761523647729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761523647729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../../modelsim_projects/Assignment_2/modules/controlUnit.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/controlUnit.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761523647731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761523647731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/button_debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/button_debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "../../modelsim_projects/Assignment_2/modules/button_debouncer.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/button_debouncer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761523647731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761523647731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../modelsim_projects/Assignment_2/modules/alu.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761523647734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761523647734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../../modelsim_projects/Assignment_2/modules/adder.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761523647734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761523647734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyeen/documents/elec4720/modelsim_projects/assignment_2/1_register_instructions/rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kyeen/documents/elec4720/modelsim_projects/assignment_2/1_register_instructions/rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../../modelsim_projects/Assignment_2/1_Register_Instructions/ROM.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/1_Register_Instructions/ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761523647734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761523647734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyeen/documents/elec4720/modelsim_projects/assignment_2/1_register_instructions/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kyeen/documents/elec4720/modelsim_projects/assignment_2/1_register_instructions/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../../modelsim_projects/Assignment_2/1_Register_Instructions/regfile.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/1_Register_Instructions/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761523647736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761523647736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyeen/documents/elec4720/modelsim_projects/assignment_2/1_register_instructions/pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kyeen/documents/elec4720/modelsim_projects/assignment_2/1_register_instructions/pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../../modelsim_projects/Assignment_2/1_Register_Instructions/PC.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/1_Register_Instructions/PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761523647736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761523647736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyeen/documents/elec4720/modelsim_projects/assignment_2/1_register_instructions/byteim.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kyeen/documents/elec4720/modelsim_projects/assignment_2/1_register_instructions/byteim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ByteIM " "Found entity 1: ByteIM" {  } { { "../../modelsim_projects/Assignment_2/1_Register_Instructions/ByteIM.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/1_Register_Instructions/ByteIM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761523647738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761523647738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyeen/documents/elec4720/modelsim_projects/assignment_2/mips.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kyeen/documents/elec4720/modelsim_projects/assignment_2/mips.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "../../modelsim_projects/Assignment_2/mips.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761523647738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761523647738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyeen/documents/elec4720/modelsim_projects/assignment_2/mips_fpga_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kyeen/documents/elec4720/modelsim_projects/assignment_2/mips_fpga_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mips_fpga_top " "Found entity 1: mips_fpga_top" {  } { { "../../modelsim_projects/Assignment_2/mips_fpga_top.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips_fpga_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761523647741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761523647741 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_fpga_top " "Elaborating entity \"mips_fpga_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761523647764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debouncer button_debouncer:reset_db " "Elaborating entity \"button_debouncer\" for hierarchy \"button_debouncer:reset_db\"" {  } { { "../../modelsim_projects/Assignment_2/mips_fpga_top.sv" "reset_db" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips_fpga_top.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761523647766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_pulse edge_pulse:step_edge " "Elaborating entity \"edge_pulse\" for hierarchy \"edge_pulse:step_edge\"" {  } { { "../../modelsim_projects/Assignment_2/mips_fpga_top.sv" "step_edge" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips_fpga_top.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761523647766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips mips:cpu_core " "Elaborating entity \"mips\" for hierarchy \"mips:cpu_core\"" {  } { { "../../modelsim_projects/Assignment_2/mips_fpga_top.sv" "cpu_core" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips_fpga_top.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761523647768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit mips:cpu_core\|ControlUnit:CU " "Elaborating entity \"ControlUnit\" for hierarchy \"mips:cpu_core\|ControlUnit:CU\"" {  } { { "../../modelsim_projects/Assignment_2/mips.sv" "CU" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761523647768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_classifier mips:cpu_core\|ControlUnit:CU\|instruction_classifier:opcode_decoder " "Elaborating entity \"instruction_classifier\" for hierarchy \"mips:cpu_core\|ControlUnit:CU\|instruction_classifier:opcode_decoder\"" {  } { { "../../modelsim_projects/Assignment_2/modules/controlUnit.sv" "opcode_decoder" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/controlUnit.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761523647768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC mips:cpu_core\|PC:pc_inst " "Elaborating entity \"PC\" for hierarchy \"mips:cpu_core\|PC:pc_inst\"" {  } { { "../../modelsim_projects/Assignment_2/mips.sv" "pc_inst" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761523647768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ByteIM mips:cpu_core\|ByteIM:rom_inst " "Elaborating entity \"ByteIM\" for hierarchy \"mips:cpu_core\|ByteIM:rom_inst\"" {  } { { "../../modelsim_projects/Assignment_2/mips.sv" "rom_inst" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761523647776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM mips:cpu_core\|ByteIM:rom_inst\|ROM:wordrom " "Elaborating entity \"ROM\" for hierarchy \"mips:cpu_core\|ByteIM:rom_inst\|ROM:wordrom\"" {  } { { "../../modelsim_projects/Assignment_2/1_Register_Instructions/ByteIM.sv" "wordrom" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/1_Register_Instructions/ByteIM.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761523647776 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "19 0 63 ROM.sv(12) " "Verilog HDL warning at ROM.sv(12): number of words (19) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "../../modelsim_projects/Assignment_2/1_Register_Instructions/ROM.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/1_Register_Instructions/ROM.sv" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1761523647776 "|mips_fpga_top|mips:cpu_core|ByteIM:rom_inst|ROM:wordrom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ROM.sv(5) " "Net \"mem.data_a\" at ROM.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "../../modelsim_projects/Assignment_2/1_Register_Instructions/ROM.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/1_Register_Instructions/ROM.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1761523647780 "|mips_fpga_top|mips:cpu_core|ByteIM:rom_inst|ROM:wordrom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ROM.sv(5) " "Net \"mem.waddr_a\" at ROM.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "../../modelsim_projects/Assignment_2/1_Register_Instructions/ROM.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/1_Register_Instructions/ROM.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1761523647780 "|mips_fpga_top|mips:cpu_core|ByteIM:rom_inst|ROM:wordrom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ROM.sv(5) " "Net \"mem.we_a\" at ROM.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "../../modelsim_projects/Assignment_2/1_Register_Instructions/ROM.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/1_Register_Instructions/ROM.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1761523647780 "|mips_fpga_top|mips:cpu_core|ByteIM:rom_inst|ROM:wordrom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer mips:cpu_core\|multiplexer:writeReg_multiplexer " "Elaborating entity \"multiplexer\" for hierarchy \"mips:cpu_core\|multiplexer:writeReg_multiplexer\"" {  } { { "../../modelsim_projects/Assignment_2/mips.sv" "writeReg_multiplexer" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761523647811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer mips:cpu_core\|multiplexer:ALU_srcB_multiplexer " "Elaborating entity \"multiplexer\" for hierarchy \"mips:cpu_core\|multiplexer:ALU_srcB_multiplexer\"" {  } { { "../../modelsim_projects/Assignment_2/mips.sv" "ALU_srcB_multiplexer" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761523647811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile mips:cpu_core\|regfile:regfile_inst " "Elaborating entity \"regfile\" for hierarchy \"mips:cpu_core\|regfile:regfile_inst\"" {  } { { "../../modelsim_projects/Assignment_2/mips.sv" "regfile_inst" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761523647813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtend mips:cpu_core\|signExtend:signExtend_inst " "Elaborating entity \"signExtend\" for hierarchy \"mips:cpu_core\|signExtend:signExtend_inst\"" {  } { { "../../modelsim_projects/Assignment_2/mips.sv" "signExtend_inst" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761523647821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder mips:cpu_core\|adder:PCPlus4_adder " "Elaborating entity \"adder\" for hierarchy \"mips:cpu_core\|adder:PCPlus4_adder\"" {  } { { "../../modelsim_projects/Assignment_2/mips.sv" "PCPlus4_adder" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761523647821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu mips:cpu_core\|alu:ALU_inst " "Elaborating entity \"alu\" for hierarchy \"mips:cpu_core\|alu:ALU_inst\"" {  } { { "../../modelsim_projects/Assignment_2/mips.sv" "ALU_inst" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761523647823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory mips:cpu_core\|dataMemory:data_mem " "Elaborating entity \"dataMemory\" for hierarchy \"mips:cpu_core\|dataMemory:data_mem\"" {  } { { "../../modelsim_projects/Assignment_2/mips.sv" "data_mem" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761523647825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg hex7seg:h0 " "Elaborating entity \"hex7seg\" for hierarchy \"hex7seg:h0\"" {  } { { "../../modelsim_projects/Assignment_2/mips_fpga_top.sv" "h0" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips_fpga_top.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761523647826 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mips:cpu_core\|dataMemory:data_mem\|mem " "RAM logic \"mips:cpu_core\|dataMemory:data_mem\|mem\" is uninferred due to asynchronous read logic" {  } { { "../../modelsim_projects/Assignment_2/modules/dataMemory.sv" "mem" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/dataMemory.sv" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1761523648182 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mips:cpu_core\|ByteIM:rom_inst\|ROM:wordrom\|mem " "RAM logic \"mips:cpu_core\|ByteIM:rom_inst\|ROM:wordrom\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../modelsim_projects/Assignment_2/1_Register_Instructions/ROM.sv" "mem" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/1_Register_Instructions/ROM.sv" 5 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1761523648182 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1761523648182 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/kyeen/Documents/ELEC4720/quartus_projects/Assignment_2/db/mips_fpga_top.ram0_ROM_129fe666.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/kyeen/Documents/ELEC4720/quartus_projects/Assignment_2/db/mips_fpga_top.ram0_ROM_129fe666.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1761523648182 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1761523674548 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761523686242 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761523686242 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "../../modelsim_projects/Assignment_2/mips_fpga_top.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips_fpga_top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761523689049 "|mips_fpga_top|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "../../modelsim_projects/Assignment_2/mips_fpga_top.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips_fpga_top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761523689049 "|mips_fpga_top|sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "No output dependent on input pin \"sw\[9\]\"" {  } { { "../../modelsim_projects/Assignment_2/mips_fpga_top.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips_fpga_top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761523689049 "|mips_fpga_top|sw[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1761523689049 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12804 " "Implemented 12804 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761523689282 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761523689282 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12753 " "Implemented 12753 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761523689282 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761523689282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5001 " "Peak virtual memory: 5001 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761523689420 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 27 11:08:09 2025 " "Processing ended: Mon Oct 27 11:08:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761523689420 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761523689420 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761523689420 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761523689420 ""}
