// Seed: 112667935
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  assign module_1.id_2 = 0;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire [1 : -1] id_11;
  parameter id_12 = -1'd0;
  assign id_7 = id_9;
  wire id_13;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    input supply1 id_2,
    output wor id_3,
    input tri0 id_4
);
  logic id_6;
  ;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
