
PWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003bbc  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  08003c78  08003c78  00004c78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d54  08003d54  0000500c  2**0
                  CONTENTS
  4 .ARM          00000008  08003d54  08003d54  00004d54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003d5c  08003d5c  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d5c  08003d5c  00004d5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003d60  08003d60  00004d60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003d64  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000100  2000000c  08003d70  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000010c  08003d70  0000510c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fe0c  00000000  00000000  00005034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023d2  00000000  00000000  00014e40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e08  00000000  00000000  00017218  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b01  00000000  00000000  00018020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000184ea  00000000  00000000  00018b21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012174  00000000  00000000  0003100b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d7b0  00000000  00000000  0004317f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e092f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000323c  00000000  00000000  000e0974  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  000e3bb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08003c60 	.word	0x08003c60

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08003c60 	.word	0x08003c60

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	@ 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	@ 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			@ (mov r8, r8)

080003f0 <__aeabi_uldivmod>:
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d111      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	d10f      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d100      	bne.n	80003fe <__aeabi_uldivmod+0xe>
 80003fc:	2800      	cmp	r0, #0
 80003fe:	d002      	beq.n	8000406 <__aeabi_uldivmod+0x16>
 8000400:	2100      	movs	r1, #0
 8000402:	43c9      	mvns	r1, r1
 8000404:	0008      	movs	r0, r1
 8000406:	b407      	push	{r0, r1, r2}
 8000408:	4802      	ldr	r0, [pc, #8]	@ (8000414 <__aeabi_uldivmod+0x24>)
 800040a:	a102      	add	r1, pc, #8	@ (adr r1, 8000414 <__aeabi_uldivmod+0x24>)
 800040c:	1840      	adds	r0, r0, r1
 800040e:	9002      	str	r0, [sp, #8]
 8000410:	bd03      	pop	{r0, r1, pc}
 8000412:	46c0      	nop			@ (mov r8, r8)
 8000414:	ffffffd9 	.word	0xffffffd9
 8000418:	b403      	push	{r0, r1}
 800041a:	4668      	mov	r0, sp
 800041c:	b501      	push	{r0, lr}
 800041e:	9802      	ldr	r0, [sp, #8]
 8000420:	f000 f806 	bl	8000430 <__udivmoddi4>
 8000424:	9b01      	ldr	r3, [sp, #4]
 8000426:	469e      	mov	lr, r3
 8000428:	b002      	add	sp, #8
 800042a:	bc0c      	pop	{r2, r3}
 800042c:	4770      	bx	lr
 800042e:	46c0      	nop			@ (mov r8, r8)

08000430 <__udivmoddi4>:
 8000430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000432:	4657      	mov	r7, sl
 8000434:	464e      	mov	r6, r9
 8000436:	4645      	mov	r5, r8
 8000438:	46de      	mov	lr, fp
 800043a:	b5e0      	push	{r5, r6, r7, lr}
 800043c:	0004      	movs	r4, r0
 800043e:	000d      	movs	r5, r1
 8000440:	4692      	mov	sl, r2
 8000442:	4699      	mov	r9, r3
 8000444:	b083      	sub	sp, #12
 8000446:	428b      	cmp	r3, r1
 8000448:	d830      	bhi.n	80004ac <__udivmoddi4+0x7c>
 800044a:	d02d      	beq.n	80004a8 <__udivmoddi4+0x78>
 800044c:	4649      	mov	r1, r9
 800044e:	4650      	mov	r0, sl
 8000450:	f000 f8ba 	bl	80005c8 <__clzdi2>
 8000454:	0029      	movs	r1, r5
 8000456:	0006      	movs	r6, r0
 8000458:	0020      	movs	r0, r4
 800045a:	f000 f8b5 	bl	80005c8 <__clzdi2>
 800045e:	1a33      	subs	r3, r6, r0
 8000460:	4698      	mov	r8, r3
 8000462:	3b20      	subs	r3, #32
 8000464:	d434      	bmi.n	80004d0 <__udivmoddi4+0xa0>
 8000466:	469b      	mov	fp, r3
 8000468:	4653      	mov	r3, sl
 800046a:	465a      	mov	r2, fp
 800046c:	4093      	lsls	r3, r2
 800046e:	4642      	mov	r2, r8
 8000470:	001f      	movs	r7, r3
 8000472:	4653      	mov	r3, sl
 8000474:	4093      	lsls	r3, r2
 8000476:	001e      	movs	r6, r3
 8000478:	42af      	cmp	r7, r5
 800047a:	d83b      	bhi.n	80004f4 <__udivmoddi4+0xc4>
 800047c:	42af      	cmp	r7, r5
 800047e:	d100      	bne.n	8000482 <__udivmoddi4+0x52>
 8000480:	e079      	b.n	8000576 <__udivmoddi4+0x146>
 8000482:	465b      	mov	r3, fp
 8000484:	1ba4      	subs	r4, r4, r6
 8000486:	41bd      	sbcs	r5, r7
 8000488:	2b00      	cmp	r3, #0
 800048a:	da00      	bge.n	800048e <__udivmoddi4+0x5e>
 800048c:	e076      	b.n	800057c <__udivmoddi4+0x14c>
 800048e:	2200      	movs	r2, #0
 8000490:	2300      	movs	r3, #0
 8000492:	9200      	str	r2, [sp, #0]
 8000494:	9301      	str	r3, [sp, #4]
 8000496:	2301      	movs	r3, #1
 8000498:	465a      	mov	r2, fp
 800049a:	4093      	lsls	r3, r2
 800049c:	9301      	str	r3, [sp, #4]
 800049e:	2301      	movs	r3, #1
 80004a0:	4642      	mov	r2, r8
 80004a2:	4093      	lsls	r3, r2
 80004a4:	9300      	str	r3, [sp, #0]
 80004a6:	e029      	b.n	80004fc <__udivmoddi4+0xcc>
 80004a8:	4282      	cmp	r2, r0
 80004aa:	d9cf      	bls.n	800044c <__udivmoddi4+0x1c>
 80004ac:	2200      	movs	r2, #0
 80004ae:	2300      	movs	r3, #0
 80004b0:	9200      	str	r2, [sp, #0]
 80004b2:	9301      	str	r3, [sp, #4]
 80004b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d001      	beq.n	80004be <__udivmoddi4+0x8e>
 80004ba:	601c      	str	r4, [r3, #0]
 80004bc:	605d      	str	r5, [r3, #4]
 80004be:	9800      	ldr	r0, [sp, #0]
 80004c0:	9901      	ldr	r1, [sp, #4]
 80004c2:	b003      	add	sp, #12
 80004c4:	bcf0      	pop	{r4, r5, r6, r7}
 80004c6:	46bb      	mov	fp, r7
 80004c8:	46b2      	mov	sl, r6
 80004ca:	46a9      	mov	r9, r5
 80004cc:	46a0      	mov	r8, r4
 80004ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004d0:	4642      	mov	r2, r8
 80004d2:	469b      	mov	fp, r3
 80004d4:	2320      	movs	r3, #32
 80004d6:	1a9b      	subs	r3, r3, r2
 80004d8:	4652      	mov	r2, sl
 80004da:	40da      	lsrs	r2, r3
 80004dc:	4641      	mov	r1, r8
 80004de:	0013      	movs	r3, r2
 80004e0:	464a      	mov	r2, r9
 80004e2:	408a      	lsls	r2, r1
 80004e4:	0017      	movs	r7, r2
 80004e6:	4642      	mov	r2, r8
 80004e8:	431f      	orrs	r7, r3
 80004ea:	4653      	mov	r3, sl
 80004ec:	4093      	lsls	r3, r2
 80004ee:	001e      	movs	r6, r3
 80004f0:	42af      	cmp	r7, r5
 80004f2:	d9c3      	bls.n	800047c <__udivmoddi4+0x4c>
 80004f4:	2200      	movs	r2, #0
 80004f6:	2300      	movs	r3, #0
 80004f8:	9200      	str	r2, [sp, #0]
 80004fa:	9301      	str	r3, [sp, #4]
 80004fc:	4643      	mov	r3, r8
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d0d8      	beq.n	80004b4 <__udivmoddi4+0x84>
 8000502:	07fb      	lsls	r3, r7, #31
 8000504:	0872      	lsrs	r2, r6, #1
 8000506:	431a      	orrs	r2, r3
 8000508:	4646      	mov	r6, r8
 800050a:	087b      	lsrs	r3, r7, #1
 800050c:	e00e      	b.n	800052c <__udivmoddi4+0xfc>
 800050e:	42ab      	cmp	r3, r5
 8000510:	d101      	bne.n	8000516 <__udivmoddi4+0xe6>
 8000512:	42a2      	cmp	r2, r4
 8000514:	d80c      	bhi.n	8000530 <__udivmoddi4+0x100>
 8000516:	1aa4      	subs	r4, r4, r2
 8000518:	419d      	sbcs	r5, r3
 800051a:	2001      	movs	r0, #1
 800051c:	1924      	adds	r4, r4, r4
 800051e:	416d      	adcs	r5, r5
 8000520:	2100      	movs	r1, #0
 8000522:	3e01      	subs	r6, #1
 8000524:	1824      	adds	r4, r4, r0
 8000526:	414d      	adcs	r5, r1
 8000528:	2e00      	cmp	r6, #0
 800052a:	d006      	beq.n	800053a <__udivmoddi4+0x10a>
 800052c:	42ab      	cmp	r3, r5
 800052e:	d9ee      	bls.n	800050e <__udivmoddi4+0xde>
 8000530:	3e01      	subs	r6, #1
 8000532:	1924      	adds	r4, r4, r4
 8000534:	416d      	adcs	r5, r5
 8000536:	2e00      	cmp	r6, #0
 8000538:	d1f8      	bne.n	800052c <__udivmoddi4+0xfc>
 800053a:	9800      	ldr	r0, [sp, #0]
 800053c:	9901      	ldr	r1, [sp, #4]
 800053e:	465b      	mov	r3, fp
 8000540:	1900      	adds	r0, r0, r4
 8000542:	4169      	adcs	r1, r5
 8000544:	2b00      	cmp	r3, #0
 8000546:	db24      	blt.n	8000592 <__udivmoddi4+0x162>
 8000548:	002b      	movs	r3, r5
 800054a:	465a      	mov	r2, fp
 800054c:	4644      	mov	r4, r8
 800054e:	40d3      	lsrs	r3, r2
 8000550:	002a      	movs	r2, r5
 8000552:	40e2      	lsrs	r2, r4
 8000554:	001c      	movs	r4, r3
 8000556:	465b      	mov	r3, fp
 8000558:	0015      	movs	r5, r2
 800055a:	2b00      	cmp	r3, #0
 800055c:	db2a      	blt.n	80005b4 <__udivmoddi4+0x184>
 800055e:	0026      	movs	r6, r4
 8000560:	409e      	lsls	r6, r3
 8000562:	0033      	movs	r3, r6
 8000564:	0026      	movs	r6, r4
 8000566:	4647      	mov	r7, r8
 8000568:	40be      	lsls	r6, r7
 800056a:	0032      	movs	r2, r6
 800056c:	1a80      	subs	r0, r0, r2
 800056e:	4199      	sbcs	r1, r3
 8000570:	9000      	str	r0, [sp, #0]
 8000572:	9101      	str	r1, [sp, #4]
 8000574:	e79e      	b.n	80004b4 <__udivmoddi4+0x84>
 8000576:	42a3      	cmp	r3, r4
 8000578:	d8bc      	bhi.n	80004f4 <__udivmoddi4+0xc4>
 800057a:	e782      	b.n	8000482 <__udivmoddi4+0x52>
 800057c:	4642      	mov	r2, r8
 800057e:	2320      	movs	r3, #32
 8000580:	2100      	movs	r1, #0
 8000582:	1a9b      	subs	r3, r3, r2
 8000584:	2200      	movs	r2, #0
 8000586:	9100      	str	r1, [sp, #0]
 8000588:	9201      	str	r2, [sp, #4]
 800058a:	2201      	movs	r2, #1
 800058c:	40da      	lsrs	r2, r3
 800058e:	9201      	str	r2, [sp, #4]
 8000590:	e785      	b.n	800049e <__udivmoddi4+0x6e>
 8000592:	4642      	mov	r2, r8
 8000594:	2320      	movs	r3, #32
 8000596:	1a9b      	subs	r3, r3, r2
 8000598:	002a      	movs	r2, r5
 800059a:	4646      	mov	r6, r8
 800059c:	409a      	lsls	r2, r3
 800059e:	0023      	movs	r3, r4
 80005a0:	40f3      	lsrs	r3, r6
 80005a2:	4644      	mov	r4, r8
 80005a4:	4313      	orrs	r3, r2
 80005a6:	002a      	movs	r2, r5
 80005a8:	40e2      	lsrs	r2, r4
 80005aa:	001c      	movs	r4, r3
 80005ac:	465b      	mov	r3, fp
 80005ae:	0015      	movs	r5, r2
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	dad4      	bge.n	800055e <__udivmoddi4+0x12e>
 80005b4:	4642      	mov	r2, r8
 80005b6:	002f      	movs	r7, r5
 80005b8:	2320      	movs	r3, #32
 80005ba:	0026      	movs	r6, r4
 80005bc:	4097      	lsls	r7, r2
 80005be:	1a9b      	subs	r3, r3, r2
 80005c0:	40de      	lsrs	r6, r3
 80005c2:	003b      	movs	r3, r7
 80005c4:	4333      	orrs	r3, r6
 80005c6:	e7cd      	b.n	8000564 <__udivmoddi4+0x134>

080005c8 <__clzdi2>:
 80005c8:	b510      	push	{r4, lr}
 80005ca:	2900      	cmp	r1, #0
 80005cc:	d103      	bne.n	80005d6 <__clzdi2+0xe>
 80005ce:	f000 f807 	bl	80005e0 <__clzsi2>
 80005d2:	3020      	adds	r0, #32
 80005d4:	e002      	b.n	80005dc <__clzdi2+0x14>
 80005d6:	0008      	movs	r0, r1
 80005d8:	f000 f802 	bl	80005e0 <__clzsi2>
 80005dc:	bd10      	pop	{r4, pc}
 80005de:	46c0      	nop			@ (mov r8, r8)

080005e0 <__clzsi2>:
 80005e0:	211c      	movs	r1, #28
 80005e2:	2301      	movs	r3, #1
 80005e4:	041b      	lsls	r3, r3, #16
 80005e6:	4298      	cmp	r0, r3
 80005e8:	d301      	bcc.n	80005ee <__clzsi2+0xe>
 80005ea:	0c00      	lsrs	r0, r0, #16
 80005ec:	3910      	subs	r1, #16
 80005ee:	0a1b      	lsrs	r3, r3, #8
 80005f0:	4298      	cmp	r0, r3
 80005f2:	d301      	bcc.n	80005f8 <__clzsi2+0x18>
 80005f4:	0a00      	lsrs	r0, r0, #8
 80005f6:	3908      	subs	r1, #8
 80005f8:	091b      	lsrs	r3, r3, #4
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0x22>
 80005fe:	0900      	lsrs	r0, r0, #4
 8000600:	3904      	subs	r1, #4
 8000602:	a202      	add	r2, pc, #8	@ (adr r2, 800060c <__clzsi2+0x2c>)
 8000604:	5c10      	ldrb	r0, [r2, r0]
 8000606:	1840      	adds	r0, r0, r1
 8000608:	4770      	bx	lr
 800060a:	46c0      	nop			@ (mov r8, r8)
 800060c:	02020304 	.word	0x02020304
 8000610:	01010101 	.word	0x01010101
	...

0800061c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800061c:	b590      	push	{r4, r7, lr}
 800061e:	b08b      	sub	sp, #44	@ 0x2c
 8000620:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000622:	2414      	movs	r4, #20
 8000624:	193b      	adds	r3, r7, r4
 8000626:	0018      	movs	r0, r3
 8000628:	2314      	movs	r3, #20
 800062a:	001a      	movs	r2, r3
 800062c:	2100      	movs	r1, #0
 800062e:	f003 faeb 	bl	8003c08 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000632:	4b27      	ldr	r3, [pc, #156]	@ (80006d0 <MX_GPIO_Init+0xb4>)
 8000634:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000636:	4b26      	ldr	r3, [pc, #152]	@ (80006d0 <MX_GPIO_Init+0xb4>)
 8000638:	2104      	movs	r1, #4
 800063a:	430a      	orrs	r2, r1
 800063c:	635a      	str	r2, [r3, #52]	@ 0x34
 800063e:	4b24      	ldr	r3, [pc, #144]	@ (80006d0 <MX_GPIO_Init+0xb4>)
 8000640:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000642:	2204      	movs	r2, #4
 8000644:	4013      	ands	r3, r2
 8000646:	613b      	str	r3, [r7, #16]
 8000648:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800064a:	4b21      	ldr	r3, [pc, #132]	@ (80006d0 <MX_GPIO_Init+0xb4>)
 800064c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800064e:	4b20      	ldr	r3, [pc, #128]	@ (80006d0 <MX_GPIO_Init+0xb4>)
 8000650:	2120      	movs	r1, #32
 8000652:	430a      	orrs	r2, r1
 8000654:	635a      	str	r2, [r3, #52]	@ 0x34
 8000656:	4b1e      	ldr	r3, [pc, #120]	@ (80006d0 <MX_GPIO_Init+0xb4>)
 8000658:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800065a:	2220      	movs	r2, #32
 800065c:	4013      	ands	r3, r2
 800065e:	60fb      	str	r3, [r7, #12]
 8000660:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000662:	4b1b      	ldr	r3, [pc, #108]	@ (80006d0 <MX_GPIO_Init+0xb4>)
 8000664:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000666:	4b1a      	ldr	r3, [pc, #104]	@ (80006d0 <MX_GPIO_Init+0xb4>)
 8000668:	2101      	movs	r1, #1
 800066a:	430a      	orrs	r2, r1
 800066c:	635a      	str	r2, [r3, #52]	@ 0x34
 800066e:	4b18      	ldr	r3, [pc, #96]	@ (80006d0 <MX_GPIO_Init+0xb4>)
 8000670:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000672:	2201      	movs	r2, #1
 8000674:	4013      	ands	r3, r2
 8000676:	60bb      	str	r3, [r7, #8]
 8000678:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800067a:	4b15      	ldr	r3, [pc, #84]	@ (80006d0 <MX_GPIO_Init+0xb4>)
 800067c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800067e:	4b14      	ldr	r3, [pc, #80]	@ (80006d0 <MX_GPIO_Init+0xb4>)
 8000680:	2102      	movs	r1, #2
 8000682:	430a      	orrs	r2, r1
 8000684:	635a      	str	r2, [r3, #52]	@ 0x34
 8000686:	4b12      	ldr	r3, [pc, #72]	@ (80006d0 <MX_GPIO_Init+0xb4>)
 8000688:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800068a:	2202      	movs	r2, #2
 800068c:	4013      	ands	r3, r2
 800068e:	607b      	str	r3, [r7, #4]
 8000690:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8000692:	23a0      	movs	r3, #160	@ 0xa0
 8000694:	05db      	lsls	r3, r3, #23
 8000696:	2200      	movs	r2, #0
 8000698:	2120      	movs	r1, #32
 800069a:	0018      	movs	r0, r3
 800069c:	f000 fd74 	bl	8001188 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 80006a0:	0021      	movs	r1, r4
 80006a2:	187b      	adds	r3, r7, r1
 80006a4:	2220      	movs	r2, #32
 80006a6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006a8:	187b      	adds	r3, r7, r1
 80006aa:	2201      	movs	r2, #1
 80006ac:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ae:	187b      	adds	r3, r7, r1
 80006b0:	2200      	movs	r2, #0
 80006b2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006b4:	187b      	adds	r3, r7, r1
 80006b6:	2202      	movs	r2, #2
 80006b8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 80006ba:	187a      	adds	r2, r7, r1
 80006bc:	23a0      	movs	r3, #160	@ 0xa0
 80006be:	05db      	lsls	r3, r3, #23
 80006c0:	0011      	movs	r1, r2
 80006c2:	0018      	movs	r0, r3
 80006c4:	f000 fbfc 	bl	8000ec0 <HAL_GPIO_Init>

}
 80006c8:	46c0      	nop			@ (mov r8, r8)
 80006ca:	46bd      	mov	sp, r7
 80006cc:	b00b      	add	sp, #44	@ 0x2c
 80006ce:	bd90      	pop	{r4, r7, pc}
 80006d0:	40021000 	.word	0x40021000

080006d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006d8:	f000 fab8 	bl	8000c4c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006dc:	f000 f826 	bl	800072c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006e0:	f7ff ff9c 	bl	800061c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80006e4:	f000 f9da 	bl	8000a9c <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80006e8:	f000 f8c6 	bl	8000878 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80006ec:	4b0e      	ldr	r3, [pc, #56]	@ (8000728 <main+0x54>)
 80006ee:	2100      	movs	r1, #0
 80006f0:	0018      	movs	r0, r3
 80006f2:	f001 fce7 	bl	80020c4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80006f6:	4b0c      	ldr	r3, [pc, #48]	@ (8000728 <main+0x54>)
 80006f8:	2104      	movs	r1, #4
 80006fa:	0018      	movs	r0, r3
 80006fc:	f001 fce2 	bl	80020c4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8000700:	4b09      	ldr	r3, [pc, #36]	@ (8000728 <main+0x54>)
 8000702:	2108      	movs	r1, #8
 8000704:	0018      	movs	r0, r3
 8000706:	f001 fcdd 	bl	80020c4 <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 800070a:	4b07      	ldr	r3, [pc, #28]	@ (8000728 <main+0x54>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	2200      	movs	r2, #0
 8000710:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8000712:	4b05      	ldr	r3, [pc, #20]	@ (8000728 <main+0x54>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	2200      	movs	r2, #0
 8000718:	639a      	str	r2, [r3, #56]	@ 0x38
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 1000);
 800071a:	4b03      	ldr	r3, [pc, #12]	@ (8000728 <main+0x54>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	22fa      	movs	r2, #250	@ 0xfa
 8000720:	0092      	lsls	r2, r2, #2
 8000722:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000724:	46c0      	nop			@ (mov r8, r8)
 8000726:	e7fd      	b.n	8000724 <main+0x50>
 8000728:	20000028 	.word	0x20000028

0800072c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800072c:	b590      	push	{r4, r7, lr}
 800072e:	b093      	sub	sp, #76	@ 0x4c
 8000730:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000732:	2410      	movs	r4, #16
 8000734:	193b      	adds	r3, r7, r4
 8000736:	0018      	movs	r0, r3
 8000738:	2338      	movs	r3, #56	@ 0x38
 800073a:	001a      	movs	r2, r3
 800073c:	2100      	movs	r1, #0
 800073e:	f003 fa63 	bl	8003c08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000742:	003b      	movs	r3, r7
 8000744:	0018      	movs	r0, r3
 8000746:	2310      	movs	r3, #16
 8000748:	001a      	movs	r2, r3
 800074a:	2100      	movs	r1, #0
 800074c:	f003 fa5c 	bl	8003c08 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000750:	2380      	movs	r3, #128	@ 0x80
 8000752:	009b      	lsls	r3, r3, #2
 8000754:	0018      	movs	r0, r3
 8000756:	f000 fd35 	bl	80011c4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800075a:	193b      	adds	r3, r7, r4
 800075c:	2202      	movs	r2, #2
 800075e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000760:	193b      	adds	r3, r7, r4
 8000762:	2280      	movs	r2, #128	@ 0x80
 8000764:	0052      	lsls	r2, r2, #1
 8000766:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000768:	0021      	movs	r1, r4
 800076a:	187b      	adds	r3, r7, r1
 800076c:	2200      	movs	r2, #0
 800076e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000770:	187b      	adds	r3, r7, r1
 8000772:	2240      	movs	r2, #64	@ 0x40
 8000774:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000776:	187b      	adds	r3, r7, r1
 8000778:	2202      	movs	r2, #2
 800077a:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800077c:	187b      	adds	r3, r7, r1
 800077e:	2202      	movs	r2, #2
 8000780:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000782:	187b      	adds	r3, r7, r1
 8000784:	2200      	movs	r2, #0
 8000786:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000788:	187b      	adds	r3, r7, r1
 800078a:	2208      	movs	r2, #8
 800078c:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800078e:	187b      	adds	r3, r7, r1
 8000790:	2280      	movs	r2, #128	@ 0x80
 8000792:	0292      	lsls	r2, r2, #10
 8000794:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000796:	187b      	adds	r3, r7, r1
 8000798:	2280      	movs	r2, #128	@ 0x80
 800079a:	0492      	lsls	r2, r2, #18
 800079c:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800079e:	187b      	adds	r3, r7, r1
 80007a0:	2280      	movs	r2, #128	@ 0x80
 80007a2:	0592      	lsls	r2, r2, #22
 80007a4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007a6:	187b      	adds	r3, r7, r1
 80007a8:	0018      	movs	r0, r3
 80007aa:	f000 fd57 	bl	800125c <HAL_RCC_OscConfig>
 80007ae:	1e03      	subs	r3, r0, #0
 80007b0:	d001      	beq.n	80007b6 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80007b2:	f000 f819 	bl	80007e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007b6:	003b      	movs	r3, r7
 80007b8:	2207      	movs	r2, #7
 80007ba:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007bc:	003b      	movs	r3, r7
 80007be:	2202      	movs	r2, #2
 80007c0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007c2:	003b      	movs	r3, r7
 80007c4:	2200      	movs	r2, #0
 80007c6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007c8:	003b      	movs	r3, r7
 80007ca:	2200      	movs	r2, #0
 80007cc:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007ce:	003b      	movs	r3, r7
 80007d0:	2102      	movs	r1, #2
 80007d2:	0018      	movs	r0, r3
 80007d4:	f001 f85c 	bl	8001890 <HAL_RCC_ClockConfig>
 80007d8:	1e03      	subs	r3, r0, #0
 80007da:	d001      	beq.n	80007e0 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80007dc:	f000 f804 	bl	80007e8 <Error_Handler>
  }
}
 80007e0:	46c0      	nop			@ (mov r8, r8)
 80007e2:	46bd      	mov	sp, r7
 80007e4:	b013      	add	sp, #76	@ 0x4c
 80007e6:	bd90      	pop	{r4, r7, pc}

080007e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007ec:	b672      	cpsid	i
}
 80007ee:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007f0:	46c0      	nop			@ (mov r8, r8)
 80007f2:	e7fd      	b.n	80007f0 <Error_Handler+0x8>

080007f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b082      	sub	sp, #8
 80007f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007fa:	4b0f      	ldr	r3, [pc, #60]	@ (8000838 <HAL_MspInit+0x44>)
 80007fc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80007fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000838 <HAL_MspInit+0x44>)
 8000800:	2101      	movs	r1, #1
 8000802:	430a      	orrs	r2, r1
 8000804:	641a      	str	r2, [r3, #64]	@ 0x40
 8000806:	4b0c      	ldr	r3, [pc, #48]	@ (8000838 <HAL_MspInit+0x44>)
 8000808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800080a:	2201      	movs	r2, #1
 800080c:	4013      	ands	r3, r2
 800080e:	607b      	str	r3, [r7, #4]
 8000810:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000812:	4b09      	ldr	r3, [pc, #36]	@ (8000838 <HAL_MspInit+0x44>)
 8000814:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000816:	4b08      	ldr	r3, [pc, #32]	@ (8000838 <HAL_MspInit+0x44>)
 8000818:	2180      	movs	r1, #128	@ 0x80
 800081a:	0549      	lsls	r1, r1, #21
 800081c:	430a      	orrs	r2, r1
 800081e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000820:	4b05      	ldr	r3, [pc, #20]	@ (8000838 <HAL_MspInit+0x44>)
 8000822:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000824:	2380      	movs	r3, #128	@ 0x80
 8000826:	055b      	lsls	r3, r3, #21
 8000828:	4013      	ands	r3, r2
 800082a:	603b      	str	r3, [r7, #0]
 800082c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800082e:	46c0      	nop			@ (mov r8, r8)
 8000830:	46bd      	mov	sp, r7
 8000832:	b002      	add	sp, #8
 8000834:	bd80      	pop	{r7, pc}
 8000836:	46c0      	nop			@ (mov r8, r8)
 8000838:	40021000 	.word	0x40021000

0800083c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000840:	46c0      	nop			@ (mov r8, r8)
 8000842:	e7fd      	b.n	8000840 <NMI_Handler+0x4>

08000844 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000848:	46c0      	nop			@ (mov r8, r8)
 800084a:	e7fd      	b.n	8000848 <HardFault_Handler+0x4>

0800084c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000850:	46c0      	nop			@ (mov r8, r8)
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}

08000856 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000856:	b580      	push	{r7, lr}
 8000858:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800085a:	46c0      	nop			@ (mov r8, r8)
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}

08000860 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000864:	f000 fa5c 	bl	8000d20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000868:	46c0      	nop			@ (mov r8, r8)
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}

0800086e <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800086e:	b580      	push	{r7, lr}
 8000870:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000872:	46c0      	nop			@ (mov r8, r8)
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}

08000878 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b08e      	sub	sp, #56	@ 0x38
 800087c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800087e:	2328      	movs	r3, #40	@ 0x28
 8000880:	18fb      	adds	r3, r7, r3
 8000882:	0018      	movs	r0, r3
 8000884:	2310      	movs	r3, #16
 8000886:	001a      	movs	r2, r3
 8000888:	2100      	movs	r1, #0
 800088a:	f003 f9bd 	bl	8003c08 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800088e:	231c      	movs	r3, #28
 8000890:	18fb      	adds	r3, r7, r3
 8000892:	0018      	movs	r0, r3
 8000894:	230c      	movs	r3, #12
 8000896:	001a      	movs	r2, r3
 8000898:	2100      	movs	r1, #0
 800089a:	f003 f9b5 	bl	8003c08 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800089e:	003b      	movs	r3, r7
 80008a0:	0018      	movs	r0, r3
 80008a2:	231c      	movs	r3, #28
 80008a4:	001a      	movs	r2, r3
 80008a6:	2100      	movs	r1, #0
 80008a8:	f003 f9ae 	bl	8003c08 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80008ac:	4b39      	ldr	r3, [pc, #228]	@ (8000994 <MX_TIM3_Init+0x11c>)
 80008ae:	4a3a      	ldr	r2, [pc, #232]	@ (8000998 <MX_TIM3_Init+0x120>)
 80008b0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63;
 80008b2:	4b38      	ldr	r3, [pc, #224]	@ (8000994 <MX_TIM3_Init+0x11c>)
 80008b4:	223f      	movs	r2, #63	@ 0x3f
 80008b6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008b8:	4b36      	ldr	r3, [pc, #216]	@ (8000994 <MX_TIM3_Init+0x11c>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 80008be:	4b35      	ldr	r3, [pc, #212]	@ (8000994 <MX_TIM3_Init+0x11c>)
 80008c0:	4a36      	ldr	r2, [pc, #216]	@ (800099c <MX_TIM3_Init+0x124>)
 80008c2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008c4:	4b33      	ldr	r3, [pc, #204]	@ (8000994 <MX_TIM3_Init+0x11c>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80008ca:	4b32      	ldr	r3, [pc, #200]	@ (8000994 <MX_TIM3_Init+0x11c>)
 80008cc:	2280      	movs	r2, #128	@ 0x80
 80008ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80008d0:	4b30      	ldr	r3, [pc, #192]	@ (8000994 <MX_TIM3_Init+0x11c>)
 80008d2:	0018      	movs	r0, r3
 80008d4:	f001 fb3e 	bl	8001f54 <HAL_TIM_Base_Init>
 80008d8:	1e03      	subs	r3, r0, #0
 80008da:	d001      	beq.n	80008e0 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80008dc:	f7ff ff84 	bl	80007e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008e0:	2128      	movs	r1, #40	@ 0x28
 80008e2:	187b      	adds	r3, r7, r1
 80008e4:	2280      	movs	r2, #128	@ 0x80
 80008e6:	0152      	lsls	r2, r2, #5
 80008e8:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80008ea:	187a      	adds	r2, r7, r1
 80008ec:	4b29      	ldr	r3, [pc, #164]	@ (8000994 <MX_TIM3_Init+0x11c>)
 80008ee:	0011      	movs	r1, r2
 80008f0:	0018      	movs	r0, r3
 80008f2:	f001 fdd1 	bl	8002498 <HAL_TIM_ConfigClockSource>
 80008f6:	1e03      	subs	r3, r0, #0
 80008f8:	d001      	beq.n	80008fe <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 80008fa:	f7ff ff75 	bl	80007e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80008fe:	4b25      	ldr	r3, [pc, #148]	@ (8000994 <MX_TIM3_Init+0x11c>)
 8000900:	0018      	movs	r0, r3
 8000902:	f001 fb7f 	bl	8002004 <HAL_TIM_PWM_Init>
 8000906:	1e03      	subs	r3, r0, #0
 8000908:	d001      	beq.n	800090e <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 800090a:	f7ff ff6d 	bl	80007e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800090e:	211c      	movs	r1, #28
 8000910:	187b      	adds	r3, r7, r1
 8000912:	2200      	movs	r2, #0
 8000914:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000916:	187b      	adds	r3, r7, r1
 8000918:	2200      	movs	r2, #0
 800091a:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800091c:	187a      	adds	r2, r7, r1
 800091e:	4b1d      	ldr	r3, [pc, #116]	@ (8000994 <MX_TIM3_Init+0x11c>)
 8000920:	0011      	movs	r1, r2
 8000922:	0018      	movs	r0, r3
 8000924:	f002 faa0 	bl	8002e68 <HAL_TIMEx_MasterConfigSynchronization>
 8000928:	1e03      	subs	r3, r0, #0
 800092a:	d001      	beq.n	8000930 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 800092c:	f7ff ff5c 	bl	80007e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000930:	003b      	movs	r3, r7
 8000932:	2260      	movs	r2, #96	@ 0x60
 8000934:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000936:	003b      	movs	r3, r7
 8000938:	2200      	movs	r2, #0
 800093a:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800093c:	003b      	movs	r3, r7
 800093e:	2200      	movs	r2, #0
 8000940:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000942:	003b      	movs	r3, r7
 8000944:	2200      	movs	r2, #0
 8000946:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000948:	0039      	movs	r1, r7
 800094a:	4b12      	ldr	r3, [pc, #72]	@ (8000994 <MX_TIM3_Init+0x11c>)
 800094c:	2200      	movs	r2, #0
 800094e:	0018      	movs	r0, r3
 8000950:	f001 fca2 	bl	8002298 <HAL_TIM_PWM_ConfigChannel>
 8000954:	1e03      	subs	r3, r0, #0
 8000956:	d001      	beq.n	800095c <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 8000958:	f7ff ff46 	bl	80007e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800095c:	0039      	movs	r1, r7
 800095e:	4b0d      	ldr	r3, [pc, #52]	@ (8000994 <MX_TIM3_Init+0x11c>)
 8000960:	2204      	movs	r2, #4
 8000962:	0018      	movs	r0, r3
 8000964:	f001 fc98 	bl	8002298 <HAL_TIM_PWM_ConfigChannel>
 8000968:	1e03      	subs	r3, r0, #0
 800096a:	d001      	beq.n	8000970 <MX_TIM3_Init+0xf8>
  {
    Error_Handler();
 800096c:	f7ff ff3c 	bl	80007e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000970:	0039      	movs	r1, r7
 8000972:	4b08      	ldr	r3, [pc, #32]	@ (8000994 <MX_TIM3_Init+0x11c>)
 8000974:	2208      	movs	r2, #8
 8000976:	0018      	movs	r0, r3
 8000978:	f001 fc8e 	bl	8002298 <HAL_TIM_PWM_ConfigChannel>
 800097c:	1e03      	subs	r3, r0, #0
 800097e:	d001      	beq.n	8000984 <MX_TIM3_Init+0x10c>
  {
    Error_Handler();
 8000980:	f7ff ff32 	bl	80007e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000984:	4b03      	ldr	r3, [pc, #12]	@ (8000994 <MX_TIM3_Init+0x11c>)
 8000986:	0018      	movs	r0, r3
 8000988:	f000 f828 	bl	80009dc <HAL_TIM_MspPostInit>

}
 800098c:	46c0      	nop			@ (mov r8, r8)
 800098e:	46bd      	mov	sp, r7
 8000990:	b00e      	add	sp, #56	@ 0x38
 8000992:	bd80      	pop	{r7, pc}
 8000994:	20000028 	.word	0x20000028
 8000998:	40000400 	.word	0x40000400
 800099c:	000003e7 	.word	0x000003e7

080009a0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b084      	sub	sp, #16
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	4a09      	ldr	r2, [pc, #36]	@ (80009d4 <HAL_TIM_Base_MspInit+0x34>)
 80009ae:	4293      	cmp	r3, r2
 80009b0:	d10b      	bne.n	80009ca <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80009b2:	4b09      	ldr	r3, [pc, #36]	@ (80009d8 <HAL_TIM_Base_MspInit+0x38>)
 80009b4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80009b6:	4b08      	ldr	r3, [pc, #32]	@ (80009d8 <HAL_TIM_Base_MspInit+0x38>)
 80009b8:	2102      	movs	r1, #2
 80009ba:	430a      	orrs	r2, r1
 80009bc:	63da      	str	r2, [r3, #60]	@ 0x3c
 80009be:	4b06      	ldr	r3, [pc, #24]	@ (80009d8 <HAL_TIM_Base_MspInit+0x38>)
 80009c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80009c2:	2202      	movs	r2, #2
 80009c4:	4013      	ands	r3, r2
 80009c6:	60fb      	str	r3, [r7, #12]
 80009c8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80009ca:	46c0      	nop			@ (mov r8, r8)
 80009cc:	46bd      	mov	sp, r7
 80009ce:	b004      	add	sp, #16
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	46c0      	nop			@ (mov r8, r8)
 80009d4:	40000400 	.word	0x40000400
 80009d8:	40021000 	.word	0x40021000

080009dc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80009dc:	b590      	push	{r4, r7, lr}
 80009de:	b08b      	sub	sp, #44	@ 0x2c
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009e4:	2414      	movs	r4, #20
 80009e6:	193b      	adds	r3, r7, r4
 80009e8:	0018      	movs	r0, r3
 80009ea:	2314      	movs	r3, #20
 80009ec:	001a      	movs	r2, r3
 80009ee:	2100      	movs	r1, #0
 80009f0:	f003 f90a 	bl	8003c08 <memset>
  if(timHandle->Instance==TIM3)
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	4a25      	ldr	r2, [pc, #148]	@ (8000a90 <HAL_TIM_MspPostInit+0xb4>)
 80009fa:	4293      	cmp	r3, r2
 80009fc:	d143      	bne.n	8000a86 <HAL_TIM_MspPostInit+0xaa>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009fe:	4b25      	ldr	r3, [pc, #148]	@ (8000a94 <HAL_TIM_MspPostInit+0xb8>)
 8000a00:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a02:	4b24      	ldr	r3, [pc, #144]	@ (8000a94 <HAL_TIM_MspPostInit+0xb8>)
 8000a04:	2101      	movs	r1, #1
 8000a06:	430a      	orrs	r2, r1
 8000a08:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a0a:	4b22      	ldr	r3, [pc, #136]	@ (8000a94 <HAL_TIM_MspPostInit+0xb8>)
 8000a0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000a0e:	2201      	movs	r2, #1
 8000a10:	4013      	ands	r3, r2
 8000a12:	613b      	str	r3, [r7, #16]
 8000a14:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a16:	4b1f      	ldr	r3, [pc, #124]	@ (8000a94 <HAL_TIM_MspPostInit+0xb8>)
 8000a18:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a1a:	4b1e      	ldr	r3, [pc, #120]	@ (8000a94 <HAL_TIM_MspPostInit+0xb8>)
 8000a1c:	2102      	movs	r1, #2
 8000a1e:	430a      	orrs	r2, r1
 8000a20:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a22:	4b1c      	ldr	r3, [pc, #112]	@ (8000a94 <HAL_TIM_MspPostInit+0xb8>)
 8000a24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000a26:	2202      	movs	r2, #2
 8000a28:	4013      	ands	r3, r2
 8000a2a:	60fb      	str	r3, [r7, #12]
 8000a2c:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000a2e:	193b      	adds	r3, r7, r4
 8000a30:	22c0      	movs	r2, #192	@ 0xc0
 8000a32:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a34:	193b      	adds	r3, r7, r4
 8000a36:	2202      	movs	r2, #2
 8000a38:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3a:	193b      	adds	r3, r7, r4
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a40:	193b      	adds	r3, r7, r4
 8000a42:	2200      	movs	r2, #0
 8000a44:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8000a46:	193b      	adds	r3, r7, r4
 8000a48:	2201      	movs	r2, #1
 8000a4a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a4c:	193a      	adds	r2, r7, r4
 8000a4e:	23a0      	movs	r3, #160	@ 0xa0
 8000a50:	05db      	lsls	r3, r3, #23
 8000a52:	0011      	movs	r1, r2
 8000a54:	0018      	movs	r0, r3
 8000a56:	f000 fa33 	bl	8000ec0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000a5a:	0021      	movs	r1, r4
 8000a5c:	187b      	adds	r3, r7, r1
 8000a5e:	2201      	movs	r2, #1
 8000a60:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a62:	187b      	adds	r3, r7, r1
 8000a64:	2202      	movs	r2, #2
 8000a66:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a68:	187b      	adds	r3, r7, r1
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a6e:	187b      	adds	r3, r7, r1
 8000a70:	2200      	movs	r2, #0
 8000a72:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8000a74:	187b      	adds	r3, r7, r1
 8000a76:	2201      	movs	r2, #1
 8000a78:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a7a:	187b      	adds	r3, r7, r1
 8000a7c:	4a06      	ldr	r2, [pc, #24]	@ (8000a98 <HAL_TIM_MspPostInit+0xbc>)
 8000a7e:	0019      	movs	r1, r3
 8000a80:	0010      	movs	r0, r2
 8000a82:	f000 fa1d 	bl	8000ec0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000a86:	46c0      	nop			@ (mov r8, r8)
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	b00b      	add	sp, #44	@ 0x2c
 8000a8c:	bd90      	pop	{r4, r7, pc}
 8000a8e:	46c0      	nop			@ (mov r8, r8)
 8000a90:	40000400 	.word	0x40000400
 8000a94:	40021000 	.word	0x40021000
 8000a98:	50000400 	.word	0x50000400

08000a9c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000aa0:	4b23      	ldr	r3, [pc, #140]	@ (8000b30 <MX_USART2_UART_Init+0x94>)
 8000aa2:	4a24      	ldr	r2, [pc, #144]	@ (8000b34 <MX_USART2_UART_Init+0x98>)
 8000aa4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000aa6:	4b22      	ldr	r3, [pc, #136]	@ (8000b30 <MX_USART2_UART_Init+0x94>)
 8000aa8:	22e1      	movs	r2, #225	@ 0xe1
 8000aaa:	0252      	lsls	r2, r2, #9
 8000aac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000aae:	4b20      	ldr	r3, [pc, #128]	@ (8000b30 <MX_USART2_UART_Init+0x94>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ab4:	4b1e      	ldr	r3, [pc, #120]	@ (8000b30 <MX_USART2_UART_Init+0x94>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000aba:	4b1d      	ldr	r3, [pc, #116]	@ (8000b30 <MX_USART2_UART_Init+0x94>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ac0:	4b1b      	ldr	r3, [pc, #108]	@ (8000b30 <MX_USART2_UART_Init+0x94>)
 8000ac2:	220c      	movs	r2, #12
 8000ac4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ac6:	4b1a      	ldr	r3, [pc, #104]	@ (8000b30 <MX_USART2_UART_Init+0x94>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000acc:	4b18      	ldr	r3, [pc, #96]	@ (8000b30 <MX_USART2_UART_Init+0x94>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ad2:	4b17      	ldr	r3, [pc, #92]	@ (8000b30 <MX_USART2_UART_Init+0x94>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ad8:	4b15      	ldr	r3, [pc, #84]	@ (8000b30 <MX_USART2_UART_Init+0x94>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ade:	4b14      	ldr	r3, [pc, #80]	@ (8000b30 <MX_USART2_UART_Init+0x94>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ae4:	4b12      	ldr	r3, [pc, #72]	@ (8000b30 <MX_USART2_UART_Init+0x94>)
 8000ae6:	0018      	movs	r0, r3
 8000ae8:	f002 fa2c 	bl	8002f44 <HAL_UART_Init>
 8000aec:	1e03      	subs	r3, r0, #0
 8000aee:	d001      	beq.n	8000af4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000af0:	f7ff fe7a 	bl	80007e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000af4:	4b0e      	ldr	r3, [pc, #56]	@ (8000b30 <MX_USART2_UART_Init+0x94>)
 8000af6:	2100      	movs	r1, #0
 8000af8:	0018      	movs	r0, r3
 8000afa:	f002 ffa5 	bl	8003a48 <HAL_UARTEx_SetTxFifoThreshold>
 8000afe:	1e03      	subs	r3, r0, #0
 8000b00:	d001      	beq.n	8000b06 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000b02:	f7ff fe71 	bl	80007e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b06:	4b0a      	ldr	r3, [pc, #40]	@ (8000b30 <MX_USART2_UART_Init+0x94>)
 8000b08:	2100      	movs	r1, #0
 8000b0a:	0018      	movs	r0, r3
 8000b0c:	f002 ffdc 	bl	8003ac8 <HAL_UARTEx_SetRxFifoThreshold>
 8000b10:	1e03      	subs	r3, r0, #0
 8000b12:	d001      	beq.n	8000b18 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000b14:	f7ff fe68 	bl	80007e8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000b18:	4b05      	ldr	r3, [pc, #20]	@ (8000b30 <MX_USART2_UART_Init+0x94>)
 8000b1a:	0018      	movs	r0, r3
 8000b1c:	f002 ff5a 	bl	80039d4 <HAL_UARTEx_DisableFifoMode>
 8000b20:	1e03      	subs	r3, r0, #0
 8000b22:	d001      	beq.n	8000b28 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000b24:	f7ff fe60 	bl	80007e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b28:	46c0      	nop			@ (mov r8, r8)
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	46c0      	nop			@ (mov r8, r8)
 8000b30:	20000074 	.word	0x20000074
 8000b34:	40004400 	.word	0x40004400

08000b38 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000b38:	b590      	push	{r4, r7, lr}
 8000b3a:	b097      	sub	sp, #92	@ 0x5c
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b40:	2344      	movs	r3, #68	@ 0x44
 8000b42:	18fb      	adds	r3, r7, r3
 8000b44:	0018      	movs	r0, r3
 8000b46:	2314      	movs	r3, #20
 8000b48:	001a      	movs	r2, r3
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	f003 f85c 	bl	8003c08 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b50:	2410      	movs	r4, #16
 8000b52:	193b      	adds	r3, r7, r4
 8000b54:	0018      	movs	r0, r3
 8000b56:	2334      	movs	r3, #52	@ 0x34
 8000b58:	001a      	movs	r2, r3
 8000b5a:	2100      	movs	r1, #0
 8000b5c:	f003 f854 	bl	8003c08 <memset>
  if(uartHandle->Instance==USART2)
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	4a22      	ldr	r2, [pc, #136]	@ (8000bf0 <HAL_UART_MspInit+0xb8>)
 8000b66:	4293      	cmp	r3, r2
 8000b68:	d13e      	bne.n	8000be8 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000b6a:	193b      	adds	r3, r7, r4
 8000b6c:	2202      	movs	r2, #2
 8000b6e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000b70:	193b      	adds	r3, r7, r4
 8000b72:	2200      	movs	r2, #0
 8000b74:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b76:	193b      	adds	r3, r7, r4
 8000b78:	0018      	movs	r0, r3
 8000b7a:	f001 f833 	bl	8001be4 <HAL_RCCEx_PeriphCLKConfig>
 8000b7e:	1e03      	subs	r3, r0, #0
 8000b80:	d001      	beq.n	8000b86 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000b82:	f7ff fe31 	bl	80007e8 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b86:	4b1b      	ldr	r3, [pc, #108]	@ (8000bf4 <HAL_UART_MspInit+0xbc>)
 8000b88:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000b8a:	4b1a      	ldr	r3, [pc, #104]	@ (8000bf4 <HAL_UART_MspInit+0xbc>)
 8000b8c:	2180      	movs	r1, #128	@ 0x80
 8000b8e:	0289      	lsls	r1, r1, #10
 8000b90:	430a      	orrs	r2, r1
 8000b92:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000b94:	4b17      	ldr	r3, [pc, #92]	@ (8000bf4 <HAL_UART_MspInit+0xbc>)
 8000b96:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000b98:	2380      	movs	r3, #128	@ 0x80
 8000b9a:	029b      	lsls	r3, r3, #10
 8000b9c:	4013      	ands	r3, r2
 8000b9e:	60fb      	str	r3, [r7, #12]
 8000ba0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ba2:	4b14      	ldr	r3, [pc, #80]	@ (8000bf4 <HAL_UART_MspInit+0xbc>)
 8000ba4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000ba6:	4b13      	ldr	r3, [pc, #76]	@ (8000bf4 <HAL_UART_MspInit+0xbc>)
 8000ba8:	2101      	movs	r1, #1
 8000baa:	430a      	orrs	r2, r1
 8000bac:	635a      	str	r2, [r3, #52]	@ 0x34
 8000bae:	4b11      	ldr	r3, [pc, #68]	@ (8000bf4 <HAL_UART_MspInit+0xbc>)
 8000bb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	4013      	ands	r3, r2
 8000bb6:	60bb      	str	r3, [r7, #8]
 8000bb8:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8000bba:	2144      	movs	r1, #68	@ 0x44
 8000bbc:	187b      	adds	r3, r7, r1
 8000bbe:	220c      	movs	r2, #12
 8000bc0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc2:	187b      	adds	r3, r7, r1
 8000bc4:	2202      	movs	r2, #2
 8000bc6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bc8:	187b      	adds	r3, r7, r1
 8000bca:	2201      	movs	r2, #1
 8000bcc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bce:	187b      	adds	r3, r7, r1
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000bd4:	187b      	adds	r3, r7, r1
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bda:	187a      	adds	r2, r7, r1
 8000bdc:	23a0      	movs	r3, #160	@ 0xa0
 8000bde:	05db      	lsls	r3, r3, #23
 8000be0:	0011      	movs	r1, r2
 8000be2:	0018      	movs	r0, r3
 8000be4:	f000 f96c 	bl	8000ec0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000be8:	46c0      	nop			@ (mov r8, r8)
 8000bea:	46bd      	mov	sp, r7
 8000bec:	b017      	add	sp, #92	@ 0x5c
 8000bee:	bd90      	pop	{r4, r7, pc}
 8000bf0:	40004400 	.word	0x40004400
 8000bf4:	40021000 	.word	0x40021000

08000bf8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000bf8:	480d      	ldr	r0, [pc, #52]	@ (8000c30 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000bfa:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000bfc:	f7ff fe37 	bl	800086e <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c00:	480c      	ldr	r0, [pc, #48]	@ (8000c34 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c02:	490d      	ldr	r1, [pc, #52]	@ (8000c38 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c04:	4a0d      	ldr	r2, [pc, #52]	@ (8000c3c <LoopForever+0xe>)
  movs r3, #0
 8000c06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c08:	e002      	b.n	8000c10 <LoopCopyDataInit>

08000c0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c0e:	3304      	adds	r3, #4

08000c10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c14:	d3f9      	bcc.n	8000c0a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c16:	4a0a      	ldr	r2, [pc, #40]	@ (8000c40 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c18:	4c0a      	ldr	r4, [pc, #40]	@ (8000c44 <LoopForever+0x16>)
  movs r3, #0
 8000c1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c1c:	e001      	b.n	8000c22 <LoopFillZerobss>

08000c1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c20:	3204      	adds	r2, #4

08000c22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c24:	d3fb      	bcc.n	8000c1e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000c26:	f002 fff7 	bl	8003c18 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000c2a:	f7ff fd53 	bl	80006d4 <main>

08000c2e <LoopForever>:

LoopForever:
  b LoopForever
 8000c2e:	e7fe      	b.n	8000c2e <LoopForever>
  ldr   r0, =_estack
 8000c30:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000c34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c38:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000c3c:	08003d64 	.word	0x08003d64
  ldr r2, =_sbss
 8000c40:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000c44:	2000010c 	.word	0x2000010c

08000c48 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c48:	e7fe      	b.n	8000c48 <ADC1_COMP_IRQHandler>
	...

08000c4c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c52:	1dfb      	adds	r3, r7, #7
 8000c54:	2200      	movs	r2, #0
 8000c56:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c58:	4b0b      	ldr	r3, [pc, #44]	@ (8000c88 <HAL_Init+0x3c>)
 8000c5a:	681a      	ldr	r2, [r3, #0]
 8000c5c:	4b0a      	ldr	r3, [pc, #40]	@ (8000c88 <HAL_Init+0x3c>)
 8000c5e:	2180      	movs	r1, #128	@ 0x80
 8000c60:	0049      	lsls	r1, r1, #1
 8000c62:	430a      	orrs	r2, r1
 8000c64:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c66:	2000      	movs	r0, #0
 8000c68:	f000 f810 	bl	8000c8c <HAL_InitTick>
 8000c6c:	1e03      	subs	r3, r0, #0
 8000c6e:	d003      	beq.n	8000c78 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000c70:	1dfb      	adds	r3, r7, #7
 8000c72:	2201      	movs	r2, #1
 8000c74:	701a      	strb	r2, [r3, #0]
 8000c76:	e001      	b.n	8000c7c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000c78:	f7ff fdbc 	bl	80007f4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c7c:	1dfb      	adds	r3, r7, #7
 8000c7e:	781b      	ldrb	r3, [r3, #0]
}
 8000c80:	0018      	movs	r0, r3
 8000c82:	46bd      	mov	sp, r7
 8000c84:	b002      	add	sp, #8
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	40022000 	.word	0x40022000

08000c8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c8c:	b590      	push	{r4, r7, lr}
 8000c8e:	b085      	sub	sp, #20
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000c94:	230f      	movs	r3, #15
 8000c96:	18fb      	adds	r3, r7, r3
 8000c98:	2200      	movs	r2, #0
 8000c9a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000c9c:	4b1d      	ldr	r3, [pc, #116]	@ (8000d14 <HAL_InitTick+0x88>)
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d02b      	beq.n	8000cfc <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000ca4:	4b1c      	ldr	r3, [pc, #112]	@ (8000d18 <HAL_InitTick+0x8c>)
 8000ca6:	681c      	ldr	r4, [r3, #0]
 8000ca8:	4b1a      	ldr	r3, [pc, #104]	@ (8000d14 <HAL_InitTick+0x88>)
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	0019      	movs	r1, r3
 8000cae:	23fa      	movs	r3, #250	@ 0xfa
 8000cb0:	0098      	lsls	r0, r3, #2
 8000cb2:	f7ff fa27 	bl	8000104 <__udivsi3>
 8000cb6:	0003      	movs	r3, r0
 8000cb8:	0019      	movs	r1, r3
 8000cba:	0020      	movs	r0, r4
 8000cbc:	f7ff fa22 	bl	8000104 <__udivsi3>
 8000cc0:	0003      	movs	r3, r0
 8000cc2:	0018      	movs	r0, r3
 8000cc4:	f000 f8ef 	bl	8000ea6 <HAL_SYSTICK_Config>
 8000cc8:	1e03      	subs	r3, r0, #0
 8000cca:	d112      	bne.n	8000cf2 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	2b03      	cmp	r3, #3
 8000cd0:	d80a      	bhi.n	8000ce8 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cd2:	6879      	ldr	r1, [r7, #4]
 8000cd4:	2301      	movs	r3, #1
 8000cd6:	425b      	negs	r3, r3
 8000cd8:	2200      	movs	r2, #0
 8000cda:	0018      	movs	r0, r3
 8000cdc:	f000 f8ce 	bl	8000e7c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ce0:	4b0e      	ldr	r3, [pc, #56]	@ (8000d1c <HAL_InitTick+0x90>)
 8000ce2:	687a      	ldr	r2, [r7, #4]
 8000ce4:	601a      	str	r2, [r3, #0]
 8000ce6:	e00d      	b.n	8000d04 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000ce8:	230f      	movs	r3, #15
 8000cea:	18fb      	adds	r3, r7, r3
 8000cec:	2201      	movs	r2, #1
 8000cee:	701a      	strb	r2, [r3, #0]
 8000cf0:	e008      	b.n	8000d04 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000cf2:	230f      	movs	r3, #15
 8000cf4:	18fb      	adds	r3, r7, r3
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	701a      	strb	r2, [r3, #0]
 8000cfa:	e003      	b.n	8000d04 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000cfc:	230f      	movs	r3, #15
 8000cfe:	18fb      	adds	r3, r7, r3
 8000d00:	2201      	movs	r2, #1
 8000d02:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000d04:	230f      	movs	r3, #15
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	781b      	ldrb	r3, [r3, #0]
}
 8000d0a:	0018      	movs	r0, r3
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	b005      	add	sp, #20
 8000d10:	bd90      	pop	{r4, r7, pc}
 8000d12:	46c0      	nop			@ (mov r8, r8)
 8000d14:	20000008 	.word	0x20000008
 8000d18:	20000000 	.word	0x20000000
 8000d1c:	20000004 	.word	0x20000004

08000d20 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000d24:	4b05      	ldr	r3, [pc, #20]	@ (8000d3c <HAL_IncTick+0x1c>)
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	001a      	movs	r2, r3
 8000d2a:	4b05      	ldr	r3, [pc, #20]	@ (8000d40 <HAL_IncTick+0x20>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	18d2      	adds	r2, r2, r3
 8000d30:	4b03      	ldr	r3, [pc, #12]	@ (8000d40 <HAL_IncTick+0x20>)
 8000d32:	601a      	str	r2, [r3, #0]
}
 8000d34:	46c0      	nop			@ (mov r8, r8)
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	46c0      	nop			@ (mov r8, r8)
 8000d3c:	20000008 	.word	0x20000008
 8000d40:	20000108 	.word	0x20000108

08000d44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	af00      	add	r7, sp, #0
  return uwTick;
 8000d48:	4b02      	ldr	r3, [pc, #8]	@ (8000d54 <HAL_GetTick+0x10>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
}
 8000d4c:	0018      	movs	r0, r3
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	46c0      	nop			@ (mov r8, r8)
 8000d54:	20000108 	.word	0x20000108

08000d58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d58:	b590      	push	{r4, r7, lr}
 8000d5a:	b083      	sub	sp, #12
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	0002      	movs	r2, r0
 8000d60:	6039      	str	r1, [r7, #0]
 8000d62:	1dfb      	adds	r3, r7, #7
 8000d64:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000d66:	1dfb      	adds	r3, r7, #7
 8000d68:	781b      	ldrb	r3, [r3, #0]
 8000d6a:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d6c:	d828      	bhi.n	8000dc0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d6e:	4a2f      	ldr	r2, [pc, #188]	@ (8000e2c <__NVIC_SetPriority+0xd4>)
 8000d70:	1dfb      	adds	r3, r7, #7
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	b25b      	sxtb	r3, r3
 8000d76:	089b      	lsrs	r3, r3, #2
 8000d78:	33c0      	adds	r3, #192	@ 0xc0
 8000d7a:	009b      	lsls	r3, r3, #2
 8000d7c:	589b      	ldr	r3, [r3, r2]
 8000d7e:	1dfa      	adds	r2, r7, #7
 8000d80:	7812      	ldrb	r2, [r2, #0]
 8000d82:	0011      	movs	r1, r2
 8000d84:	2203      	movs	r2, #3
 8000d86:	400a      	ands	r2, r1
 8000d88:	00d2      	lsls	r2, r2, #3
 8000d8a:	21ff      	movs	r1, #255	@ 0xff
 8000d8c:	4091      	lsls	r1, r2
 8000d8e:	000a      	movs	r2, r1
 8000d90:	43d2      	mvns	r2, r2
 8000d92:	401a      	ands	r2, r3
 8000d94:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d96:	683b      	ldr	r3, [r7, #0]
 8000d98:	019b      	lsls	r3, r3, #6
 8000d9a:	22ff      	movs	r2, #255	@ 0xff
 8000d9c:	401a      	ands	r2, r3
 8000d9e:	1dfb      	adds	r3, r7, #7
 8000da0:	781b      	ldrb	r3, [r3, #0]
 8000da2:	0018      	movs	r0, r3
 8000da4:	2303      	movs	r3, #3
 8000da6:	4003      	ands	r3, r0
 8000da8:	00db      	lsls	r3, r3, #3
 8000daa:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000dac:	481f      	ldr	r0, [pc, #124]	@ (8000e2c <__NVIC_SetPriority+0xd4>)
 8000dae:	1dfb      	adds	r3, r7, #7
 8000db0:	781b      	ldrb	r3, [r3, #0]
 8000db2:	b25b      	sxtb	r3, r3
 8000db4:	089b      	lsrs	r3, r3, #2
 8000db6:	430a      	orrs	r2, r1
 8000db8:	33c0      	adds	r3, #192	@ 0xc0
 8000dba:	009b      	lsls	r3, r3, #2
 8000dbc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000dbe:	e031      	b.n	8000e24 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000dc0:	4a1b      	ldr	r2, [pc, #108]	@ (8000e30 <__NVIC_SetPriority+0xd8>)
 8000dc2:	1dfb      	adds	r3, r7, #7
 8000dc4:	781b      	ldrb	r3, [r3, #0]
 8000dc6:	0019      	movs	r1, r3
 8000dc8:	230f      	movs	r3, #15
 8000dca:	400b      	ands	r3, r1
 8000dcc:	3b08      	subs	r3, #8
 8000dce:	089b      	lsrs	r3, r3, #2
 8000dd0:	3306      	adds	r3, #6
 8000dd2:	009b      	lsls	r3, r3, #2
 8000dd4:	18d3      	adds	r3, r2, r3
 8000dd6:	3304      	adds	r3, #4
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	1dfa      	adds	r2, r7, #7
 8000ddc:	7812      	ldrb	r2, [r2, #0]
 8000dde:	0011      	movs	r1, r2
 8000de0:	2203      	movs	r2, #3
 8000de2:	400a      	ands	r2, r1
 8000de4:	00d2      	lsls	r2, r2, #3
 8000de6:	21ff      	movs	r1, #255	@ 0xff
 8000de8:	4091      	lsls	r1, r2
 8000dea:	000a      	movs	r2, r1
 8000dec:	43d2      	mvns	r2, r2
 8000dee:	401a      	ands	r2, r3
 8000df0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	019b      	lsls	r3, r3, #6
 8000df6:	22ff      	movs	r2, #255	@ 0xff
 8000df8:	401a      	ands	r2, r3
 8000dfa:	1dfb      	adds	r3, r7, #7
 8000dfc:	781b      	ldrb	r3, [r3, #0]
 8000dfe:	0018      	movs	r0, r3
 8000e00:	2303      	movs	r3, #3
 8000e02:	4003      	ands	r3, r0
 8000e04:	00db      	lsls	r3, r3, #3
 8000e06:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e08:	4809      	ldr	r0, [pc, #36]	@ (8000e30 <__NVIC_SetPriority+0xd8>)
 8000e0a:	1dfb      	adds	r3, r7, #7
 8000e0c:	781b      	ldrb	r3, [r3, #0]
 8000e0e:	001c      	movs	r4, r3
 8000e10:	230f      	movs	r3, #15
 8000e12:	4023      	ands	r3, r4
 8000e14:	3b08      	subs	r3, #8
 8000e16:	089b      	lsrs	r3, r3, #2
 8000e18:	430a      	orrs	r2, r1
 8000e1a:	3306      	adds	r3, #6
 8000e1c:	009b      	lsls	r3, r3, #2
 8000e1e:	18c3      	adds	r3, r0, r3
 8000e20:	3304      	adds	r3, #4
 8000e22:	601a      	str	r2, [r3, #0]
}
 8000e24:	46c0      	nop			@ (mov r8, r8)
 8000e26:	46bd      	mov	sp, r7
 8000e28:	b003      	add	sp, #12
 8000e2a:	bd90      	pop	{r4, r7, pc}
 8000e2c:	e000e100 	.word	0xe000e100
 8000e30:	e000ed00 	.word	0xe000ed00

08000e34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b082      	sub	sp, #8
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	1e5a      	subs	r2, r3, #1
 8000e40:	2380      	movs	r3, #128	@ 0x80
 8000e42:	045b      	lsls	r3, r3, #17
 8000e44:	429a      	cmp	r2, r3
 8000e46:	d301      	bcc.n	8000e4c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e48:	2301      	movs	r3, #1
 8000e4a:	e010      	b.n	8000e6e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e4c:	4b0a      	ldr	r3, [pc, #40]	@ (8000e78 <SysTick_Config+0x44>)
 8000e4e:	687a      	ldr	r2, [r7, #4]
 8000e50:	3a01      	subs	r2, #1
 8000e52:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e54:	2301      	movs	r3, #1
 8000e56:	425b      	negs	r3, r3
 8000e58:	2103      	movs	r1, #3
 8000e5a:	0018      	movs	r0, r3
 8000e5c:	f7ff ff7c 	bl	8000d58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e60:	4b05      	ldr	r3, [pc, #20]	@ (8000e78 <SysTick_Config+0x44>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e66:	4b04      	ldr	r3, [pc, #16]	@ (8000e78 <SysTick_Config+0x44>)
 8000e68:	2207      	movs	r2, #7
 8000e6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e6c:	2300      	movs	r3, #0
}
 8000e6e:	0018      	movs	r0, r3
 8000e70:	46bd      	mov	sp, r7
 8000e72:	b002      	add	sp, #8
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	46c0      	nop			@ (mov r8, r8)
 8000e78:	e000e010 	.word	0xe000e010

08000e7c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b084      	sub	sp, #16
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	60b9      	str	r1, [r7, #8]
 8000e84:	607a      	str	r2, [r7, #4]
 8000e86:	210f      	movs	r1, #15
 8000e88:	187b      	adds	r3, r7, r1
 8000e8a:	1c02      	adds	r2, r0, #0
 8000e8c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000e8e:	68ba      	ldr	r2, [r7, #8]
 8000e90:	187b      	adds	r3, r7, r1
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	b25b      	sxtb	r3, r3
 8000e96:	0011      	movs	r1, r2
 8000e98:	0018      	movs	r0, r3
 8000e9a:	f7ff ff5d 	bl	8000d58 <__NVIC_SetPriority>
}
 8000e9e:	46c0      	nop			@ (mov r8, r8)
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	b004      	add	sp, #16
 8000ea4:	bd80      	pop	{r7, pc}

08000ea6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ea6:	b580      	push	{r7, lr}
 8000ea8:	b082      	sub	sp, #8
 8000eaa:	af00      	add	r7, sp, #0
 8000eac:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	0018      	movs	r0, r3
 8000eb2:	f7ff ffbf 	bl	8000e34 <SysTick_Config>
 8000eb6:	0003      	movs	r3, r0
}
 8000eb8:	0018      	movs	r0, r3
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	b002      	add	sp, #8
 8000ebe:	bd80      	pop	{r7, pc}

08000ec0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b086      	sub	sp, #24
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
 8000ec8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ece:	e147      	b.n	8001160 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000ed0:	683b      	ldr	r3, [r7, #0]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	2101      	movs	r1, #1
 8000ed6:	697a      	ldr	r2, [r7, #20]
 8000ed8:	4091      	lsls	r1, r2
 8000eda:	000a      	movs	r2, r1
 8000edc:	4013      	ands	r3, r2
 8000ede:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d100      	bne.n	8000ee8 <HAL_GPIO_Init+0x28>
 8000ee6:	e138      	b.n	800115a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	685b      	ldr	r3, [r3, #4]
 8000eec:	2203      	movs	r2, #3
 8000eee:	4013      	ands	r3, r2
 8000ef0:	2b01      	cmp	r3, #1
 8000ef2:	d005      	beq.n	8000f00 <HAL_GPIO_Init+0x40>
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	685b      	ldr	r3, [r3, #4]
 8000ef8:	2203      	movs	r2, #3
 8000efa:	4013      	ands	r3, r2
 8000efc:	2b02      	cmp	r3, #2
 8000efe:	d130      	bne.n	8000f62 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	689b      	ldr	r3, [r3, #8]
 8000f04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	005b      	lsls	r3, r3, #1
 8000f0a:	2203      	movs	r2, #3
 8000f0c:	409a      	lsls	r2, r3
 8000f0e:	0013      	movs	r3, r2
 8000f10:	43da      	mvns	r2, r3
 8000f12:	693b      	ldr	r3, [r7, #16]
 8000f14:	4013      	ands	r3, r2
 8000f16:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	68da      	ldr	r2, [r3, #12]
 8000f1c:	697b      	ldr	r3, [r7, #20]
 8000f1e:	005b      	lsls	r3, r3, #1
 8000f20:	409a      	lsls	r2, r3
 8000f22:	0013      	movs	r3, r2
 8000f24:	693a      	ldr	r2, [r7, #16]
 8000f26:	4313      	orrs	r3, r2
 8000f28:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	693a      	ldr	r2, [r7, #16]
 8000f2e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	685b      	ldr	r3, [r3, #4]
 8000f34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000f36:	2201      	movs	r2, #1
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	409a      	lsls	r2, r3
 8000f3c:	0013      	movs	r3, r2
 8000f3e:	43da      	mvns	r2, r3
 8000f40:	693b      	ldr	r3, [r7, #16]
 8000f42:	4013      	ands	r3, r2
 8000f44:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	685b      	ldr	r3, [r3, #4]
 8000f4a:	091b      	lsrs	r3, r3, #4
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	401a      	ands	r2, r3
 8000f50:	697b      	ldr	r3, [r7, #20]
 8000f52:	409a      	lsls	r2, r3
 8000f54:	0013      	movs	r3, r2
 8000f56:	693a      	ldr	r2, [r7, #16]
 8000f58:	4313      	orrs	r3, r2
 8000f5a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	693a      	ldr	r2, [r7, #16]
 8000f60:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	685b      	ldr	r3, [r3, #4]
 8000f66:	2203      	movs	r2, #3
 8000f68:	4013      	ands	r3, r2
 8000f6a:	2b03      	cmp	r3, #3
 8000f6c:	d017      	beq.n	8000f9e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	68db      	ldr	r3, [r3, #12]
 8000f72:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000f74:	697b      	ldr	r3, [r7, #20]
 8000f76:	005b      	lsls	r3, r3, #1
 8000f78:	2203      	movs	r2, #3
 8000f7a:	409a      	lsls	r2, r3
 8000f7c:	0013      	movs	r3, r2
 8000f7e:	43da      	mvns	r2, r3
 8000f80:	693b      	ldr	r3, [r7, #16]
 8000f82:	4013      	ands	r3, r2
 8000f84:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	689a      	ldr	r2, [r3, #8]
 8000f8a:	697b      	ldr	r3, [r7, #20]
 8000f8c:	005b      	lsls	r3, r3, #1
 8000f8e:	409a      	lsls	r2, r3
 8000f90:	0013      	movs	r3, r2
 8000f92:	693a      	ldr	r2, [r7, #16]
 8000f94:	4313      	orrs	r3, r2
 8000f96:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	693a      	ldr	r2, [r7, #16]
 8000f9c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	2203      	movs	r2, #3
 8000fa4:	4013      	ands	r3, r2
 8000fa6:	2b02      	cmp	r3, #2
 8000fa8:	d123      	bne.n	8000ff2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000faa:	697b      	ldr	r3, [r7, #20]
 8000fac:	08da      	lsrs	r2, r3, #3
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	3208      	adds	r2, #8
 8000fb2:	0092      	lsls	r2, r2, #2
 8000fb4:	58d3      	ldr	r3, [r2, r3]
 8000fb6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000fb8:	697b      	ldr	r3, [r7, #20]
 8000fba:	2207      	movs	r2, #7
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	009b      	lsls	r3, r3, #2
 8000fc0:	220f      	movs	r2, #15
 8000fc2:	409a      	lsls	r2, r3
 8000fc4:	0013      	movs	r3, r2
 8000fc6:	43da      	mvns	r2, r3
 8000fc8:	693b      	ldr	r3, [r7, #16]
 8000fca:	4013      	ands	r3, r2
 8000fcc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	691a      	ldr	r2, [r3, #16]
 8000fd2:	697b      	ldr	r3, [r7, #20]
 8000fd4:	2107      	movs	r1, #7
 8000fd6:	400b      	ands	r3, r1
 8000fd8:	009b      	lsls	r3, r3, #2
 8000fda:	409a      	lsls	r2, r3
 8000fdc:	0013      	movs	r3, r2
 8000fde:	693a      	ldr	r2, [r7, #16]
 8000fe0:	4313      	orrs	r3, r2
 8000fe2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	08da      	lsrs	r2, r3, #3
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	3208      	adds	r2, #8
 8000fec:	0092      	lsls	r2, r2, #2
 8000fee:	6939      	ldr	r1, [r7, #16]
 8000ff0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	005b      	lsls	r3, r3, #1
 8000ffc:	2203      	movs	r2, #3
 8000ffe:	409a      	lsls	r2, r3
 8001000:	0013      	movs	r3, r2
 8001002:	43da      	mvns	r2, r3
 8001004:	693b      	ldr	r3, [r7, #16]
 8001006:	4013      	ands	r3, r2
 8001008:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	685b      	ldr	r3, [r3, #4]
 800100e:	2203      	movs	r2, #3
 8001010:	401a      	ands	r2, r3
 8001012:	697b      	ldr	r3, [r7, #20]
 8001014:	005b      	lsls	r3, r3, #1
 8001016:	409a      	lsls	r2, r3
 8001018:	0013      	movs	r3, r2
 800101a:	693a      	ldr	r2, [r7, #16]
 800101c:	4313      	orrs	r3, r2
 800101e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	693a      	ldr	r2, [r7, #16]
 8001024:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	685a      	ldr	r2, [r3, #4]
 800102a:	23c0      	movs	r3, #192	@ 0xc0
 800102c:	029b      	lsls	r3, r3, #10
 800102e:	4013      	ands	r3, r2
 8001030:	d100      	bne.n	8001034 <HAL_GPIO_Init+0x174>
 8001032:	e092      	b.n	800115a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001034:	4a50      	ldr	r2, [pc, #320]	@ (8001178 <HAL_GPIO_Init+0x2b8>)
 8001036:	697b      	ldr	r3, [r7, #20]
 8001038:	089b      	lsrs	r3, r3, #2
 800103a:	3318      	adds	r3, #24
 800103c:	009b      	lsls	r3, r3, #2
 800103e:	589b      	ldr	r3, [r3, r2]
 8001040:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001042:	697b      	ldr	r3, [r7, #20]
 8001044:	2203      	movs	r2, #3
 8001046:	4013      	ands	r3, r2
 8001048:	00db      	lsls	r3, r3, #3
 800104a:	220f      	movs	r2, #15
 800104c:	409a      	lsls	r2, r3
 800104e:	0013      	movs	r3, r2
 8001050:	43da      	mvns	r2, r3
 8001052:	693b      	ldr	r3, [r7, #16]
 8001054:	4013      	ands	r3, r2
 8001056:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001058:	687a      	ldr	r2, [r7, #4]
 800105a:	23a0      	movs	r3, #160	@ 0xa0
 800105c:	05db      	lsls	r3, r3, #23
 800105e:	429a      	cmp	r2, r3
 8001060:	d013      	beq.n	800108a <HAL_GPIO_Init+0x1ca>
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	4a45      	ldr	r2, [pc, #276]	@ (800117c <HAL_GPIO_Init+0x2bc>)
 8001066:	4293      	cmp	r3, r2
 8001068:	d00d      	beq.n	8001086 <HAL_GPIO_Init+0x1c6>
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	4a44      	ldr	r2, [pc, #272]	@ (8001180 <HAL_GPIO_Init+0x2c0>)
 800106e:	4293      	cmp	r3, r2
 8001070:	d007      	beq.n	8001082 <HAL_GPIO_Init+0x1c2>
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	4a43      	ldr	r2, [pc, #268]	@ (8001184 <HAL_GPIO_Init+0x2c4>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d101      	bne.n	800107e <HAL_GPIO_Init+0x1be>
 800107a:	2303      	movs	r3, #3
 800107c:	e006      	b.n	800108c <HAL_GPIO_Init+0x1cc>
 800107e:	2305      	movs	r3, #5
 8001080:	e004      	b.n	800108c <HAL_GPIO_Init+0x1cc>
 8001082:	2302      	movs	r3, #2
 8001084:	e002      	b.n	800108c <HAL_GPIO_Init+0x1cc>
 8001086:	2301      	movs	r3, #1
 8001088:	e000      	b.n	800108c <HAL_GPIO_Init+0x1cc>
 800108a:	2300      	movs	r3, #0
 800108c:	697a      	ldr	r2, [r7, #20]
 800108e:	2103      	movs	r1, #3
 8001090:	400a      	ands	r2, r1
 8001092:	00d2      	lsls	r2, r2, #3
 8001094:	4093      	lsls	r3, r2
 8001096:	693a      	ldr	r2, [r7, #16]
 8001098:	4313      	orrs	r3, r2
 800109a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800109c:	4936      	ldr	r1, [pc, #216]	@ (8001178 <HAL_GPIO_Init+0x2b8>)
 800109e:	697b      	ldr	r3, [r7, #20]
 80010a0:	089b      	lsrs	r3, r3, #2
 80010a2:	3318      	adds	r3, #24
 80010a4:	009b      	lsls	r3, r3, #2
 80010a6:	693a      	ldr	r2, [r7, #16]
 80010a8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80010aa:	4b33      	ldr	r3, [pc, #204]	@ (8001178 <HAL_GPIO_Init+0x2b8>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	43da      	mvns	r2, r3
 80010b4:	693b      	ldr	r3, [r7, #16]
 80010b6:	4013      	ands	r3, r2
 80010b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	685a      	ldr	r2, [r3, #4]
 80010be:	2380      	movs	r3, #128	@ 0x80
 80010c0:	035b      	lsls	r3, r3, #13
 80010c2:	4013      	ands	r3, r2
 80010c4:	d003      	beq.n	80010ce <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80010c6:	693a      	ldr	r2, [r7, #16]
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	4313      	orrs	r3, r2
 80010cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80010ce:	4b2a      	ldr	r3, [pc, #168]	@ (8001178 <HAL_GPIO_Init+0x2b8>)
 80010d0:	693a      	ldr	r2, [r7, #16]
 80010d2:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80010d4:	4b28      	ldr	r3, [pc, #160]	@ (8001178 <HAL_GPIO_Init+0x2b8>)
 80010d6:	685b      	ldr	r3, [r3, #4]
 80010d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	43da      	mvns	r2, r3
 80010de:	693b      	ldr	r3, [r7, #16]
 80010e0:	4013      	ands	r3, r2
 80010e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	685a      	ldr	r2, [r3, #4]
 80010e8:	2380      	movs	r3, #128	@ 0x80
 80010ea:	039b      	lsls	r3, r3, #14
 80010ec:	4013      	ands	r3, r2
 80010ee:	d003      	beq.n	80010f8 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80010f0:	693a      	ldr	r2, [r7, #16]
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	4313      	orrs	r3, r2
 80010f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80010f8:	4b1f      	ldr	r3, [pc, #124]	@ (8001178 <HAL_GPIO_Init+0x2b8>)
 80010fa:	693a      	ldr	r2, [r7, #16]
 80010fc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80010fe:	4a1e      	ldr	r2, [pc, #120]	@ (8001178 <HAL_GPIO_Init+0x2b8>)
 8001100:	2384      	movs	r3, #132	@ 0x84
 8001102:	58d3      	ldr	r3, [r2, r3]
 8001104:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	43da      	mvns	r2, r3
 800110a:	693b      	ldr	r3, [r7, #16]
 800110c:	4013      	ands	r3, r2
 800110e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	685a      	ldr	r2, [r3, #4]
 8001114:	2380      	movs	r3, #128	@ 0x80
 8001116:	029b      	lsls	r3, r3, #10
 8001118:	4013      	ands	r3, r2
 800111a:	d003      	beq.n	8001124 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800111c:	693a      	ldr	r2, [r7, #16]
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	4313      	orrs	r3, r2
 8001122:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001124:	4914      	ldr	r1, [pc, #80]	@ (8001178 <HAL_GPIO_Init+0x2b8>)
 8001126:	2284      	movs	r2, #132	@ 0x84
 8001128:	693b      	ldr	r3, [r7, #16]
 800112a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 800112c:	4a12      	ldr	r2, [pc, #72]	@ (8001178 <HAL_GPIO_Init+0x2b8>)
 800112e:	2380      	movs	r3, #128	@ 0x80
 8001130:	58d3      	ldr	r3, [r2, r3]
 8001132:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	43da      	mvns	r2, r3
 8001138:	693b      	ldr	r3, [r7, #16]
 800113a:	4013      	ands	r3, r2
 800113c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	685a      	ldr	r2, [r3, #4]
 8001142:	2380      	movs	r3, #128	@ 0x80
 8001144:	025b      	lsls	r3, r3, #9
 8001146:	4013      	ands	r3, r2
 8001148:	d003      	beq.n	8001152 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800114a:	693a      	ldr	r2, [r7, #16]
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	4313      	orrs	r3, r2
 8001150:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001152:	4909      	ldr	r1, [pc, #36]	@ (8001178 <HAL_GPIO_Init+0x2b8>)
 8001154:	2280      	movs	r2, #128	@ 0x80
 8001156:	693b      	ldr	r3, [r7, #16]
 8001158:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800115a:	697b      	ldr	r3, [r7, #20]
 800115c:	3301      	adds	r3, #1
 800115e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	681a      	ldr	r2, [r3, #0]
 8001164:	697b      	ldr	r3, [r7, #20]
 8001166:	40da      	lsrs	r2, r3
 8001168:	1e13      	subs	r3, r2, #0
 800116a:	d000      	beq.n	800116e <HAL_GPIO_Init+0x2ae>
 800116c:	e6b0      	b.n	8000ed0 <HAL_GPIO_Init+0x10>
  }
}
 800116e:	46c0      	nop			@ (mov r8, r8)
 8001170:	46c0      	nop			@ (mov r8, r8)
 8001172:	46bd      	mov	sp, r7
 8001174:	b006      	add	sp, #24
 8001176:	bd80      	pop	{r7, pc}
 8001178:	40021800 	.word	0x40021800
 800117c:	50000400 	.word	0x50000400
 8001180:	50000800 	.word	0x50000800
 8001184:	50000c00 	.word	0x50000c00

08001188 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
 8001190:	0008      	movs	r0, r1
 8001192:	0011      	movs	r1, r2
 8001194:	1cbb      	adds	r3, r7, #2
 8001196:	1c02      	adds	r2, r0, #0
 8001198:	801a      	strh	r2, [r3, #0]
 800119a:	1c7b      	adds	r3, r7, #1
 800119c:	1c0a      	adds	r2, r1, #0
 800119e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80011a0:	1c7b      	adds	r3, r7, #1
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d004      	beq.n	80011b2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80011a8:	1cbb      	adds	r3, r7, #2
 80011aa:	881a      	ldrh	r2, [r3, #0]
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80011b0:	e003      	b.n	80011ba <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80011b2:	1cbb      	adds	r3, r7, #2
 80011b4:	881a      	ldrh	r2, [r3, #0]
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80011ba:	46c0      	nop			@ (mov r8, r8)
 80011bc:	46bd      	mov	sp, r7
 80011be:	b002      	add	sp, #8
 80011c0:	bd80      	pop	{r7, pc}
	...

080011c4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b084      	sub	sp, #16
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80011cc:	4b19      	ldr	r3, [pc, #100]	@ (8001234 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4a19      	ldr	r2, [pc, #100]	@ (8001238 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80011d2:	4013      	ands	r3, r2
 80011d4:	0019      	movs	r1, r3
 80011d6:	4b17      	ldr	r3, [pc, #92]	@ (8001234 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80011d8:	687a      	ldr	r2, [r7, #4]
 80011da:	430a      	orrs	r2, r1
 80011dc:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80011de:	687a      	ldr	r2, [r7, #4]
 80011e0:	2380      	movs	r3, #128	@ 0x80
 80011e2:	009b      	lsls	r3, r3, #2
 80011e4:	429a      	cmp	r2, r3
 80011e6:	d11f      	bne.n	8001228 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80011e8:	4b14      	ldr	r3, [pc, #80]	@ (800123c <HAL_PWREx_ControlVoltageScaling+0x78>)
 80011ea:	681a      	ldr	r2, [r3, #0]
 80011ec:	0013      	movs	r3, r2
 80011ee:	005b      	lsls	r3, r3, #1
 80011f0:	189b      	adds	r3, r3, r2
 80011f2:	005b      	lsls	r3, r3, #1
 80011f4:	4912      	ldr	r1, [pc, #72]	@ (8001240 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80011f6:	0018      	movs	r0, r3
 80011f8:	f7fe ff84 	bl	8000104 <__udivsi3>
 80011fc:	0003      	movs	r3, r0
 80011fe:	3301      	adds	r3, #1
 8001200:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001202:	e008      	b.n	8001216 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d003      	beq.n	8001212 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	3b01      	subs	r3, #1
 800120e:	60fb      	str	r3, [r7, #12]
 8001210:	e001      	b.n	8001216 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001212:	2303      	movs	r3, #3
 8001214:	e009      	b.n	800122a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001216:	4b07      	ldr	r3, [pc, #28]	@ (8001234 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001218:	695a      	ldr	r2, [r3, #20]
 800121a:	2380      	movs	r3, #128	@ 0x80
 800121c:	00db      	lsls	r3, r3, #3
 800121e:	401a      	ands	r2, r3
 8001220:	2380      	movs	r3, #128	@ 0x80
 8001222:	00db      	lsls	r3, r3, #3
 8001224:	429a      	cmp	r2, r3
 8001226:	d0ed      	beq.n	8001204 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001228:	2300      	movs	r3, #0
}
 800122a:	0018      	movs	r0, r3
 800122c:	46bd      	mov	sp, r7
 800122e:	b004      	add	sp, #16
 8001230:	bd80      	pop	{r7, pc}
 8001232:	46c0      	nop			@ (mov r8, r8)
 8001234:	40007000 	.word	0x40007000
 8001238:	fffff9ff 	.word	0xfffff9ff
 800123c:	20000000 	.word	0x20000000
 8001240:	000f4240 	.word	0x000f4240

08001244 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8001248:	4b03      	ldr	r3, [pc, #12]	@ (8001258 <LL_RCC_GetAPB1Prescaler+0x14>)
 800124a:	689a      	ldr	r2, [r3, #8]
 800124c:	23e0      	movs	r3, #224	@ 0xe0
 800124e:	01db      	lsls	r3, r3, #7
 8001250:	4013      	ands	r3, r2
}
 8001252:	0018      	movs	r0, r3
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}
 8001258:	40021000 	.word	0x40021000

0800125c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b088      	sub	sp, #32
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d101      	bne.n	800126e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800126a:	2301      	movs	r3, #1
 800126c:	e2fe      	b.n	800186c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	2201      	movs	r2, #1
 8001274:	4013      	ands	r3, r2
 8001276:	d100      	bne.n	800127a <HAL_RCC_OscConfig+0x1e>
 8001278:	e07c      	b.n	8001374 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800127a:	4bc3      	ldr	r3, [pc, #780]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 800127c:	689b      	ldr	r3, [r3, #8]
 800127e:	2238      	movs	r2, #56	@ 0x38
 8001280:	4013      	ands	r3, r2
 8001282:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001284:	4bc0      	ldr	r3, [pc, #768]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 8001286:	68db      	ldr	r3, [r3, #12]
 8001288:	2203      	movs	r2, #3
 800128a:	4013      	ands	r3, r2
 800128c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800128e:	69bb      	ldr	r3, [r7, #24]
 8001290:	2b10      	cmp	r3, #16
 8001292:	d102      	bne.n	800129a <HAL_RCC_OscConfig+0x3e>
 8001294:	697b      	ldr	r3, [r7, #20]
 8001296:	2b03      	cmp	r3, #3
 8001298:	d002      	beq.n	80012a0 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800129a:	69bb      	ldr	r3, [r7, #24]
 800129c:	2b08      	cmp	r3, #8
 800129e:	d10b      	bne.n	80012b8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012a0:	4bb9      	ldr	r3, [pc, #740]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 80012a2:	681a      	ldr	r2, [r3, #0]
 80012a4:	2380      	movs	r3, #128	@ 0x80
 80012a6:	029b      	lsls	r3, r3, #10
 80012a8:	4013      	ands	r3, r2
 80012aa:	d062      	beq.n	8001372 <HAL_RCC_OscConfig+0x116>
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d15e      	bne.n	8001372 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80012b4:	2301      	movs	r3, #1
 80012b6:	e2d9      	b.n	800186c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	685a      	ldr	r2, [r3, #4]
 80012bc:	2380      	movs	r3, #128	@ 0x80
 80012be:	025b      	lsls	r3, r3, #9
 80012c0:	429a      	cmp	r2, r3
 80012c2:	d107      	bne.n	80012d4 <HAL_RCC_OscConfig+0x78>
 80012c4:	4bb0      	ldr	r3, [pc, #704]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 80012c6:	681a      	ldr	r2, [r3, #0]
 80012c8:	4baf      	ldr	r3, [pc, #700]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 80012ca:	2180      	movs	r1, #128	@ 0x80
 80012cc:	0249      	lsls	r1, r1, #9
 80012ce:	430a      	orrs	r2, r1
 80012d0:	601a      	str	r2, [r3, #0]
 80012d2:	e020      	b.n	8001316 <HAL_RCC_OscConfig+0xba>
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	685a      	ldr	r2, [r3, #4]
 80012d8:	23a0      	movs	r3, #160	@ 0xa0
 80012da:	02db      	lsls	r3, r3, #11
 80012dc:	429a      	cmp	r2, r3
 80012de:	d10e      	bne.n	80012fe <HAL_RCC_OscConfig+0xa2>
 80012e0:	4ba9      	ldr	r3, [pc, #676]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 80012e2:	681a      	ldr	r2, [r3, #0]
 80012e4:	4ba8      	ldr	r3, [pc, #672]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 80012e6:	2180      	movs	r1, #128	@ 0x80
 80012e8:	02c9      	lsls	r1, r1, #11
 80012ea:	430a      	orrs	r2, r1
 80012ec:	601a      	str	r2, [r3, #0]
 80012ee:	4ba6      	ldr	r3, [pc, #664]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 80012f0:	681a      	ldr	r2, [r3, #0]
 80012f2:	4ba5      	ldr	r3, [pc, #660]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 80012f4:	2180      	movs	r1, #128	@ 0x80
 80012f6:	0249      	lsls	r1, r1, #9
 80012f8:	430a      	orrs	r2, r1
 80012fa:	601a      	str	r2, [r3, #0]
 80012fc:	e00b      	b.n	8001316 <HAL_RCC_OscConfig+0xba>
 80012fe:	4ba2      	ldr	r3, [pc, #648]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 8001300:	681a      	ldr	r2, [r3, #0]
 8001302:	4ba1      	ldr	r3, [pc, #644]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 8001304:	49a1      	ldr	r1, [pc, #644]	@ (800158c <HAL_RCC_OscConfig+0x330>)
 8001306:	400a      	ands	r2, r1
 8001308:	601a      	str	r2, [r3, #0]
 800130a:	4b9f      	ldr	r3, [pc, #636]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 800130c:	681a      	ldr	r2, [r3, #0]
 800130e:	4b9e      	ldr	r3, [pc, #632]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 8001310:	499f      	ldr	r1, [pc, #636]	@ (8001590 <HAL_RCC_OscConfig+0x334>)
 8001312:	400a      	ands	r2, r1
 8001314:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	2b00      	cmp	r3, #0
 800131c:	d014      	beq.n	8001348 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800131e:	f7ff fd11 	bl	8000d44 <HAL_GetTick>
 8001322:	0003      	movs	r3, r0
 8001324:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001326:	e008      	b.n	800133a <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001328:	f7ff fd0c 	bl	8000d44 <HAL_GetTick>
 800132c:	0002      	movs	r2, r0
 800132e:	693b      	ldr	r3, [r7, #16]
 8001330:	1ad3      	subs	r3, r2, r3
 8001332:	2b64      	cmp	r3, #100	@ 0x64
 8001334:	d901      	bls.n	800133a <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8001336:	2303      	movs	r3, #3
 8001338:	e298      	b.n	800186c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800133a:	4b93      	ldr	r3, [pc, #588]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 800133c:	681a      	ldr	r2, [r3, #0]
 800133e:	2380      	movs	r3, #128	@ 0x80
 8001340:	029b      	lsls	r3, r3, #10
 8001342:	4013      	ands	r3, r2
 8001344:	d0f0      	beq.n	8001328 <HAL_RCC_OscConfig+0xcc>
 8001346:	e015      	b.n	8001374 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001348:	f7ff fcfc 	bl	8000d44 <HAL_GetTick>
 800134c:	0003      	movs	r3, r0
 800134e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001350:	e008      	b.n	8001364 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001352:	f7ff fcf7 	bl	8000d44 <HAL_GetTick>
 8001356:	0002      	movs	r2, r0
 8001358:	693b      	ldr	r3, [r7, #16]
 800135a:	1ad3      	subs	r3, r2, r3
 800135c:	2b64      	cmp	r3, #100	@ 0x64
 800135e:	d901      	bls.n	8001364 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001360:	2303      	movs	r3, #3
 8001362:	e283      	b.n	800186c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001364:	4b88      	ldr	r3, [pc, #544]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 8001366:	681a      	ldr	r2, [r3, #0]
 8001368:	2380      	movs	r3, #128	@ 0x80
 800136a:	029b      	lsls	r3, r3, #10
 800136c:	4013      	ands	r3, r2
 800136e:	d1f0      	bne.n	8001352 <HAL_RCC_OscConfig+0xf6>
 8001370:	e000      	b.n	8001374 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001372:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	2202      	movs	r2, #2
 800137a:	4013      	ands	r3, r2
 800137c:	d100      	bne.n	8001380 <HAL_RCC_OscConfig+0x124>
 800137e:	e099      	b.n	80014b4 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001380:	4b81      	ldr	r3, [pc, #516]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 8001382:	689b      	ldr	r3, [r3, #8]
 8001384:	2238      	movs	r2, #56	@ 0x38
 8001386:	4013      	ands	r3, r2
 8001388:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800138a:	4b7f      	ldr	r3, [pc, #508]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 800138c:	68db      	ldr	r3, [r3, #12]
 800138e:	2203      	movs	r2, #3
 8001390:	4013      	ands	r3, r2
 8001392:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001394:	69bb      	ldr	r3, [r7, #24]
 8001396:	2b10      	cmp	r3, #16
 8001398:	d102      	bne.n	80013a0 <HAL_RCC_OscConfig+0x144>
 800139a:	697b      	ldr	r3, [r7, #20]
 800139c:	2b02      	cmp	r3, #2
 800139e:	d002      	beq.n	80013a6 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80013a0:	69bb      	ldr	r3, [r7, #24]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d135      	bne.n	8001412 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80013a6:	4b78      	ldr	r3, [pc, #480]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 80013a8:	681a      	ldr	r2, [r3, #0]
 80013aa:	2380      	movs	r3, #128	@ 0x80
 80013ac:	00db      	lsls	r3, r3, #3
 80013ae:	4013      	ands	r3, r2
 80013b0:	d005      	beq.n	80013be <HAL_RCC_OscConfig+0x162>
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	68db      	ldr	r3, [r3, #12]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d101      	bne.n	80013be <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80013ba:	2301      	movs	r3, #1
 80013bc:	e256      	b.n	800186c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013be:	4b72      	ldr	r3, [pc, #456]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 80013c0:	685b      	ldr	r3, [r3, #4]
 80013c2:	4a74      	ldr	r2, [pc, #464]	@ (8001594 <HAL_RCC_OscConfig+0x338>)
 80013c4:	4013      	ands	r3, r2
 80013c6:	0019      	movs	r1, r3
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	695b      	ldr	r3, [r3, #20]
 80013cc:	021a      	lsls	r2, r3, #8
 80013ce:	4b6e      	ldr	r3, [pc, #440]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 80013d0:	430a      	orrs	r2, r1
 80013d2:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80013d4:	69bb      	ldr	r3, [r7, #24]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d112      	bne.n	8001400 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80013da:	4b6b      	ldr	r3, [pc, #428]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	4a6e      	ldr	r2, [pc, #440]	@ (8001598 <HAL_RCC_OscConfig+0x33c>)
 80013e0:	4013      	ands	r3, r2
 80013e2:	0019      	movs	r1, r3
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	691a      	ldr	r2, [r3, #16]
 80013e8:	4b67      	ldr	r3, [pc, #412]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 80013ea:	430a      	orrs	r2, r1
 80013ec:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80013ee:	4b66      	ldr	r3, [pc, #408]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	0adb      	lsrs	r3, r3, #11
 80013f4:	2207      	movs	r2, #7
 80013f6:	4013      	ands	r3, r2
 80013f8:	4a68      	ldr	r2, [pc, #416]	@ (800159c <HAL_RCC_OscConfig+0x340>)
 80013fa:	40da      	lsrs	r2, r3
 80013fc:	4b68      	ldr	r3, [pc, #416]	@ (80015a0 <HAL_RCC_OscConfig+0x344>)
 80013fe:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001400:	4b68      	ldr	r3, [pc, #416]	@ (80015a4 <HAL_RCC_OscConfig+0x348>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	0018      	movs	r0, r3
 8001406:	f7ff fc41 	bl	8000c8c <HAL_InitTick>
 800140a:	1e03      	subs	r3, r0, #0
 800140c:	d051      	beq.n	80014b2 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800140e:	2301      	movs	r3, #1
 8001410:	e22c      	b.n	800186c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	68db      	ldr	r3, [r3, #12]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d030      	beq.n	800147c <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800141a:	4b5b      	ldr	r3, [pc, #364]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4a5e      	ldr	r2, [pc, #376]	@ (8001598 <HAL_RCC_OscConfig+0x33c>)
 8001420:	4013      	ands	r3, r2
 8001422:	0019      	movs	r1, r3
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	691a      	ldr	r2, [r3, #16]
 8001428:	4b57      	ldr	r3, [pc, #348]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 800142a:	430a      	orrs	r2, r1
 800142c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800142e:	4b56      	ldr	r3, [pc, #344]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 8001430:	681a      	ldr	r2, [r3, #0]
 8001432:	4b55      	ldr	r3, [pc, #340]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 8001434:	2180      	movs	r1, #128	@ 0x80
 8001436:	0049      	lsls	r1, r1, #1
 8001438:	430a      	orrs	r2, r1
 800143a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800143c:	f7ff fc82 	bl	8000d44 <HAL_GetTick>
 8001440:	0003      	movs	r3, r0
 8001442:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001444:	e008      	b.n	8001458 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001446:	f7ff fc7d 	bl	8000d44 <HAL_GetTick>
 800144a:	0002      	movs	r2, r0
 800144c:	693b      	ldr	r3, [r7, #16]
 800144e:	1ad3      	subs	r3, r2, r3
 8001450:	2b02      	cmp	r3, #2
 8001452:	d901      	bls.n	8001458 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001454:	2303      	movs	r3, #3
 8001456:	e209      	b.n	800186c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001458:	4b4b      	ldr	r3, [pc, #300]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 800145a:	681a      	ldr	r2, [r3, #0]
 800145c:	2380      	movs	r3, #128	@ 0x80
 800145e:	00db      	lsls	r3, r3, #3
 8001460:	4013      	ands	r3, r2
 8001462:	d0f0      	beq.n	8001446 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001464:	4b48      	ldr	r3, [pc, #288]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	4a4a      	ldr	r2, [pc, #296]	@ (8001594 <HAL_RCC_OscConfig+0x338>)
 800146a:	4013      	ands	r3, r2
 800146c:	0019      	movs	r1, r3
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	695b      	ldr	r3, [r3, #20]
 8001472:	021a      	lsls	r2, r3, #8
 8001474:	4b44      	ldr	r3, [pc, #272]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 8001476:	430a      	orrs	r2, r1
 8001478:	605a      	str	r2, [r3, #4]
 800147a:	e01b      	b.n	80014b4 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800147c:	4b42      	ldr	r3, [pc, #264]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 800147e:	681a      	ldr	r2, [r3, #0]
 8001480:	4b41      	ldr	r3, [pc, #260]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 8001482:	4949      	ldr	r1, [pc, #292]	@ (80015a8 <HAL_RCC_OscConfig+0x34c>)
 8001484:	400a      	ands	r2, r1
 8001486:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001488:	f7ff fc5c 	bl	8000d44 <HAL_GetTick>
 800148c:	0003      	movs	r3, r0
 800148e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001490:	e008      	b.n	80014a4 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001492:	f7ff fc57 	bl	8000d44 <HAL_GetTick>
 8001496:	0002      	movs	r2, r0
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	1ad3      	subs	r3, r2, r3
 800149c:	2b02      	cmp	r3, #2
 800149e:	d901      	bls.n	80014a4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80014a0:	2303      	movs	r3, #3
 80014a2:	e1e3      	b.n	800186c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80014a4:	4b38      	ldr	r3, [pc, #224]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 80014a6:	681a      	ldr	r2, [r3, #0]
 80014a8:	2380      	movs	r3, #128	@ 0x80
 80014aa:	00db      	lsls	r3, r3, #3
 80014ac:	4013      	ands	r3, r2
 80014ae:	d1f0      	bne.n	8001492 <HAL_RCC_OscConfig+0x236>
 80014b0:	e000      	b.n	80014b4 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80014b2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	2208      	movs	r2, #8
 80014ba:	4013      	ands	r3, r2
 80014bc:	d047      	beq.n	800154e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80014be:	4b32      	ldr	r3, [pc, #200]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 80014c0:	689b      	ldr	r3, [r3, #8]
 80014c2:	2238      	movs	r2, #56	@ 0x38
 80014c4:	4013      	ands	r3, r2
 80014c6:	2b18      	cmp	r3, #24
 80014c8:	d10a      	bne.n	80014e0 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80014ca:	4b2f      	ldr	r3, [pc, #188]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 80014cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014ce:	2202      	movs	r2, #2
 80014d0:	4013      	ands	r3, r2
 80014d2:	d03c      	beq.n	800154e <HAL_RCC_OscConfig+0x2f2>
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	699b      	ldr	r3, [r3, #24]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d138      	bne.n	800154e <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80014dc:	2301      	movs	r3, #1
 80014de:	e1c5      	b.n	800186c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	699b      	ldr	r3, [r3, #24]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d019      	beq.n	800151c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80014e8:	4b27      	ldr	r3, [pc, #156]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 80014ea:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80014ec:	4b26      	ldr	r3, [pc, #152]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 80014ee:	2101      	movs	r1, #1
 80014f0:	430a      	orrs	r2, r1
 80014f2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014f4:	f7ff fc26 	bl	8000d44 <HAL_GetTick>
 80014f8:	0003      	movs	r3, r0
 80014fa:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80014fc:	e008      	b.n	8001510 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014fe:	f7ff fc21 	bl	8000d44 <HAL_GetTick>
 8001502:	0002      	movs	r2, r0
 8001504:	693b      	ldr	r3, [r7, #16]
 8001506:	1ad3      	subs	r3, r2, r3
 8001508:	2b02      	cmp	r3, #2
 800150a:	d901      	bls.n	8001510 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800150c:	2303      	movs	r3, #3
 800150e:	e1ad      	b.n	800186c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001510:	4b1d      	ldr	r3, [pc, #116]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 8001512:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001514:	2202      	movs	r2, #2
 8001516:	4013      	ands	r3, r2
 8001518:	d0f1      	beq.n	80014fe <HAL_RCC_OscConfig+0x2a2>
 800151a:	e018      	b.n	800154e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800151c:	4b1a      	ldr	r3, [pc, #104]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 800151e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001520:	4b19      	ldr	r3, [pc, #100]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 8001522:	2101      	movs	r1, #1
 8001524:	438a      	bics	r2, r1
 8001526:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001528:	f7ff fc0c 	bl	8000d44 <HAL_GetTick>
 800152c:	0003      	movs	r3, r0
 800152e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001530:	e008      	b.n	8001544 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001532:	f7ff fc07 	bl	8000d44 <HAL_GetTick>
 8001536:	0002      	movs	r2, r0
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	1ad3      	subs	r3, r2, r3
 800153c:	2b02      	cmp	r3, #2
 800153e:	d901      	bls.n	8001544 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001540:	2303      	movs	r3, #3
 8001542:	e193      	b.n	800186c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001544:	4b10      	ldr	r3, [pc, #64]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 8001546:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001548:	2202      	movs	r2, #2
 800154a:	4013      	ands	r3, r2
 800154c:	d1f1      	bne.n	8001532 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	2204      	movs	r2, #4
 8001554:	4013      	ands	r3, r2
 8001556:	d100      	bne.n	800155a <HAL_RCC_OscConfig+0x2fe>
 8001558:	e0c6      	b.n	80016e8 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800155a:	231f      	movs	r3, #31
 800155c:	18fb      	adds	r3, r7, r3
 800155e:	2200      	movs	r2, #0
 8001560:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001562:	4b09      	ldr	r3, [pc, #36]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 8001564:	689b      	ldr	r3, [r3, #8]
 8001566:	2238      	movs	r2, #56	@ 0x38
 8001568:	4013      	ands	r3, r2
 800156a:	2b20      	cmp	r3, #32
 800156c:	d11e      	bne.n	80015ac <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800156e:	4b06      	ldr	r3, [pc, #24]	@ (8001588 <HAL_RCC_OscConfig+0x32c>)
 8001570:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001572:	2202      	movs	r2, #2
 8001574:	4013      	ands	r3, r2
 8001576:	d100      	bne.n	800157a <HAL_RCC_OscConfig+0x31e>
 8001578:	e0b6      	b.n	80016e8 <HAL_RCC_OscConfig+0x48c>
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	689b      	ldr	r3, [r3, #8]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d000      	beq.n	8001584 <HAL_RCC_OscConfig+0x328>
 8001582:	e0b1      	b.n	80016e8 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001584:	2301      	movs	r3, #1
 8001586:	e171      	b.n	800186c <HAL_RCC_OscConfig+0x610>
 8001588:	40021000 	.word	0x40021000
 800158c:	fffeffff 	.word	0xfffeffff
 8001590:	fffbffff 	.word	0xfffbffff
 8001594:	ffff80ff 	.word	0xffff80ff
 8001598:	ffffc7ff 	.word	0xffffc7ff
 800159c:	00f42400 	.word	0x00f42400
 80015a0:	20000000 	.word	0x20000000
 80015a4:	20000004 	.word	0x20000004
 80015a8:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80015ac:	4bb1      	ldr	r3, [pc, #708]	@ (8001874 <HAL_RCC_OscConfig+0x618>)
 80015ae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80015b0:	2380      	movs	r3, #128	@ 0x80
 80015b2:	055b      	lsls	r3, r3, #21
 80015b4:	4013      	ands	r3, r2
 80015b6:	d101      	bne.n	80015bc <HAL_RCC_OscConfig+0x360>
 80015b8:	2301      	movs	r3, #1
 80015ba:	e000      	b.n	80015be <HAL_RCC_OscConfig+0x362>
 80015bc:	2300      	movs	r3, #0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d011      	beq.n	80015e6 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80015c2:	4bac      	ldr	r3, [pc, #688]	@ (8001874 <HAL_RCC_OscConfig+0x618>)
 80015c4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80015c6:	4bab      	ldr	r3, [pc, #684]	@ (8001874 <HAL_RCC_OscConfig+0x618>)
 80015c8:	2180      	movs	r1, #128	@ 0x80
 80015ca:	0549      	lsls	r1, r1, #21
 80015cc:	430a      	orrs	r2, r1
 80015ce:	63da      	str	r2, [r3, #60]	@ 0x3c
 80015d0:	4ba8      	ldr	r3, [pc, #672]	@ (8001874 <HAL_RCC_OscConfig+0x618>)
 80015d2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80015d4:	2380      	movs	r3, #128	@ 0x80
 80015d6:	055b      	lsls	r3, r3, #21
 80015d8:	4013      	ands	r3, r2
 80015da:	60fb      	str	r3, [r7, #12]
 80015dc:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80015de:	231f      	movs	r3, #31
 80015e0:	18fb      	adds	r3, r7, r3
 80015e2:	2201      	movs	r2, #1
 80015e4:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80015e6:	4ba4      	ldr	r3, [pc, #656]	@ (8001878 <HAL_RCC_OscConfig+0x61c>)
 80015e8:	681a      	ldr	r2, [r3, #0]
 80015ea:	2380      	movs	r3, #128	@ 0x80
 80015ec:	005b      	lsls	r3, r3, #1
 80015ee:	4013      	ands	r3, r2
 80015f0:	d11a      	bne.n	8001628 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80015f2:	4ba1      	ldr	r3, [pc, #644]	@ (8001878 <HAL_RCC_OscConfig+0x61c>)
 80015f4:	681a      	ldr	r2, [r3, #0]
 80015f6:	4ba0      	ldr	r3, [pc, #640]	@ (8001878 <HAL_RCC_OscConfig+0x61c>)
 80015f8:	2180      	movs	r1, #128	@ 0x80
 80015fa:	0049      	lsls	r1, r1, #1
 80015fc:	430a      	orrs	r2, r1
 80015fe:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001600:	f7ff fba0 	bl	8000d44 <HAL_GetTick>
 8001604:	0003      	movs	r3, r0
 8001606:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001608:	e008      	b.n	800161c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800160a:	f7ff fb9b 	bl	8000d44 <HAL_GetTick>
 800160e:	0002      	movs	r2, r0
 8001610:	693b      	ldr	r3, [r7, #16]
 8001612:	1ad3      	subs	r3, r2, r3
 8001614:	2b02      	cmp	r3, #2
 8001616:	d901      	bls.n	800161c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001618:	2303      	movs	r3, #3
 800161a:	e127      	b.n	800186c <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800161c:	4b96      	ldr	r3, [pc, #600]	@ (8001878 <HAL_RCC_OscConfig+0x61c>)
 800161e:	681a      	ldr	r2, [r3, #0]
 8001620:	2380      	movs	r3, #128	@ 0x80
 8001622:	005b      	lsls	r3, r3, #1
 8001624:	4013      	ands	r3, r2
 8001626:	d0f0      	beq.n	800160a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	689b      	ldr	r3, [r3, #8]
 800162c:	2b01      	cmp	r3, #1
 800162e:	d106      	bne.n	800163e <HAL_RCC_OscConfig+0x3e2>
 8001630:	4b90      	ldr	r3, [pc, #576]	@ (8001874 <HAL_RCC_OscConfig+0x618>)
 8001632:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001634:	4b8f      	ldr	r3, [pc, #572]	@ (8001874 <HAL_RCC_OscConfig+0x618>)
 8001636:	2101      	movs	r1, #1
 8001638:	430a      	orrs	r2, r1
 800163a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800163c:	e01c      	b.n	8001678 <HAL_RCC_OscConfig+0x41c>
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	689b      	ldr	r3, [r3, #8]
 8001642:	2b05      	cmp	r3, #5
 8001644:	d10c      	bne.n	8001660 <HAL_RCC_OscConfig+0x404>
 8001646:	4b8b      	ldr	r3, [pc, #556]	@ (8001874 <HAL_RCC_OscConfig+0x618>)
 8001648:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800164a:	4b8a      	ldr	r3, [pc, #552]	@ (8001874 <HAL_RCC_OscConfig+0x618>)
 800164c:	2104      	movs	r1, #4
 800164e:	430a      	orrs	r2, r1
 8001650:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001652:	4b88      	ldr	r3, [pc, #544]	@ (8001874 <HAL_RCC_OscConfig+0x618>)
 8001654:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001656:	4b87      	ldr	r3, [pc, #540]	@ (8001874 <HAL_RCC_OscConfig+0x618>)
 8001658:	2101      	movs	r1, #1
 800165a:	430a      	orrs	r2, r1
 800165c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800165e:	e00b      	b.n	8001678 <HAL_RCC_OscConfig+0x41c>
 8001660:	4b84      	ldr	r3, [pc, #528]	@ (8001874 <HAL_RCC_OscConfig+0x618>)
 8001662:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001664:	4b83      	ldr	r3, [pc, #524]	@ (8001874 <HAL_RCC_OscConfig+0x618>)
 8001666:	2101      	movs	r1, #1
 8001668:	438a      	bics	r2, r1
 800166a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800166c:	4b81      	ldr	r3, [pc, #516]	@ (8001874 <HAL_RCC_OscConfig+0x618>)
 800166e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001670:	4b80      	ldr	r3, [pc, #512]	@ (8001874 <HAL_RCC_OscConfig+0x618>)
 8001672:	2104      	movs	r1, #4
 8001674:	438a      	bics	r2, r1
 8001676:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	689b      	ldr	r3, [r3, #8]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d014      	beq.n	80016aa <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001680:	f7ff fb60 	bl	8000d44 <HAL_GetTick>
 8001684:	0003      	movs	r3, r0
 8001686:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001688:	e009      	b.n	800169e <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800168a:	f7ff fb5b 	bl	8000d44 <HAL_GetTick>
 800168e:	0002      	movs	r2, r0
 8001690:	693b      	ldr	r3, [r7, #16]
 8001692:	1ad3      	subs	r3, r2, r3
 8001694:	4a79      	ldr	r2, [pc, #484]	@ (800187c <HAL_RCC_OscConfig+0x620>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d901      	bls.n	800169e <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800169a:	2303      	movs	r3, #3
 800169c:	e0e6      	b.n	800186c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800169e:	4b75      	ldr	r3, [pc, #468]	@ (8001874 <HAL_RCC_OscConfig+0x618>)
 80016a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016a2:	2202      	movs	r2, #2
 80016a4:	4013      	ands	r3, r2
 80016a6:	d0f0      	beq.n	800168a <HAL_RCC_OscConfig+0x42e>
 80016a8:	e013      	b.n	80016d2 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016aa:	f7ff fb4b 	bl	8000d44 <HAL_GetTick>
 80016ae:	0003      	movs	r3, r0
 80016b0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80016b2:	e009      	b.n	80016c8 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016b4:	f7ff fb46 	bl	8000d44 <HAL_GetTick>
 80016b8:	0002      	movs	r2, r0
 80016ba:	693b      	ldr	r3, [r7, #16]
 80016bc:	1ad3      	subs	r3, r2, r3
 80016be:	4a6f      	ldr	r2, [pc, #444]	@ (800187c <HAL_RCC_OscConfig+0x620>)
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d901      	bls.n	80016c8 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80016c4:	2303      	movs	r3, #3
 80016c6:	e0d1      	b.n	800186c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80016c8:	4b6a      	ldr	r3, [pc, #424]	@ (8001874 <HAL_RCC_OscConfig+0x618>)
 80016ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016cc:	2202      	movs	r2, #2
 80016ce:	4013      	ands	r3, r2
 80016d0:	d1f0      	bne.n	80016b4 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80016d2:	231f      	movs	r3, #31
 80016d4:	18fb      	adds	r3, r7, r3
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	2b01      	cmp	r3, #1
 80016da:	d105      	bne.n	80016e8 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80016dc:	4b65      	ldr	r3, [pc, #404]	@ (8001874 <HAL_RCC_OscConfig+0x618>)
 80016de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80016e0:	4b64      	ldr	r3, [pc, #400]	@ (8001874 <HAL_RCC_OscConfig+0x618>)
 80016e2:	4967      	ldr	r1, [pc, #412]	@ (8001880 <HAL_RCC_OscConfig+0x624>)
 80016e4:	400a      	ands	r2, r1
 80016e6:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	69db      	ldr	r3, [r3, #28]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d100      	bne.n	80016f2 <HAL_RCC_OscConfig+0x496>
 80016f0:	e0bb      	b.n	800186a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80016f2:	4b60      	ldr	r3, [pc, #384]	@ (8001874 <HAL_RCC_OscConfig+0x618>)
 80016f4:	689b      	ldr	r3, [r3, #8]
 80016f6:	2238      	movs	r2, #56	@ 0x38
 80016f8:	4013      	ands	r3, r2
 80016fa:	2b10      	cmp	r3, #16
 80016fc:	d100      	bne.n	8001700 <HAL_RCC_OscConfig+0x4a4>
 80016fe:	e07b      	b.n	80017f8 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	69db      	ldr	r3, [r3, #28]
 8001704:	2b02      	cmp	r3, #2
 8001706:	d156      	bne.n	80017b6 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001708:	4b5a      	ldr	r3, [pc, #360]	@ (8001874 <HAL_RCC_OscConfig+0x618>)
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	4b59      	ldr	r3, [pc, #356]	@ (8001874 <HAL_RCC_OscConfig+0x618>)
 800170e:	495d      	ldr	r1, [pc, #372]	@ (8001884 <HAL_RCC_OscConfig+0x628>)
 8001710:	400a      	ands	r2, r1
 8001712:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001714:	f7ff fb16 	bl	8000d44 <HAL_GetTick>
 8001718:	0003      	movs	r3, r0
 800171a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800171c:	e008      	b.n	8001730 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800171e:	f7ff fb11 	bl	8000d44 <HAL_GetTick>
 8001722:	0002      	movs	r2, r0
 8001724:	693b      	ldr	r3, [r7, #16]
 8001726:	1ad3      	subs	r3, r2, r3
 8001728:	2b02      	cmp	r3, #2
 800172a:	d901      	bls.n	8001730 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 800172c:	2303      	movs	r3, #3
 800172e:	e09d      	b.n	800186c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001730:	4b50      	ldr	r3, [pc, #320]	@ (8001874 <HAL_RCC_OscConfig+0x618>)
 8001732:	681a      	ldr	r2, [r3, #0]
 8001734:	2380      	movs	r3, #128	@ 0x80
 8001736:	049b      	lsls	r3, r3, #18
 8001738:	4013      	ands	r3, r2
 800173a:	d1f0      	bne.n	800171e <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800173c:	4b4d      	ldr	r3, [pc, #308]	@ (8001874 <HAL_RCC_OscConfig+0x618>)
 800173e:	68db      	ldr	r3, [r3, #12]
 8001740:	4a51      	ldr	r2, [pc, #324]	@ (8001888 <HAL_RCC_OscConfig+0x62c>)
 8001742:	4013      	ands	r3, r2
 8001744:	0019      	movs	r1, r3
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6a1a      	ldr	r2, [r3, #32]
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800174e:	431a      	orrs	r2, r3
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001754:	021b      	lsls	r3, r3, #8
 8001756:	431a      	orrs	r2, r3
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800175c:	431a      	orrs	r2, r3
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001762:	431a      	orrs	r2, r3
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001768:	431a      	orrs	r2, r3
 800176a:	4b42      	ldr	r3, [pc, #264]	@ (8001874 <HAL_RCC_OscConfig+0x618>)
 800176c:	430a      	orrs	r2, r1
 800176e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001770:	4b40      	ldr	r3, [pc, #256]	@ (8001874 <HAL_RCC_OscConfig+0x618>)
 8001772:	681a      	ldr	r2, [r3, #0]
 8001774:	4b3f      	ldr	r3, [pc, #252]	@ (8001874 <HAL_RCC_OscConfig+0x618>)
 8001776:	2180      	movs	r1, #128	@ 0x80
 8001778:	0449      	lsls	r1, r1, #17
 800177a:	430a      	orrs	r2, r1
 800177c:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800177e:	4b3d      	ldr	r3, [pc, #244]	@ (8001874 <HAL_RCC_OscConfig+0x618>)
 8001780:	68da      	ldr	r2, [r3, #12]
 8001782:	4b3c      	ldr	r3, [pc, #240]	@ (8001874 <HAL_RCC_OscConfig+0x618>)
 8001784:	2180      	movs	r1, #128	@ 0x80
 8001786:	0549      	lsls	r1, r1, #21
 8001788:	430a      	orrs	r2, r1
 800178a:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800178c:	f7ff fada 	bl	8000d44 <HAL_GetTick>
 8001790:	0003      	movs	r3, r0
 8001792:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001794:	e008      	b.n	80017a8 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001796:	f7ff fad5 	bl	8000d44 <HAL_GetTick>
 800179a:	0002      	movs	r2, r0
 800179c:	693b      	ldr	r3, [r7, #16]
 800179e:	1ad3      	subs	r3, r2, r3
 80017a0:	2b02      	cmp	r3, #2
 80017a2:	d901      	bls.n	80017a8 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80017a4:	2303      	movs	r3, #3
 80017a6:	e061      	b.n	800186c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80017a8:	4b32      	ldr	r3, [pc, #200]	@ (8001874 <HAL_RCC_OscConfig+0x618>)
 80017aa:	681a      	ldr	r2, [r3, #0]
 80017ac:	2380      	movs	r3, #128	@ 0x80
 80017ae:	049b      	lsls	r3, r3, #18
 80017b0:	4013      	ands	r3, r2
 80017b2:	d0f0      	beq.n	8001796 <HAL_RCC_OscConfig+0x53a>
 80017b4:	e059      	b.n	800186a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017b6:	4b2f      	ldr	r3, [pc, #188]	@ (8001874 <HAL_RCC_OscConfig+0x618>)
 80017b8:	681a      	ldr	r2, [r3, #0]
 80017ba:	4b2e      	ldr	r3, [pc, #184]	@ (8001874 <HAL_RCC_OscConfig+0x618>)
 80017bc:	4931      	ldr	r1, [pc, #196]	@ (8001884 <HAL_RCC_OscConfig+0x628>)
 80017be:	400a      	ands	r2, r1
 80017c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017c2:	f7ff fabf 	bl	8000d44 <HAL_GetTick>
 80017c6:	0003      	movs	r3, r0
 80017c8:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80017ca:	e008      	b.n	80017de <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017cc:	f7ff faba 	bl	8000d44 <HAL_GetTick>
 80017d0:	0002      	movs	r2, r0
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	1ad3      	subs	r3, r2, r3
 80017d6:	2b02      	cmp	r3, #2
 80017d8:	d901      	bls.n	80017de <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 80017da:	2303      	movs	r3, #3
 80017dc:	e046      	b.n	800186c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80017de:	4b25      	ldr	r3, [pc, #148]	@ (8001874 <HAL_RCC_OscConfig+0x618>)
 80017e0:	681a      	ldr	r2, [r3, #0]
 80017e2:	2380      	movs	r3, #128	@ 0x80
 80017e4:	049b      	lsls	r3, r3, #18
 80017e6:	4013      	ands	r3, r2
 80017e8:	d1f0      	bne.n	80017cc <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80017ea:	4b22      	ldr	r3, [pc, #136]	@ (8001874 <HAL_RCC_OscConfig+0x618>)
 80017ec:	68da      	ldr	r2, [r3, #12]
 80017ee:	4b21      	ldr	r3, [pc, #132]	@ (8001874 <HAL_RCC_OscConfig+0x618>)
 80017f0:	4926      	ldr	r1, [pc, #152]	@ (800188c <HAL_RCC_OscConfig+0x630>)
 80017f2:	400a      	ands	r2, r1
 80017f4:	60da      	str	r2, [r3, #12]
 80017f6:	e038      	b.n	800186a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	69db      	ldr	r3, [r3, #28]
 80017fc:	2b01      	cmp	r3, #1
 80017fe:	d101      	bne.n	8001804 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001800:	2301      	movs	r3, #1
 8001802:	e033      	b.n	800186c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001804:	4b1b      	ldr	r3, [pc, #108]	@ (8001874 <HAL_RCC_OscConfig+0x618>)
 8001806:	68db      	ldr	r3, [r3, #12]
 8001808:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800180a:	697b      	ldr	r3, [r7, #20]
 800180c:	2203      	movs	r2, #3
 800180e:	401a      	ands	r2, r3
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6a1b      	ldr	r3, [r3, #32]
 8001814:	429a      	cmp	r2, r3
 8001816:	d126      	bne.n	8001866 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001818:	697b      	ldr	r3, [r7, #20]
 800181a:	2270      	movs	r2, #112	@ 0x70
 800181c:	401a      	ands	r2, r3
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001822:	429a      	cmp	r2, r3
 8001824:	d11f      	bne.n	8001866 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001826:	697a      	ldr	r2, [r7, #20]
 8001828:	23fe      	movs	r3, #254	@ 0xfe
 800182a:	01db      	lsls	r3, r3, #7
 800182c:	401a      	ands	r2, r3
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001832:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001834:	429a      	cmp	r2, r3
 8001836:	d116      	bne.n	8001866 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001838:	697a      	ldr	r2, [r7, #20]
 800183a:	23f8      	movs	r3, #248	@ 0xf8
 800183c:	039b      	lsls	r3, r3, #14
 800183e:	401a      	ands	r2, r3
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001844:	429a      	cmp	r2, r3
 8001846:	d10e      	bne.n	8001866 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001848:	697a      	ldr	r2, [r7, #20]
 800184a:	23e0      	movs	r3, #224	@ 0xe0
 800184c:	051b      	lsls	r3, r3, #20
 800184e:	401a      	ands	r2, r3
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001854:	429a      	cmp	r2, r3
 8001856:	d106      	bne.n	8001866 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	0f5b      	lsrs	r3, r3, #29
 800185c:	075a      	lsls	r2, r3, #29
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001862:	429a      	cmp	r2, r3
 8001864:	d001      	beq.n	800186a <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	e000      	b.n	800186c <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 800186a:	2300      	movs	r3, #0
}
 800186c:	0018      	movs	r0, r3
 800186e:	46bd      	mov	sp, r7
 8001870:	b008      	add	sp, #32
 8001872:	bd80      	pop	{r7, pc}
 8001874:	40021000 	.word	0x40021000
 8001878:	40007000 	.word	0x40007000
 800187c:	00001388 	.word	0x00001388
 8001880:	efffffff 	.word	0xefffffff
 8001884:	feffffff 	.word	0xfeffffff
 8001888:	11c1808c 	.word	0x11c1808c
 800188c:	eefefffc 	.word	0xeefefffc

08001890 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b084      	sub	sp, #16
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
 8001898:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d101      	bne.n	80018a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80018a0:	2301      	movs	r3, #1
 80018a2:	e0e9      	b.n	8001a78 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80018a4:	4b76      	ldr	r3, [pc, #472]	@ (8001a80 <HAL_RCC_ClockConfig+0x1f0>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	2207      	movs	r2, #7
 80018aa:	4013      	ands	r3, r2
 80018ac:	683a      	ldr	r2, [r7, #0]
 80018ae:	429a      	cmp	r2, r3
 80018b0:	d91e      	bls.n	80018f0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018b2:	4b73      	ldr	r3, [pc, #460]	@ (8001a80 <HAL_RCC_ClockConfig+0x1f0>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	2207      	movs	r2, #7
 80018b8:	4393      	bics	r3, r2
 80018ba:	0019      	movs	r1, r3
 80018bc:	4b70      	ldr	r3, [pc, #448]	@ (8001a80 <HAL_RCC_ClockConfig+0x1f0>)
 80018be:	683a      	ldr	r2, [r7, #0]
 80018c0:	430a      	orrs	r2, r1
 80018c2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80018c4:	f7ff fa3e 	bl	8000d44 <HAL_GetTick>
 80018c8:	0003      	movs	r3, r0
 80018ca:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80018cc:	e009      	b.n	80018e2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018ce:	f7ff fa39 	bl	8000d44 <HAL_GetTick>
 80018d2:	0002      	movs	r2, r0
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	1ad3      	subs	r3, r2, r3
 80018d8:	4a6a      	ldr	r2, [pc, #424]	@ (8001a84 <HAL_RCC_ClockConfig+0x1f4>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	d901      	bls.n	80018e2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80018de:	2303      	movs	r3, #3
 80018e0:	e0ca      	b.n	8001a78 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80018e2:	4b67      	ldr	r3, [pc, #412]	@ (8001a80 <HAL_RCC_ClockConfig+0x1f0>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	2207      	movs	r2, #7
 80018e8:	4013      	ands	r3, r2
 80018ea:	683a      	ldr	r2, [r7, #0]
 80018ec:	429a      	cmp	r2, r3
 80018ee:	d1ee      	bne.n	80018ce <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	2202      	movs	r2, #2
 80018f6:	4013      	ands	r3, r2
 80018f8:	d015      	beq.n	8001926 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	2204      	movs	r2, #4
 8001900:	4013      	ands	r3, r2
 8001902:	d006      	beq.n	8001912 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001904:	4b60      	ldr	r3, [pc, #384]	@ (8001a88 <HAL_RCC_ClockConfig+0x1f8>)
 8001906:	689a      	ldr	r2, [r3, #8]
 8001908:	4b5f      	ldr	r3, [pc, #380]	@ (8001a88 <HAL_RCC_ClockConfig+0x1f8>)
 800190a:	21e0      	movs	r1, #224	@ 0xe0
 800190c:	01c9      	lsls	r1, r1, #7
 800190e:	430a      	orrs	r2, r1
 8001910:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001912:	4b5d      	ldr	r3, [pc, #372]	@ (8001a88 <HAL_RCC_ClockConfig+0x1f8>)
 8001914:	689b      	ldr	r3, [r3, #8]
 8001916:	4a5d      	ldr	r2, [pc, #372]	@ (8001a8c <HAL_RCC_ClockConfig+0x1fc>)
 8001918:	4013      	ands	r3, r2
 800191a:	0019      	movs	r1, r3
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	689a      	ldr	r2, [r3, #8]
 8001920:	4b59      	ldr	r3, [pc, #356]	@ (8001a88 <HAL_RCC_ClockConfig+0x1f8>)
 8001922:	430a      	orrs	r2, r1
 8001924:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	2201      	movs	r2, #1
 800192c:	4013      	ands	r3, r2
 800192e:	d057      	beq.n	80019e0 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	2b01      	cmp	r3, #1
 8001936:	d107      	bne.n	8001948 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001938:	4b53      	ldr	r3, [pc, #332]	@ (8001a88 <HAL_RCC_ClockConfig+0x1f8>)
 800193a:	681a      	ldr	r2, [r3, #0]
 800193c:	2380      	movs	r3, #128	@ 0x80
 800193e:	029b      	lsls	r3, r3, #10
 8001940:	4013      	ands	r3, r2
 8001942:	d12b      	bne.n	800199c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001944:	2301      	movs	r3, #1
 8001946:	e097      	b.n	8001a78 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	2b02      	cmp	r3, #2
 800194e:	d107      	bne.n	8001960 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001950:	4b4d      	ldr	r3, [pc, #308]	@ (8001a88 <HAL_RCC_ClockConfig+0x1f8>)
 8001952:	681a      	ldr	r2, [r3, #0]
 8001954:	2380      	movs	r3, #128	@ 0x80
 8001956:	049b      	lsls	r3, r3, #18
 8001958:	4013      	ands	r3, r2
 800195a:	d11f      	bne.n	800199c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800195c:	2301      	movs	r3, #1
 800195e:	e08b      	b.n	8001a78 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	2b00      	cmp	r3, #0
 8001966:	d107      	bne.n	8001978 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001968:	4b47      	ldr	r3, [pc, #284]	@ (8001a88 <HAL_RCC_ClockConfig+0x1f8>)
 800196a:	681a      	ldr	r2, [r3, #0]
 800196c:	2380      	movs	r3, #128	@ 0x80
 800196e:	00db      	lsls	r3, r3, #3
 8001970:	4013      	ands	r3, r2
 8001972:	d113      	bne.n	800199c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001974:	2301      	movs	r3, #1
 8001976:	e07f      	b.n	8001a78 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	2b03      	cmp	r3, #3
 800197e:	d106      	bne.n	800198e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001980:	4b41      	ldr	r3, [pc, #260]	@ (8001a88 <HAL_RCC_ClockConfig+0x1f8>)
 8001982:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001984:	2202      	movs	r2, #2
 8001986:	4013      	ands	r3, r2
 8001988:	d108      	bne.n	800199c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800198a:	2301      	movs	r3, #1
 800198c:	e074      	b.n	8001a78 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800198e:	4b3e      	ldr	r3, [pc, #248]	@ (8001a88 <HAL_RCC_ClockConfig+0x1f8>)
 8001990:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001992:	2202      	movs	r2, #2
 8001994:	4013      	ands	r3, r2
 8001996:	d101      	bne.n	800199c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001998:	2301      	movs	r3, #1
 800199a:	e06d      	b.n	8001a78 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800199c:	4b3a      	ldr	r3, [pc, #232]	@ (8001a88 <HAL_RCC_ClockConfig+0x1f8>)
 800199e:	689b      	ldr	r3, [r3, #8]
 80019a0:	2207      	movs	r2, #7
 80019a2:	4393      	bics	r3, r2
 80019a4:	0019      	movs	r1, r3
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	685a      	ldr	r2, [r3, #4]
 80019aa:	4b37      	ldr	r3, [pc, #220]	@ (8001a88 <HAL_RCC_ClockConfig+0x1f8>)
 80019ac:	430a      	orrs	r2, r1
 80019ae:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80019b0:	f7ff f9c8 	bl	8000d44 <HAL_GetTick>
 80019b4:	0003      	movs	r3, r0
 80019b6:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019b8:	e009      	b.n	80019ce <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019ba:	f7ff f9c3 	bl	8000d44 <HAL_GetTick>
 80019be:	0002      	movs	r2, r0
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	1ad3      	subs	r3, r2, r3
 80019c4:	4a2f      	ldr	r2, [pc, #188]	@ (8001a84 <HAL_RCC_ClockConfig+0x1f4>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d901      	bls.n	80019ce <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80019ca:	2303      	movs	r3, #3
 80019cc:	e054      	b.n	8001a78 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019ce:	4b2e      	ldr	r3, [pc, #184]	@ (8001a88 <HAL_RCC_ClockConfig+0x1f8>)
 80019d0:	689b      	ldr	r3, [r3, #8]
 80019d2:	2238      	movs	r2, #56	@ 0x38
 80019d4:	401a      	ands	r2, r3
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	00db      	lsls	r3, r3, #3
 80019dc:	429a      	cmp	r2, r3
 80019de:	d1ec      	bne.n	80019ba <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80019e0:	4b27      	ldr	r3, [pc, #156]	@ (8001a80 <HAL_RCC_ClockConfig+0x1f0>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	2207      	movs	r2, #7
 80019e6:	4013      	ands	r3, r2
 80019e8:	683a      	ldr	r2, [r7, #0]
 80019ea:	429a      	cmp	r2, r3
 80019ec:	d21e      	bcs.n	8001a2c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019ee:	4b24      	ldr	r3, [pc, #144]	@ (8001a80 <HAL_RCC_ClockConfig+0x1f0>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	2207      	movs	r2, #7
 80019f4:	4393      	bics	r3, r2
 80019f6:	0019      	movs	r1, r3
 80019f8:	4b21      	ldr	r3, [pc, #132]	@ (8001a80 <HAL_RCC_ClockConfig+0x1f0>)
 80019fa:	683a      	ldr	r2, [r7, #0]
 80019fc:	430a      	orrs	r2, r1
 80019fe:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001a00:	f7ff f9a0 	bl	8000d44 <HAL_GetTick>
 8001a04:	0003      	movs	r3, r0
 8001a06:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001a08:	e009      	b.n	8001a1e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a0a:	f7ff f99b 	bl	8000d44 <HAL_GetTick>
 8001a0e:	0002      	movs	r2, r0
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	1ad3      	subs	r3, r2, r3
 8001a14:	4a1b      	ldr	r2, [pc, #108]	@ (8001a84 <HAL_RCC_ClockConfig+0x1f4>)
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d901      	bls.n	8001a1e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001a1a:	2303      	movs	r3, #3
 8001a1c:	e02c      	b.n	8001a78 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001a1e:	4b18      	ldr	r3, [pc, #96]	@ (8001a80 <HAL_RCC_ClockConfig+0x1f0>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	2207      	movs	r2, #7
 8001a24:	4013      	ands	r3, r2
 8001a26:	683a      	ldr	r2, [r7, #0]
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	d1ee      	bne.n	8001a0a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	2204      	movs	r2, #4
 8001a32:	4013      	ands	r3, r2
 8001a34:	d009      	beq.n	8001a4a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001a36:	4b14      	ldr	r3, [pc, #80]	@ (8001a88 <HAL_RCC_ClockConfig+0x1f8>)
 8001a38:	689b      	ldr	r3, [r3, #8]
 8001a3a:	4a15      	ldr	r2, [pc, #84]	@ (8001a90 <HAL_RCC_ClockConfig+0x200>)
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	0019      	movs	r1, r3
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	68da      	ldr	r2, [r3, #12]
 8001a44:	4b10      	ldr	r3, [pc, #64]	@ (8001a88 <HAL_RCC_ClockConfig+0x1f8>)
 8001a46:	430a      	orrs	r2, r1
 8001a48:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001a4a:	f000 f829 	bl	8001aa0 <HAL_RCC_GetSysClockFreq>
 8001a4e:	0001      	movs	r1, r0
 8001a50:	4b0d      	ldr	r3, [pc, #52]	@ (8001a88 <HAL_RCC_ClockConfig+0x1f8>)
 8001a52:	689b      	ldr	r3, [r3, #8]
 8001a54:	0a1b      	lsrs	r3, r3, #8
 8001a56:	220f      	movs	r2, #15
 8001a58:	401a      	ands	r2, r3
 8001a5a:	4b0e      	ldr	r3, [pc, #56]	@ (8001a94 <HAL_RCC_ClockConfig+0x204>)
 8001a5c:	0092      	lsls	r2, r2, #2
 8001a5e:	58d3      	ldr	r3, [r2, r3]
 8001a60:	221f      	movs	r2, #31
 8001a62:	4013      	ands	r3, r2
 8001a64:	000a      	movs	r2, r1
 8001a66:	40da      	lsrs	r2, r3
 8001a68:	4b0b      	ldr	r3, [pc, #44]	@ (8001a98 <HAL_RCC_ClockConfig+0x208>)
 8001a6a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001a6c:	4b0b      	ldr	r3, [pc, #44]	@ (8001a9c <HAL_RCC_ClockConfig+0x20c>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	0018      	movs	r0, r3
 8001a72:	f7ff f90b 	bl	8000c8c <HAL_InitTick>
 8001a76:	0003      	movs	r3, r0
}
 8001a78:	0018      	movs	r0, r3
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	b004      	add	sp, #16
 8001a7e:	bd80      	pop	{r7, pc}
 8001a80:	40022000 	.word	0x40022000
 8001a84:	00001388 	.word	0x00001388
 8001a88:	40021000 	.word	0x40021000
 8001a8c:	fffff0ff 	.word	0xfffff0ff
 8001a90:	ffff8fff 	.word	0xffff8fff
 8001a94:	08003c78 	.word	0x08003c78
 8001a98:	20000000 	.word	0x20000000
 8001a9c:	20000004 	.word	0x20000004

08001aa0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b086      	sub	sp, #24
 8001aa4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001aa6:	4b3c      	ldr	r3, [pc, #240]	@ (8001b98 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	2238      	movs	r2, #56	@ 0x38
 8001aac:	4013      	ands	r3, r2
 8001aae:	d10f      	bne.n	8001ad0 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001ab0:	4b39      	ldr	r3, [pc, #228]	@ (8001b98 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	0adb      	lsrs	r3, r3, #11
 8001ab6:	2207      	movs	r2, #7
 8001ab8:	4013      	ands	r3, r2
 8001aba:	2201      	movs	r2, #1
 8001abc:	409a      	lsls	r2, r3
 8001abe:	0013      	movs	r3, r2
 8001ac0:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001ac2:	6839      	ldr	r1, [r7, #0]
 8001ac4:	4835      	ldr	r0, [pc, #212]	@ (8001b9c <HAL_RCC_GetSysClockFreq+0xfc>)
 8001ac6:	f7fe fb1d 	bl	8000104 <__udivsi3>
 8001aca:	0003      	movs	r3, r0
 8001acc:	613b      	str	r3, [r7, #16]
 8001ace:	e05d      	b.n	8001b8c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ad0:	4b31      	ldr	r3, [pc, #196]	@ (8001b98 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ad2:	689b      	ldr	r3, [r3, #8]
 8001ad4:	2238      	movs	r2, #56	@ 0x38
 8001ad6:	4013      	ands	r3, r2
 8001ad8:	2b08      	cmp	r3, #8
 8001ada:	d102      	bne.n	8001ae2 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001adc:	4b30      	ldr	r3, [pc, #192]	@ (8001ba0 <HAL_RCC_GetSysClockFreq+0x100>)
 8001ade:	613b      	str	r3, [r7, #16]
 8001ae0:	e054      	b.n	8001b8c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ae2:	4b2d      	ldr	r3, [pc, #180]	@ (8001b98 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ae4:	689b      	ldr	r3, [r3, #8]
 8001ae6:	2238      	movs	r2, #56	@ 0x38
 8001ae8:	4013      	ands	r3, r2
 8001aea:	2b10      	cmp	r3, #16
 8001aec:	d138      	bne.n	8001b60 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001aee:	4b2a      	ldr	r3, [pc, #168]	@ (8001b98 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001af0:	68db      	ldr	r3, [r3, #12]
 8001af2:	2203      	movs	r2, #3
 8001af4:	4013      	ands	r3, r2
 8001af6:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001af8:	4b27      	ldr	r3, [pc, #156]	@ (8001b98 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001afa:	68db      	ldr	r3, [r3, #12]
 8001afc:	091b      	lsrs	r3, r3, #4
 8001afe:	2207      	movs	r2, #7
 8001b00:	4013      	ands	r3, r2
 8001b02:	3301      	adds	r3, #1
 8001b04:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	2b03      	cmp	r3, #3
 8001b0a:	d10d      	bne.n	8001b28 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001b0c:	68b9      	ldr	r1, [r7, #8]
 8001b0e:	4824      	ldr	r0, [pc, #144]	@ (8001ba0 <HAL_RCC_GetSysClockFreq+0x100>)
 8001b10:	f7fe faf8 	bl	8000104 <__udivsi3>
 8001b14:	0003      	movs	r3, r0
 8001b16:	0019      	movs	r1, r3
 8001b18:	4b1f      	ldr	r3, [pc, #124]	@ (8001b98 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b1a:	68db      	ldr	r3, [r3, #12]
 8001b1c:	0a1b      	lsrs	r3, r3, #8
 8001b1e:	227f      	movs	r2, #127	@ 0x7f
 8001b20:	4013      	ands	r3, r2
 8001b22:	434b      	muls	r3, r1
 8001b24:	617b      	str	r3, [r7, #20]
        break;
 8001b26:	e00d      	b.n	8001b44 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001b28:	68b9      	ldr	r1, [r7, #8]
 8001b2a:	481c      	ldr	r0, [pc, #112]	@ (8001b9c <HAL_RCC_GetSysClockFreq+0xfc>)
 8001b2c:	f7fe faea 	bl	8000104 <__udivsi3>
 8001b30:	0003      	movs	r3, r0
 8001b32:	0019      	movs	r1, r3
 8001b34:	4b18      	ldr	r3, [pc, #96]	@ (8001b98 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b36:	68db      	ldr	r3, [r3, #12]
 8001b38:	0a1b      	lsrs	r3, r3, #8
 8001b3a:	227f      	movs	r2, #127	@ 0x7f
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	434b      	muls	r3, r1
 8001b40:	617b      	str	r3, [r7, #20]
        break;
 8001b42:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001b44:	4b14      	ldr	r3, [pc, #80]	@ (8001b98 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b46:	68db      	ldr	r3, [r3, #12]
 8001b48:	0f5b      	lsrs	r3, r3, #29
 8001b4a:	2207      	movs	r2, #7
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	3301      	adds	r3, #1
 8001b50:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001b52:	6879      	ldr	r1, [r7, #4]
 8001b54:	6978      	ldr	r0, [r7, #20]
 8001b56:	f7fe fad5 	bl	8000104 <__udivsi3>
 8001b5a:	0003      	movs	r3, r0
 8001b5c:	613b      	str	r3, [r7, #16]
 8001b5e:	e015      	b.n	8001b8c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001b60:	4b0d      	ldr	r3, [pc, #52]	@ (8001b98 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b62:	689b      	ldr	r3, [r3, #8]
 8001b64:	2238      	movs	r2, #56	@ 0x38
 8001b66:	4013      	ands	r3, r2
 8001b68:	2b20      	cmp	r3, #32
 8001b6a:	d103      	bne.n	8001b74 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001b6c:	2380      	movs	r3, #128	@ 0x80
 8001b6e:	021b      	lsls	r3, r3, #8
 8001b70:	613b      	str	r3, [r7, #16]
 8001b72:	e00b      	b.n	8001b8c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001b74:	4b08      	ldr	r3, [pc, #32]	@ (8001b98 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b76:	689b      	ldr	r3, [r3, #8]
 8001b78:	2238      	movs	r2, #56	@ 0x38
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	2b18      	cmp	r3, #24
 8001b7e:	d103      	bne.n	8001b88 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001b80:	23fa      	movs	r3, #250	@ 0xfa
 8001b82:	01db      	lsls	r3, r3, #7
 8001b84:	613b      	str	r3, [r7, #16]
 8001b86:	e001      	b.n	8001b8c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001b8c:	693b      	ldr	r3, [r7, #16]
}
 8001b8e:	0018      	movs	r0, r3
 8001b90:	46bd      	mov	sp, r7
 8001b92:	b006      	add	sp, #24
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	46c0      	nop			@ (mov r8, r8)
 8001b98:	40021000 	.word	0x40021000
 8001b9c:	00f42400 	.word	0x00f42400
 8001ba0:	007a1200 	.word	0x007a1200

08001ba4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ba8:	4b02      	ldr	r3, [pc, #8]	@ (8001bb4 <HAL_RCC_GetHCLKFreq+0x10>)
 8001baa:	681b      	ldr	r3, [r3, #0]
}
 8001bac:	0018      	movs	r0, r3
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	46c0      	nop			@ (mov r8, r8)
 8001bb4:	20000000 	.word	0x20000000

08001bb8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001bb8:	b5b0      	push	{r4, r5, r7, lr}
 8001bba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8001bbc:	f7ff fff2 	bl	8001ba4 <HAL_RCC_GetHCLKFreq>
 8001bc0:	0004      	movs	r4, r0
 8001bc2:	f7ff fb3f 	bl	8001244 <LL_RCC_GetAPB1Prescaler>
 8001bc6:	0003      	movs	r3, r0
 8001bc8:	0b1a      	lsrs	r2, r3, #12
 8001bca:	4b05      	ldr	r3, [pc, #20]	@ (8001be0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001bcc:	0092      	lsls	r2, r2, #2
 8001bce:	58d3      	ldr	r3, [r2, r3]
 8001bd0:	221f      	movs	r2, #31
 8001bd2:	4013      	ands	r3, r2
 8001bd4:	40dc      	lsrs	r4, r3
 8001bd6:	0023      	movs	r3, r4
}
 8001bd8:	0018      	movs	r0, r3
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bdb0      	pop	{r4, r5, r7, pc}
 8001bde:	46c0      	nop			@ (mov r8, r8)
 8001be0:	08003cb8 	.word	0x08003cb8

08001be4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b086      	sub	sp, #24
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001bec:	2313      	movs	r3, #19
 8001bee:	18fb      	adds	r3, r7, r3
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001bf4:	2312      	movs	r3, #18
 8001bf6:	18fb      	adds	r3, r7, r3
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	2380      	movs	r3, #128	@ 0x80
 8001c02:	029b      	lsls	r3, r3, #10
 8001c04:	4013      	ands	r3, r2
 8001c06:	d100      	bne.n	8001c0a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8001c08:	e0a3      	b.n	8001d52 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c0a:	2011      	movs	r0, #17
 8001c0c:	183b      	adds	r3, r7, r0
 8001c0e:	2200      	movs	r2, #0
 8001c10:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c12:	4bc3      	ldr	r3, [pc, #780]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c14:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001c16:	2380      	movs	r3, #128	@ 0x80
 8001c18:	055b      	lsls	r3, r3, #21
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	d110      	bne.n	8001c40 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c1e:	4bc0      	ldr	r3, [pc, #768]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c20:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001c22:	4bbf      	ldr	r3, [pc, #764]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c24:	2180      	movs	r1, #128	@ 0x80
 8001c26:	0549      	lsls	r1, r1, #21
 8001c28:	430a      	orrs	r2, r1
 8001c2a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001c2c:	4bbc      	ldr	r3, [pc, #752]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c2e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001c30:	2380      	movs	r3, #128	@ 0x80
 8001c32:	055b      	lsls	r3, r3, #21
 8001c34:	4013      	ands	r3, r2
 8001c36:	60bb      	str	r3, [r7, #8]
 8001c38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c3a:	183b      	adds	r3, r7, r0
 8001c3c:	2201      	movs	r2, #1
 8001c3e:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001c40:	4bb8      	ldr	r3, [pc, #736]	@ (8001f24 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001c42:	681a      	ldr	r2, [r3, #0]
 8001c44:	4bb7      	ldr	r3, [pc, #732]	@ (8001f24 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001c46:	2180      	movs	r1, #128	@ 0x80
 8001c48:	0049      	lsls	r1, r1, #1
 8001c4a:	430a      	orrs	r2, r1
 8001c4c:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001c4e:	f7ff f879 	bl	8000d44 <HAL_GetTick>
 8001c52:	0003      	movs	r3, r0
 8001c54:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001c56:	e00b      	b.n	8001c70 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c58:	f7ff f874 	bl	8000d44 <HAL_GetTick>
 8001c5c:	0002      	movs	r2, r0
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	1ad3      	subs	r3, r2, r3
 8001c62:	2b02      	cmp	r3, #2
 8001c64:	d904      	bls.n	8001c70 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001c66:	2313      	movs	r3, #19
 8001c68:	18fb      	adds	r3, r7, r3
 8001c6a:	2203      	movs	r2, #3
 8001c6c:	701a      	strb	r2, [r3, #0]
        break;
 8001c6e:	e005      	b.n	8001c7c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001c70:	4bac      	ldr	r3, [pc, #688]	@ (8001f24 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001c72:	681a      	ldr	r2, [r3, #0]
 8001c74:	2380      	movs	r3, #128	@ 0x80
 8001c76:	005b      	lsls	r3, r3, #1
 8001c78:	4013      	ands	r3, r2
 8001c7a:	d0ed      	beq.n	8001c58 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8001c7c:	2313      	movs	r3, #19
 8001c7e:	18fb      	adds	r3, r7, r3
 8001c80:	781b      	ldrb	r3, [r3, #0]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d154      	bne.n	8001d30 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001c86:	4ba6      	ldr	r3, [pc, #664]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c88:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001c8a:	23c0      	movs	r3, #192	@ 0xc0
 8001c8c:	009b      	lsls	r3, r3, #2
 8001c8e:	4013      	ands	r3, r2
 8001c90:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d019      	beq.n	8001ccc <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c9c:	697a      	ldr	r2, [r7, #20]
 8001c9e:	429a      	cmp	r2, r3
 8001ca0:	d014      	beq.n	8001ccc <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001ca2:	4b9f      	ldr	r3, [pc, #636]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ca4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ca6:	4aa0      	ldr	r2, [pc, #640]	@ (8001f28 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8001ca8:	4013      	ands	r3, r2
 8001caa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001cac:	4b9c      	ldr	r3, [pc, #624]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001cae:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001cb0:	4b9b      	ldr	r3, [pc, #620]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001cb2:	2180      	movs	r1, #128	@ 0x80
 8001cb4:	0249      	lsls	r1, r1, #9
 8001cb6:	430a      	orrs	r2, r1
 8001cb8:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001cba:	4b99      	ldr	r3, [pc, #612]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001cbc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001cbe:	4b98      	ldr	r3, [pc, #608]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001cc0:	499a      	ldr	r1, [pc, #616]	@ (8001f2c <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8001cc2:	400a      	ands	r2, r1
 8001cc4:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001cc6:	4b96      	ldr	r3, [pc, #600]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001cc8:	697a      	ldr	r2, [r7, #20]
 8001cca:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001ccc:	697b      	ldr	r3, [r7, #20]
 8001cce:	2201      	movs	r2, #1
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	d016      	beq.n	8001d02 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cd4:	f7ff f836 	bl	8000d44 <HAL_GetTick>
 8001cd8:	0003      	movs	r3, r0
 8001cda:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001cdc:	e00c      	b.n	8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cde:	f7ff f831 	bl	8000d44 <HAL_GetTick>
 8001ce2:	0002      	movs	r2, r0
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	1ad3      	subs	r3, r2, r3
 8001ce8:	4a91      	ldr	r2, [pc, #580]	@ (8001f30 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d904      	bls.n	8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8001cee:	2313      	movs	r3, #19
 8001cf0:	18fb      	adds	r3, r7, r3
 8001cf2:	2203      	movs	r2, #3
 8001cf4:	701a      	strb	r2, [r3, #0]
            break;
 8001cf6:	e004      	b.n	8001d02 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001cf8:	4b89      	ldr	r3, [pc, #548]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001cfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cfc:	2202      	movs	r2, #2
 8001cfe:	4013      	ands	r3, r2
 8001d00:	d0ed      	beq.n	8001cde <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8001d02:	2313      	movs	r3, #19
 8001d04:	18fb      	adds	r3, r7, r3
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d10a      	bne.n	8001d22 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001d0c:	4b84      	ldr	r3, [pc, #528]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d10:	4a85      	ldr	r2, [pc, #532]	@ (8001f28 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8001d12:	4013      	ands	r3, r2
 8001d14:	0019      	movs	r1, r3
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001d1a:	4b81      	ldr	r3, [pc, #516]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d1c:	430a      	orrs	r2, r1
 8001d1e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001d20:	e00c      	b.n	8001d3c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001d22:	2312      	movs	r3, #18
 8001d24:	18fb      	adds	r3, r7, r3
 8001d26:	2213      	movs	r2, #19
 8001d28:	18ba      	adds	r2, r7, r2
 8001d2a:	7812      	ldrb	r2, [r2, #0]
 8001d2c:	701a      	strb	r2, [r3, #0]
 8001d2e:	e005      	b.n	8001d3c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001d30:	2312      	movs	r3, #18
 8001d32:	18fb      	adds	r3, r7, r3
 8001d34:	2213      	movs	r2, #19
 8001d36:	18ba      	adds	r2, r7, r2
 8001d38:	7812      	ldrb	r2, [r2, #0]
 8001d3a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001d3c:	2311      	movs	r3, #17
 8001d3e:	18fb      	adds	r3, r7, r3
 8001d40:	781b      	ldrb	r3, [r3, #0]
 8001d42:	2b01      	cmp	r3, #1
 8001d44:	d105      	bne.n	8001d52 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d46:	4b76      	ldr	r3, [pc, #472]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d48:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001d4a:	4b75      	ldr	r3, [pc, #468]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d4c:	4979      	ldr	r1, [pc, #484]	@ (8001f34 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8001d4e:	400a      	ands	r2, r1
 8001d50:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	2201      	movs	r2, #1
 8001d58:	4013      	ands	r3, r2
 8001d5a:	d009      	beq.n	8001d70 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001d5c:	4b70      	ldr	r3, [pc, #448]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d60:	2203      	movs	r2, #3
 8001d62:	4393      	bics	r3, r2
 8001d64:	0019      	movs	r1, r3
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	685a      	ldr	r2, [r3, #4]
 8001d6a:	4b6d      	ldr	r3, [pc, #436]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d6c:	430a      	orrs	r2, r1
 8001d6e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	2202      	movs	r2, #2
 8001d76:	4013      	ands	r3, r2
 8001d78:	d009      	beq.n	8001d8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001d7a:	4b69      	ldr	r3, [pc, #420]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d7e:	220c      	movs	r2, #12
 8001d80:	4393      	bics	r3, r2
 8001d82:	0019      	movs	r1, r3
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	689a      	ldr	r2, [r3, #8]
 8001d88:	4b65      	ldr	r3, [pc, #404]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d8a:	430a      	orrs	r2, r1
 8001d8c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	2210      	movs	r2, #16
 8001d94:	4013      	ands	r3, r2
 8001d96:	d009      	beq.n	8001dac <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001d98:	4b61      	ldr	r3, [pc, #388]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d9c:	4a66      	ldr	r2, [pc, #408]	@ (8001f38 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8001d9e:	4013      	ands	r3, r2
 8001da0:	0019      	movs	r1, r3
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	68da      	ldr	r2, [r3, #12]
 8001da6:	4b5e      	ldr	r3, [pc, #376]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001da8:	430a      	orrs	r2, r1
 8001daa:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681a      	ldr	r2, [r3, #0]
 8001db0:	2380      	movs	r3, #128	@ 0x80
 8001db2:	009b      	lsls	r3, r3, #2
 8001db4:	4013      	ands	r3, r2
 8001db6:	d009      	beq.n	8001dcc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001db8:	4b59      	ldr	r3, [pc, #356]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001dba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dbc:	4a5f      	ldr	r2, [pc, #380]	@ (8001f3c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	0019      	movs	r1, r3
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	699a      	ldr	r2, [r3, #24]
 8001dc6:	4b56      	ldr	r3, [pc, #344]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001dc8:	430a      	orrs	r2, r1
 8001dca:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681a      	ldr	r2, [r3, #0]
 8001dd0:	2380      	movs	r3, #128	@ 0x80
 8001dd2:	00db      	lsls	r3, r3, #3
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	d009      	beq.n	8001dec <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001dd8:	4b51      	ldr	r3, [pc, #324]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001dda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ddc:	4a58      	ldr	r2, [pc, #352]	@ (8001f40 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8001dde:	4013      	ands	r3, r2
 8001de0:	0019      	movs	r1, r3
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	69da      	ldr	r2, [r3, #28]
 8001de6:	4b4e      	ldr	r3, [pc, #312]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001de8:	430a      	orrs	r2, r1
 8001dea:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	2220      	movs	r2, #32
 8001df2:	4013      	ands	r3, r2
 8001df4:	d009      	beq.n	8001e0a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001df6:	4b4a      	ldr	r3, [pc, #296]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001df8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dfa:	4a52      	ldr	r2, [pc, #328]	@ (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	0019      	movs	r1, r3
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	691a      	ldr	r2, [r3, #16]
 8001e04:	4b46      	ldr	r3, [pc, #280]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e06:	430a      	orrs	r2, r1
 8001e08:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	2380      	movs	r3, #128	@ 0x80
 8001e10:	01db      	lsls	r3, r3, #7
 8001e12:	4013      	ands	r3, r2
 8001e14:	d015      	beq.n	8001e42 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001e16:	4b42      	ldr	r3, [pc, #264]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e1a:	009b      	lsls	r3, r3, #2
 8001e1c:	0899      	lsrs	r1, r3, #2
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6a1a      	ldr	r2, [r3, #32]
 8001e22:	4b3f      	ldr	r3, [pc, #252]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e24:	430a      	orrs	r2, r1
 8001e26:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6a1a      	ldr	r2, [r3, #32]
 8001e2c:	2380      	movs	r3, #128	@ 0x80
 8001e2e:	05db      	lsls	r3, r3, #23
 8001e30:	429a      	cmp	r2, r3
 8001e32:	d106      	bne.n	8001e42 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001e34:	4b3a      	ldr	r3, [pc, #232]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e36:	68da      	ldr	r2, [r3, #12]
 8001e38:	4b39      	ldr	r3, [pc, #228]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e3a:	2180      	movs	r1, #128	@ 0x80
 8001e3c:	0249      	lsls	r1, r1, #9
 8001e3e:	430a      	orrs	r2, r1
 8001e40:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681a      	ldr	r2, [r3, #0]
 8001e46:	2380      	movs	r3, #128	@ 0x80
 8001e48:	031b      	lsls	r3, r3, #12
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	d009      	beq.n	8001e62 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001e4e:	4b34      	ldr	r3, [pc, #208]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e52:	2240      	movs	r2, #64	@ 0x40
 8001e54:	4393      	bics	r3, r2
 8001e56:	0019      	movs	r1, r3
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001e5c:	4b30      	ldr	r3, [pc, #192]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e5e:	430a      	orrs	r2, r1
 8001e60:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	2380      	movs	r3, #128	@ 0x80
 8001e68:	039b      	lsls	r3, r3, #14
 8001e6a:	4013      	ands	r3, r2
 8001e6c:	d016      	beq.n	8001e9c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8001e6e:	4b2c      	ldr	r3, [pc, #176]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e72:	4a35      	ldr	r2, [pc, #212]	@ (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8001e74:	4013      	ands	r3, r2
 8001e76:	0019      	movs	r1, r3
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001e7c:	4b28      	ldr	r3, [pc, #160]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e7e:	430a      	orrs	r2, r1
 8001e80:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001e86:	2380      	movs	r3, #128	@ 0x80
 8001e88:	03db      	lsls	r3, r3, #15
 8001e8a:	429a      	cmp	r2, r3
 8001e8c:	d106      	bne.n	8001e9c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8001e8e:	4b24      	ldr	r3, [pc, #144]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e90:	68da      	ldr	r2, [r3, #12]
 8001e92:	4b23      	ldr	r3, [pc, #140]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e94:	2180      	movs	r1, #128	@ 0x80
 8001e96:	0449      	lsls	r1, r1, #17
 8001e98:	430a      	orrs	r2, r1
 8001e9a:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681a      	ldr	r2, [r3, #0]
 8001ea0:	2380      	movs	r3, #128	@ 0x80
 8001ea2:	03db      	lsls	r3, r3, #15
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	d016      	beq.n	8001ed6 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8001ea8:	4b1d      	ldr	r3, [pc, #116]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001eaa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001eac:	4a27      	ldr	r2, [pc, #156]	@ (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8001eae:	4013      	ands	r3, r2
 8001eb0:	0019      	movs	r1, r3
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001eb6:	4b1a      	ldr	r3, [pc, #104]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001eb8:	430a      	orrs	r2, r1
 8001eba:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ec0:	2380      	movs	r3, #128	@ 0x80
 8001ec2:	045b      	lsls	r3, r3, #17
 8001ec4:	429a      	cmp	r2, r3
 8001ec6:	d106      	bne.n	8001ed6 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8001ec8:	4b15      	ldr	r3, [pc, #84]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001eca:	68da      	ldr	r2, [r3, #12]
 8001ecc:	4b14      	ldr	r3, [pc, #80]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ece:	2180      	movs	r1, #128	@ 0x80
 8001ed0:	0449      	lsls	r1, r1, #17
 8001ed2:	430a      	orrs	r2, r1
 8001ed4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681a      	ldr	r2, [r3, #0]
 8001eda:	2380      	movs	r3, #128	@ 0x80
 8001edc:	011b      	lsls	r3, r3, #4
 8001ede:	4013      	ands	r3, r2
 8001ee0:	d016      	beq.n	8001f10 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8001ee2:	4b0f      	ldr	r3, [pc, #60]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ee4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ee6:	4a1a      	ldr	r2, [pc, #104]	@ (8001f50 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8001ee8:	4013      	ands	r3, r2
 8001eea:	0019      	movs	r1, r3
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	695a      	ldr	r2, [r3, #20]
 8001ef0:	4b0b      	ldr	r3, [pc, #44]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ef2:	430a      	orrs	r2, r1
 8001ef4:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	695a      	ldr	r2, [r3, #20]
 8001efa:	2380      	movs	r3, #128	@ 0x80
 8001efc:	01db      	lsls	r3, r3, #7
 8001efe:	429a      	cmp	r2, r3
 8001f00:	d106      	bne.n	8001f10 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001f02:	4b07      	ldr	r3, [pc, #28]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f04:	68da      	ldr	r2, [r3, #12]
 8001f06:	4b06      	ldr	r3, [pc, #24]	@ (8001f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f08:	2180      	movs	r1, #128	@ 0x80
 8001f0a:	0249      	lsls	r1, r1, #9
 8001f0c:	430a      	orrs	r2, r1
 8001f0e:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8001f10:	2312      	movs	r3, #18
 8001f12:	18fb      	adds	r3, r7, r3
 8001f14:	781b      	ldrb	r3, [r3, #0]
}
 8001f16:	0018      	movs	r0, r3
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	b006      	add	sp, #24
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	46c0      	nop			@ (mov r8, r8)
 8001f20:	40021000 	.word	0x40021000
 8001f24:	40007000 	.word	0x40007000
 8001f28:	fffffcff 	.word	0xfffffcff
 8001f2c:	fffeffff 	.word	0xfffeffff
 8001f30:	00001388 	.word	0x00001388
 8001f34:	efffffff 	.word	0xefffffff
 8001f38:	fffff3ff 	.word	0xfffff3ff
 8001f3c:	fff3ffff 	.word	0xfff3ffff
 8001f40:	ffcfffff 	.word	0xffcfffff
 8001f44:	ffffcfff 	.word	0xffffcfff
 8001f48:	ffbfffff 	.word	0xffbfffff
 8001f4c:	feffffff 	.word	0xfeffffff
 8001f50:	ffff3fff 	.word	0xffff3fff

08001f54 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d101      	bne.n	8001f66 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	e04a      	b.n	8001ffc <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	223d      	movs	r2, #61	@ 0x3d
 8001f6a:	5c9b      	ldrb	r3, [r3, r2]
 8001f6c:	b2db      	uxtb	r3, r3
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d107      	bne.n	8001f82 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	223c      	movs	r2, #60	@ 0x3c
 8001f76:	2100      	movs	r1, #0
 8001f78:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	0018      	movs	r0, r3
 8001f7e:	f7fe fd0f 	bl	80009a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	223d      	movs	r2, #61	@ 0x3d
 8001f86:	2102      	movs	r1, #2
 8001f88:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681a      	ldr	r2, [r3, #0]
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	3304      	adds	r3, #4
 8001f92:	0019      	movs	r1, r3
 8001f94:	0010      	movs	r0, r2
 8001f96:	f000 fb55 	bl	8002644 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2248      	movs	r2, #72	@ 0x48
 8001f9e:	2101      	movs	r1, #1
 8001fa0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	223e      	movs	r2, #62	@ 0x3e
 8001fa6:	2101      	movs	r1, #1
 8001fa8:	5499      	strb	r1, [r3, r2]
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	223f      	movs	r2, #63	@ 0x3f
 8001fae:	2101      	movs	r1, #1
 8001fb0:	5499      	strb	r1, [r3, r2]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2240      	movs	r2, #64	@ 0x40
 8001fb6:	2101      	movs	r1, #1
 8001fb8:	5499      	strb	r1, [r3, r2]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2241      	movs	r2, #65	@ 0x41
 8001fbe:	2101      	movs	r1, #1
 8001fc0:	5499      	strb	r1, [r3, r2]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2242      	movs	r2, #66	@ 0x42
 8001fc6:	2101      	movs	r1, #1
 8001fc8:	5499      	strb	r1, [r3, r2]
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2243      	movs	r2, #67	@ 0x43
 8001fce:	2101      	movs	r1, #1
 8001fd0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2244      	movs	r2, #68	@ 0x44
 8001fd6:	2101      	movs	r1, #1
 8001fd8:	5499      	strb	r1, [r3, r2]
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2245      	movs	r2, #69	@ 0x45
 8001fde:	2101      	movs	r1, #1
 8001fe0:	5499      	strb	r1, [r3, r2]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2246      	movs	r2, #70	@ 0x46
 8001fe6:	2101      	movs	r1, #1
 8001fe8:	5499      	strb	r1, [r3, r2]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2247      	movs	r2, #71	@ 0x47
 8001fee:	2101      	movs	r1, #1
 8001ff0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	223d      	movs	r2, #61	@ 0x3d
 8001ff6:	2101      	movs	r1, #1
 8001ff8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001ffa:	2300      	movs	r3, #0
}
 8001ffc:	0018      	movs	r0, r3
 8001ffe:	46bd      	mov	sp, r7
 8002000:	b002      	add	sp, #8
 8002002:	bd80      	pop	{r7, pc}

08002004 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b082      	sub	sp, #8
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d101      	bne.n	8002016 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002012:	2301      	movs	r3, #1
 8002014:	e04a      	b.n	80020ac <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	223d      	movs	r2, #61	@ 0x3d
 800201a:	5c9b      	ldrb	r3, [r3, r2]
 800201c:	b2db      	uxtb	r3, r3
 800201e:	2b00      	cmp	r3, #0
 8002020:	d107      	bne.n	8002032 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	223c      	movs	r2, #60	@ 0x3c
 8002026:	2100      	movs	r1, #0
 8002028:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	0018      	movs	r0, r3
 800202e:	f000 f841 	bl	80020b4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	223d      	movs	r2, #61	@ 0x3d
 8002036:	2102      	movs	r1, #2
 8002038:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681a      	ldr	r2, [r3, #0]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	3304      	adds	r3, #4
 8002042:	0019      	movs	r1, r3
 8002044:	0010      	movs	r0, r2
 8002046:	f000 fafd 	bl	8002644 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2248      	movs	r2, #72	@ 0x48
 800204e:	2101      	movs	r1, #1
 8002050:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	223e      	movs	r2, #62	@ 0x3e
 8002056:	2101      	movs	r1, #1
 8002058:	5499      	strb	r1, [r3, r2]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	223f      	movs	r2, #63	@ 0x3f
 800205e:	2101      	movs	r1, #1
 8002060:	5499      	strb	r1, [r3, r2]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2240      	movs	r2, #64	@ 0x40
 8002066:	2101      	movs	r1, #1
 8002068:	5499      	strb	r1, [r3, r2]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2241      	movs	r2, #65	@ 0x41
 800206e:	2101      	movs	r1, #1
 8002070:	5499      	strb	r1, [r3, r2]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2242      	movs	r2, #66	@ 0x42
 8002076:	2101      	movs	r1, #1
 8002078:	5499      	strb	r1, [r3, r2]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2243      	movs	r2, #67	@ 0x43
 800207e:	2101      	movs	r1, #1
 8002080:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2244      	movs	r2, #68	@ 0x44
 8002086:	2101      	movs	r1, #1
 8002088:	5499      	strb	r1, [r3, r2]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2245      	movs	r2, #69	@ 0x45
 800208e:	2101      	movs	r1, #1
 8002090:	5499      	strb	r1, [r3, r2]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2246      	movs	r2, #70	@ 0x46
 8002096:	2101      	movs	r1, #1
 8002098:	5499      	strb	r1, [r3, r2]
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2247      	movs	r2, #71	@ 0x47
 800209e:	2101      	movs	r1, #1
 80020a0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	223d      	movs	r2, #61	@ 0x3d
 80020a6:	2101      	movs	r1, #1
 80020a8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80020aa:	2300      	movs	r3, #0
}
 80020ac:	0018      	movs	r0, r3
 80020ae:	46bd      	mov	sp, r7
 80020b0:	b002      	add	sp, #8
 80020b2:	bd80      	pop	{r7, pc}

080020b4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b082      	sub	sp, #8
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80020bc:	46c0      	nop			@ (mov r8, r8)
 80020be:	46bd      	mov	sp, r7
 80020c0:	b002      	add	sp, #8
 80020c2:	bd80      	pop	{r7, pc}

080020c4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b084      	sub	sp, #16
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
 80020cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d108      	bne.n	80020e6 <HAL_TIM_PWM_Start+0x22>
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	223e      	movs	r2, #62	@ 0x3e
 80020d8:	5c9b      	ldrb	r3, [r3, r2]
 80020da:	b2db      	uxtb	r3, r3
 80020dc:	3b01      	subs	r3, #1
 80020de:	1e5a      	subs	r2, r3, #1
 80020e0:	4193      	sbcs	r3, r2
 80020e2:	b2db      	uxtb	r3, r3
 80020e4:	e037      	b.n	8002156 <HAL_TIM_PWM_Start+0x92>
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	2b04      	cmp	r3, #4
 80020ea:	d108      	bne.n	80020fe <HAL_TIM_PWM_Start+0x3a>
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	223f      	movs	r2, #63	@ 0x3f
 80020f0:	5c9b      	ldrb	r3, [r3, r2]
 80020f2:	b2db      	uxtb	r3, r3
 80020f4:	3b01      	subs	r3, #1
 80020f6:	1e5a      	subs	r2, r3, #1
 80020f8:	4193      	sbcs	r3, r2
 80020fa:	b2db      	uxtb	r3, r3
 80020fc:	e02b      	b.n	8002156 <HAL_TIM_PWM_Start+0x92>
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	2b08      	cmp	r3, #8
 8002102:	d108      	bne.n	8002116 <HAL_TIM_PWM_Start+0x52>
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2240      	movs	r2, #64	@ 0x40
 8002108:	5c9b      	ldrb	r3, [r3, r2]
 800210a:	b2db      	uxtb	r3, r3
 800210c:	3b01      	subs	r3, #1
 800210e:	1e5a      	subs	r2, r3, #1
 8002110:	4193      	sbcs	r3, r2
 8002112:	b2db      	uxtb	r3, r3
 8002114:	e01f      	b.n	8002156 <HAL_TIM_PWM_Start+0x92>
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	2b0c      	cmp	r3, #12
 800211a:	d108      	bne.n	800212e <HAL_TIM_PWM_Start+0x6a>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2241      	movs	r2, #65	@ 0x41
 8002120:	5c9b      	ldrb	r3, [r3, r2]
 8002122:	b2db      	uxtb	r3, r3
 8002124:	3b01      	subs	r3, #1
 8002126:	1e5a      	subs	r2, r3, #1
 8002128:	4193      	sbcs	r3, r2
 800212a:	b2db      	uxtb	r3, r3
 800212c:	e013      	b.n	8002156 <HAL_TIM_PWM_Start+0x92>
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	2b10      	cmp	r3, #16
 8002132:	d108      	bne.n	8002146 <HAL_TIM_PWM_Start+0x82>
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2242      	movs	r2, #66	@ 0x42
 8002138:	5c9b      	ldrb	r3, [r3, r2]
 800213a:	b2db      	uxtb	r3, r3
 800213c:	3b01      	subs	r3, #1
 800213e:	1e5a      	subs	r2, r3, #1
 8002140:	4193      	sbcs	r3, r2
 8002142:	b2db      	uxtb	r3, r3
 8002144:	e007      	b.n	8002156 <HAL_TIM_PWM_Start+0x92>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2243      	movs	r2, #67	@ 0x43
 800214a:	5c9b      	ldrb	r3, [r3, r2]
 800214c:	b2db      	uxtb	r3, r3
 800214e:	3b01      	subs	r3, #1
 8002150:	1e5a      	subs	r2, r3, #1
 8002152:	4193      	sbcs	r3, r2
 8002154:	b2db      	uxtb	r3, r3
 8002156:	2b00      	cmp	r3, #0
 8002158:	d001      	beq.n	800215e <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800215a:	2301      	movs	r3, #1
 800215c:	e08b      	b.n	8002276 <HAL_TIM_PWM_Start+0x1b2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d104      	bne.n	800216e <HAL_TIM_PWM_Start+0xaa>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	223e      	movs	r2, #62	@ 0x3e
 8002168:	2102      	movs	r1, #2
 800216a:	5499      	strb	r1, [r3, r2]
 800216c:	e023      	b.n	80021b6 <HAL_TIM_PWM_Start+0xf2>
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	2b04      	cmp	r3, #4
 8002172:	d104      	bne.n	800217e <HAL_TIM_PWM_Start+0xba>
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	223f      	movs	r2, #63	@ 0x3f
 8002178:	2102      	movs	r1, #2
 800217a:	5499      	strb	r1, [r3, r2]
 800217c:	e01b      	b.n	80021b6 <HAL_TIM_PWM_Start+0xf2>
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	2b08      	cmp	r3, #8
 8002182:	d104      	bne.n	800218e <HAL_TIM_PWM_Start+0xca>
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2240      	movs	r2, #64	@ 0x40
 8002188:	2102      	movs	r1, #2
 800218a:	5499      	strb	r1, [r3, r2]
 800218c:	e013      	b.n	80021b6 <HAL_TIM_PWM_Start+0xf2>
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	2b0c      	cmp	r3, #12
 8002192:	d104      	bne.n	800219e <HAL_TIM_PWM_Start+0xda>
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2241      	movs	r2, #65	@ 0x41
 8002198:	2102      	movs	r1, #2
 800219a:	5499      	strb	r1, [r3, r2]
 800219c:	e00b      	b.n	80021b6 <HAL_TIM_PWM_Start+0xf2>
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	2b10      	cmp	r3, #16
 80021a2:	d104      	bne.n	80021ae <HAL_TIM_PWM_Start+0xea>
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2242      	movs	r2, #66	@ 0x42
 80021a8:	2102      	movs	r1, #2
 80021aa:	5499      	strb	r1, [r3, r2]
 80021ac:	e003      	b.n	80021b6 <HAL_TIM_PWM_Start+0xf2>
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2243      	movs	r2, #67	@ 0x43
 80021b2:	2102      	movs	r1, #2
 80021b4:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	6839      	ldr	r1, [r7, #0]
 80021bc:	2201      	movs	r2, #1
 80021be:	0018      	movs	r0, r3
 80021c0:	f000 fe2e 	bl	8002e20 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a2d      	ldr	r2, [pc, #180]	@ (8002280 <HAL_TIM_PWM_Start+0x1bc>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d00e      	beq.n	80021ec <HAL_TIM_PWM_Start+0x128>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4a2c      	ldr	r2, [pc, #176]	@ (8002284 <HAL_TIM_PWM_Start+0x1c0>)
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d009      	beq.n	80021ec <HAL_TIM_PWM_Start+0x128>
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a2a      	ldr	r2, [pc, #168]	@ (8002288 <HAL_TIM_PWM_Start+0x1c4>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d004      	beq.n	80021ec <HAL_TIM_PWM_Start+0x128>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4a29      	ldr	r2, [pc, #164]	@ (800228c <HAL_TIM_PWM_Start+0x1c8>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d101      	bne.n	80021f0 <HAL_TIM_PWM_Start+0x12c>
 80021ec:	2301      	movs	r3, #1
 80021ee:	e000      	b.n	80021f2 <HAL_TIM_PWM_Start+0x12e>
 80021f0:	2300      	movs	r3, #0
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d008      	beq.n	8002208 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	2180      	movs	r1, #128	@ 0x80
 8002202:	0209      	lsls	r1, r1, #8
 8002204:	430a      	orrs	r2, r1
 8002206:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a1c      	ldr	r2, [pc, #112]	@ (8002280 <HAL_TIM_PWM_Start+0x1bc>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d00f      	beq.n	8002232 <HAL_TIM_PWM_Start+0x16e>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681a      	ldr	r2, [r3, #0]
 8002216:	2380      	movs	r3, #128	@ 0x80
 8002218:	05db      	lsls	r3, r3, #23
 800221a:	429a      	cmp	r2, r3
 800221c:	d009      	beq.n	8002232 <HAL_TIM_PWM_Start+0x16e>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4a1b      	ldr	r2, [pc, #108]	@ (8002290 <HAL_TIM_PWM_Start+0x1cc>)
 8002224:	4293      	cmp	r3, r2
 8002226:	d004      	beq.n	8002232 <HAL_TIM_PWM_Start+0x16e>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a15      	ldr	r2, [pc, #84]	@ (8002284 <HAL_TIM_PWM_Start+0x1c0>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d116      	bne.n	8002260 <HAL_TIM_PWM_Start+0x19c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	689b      	ldr	r3, [r3, #8]
 8002238:	4a16      	ldr	r2, [pc, #88]	@ (8002294 <HAL_TIM_PWM_Start+0x1d0>)
 800223a:	4013      	ands	r3, r2
 800223c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	2b06      	cmp	r3, #6
 8002242:	d016      	beq.n	8002272 <HAL_TIM_PWM_Start+0x1ae>
 8002244:	68fa      	ldr	r2, [r7, #12]
 8002246:	2380      	movs	r3, #128	@ 0x80
 8002248:	025b      	lsls	r3, r3, #9
 800224a:	429a      	cmp	r2, r3
 800224c:	d011      	beq.n	8002272 <HAL_TIM_PWM_Start+0x1ae>
    {
      __HAL_TIM_ENABLE(htim);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	681a      	ldr	r2, [r3, #0]
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	2101      	movs	r1, #1
 800225a:	430a      	orrs	r2, r1
 800225c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800225e:	e008      	b.n	8002272 <HAL_TIM_PWM_Start+0x1ae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	681a      	ldr	r2, [r3, #0]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	2101      	movs	r1, #1
 800226c:	430a      	orrs	r2, r1
 800226e:	601a      	str	r2, [r3, #0]
 8002270:	e000      	b.n	8002274 <HAL_TIM_PWM_Start+0x1b0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002272:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8002274:	2300      	movs	r3, #0
}
 8002276:	0018      	movs	r0, r3
 8002278:	46bd      	mov	sp, r7
 800227a:	b004      	add	sp, #16
 800227c:	bd80      	pop	{r7, pc}
 800227e:	46c0      	nop			@ (mov r8, r8)
 8002280:	40012c00 	.word	0x40012c00
 8002284:	40014000 	.word	0x40014000
 8002288:	40014400 	.word	0x40014400
 800228c:	40014800 	.word	0x40014800
 8002290:	40000400 	.word	0x40000400
 8002294:	00010007 	.word	0x00010007

08002298 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b086      	sub	sp, #24
 800229c:	af00      	add	r7, sp, #0
 800229e:	60f8      	str	r0, [r7, #12]
 80022a0:	60b9      	str	r1, [r7, #8]
 80022a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80022a4:	2317      	movs	r3, #23
 80022a6:	18fb      	adds	r3, r7, r3
 80022a8:	2200      	movs	r2, #0
 80022aa:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	223c      	movs	r2, #60	@ 0x3c
 80022b0:	5c9b      	ldrb	r3, [r3, r2]
 80022b2:	2b01      	cmp	r3, #1
 80022b4:	d101      	bne.n	80022ba <HAL_TIM_PWM_ConfigChannel+0x22>
 80022b6:	2302      	movs	r3, #2
 80022b8:	e0e5      	b.n	8002486 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	223c      	movs	r2, #60	@ 0x3c
 80022be:	2101      	movs	r1, #1
 80022c0:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2b14      	cmp	r3, #20
 80022c6:	d900      	bls.n	80022ca <HAL_TIM_PWM_ConfigChannel+0x32>
 80022c8:	e0d1      	b.n	800246e <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	009a      	lsls	r2, r3, #2
 80022ce:	4b70      	ldr	r3, [pc, #448]	@ (8002490 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80022d0:	18d3      	adds	r3, r2, r3
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	68ba      	ldr	r2, [r7, #8]
 80022dc:	0011      	movs	r1, r2
 80022de:	0018      	movs	r0, r3
 80022e0:	f000 fa3e 	bl	8002760 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	699a      	ldr	r2, [r3, #24]
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	2108      	movs	r1, #8
 80022f0:	430a      	orrs	r2, r1
 80022f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	699a      	ldr	r2, [r3, #24]
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	2104      	movs	r1, #4
 8002300:	438a      	bics	r2, r1
 8002302:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	6999      	ldr	r1, [r3, #24]
 800230a:	68bb      	ldr	r3, [r7, #8]
 800230c:	691a      	ldr	r2, [r3, #16]
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	430a      	orrs	r2, r1
 8002314:	619a      	str	r2, [r3, #24]
      break;
 8002316:	e0af      	b.n	8002478 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	68ba      	ldr	r2, [r7, #8]
 800231e:	0011      	movs	r1, r2
 8002320:	0018      	movs	r0, r3
 8002322:	f000 faa7 	bl	8002874 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	699a      	ldr	r2, [r3, #24]
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	2180      	movs	r1, #128	@ 0x80
 8002332:	0109      	lsls	r1, r1, #4
 8002334:	430a      	orrs	r2, r1
 8002336:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	699a      	ldr	r2, [r3, #24]
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4954      	ldr	r1, [pc, #336]	@ (8002494 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8002344:	400a      	ands	r2, r1
 8002346:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	6999      	ldr	r1, [r3, #24]
 800234e:	68bb      	ldr	r3, [r7, #8]
 8002350:	691b      	ldr	r3, [r3, #16]
 8002352:	021a      	lsls	r2, r3, #8
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	430a      	orrs	r2, r1
 800235a:	619a      	str	r2, [r3, #24]
      break;
 800235c:	e08c      	b.n	8002478 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	68ba      	ldr	r2, [r7, #8]
 8002364:	0011      	movs	r1, r2
 8002366:	0018      	movs	r0, r3
 8002368:	f000 fb08 	bl	800297c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	69da      	ldr	r2, [r3, #28]
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	2108      	movs	r1, #8
 8002378:	430a      	orrs	r2, r1
 800237a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	69da      	ldr	r2, [r3, #28]
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	2104      	movs	r1, #4
 8002388:	438a      	bics	r2, r1
 800238a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	69d9      	ldr	r1, [r3, #28]
 8002392:	68bb      	ldr	r3, [r7, #8]
 8002394:	691a      	ldr	r2, [r3, #16]
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	430a      	orrs	r2, r1
 800239c:	61da      	str	r2, [r3, #28]
      break;
 800239e:	e06b      	b.n	8002478 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	68ba      	ldr	r2, [r7, #8]
 80023a6:	0011      	movs	r1, r2
 80023a8:	0018      	movs	r0, r3
 80023aa:	f000 fb6f 	bl	8002a8c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	69da      	ldr	r2, [r3, #28]
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	2180      	movs	r1, #128	@ 0x80
 80023ba:	0109      	lsls	r1, r1, #4
 80023bc:	430a      	orrs	r2, r1
 80023be:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	69da      	ldr	r2, [r3, #28]
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4932      	ldr	r1, [pc, #200]	@ (8002494 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80023cc:	400a      	ands	r2, r1
 80023ce:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	69d9      	ldr	r1, [r3, #28]
 80023d6:	68bb      	ldr	r3, [r7, #8]
 80023d8:	691b      	ldr	r3, [r3, #16]
 80023da:	021a      	lsls	r2, r3, #8
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	430a      	orrs	r2, r1
 80023e2:	61da      	str	r2, [r3, #28]
      break;
 80023e4:	e048      	b.n	8002478 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	68ba      	ldr	r2, [r7, #8]
 80023ec:	0011      	movs	r1, r2
 80023ee:	0018      	movs	r0, r3
 80023f0:	f000 fbb6 	bl	8002b60 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	2108      	movs	r1, #8
 8002400:	430a      	orrs	r2, r1
 8002402:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	2104      	movs	r1, #4
 8002410:	438a      	bics	r2, r1
 8002412:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800241a:	68bb      	ldr	r3, [r7, #8]
 800241c:	691a      	ldr	r2, [r3, #16]
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	430a      	orrs	r2, r1
 8002424:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8002426:	e027      	b.n	8002478 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	68ba      	ldr	r2, [r7, #8]
 800242e:	0011      	movs	r1, r2
 8002430:	0018      	movs	r0, r3
 8002432:	f000 fbf5 	bl	8002c20 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	2180      	movs	r1, #128	@ 0x80
 8002442:	0109      	lsls	r1, r1, #4
 8002444:	430a      	orrs	r2, r1
 8002446:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4910      	ldr	r1, [pc, #64]	@ (8002494 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8002454:	400a      	ands	r2, r1
 8002456:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	691b      	ldr	r3, [r3, #16]
 8002462:	021a      	lsls	r2, r3, #8
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	430a      	orrs	r2, r1
 800246a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800246c:	e004      	b.n	8002478 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800246e:	2317      	movs	r3, #23
 8002470:	18fb      	adds	r3, r7, r3
 8002472:	2201      	movs	r2, #1
 8002474:	701a      	strb	r2, [r3, #0]
      break;
 8002476:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	223c      	movs	r2, #60	@ 0x3c
 800247c:	2100      	movs	r1, #0
 800247e:	5499      	strb	r1, [r3, r2]

  return status;
 8002480:	2317      	movs	r3, #23
 8002482:	18fb      	adds	r3, r7, r3
 8002484:	781b      	ldrb	r3, [r3, #0]
}
 8002486:	0018      	movs	r0, r3
 8002488:	46bd      	mov	sp, r7
 800248a:	b006      	add	sp, #24
 800248c:	bd80      	pop	{r7, pc}
 800248e:	46c0      	nop			@ (mov r8, r8)
 8002490:	08003cd8 	.word	0x08003cd8
 8002494:	fffffbff 	.word	0xfffffbff

08002498 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b084      	sub	sp, #16
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
 80024a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80024a2:	230f      	movs	r3, #15
 80024a4:	18fb      	adds	r3, r7, r3
 80024a6:	2200      	movs	r2, #0
 80024a8:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	223c      	movs	r2, #60	@ 0x3c
 80024ae:	5c9b      	ldrb	r3, [r3, r2]
 80024b0:	2b01      	cmp	r3, #1
 80024b2:	d101      	bne.n	80024b8 <HAL_TIM_ConfigClockSource+0x20>
 80024b4:	2302      	movs	r3, #2
 80024b6:	e0bc      	b.n	8002632 <HAL_TIM_ConfigClockSource+0x19a>
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	223c      	movs	r2, #60	@ 0x3c
 80024bc:	2101      	movs	r1, #1
 80024be:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	223d      	movs	r2, #61	@ 0x3d
 80024c4:	2102      	movs	r1, #2
 80024c6:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80024d0:	68bb      	ldr	r3, [r7, #8]
 80024d2:	4a5a      	ldr	r2, [pc, #360]	@ (800263c <HAL_TIM_ConfigClockSource+0x1a4>)
 80024d4:	4013      	ands	r3, r2
 80024d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	4a59      	ldr	r2, [pc, #356]	@ (8002640 <HAL_TIM_ConfigClockSource+0x1a8>)
 80024dc:	4013      	ands	r3, r2
 80024de:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	68ba      	ldr	r2, [r7, #8]
 80024e6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	2280      	movs	r2, #128	@ 0x80
 80024ee:	0192      	lsls	r2, r2, #6
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d040      	beq.n	8002576 <HAL_TIM_ConfigClockSource+0xde>
 80024f4:	2280      	movs	r2, #128	@ 0x80
 80024f6:	0192      	lsls	r2, r2, #6
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d900      	bls.n	80024fe <HAL_TIM_ConfigClockSource+0x66>
 80024fc:	e088      	b.n	8002610 <HAL_TIM_ConfigClockSource+0x178>
 80024fe:	2280      	movs	r2, #128	@ 0x80
 8002500:	0152      	lsls	r2, r2, #5
 8002502:	4293      	cmp	r3, r2
 8002504:	d100      	bne.n	8002508 <HAL_TIM_ConfigClockSource+0x70>
 8002506:	e088      	b.n	800261a <HAL_TIM_ConfigClockSource+0x182>
 8002508:	2280      	movs	r2, #128	@ 0x80
 800250a:	0152      	lsls	r2, r2, #5
 800250c:	4293      	cmp	r3, r2
 800250e:	d900      	bls.n	8002512 <HAL_TIM_ConfigClockSource+0x7a>
 8002510:	e07e      	b.n	8002610 <HAL_TIM_ConfigClockSource+0x178>
 8002512:	2b70      	cmp	r3, #112	@ 0x70
 8002514:	d018      	beq.n	8002548 <HAL_TIM_ConfigClockSource+0xb0>
 8002516:	d900      	bls.n	800251a <HAL_TIM_ConfigClockSource+0x82>
 8002518:	e07a      	b.n	8002610 <HAL_TIM_ConfigClockSource+0x178>
 800251a:	2b60      	cmp	r3, #96	@ 0x60
 800251c:	d04f      	beq.n	80025be <HAL_TIM_ConfigClockSource+0x126>
 800251e:	d900      	bls.n	8002522 <HAL_TIM_ConfigClockSource+0x8a>
 8002520:	e076      	b.n	8002610 <HAL_TIM_ConfigClockSource+0x178>
 8002522:	2b50      	cmp	r3, #80	@ 0x50
 8002524:	d03b      	beq.n	800259e <HAL_TIM_ConfigClockSource+0x106>
 8002526:	d900      	bls.n	800252a <HAL_TIM_ConfigClockSource+0x92>
 8002528:	e072      	b.n	8002610 <HAL_TIM_ConfigClockSource+0x178>
 800252a:	2b40      	cmp	r3, #64	@ 0x40
 800252c:	d057      	beq.n	80025de <HAL_TIM_ConfigClockSource+0x146>
 800252e:	d900      	bls.n	8002532 <HAL_TIM_ConfigClockSource+0x9a>
 8002530:	e06e      	b.n	8002610 <HAL_TIM_ConfigClockSource+0x178>
 8002532:	2b30      	cmp	r3, #48	@ 0x30
 8002534:	d063      	beq.n	80025fe <HAL_TIM_ConfigClockSource+0x166>
 8002536:	d86b      	bhi.n	8002610 <HAL_TIM_ConfigClockSource+0x178>
 8002538:	2b20      	cmp	r3, #32
 800253a:	d060      	beq.n	80025fe <HAL_TIM_ConfigClockSource+0x166>
 800253c:	d868      	bhi.n	8002610 <HAL_TIM_ConfigClockSource+0x178>
 800253e:	2b00      	cmp	r3, #0
 8002540:	d05d      	beq.n	80025fe <HAL_TIM_ConfigClockSource+0x166>
 8002542:	2b10      	cmp	r3, #16
 8002544:	d05b      	beq.n	80025fe <HAL_TIM_ConfigClockSource+0x166>
 8002546:	e063      	b.n	8002610 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002558:	f000 fc42 	bl	8002de0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	689b      	ldr	r3, [r3, #8]
 8002562:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	2277      	movs	r2, #119	@ 0x77
 8002568:	4313      	orrs	r3, r2
 800256a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	68ba      	ldr	r2, [r7, #8]
 8002572:	609a      	str	r2, [r3, #8]
      break;
 8002574:	e052      	b.n	800261c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002586:	f000 fc2b 	bl	8002de0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	689a      	ldr	r2, [r3, #8]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	2180      	movs	r1, #128	@ 0x80
 8002596:	01c9      	lsls	r1, r1, #7
 8002598:	430a      	orrs	r2, r1
 800259a:	609a      	str	r2, [r3, #8]
      break;
 800259c:	e03e      	b.n	800261c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80025aa:	001a      	movs	r2, r3
 80025ac:	f000 fb9c 	bl	8002ce8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	2150      	movs	r1, #80	@ 0x50
 80025b6:	0018      	movs	r0, r3
 80025b8:	f000 fbf6 	bl	8002da8 <TIM_ITRx_SetConfig>
      break;
 80025bc:	e02e      	b.n	800261c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80025ca:	001a      	movs	r2, r3
 80025cc:	f000 fbba 	bl	8002d44 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	2160      	movs	r1, #96	@ 0x60
 80025d6:	0018      	movs	r0, r3
 80025d8:	f000 fbe6 	bl	8002da8 <TIM_ITRx_SetConfig>
      break;
 80025dc:	e01e      	b.n	800261c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80025ea:	001a      	movs	r2, r3
 80025ec:	f000 fb7c 	bl	8002ce8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	2140      	movs	r1, #64	@ 0x40
 80025f6:	0018      	movs	r0, r3
 80025f8:	f000 fbd6 	bl	8002da8 <TIM_ITRx_SetConfig>
      break;
 80025fc:	e00e      	b.n	800261c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	0019      	movs	r1, r3
 8002608:	0010      	movs	r0, r2
 800260a:	f000 fbcd 	bl	8002da8 <TIM_ITRx_SetConfig>
      break;
 800260e:	e005      	b.n	800261c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002610:	230f      	movs	r3, #15
 8002612:	18fb      	adds	r3, r7, r3
 8002614:	2201      	movs	r2, #1
 8002616:	701a      	strb	r2, [r3, #0]
      break;
 8002618:	e000      	b.n	800261c <HAL_TIM_ConfigClockSource+0x184>
      break;
 800261a:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	223d      	movs	r2, #61	@ 0x3d
 8002620:	2101      	movs	r1, #1
 8002622:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	223c      	movs	r2, #60	@ 0x3c
 8002628:	2100      	movs	r1, #0
 800262a:	5499      	strb	r1, [r3, r2]

  return status;
 800262c:	230f      	movs	r3, #15
 800262e:	18fb      	adds	r3, r7, r3
 8002630:	781b      	ldrb	r3, [r3, #0]
}
 8002632:	0018      	movs	r0, r3
 8002634:	46bd      	mov	sp, r7
 8002636:	b004      	add	sp, #16
 8002638:	bd80      	pop	{r7, pc}
 800263a:	46c0      	nop			@ (mov r8, r8)
 800263c:	ffceff88 	.word	0xffceff88
 8002640:	ffff00ff 	.word	0xffff00ff

08002644 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b084      	sub	sp, #16
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
 800264c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	4a3b      	ldr	r2, [pc, #236]	@ (8002744 <TIM_Base_SetConfig+0x100>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d008      	beq.n	800266e <TIM_Base_SetConfig+0x2a>
 800265c:	687a      	ldr	r2, [r7, #4]
 800265e:	2380      	movs	r3, #128	@ 0x80
 8002660:	05db      	lsls	r3, r3, #23
 8002662:	429a      	cmp	r2, r3
 8002664:	d003      	beq.n	800266e <TIM_Base_SetConfig+0x2a>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	4a37      	ldr	r2, [pc, #220]	@ (8002748 <TIM_Base_SetConfig+0x104>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d108      	bne.n	8002680 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	2270      	movs	r2, #112	@ 0x70
 8002672:	4393      	bics	r3, r2
 8002674:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	68fa      	ldr	r2, [r7, #12]
 800267c:	4313      	orrs	r3, r2
 800267e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	4a30      	ldr	r2, [pc, #192]	@ (8002744 <TIM_Base_SetConfig+0x100>)
 8002684:	4293      	cmp	r3, r2
 8002686:	d018      	beq.n	80026ba <TIM_Base_SetConfig+0x76>
 8002688:	687a      	ldr	r2, [r7, #4]
 800268a:	2380      	movs	r3, #128	@ 0x80
 800268c:	05db      	lsls	r3, r3, #23
 800268e:	429a      	cmp	r2, r3
 8002690:	d013      	beq.n	80026ba <TIM_Base_SetConfig+0x76>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	4a2c      	ldr	r2, [pc, #176]	@ (8002748 <TIM_Base_SetConfig+0x104>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d00f      	beq.n	80026ba <TIM_Base_SetConfig+0x76>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	4a2b      	ldr	r2, [pc, #172]	@ (800274c <TIM_Base_SetConfig+0x108>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d00b      	beq.n	80026ba <TIM_Base_SetConfig+0x76>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	4a2a      	ldr	r2, [pc, #168]	@ (8002750 <TIM_Base_SetConfig+0x10c>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d007      	beq.n	80026ba <TIM_Base_SetConfig+0x76>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	4a29      	ldr	r2, [pc, #164]	@ (8002754 <TIM_Base_SetConfig+0x110>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d003      	beq.n	80026ba <TIM_Base_SetConfig+0x76>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	4a28      	ldr	r2, [pc, #160]	@ (8002758 <TIM_Base_SetConfig+0x114>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d108      	bne.n	80026cc <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	4a27      	ldr	r2, [pc, #156]	@ (800275c <TIM_Base_SetConfig+0x118>)
 80026be:	4013      	ands	r3, r2
 80026c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	68db      	ldr	r3, [r3, #12]
 80026c6:	68fa      	ldr	r2, [r7, #12]
 80026c8:	4313      	orrs	r3, r2
 80026ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	2280      	movs	r2, #128	@ 0x80
 80026d0:	4393      	bics	r3, r2
 80026d2:	001a      	movs	r2, r3
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	695b      	ldr	r3, [r3, #20]
 80026d8:	4313      	orrs	r3, r2
 80026da:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	68fa      	ldr	r2, [r7, #12]
 80026e0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	689a      	ldr	r2, [r3, #8]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	681a      	ldr	r2, [r3, #0]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	4a13      	ldr	r2, [pc, #76]	@ (8002744 <TIM_Base_SetConfig+0x100>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d00b      	beq.n	8002712 <TIM_Base_SetConfig+0xce>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	4a14      	ldr	r2, [pc, #80]	@ (8002750 <TIM_Base_SetConfig+0x10c>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d007      	beq.n	8002712 <TIM_Base_SetConfig+0xce>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	4a13      	ldr	r2, [pc, #76]	@ (8002754 <TIM_Base_SetConfig+0x110>)
 8002706:	4293      	cmp	r3, r2
 8002708:	d003      	beq.n	8002712 <TIM_Base_SetConfig+0xce>
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	4a12      	ldr	r2, [pc, #72]	@ (8002758 <TIM_Base_SetConfig+0x114>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d103      	bne.n	800271a <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	691a      	ldr	r2, [r3, #16]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2201      	movs	r2, #1
 800271e:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	691b      	ldr	r3, [r3, #16]
 8002724:	2201      	movs	r2, #1
 8002726:	4013      	ands	r3, r2
 8002728:	2b01      	cmp	r3, #1
 800272a:	d106      	bne.n	800273a <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	691b      	ldr	r3, [r3, #16]
 8002730:	2201      	movs	r2, #1
 8002732:	4393      	bics	r3, r2
 8002734:	001a      	movs	r2, r3
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	611a      	str	r2, [r3, #16]
  }
}
 800273a:	46c0      	nop			@ (mov r8, r8)
 800273c:	46bd      	mov	sp, r7
 800273e:	b004      	add	sp, #16
 8002740:	bd80      	pop	{r7, pc}
 8002742:	46c0      	nop			@ (mov r8, r8)
 8002744:	40012c00 	.word	0x40012c00
 8002748:	40000400 	.word	0x40000400
 800274c:	40002000 	.word	0x40002000
 8002750:	40014000 	.word	0x40014000
 8002754:	40014400 	.word	0x40014400
 8002758:	40014800 	.word	0x40014800
 800275c:	fffffcff 	.word	0xfffffcff

08002760 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b086      	sub	sp, #24
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
 8002768:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6a1b      	ldr	r3, [r3, #32]
 800276e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6a1b      	ldr	r3, [r3, #32]
 8002774:	2201      	movs	r2, #1
 8002776:	4393      	bics	r3, r2
 8002778:	001a      	movs	r2, r3
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	699b      	ldr	r3, [r3, #24]
 8002788:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	4a32      	ldr	r2, [pc, #200]	@ (8002858 <TIM_OC1_SetConfig+0xf8>)
 800278e:	4013      	ands	r3, r2
 8002790:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2203      	movs	r2, #3
 8002796:	4393      	bics	r3, r2
 8002798:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	68fa      	ldr	r2, [r7, #12]
 80027a0:	4313      	orrs	r3, r2
 80027a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	2202      	movs	r2, #2
 80027a8:	4393      	bics	r3, r2
 80027aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	689b      	ldr	r3, [r3, #8]
 80027b0:	697a      	ldr	r2, [r7, #20]
 80027b2:	4313      	orrs	r3, r2
 80027b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	4a28      	ldr	r2, [pc, #160]	@ (800285c <TIM_OC1_SetConfig+0xfc>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d00b      	beq.n	80027d6 <TIM_OC1_SetConfig+0x76>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	4a27      	ldr	r2, [pc, #156]	@ (8002860 <TIM_OC1_SetConfig+0x100>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d007      	beq.n	80027d6 <TIM_OC1_SetConfig+0x76>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	4a26      	ldr	r2, [pc, #152]	@ (8002864 <TIM_OC1_SetConfig+0x104>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d003      	beq.n	80027d6 <TIM_OC1_SetConfig+0x76>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	4a25      	ldr	r2, [pc, #148]	@ (8002868 <TIM_OC1_SetConfig+0x108>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d10c      	bne.n	80027f0 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80027d6:	697b      	ldr	r3, [r7, #20]
 80027d8:	2208      	movs	r2, #8
 80027da:	4393      	bics	r3, r2
 80027dc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	68db      	ldr	r3, [r3, #12]
 80027e2:	697a      	ldr	r2, [r7, #20]
 80027e4:	4313      	orrs	r3, r2
 80027e6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80027e8:	697b      	ldr	r3, [r7, #20]
 80027ea:	2204      	movs	r2, #4
 80027ec:	4393      	bics	r3, r2
 80027ee:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	4a1a      	ldr	r2, [pc, #104]	@ (800285c <TIM_OC1_SetConfig+0xfc>)
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d00b      	beq.n	8002810 <TIM_OC1_SetConfig+0xb0>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	4a19      	ldr	r2, [pc, #100]	@ (8002860 <TIM_OC1_SetConfig+0x100>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d007      	beq.n	8002810 <TIM_OC1_SetConfig+0xb0>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	4a18      	ldr	r2, [pc, #96]	@ (8002864 <TIM_OC1_SetConfig+0x104>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d003      	beq.n	8002810 <TIM_OC1_SetConfig+0xb0>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	4a17      	ldr	r2, [pc, #92]	@ (8002868 <TIM_OC1_SetConfig+0x108>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d111      	bne.n	8002834 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002810:	693b      	ldr	r3, [r7, #16]
 8002812:	4a16      	ldr	r2, [pc, #88]	@ (800286c <TIM_OC1_SetConfig+0x10c>)
 8002814:	4013      	ands	r3, r2
 8002816:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002818:	693b      	ldr	r3, [r7, #16]
 800281a:	4a15      	ldr	r2, [pc, #84]	@ (8002870 <TIM_OC1_SetConfig+0x110>)
 800281c:	4013      	ands	r3, r2
 800281e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	695b      	ldr	r3, [r3, #20]
 8002824:	693a      	ldr	r2, [r7, #16]
 8002826:	4313      	orrs	r3, r2
 8002828:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	699b      	ldr	r3, [r3, #24]
 800282e:	693a      	ldr	r2, [r7, #16]
 8002830:	4313      	orrs	r3, r2
 8002832:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	693a      	ldr	r2, [r7, #16]
 8002838:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	68fa      	ldr	r2, [r7, #12]
 800283e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	685a      	ldr	r2, [r3, #4]
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	697a      	ldr	r2, [r7, #20]
 800284c:	621a      	str	r2, [r3, #32]
}
 800284e:	46c0      	nop			@ (mov r8, r8)
 8002850:	46bd      	mov	sp, r7
 8002852:	b006      	add	sp, #24
 8002854:	bd80      	pop	{r7, pc}
 8002856:	46c0      	nop			@ (mov r8, r8)
 8002858:	fffeff8f 	.word	0xfffeff8f
 800285c:	40012c00 	.word	0x40012c00
 8002860:	40014000 	.word	0x40014000
 8002864:	40014400 	.word	0x40014400
 8002868:	40014800 	.word	0x40014800
 800286c:	fffffeff 	.word	0xfffffeff
 8002870:	fffffdff 	.word	0xfffffdff

08002874 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b086      	sub	sp, #24
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
 800287c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6a1b      	ldr	r3, [r3, #32]
 8002882:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6a1b      	ldr	r3, [r3, #32]
 8002888:	2210      	movs	r2, #16
 800288a:	4393      	bics	r3, r2
 800288c:	001a      	movs	r2, r3
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	699b      	ldr	r3, [r3, #24]
 800289c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	4a2e      	ldr	r2, [pc, #184]	@ (800295c <TIM_OC2_SetConfig+0xe8>)
 80028a2:	4013      	ands	r3, r2
 80028a4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	4a2d      	ldr	r2, [pc, #180]	@ (8002960 <TIM_OC2_SetConfig+0xec>)
 80028aa:	4013      	ands	r3, r2
 80028ac:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	021b      	lsls	r3, r3, #8
 80028b4:	68fa      	ldr	r2, [r7, #12]
 80028b6:	4313      	orrs	r3, r2
 80028b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	2220      	movs	r2, #32
 80028be:	4393      	bics	r3, r2
 80028c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	011b      	lsls	r3, r3, #4
 80028c8:	697a      	ldr	r2, [r7, #20]
 80028ca:	4313      	orrs	r3, r2
 80028cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	4a24      	ldr	r2, [pc, #144]	@ (8002964 <TIM_OC2_SetConfig+0xf0>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d10d      	bne.n	80028f2 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	2280      	movs	r2, #128	@ 0x80
 80028da:	4393      	bics	r3, r2
 80028dc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	68db      	ldr	r3, [r3, #12]
 80028e2:	011b      	lsls	r3, r3, #4
 80028e4:	697a      	ldr	r2, [r7, #20]
 80028e6:	4313      	orrs	r3, r2
 80028e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	2240      	movs	r2, #64	@ 0x40
 80028ee:	4393      	bics	r3, r2
 80028f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	4a1b      	ldr	r2, [pc, #108]	@ (8002964 <TIM_OC2_SetConfig+0xf0>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d00b      	beq.n	8002912 <TIM_OC2_SetConfig+0x9e>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	4a1a      	ldr	r2, [pc, #104]	@ (8002968 <TIM_OC2_SetConfig+0xf4>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d007      	beq.n	8002912 <TIM_OC2_SetConfig+0x9e>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	4a19      	ldr	r2, [pc, #100]	@ (800296c <TIM_OC2_SetConfig+0xf8>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d003      	beq.n	8002912 <TIM_OC2_SetConfig+0x9e>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	4a18      	ldr	r2, [pc, #96]	@ (8002970 <TIM_OC2_SetConfig+0xfc>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d113      	bne.n	800293a <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	4a17      	ldr	r2, [pc, #92]	@ (8002974 <TIM_OC2_SetConfig+0x100>)
 8002916:	4013      	ands	r3, r2
 8002918:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	4a16      	ldr	r2, [pc, #88]	@ (8002978 <TIM_OC2_SetConfig+0x104>)
 800291e:	4013      	ands	r3, r2
 8002920:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	695b      	ldr	r3, [r3, #20]
 8002926:	009b      	lsls	r3, r3, #2
 8002928:	693a      	ldr	r2, [r7, #16]
 800292a:	4313      	orrs	r3, r2
 800292c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	699b      	ldr	r3, [r3, #24]
 8002932:	009b      	lsls	r3, r3, #2
 8002934:	693a      	ldr	r2, [r7, #16]
 8002936:	4313      	orrs	r3, r2
 8002938:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	693a      	ldr	r2, [r7, #16]
 800293e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	68fa      	ldr	r2, [r7, #12]
 8002944:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	685a      	ldr	r2, [r3, #4]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	697a      	ldr	r2, [r7, #20]
 8002952:	621a      	str	r2, [r3, #32]
}
 8002954:	46c0      	nop			@ (mov r8, r8)
 8002956:	46bd      	mov	sp, r7
 8002958:	b006      	add	sp, #24
 800295a:	bd80      	pop	{r7, pc}
 800295c:	feff8fff 	.word	0xfeff8fff
 8002960:	fffffcff 	.word	0xfffffcff
 8002964:	40012c00 	.word	0x40012c00
 8002968:	40014000 	.word	0x40014000
 800296c:	40014400 	.word	0x40014400
 8002970:	40014800 	.word	0x40014800
 8002974:	fffffbff 	.word	0xfffffbff
 8002978:	fffff7ff 	.word	0xfffff7ff

0800297c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b086      	sub	sp, #24
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
 8002984:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6a1b      	ldr	r3, [r3, #32]
 800298a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6a1b      	ldr	r3, [r3, #32]
 8002990:	4a33      	ldr	r2, [pc, #204]	@ (8002a60 <TIM_OC3_SetConfig+0xe4>)
 8002992:	401a      	ands	r2, r3
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	69db      	ldr	r3, [r3, #28]
 80029a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	4a2f      	ldr	r2, [pc, #188]	@ (8002a64 <TIM_OC3_SetConfig+0xe8>)
 80029a8:	4013      	ands	r3, r2
 80029aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	2203      	movs	r2, #3
 80029b0:	4393      	bics	r3, r2
 80029b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	68fa      	ldr	r2, [r7, #12]
 80029ba:	4313      	orrs	r3, r2
 80029bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	4a29      	ldr	r2, [pc, #164]	@ (8002a68 <TIM_OC3_SetConfig+0xec>)
 80029c2:	4013      	ands	r3, r2
 80029c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	689b      	ldr	r3, [r3, #8]
 80029ca:	021b      	lsls	r3, r3, #8
 80029cc:	697a      	ldr	r2, [r7, #20]
 80029ce:	4313      	orrs	r3, r2
 80029d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	4a25      	ldr	r2, [pc, #148]	@ (8002a6c <TIM_OC3_SetConfig+0xf0>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d10d      	bne.n	80029f6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	4a24      	ldr	r2, [pc, #144]	@ (8002a70 <TIM_OC3_SetConfig+0xf4>)
 80029de:	4013      	ands	r3, r2
 80029e0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	68db      	ldr	r3, [r3, #12]
 80029e6:	021b      	lsls	r3, r3, #8
 80029e8:	697a      	ldr	r2, [r7, #20]
 80029ea:	4313      	orrs	r3, r2
 80029ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	4a20      	ldr	r2, [pc, #128]	@ (8002a74 <TIM_OC3_SetConfig+0xf8>)
 80029f2:	4013      	ands	r3, r2
 80029f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	4a1c      	ldr	r2, [pc, #112]	@ (8002a6c <TIM_OC3_SetConfig+0xf0>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d00b      	beq.n	8002a16 <TIM_OC3_SetConfig+0x9a>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	4a1d      	ldr	r2, [pc, #116]	@ (8002a78 <TIM_OC3_SetConfig+0xfc>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d007      	beq.n	8002a16 <TIM_OC3_SetConfig+0x9a>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	4a1c      	ldr	r2, [pc, #112]	@ (8002a7c <TIM_OC3_SetConfig+0x100>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d003      	beq.n	8002a16 <TIM_OC3_SetConfig+0x9a>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	4a1b      	ldr	r2, [pc, #108]	@ (8002a80 <TIM_OC3_SetConfig+0x104>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d113      	bne.n	8002a3e <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	4a1a      	ldr	r2, [pc, #104]	@ (8002a84 <TIM_OC3_SetConfig+0x108>)
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002a1e:	693b      	ldr	r3, [r7, #16]
 8002a20:	4a19      	ldr	r2, [pc, #100]	@ (8002a88 <TIM_OC3_SetConfig+0x10c>)
 8002a22:	4013      	ands	r3, r2
 8002a24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	695b      	ldr	r3, [r3, #20]
 8002a2a:	011b      	lsls	r3, r3, #4
 8002a2c:	693a      	ldr	r2, [r7, #16]
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	699b      	ldr	r3, [r3, #24]
 8002a36:	011b      	lsls	r3, r3, #4
 8002a38:	693a      	ldr	r2, [r7, #16]
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	693a      	ldr	r2, [r7, #16]
 8002a42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	68fa      	ldr	r2, [r7, #12]
 8002a48:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	685a      	ldr	r2, [r3, #4]
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	697a      	ldr	r2, [r7, #20]
 8002a56:	621a      	str	r2, [r3, #32]
}
 8002a58:	46c0      	nop			@ (mov r8, r8)
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	b006      	add	sp, #24
 8002a5e:	bd80      	pop	{r7, pc}
 8002a60:	fffffeff 	.word	0xfffffeff
 8002a64:	fffeff8f 	.word	0xfffeff8f
 8002a68:	fffffdff 	.word	0xfffffdff
 8002a6c:	40012c00 	.word	0x40012c00
 8002a70:	fffff7ff 	.word	0xfffff7ff
 8002a74:	fffffbff 	.word	0xfffffbff
 8002a78:	40014000 	.word	0x40014000
 8002a7c:	40014400 	.word	0x40014400
 8002a80:	40014800 	.word	0x40014800
 8002a84:	ffffefff 	.word	0xffffefff
 8002a88:	ffffdfff 	.word	0xffffdfff

08002a8c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b086      	sub	sp, #24
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
 8002a94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6a1b      	ldr	r3, [r3, #32]
 8002a9a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6a1b      	ldr	r3, [r3, #32]
 8002aa0:	4a26      	ldr	r2, [pc, #152]	@ (8002b3c <TIM_OC4_SetConfig+0xb0>)
 8002aa2:	401a      	ands	r2, r3
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	69db      	ldr	r3, [r3, #28]
 8002ab2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	4a22      	ldr	r2, [pc, #136]	@ (8002b40 <TIM_OC4_SetConfig+0xb4>)
 8002ab8:	4013      	ands	r3, r2
 8002aba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	4a21      	ldr	r2, [pc, #132]	@ (8002b44 <TIM_OC4_SetConfig+0xb8>)
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	021b      	lsls	r3, r3, #8
 8002aca:	68fa      	ldr	r2, [r7, #12]
 8002acc:	4313      	orrs	r3, r2
 8002ace:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	4a1d      	ldr	r2, [pc, #116]	@ (8002b48 <TIM_OC4_SetConfig+0xbc>)
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	031b      	lsls	r3, r3, #12
 8002ade:	693a      	ldr	r2, [r7, #16]
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	4a19      	ldr	r2, [pc, #100]	@ (8002b4c <TIM_OC4_SetConfig+0xc0>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d00b      	beq.n	8002b04 <TIM_OC4_SetConfig+0x78>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	4a18      	ldr	r2, [pc, #96]	@ (8002b50 <TIM_OC4_SetConfig+0xc4>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d007      	beq.n	8002b04 <TIM_OC4_SetConfig+0x78>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	4a17      	ldr	r2, [pc, #92]	@ (8002b54 <TIM_OC4_SetConfig+0xc8>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d003      	beq.n	8002b04 <TIM_OC4_SetConfig+0x78>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	4a16      	ldr	r2, [pc, #88]	@ (8002b58 <TIM_OC4_SetConfig+0xcc>)
 8002b00:	4293      	cmp	r3, r2
 8002b02:	d109      	bne.n	8002b18 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	4a15      	ldr	r2, [pc, #84]	@ (8002b5c <TIM_OC4_SetConfig+0xd0>)
 8002b08:	4013      	ands	r3, r2
 8002b0a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	695b      	ldr	r3, [r3, #20]
 8002b10:	019b      	lsls	r3, r3, #6
 8002b12:	697a      	ldr	r2, [r7, #20]
 8002b14:	4313      	orrs	r3, r2
 8002b16:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	697a      	ldr	r2, [r7, #20]
 8002b1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	68fa      	ldr	r2, [r7, #12]
 8002b22:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	685a      	ldr	r2, [r3, #4]
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	693a      	ldr	r2, [r7, #16]
 8002b30:	621a      	str	r2, [r3, #32]
}
 8002b32:	46c0      	nop			@ (mov r8, r8)
 8002b34:	46bd      	mov	sp, r7
 8002b36:	b006      	add	sp, #24
 8002b38:	bd80      	pop	{r7, pc}
 8002b3a:	46c0      	nop			@ (mov r8, r8)
 8002b3c:	ffffefff 	.word	0xffffefff
 8002b40:	feff8fff 	.word	0xfeff8fff
 8002b44:	fffffcff 	.word	0xfffffcff
 8002b48:	ffffdfff 	.word	0xffffdfff
 8002b4c:	40012c00 	.word	0x40012c00
 8002b50:	40014000 	.word	0x40014000
 8002b54:	40014400 	.word	0x40014400
 8002b58:	40014800 	.word	0x40014800
 8002b5c:	ffffbfff 	.word	0xffffbfff

08002b60 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b086      	sub	sp, #24
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
 8002b68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6a1b      	ldr	r3, [r3, #32]
 8002b6e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6a1b      	ldr	r3, [r3, #32]
 8002b74:	4a23      	ldr	r2, [pc, #140]	@ (8002c04 <TIM_OC5_SetConfig+0xa4>)
 8002b76:	401a      	ands	r2, r3
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	4a1f      	ldr	r2, [pc, #124]	@ (8002c08 <TIM_OC5_SetConfig+0xa8>)
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	68fa      	ldr	r2, [r7, #12]
 8002b96:	4313      	orrs	r3, r2
 8002b98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8002b9a:	693b      	ldr	r3, [r7, #16]
 8002b9c:	4a1b      	ldr	r2, [pc, #108]	@ (8002c0c <TIM_OC5_SetConfig+0xac>)
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	689b      	ldr	r3, [r3, #8]
 8002ba6:	041b      	lsls	r3, r3, #16
 8002ba8:	693a      	ldr	r2, [r7, #16]
 8002baa:	4313      	orrs	r3, r2
 8002bac:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	4a17      	ldr	r2, [pc, #92]	@ (8002c10 <TIM_OC5_SetConfig+0xb0>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d00b      	beq.n	8002bce <TIM_OC5_SetConfig+0x6e>
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	4a16      	ldr	r2, [pc, #88]	@ (8002c14 <TIM_OC5_SetConfig+0xb4>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d007      	beq.n	8002bce <TIM_OC5_SetConfig+0x6e>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	4a15      	ldr	r2, [pc, #84]	@ (8002c18 <TIM_OC5_SetConfig+0xb8>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d003      	beq.n	8002bce <TIM_OC5_SetConfig+0x6e>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	4a14      	ldr	r2, [pc, #80]	@ (8002c1c <TIM_OC5_SetConfig+0xbc>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d109      	bne.n	8002be2 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	4a0c      	ldr	r2, [pc, #48]	@ (8002c04 <TIM_OC5_SetConfig+0xa4>)
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	695b      	ldr	r3, [r3, #20]
 8002bda:	021b      	lsls	r3, r3, #8
 8002bdc:	697a      	ldr	r2, [r7, #20]
 8002bde:	4313      	orrs	r3, r2
 8002be0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	697a      	ldr	r2, [r7, #20]
 8002be6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	68fa      	ldr	r2, [r7, #12]
 8002bec:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	685a      	ldr	r2, [r3, #4]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	693a      	ldr	r2, [r7, #16]
 8002bfa:	621a      	str	r2, [r3, #32]
}
 8002bfc:	46c0      	nop			@ (mov r8, r8)
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	b006      	add	sp, #24
 8002c02:	bd80      	pop	{r7, pc}
 8002c04:	fffeffff 	.word	0xfffeffff
 8002c08:	fffeff8f 	.word	0xfffeff8f
 8002c0c:	fffdffff 	.word	0xfffdffff
 8002c10:	40012c00 	.word	0x40012c00
 8002c14:	40014000 	.word	0x40014000
 8002c18:	40014400 	.word	0x40014400
 8002c1c:	40014800 	.word	0x40014800

08002c20 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b086      	sub	sp, #24
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
 8002c28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6a1b      	ldr	r3, [r3, #32]
 8002c2e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6a1b      	ldr	r3, [r3, #32]
 8002c34:	4a24      	ldr	r2, [pc, #144]	@ (8002cc8 <TIM_OC6_SetConfig+0xa8>)
 8002c36:	401a      	ands	r2, r3
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	4a20      	ldr	r2, [pc, #128]	@ (8002ccc <TIM_OC6_SetConfig+0xac>)
 8002c4c:	4013      	ands	r3, r2
 8002c4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	021b      	lsls	r3, r3, #8
 8002c56:	68fa      	ldr	r2, [r7, #12]
 8002c58:	4313      	orrs	r3, r2
 8002c5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	4a1c      	ldr	r2, [pc, #112]	@ (8002cd0 <TIM_OC6_SetConfig+0xb0>)
 8002c60:	4013      	ands	r3, r2
 8002c62:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	051b      	lsls	r3, r3, #20
 8002c6a:	693a      	ldr	r2, [r7, #16]
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	4a18      	ldr	r2, [pc, #96]	@ (8002cd4 <TIM_OC6_SetConfig+0xb4>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d00b      	beq.n	8002c90 <TIM_OC6_SetConfig+0x70>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	4a17      	ldr	r2, [pc, #92]	@ (8002cd8 <TIM_OC6_SetConfig+0xb8>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d007      	beq.n	8002c90 <TIM_OC6_SetConfig+0x70>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	4a16      	ldr	r2, [pc, #88]	@ (8002cdc <TIM_OC6_SetConfig+0xbc>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d003      	beq.n	8002c90 <TIM_OC6_SetConfig+0x70>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	4a15      	ldr	r2, [pc, #84]	@ (8002ce0 <TIM_OC6_SetConfig+0xc0>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d109      	bne.n	8002ca4 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	4a14      	ldr	r2, [pc, #80]	@ (8002ce4 <TIM_OC6_SetConfig+0xc4>)
 8002c94:	4013      	ands	r3, r2
 8002c96:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	695b      	ldr	r3, [r3, #20]
 8002c9c:	029b      	lsls	r3, r3, #10
 8002c9e:	697a      	ldr	r2, [r7, #20]
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	697a      	ldr	r2, [r7, #20]
 8002ca8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	68fa      	ldr	r2, [r7, #12]
 8002cae:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	685a      	ldr	r2, [r3, #4]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	693a      	ldr	r2, [r7, #16]
 8002cbc:	621a      	str	r2, [r3, #32]
}
 8002cbe:	46c0      	nop			@ (mov r8, r8)
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	b006      	add	sp, #24
 8002cc4:	bd80      	pop	{r7, pc}
 8002cc6:	46c0      	nop			@ (mov r8, r8)
 8002cc8:	ffefffff 	.word	0xffefffff
 8002ccc:	feff8fff 	.word	0xfeff8fff
 8002cd0:	ffdfffff 	.word	0xffdfffff
 8002cd4:	40012c00 	.word	0x40012c00
 8002cd8:	40014000 	.word	0x40014000
 8002cdc:	40014400 	.word	0x40014400
 8002ce0:	40014800 	.word	0x40014800
 8002ce4:	fffbffff 	.word	0xfffbffff

08002ce8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b086      	sub	sp, #24
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	60f8      	str	r0, [r7, #12]
 8002cf0:	60b9      	str	r1, [r7, #8]
 8002cf2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	6a1b      	ldr	r3, [r3, #32]
 8002cf8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	6a1b      	ldr	r3, [r3, #32]
 8002cfe:	2201      	movs	r2, #1
 8002d00:	4393      	bics	r3, r2
 8002d02:	001a      	movs	r2, r3
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	699b      	ldr	r3, [r3, #24]
 8002d0c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002d0e:	693b      	ldr	r3, [r7, #16]
 8002d10:	22f0      	movs	r2, #240	@ 0xf0
 8002d12:	4393      	bics	r3, r2
 8002d14:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	011b      	lsls	r3, r3, #4
 8002d1a:	693a      	ldr	r2, [r7, #16]
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002d20:	697b      	ldr	r3, [r7, #20]
 8002d22:	220a      	movs	r2, #10
 8002d24:	4393      	bics	r3, r2
 8002d26:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002d28:	697a      	ldr	r2, [r7, #20]
 8002d2a:	68bb      	ldr	r3, [r7, #8]
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	693a      	ldr	r2, [r7, #16]
 8002d34:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	697a      	ldr	r2, [r7, #20]
 8002d3a:	621a      	str	r2, [r3, #32]
}
 8002d3c:	46c0      	nop			@ (mov r8, r8)
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	b006      	add	sp, #24
 8002d42:	bd80      	pop	{r7, pc}

08002d44 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b086      	sub	sp, #24
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	60f8      	str	r0, [r7, #12]
 8002d4c:	60b9      	str	r1, [r7, #8]
 8002d4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	6a1b      	ldr	r3, [r3, #32]
 8002d54:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	6a1b      	ldr	r3, [r3, #32]
 8002d5a:	2210      	movs	r2, #16
 8002d5c:	4393      	bics	r3, r2
 8002d5e:	001a      	movs	r2, r3
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	699b      	ldr	r3, [r3, #24]
 8002d68:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	4a0d      	ldr	r2, [pc, #52]	@ (8002da4 <TIM_TI2_ConfigInputStage+0x60>)
 8002d6e:	4013      	ands	r3, r2
 8002d70:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	031b      	lsls	r3, r3, #12
 8002d76:	693a      	ldr	r2, [r7, #16]
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002d7c:	697b      	ldr	r3, [r7, #20]
 8002d7e:	22a0      	movs	r2, #160	@ 0xa0
 8002d80:	4393      	bics	r3, r2
 8002d82:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002d84:	68bb      	ldr	r3, [r7, #8]
 8002d86:	011b      	lsls	r3, r3, #4
 8002d88:	697a      	ldr	r2, [r7, #20]
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	693a      	ldr	r2, [r7, #16]
 8002d92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	697a      	ldr	r2, [r7, #20]
 8002d98:	621a      	str	r2, [r3, #32]
}
 8002d9a:	46c0      	nop			@ (mov r8, r8)
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	b006      	add	sp, #24
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	46c0      	nop			@ (mov r8, r8)
 8002da4:	ffff0fff 	.word	0xffff0fff

08002da8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b084      	sub	sp, #16
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
 8002db0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	4a08      	ldr	r2, [pc, #32]	@ (8002ddc <TIM_ITRx_SetConfig+0x34>)
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002dc0:	683a      	ldr	r2, [r7, #0]
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	2207      	movs	r2, #7
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	68fa      	ldr	r2, [r7, #12]
 8002dd0:	609a      	str	r2, [r3, #8]
}
 8002dd2:	46c0      	nop			@ (mov r8, r8)
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	b004      	add	sp, #16
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	46c0      	nop			@ (mov r8, r8)
 8002ddc:	ffcfff8f 	.word	0xffcfff8f

08002de0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b086      	sub	sp, #24
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	60f8      	str	r0, [r7, #12]
 8002de8:	60b9      	str	r1, [r7, #8]
 8002dea:	607a      	str	r2, [r7, #4]
 8002dec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	689b      	ldr	r3, [r3, #8]
 8002df2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002df4:	697b      	ldr	r3, [r7, #20]
 8002df6:	4a09      	ldr	r2, [pc, #36]	@ (8002e1c <TIM_ETR_SetConfig+0x3c>)
 8002df8:	4013      	ands	r3, r2
 8002dfa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	021a      	lsls	r2, r3, #8
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	431a      	orrs	r2, r3
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	4313      	orrs	r3, r2
 8002e08:	697a      	ldr	r2, [r7, #20]
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	697a      	ldr	r2, [r7, #20]
 8002e12:	609a      	str	r2, [r3, #8]
}
 8002e14:	46c0      	nop			@ (mov r8, r8)
 8002e16:	46bd      	mov	sp, r7
 8002e18:	b006      	add	sp, #24
 8002e1a:	bd80      	pop	{r7, pc}
 8002e1c:	ffff00ff 	.word	0xffff00ff

08002e20 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b086      	sub	sp, #24
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	60f8      	str	r0, [r7, #12]
 8002e28:	60b9      	str	r1, [r7, #8]
 8002e2a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	221f      	movs	r2, #31
 8002e30:	4013      	ands	r3, r2
 8002e32:	2201      	movs	r2, #1
 8002e34:	409a      	lsls	r2, r3
 8002e36:	0013      	movs	r3, r2
 8002e38:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	6a1b      	ldr	r3, [r3, #32]
 8002e3e:	697a      	ldr	r2, [r7, #20]
 8002e40:	43d2      	mvns	r2, r2
 8002e42:	401a      	ands	r2, r3
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	6a1a      	ldr	r2, [r3, #32]
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	211f      	movs	r1, #31
 8002e50:	400b      	ands	r3, r1
 8002e52:	6879      	ldr	r1, [r7, #4]
 8002e54:	4099      	lsls	r1, r3
 8002e56:	000b      	movs	r3, r1
 8002e58:	431a      	orrs	r2, r3
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	621a      	str	r2, [r3, #32]
}
 8002e5e:	46c0      	nop			@ (mov r8, r8)
 8002e60:	46bd      	mov	sp, r7
 8002e62:	b006      	add	sp, #24
 8002e64:	bd80      	pop	{r7, pc}
	...

08002e68 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b084      	sub	sp, #16
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
 8002e70:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	223c      	movs	r2, #60	@ 0x3c
 8002e76:	5c9b      	ldrb	r3, [r3, r2]
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	d101      	bne.n	8002e80 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002e7c:	2302      	movs	r3, #2
 8002e7e:	e055      	b.n	8002f2c <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	223c      	movs	r2, #60	@ 0x3c
 8002e84:	2101      	movs	r1, #1
 8002e86:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	223d      	movs	r2, #61	@ 0x3d
 8002e8c:	2102      	movs	r1, #2
 8002e8e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	689b      	ldr	r3, [r3, #8]
 8002e9e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4a23      	ldr	r2, [pc, #140]	@ (8002f34 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d108      	bne.n	8002ebc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	4a22      	ldr	r2, [pc, #136]	@ (8002f38 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8002eae:	4013      	ands	r3, r2
 8002eb0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	68fa      	ldr	r2, [r7, #12]
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	2270      	movs	r2, #112	@ 0x70
 8002ec0:	4393      	bics	r3, r2
 8002ec2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	68fa      	ldr	r2, [r7, #12]
 8002eca:	4313      	orrs	r3, r2
 8002ecc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	68fa      	ldr	r2, [r7, #12]
 8002ed4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4a16      	ldr	r2, [pc, #88]	@ (8002f34 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002edc:	4293      	cmp	r3, r2
 8002ede:	d00f      	beq.n	8002f00 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681a      	ldr	r2, [r3, #0]
 8002ee4:	2380      	movs	r3, #128	@ 0x80
 8002ee6:	05db      	lsls	r3, r3, #23
 8002ee8:	429a      	cmp	r2, r3
 8002eea:	d009      	beq.n	8002f00 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a12      	ldr	r2, [pc, #72]	@ (8002f3c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d004      	beq.n	8002f00 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a11      	ldr	r2, [pc, #68]	@ (8002f40 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d10c      	bne.n	8002f1a <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	2280      	movs	r2, #128	@ 0x80
 8002f04:	4393      	bics	r3, r2
 8002f06:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	689b      	ldr	r3, [r3, #8]
 8002f0c:	68ba      	ldr	r2, [r7, #8]
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	68ba      	ldr	r2, [r7, #8]
 8002f18:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	223d      	movs	r2, #61	@ 0x3d
 8002f1e:	2101      	movs	r1, #1
 8002f20:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	223c      	movs	r2, #60	@ 0x3c
 8002f26:	2100      	movs	r1, #0
 8002f28:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002f2a:	2300      	movs	r3, #0
}
 8002f2c:	0018      	movs	r0, r3
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	b004      	add	sp, #16
 8002f32:	bd80      	pop	{r7, pc}
 8002f34:	40012c00 	.word	0x40012c00
 8002f38:	ff0fffff 	.word	0xff0fffff
 8002f3c:	40000400 	.word	0x40000400
 8002f40:	40014000 	.word	0x40014000

08002f44 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b082      	sub	sp, #8
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d101      	bne.n	8002f56 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	e046      	b.n	8002fe4 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2288      	movs	r2, #136	@ 0x88
 8002f5a:	589b      	ldr	r3, [r3, r2]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d107      	bne.n	8002f70 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2284      	movs	r2, #132	@ 0x84
 8002f64:	2100      	movs	r1, #0
 8002f66:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	0018      	movs	r0, r3
 8002f6c:	f7fd fde4 	bl	8000b38 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2288      	movs	r2, #136	@ 0x88
 8002f74:	2124      	movs	r1, #36	@ 0x24
 8002f76:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	681a      	ldr	r2, [r3, #0]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	2101      	movs	r1, #1
 8002f84:	438a      	bics	r2, r1
 8002f86:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d003      	beq.n	8002f98 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	0018      	movs	r0, r3
 8002f94:	f000 faea 	bl	800356c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	0018      	movs	r0, r3
 8002f9c:	f000 f828 	bl	8002ff0 <UART_SetConfig>
 8002fa0:	0003      	movs	r3, r0
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d101      	bne.n	8002faa <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e01c      	b.n	8002fe4 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	685a      	ldr	r2, [r3, #4]
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	490d      	ldr	r1, [pc, #52]	@ (8002fec <HAL_UART_Init+0xa8>)
 8002fb6:	400a      	ands	r2, r1
 8002fb8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	689a      	ldr	r2, [r3, #8]
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	212a      	movs	r1, #42	@ 0x2a
 8002fc6:	438a      	bics	r2, r1
 8002fc8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	681a      	ldr	r2, [r3, #0]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	2101      	movs	r1, #1
 8002fd6:	430a      	orrs	r2, r1
 8002fd8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	0018      	movs	r0, r3
 8002fde:	f000 fb79 	bl	80036d4 <UART_CheckIdleState>
 8002fe2:	0003      	movs	r3, r0
}
 8002fe4:	0018      	movs	r0, r3
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	b002      	add	sp, #8
 8002fea:	bd80      	pop	{r7, pc}
 8002fec:	ffffb7ff 	.word	0xffffb7ff

08002ff0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ff0:	b5b0      	push	{r4, r5, r7, lr}
 8002ff2:	b090      	sub	sp, #64	@ 0x40
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002ff8:	231a      	movs	r3, #26
 8002ffa:	2220      	movs	r2, #32
 8002ffc:	189b      	adds	r3, r3, r2
 8002ffe:	19db      	adds	r3, r3, r7
 8003000:	2200      	movs	r2, #0
 8003002:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003006:	689a      	ldr	r2, [r3, #8]
 8003008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800300a:	691b      	ldr	r3, [r3, #16]
 800300c:	431a      	orrs	r2, r3
 800300e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003010:	695b      	ldr	r3, [r3, #20]
 8003012:	431a      	orrs	r2, r3
 8003014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003016:	69db      	ldr	r3, [r3, #28]
 8003018:	4313      	orrs	r3, r2
 800301a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800301c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4aaf      	ldr	r2, [pc, #700]	@ (80032e0 <UART_SetConfig+0x2f0>)
 8003024:	4013      	ands	r3, r2
 8003026:	0019      	movs	r1, r3
 8003028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800302a:	681a      	ldr	r2, [r3, #0]
 800302c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800302e:	430b      	orrs	r3, r1
 8003030:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	4aaa      	ldr	r2, [pc, #680]	@ (80032e4 <UART_SetConfig+0x2f4>)
 800303a:	4013      	ands	r3, r2
 800303c:	0018      	movs	r0, r3
 800303e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003040:	68d9      	ldr	r1, [r3, #12]
 8003042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003044:	681a      	ldr	r2, [r3, #0]
 8003046:	0003      	movs	r3, r0
 8003048:	430b      	orrs	r3, r1
 800304a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800304c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800304e:	699b      	ldr	r3, [r3, #24]
 8003050:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4aa4      	ldr	r2, [pc, #656]	@ (80032e8 <UART_SetConfig+0x2f8>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d004      	beq.n	8003066 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800305c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800305e:	6a1b      	ldr	r3, [r3, #32]
 8003060:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003062:	4313      	orrs	r3, r2
 8003064:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	689b      	ldr	r3, [r3, #8]
 800306c:	4a9f      	ldr	r2, [pc, #636]	@ (80032ec <UART_SetConfig+0x2fc>)
 800306e:	4013      	ands	r3, r2
 8003070:	0019      	movs	r1, r3
 8003072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003078:	430b      	orrs	r3, r1
 800307a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800307c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003082:	220f      	movs	r2, #15
 8003084:	4393      	bics	r3, r2
 8003086:	0018      	movs	r0, r3
 8003088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800308a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800308c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800308e:	681a      	ldr	r2, [r3, #0]
 8003090:	0003      	movs	r3, r0
 8003092:	430b      	orrs	r3, r1
 8003094:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a95      	ldr	r2, [pc, #596]	@ (80032f0 <UART_SetConfig+0x300>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d131      	bne.n	8003104 <UART_SetConfig+0x114>
 80030a0:	4b94      	ldr	r3, [pc, #592]	@ (80032f4 <UART_SetConfig+0x304>)
 80030a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030a4:	2203      	movs	r2, #3
 80030a6:	4013      	ands	r3, r2
 80030a8:	2b03      	cmp	r3, #3
 80030aa:	d01d      	beq.n	80030e8 <UART_SetConfig+0xf8>
 80030ac:	d823      	bhi.n	80030f6 <UART_SetConfig+0x106>
 80030ae:	2b02      	cmp	r3, #2
 80030b0:	d00c      	beq.n	80030cc <UART_SetConfig+0xdc>
 80030b2:	d820      	bhi.n	80030f6 <UART_SetConfig+0x106>
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d002      	beq.n	80030be <UART_SetConfig+0xce>
 80030b8:	2b01      	cmp	r3, #1
 80030ba:	d00e      	beq.n	80030da <UART_SetConfig+0xea>
 80030bc:	e01b      	b.n	80030f6 <UART_SetConfig+0x106>
 80030be:	231b      	movs	r3, #27
 80030c0:	2220      	movs	r2, #32
 80030c2:	189b      	adds	r3, r3, r2
 80030c4:	19db      	adds	r3, r3, r7
 80030c6:	2200      	movs	r2, #0
 80030c8:	701a      	strb	r2, [r3, #0]
 80030ca:	e0b4      	b.n	8003236 <UART_SetConfig+0x246>
 80030cc:	231b      	movs	r3, #27
 80030ce:	2220      	movs	r2, #32
 80030d0:	189b      	adds	r3, r3, r2
 80030d2:	19db      	adds	r3, r3, r7
 80030d4:	2202      	movs	r2, #2
 80030d6:	701a      	strb	r2, [r3, #0]
 80030d8:	e0ad      	b.n	8003236 <UART_SetConfig+0x246>
 80030da:	231b      	movs	r3, #27
 80030dc:	2220      	movs	r2, #32
 80030de:	189b      	adds	r3, r3, r2
 80030e0:	19db      	adds	r3, r3, r7
 80030e2:	2204      	movs	r2, #4
 80030e4:	701a      	strb	r2, [r3, #0]
 80030e6:	e0a6      	b.n	8003236 <UART_SetConfig+0x246>
 80030e8:	231b      	movs	r3, #27
 80030ea:	2220      	movs	r2, #32
 80030ec:	189b      	adds	r3, r3, r2
 80030ee:	19db      	adds	r3, r3, r7
 80030f0:	2208      	movs	r2, #8
 80030f2:	701a      	strb	r2, [r3, #0]
 80030f4:	e09f      	b.n	8003236 <UART_SetConfig+0x246>
 80030f6:	231b      	movs	r3, #27
 80030f8:	2220      	movs	r2, #32
 80030fa:	189b      	adds	r3, r3, r2
 80030fc:	19db      	adds	r3, r3, r7
 80030fe:	2210      	movs	r2, #16
 8003100:	701a      	strb	r2, [r3, #0]
 8003102:	e098      	b.n	8003236 <UART_SetConfig+0x246>
 8003104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a7b      	ldr	r2, [pc, #492]	@ (80032f8 <UART_SetConfig+0x308>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d131      	bne.n	8003172 <UART_SetConfig+0x182>
 800310e:	4b79      	ldr	r3, [pc, #484]	@ (80032f4 <UART_SetConfig+0x304>)
 8003110:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003112:	220c      	movs	r2, #12
 8003114:	4013      	ands	r3, r2
 8003116:	2b0c      	cmp	r3, #12
 8003118:	d01d      	beq.n	8003156 <UART_SetConfig+0x166>
 800311a:	d823      	bhi.n	8003164 <UART_SetConfig+0x174>
 800311c:	2b08      	cmp	r3, #8
 800311e:	d00c      	beq.n	800313a <UART_SetConfig+0x14a>
 8003120:	d820      	bhi.n	8003164 <UART_SetConfig+0x174>
 8003122:	2b00      	cmp	r3, #0
 8003124:	d002      	beq.n	800312c <UART_SetConfig+0x13c>
 8003126:	2b04      	cmp	r3, #4
 8003128:	d00e      	beq.n	8003148 <UART_SetConfig+0x158>
 800312a:	e01b      	b.n	8003164 <UART_SetConfig+0x174>
 800312c:	231b      	movs	r3, #27
 800312e:	2220      	movs	r2, #32
 8003130:	189b      	adds	r3, r3, r2
 8003132:	19db      	adds	r3, r3, r7
 8003134:	2200      	movs	r2, #0
 8003136:	701a      	strb	r2, [r3, #0]
 8003138:	e07d      	b.n	8003236 <UART_SetConfig+0x246>
 800313a:	231b      	movs	r3, #27
 800313c:	2220      	movs	r2, #32
 800313e:	189b      	adds	r3, r3, r2
 8003140:	19db      	adds	r3, r3, r7
 8003142:	2202      	movs	r2, #2
 8003144:	701a      	strb	r2, [r3, #0]
 8003146:	e076      	b.n	8003236 <UART_SetConfig+0x246>
 8003148:	231b      	movs	r3, #27
 800314a:	2220      	movs	r2, #32
 800314c:	189b      	adds	r3, r3, r2
 800314e:	19db      	adds	r3, r3, r7
 8003150:	2204      	movs	r2, #4
 8003152:	701a      	strb	r2, [r3, #0]
 8003154:	e06f      	b.n	8003236 <UART_SetConfig+0x246>
 8003156:	231b      	movs	r3, #27
 8003158:	2220      	movs	r2, #32
 800315a:	189b      	adds	r3, r3, r2
 800315c:	19db      	adds	r3, r3, r7
 800315e:	2208      	movs	r2, #8
 8003160:	701a      	strb	r2, [r3, #0]
 8003162:	e068      	b.n	8003236 <UART_SetConfig+0x246>
 8003164:	231b      	movs	r3, #27
 8003166:	2220      	movs	r2, #32
 8003168:	189b      	adds	r3, r3, r2
 800316a:	19db      	adds	r3, r3, r7
 800316c:	2210      	movs	r2, #16
 800316e:	701a      	strb	r2, [r3, #0]
 8003170:	e061      	b.n	8003236 <UART_SetConfig+0x246>
 8003172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4a61      	ldr	r2, [pc, #388]	@ (80032fc <UART_SetConfig+0x30c>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d106      	bne.n	800318a <UART_SetConfig+0x19a>
 800317c:	231b      	movs	r3, #27
 800317e:	2220      	movs	r2, #32
 8003180:	189b      	adds	r3, r3, r2
 8003182:	19db      	adds	r3, r3, r7
 8003184:	2200      	movs	r2, #0
 8003186:	701a      	strb	r2, [r3, #0]
 8003188:	e055      	b.n	8003236 <UART_SetConfig+0x246>
 800318a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a5c      	ldr	r2, [pc, #368]	@ (8003300 <UART_SetConfig+0x310>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d106      	bne.n	80031a2 <UART_SetConfig+0x1b2>
 8003194:	231b      	movs	r3, #27
 8003196:	2220      	movs	r2, #32
 8003198:	189b      	adds	r3, r3, r2
 800319a:	19db      	adds	r3, r3, r7
 800319c:	2200      	movs	r2, #0
 800319e:	701a      	strb	r2, [r3, #0]
 80031a0:	e049      	b.n	8003236 <UART_SetConfig+0x246>
 80031a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4a50      	ldr	r2, [pc, #320]	@ (80032e8 <UART_SetConfig+0x2f8>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d13e      	bne.n	800322a <UART_SetConfig+0x23a>
 80031ac:	4b51      	ldr	r3, [pc, #324]	@ (80032f4 <UART_SetConfig+0x304>)
 80031ae:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80031b0:	23c0      	movs	r3, #192	@ 0xc0
 80031b2:	011b      	lsls	r3, r3, #4
 80031b4:	4013      	ands	r3, r2
 80031b6:	22c0      	movs	r2, #192	@ 0xc0
 80031b8:	0112      	lsls	r2, r2, #4
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d027      	beq.n	800320e <UART_SetConfig+0x21e>
 80031be:	22c0      	movs	r2, #192	@ 0xc0
 80031c0:	0112      	lsls	r2, r2, #4
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d82a      	bhi.n	800321c <UART_SetConfig+0x22c>
 80031c6:	2280      	movs	r2, #128	@ 0x80
 80031c8:	0112      	lsls	r2, r2, #4
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d011      	beq.n	80031f2 <UART_SetConfig+0x202>
 80031ce:	2280      	movs	r2, #128	@ 0x80
 80031d0:	0112      	lsls	r2, r2, #4
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d822      	bhi.n	800321c <UART_SetConfig+0x22c>
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d004      	beq.n	80031e4 <UART_SetConfig+0x1f4>
 80031da:	2280      	movs	r2, #128	@ 0x80
 80031dc:	00d2      	lsls	r2, r2, #3
 80031de:	4293      	cmp	r3, r2
 80031e0:	d00e      	beq.n	8003200 <UART_SetConfig+0x210>
 80031e2:	e01b      	b.n	800321c <UART_SetConfig+0x22c>
 80031e4:	231b      	movs	r3, #27
 80031e6:	2220      	movs	r2, #32
 80031e8:	189b      	adds	r3, r3, r2
 80031ea:	19db      	adds	r3, r3, r7
 80031ec:	2200      	movs	r2, #0
 80031ee:	701a      	strb	r2, [r3, #0]
 80031f0:	e021      	b.n	8003236 <UART_SetConfig+0x246>
 80031f2:	231b      	movs	r3, #27
 80031f4:	2220      	movs	r2, #32
 80031f6:	189b      	adds	r3, r3, r2
 80031f8:	19db      	adds	r3, r3, r7
 80031fa:	2202      	movs	r2, #2
 80031fc:	701a      	strb	r2, [r3, #0]
 80031fe:	e01a      	b.n	8003236 <UART_SetConfig+0x246>
 8003200:	231b      	movs	r3, #27
 8003202:	2220      	movs	r2, #32
 8003204:	189b      	adds	r3, r3, r2
 8003206:	19db      	adds	r3, r3, r7
 8003208:	2204      	movs	r2, #4
 800320a:	701a      	strb	r2, [r3, #0]
 800320c:	e013      	b.n	8003236 <UART_SetConfig+0x246>
 800320e:	231b      	movs	r3, #27
 8003210:	2220      	movs	r2, #32
 8003212:	189b      	adds	r3, r3, r2
 8003214:	19db      	adds	r3, r3, r7
 8003216:	2208      	movs	r2, #8
 8003218:	701a      	strb	r2, [r3, #0]
 800321a:	e00c      	b.n	8003236 <UART_SetConfig+0x246>
 800321c:	231b      	movs	r3, #27
 800321e:	2220      	movs	r2, #32
 8003220:	189b      	adds	r3, r3, r2
 8003222:	19db      	adds	r3, r3, r7
 8003224:	2210      	movs	r2, #16
 8003226:	701a      	strb	r2, [r3, #0]
 8003228:	e005      	b.n	8003236 <UART_SetConfig+0x246>
 800322a:	231b      	movs	r3, #27
 800322c:	2220      	movs	r2, #32
 800322e:	189b      	adds	r3, r3, r2
 8003230:	19db      	adds	r3, r3, r7
 8003232:	2210      	movs	r2, #16
 8003234:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a2b      	ldr	r2, [pc, #172]	@ (80032e8 <UART_SetConfig+0x2f8>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d000      	beq.n	8003242 <UART_SetConfig+0x252>
 8003240:	e0a9      	b.n	8003396 <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003242:	231b      	movs	r3, #27
 8003244:	2220      	movs	r2, #32
 8003246:	189b      	adds	r3, r3, r2
 8003248:	19db      	adds	r3, r3, r7
 800324a:	781b      	ldrb	r3, [r3, #0]
 800324c:	2b08      	cmp	r3, #8
 800324e:	d015      	beq.n	800327c <UART_SetConfig+0x28c>
 8003250:	dc18      	bgt.n	8003284 <UART_SetConfig+0x294>
 8003252:	2b04      	cmp	r3, #4
 8003254:	d00d      	beq.n	8003272 <UART_SetConfig+0x282>
 8003256:	dc15      	bgt.n	8003284 <UART_SetConfig+0x294>
 8003258:	2b00      	cmp	r3, #0
 800325a:	d002      	beq.n	8003262 <UART_SetConfig+0x272>
 800325c:	2b02      	cmp	r3, #2
 800325e:	d005      	beq.n	800326c <UART_SetConfig+0x27c>
 8003260:	e010      	b.n	8003284 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003262:	f7fe fca9 	bl	8001bb8 <HAL_RCC_GetPCLK1Freq>
 8003266:	0003      	movs	r3, r0
 8003268:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800326a:	e014      	b.n	8003296 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800326c:	4b25      	ldr	r3, [pc, #148]	@ (8003304 <UART_SetConfig+0x314>)
 800326e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003270:	e011      	b.n	8003296 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003272:	f7fe fc15 	bl	8001aa0 <HAL_RCC_GetSysClockFreq>
 8003276:	0003      	movs	r3, r0
 8003278:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800327a:	e00c      	b.n	8003296 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800327c:	2380      	movs	r3, #128	@ 0x80
 800327e:	021b      	lsls	r3, r3, #8
 8003280:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003282:	e008      	b.n	8003296 <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 8003284:	2300      	movs	r3, #0
 8003286:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8003288:	231a      	movs	r3, #26
 800328a:	2220      	movs	r2, #32
 800328c:	189b      	adds	r3, r3, r2
 800328e:	19db      	adds	r3, r3, r7
 8003290:	2201      	movs	r2, #1
 8003292:	701a      	strb	r2, [r3, #0]
        break;
 8003294:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003296:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003298:	2b00      	cmp	r3, #0
 800329a:	d100      	bne.n	800329e <UART_SetConfig+0x2ae>
 800329c:	e14b      	b.n	8003536 <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800329e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032a0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80032a2:	4b19      	ldr	r3, [pc, #100]	@ (8003308 <UART_SetConfig+0x318>)
 80032a4:	0052      	lsls	r2, r2, #1
 80032a6:	5ad3      	ldrh	r3, [r2, r3]
 80032a8:	0019      	movs	r1, r3
 80032aa:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80032ac:	f7fc ff2a 	bl	8000104 <__udivsi3>
 80032b0:	0003      	movs	r3, r0
 80032b2:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80032b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032b6:	685a      	ldr	r2, [r3, #4]
 80032b8:	0013      	movs	r3, r2
 80032ba:	005b      	lsls	r3, r3, #1
 80032bc:	189b      	adds	r3, r3, r2
 80032be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80032c0:	429a      	cmp	r2, r3
 80032c2:	d305      	bcc.n	80032d0 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80032c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80032ca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80032cc:	429a      	cmp	r2, r3
 80032ce:	d91d      	bls.n	800330c <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 80032d0:	231a      	movs	r3, #26
 80032d2:	2220      	movs	r2, #32
 80032d4:	189b      	adds	r3, r3, r2
 80032d6:	19db      	adds	r3, r3, r7
 80032d8:	2201      	movs	r2, #1
 80032da:	701a      	strb	r2, [r3, #0]
 80032dc:	e12b      	b.n	8003536 <UART_SetConfig+0x546>
 80032de:	46c0      	nop			@ (mov r8, r8)
 80032e0:	cfff69f3 	.word	0xcfff69f3
 80032e4:	ffffcfff 	.word	0xffffcfff
 80032e8:	40008000 	.word	0x40008000
 80032ec:	11fff4ff 	.word	0x11fff4ff
 80032f0:	40013800 	.word	0x40013800
 80032f4:	40021000 	.word	0x40021000
 80032f8:	40004400 	.word	0x40004400
 80032fc:	40004800 	.word	0x40004800
 8003300:	40004c00 	.word	0x40004c00
 8003304:	00f42400 	.word	0x00f42400
 8003308:	08003d2c 	.word	0x08003d2c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800330c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800330e:	61bb      	str	r3, [r7, #24]
 8003310:	2300      	movs	r3, #0
 8003312:	61fb      	str	r3, [r7, #28]
 8003314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003316:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003318:	4b92      	ldr	r3, [pc, #584]	@ (8003564 <UART_SetConfig+0x574>)
 800331a:	0052      	lsls	r2, r2, #1
 800331c:	5ad3      	ldrh	r3, [r2, r3]
 800331e:	613b      	str	r3, [r7, #16]
 8003320:	2300      	movs	r3, #0
 8003322:	617b      	str	r3, [r7, #20]
 8003324:	693a      	ldr	r2, [r7, #16]
 8003326:	697b      	ldr	r3, [r7, #20]
 8003328:	69b8      	ldr	r0, [r7, #24]
 800332a:	69f9      	ldr	r1, [r7, #28]
 800332c:	f7fd f860 	bl	80003f0 <__aeabi_uldivmod>
 8003330:	0002      	movs	r2, r0
 8003332:	000b      	movs	r3, r1
 8003334:	0e11      	lsrs	r1, r2, #24
 8003336:	021d      	lsls	r5, r3, #8
 8003338:	430d      	orrs	r5, r1
 800333a:	0214      	lsls	r4, r2, #8
 800333c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	085b      	lsrs	r3, r3, #1
 8003342:	60bb      	str	r3, [r7, #8]
 8003344:	2300      	movs	r3, #0
 8003346:	60fb      	str	r3, [r7, #12]
 8003348:	68b8      	ldr	r0, [r7, #8]
 800334a:	68f9      	ldr	r1, [r7, #12]
 800334c:	1900      	adds	r0, r0, r4
 800334e:	4169      	adcs	r1, r5
 8003350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	603b      	str	r3, [r7, #0]
 8003356:	2300      	movs	r3, #0
 8003358:	607b      	str	r3, [r7, #4]
 800335a:	683a      	ldr	r2, [r7, #0]
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	f7fd f847 	bl	80003f0 <__aeabi_uldivmod>
 8003362:	0002      	movs	r2, r0
 8003364:	000b      	movs	r3, r1
 8003366:	0013      	movs	r3, r2
 8003368:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800336a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800336c:	23c0      	movs	r3, #192	@ 0xc0
 800336e:	009b      	lsls	r3, r3, #2
 8003370:	429a      	cmp	r2, r3
 8003372:	d309      	bcc.n	8003388 <UART_SetConfig+0x398>
 8003374:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003376:	2380      	movs	r3, #128	@ 0x80
 8003378:	035b      	lsls	r3, r3, #13
 800337a:	429a      	cmp	r2, r3
 800337c:	d204      	bcs.n	8003388 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 800337e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003384:	60da      	str	r2, [r3, #12]
 8003386:	e0d6      	b.n	8003536 <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8003388:	231a      	movs	r3, #26
 800338a:	2220      	movs	r2, #32
 800338c:	189b      	adds	r3, r3, r2
 800338e:	19db      	adds	r3, r3, r7
 8003390:	2201      	movs	r2, #1
 8003392:	701a      	strb	r2, [r3, #0]
 8003394:	e0cf      	b.n	8003536 <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003398:	69da      	ldr	r2, [r3, #28]
 800339a:	2380      	movs	r3, #128	@ 0x80
 800339c:	021b      	lsls	r3, r3, #8
 800339e:	429a      	cmp	r2, r3
 80033a0:	d000      	beq.n	80033a4 <UART_SetConfig+0x3b4>
 80033a2:	e070      	b.n	8003486 <UART_SetConfig+0x496>
  {
    switch (clocksource)
 80033a4:	231b      	movs	r3, #27
 80033a6:	2220      	movs	r2, #32
 80033a8:	189b      	adds	r3, r3, r2
 80033aa:	19db      	adds	r3, r3, r7
 80033ac:	781b      	ldrb	r3, [r3, #0]
 80033ae:	2b08      	cmp	r3, #8
 80033b0:	d015      	beq.n	80033de <UART_SetConfig+0x3ee>
 80033b2:	dc18      	bgt.n	80033e6 <UART_SetConfig+0x3f6>
 80033b4:	2b04      	cmp	r3, #4
 80033b6:	d00d      	beq.n	80033d4 <UART_SetConfig+0x3e4>
 80033b8:	dc15      	bgt.n	80033e6 <UART_SetConfig+0x3f6>
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d002      	beq.n	80033c4 <UART_SetConfig+0x3d4>
 80033be:	2b02      	cmp	r3, #2
 80033c0:	d005      	beq.n	80033ce <UART_SetConfig+0x3de>
 80033c2:	e010      	b.n	80033e6 <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80033c4:	f7fe fbf8 	bl	8001bb8 <HAL_RCC_GetPCLK1Freq>
 80033c8:	0003      	movs	r3, r0
 80033ca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80033cc:	e014      	b.n	80033f8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80033ce:	4b66      	ldr	r3, [pc, #408]	@ (8003568 <UART_SetConfig+0x578>)
 80033d0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80033d2:	e011      	b.n	80033f8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80033d4:	f7fe fb64 	bl	8001aa0 <HAL_RCC_GetSysClockFreq>
 80033d8:	0003      	movs	r3, r0
 80033da:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80033dc:	e00c      	b.n	80033f8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80033de:	2380      	movs	r3, #128	@ 0x80
 80033e0:	021b      	lsls	r3, r3, #8
 80033e2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80033e4:	e008      	b.n	80033f8 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 80033e6:	2300      	movs	r3, #0
 80033e8:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 80033ea:	231a      	movs	r3, #26
 80033ec:	2220      	movs	r2, #32
 80033ee:	189b      	adds	r3, r3, r2
 80033f0:	19db      	adds	r3, r3, r7
 80033f2:	2201      	movs	r2, #1
 80033f4:	701a      	strb	r2, [r3, #0]
        break;
 80033f6:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80033f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d100      	bne.n	8003400 <UART_SetConfig+0x410>
 80033fe:	e09a      	b.n	8003536 <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003402:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003404:	4b57      	ldr	r3, [pc, #348]	@ (8003564 <UART_SetConfig+0x574>)
 8003406:	0052      	lsls	r2, r2, #1
 8003408:	5ad3      	ldrh	r3, [r2, r3]
 800340a:	0019      	movs	r1, r3
 800340c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800340e:	f7fc fe79 	bl	8000104 <__udivsi3>
 8003412:	0003      	movs	r3, r0
 8003414:	005a      	lsls	r2, r3, #1
 8003416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	085b      	lsrs	r3, r3, #1
 800341c:	18d2      	adds	r2, r2, r3
 800341e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	0019      	movs	r1, r3
 8003424:	0010      	movs	r0, r2
 8003426:	f7fc fe6d 	bl	8000104 <__udivsi3>
 800342a:	0003      	movs	r3, r0
 800342c:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800342e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003430:	2b0f      	cmp	r3, #15
 8003432:	d921      	bls.n	8003478 <UART_SetConfig+0x488>
 8003434:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003436:	2380      	movs	r3, #128	@ 0x80
 8003438:	025b      	lsls	r3, r3, #9
 800343a:	429a      	cmp	r2, r3
 800343c:	d21c      	bcs.n	8003478 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800343e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003440:	b29a      	uxth	r2, r3
 8003442:	200e      	movs	r0, #14
 8003444:	2420      	movs	r4, #32
 8003446:	1903      	adds	r3, r0, r4
 8003448:	19db      	adds	r3, r3, r7
 800344a:	210f      	movs	r1, #15
 800344c:	438a      	bics	r2, r1
 800344e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003450:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003452:	085b      	lsrs	r3, r3, #1
 8003454:	b29b      	uxth	r3, r3
 8003456:	2207      	movs	r2, #7
 8003458:	4013      	ands	r3, r2
 800345a:	b299      	uxth	r1, r3
 800345c:	1903      	adds	r3, r0, r4
 800345e:	19db      	adds	r3, r3, r7
 8003460:	1902      	adds	r2, r0, r4
 8003462:	19d2      	adds	r2, r2, r7
 8003464:	8812      	ldrh	r2, [r2, #0]
 8003466:	430a      	orrs	r2, r1
 8003468:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800346a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	1902      	adds	r2, r0, r4
 8003470:	19d2      	adds	r2, r2, r7
 8003472:	8812      	ldrh	r2, [r2, #0]
 8003474:	60da      	str	r2, [r3, #12]
 8003476:	e05e      	b.n	8003536 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8003478:	231a      	movs	r3, #26
 800347a:	2220      	movs	r2, #32
 800347c:	189b      	adds	r3, r3, r2
 800347e:	19db      	adds	r3, r3, r7
 8003480:	2201      	movs	r2, #1
 8003482:	701a      	strb	r2, [r3, #0]
 8003484:	e057      	b.n	8003536 <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003486:	231b      	movs	r3, #27
 8003488:	2220      	movs	r2, #32
 800348a:	189b      	adds	r3, r3, r2
 800348c:	19db      	adds	r3, r3, r7
 800348e:	781b      	ldrb	r3, [r3, #0]
 8003490:	2b08      	cmp	r3, #8
 8003492:	d015      	beq.n	80034c0 <UART_SetConfig+0x4d0>
 8003494:	dc18      	bgt.n	80034c8 <UART_SetConfig+0x4d8>
 8003496:	2b04      	cmp	r3, #4
 8003498:	d00d      	beq.n	80034b6 <UART_SetConfig+0x4c6>
 800349a:	dc15      	bgt.n	80034c8 <UART_SetConfig+0x4d8>
 800349c:	2b00      	cmp	r3, #0
 800349e:	d002      	beq.n	80034a6 <UART_SetConfig+0x4b6>
 80034a0:	2b02      	cmp	r3, #2
 80034a2:	d005      	beq.n	80034b0 <UART_SetConfig+0x4c0>
 80034a4:	e010      	b.n	80034c8 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80034a6:	f7fe fb87 	bl	8001bb8 <HAL_RCC_GetPCLK1Freq>
 80034aa:	0003      	movs	r3, r0
 80034ac:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80034ae:	e014      	b.n	80034da <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80034b0:	4b2d      	ldr	r3, [pc, #180]	@ (8003568 <UART_SetConfig+0x578>)
 80034b2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80034b4:	e011      	b.n	80034da <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80034b6:	f7fe faf3 	bl	8001aa0 <HAL_RCC_GetSysClockFreq>
 80034ba:	0003      	movs	r3, r0
 80034bc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80034be:	e00c      	b.n	80034da <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80034c0:	2380      	movs	r3, #128	@ 0x80
 80034c2:	021b      	lsls	r3, r3, #8
 80034c4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80034c6:	e008      	b.n	80034da <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 80034c8:	2300      	movs	r3, #0
 80034ca:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 80034cc:	231a      	movs	r3, #26
 80034ce:	2220      	movs	r2, #32
 80034d0:	189b      	adds	r3, r3, r2
 80034d2:	19db      	adds	r3, r3, r7
 80034d4:	2201      	movs	r2, #1
 80034d6:	701a      	strb	r2, [r3, #0]
        break;
 80034d8:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80034da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d02a      	beq.n	8003536 <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80034e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80034e4:	4b1f      	ldr	r3, [pc, #124]	@ (8003564 <UART_SetConfig+0x574>)
 80034e6:	0052      	lsls	r2, r2, #1
 80034e8:	5ad3      	ldrh	r3, [r2, r3]
 80034ea:	0019      	movs	r1, r3
 80034ec:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80034ee:	f7fc fe09 	bl	8000104 <__udivsi3>
 80034f2:	0003      	movs	r3, r0
 80034f4:	001a      	movs	r2, r3
 80034f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	085b      	lsrs	r3, r3, #1
 80034fc:	18d2      	adds	r2, r2, r3
 80034fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	0019      	movs	r1, r3
 8003504:	0010      	movs	r0, r2
 8003506:	f7fc fdfd 	bl	8000104 <__udivsi3>
 800350a:	0003      	movs	r3, r0
 800350c:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800350e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003510:	2b0f      	cmp	r3, #15
 8003512:	d90a      	bls.n	800352a <UART_SetConfig+0x53a>
 8003514:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003516:	2380      	movs	r3, #128	@ 0x80
 8003518:	025b      	lsls	r3, r3, #9
 800351a:	429a      	cmp	r2, r3
 800351c:	d205      	bcs.n	800352a <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800351e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003520:	b29a      	uxth	r2, r3
 8003522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	60da      	str	r2, [r3, #12]
 8003528:	e005      	b.n	8003536 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 800352a:	231a      	movs	r3, #26
 800352c:	2220      	movs	r2, #32
 800352e:	189b      	adds	r3, r3, r2
 8003530:	19db      	adds	r3, r3, r7
 8003532:	2201      	movs	r2, #1
 8003534:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003538:	226a      	movs	r2, #106	@ 0x6a
 800353a:	2101      	movs	r1, #1
 800353c:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800353e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003540:	2268      	movs	r2, #104	@ 0x68
 8003542:	2101      	movs	r1, #1
 8003544:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003548:	2200      	movs	r2, #0
 800354a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800354c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800354e:	2200      	movs	r2, #0
 8003550:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003552:	231a      	movs	r3, #26
 8003554:	2220      	movs	r2, #32
 8003556:	189b      	adds	r3, r3, r2
 8003558:	19db      	adds	r3, r3, r7
 800355a:	781b      	ldrb	r3, [r3, #0]
}
 800355c:	0018      	movs	r0, r3
 800355e:	46bd      	mov	sp, r7
 8003560:	b010      	add	sp, #64	@ 0x40
 8003562:	bdb0      	pop	{r4, r5, r7, pc}
 8003564:	08003d2c 	.word	0x08003d2c
 8003568:	00f42400 	.word	0x00f42400

0800356c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b082      	sub	sp, #8
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003578:	2208      	movs	r2, #8
 800357a:	4013      	ands	r3, r2
 800357c:	d00b      	beq.n	8003596 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	4a4a      	ldr	r2, [pc, #296]	@ (80036b0 <UART_AdvFeatureConfig+0x144>)
 8003586:	4013      	ands	r3, r2
 8003588:	0019      	movs	r1, r3
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	430a      	orrs	r2, r1
 8003594:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800359a:	2201      	movs	r2, #1
 800359c:	4013      	ands	r3, r2
 800359e:	d00b      	beq.n	80035b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	4a43      	ldr	r2, [pc, #268]	@ (80036b4 <UART_AdvFeatureConfig+0x148>)
 80035a8:	4013      	ands	r3, r2
 80035aa:	0019      	movs	r1, r3
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	430a      	orrs	r2, r1
 80035b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035bc:	2202      	movs	r2, #2
 80035be:	4013      	ands	r3, r2
 80035c0:	d00b      	beq.n	80035da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	4a3b      	ldr	r2, [pc, #236]	@ (80036b8 <UART_AdvFeatureConfig+0x14c>)
 80035ca:	4013      	ands	r3, r2
 80035cc:	0019      	movs	r1, r3
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	430a      	orrs	r2, r1
 80035d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035de:	2204      	movs	r2, #4
 80035e0:	4013      	ands	r3, r2
 80035e2:	d00b      	beq.n	80035fc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	4a34      	ldr	r2, [pc, #208]	@ (80036bc <UART_AdvFeatureConfig+0x150>)
 80035ec:	4013      	ands	r3, r2
 80035ee:	0019      	movs	r1, r3
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	430a      	orrs	r2, r1
 80035fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003600:	2210      	movs	r2, #16
 8003602:	4013      	ands	r3, r2
 8003604:	d00b      	beq.n	800361e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	4a2c      	ldr	r2, [pc, #176]	@ (80036c0 <UART_AdvFeatureConfig+0x154>)
 800360e:	4013      	ands	r3, r2
 8003610:	0019      	movs	r1, r3
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	430a      	orrs	r2, r1
 800361c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003622:	2220      	movs	r2, #32
 8003624:	4013      	ands	r3, r2
 8003626:	d00b      	beq.n	8003640 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	689b      	ldr	r3, [r3, #8]
 800362e:	4a25      	ldr	r2, [pc, #148]	@ (80036c4 <UART_AdvFeatureConfig+0x158>)
 8003630:	4013      	ands	r3, r2
 8003632:	0019      	movs	r1, r3
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	430a      	orrs	r2, r1
 800363e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003644:	2240      	movs	r2, #64	@ 0x40
 8003646:	4013      	ands	r3, r2
 8003648:	d01d      	beq.n	8003686 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	4a1d      	ldr	r2, [pc, #116]	@ (80036c8 <UART_AdvFeatureConfig+0x15c>)
 8003652:	4013      	ands	r3, r2
 8003654:	0019      	movs	r1, r3
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	430a      	orrs	r2, r1
 8003660:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003666:	2380      	movs	r3, #128	@ 0x80
 8003668:	035b      	lsls	r3, r3, #13
 800366a:	429a      	cmp	r2, r3
 800366c:	d10b      	bne.n	8003686 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	4a15      	ldr	r2, [pc, #84]	@ (80036cc <UART_AdvFeatureConfig+0x160>)
 8003676:	4013      	ands	r3, r2
 8003678:	0019      	movs	r1, r3
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	430a      	orrs	r2, r1
 8003684:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800368a:	2280      	movs	r2, #128	@ 0x80
 800368c:	4013      	ands	r3, r2
 800368e:	d00b      	beq.n	80036a8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	4a0e      	ldr	r2, [pc, #56]	@ (80036d0 <UART_AdvFeatureConfig+0x164>)
 8003698:	4013      	ands	r3, r2
 800369a:	0019      	movs	r1, r3
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	430a      	orrs	r2, r1
 80036a6:	605a      	str	r2, [r3, #4]
  }
}
 80036a8:	46c0      	nop			@ (mov r8, r8)
 80036aa:	46bd      	mov	sp, r7
 80036ac:	b002      	add	sp, #8
 80036ae:	bd80      	pop	{r7, pc}
 80036b0:	ffff7fff 	.word	0xffff7fff
 80036b4:	fffdffff 	.word	0xfffdffff
 80036b8:	fffeffff 	.word	0xfffeffff
 80036bc:	fffbffff 	.word	0xfffbffff
 80036c0:	ffffefff 	.word	0xffffefff
 80036c4:	ffffdfff 	.word	0xffffdfff
 80036c8:	ffefffff 	.word	0xffefffff
 80036cc:	ff9fffff 	.word	0xff9fffff
 80036d0:	fff7ffff 	.word	0xfff7ffff

080036d4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b092      	sub	sp, #72	@ 0x48
 80036d8:	af02      	add	r7, sp, #8
 80036da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2290      	movs	r2, #144	@ 0x90
 80036e0:	2100      	movs	r1, #0
 80036e2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80036e4:	f7fd fb2e 	bl	8000d44 <HAL_GetTick>
 80036e8:	0003      	movs	r3, r0
 80036ea:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	2208      	movs	r2, #8
 80036f4:	4013      	ands	r3, r2
 80036f6:	2b08      	cmp	r3, #8
 80036f8:	d12d      	bne.n	8003756 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80036fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036fc:	2280      	movs	r2, #128	@ 0x80
 80036fe:	0391      	lsls	r1, r2, #14
 8003700:	6878      	ldr	r0, [r7, #4]
 8003702:	4a47      	ldr	r2, [pc, #284]	@ (8003820 <UART_CheckIdleState+0x14c>)
 8003704:	9200      	str	r2, [sp, #0]
 8003706:	2200      	movs	r2, #0
 8003708:	f000 f88e 	bl	8003828 <UART_WaitOnFlagUntilTimeout>
 800370c:	1e03      	subs	r3, r0, #0
 800370e:	d022      	beq.n	8003756 <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003710:	f3ef 8310 	mrs	r3, PRIMASK
 8003714:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003718:	63bb      	str	r3, [r7, #56]	@ 0x38
 800371a:	2301      	movs	r3, #1
 800371c:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800371e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003720:	f383 8810 	msr	PRIMASK, r3
}
 8003724:	46c0      	nop			@ (mov r8, r8)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	681a      	ldr	r2, [r3, #0]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	2180      	movs	r1, #128	@ 0x80
 8003732:	438a      	bics	r2, r1
 8003734:	601a      	str	r2, [r3, #0]
 8003736:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003738:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800373a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800373c:	f383 8810 	msr	PRIMASK, r3
}
 8003740:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2288      	movs	r2, #136	@ 0x88
 8003746:	2120      	movs	r1, #32
 8003748:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2284      	movs	r2, #132	@ 0x84
 800374e:	2100      	movs	r1, #0
 8003750:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003752:	2303      	movs	r3, #3
 8003754:	e060      	b.n	8003818 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	2204      	movs	r2, #4
 800375e:	4013      	ands	r3, r2
 8003760:	2b04      	cmp	r3, #4
 8003762:	d146      	bne.n	80037f2 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003764:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003766:	2280      	movs	r2, #128	@ 0x80
 8003768:	03d1      	lsls	r1, r2, #15
 800376a:	6878      	ldr	r0, [r7, #4]
 800376c:	4a2c      	ldr	r2, [pc, #176]	@ (8003820 <UART_CheckIdleState+0x14c>)
 800376e:	9200      	str	r2, [sp, #0]
 8003770:	2200      	movs	r2, #0
 8003772:	f000 f859 	bl	8003828 <UART_WaitOnFlagUntilTimeout>
 8003776:	1e03      	subs	r3, r0, #0
 8003778:	d03b      	beq.n	80037f2 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800377a:	f3ef 8310 	mrs	r3, PRIMASK
 800377e:	60fb      	str	r3, [r7, #12]
  return(result);
 8003780:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003782:	637b      	str	r3, [r7, #52]	@ 0x34
 8003784:	2301      	movs	r3, #1
 8003786:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	f383 8810 	msr	PRIMASK, r3
}
 800378e:	46c0      	nop			@ (mov r8, r8)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4922      	ldr	r1, [pc, #136]	@ (8003824 <UART_CheckIdleState+0x150>)
 800379c:	400a      	ands	r2, r1
 800379e:	601a      	str	r2, [r3, #0]
 80037a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037a2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037a4:	697b      	ldr	r3, [r7, #20]
 80037a6:	f383 8810 	msr	PRIMASK, r3
}
 80037aa:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037ac:	f3ef 8310 	mrs	r3, PRIMASK
 80037b0:	61bb      	str	r3, [r7, #24]
  return(result);
 80037b2:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80037b6:	2301      	movs	r3, #1
 80037b8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037ba:	69fb      	ldr	r3, [r7, #28]
 80037bc:	f383 8810 	msr	PRIMASK, r3
}
 80037c0:	46c0      	nop			@ (mov r8, r8)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	689a      	ldr	r2, [r3, #8]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	2101      	movs	r1, #1
 80037ce:	438a      	bics	r2, r1
 80037d0:	609a      	str	r2, [r3, #8]
 80037d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037d4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037d6:	6a3b      	ldr	r3, [r7, #32]
 80037d8:	f383 8810 	msr	PRIMASK, r3
}
 80037dc:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	228c      	movs	r2, #140	@ 0x8c
 80037e2:	2120      	movs	r1, #32
 80037e4:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2284      	movs	r2, #132	@ 0x84
 80037ea:	2100      	movs	r1, #0
 80037ec:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80037ee:	2303      	movs	r3, #3
 80037f0:	e012      	b.n	8003818 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2288      	movs	r2, #136	@ 0x88
 80037f6:	2120      	movs	r1, #32
 80037f8:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	228c      	movs	r2, #140	@ 0x8c
 80037fe:	2120      	movs	r1, #32
 8003800:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2200      	movs	r2, #0
 8003806:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2200      	movs	r2, #0
 800380c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2284      	movs	r2, #132	@ 0x84
 8003812:	2100      	movs	r1, #0
 8003814:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003816:	2300      	movs	r3, #0
}
 8003818:	0018      	movs	r0, r3
 800381a:	46bd      	mov	sp, r7
 800381c:	b010      	add	sp, #64	@ 0x40
 800381e:	bd80      	pop	{r7, pc}
 8003820:	01ffffff 	.word	0x01ffffff
 8003824:	fffffedf 	.word	0xfffffedf

08003828 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b084      	sub	sp, #16
 800382c:	af00      	add	r7, sp, #0
 800382e:	60f8      	str	r0, [r7, #12]
 8003830:	60b9      	str	r1, [r7, #8]
 8003832:	603b      	str	r3, [r7, #0]
 8003834:	1dfb      	adds	r3, r7, #7
 8003836:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003838:	e051      	b.n	80038de <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800383a:	69bb      	ldr	r3, [r7, #24]
 800383c:	3301      	adds	r3, #1
 800383e:	d04e      	beq.n	80038de <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003840:	f7fd fa80 	bl	8000d44 <HAL_GetTick>
 8003844:	0002      	movs	r2, r0
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	1ad3      	subs	r3, r2, r3
 800384a:	69ba      	ldr	r2, [r7, #24]
 800384c:	429a      	cmp	r2, r3
 800384e:	d302      	bcc.n	8003856 <UART_WaitOnFlagUntilTimeout+0x2e>
 8003850:	69bb      	ldr	r3, [r7, #24]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d101      	bne.n	800385a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003856:	2303      	movs	r3, #3
 8003858:	e051      	b.n	80038fe <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	2204      	movs	r2, #4
 8003862:	4013      	ands	r3, r2
 8003864:	d03b      	beq.n	80038de <UART_WaitOnFlagUntilTimeout+0xb6>
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	2b80      	cmp	r3, #128	@ 0x80
 800386a:	d038      	beq.n	80038de <UART_WaitOnFlagUntilTimeout+0xb6>
 800386c:	68bb      	ldr	r3, [r7, #8]
 800386e:	2b40      	cmp	r3, #64	@ 0x40
 8003870:	d035      	beq.n	80038de <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	69db      	ldr	r3, [r3, #28]
 8003878:	2208      	movs	r2, #8
 800387a:	4013      	ands	r3, r2
 800387c:	2b08      	cmp	r3, #8
 800387e:	d111      	bne.n	80038a4 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	2208      	movs	r2, #8
 8003886:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	0018      	movs	r0, r3
 800388c:	f000 f83c 	bl	8003908 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	2290      	movs	r2, #144	@ 0x90
 8003894:	2108      	movs	r1, #8
 8003896:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	2284      	movs	r2, #132	@ 0x84
 800389c:	2100      	movs	r1, #0
 800389e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80038a0:	2301      	movs	r3, #1
 80038a2:	e02c      	b.n	80038fe <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	69da      	ldr	r2, [r3, #28]
 80038aa:	2380      	movs	r3, #128	@ 0x80
 80038ac:	011b      	lsls	r3, r3, #4
 80038ae:	401a      	ands	r2, r3
 80038b0:	2380      	movs	r3, #128	@ 0x80
 80038b2:	011b      	lsls	r3, r3, #4
 80038b4:	429a      	cmp	r2, r3
 80038b6:	d112      	bne.n	80038de <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	2280      	movs	r2, #128	@ 0x80
 80038be:	0112      	lsls	r2, r2, #4
 80038c0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	0018      	movs	r0, r3
 80038c6:	f000 f81f 	bl	8003908 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2290      	movs	r2, #144	@ 0x90
 80038ce:	2120      	movs	r1, #32
 80038d0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	2284      	movs	r2, #132	@ 0x84
 80038d6:	2100      	movs	r1, #0
 80038d8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80038da:	2303      	movs	r3, #3
 80038dc:	e00f      	b.n	80038fe <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	69db      	ldr	r3, [r3, #28]
 80038e4:	68ba      	ldr	r2, [r7, #8]
 80038e6:	4013      	ands	r3, r2
 80038e8:	68ba      	ldr	r2, [r7, #8]
 80038ea:	1ad3      	subs	r3, r2, r3
 80038ec:	425a      	negs	r2, r3
 80038ee:	4153      	adcs	r3, r2
 80038f0:	b2db      	uxtb	r3, r3
 80038f2:	001a      	movs	r2, r3
 80038f4:	1dfb      	adds	r3, r7, #7
 80038f6:	781b      	ldrb	r3, [r3, #0]
 80038f8:	429a      	cmp	r2, r3
 80038fa:	d09e      	beq.n	800383a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80038fc:	2300      	movs	r3, #0
}
 80038fe:	0018      	movs	r0, r3
 8003900:	46bd      	mov	sp, r7
 8003902:	b004      	add	sp, #16
 8003904:	bd80      	pop	{r7, pc}
	...

08003908 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b08e      	sub	sp, #56	@ 0x38
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003910:	f3ef 8310 	mrs	r3, PRIMASK
 8003914:	617b      	str	r3, [r7, #20]
  return(result);
 8003916:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003918:	637b      	str	r3, [r7, #52]	@ 0x34
 800391a:	2301      	movs	r3, #1
 800391c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800391e:	69bb      	ldr	r3, [r7, #24]
 8003920:	f383 8810 	msr	PRIMASK, r3
}
 8003924:	46c0      	nop			@ (mov r8, r8)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4926      	ldr	r1, [pc, #152]	@ (80039cc <UART_EndRxTransfer+0xc4>)
 8003932:	400a      	ands	r2, r1
 8003934:	601a      	str	r2, [r3, #0]
 8003936:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003938:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800393a:	69fb      	ldr	r3, [r7, #28]
 800393c:	f383 8810 	msr	PRIMASK, r3
}
 8003940:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003942:	f3ef 8310 	mrs	r3, PRIMASK
 8003946:	623b      	str	r3, [r7, #32]
  return(result);
 8003948:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800394a:	633b      	str	r3, [r7, #48]	@ 0x30
 800394c:	2301      	movs	r3, #1
 800394e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003952:	f383 8810 	msr	PRIMASK, r3
}
 8003956:	46c0      	nop			@ (mov r8, r8)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	689a      	ldr	r2, [r3, #8]
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	491b      	ldr	r1, [pc, #108]	@ (80039d0 <UART_EndRxTransfer+0xc8>)
 8003964:	400a      	ands	r2, r1
 8003966:	609a      	str	r2, [r3, #8]
 8003968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800396a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800396c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800396e:	f383 8810 	msr	PRIMASK, r3
}
 8003972:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003978:	2b01      	cmp	r3, #1
 800397a:	d118      	bne.n	80039ae <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800397c:	f3ef 8310 	mrs	r3, PRIMASK
 8003980:	60bb      	str	r3, [r7, #8]
  return(result);
 8003982:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003984:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003986:	2301      	movs	r3, #1
 8003988:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	f383 8810 	msr	PRIMASK, r3
}
 8003990:	46c0      	nop			@ (mov r8, r8)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	681a      	ldr	r2, [r3, #0]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	2110      	movs	r1, #16
 800399e:	438a      	bics	r2, r1
 80039a0:	601a      	str	r2, [r3, #0]
 80039a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039a4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039a6:	693b      	ldr	r3, [r7, #16]
 80039a8:	f383 8810 	msr	PRIMASK, r3
}
 80039ac:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	228c      	movs	r2, #140	@ 0x8c
 80039b2:	2120      	movs	r1, #32
 80039b4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2200      	movs	r2, #0
 80039ba:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2200      	movs	r2, #0
 80039c0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80039c2:	46c0      	nop			@ (mov r8, r8)
 80039c4:	46bd      	mov	sp, r7
 80039c6:	b00e      	add	sp, #56	@ 0x38
 80039c8:	bd80      	pop	{r7, pc}
 80039ca:	46c0      	nop			@ (mov r8, r8)
 80039cc:	fffffedf 	.word	0xfffffedf
 80039d0:	effffffe 	.word	0xeffffffe

080039d4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b084      	sub	sp, #16
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2284      	movs	r2, #132	@ 0x84
 80039e0:	5c9b      	ldrb	r3, [r3, r2]
 80039e2:	2b01      	cmp	r3, #1
 80039e4:	d101      	bne.n	80039ea <HAL_UARTEx_DisableFifoMode+0x16>
 80039e6:	2302      	movs	r3, #2
 80039e8:	e027      	b.n	8003a3a <HAL_UARTEx_DisableFifoMode+0x66>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2284      	movs	r2, #132	@ 0x84
 80039ee:	2101      	movs	r1, #1
 80039f0:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2288      	movs	r2, #136	@ 0x88
 80039f6:	2124      	movs	r1, #36	@ 0x24
 80039f8:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	2101      	movs	r1, #1
 8003a0e:	438a      	bics	r2, r1
 8003a10:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	4a0b      	ldr	r2, [pc, #44]	@ (8003a44 <HAL_UARTEx_DisableFifoMode+0x70>)
 8003a16:	4013      	ands	r3, r2
 8003a18:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	68fa      	ldr	r2, [r7, #12]
 8003a26:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2288      	movs	r2, #136	@ 0x88
 8003a2c:	2120      	movs	r1, #32
 8003a2e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2284      	movs	r2, #132	@ 0x84
 8003a34:	2100      	movs	r1, #0
 8003a36:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003a38:	2300      	movs	r3, #0
}
 8003a3a:	0018      	movs	r0, r3
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	b004      	add	sp, #16
 8003a40:	bd80      	pop	{r7, pc}
 8003a42:	46c0      	nop			@ (mov r8, r8)
 8003a44:	dfffffff 	.word	0xdfffffff

08003a48 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b084      	sub	sp, #16
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
 8003a50:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2284      	movs	r2, #132	@ 0x84
 8003a56:	5c9b      	ldrb	r3, [r3, r2]
 8003a58:	2b01      	cmp	r3, #1
 8003a5a:	d101      	bne.n	8003a60 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003a5c:	2302      	movs	r3, #2
 8003a5e:	e02e      	b.n	8003abe <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2284      	movs	r2, #132	@ 0x84
 8003a64:	2101      	movs	r1, #1
 8003a66:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2288      	movs	r2, #136	@ 0x88
 8003a6c:	2124      	movs	r1, #36	@ 0x24
 8003a6e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	681a      	ldr	r2, [r3, #0]
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	2101      	movs	r1, #1
 8003a84:	438a      	bics	r2, r1
 8003a86:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	00db      	lsls	r3, r3, #3
 8003a90:	08d9      	lsrs	r1, r3, #3
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	683a      	ldr	r2, [r7, #0]
 8003a98:	430a      	orrs	r2, r1
 8003a9a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	0018      	movs	r0, r3
 8003aa0:	f000 f854 	bl	8003b4c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	68fa      	ldr	r2, [r7, #12]
 8003aaa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2288      	movs	r2, #136	@ 0x88
 8003ab0:	2120      	movs	r1, #32
 8003ab2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2284      	movs	r2, #132	@ 0x84
 8003ab8:	2100      	movs	r1, #0
 8003aba:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003abc:	2300      	movs	r3, #0
}
 8003abe:	0018      	movs	r0, r3
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	b004      	add	sp, #16
 8003ac4:	bd80      	pop	{r7, pc}
	...

08003ac8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b084      	sub	sp, #16
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
 8003ad0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2284      	movs	r2, #132	@ 0x84
 8003ad6:	5c9b      	ldrb	r3, [r3, r2]
 8003ad8:	2b01      	cmp	r3, #1
 8003ada:	d101      	bne.n	8003ae0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003adc:	2302      	movs	r3, #2
 8003ade:	e02f      	b.n	8003b40 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2284      	movs	r2, #132	@ 0x84
 8003ae4:	2101      	movs	r1, #1
 8003ae6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2288      	movs	r2, #136	@ 0x88
 8003aec:	2124      	movs	r1, #36	@ 0x24
 8003aee:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	681a      	ldr	r2, [r3, #0]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	2101      	movs	r1, #1
 8003b04:	438a      	bics	r2, r1
 8003b06:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	689b      	ldr	r3, [r3, #8]
 8003b0e:	4a0e      	ldr	r2, [pc, #56]	@ (8003b48 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8003b10:	4013      	ands	r3, r2
 8003b12:	0019      	movs	r1, r3
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	683a      	ldr	r2, [r7, #0]
 8003b1a:	430a      	orrs	r2, r1
 8003b1c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	0018      	movs	r0, r3
 8003b22:	f000 f813 	bl	8003b4c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	68fa      	ldr	r2, [r7, #12]
 8003b2c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2288      	movs	r2, #136	@ 0x88
 8003b32:	2120      	movs	r1, #32
 8003b34:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2284      	movs	r2, #132	@ 0x84
 8003b3a:	2100      	movs	r1, #0
 8003b3c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003b3e:	2300      	movs	r3, #0
}
 8003b40:	0018      	movs	r0, r3
 8003b42:	46bd      	mov	sp, r7
 8003b44:	b004      	add	sp, #16
 8003b46:	bd80      	pop	{r7, pc}
 8003b48:	f1ffffff 	.word	0xf1ffffff

08003b4c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003b4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b4e:	b085      	sub	sp, #20
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d108      	bne.n	8003b6e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	226a      	movs	r2, #106	@ 0x6a
 8003b60:	2101      	movs	r1, #1
 8003b62:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2268      	movs	r2, #104	@ 0x68
 8003b68:	2101      	movs	r1, #1
 8003b6a:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003b6c:	e043      	b.n	8003bf6 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003b6e:	260f      	movs	r6, #15
 8003b70:	19bb      	adds	r3, r7, r6
 8003b72:	2208      	movs	r2, #8
 8003b74:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003b76:	200e      	movs	r0, #14
 8003b78:	183b      	adds	r3, r7, r0
 8003b7a:	2208      	movs	r2, #8
 8003b7c:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	0e5b      	lsrs	r3, r3, #25
 8003b86:	b2da      	uxtb	r2, r3
 8003b88:	240d      	movs	r4, #13
 8003b8a:	193b      	adds	r3, r7, r4
 8003b8c:	2107      	movs	r1, #7
 8003b8e:	400a      	ands	r2, r1
 8003b90:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	689b      	ldr	r3, [r3, #8]
 8003b98:	0f5b      	lsrs	r3, r3, #29
 8003b9a:	b2da      	uxtb	r2, r3
 8003b9c:	250c      	movs	r5, #12
 8003b9e:	197b      	adds	r3, r7, r5
 8003ba0:	2107      	movs	r1, #7
 8003ba2:	400a      	ands	r2, r1
 8003ba4:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003ba6:	183b      	adds	r3, r7, r0
 8003ba8:	781b      	ldrb	r3, [r3, #0]
 8003baa:	197a      	adds	r2, r7, r5
 8003bac:	7812      	ldrb	r2, [r2, #0]
 8003bae:	4914      	ldr	r1, [pc, #80]	@ (8003c00 <UARTEx_SetNbDataToProcess+0xb4>)
 8003bb0:	5c8a      	ldrb	r2, [r1, r2]
 8003bb2:	435a      	muls	r2, r3
 8003bb4:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8003bb6:	197b      	adds	r3, r7, r5
 8003bb8:	781b      	ldrb	r3, [r3, #0]
 8003bba:	4a12      	ldr	r2, [pc, #72]	@ (8003c04 <UARTEx_SetNbDataToProcess+0xb8>)
 8003bbc:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003bbe:	0019      	movs	r1, r3
 8003bc0:	f7fc fb2a 	bl	8000218 <__divsi3>
 8003bc4:	0003      	movs	r3, r0
 8003bc6:	b299      	uxth	r1, r3
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	226a      	movs	r2, #106	@ 0x6a
 8003bcc:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003bce:	19bb      	adds	r3, r7, r6
 8003bd0:	781b      	ldrb	r3, [r3, #0]
 8003bd2:	193a      	adds	r2, r7, r4
 8003bd4:	7812      	ldrb	r2, [r2, #0]
 8003bd6:	490a      	ldr	r1, [pc, #40]	@ (8003c00 <UARTEx_SetNbDataToProcess+0xb4>)
 8003bd8:	5c8a      	ldrb	r2, [r1, r2]
 8003bda:	435a      	muls	r2, r3
 8003bdc:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8003bde:	193b      	adds	r3, r7, r4
 8003be0:	781b      	ldrb	r3, [r3, #0]
 8003be2:	4a08      	ldr	r2, [pc, #32]	@ (8003c04 <UARTEx_SetNbDataToProcess+0xb8>)
 8003be4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003be6:	0019      	movs	r1, r3
 8003be8:	f7fc fb16 	bl	8000218 <__divsi3>
 8003bec:	0003      	movs	r3, r0
 8003bee:	b299      	uxth	r1, r3
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2268      	movs	r2, #104	@ 0x68
 8003bf4:	5299      	strh	r1, [r3, r2]
}
 8003bf6:	46c0      	nop			@ (mov r8, r8)
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	b005      	add	sp, #20
 8003bfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003bfe:	46c0      	nop			@ (mov r8, r8)
 8003c00:	08003d44 	.word	0x08003d44
 8003c04:	08003d4c 	.word	0x08003d4c

08003c08 <memset>:
 8003c08:	0003      	movs	r3, r0
 8003c0a:	1882      	adds	r2, r0, r2
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d100      	bne.n	8003c12 <memset+0xa>
 8003c10:	4770      	bx	lr
 8003c12:	7019      	strb	r1, [r3, #0]
 8003c14:	3301      	adds	r3, #1
 8003c16:	e7f9      	b.n	8003c0c <memset+0x4>

08003c18 <__libc_init_array>:
 8003c18:	b570      	push	{r4, r5, r6, lr}
 8003c1a:	2600      	movs	r6, #0
 8003c1c:	4c0c      	ldr	r4, [pc, #48]	@ (8003c50 <__libc_init_array+0x38>)
 8003c1e:	4d0d      	ldr	r5, [pc, #52]	@ (8003c54 <__libc_init_array+0x3c>)
 8003c20:	1b64      	subs	r4, r4, r5
 8003c22:	10a4      	asrs	r4, r4, #2
 8003c24:	42a6      	cmp	r6, r4
 8003c26:	d109      	bne.n	8003c3c <__libc_init_array+0x24>
 8003c28:	2600      	movs	r6, #0
 8003c2a:	f000 f819 	bl	8003c60 <_init>
 8003c2e:	4c0a      	ldr	r4, [pc, #40]	@ (8003c58 <__libc_init_array+0x40>)
 8003c30:	4d0a      	ldr	r5, [pc, #40]	@ (8003c5c <__libc_init_array+0x44>)
 8003c32:	1b64      	subs	r4, r4, r5
 8003c34:	10a4      	asrs	r4, r4, #2
 8003c36:	42a6      	cmp	r6, r4
 8003c38:	d105      	bne.n	8003c46 <__libc_init_array+0x2e>
 8003c3a:	bd70      	pop	{r4, r5, r6, pc}
 8003c3c:	00b3      	lsls	r3, r6, #2
 8003c3e:	58eb      	ldr	r3, [r5, r3]
 8003c40:	4798      	blx	r3
 8003c42:	3601      	adds	r6, #1
 8003c44:	e7ee      	b.n	8003c24 <__libc_init_array+0xc>
 8003c46:	00b3      	lsls	r3, r6, #2
 8003c48:	58eb      	ldr	r3, [r5, r3]
 8003c4a:	4798      	blx	r3
 8003c4c:	3601      	adds	r6, #1
 8003c4e:	e7f2      	b.n	8003c36 <__libc_init_array+0x1e>
 8003c50:	08003d5c 	.word	0x08003d5c
 8003c54:	08003d5c 	.word	0x08003d5c
 8003c58:	08003d60 	.word	0x08003d60
 8003c5c:	08003d5c 	.word	0x08003d5c

08003c60 <_init>:
 8003c60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c62:	46c0      	nop			@ (mov r8, r8)
 8003c64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c66:	bc08      	pop	{r3}
 8003c68:	469e      	mov	lr, r3
 8003c6a:	4770      	bx	lr

08003c6c <_fini>:
 8003c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c6e:	46c0      	nop			@ (mov r8, r8)
 8003c70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c72:	bc08      	pop	{r3}
 8003c74:	469e      	mov	lr, r3
 8003c76:	4770      	bx	lr
