<dec f='llvm/build/lib/Target/ARM/ARMGenGlobalISel.inc' l='15' type='llvm::InstructionSelector::MatcherState'/>
<use f='llvm/build/lib/Target/ARM/ARMGenGlobalISel.inc' l='920' u='m' c='_ZNK12_GLOBAL__N_122ARMInstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/build/lib/Target/ARM/ARMGenGlobalISel.inc' l='921' u='m' c='_ZNK12_GLOBAL__N_122ARMInstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/build/lib/Target/ARM/ARMGenGlobalISel.inc' l='923' u='a' c='_ZNK12_GLOBAL__N_122ARMInstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/build/lib/Target/ARM/ARMGenGlobalISel.inc' l='29' u='w' c='_ZN12_GLOBAL__N_122ARMInstructionSelectorC1ERKN4llvm20ARMBaseTargetMachineERKNS1_12ARMSubtargetERKNS1_19ARMRegisterBankInfoE'/>
<offset>1728</offset>
