-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Gemv_Test_Stream_Copy_Pipeline_row_loop_col_loop is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    dispacher_0_din : OUT STD_LOGIC_VECTOR (2047 downto 0);
    dispacher_0_full_n : IN STD_LOGIC;
    dispacher_0_write : OUT STD_LOGIC;
    dispacher_0_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
    dispacher_0_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
    dispacher_1_din : OUT STD_LOGIC_VECTOR (2047 downto 0);
    dispacher_1_full_n : IN STD_LOGIC;
    dispacher_1_write : OUT STD_LOGIC;
    dispacher_1_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
    dispacher_1_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
    dispacher_2_din : OUT STD_LOGIC_VECTOR (2047 downto 0);
    dispacher_2_full_n : IN STD_LOGIC;
    dispacher_2_write : OUT STD_LOGIC;
    dispacher_2_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
    dispacher_2_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
    dispacher_3_din : OUT STD_LOGIC_VECTOR (2047 downto 0);
    dispacher_3_full_n : IN STD_LOGIC;
    dispacher_3_write : OUT STD_LOGIC;
    dispacher_3_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
    dispacher_3_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
    bound : IN STD_LOGIC_VECTOR (52 downto 0);
    input_buffer : IN STD_LOGIC_VECTOR (15 downto 0);
    cols_1 : IN STD_LOGIC_VECTOR (24 downto 0) );
end;


architecture behav of Gemv_Test_Stream_Copy_Pipeline_row_loop_col_loop is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv26_0 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000000";
    constant ap_const_lv53_0 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000000000";
    constant ap_const_lv53_1 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000000001";
    constant ap_const_lv26_1 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln11_reg_268 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln11_fu_154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal dispacher_0_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal dispacher_1_blk_n : STD_LOGIC;
    signal dispacher_2_blk_n : STD_LOGIC;
    signal dispacher_3_blk_n : STD_LOGIC;
    signal first_iter_0_reg_122 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal cols_1_cast_fu_134_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal cols_1_cast_reg_263 : STD_LOGIC_VECTOR (25 downto 0);
    signal ap_phi_mux_first_iter_0_phi_fu_126_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal c_fu_64 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000000";
    signal select_ln14_fu_193_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal indvar_flatten_fu_68 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000000000";
    signal add_ln11_fu_159_p2 : STD_LOGIC_VECTOR (52 downto 0);
    signal input_buffer_load1_fu_72 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal or_ln11_fu_176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln29_fu_214_p1 : STD_LOGIC_VECTOR (2047 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal dispacher_0_write_local : STD_LOGIC;
    signal dispacher_1_write_local : STD_LOGIC;
    signal dispacher_2_write_local : STD_LOGIC;
    signal dispacher_3_write_local : STD_LOGIC;
    signal icmp_ln14_fu_165_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln11_fu_170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln14_fu_187_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Gemv_Test_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component Gemv_Test_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    c_fu_64_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    c_fu_64 <= ap_const_lv26_0;
                elsif (((icmp_ln11_fu_154_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    c_fu_64 <= select_ln14_fu_193_p3;
                end if;
            end if; 
        end if;
    end process;

    first_iter_0_reg_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln11_reg_268 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                first_iter_0_reg_122 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                first_iter_0_reg_122 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_68_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_68 <= ap_const_lv53_0;
                elsif (((icmp_ln11_fu_154_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    indvar_flatten_fu_68 <= add_ln11_fu_159_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cols_1_cast_reg_263 <= cols_1_cast_fu_134_p1;
                icmp_ln11_reg_268 <= icmp_ln11_fu_154_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln11_fu_154_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (or_ln11_fu_176_p2 = ap_const_lv1_1))) then
                input_buffer_load1_fu_72 <= input_buffer;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln11_fu_159_p2 <= std_logic_vector(unsigned(indvar_flatten_fu_68) + unsigned(ap_const_lv53_1));
    add_ln14_fu_187_p2 <= std_logic_vector(unsigned(c_fu_64) + unsigned(ap_const_lv26_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_state3_pp0_stage0_iter2)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_state3_pp0_stage0_iter2)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_state3_pp0_stage0_iter2)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2));
    end process;

        ap_block_pp0_stage0_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter2_assign_proc : process(dispacher_0_full_n, icmp_ln11_reg_268, dispacher_1_full_n, dispacher_2_full_n, dispacher_3_full_n)
    begin
                ap_block_state3_pp0_stage0_iter2 <= (((dispacher_3_full_n = ap_const_logic_0) and (icmp_ln11_reg_268 = ap_const_lv1_0)) or ((dispacher_2_full_n = ap_const_logic_0) and (icmp_ln11_reg_268 = ap_const_lv1_0)) or ((dispacher_1_full_n = ap_const_logic_0) and (icmp_ln11_reg_268 = ap_const_lv1_0)) or ((icmp_ln11_reg_268 = ap_const_lv1_0) and (dispacher_0_full_n = ap_const_logic_0)));
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln11_fu_154_p2)
    begin
        if (((icmp_ln11_fu_154_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_phi_mux_first_iter_0_phi_fu_126_p4_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln11_reg_268, ap_block_pp0_stage0, first_iter_0_reg_122)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln11_reg_268 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_first_iter_0_phi_fu_126_p4 <= ap_const_lv1_0;
        else 
            ap_phi_mux_first_iter_0_phi_fu_126_p4 <= first_iter_0_reg_122;
        end if; 
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

        cols_1_cast_fu_134_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cols_1),26));


    dispacher_0_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, dispacher_0_full_n, icmp_ln11_reg_268, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln11_reg_268 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            dispacher_0_blk_n <= dispacher_0_full_n;
        else 
            dispacher_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dispacher_0_din <= zext_ln29_fu_214_p1;
    dispacher_0_write <= dispacher_0_write_local;

    dispacher_0_write_local_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln11_reg_268, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln11_reg_268 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            dispacher_0_write_local <= ap_const_logic_1;
        else 
            dispacher_0_write_local <= ap_const_logic_0;
        end if; 
    end process;


    dispacher_1_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln11_reg_268, dispacher_1_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln11_reg_268 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            dispacher_1_blk_n <= dispacher_1_full_n;
        else 
            dispacher_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dispacher_1_din <= zext_ln29_fu_214_p1;
    dispacher_1_write <= dispacher_1_write_local;

    dispacher_1_write_local_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln11_reg_268, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln11_reg_268 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            dispacher_1_write_local <= ap_const_logic_1;
        else 
            dispacher_1_write_local <= ap_const_logic_0;
        end if; 
    end process;


    dispacher_2_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln11_reg_268, dispacher_2_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln11_reg_268 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            dispacher_2_blk_n <= dispacher_2_full_n;
        else 
            dispacher_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dispacher_2_din <= zext_ln29_fu_214_p1;
    dispacher_2_write <= dispacher_2_write_local;

    dispacher_2_write_local_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln11_reg_268, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln11_reg_268 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            dispacher_2_write_local <= ap_const_logic_1;
        else 
            dispacher_2_write_local <= ap_const_logic_0;
        end if; 
    end process;


    dispacher_3_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln11_reg_268, dispacher_3_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln11_reg_268 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            dispacher_3_blk_n <= dispacher_3_full_n;
        else 
            dispacher_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dispacher_3_din <= zext_ln29_fu_214_p1;
    dispacher_3_write <= dispacher_3_write_local;

    dispacher_3_write_local_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln11_reg_268, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln11_reg_268 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            dispacher_3_write_local <= ap_const_logic_1;
        else 
            dispacher_3_write_local <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln11_fu_154_p2 <= "1" when (indvar_flatten_fu_68 = bound) else "0";
    icmp_ln14_fu_165_p2 <= "1" when (signed(c_fu_64) < signed(cols_1_cast_reg_263)) else "0";
    or_ln11_fu_176_p2 <= (xor_ln11_fu_170_p2 or ap_phi_mux_first_iter_0_phi_fu_126_p4);
    select_ln14_fu_193_p3 <= 
        add_ln14_fu_187_p2 when (icmp_ln14_fu_165_p2(0) = '1') else 
        ap_const_lv26_1;
    xor_ln11_fu_170_p2 <= (icmp_ln14_fu_165_p2 xor ap_const_lv1_1);
    zext_ln29_fu_214_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(input_buffer_load1_fu_72),2048));
end behav;
