-- generated by newgenasym Tue Jul 12 18:55:23 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity tlv5631ipwr is
    port (    
	AGND:      INOUT  STD_LOGIC;    
	AVDD:      INOUT  STD_LOGIC;    
	DGND:      INOUT  STD_LOGIC;    
	DIN:       INOUT  STD_LOGIC;    
	DOUT:      INOUT  STD_LOGIC;    
	DVDD:      INOUT  STD_LOGIC;    
	FS:        INOUT  STD_LOGIC;    
	\ldac#\:   INOUT  STD_LOGIC;    
	MODE:      INOUT  STD_LOGIC;    
	OUTA:      INOUT  STD_LOGIC;    
	OUTB:      INOUT  STD_LOGIC;    
	OUTC:      INOUT  STD_LOGIC;    
	OUTD:      INOUT  STD_LOGIC;    
	OUTE:      INOUT  STD_LOGIC;    
	OUTF:      INOUT  STD_LOGIC;    
	OUTG:      INOUT  STD_LOGIC;    
	OUTH:      INOUT  STD_LOGIC;    
	\pre#\:    INOUT  STD_LOGIC;    
	REF:       INOUT  STD_LOGIC;    
	SCLK:      INOUT  STD_LOGIC);
end tlv5631ipwr;
