head	1.12;
access;
symbols
	binutils-2_24-branch:1.12.0.10
	binutils-2_24-branchpoint:1.12
	binutils-2_21_1:1.12
	binutils-2_23_2:1.12
	binutils-2_23_1:1.12
	binutils-2_23:1.12
	binutils-2_23-branch:1.12.0.8
	binutils-2_23-branchpoint:1.12
	binutils-2_22_branch:1.12.0.6
	binutils-2_22:1.12
	binutils-2_22-branch:1.12.0.4
	binutils-2_22-branchpoint:1.12
	binutils-2_21:1.12
	binutils-2_21-branch:1.12.0.2
	binutils-2_21-branchpoint:1.12
	binutils-2_20_1:1.10
	binutils-2_20:1.10
	binutils-arc-20081103-branch:1.8.0.10
	binutils-arc-20081103-branchpoint:1.8
	binutils-2_20-branch:1.10.0.2
	binutils-2_20-branchpoint:1.10
	dje-cgen-play1-branch:1.8.0.8
	dje-cgen-play1-branchpoint:1.8
	arc-20081103-branch:1.8.0.6
	arc-20081103-branchpoint:1.8
	binutils-2_19_1:1.8
	binutils-2_19:1.8
	binutils-2_19-branch:1.8.0.4
	binutils-2_19-branchpoint:1.8
	binutils-2_18:1.8
	binutils-2_18-branch:1.8.0.2
	binutils-2_18-branchpoint:1.8
	binutils-csl-coldfire-4_1-32:1.7
	binutils-csl-sourcerygxx-4_1-32:1.7
	binutils-csl-innovasic-fido-3_4_4-33:1.7
	binutils-csl-sourcerygxx-3_4_4-32:1.7
	binutils-csl-coldfire-4_1-30:1.7
	binutils-csl-sourcerygxx-4_1-30:1.7
	binutils-csl-coldfire-4_1-28:1.7
	binutils-csl-sourcerygxx-4_1-29:1.7
	binutils-csl-sourcerygxx-4_1-28:1.7
	binutils-csl-arm-2006q3-27:1.7
	binutils-csl-sourcerygxx-4_1-27:1.7
	binutils-csl-arm-2006q3-26:1.7
	binutils-csl-sourcerygxx-4_1-26:1.7
	binutils-csl-sourcerygxx-4_1-25:1.7
	binutils-csl-sourcerygxx-4_1-24:1.7
	binutils-csl-sourcerygxx-4_1-23:1.7
	binutils-csl-sourcerygxx-4_1-21:1.7
	binutils-csl-arm-2006q3-21:1.7
	binutils-csl-sourcerygxx-4_1-22:1.7
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.7
	binutils-csl-sourcerygxx-4_1-20:1.7
	binutils-csl-arm-2006q3-19:1.7
	binutils-csl-sourcerygxx-4_1-19:1.7
	binutils-csl-sourcerygxx-4_1-18:1.7
	binutils-csl-renesas-4_1-9:1.7
	binutils-csl-sourcerygxx-3_4_4-25:1.7
	binutils-csl-renesas-4_1-8:1.7
	binutils-csl-renesas-4_1-7:1.7
	binutils-csl-renesas-4_1-6:1.7
	binutils-csl-sourcerygxx-4_1-17:1.7
	binutils-csl-sourcerygxx-4_1-14:1.7
	binutils-csl-sourcerygxx-4_1-15:1.7
	binutils-csl-sourcerygxx-4_1-13:1.7
	binutils-2_17:1.7
	binutils-csl-sourcerygxx-4_1-12:1.7
	binutils-csl-sourcerygxx-3_4_4-21:1.7
	binutils-csl-wrs-linux-3_4_4-24:1.7
	binutils-csl-wrs-linux-3_4_4-23:1.7
	binutils-csl-sourcerygxx-4_1-9:1.7
	binutils-csl-sourcerygxx-4_1-8:1.7
	binutils-csl-sourcerygxx-4_1-7:1.7
	binutils-csl-arm-2006q1-6:1.7
	binutils-csl-sourcerygxx-4_1-6:1.7
	binutils-csl-wrs-linux-3_4_4-22:1.7
	binutils-csl-coldfire-4_1-11:1.7
	binutils-csl-sourcerygxx-3_4_4-19:1.7
	binutils-csl-coldfire-4_1-10:1.7
	binutils-csl-sourcerygxx-4_1-5:1.7
	binutils-csl-sourcerygxx-4_1-4:1.7
	binutils-csl-wrs-linux-3_4_4-21:1.7
	binutils-csl-morpho-4_1-4:1.7
	binutils-csl-sourcerygxx-3_4_4-17:1.7
	binutils-csl-wrs-linux-3_4_4-20:1.7
	binutils-2_17-branch:1.7.0.16
	binutils-2_17-branchpoint:1.7
	binutils-csl-2_17-branch:1.7.0.14
	binutils-csl-2_17-branchpoint:1.7
	binutils-csl-gxxpro-3_4-branch:1.7.0.12
	binutils-csl-gxxpro-3_4-branchpoint:1.7
	binutils-2_16_1:1.7
	binutils-csl-arm-2005q1b:1.7
	binutils-2_16:1.7
	binutils-csl-arm-2005q1a:1.7
	binutils-csl-arm-2005q1-branch:1.7.0.10
	binutils-csl-arm-2005q1-branchpoint:1.7
	binutils-2_16-branch:1.7.0.8
	binutils-2_16-branchpoint:1.7
	csl-arm-2004-q3d:1.7
	csl-arm-2004-q3:1.7
	binutils-2_15:1.7
	binutils-2_15-branchpoint:1.7
	csl-arm-2004-q1a:1.7
	csl-arm-2004-q1:1.7
	binutils-2_15-branch:1.7.0.6
	cagney_bfdfile-20040213-branch:1.7.0.4
	cagney_bfdfile-20040213-branchpoint:1.7
	cagney_bigcore-20040122-branch:1.7.0.2
	cagney_bigcore-20040122-branchpoint:1.7
	csl-arm-2003-q4:1.7
	binutils-2_14:1.6
	binutils-2_14-branch:1.6.0.2
	binutils-2_14-branchpoint:1.6
	binutils-2_13_2_1:1.5
	binutils-2_13_2:1.5
	binutils-2_13_1:1.5
	binutils-2_13:1.5
	binutils-2_13-branchpoint:1.5
	binutils-2_13-branch:1.5.0.2
	binutils-2_12_1:1.4
	binutils-2_12:1.4
	binutils-2_12-branch:1.4.0.2
	binutils-2_12-branchpoint:1.4
	cygnus_cvs_20020108_pre:1.4
	binutils-2_11_2:1.2.2.1
	binutils-2_11_1:1.2.2.1
	binutils-2_11:1.2
	x86_64versiong3:1.2
	binutils-2_11-branch:1.2.0.2
	binutils_latest_snapshot:1.12;
locks; strict;
comment	@# @;


1.12
date	2009.11.19.14.07.11;	author nickc;	state Exp;
branches;
next	1.11;

1.11
date	2009.11.17.17.20.25;	author nickc;	state Exp;
branches;
next	1.10;

1.10
date	2009.06.30.11.57.05;	author nickc;	state Exp;
branches;
next	1.9;

1.9
date	2009.06.29.08.08.15;	author nickc;	state Exp;
branches;
next	1.8;

1.8
date	2007.04.21.19.45.05;	author rearnsha;	state Exp;
branches;
next	1.7;

1.7
date	2003.11.03.14.47.37;	author drow;	state Exp;
branches;
next	1.6;

1.6
date	2002.08.22.16.10.05;	author nickc;	state Exp;
branches;
next	1.5;

1.5
date	2002.05.20.17.05.35;	author nickc;	state Exp;
branches;
next	1.4;

1.4
date	2001.12.05.11.58.39;	author rearnsha;	state Exp;
branches;
next	1.3;

1.3
date	2001.05.24.20.02.15;	author hjl;	state Exp;
branches;
next	1.2;

1.2
date	2000.12.09.01.53.57;	author nickc;	state Exp;
branches
	1.2.2.1;
next	1.1;

1.1
date	2000.11.25.00.21.39;	author nickc;	state Exp;
branches;
next	;

1.2.2.1
date	2001.06.11.10.04.57;	author amodra;	state Exp;
branches;
next	;


desc
@@


1.12
log
@        PR binutils/10924
        * gas/arm/arch4t-eabi.d: Restore previous expected dissambly of
        instructions using Immediate Offset addressing with an offset of
        zero.
        * gas/arm/arch4t.d: Likewise.
        * gas/arm/arm7t.d: Likewise.
        * gas/arm/xscale.d: Likewise.
        * gas/arm/wince-inst.d: Remove 'p' suffix from cmp, cmn, teq and
        tst instructions.

        PR binutils/10924
        * arm-dis.c (print_insn_arm): Do not print an offset of zero when
        decoding Immediaate Offset addressing.
@
text
@#objdump: -dr --prefix-addresses --show-raw-insn
#name: XScale instructions
#as: -mcpu=xscale -EL

# Test the XScale instructions:

.*: +file format .*arm.*

Disassembly of section .text:
0+00 <foo> ee201010 	mia	acc0, r0, r1
0+04 <[^>]*> be20d01e 	mialt	acc0, lr, sp
0+08 <[^>]*> ee284012 	miaph	acc0, r2, r4
0+0c <[^>]*> 1e286015 	miaphne	acc0, r5, r6
0+10 <[^>]*> ee2c8017 	miaBB	acc0, r7, r8
0+14 <[^>]*> ee2da019 	miaBT	acc0, r9, sl
0+18 <[^>]*> ee2eb01c 	miaTB	acc0, ip, fp
0+1c <[^>]*> ee2f0010 	miaTT	acc0, r0, r0
0+20 <[^>]*> ec411000 	mar	acc0, r1, r1
0+24 <[^>]*> cc4c2000 	margt	acc0, r2, ip
0+28 <[^>]*> ec543000 	mra	r3, r4, acc0
0+2c <[^>]*> ec585000 	mra	r5, r8, acc0
0+30 <[^>]*> f5d0f000 	pld	\[r0\]
0+34 <[^>]*> f5d1f789 	pld	\[r1, #1929\].*
0+38 <[^>]*> f7d2f003 	pld	\[r2, r3\]
0+3c <[^>]*> f754f285 	pld	\[r4, -r5, lsl #5\]
0+40 <[^>]*> e1c100d0 	ldrd	r0, \[r1\]
0+44 <[^>]*> 01c327d8 	ldrdeq	r2, \[r3, #120\].*
0+48 <[^>]*> b10540d6 	ldrdlt	r4, \[r5, -r6\]
0+4c <[^>]*> e16a88f9 	strd	r8, \[sl, #-137\]!.*
0+50 <[^>]*> e1ac00fd 	strd	r0, \[ip, sp\]!
0+54 <[^>]*> 30ce21f0 	strdcc	r2, \[lr\], #16
0+58 <[^>]*> 708640f8 	strdvc	r4, \[r6\], r8
0+5c <[^>]*> e5910000 	ldr	r0, \[r1\]
0+60 <[^>]*> e5832000 	str	r2, \[r3\]
0+64 <[^>]*> e321f011 	msr	CPSR_c, #17
0+68 <[^>]*> e1a00000 ?	nop[ 	]+; \(mov r0, r0\)
0+6c <[^>]*> e1a00000 ?	nop[ 	]+; \(mov r0, r0\)
@


1.11
log
@        * gas/arm/vfma1.d: Only run on ELF based targets.

        PR binutils/10924
        * gas/arm/arch4t-eabi.d: Update expected disassembly.
        * gas/arm/arch4t.d: Likewise.
        * gas/arm/archv6t2.d: Likewise.
        * gas/arm/arm7t.d: Likewise.
        * gas/arm/inst.d: Likewise.
        * gas/arm/xscale.d: Likewise.

        PR binutils/10924
        * arm-dis.c (arm_opcodes): Add patterns to match undefined LDRB
        instruction variants.  Add pattern for MRS variant that was being
        confused with CMP.
        (arm_decode_shift): Place error message in a comment.
        (print_insn_arm): Note that writing back to the PC is
        unpredictable.
        Only print 'p' variants of cmp/cmn/teq/tst instructions if
        decoding for pre-V6 architectures.
@
text
@d26 1
a26 1
0+40 <[^>]*> e1c100d0 	ldrd	r0, \[r1, #0\]
@


1.10
log
@        PR 10288
        * arm-dis.c (coprocessor): Print the LDC and STC versions of the
        LFM and SFM instructions as comments,.
        Improve consistency of formatting for instructions displayed as
        comments and decimal values displayed with their hexadecimal
        equivalents.
        Formatting tidy ups.

        Updated expected disassembler regexps.
@
text
@d26 1
a26 1
0+40 <[^>]*> e1c100d0 	ldrd	r0, \[r1\]
@


1.9
log
@        PR 10288
        * arm-dis.c (enum opcode_sentinels): New:  Used to mark the
        boundary between variaant and generic coprocessor instuctions.
        (coprocessor): Use it.
        Fix architecture version of MCRR and MRRC instructions.
        (arm_opcdes): Fix patterns for STRB and STRH instructions.
        (print_insn_coprocessor): Check architecture and extension masks.
        Print a hexadecimal version of any decimal constant that is
        outside of the range of -16 to +32.
        (print_arm_address): Add a return value of the offset used in the
        adress, if it is worth printing a hexadecimal version of it.
        (print_insn_neon): Print a hexadecimal version of any decimal
        constant that is outside of the range of -16 to +32.
        (print_insn_arm): Likewise.
        (print_insn_thumb16): Likewise.
        (print_insn_thumb32): Likewise.

        PR 10297
        * arm-dis.c (UNDEFINED_INSTRUCTION): New macro for a description
        of an undefined instruction.
        (arm_opcodes): Use it.
        (thumb_opcod): Use it.
        (thumb32_opc): Use it.

        Update expected disassembly regrexps in GAS and LD testsuites.
@
text
@d27 1
a27 1
0+44 <[^>]*> 01c327d8 	ldrdeq	r2, \[r3, #120\]
d29 1
a29 1
0+4c <[^>]*> e16a88f9 	strd	r8, \[sl, #-137\]!
d35 3
a37 3
0+64 <[^>]*> e321f011 	msr	CPSR_c, #17	; 0x11
0+68 <[^>]*> e1a00000 ?	nop[ 	]+\(mov r0,r0\)
0+6c <[^>]*> e1a00000 ?	nop[ 	]+\(mov r0,r0\)
@


1.8
log
@	* gas/arm/arch4t.d: Convert to unified syntax.
	* gas/arm/archv6.d: Likewise.
	* gas/arm/archv6t2.d: Likewise.
	* gas/arm/arch3.d: Likewise.
	* gas/arm/arch7dm.d: Likewise.
	* gas/arm/arch7t.d: Likewise.
	* gas/arm/archv1.d: Likewise.
	* gas/arm/copro.d: Likewise.
	* gas/arm/inst.d: Likewise.
	* gas/arm/macro1.d: Likewise.
	* gas/arm/tcompat.d: Likewise.
	* gas/arm/wince_inst.d: Likewise.
	* gas/arm/xscale.d: Likewise.

	* gas/arm/thumb.d: White space cleanup.
	* gas/arm/thumb2_relax.d: Likewise.
	* gas/arm/thumb32.d: Likewise.
@
text
@d23 1
a23 1
0+34 <[^>]*> f5d1f789 	pld	\[r1, #1929\]
@


1.7
log
@	* gas/arm/arm7t.d: Replace '-#' with '#-'.
	* gas/arm/copro.d: Likewise.
	* gas/arm/fpa-mem.d: Likewise.
	* gas/arm/maverick.c: Likewise.
	* gas/arm/maverick.d: Likewise.
	* gas/arm/vfp1.d: Likewise.
	* gas/arm/vfp1xD.d: Likewise.
	* gas/arm/xscale.d: Likewise.
@
text
@d27 2
a28 2
0+44 <[^>]*> 01c327d8 	ldreqd	r2, \[r3, #120\]
0+48 <[^>]*> b10540d6 	ldrltd	r4, \[r5, -r6\]
d31 2
a32 2
0+54 <[^>]*> 30ce21f0 	strccd	r2, \[lr\], #16
0+58 <[^>]*> 708640f8 	strvcd	r4, \[r6\], r8
@


1.6
log
@Fix arm-aout failures
@
text
@d29 1
a29 1
0+4c <[^>]*> e16a88f9 	strd	r8, \[sl, -#137\]!
@


1.5
log
@Replace deprecated command line switches with their modern equivalents.
@
text
@d36 2
@


1.4
log
@* gas/arm/xscale.s, gas/arm/xscale.d (pld tests): PLD instruction has
no post-indexed addressing modes.
@
text
@d3 1
a3 1
#as: -mxscale -EL
@


1.3
log
@2001-05-24  H.J. Lu  <hjl@@gnu.org>

	* gas/arm/adrl.d: Support 64bit BFD.
	* gas/arm/arm7t.d: Likewise.
	* gas/arm/inst.d: Likewise.
	* gas/arm/pic.d: Likewise.
	* gas/arm/xscale.d: Likewise.
@
text
@d26 10
a35 13
0+40 <[^>]*> f456f456 	pld	\[r6\], -#1110
0+44 <[^>]*> f6d7f008 	pld	\[r7\], r8
0+48 <[^>]*> f659f06a 	pld	\[r9\], -sl, rrx
0+4c <[^>]*> e1c100d0 	ldrd	r0, \[r1\]
0+50 <[^>]*> 01c327d8 	ldreqd	r2, \[r3, #120\]
0+54 <[^>]*> b10540d6 	ldrltd	r4, \[r5, -r6\]
0+58 <[^>]*> e16a88f9 	strd	r8, \[sl, -#137\]!
0+5c <[^>]*> e1ac00fd 	strd	r0, \[ip, sp\]!
0+60 <[^>]*> 30ce21f0 	strccd	r2, \[lr\], #16
0+64 <[^>]*> 708640f8 	strvcd	r4, \[r6\], r8
0+68 <[^>]*> e5910000 	ldr	r0, \[r1\]
0+6c <[^>]*> e5832000 	str	r2, \[r3\]
0+70 <[^>]*> e321f011 	msr	CPSR_c, #17	; 0x11
@


1.2
log
@Fixup whitespace
@
text
@d10 29
a38 29
00000000 <foo> ee201010 	mia	acc0, r0, r1
00000004 <[^>]*> be20d01e 	mialt	acc0, lr, sp
00000008 <[^>]*> ee284012 	miaph	acc0, r2, r4
0000000c <[^>]*> 1e286015 	miaphne	acc0, r5, r6
00000010 <[^>]*> ee2c8017 	miaBB	acc0, r7, r8
00000014 <[^>]*> ee2da019 	miaBT	acc0, r9, sl
00000018 <[^>]*> ee2eb01c 	miaTB	acc0, ip, fp
0000001c <[^>]*> ee2f0010 	miaTT	acc0, r0, r0
00000020 <[^>]*> ec411000 	mar	acc0, r1, r1
00000024 <[^>]*> cc4c2000 	margt	acc0, r2, ip
00000028 <[^>]*> ec543000 	mra	r3, r4, acc0
0000002c <[^>]*> ec585000 	mra	r5, r8, acc0
00000030 <[^>]*> f5d0f000 	pld	\[r0\]
00000034 <[^>]*> f5d1f789 	pld	\[r1, #1929\]
00000038 <[^>]*> f7d2f003 	pld	\[r2, r3\]
0000003c <[^>]*> f754f285 	pld	\[r4, -r5, lsl #5\]
00000040 <[^>]*> f456f456 	pld	\[r6\], -#1110
00000044 <[^>]*> f6d7f008 	pld	\[r7\], r8
00000048 <[^>]*> f659f06a 	pld	\[r9\], -sl, rrx
0000004c <[^>]*> e1c100d0 	ldrd	r0, \[r1\]
00000050 <[^>]*> 01c327d8 	ldreqd	r2, \[r3, #120\]
00000054 <[^>]*> b10540d6 	ldrltd	r4, \[r5, -r6\]
00000058 <[^>]*> e16a88f9 	strd	r8, \[sl, -#137\]!
0000005c <[^>]*> e1ac00fd 	strd	r0, \[ip, sp\]!
00000060 <[^>]*> 30ce21f0 	strccd	r2, \[lr\], #16
00000064 <[^>]*> 708640f8 	strvcd	r4, \[r6\], r8
00000068 <[^>]*> e5910000 	ldr	r0, \[r1\]
0000006c <[^>]*> e5832000 	str	r2, \[r3\]
00000070 <[^>]*> e321f011 	msr	CPSR_c, #17	; 0x11
@


1.2.2.1
log
@Merge from mainline.
@
text
@d10 29
a38 29
0+00 <foo> ee201010 	mia	acc0, r0, r1
0+04 <[^>]*> be20d01e 	mialt	acc0, lr, sp
0+08 <[^>]*> ee284012 	miaph	acc0, r2, r4
0+0c <[^>]*> 1e286015 	miaphne	acc0, r5, r6
0+10 <[^>]*> ee2c8017 	miaBB	acc0, r7, r8
0+14 <[^>]*> ee2da019 	miaBT	acc0, r9, sl
0+18 <[^>]*> ee2eb01c 	miaTB	acc0, ip, fp
0+1c <[^>]*> ee2f0010 	miaTT	acc0, r0, r0
0+20 <[^>]*> ec411000 	mar	acc0, r1, r1
0+24 <[^>]*> cc4c2000 	margt	acc0, r2, ip
0+28 <[^>]*> ec543000 	mra	r3, r4, acc0
0+2c <[^>]*> ec585000 	mra	r5, r8, acc0
0+30 <[^>]*> f5d0f000 	pld	\[r0\]
0+34 <[^>]*> f5d1f789 	pld	\[r1, #1929\]
0+38 <[^>]*> f7d2f003 	pld	\[r2, r3\]
0+3c <[^>]*> f754f285 	pld	\[r4, -r5, lsl #5\]
0+40 <[^>]*> f456f456 	pld	\[r6\], -#1110
0+44 <[^>]*> f6d7f008 	pld	\[r7\], r8
0+48 <[^>]*> f659f06a 	pld	\[r9\], -sl, rrx
0+4c <[^>]*> e1c100d0 	ldrd	r0, \[r1\]
0+50 <[^>]*> 01c327d8 	ldreqd	r2, \[r3, #120\]
0+54 <[^>]*> b10540d6 	ldrltd	r4, \[r5, -r6\]
0+58 <[^>]*> e16a88f9 	strd	r8, \[sl, -#137\]!
0+5c <[^>]*> e1ac00fd 	strd	r0, \[ip, sp\]!
0+60 <[^>]*> 30ce21f0 	strccd	r2, \[lr\], #16
0+64 <[^>]*> 708640f8 	strvcd	r4, \[r6\], r8
0+68 <[^>]*> e5910000 	ldr	r0, \[r1\]
0+6c <[^>]*> e5832000 	str	r2, \[r3\]
0+70 <[^>]*> e321f011 	msr	CPSR_c, #17	; 0x11
@


1.1
log
@Add ARM v5t, v5te and XScale support
@
text
@d38 1
a38 1
00000070 <[^>]*> e321f011       msr     CPSR_c, #17     ; 0x11
@

