<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="DSS_TOP" id="DSS_TOP">
  
  
  <register acronym="DSS_REVISIONNUMBER" description="This register contains the DisplaySubSystem revision number" id="DSS_REVISIONNUMBER" offset="0x0" width="32">
    
  <bitfield begin="31" description=" Reads returns 0" end="8" id="RESERVED_1" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description=" [[br]][7:4] Major Revision [[br]][3:0] Minor revision" end="0" id="REV" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_SYSCONFIG" description="" id="DSS_SYSCONFIG" offset="0x10" width="32">
    
  <bitfield begin="31" description=" " end="5" id="RESERVED_1" rwaccess="RW" width="27"></bitfield>
    
  <bitfield begin="4" description=" " end="3" id="RESERVED_2" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="2" description=" " end="2" id="RESERVED_3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description=" Software Reset. [[br]]Set this bit to 1 to trigger a module reset. [[br]]The bit is automatically reset by the hardware. [[br]]During reads, it alwatys returns 0. " end="1" id="SOFTRESET" rwaccess="RW" width="1">
    <bitenum description="The module is reset." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Normal Mode." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" Enable Power management capability" end="0" id="AUTOIDLE" rwaccess="RW" width="1">
    <bitenum description="Automatic OCP clock gating strategy is applied on the OCP interface activity." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="OCP clock is free running." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="DSS_SYSSTS" description="" id="DSS_SYSSTS" offset="0x14" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Internal Reset monitoring." end="0" id="RESETDONE" rwaccess="R" width="1">
    <bitenum description="Reset Completed" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Internal module reset is ongoing." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="DSS_IRQSTS" description="This register indicates the source of the interrupt and the status of the interrupt line." id="DSS_IRQSTS" offset="0x18" width="32">
    
  <bitfield begin="31" description=" Reads return 0s." end="2" id="RESERVED_1" rwaccess="R" width="30"></bitfield>
    
  <bitfield begin="0" description=" DISPC interrupt status" end="0" id="DISPC_IRQ" rwaccess="R" width="1">
    <bitenum description="Interrupt active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt inactive" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="DSS_CTRL" description="" id="DSS_CTRL" offset="0x40" width="32">
    
  <bitfield begin="31" description=" Write 0's for suture compatibility." end="16" id="RESERVED_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="14" description=" Selects the Video port from DISPC between Video port #1 and Video port #2 (mux #10)" end="14" id="RFBI_SWITCH" rwaccess="RW" width="1">
    <bitenum description="Video Port #2 (also named secondary LCD output or LCD2) is selected." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Video Port #1 (also named primary LCD output or LCD1) is selected (backward compatibility mode)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="12" description=" DSS_CLK/PLL2_CLK1 clock switch (mux #3). [[br]]Selects the clock source for the DISPC LCD2_CLK clock. " end="12" id="LCD2_CLK_SWITCH" rwaccess="RW" width="1">
    <bitenum description="PLL2_CLK1 selected." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DSS_CLK selected (from PRCM)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" Selects the clock source for the DISPC functional clock." end="8" id="FCK_CLK_SWITCH" rwaccess="RW" width="2">
    <bitenum description="PLL3_CLK1 selected (from HDMI PLL)" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="PLL2_CLK1 selected (from DSI2 PLL)" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="PLL1_CLK1 selected (from DSI1_PLL)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DSS_CLK selected (from PRCM)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" Write 0's for suture compatibility." end="7" id="RESERVED_6" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" DSS_CLK/PLL1_CLK1 clock switch (mux #2). [[br]]Selects the clock source for the DISPC LCD1_CLK clock. " end="0" id="LCD1_CLK_SWITCH" rwaccess="RW" width="1">
    <bitenum description="PLL1_CLK1 selected (from DSI1_PLL)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DSS_CLK selected (from PRCM)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="DSS_CLK_STS" description="" id="DSS_CLK_STS" offset="0x5C" width="32">
    
  <bitfield begin="31" description=" Read returns 0." end="22" id="RESERVED_1" rwaccess="R" width="10"></bitfield>
    
  <bitfield begin="21" description=" Video port selection status (mux #11) Indiactes if video port #1 or video port #2 from DISPC is used to provide data to the RFBI." end="21" id="RFBI_STS" rwaccess="R" width="1">
    <bitenum description="Video Port #2 (named also secondary LCD output or LCD2) used to provide data to RFBI" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Video Port #1 (named also as primary LCD output or LCD1) used to provide data to RFBI" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="18" description=" FCK_CLK clock selection status (mux #1) indicates which clock is used by the glitch free mux selecting the source of FCK_CLK. [[br]]It is required to have the current clock and the new selected clock being running in order to be able to switch. [[br]]Both clocks are used at the same time while the switch is on going. " end="15" id="FCK_CLK_STS" rwaccess="R" width="4">
    <bitenum description="PLL3_CLK1 (TV_CLK) is used by DISPC as FCK_CLK clock" id="en_5_0x8" token="en_5_0x8" value="0x8"></bitenum>
    <bitenum description="PLL2_CLK1 is used by DISPC as FCK_CLK clock" id="en_4_0x4" token="en_4_0x4" value="0x4"></bitenum>
    <bitenum description="PLL1_CLK1 is used by DISPC as FCK_CLK clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="DSS_CLK is used by DISPC as FCK_CLK clock" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DSS_CLK clock switch is ongoing" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="12" description=" LCD2_CLK clock selection status (mux #3) indicates which clock is used by the glitch free mux selecting the source of LCD2_CLK. [[br]]It is required for the current clock and the new selected clock being running in order to be able to switch. [[br]]Both clocks are are used at the same time while the switch is on going. " end="11" id="LCD2_CLK_STS" rwaccess="R" width="2">
    <bitenum description="PLL2_CLK2 is used by DISPC as LCD2_CLK clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="DSS_CLK is used by DSI1 as LCD2_CLK clock" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="LCD2_CLK clock switch is ongoing" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description=" Read returns 0." end="2" id="RESERVED_7" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="1" description=" LCD1_CLK clock selection status (mux #2) indicates which clock is used by the glitch free mux selecting the source of LCD1_CLK. [[br]]It is required for the current clock and the new selected clock being running in order to be able to switch. [[br]]Both clocks are are used at the same time while the switch is on going. " end="0" id="LCD1_CLK_STS" rwaccess="R" width="2">
    <bitenum description="PLl1_CLK1 is used by DISPC as LCD1_CLK" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="DSS_CLK is used as LCD1_CLK" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="LCD1_CLK clock switching is ongoing" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
</module>
