# 5-Stage-Pipelined-RISC-Processor
A 5-stage pipelined RISC-V processor implemented in Verilog HDL with hazard detection and forwarding.
