{
  "creator": "Next Generation Place and Route (Version nextpnr-0.7-53-gf17caa23)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": " ",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "cst.filename": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.cst",
        "packer.partno": "GW1NR-LV9QN88PC6/I5",
        "packer.chipdb": "GW1N-9C",
        "packer.arch": "himbaechel/gowin"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:231.1-235.10"
      },
      "ports": {
        "output_register": {
          "direction": "output",
          "bits": [ 7365, 7359, 7353, 7347, 7341, 7335, 7329, 7322 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 7314 ]
        }
      },
      "cells": {
        "test.clk_counter_DFFR_Q_2_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y3/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "test.clk_counter_DFFR_Q_31_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 7838 ],
            "COUT": [ 7849 ]
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y2/ALU3"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7672 ],
            "CIN": [ 7848 ],
            "COUT": [  ]
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 7838 ],
            "COUT": [ 7847 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y1/ALU3"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7679 ],
            "CIN": [ 7846 ],
            "COUT": [  ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 7838 ],
            "COUT": [ 7845 ]
          }
        },
        "test.pc_DFF_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y1/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "test.pc_DFF_Q_6_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y1/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 7838 ],
            "COUT": [ 7843 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GSR"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 7838 ]
          }
        },
        "test.pc_DFF_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y1/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:74.15-74.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7791 ],
            "I3": [ 7838 ],
            "I1": [ 7382 ],
            "I0": [ 7839 ],
            "COUT": [ 7823 ],
            "CIN": [ 7796 ]
          }
        },
        "test.pc_DFF_Q_7_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y1/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7404 ],
            "F": [ 7820 ]
          }
        },
        "test.pc_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y1/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:72.1-77.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7404 ],
            "D": [ 7820 ],
            "CLK": [ 7380 ]
          }
        },
        "test.pc_DFF_Q_6_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y1/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:74.15-74.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7818 ],
            "I3": [ 7838 ],
            "I1": [ 7404 ],
            "I0": [ 7838 ],
            "COUT": [ 7816 ],
            "CIN": [ 7843 ]
          }
        },
        "test.pc_DFF_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y1/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:74.15-74.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7814 ],
            "I3": [ 7838 ],
            "I1": [ 7401 ],
            "I0": [ 7839 ],
            "COUT": [ 7812 ],
            "CIN": [ 7816 ]
          }
        },
        "test.pc_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y1/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:72.1-77.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7401 ],
            "D": [ 7814 ],
            "CLK": [ 7380 ]
          }
        },
        "test.pc_DFF_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y1/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:74.15-74.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7810 ],
            "I3": [ 7838 ],
            "I1": [ 7398 ],
            "I0": [ 7839 ],
            "COUT": [ 7808 ],
            "CIN": [ 7812 ]
          }
        },
        "test.pc_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y1/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:72.1-77.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7398 ],
            "D": [ 7810 ],
            "CLK": [ 7380 ]
          }
        },
        "test.pc_DFF_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y1/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:74.15-74.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7806 ],
            "I3": [ 7838 ],
            "I1": [ 7395 ],
            "I0": [ 7839 ],
            "COUT": [ 7804 ],
            "CIN": [ 7808 ]
          }
        },
        "test.pc_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y1/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:72.1-77.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7395 ],
            "D": [ 7806 ],
            "CLK": [ 7380 ]
          }
        },
        "test.pc_DFF_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y1/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:74.15-74.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7802 ],
            "I3": [ 7838 ],
            "I1": [ 7392 ],
            "I0": [ 7839 ],
            "COUT": [ 7800 ],
            "CIN": [ 7804 ]
          }
        },
        "test.pc_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y1/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:72.1-77.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7392 ],
            "D": [ 7802 ],
            "CLK": [ 7380 ]
          }
        },
        "test.pc_DFF_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y1/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:74.15-74.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7798 ],
            "I3": [ 7838 ],
            "I1": [ 7389 ],
            "I0": [ 7839 ],
            "COUT": [ 7795 ],
            "CIN": [ 7800 ]
          }
        },
        "test.pc_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y1/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:72.1-77.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7389 ],
            "D": [ 7798 ],
            "CLK": [ 7380 ]
          }
        },
        "test.pc_DFF_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y1/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:74.15-74.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7793 ],
            "I3": [ 7838 ],
            "I1": [ 7386 ],
            "I0": [ 7839 ],
            "COUT": [ 7796 ],
            "CIN": [ 7795 ]
          }
        },
        "test.pc_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y1/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:72.1-77.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7386 ],
            "D": [ 7793 ],
            "CLK": [ 7380 ]
          }
        },
        "test.pc_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y1/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:72.1-77.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7382 ],
            "D": [ 7791 ],
            "CLK": [ 7380 ]
          }
        },
        "$PACKER_GND_DRV": {
          "hide_name": 1,
          "type": "GOWIN_GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 7839 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I1_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7504 ],
            "I2": [ 7499 ],
            "I1": [ 7494 ],
            "I0": [ 7489 ],
            "F": [ 7783 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I1_LUT3_F_I0_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7514 ],
            "I0": [ 7509 ],
            "F": [ 7784 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I1_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y1/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7455 ],
            "I0": [ 7445 ],
            "F": [ 7785 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y1/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7785 ],
            "I1": [ 7784 ],
            "I0": [ 7783 ],
            "F": [ 7681 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I1_LUT2_F_I0_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y1/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7435 ],
            "I0": [ 7430 ],
            "F": [ 7779 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I1_LUT2_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y1/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7470 ],
            "I0": [ 7465 ],
            "F": [ 7778 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y1/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7779 ],
            "I0": [ 7778 ],
            "F": [ 7680 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7776 ],
            "I3": [ 7839 ],
            "I1": [ 7413 ],
            "I0": [ 7839 ],
            "COUT": [ 7773 ],
            "CIN": [ 7845 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7774 ],
            "I3": [ 7839 ],
            "I1": [ 7409 ],
            "I0": [ 7839 ],
            "COUT": [ 7770 ],
            "CIN": [ 7773 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7771 ],
            "I3": [ 7839 ],
            "I1": [ 7540 ],
            "I0": [ 7839 ],
            "COUT": [ 7767 ],
            "CIN": [ 7770 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7768 ],
            "I3": [ 7839 ],
            "I1": [ 7535 ],
            "I0": [ 7839 ],
            "COUT": [ 7764 ],
            "CIN": [ 7767 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7765 ],
            "I3": [ 7839 ],
            "I1": [ 7524 ],
            "I0": [ 7839 ],
            "COUT": [ 7761 ],
            "CIN": [ 7764 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7762 ],
            "I3": [ 7839 ],
            "I1": [ 7519 ],
            "I0": [ 7839 ],
            "COUT": [ 7758 ],
            "CIN": [ 7761 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7759 ],
            "I3": [ 7839 ],
            "I1": [ 7514 ],
            "I0": [ 7838 ],
            "COUT": [ 7755 ],
            "CIN": [ 7758 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7756 ],
            "I3": [ 7839 ],
            "I1": [ 7509 ],
            "I0": [ 7838 ],
            "COUT": [ 7752 ],
            "CIN": [ 7755 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7753 ],
            "I3": [ 7839 ],
            "I1": [ 7504 ],
            "I0": [ 7838 ],
            "COUT": [ 7749 ],
            "CIN": [ 7752 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7750 ],
            "I3": [ 7839 ],
            "I1": [ 7499 ],
            "I0": [ 7838 ],
            "COUT": [ 7746 ],
            "CIN": [ 7749 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7747 ],
            "I3": [ 7839 ],
            "I1": [ 7494 ],
            "I0": [ 7838 ],
            "COUT": [ 7743 ],
            "CIN": [ 7746 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7744 ],
            "I3": [ 7839 ],
            "I1": [ 7489 ],
            "I0": [ 7838 ],
            "COUT": [ 7740 ],
            "CIN": [ 7743 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7741 ],
            "I3": [ 7839 ],
            "I1": [ 7484 ],
            "I0": [ 7839 ],
            "COUT": [ 7737 ],
            "CIN": [ 7740 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7738 ],
            "I3": [ 7839 ],
            "I1": [ 7479 ],
            "I0": [ 7839 ],
            "COUT": [ 7734 ],
            "CIN": [ 7737 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7735 ],
            "I3": [ 7839 ],
            "I1": [ 7470 ],
            "I0": [ 7838 ],
            "COUT": [ 7731 ],
            "CIN": [ 7734 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7732 ],
            "I3": [ 7839 ],
            "I1": [ 7465 ],
            "I0": [ 7838 ],
            "COUT": [ 7728 ],
            "CIN": [ 7731 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7729 ],
            "I3": [ 7839 ],
            "I1": [ 7460 ],
            "I0": [ 7839 ],
            "COUT": [ 7725 ],
            "CIN": [ 7728 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y1/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7726 ],
            "I3": [ 7839 ],
            "I1": [ 7455 ],
            "I0": [ 7838 ],
            "COUT": [ 7722 ],
            "CIN": [ 7725 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y1/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7723 ],
            "I3": [ 7839 ],
            "I1": [ 7450 ],
            "I0": [ 7839 ],
            "COUT": [ 7719 ],
            "CIN": [ 7722 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y1/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7720 ],
            "I3": [ 7839 ],
            "I1": [ 7445 ],
            "I0": [ 7838 ],
            "COUT": [ 7716 ],
            "CIN": [ 7719 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y1/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7717 ],
            "I3": [ 7839 ],
            "I1": [ 7440 ],
            "I0": [ 7839 ],
            "COUT": [ 7713 ],
            "CIN": [ 7716 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y1/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7714 ],
            "I3": [ 7839 ],
            "I1": [ 7435 ],
            "I0": [ 7838 ],
            "COUT": [ 7710 ],
            "CIN": [ 7713 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y1/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7711 ],
            "I3": [ 7839 ],
            "I1": [ 7430 ],
            "I0": [ 7838 ],
            "COUT": [ 7707 ],
            "CIN": [ 7710 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y1/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7708 ],
            "I3": [ 7839 ],
            "I1": [ 7416 ],
            "I0": [ 7839 ],
            "COUT": [ 7704 ],
            "CIN": [ 7707 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y1/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7705 ],
            "I3": [ 7839 ],
            "I1": [ 7577 ],
            "I0": [ 7839 ],
            "COUT": [ 7701 ],
            "CIN": [ 7704 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y1/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7702 ],
            "I3": [ 7839 ],
            "I1": [ 7572 ],
            "I0": [ 7839 ],
            "COUT": [ 7698 ],
            "CIN": [ 7701 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y1/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7699 ],
            "I3": [ 7839 ],
            "I1": [ 7567 ],
            "I0": [ 7839 ],
            "COUT": [ 7695 ],
            "CIN": [ 7698 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y1/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7696 ],
            "I3": [ 7839 ],
            "I1": [ 7562 ],
            "I0": [ 7839 ],
            "COUT": [ 7692 ],
            "CIN": [ 7695 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y1/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7693 ],
            "I3": [ 7839 ],
            "I1": [ 7557 ],
            "I0": [ 7839 ],
            "COUT": [ 7689 ],
            "CIN": [ 7692 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y1/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7690 ],
            "I3": [ 7839 ],
            "I1": [ 7552 ],
            "I0": [ 7839 ],
            "COUT": [ 7686 ],
            "CIN": [ 7689 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y1/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7687 ],
            "I3": [ 7839 ],
            "I1": [ 7532 ],
            "I0": [ 7839 ],
            "COUT": [ 7683 ],
            "CIN": [ 7686 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y1/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7684 ],
            "I3": [ 7839 ],
            "I1": [ 7476 ],
            "I0": [ 7839 ],
            "COUT": [ 7846 ],
            "CIN": [ 7683 ]
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y1/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7681 ],
            "I1": [ 7680 ],
            "I0": [ 7679 ],
            "F": [ 7676 ]
          }
        },
        "test.cpu_clk_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y1/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-42.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7380 ],
            "D": [ 7676 ],
            "CLK": [ 7406 ]
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT1_I0": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y2/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7672 ],
            "F": [ 7410 ]
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y2/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7673 ],
            "I3": [ 7839 ],
            "I1": [ 7476 ],
            "I0": [ 7839 ],
            "COUT": [ 7848 ],
            "CIN": [ 7669 ]
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y2/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7670 ],
            "I3": [ 7839 ],
            "I1": [ 7532 ],
            "I0": [ 7839 ],
            "COUT": [ 7669 ],
            "CIN": [ 7666 ]
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y2/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7667 ],
            "I3": [ 7839 ],
            "I1": [ 7552 ],
            "I0": [ 7839 ],
            "COUT": [ 7666 ],
            "CIN": [ 7663 ]
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y2/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7664 ],
            "I3": [ 7839 ],
            "I1": [ 7557 ],
            "I0": [ 7839 ],
            "COUT": [ 7663 ],
            "CIN": [ 7660 ]
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y2/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7661 ],
            "I3": [ 7839 ],
            "I1": [ 7562 ],
            "I0": [ 7839 ],
            "COUT": [ 7660 ],
            "CIN": [ 7657 ]
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y2/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7658 ],
            "I3": [ 7839 ],
            "I1": [ 7567 ],
            "I0": [ 7839 ],
            "COUT": [ 7657 ],
            "CIN": [ 7654 ]
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y2/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7655 ],
            "I3": [ 7839 ],
            "I1": [ 7572 ],
            "I0": [ 7839 ],
            "COUT": [ 7654 ],
            "CIN": [ 7651 ]
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y2/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7652 ],
            "I3": [ 7839 ],
            "I1": [ 7577 ],
            "I0": [ 7839 ],
            "COUT": [ 7651 ],
            "CIN": [ 7648 ]
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y2/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7649 ],
            "I3": [ 7839 ],
            "I1": [ 7416 ],
            "I0": [ 7838 ],
            "COUT": [ 7648 ],
            "CIN": [ 7645 ]
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y2/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7646 ],
            "I3": [ 7839 ],
            "I1": [ 7430 ],
            "I0": [ 7838 ],
            "COUT": [ 7645 ],
            "CIN": [ 7642 ]
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y2/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7643 ],
            "I3": [ 7839 ],
            "I1": [ 7435 ],
            "I0": [ 7839 ],
            "COUT": [ 7642 ],
            "CIN": [ 7639 ]
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y2/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7640 ],
            "I3": [ 7839 ],
            "I1": [ 7440 ],
            "I0": [ 7839 ],
            "COUT": [ 7639 ],
            "CIN": [ 7636 ]
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y2/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7637 ],
            "I3": [ 7839 ],
            "I1": [ 7445 ],
            "I0": [ 7838 ],
            "COUT": [ 7636 ],
            "CIN": [ 7633 ]
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y2/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7634 ],
            "I3": [ 7839 ],
            "I1": [ 7450 ],
            "I0": [ 7838 ],
            "COUT": [ 7633 ],
            "CIN": [ 7630 ]
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y2/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7631 ],
            "I3": [ 7839 ],
            "I1": [ 7455 ],
            "I0": [ 7839 ],
            "COUT": [ 7630 ],
            "CIN": [ 7627 ]
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y2/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7628 ],
            "I3": [ 7839 ],
            "I1": [ 7460 ],
            "I0": [ 7838 ],
            "COUT": [ 7627 ],
            "CIN": [ 7624 ]
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y2/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7625 ],
            "I3": [ 7839 ],
            "I1": [ 7465 ],
            "I0": [ 7838 ],
            "COUT": [ 7624 ],
            "CIN": [ 7621 ]
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y2/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7622 ],
            "I3": [ 7839 ],
            "I1": [ 7470 ],
            "I0": [ 7838 ],
            "COUT": [ 7621 ],
            "CIN": [ 7618 ]
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y2/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7619 ],
            "I3": [ 7839 ],
            "I1": [ 7479 ],
            "I0": [ 7838 ],
            "COUT": [ 7618 ],
            "CIN": [ 7615 ]
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y2/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7616 ],
            "I3": [ 7839 ],
            "I1": [ 7484 ],
            "I0": [ 7838 ],
            "COUT": [ 7615 ],
            "CIN": [ 7612 ]
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y2/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7613 ],
            "I3": [ 7839 ],
            "I1": [ 7489 ],
            "I0": [ 7838 ],
            "COUT": [ 7612 ],
            "CIN": [ 7609 ]
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y2/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7610 ],
            "I3": [ 7839 ],
            "I1": [ 7494 ],
            "I0": [ 7838 ],
            "COUT": [ 7609 ],
            "CIN": [ 7606 ]
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y2/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7607 ],
            "I3": [ 7839 ],
            "I1": [ 7499 ],
            "I0": [ 7838 ],
            "COUT": [ 7606 ],
            "CIN": [ 7603 ]
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y2/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7604 ],
            "I3": [ 7839 ],
            "I1": [ 7504 ],
            "I0": [ 7839 ],
            "COUT": [ 7603 ],
            "CIN": [ 7600 ]
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y2/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7601 ],
            "I3": [ 7839 ],
            "I1": [ 7509 ],
            "I0": [ 7839 ],
            "COUT": [ 7600 ],
            "CIN": [ 7597 ]
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y2/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7598 ],
            "I3": [ 7839 ],
            "I1": [ 7514 ],
            "I0": [ 7838 ],
            "COUT": [ 7597 ],
            "CIN": [ 7594 ]
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y2/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7595 ],
            "I3": [ 7839 ],
            "I1": [ 7519 ],
            "I0": [ 7838 ],
            "COUT": [ 7594 ],
            "CIN": [ 7591 ]
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7592 ],
            "I3": [ 7839 ],
            "I1": [ 7524 ],
            "I0": [ 7839 ],
            "COUT": [ 7591 ],
            "CIN": [ 7588 ]
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7589 ],
            "I3": [ 7839 ],
            "I1": [ 7535 ],
            "I0": [ 7839 ],
            "COUT": [ 7588 ],
            "CIN": [ 7585 ]
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7586 ],
            "I3": [ 7839 ],
            "I1": [ 7540 ],
            "I0": [ 7839 ],
            "COUT": [ 7585 ],
            "CIN": [ 7581 ]
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7583 ],
            "I3": [ 7839 ],
            "I1": [ 7413 ],
            "I0": [ 7839 ],
            "COUT": [ 7580 ],
            "CIN": [ 7847 ]
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7408 ],
            "I3": [ 7839 ],
            "I1": [ 7409 ],
            "I0": [ 7839 ],
            "COUT": [ 7581 ],
            "CIN": [ 7580 ]
          }
        },
        "test.clk_counter_DFFR_Q_9_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y3/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7576 ],
            "I3": [ 7838 ],
            "I1": [ 7577 ],
            "I0": [ 7839 ],
            "COUT": [ 7574 ],
            "CIN": [ 7419 ]
          }
        },
        "test.clk_counter_DFFR_Q_9": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y3/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-42.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7410 ],
            "Q": [ 7577 ],
            "D": [ 7576 ],
            "CLK": [ 7406 ]
          }
        },
        "test.clk_counter_DFFR_Q_8_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y3/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7571 ],
            "I3": [ 7838 ],
            "I1": [ 7572 ],
            "I0": [ 7839 ],
            "COUT": [ 7569 ],
            "CIN": [ 7574 ]
          }
        },
        "test.clk_counter_DFFR_Q_8": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y4/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-42.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7410 ],
            "Q": [ 7572 ],
            "D": [ 7571 ],
            "CLK": [ 7406 ]
          }
        },
        "test.clk_counter_DFFR_Q_7_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y3/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7566 ],
            "I3": [ 7838 ],
            "I1": [ 7567 ],
            "I0": [ 7839 ],
            "COUT": [ 7564 ],
            "CIN": [ 7569 ]
          }
        },
        "test.clk_counter_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y3/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-42.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7410 ],
            "Q": [ 7567 ],
            "D": [ 7566 ],
            "CLK": [ 7406 ]
          }
        },
        "test.clk_counter_DFFR_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y3/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7561 ],
            "I3": [ 7838 ],
            "I1": [ 7562 ],
            "I0": [ 7839 ],
            "COUT": [ 7559 ],
            "CIN": [ 7564 ]
          }
        },
        "test.clk_counter_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y3/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-42.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7410 ],
            "Q": [ 7562 ],
            "D": [ 7561 ],
            "CLK": [ 7406 ]
          }
        },
        "test.clk_counter_DFFR_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y3/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7556 ],
            "I3": [ 7838 ],
            "I1": [ 7557 ],
            "I0": [ 7839 ],
            "COUT": [ 7554 ],
            "CIN": [ 7559 ]
          }
        },
        "test.clk_counter_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y3/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-42.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7410 ],
            "Q": [ 7557 ],
            "D": [ 7556 ],
            "CLK": [ 7406 ]
          }
        },
        "test.clk_counter_DFFR_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y3/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7551 ],
            "I3": [ 7838 ],
            "I1": [ 7552 ],
            "I0": [ 7839 ],
            "COUT": [ 7549 ],
            "CIN": [ 7554 ]
          }
        },
        "test.clk_counter_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y3/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-42.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7410 ],
            "Q": [ 7552 ],
            "D": [ 7551 ],
            "CLK": [ 7406 ]
          }
        },
        "test.clk_counter_DFFR_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y3/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7531 ],
            "I3": [ 7838 ],
            "I1": [ 7532 ],
            "I0": [ 7839 ],
            "COUT": [ 7528 ],
            "CIN": [ 7549 ]
          }
        },
        "test.clk_counter_DFFR_Q_31_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7547 ],
            "I3": [ 7838 ],
            "I1": [ 7413 ],
            "I0": [ 7838 ],
            "COUT": [ 7544 ],
            "CIN": [ 7849 ]
          }
        },
        "test.clk_counter_DFFR_Q_31_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7545 ],
            "I3": [ 7838 ],
            "I1": [ 7409 ],
            "I0": [ 7839 ],
            "COUT": [ 7542 ],
            "CIN": [ 7544 ]
          }
        },
        "test.clk_counter_DFFR_Q_31_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7539 ],
            "I3": [ 7838 ],
            "I1": [ 7540 ],
            "I0": [ 7839 ],
            "COUT": [ 7537 ],
            "CIN": [ 7542 ]
          }
        },
        "test.clk_counter_DFFR_Q_31": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-42.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7410 ],
            "Q": [ 7540 ],
            "D": [ 7539 ],
            "CLK": [ 7406 ]
          }
        },
        "test.clk_counter_DFFR_Q_30_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7534 ],
            "I3": [ 7838 ],
            "I1": [ 7535 ],
            "I0": [ 7839 ],
            "COUT": [ 7526 ],
            "CIN": [ 7537 ]
          }
        },
        "test.clk_counter_DFFR_Q_30": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-42.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7410 ],
            "Q": [ 7535 ],
            "D": [ 7534 ],
            "CLK": [ 7406 ]
          }
        },
        "test.clk_counter_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y3/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-42.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7410 ],
            "Q": [ 7532 ],
            "D": [ 7531 ],
            "CLK": [ 7406 ]
          }
        },
        "test.clk_counter_DFFR_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y3/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7475 ],
            "I3": [ 7838 ],
            "I1": [ 7476 ],
            "I0": [ 7839 ],
            "COUT": [ 7529 ],
            "CIN": [ 7528 ]
          }
        },
        "test.clk_counter_DFFR_Q_29_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7523 ],
            "I3": [ 7838 ],
            "I1": [ 7524 ],
            "I0": [ 7839 ],
            "COUT": [ 7521 ],
            "CIN": [ 7526 ]
          }
        },
        "test.clk_counter_DFFR_Q_29": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-42.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7410 ],
            "Q": [ 7524 ],
            "D": [ 7523 ],
            "CLK": [ 7406 ]
          }
        },
        "test.clk_counter_DFFR_Q_28_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7518 ],
            "I3": [ 7838 ],
            "I1": [ 7519 ],
            "I0": [ 7839 ],
            "COUT": [ 7516 ],
            "CIN": [ 7521 ]
          }
        },
        "test.clk_counter_DFFR_Q_28": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-42.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7410 ],
            "Q": [ 7519 ],
            "D": [ 7518 ],
            "CLK": [ 7406 ]
          }
        },
        "test.clk_counter_DFFR_Q_27_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7513 ],
            "I3": [ 7838 ],
            "I1": [ 7514 ],
            "I0": [ 7839 ],
            "COUT": [ 7511 ],
            "CIN": [ 7516 ]
          }
        },
        "test.clk_counter_DFFR_Q_27": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-42.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7410 ],
            "Q": [ 7514 ],
            "D": [ 7513 ],
            "CLK": [ 7406 ]
          }
        },
        "test.clk_counter_DFFR_Q_26_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7508 ],
            "I3": [ 7838 ],
            "I1": [ 7509 ],
            "I0": [ 7839 ],
            "COUT": [ 7506 ],
            "CIN": [ 7511 ]
          }
        },
        "test.clk_counter_DFFR_Q_26": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-42.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7410 ],
            "Q": [ 7509 ],
            "D": [ 7508 ],
            "CLK": [ 7406 ]
          }
        },
        "test.clk_counter_DFFR_Q_25_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7503 ],
            "I3": [ 7838 ],
            "I1": [ 7504 ],
            "I0": [ 7839 ],
            "COUT": [ 7501 ],
            "CIN": [ 7506 ]
          }
        },
        "test.clk_counter_DFFR_Q_25": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-42.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7410 ],
            "Q": [ 7504 ],
            "D": [ 7503 ],
            "CLK": [ 7406 ]
          }
        },
        "test.clk_counter_DFFR_Q_24_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7498 ],
            "I3": [ 7838 ],
            "I1": [ 7499 ],
            "I0": [ 7839 ],
            "COUT": [ 7496 ],
            "CIN": [ 7501 ]
          }
        },
        "test.clk_counter_DFFR_Q_24": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-42.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7410 ],
            "Q": [ 7499 ],
            "D": [ 7498 ],
            "CLK": [ 7406 ]
          }
        },
        "test.clk_counter_DFFR_Q_23_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7493 ],
            "I3": [ 7838 ],
            "I1": [ 7494 ],
            "I0": [ 7839 ],
            "COUT": [ 7491 ],
            "CIN": [ 7496 ]
          }
        },
        "test.clk_counter_DFFR_Q_23": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-42.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7410 ],
            "Q": [ 7494 ],
            "D": [ 7493 ],
            "CLK": [ 7406 ]
          }
        },
        "test.clk_counter_DFFR_Q_22_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y3/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7488 ],
            "I3": [ 7838 ],
            "I1": [ 7489 ],
            "I0": [ 7839 ],
            "COUT": [ 7486 ],
            "CIN": [ 7491 ]
          }
        },
        "test.clk_counter_DFFR_Q_22": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y3/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-42.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7410 ],
            "Q": [ 7489 ],
            "D": [ 7488 ],
            "CLK": [ 7406 ]
          }
        },
        "test.clk_counter_DFFR_Q_21_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y3/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7483 ],
            "I3": [ 7838 ],
            "I1": [ 7484 ],
            "I0": [ 7839 ],
            "COUT": [ 7481 ],
            "CIN": [ 7486 ]
          }
        },
        "test.clk_counter_DFFR_Q_21": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y3/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-42.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7410 ],
            "Q": [ 7484 ],
            "D": [ 7483 ],
            "CLK": [ 7406 ]
          }
        },
        "test.clk_counter_DFFR_Q_20_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y3/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7478 ],
            "I3": [ 7838 ],
            "I1": [ 7479 ],
            "I0": [ 7839 ],
            "COUT": [ 7472 ],
            "CIN": [ 7481 ]
          }
        },
        "test.clk_counter_DFFR_Q_20": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y3/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-42.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7410 ],
            "Q": [ 7479 ],
            "D": [ 7478 ],
            "CLK": [ 7406 ]
          }
        },
        "test.clk_counter_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y3/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-42.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7410 ],
            "Q": [ 7476 ],
            "D": [ 7475 ],
            "CLK": [ 7406 ]
          }
        },
        "test.clk_counter_DFFR_Q_1_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7413 ],
            "F": [ 7412 ]
          }
        },
        "test.clk_counter_DFFR_Q_19_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y3/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7469 ],
            "I3": [ 7838 ],
            "I1": [ 7470 ],
            "I0": [ 7839 ],
            "COUT": [ 7467 ],
            "CIN": [ 7472 ]
          }
        },
        "test.clk_counter_DFFR_Q_19": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y3/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-42.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7410 ],
            "Q": [ 7470 ],
            "D": [ 7469 ],
            "CLK": [ 7406 ]
          }
        },
        "test.clk_counter_DFFR_Q_18_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y3/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7464 ],
            "I3": [ 7838 ],
            "I1": [ 7465 ],
            "I0": [ 7839 ],
            "COUT": [ 7462 ],
            "CIN": [ 7467 ]
          }
        },
        "test.clk_counter_DFFR_Q_18": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y3/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-42.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7410 ],
            "Q": [ 7465 ],
            "D": [ 7464 ],
            "CLK": [ 7406 ]
          }
        },
        "test.clk_counter_DFFR_Q_17_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y3/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7459 ],
            "I3": [ 7838 ],
            "I1": [ 7460 ],
            "I0": [ 7839 ],
            "COUT": [ 7457 ],
            "CIN": [ 7462 ]
          }
        },
        "test.clk_counter_DFFR_Q_17": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y3/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-42.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7410 ],
            "Q": [ 7460 ],
            "D": [ 7459 ],
            "CLK": [ 7406 ]
          }
        },
        "test.clk_counter_DFFR_Q_16_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7454 ],
            "I3": [ 7838 ],
            "I1": [ 7455 ],
            "I0": [ 7839 ],
            "COUT": [ 7452 ],
            "CIN": [ 7457 ]
          }
        },
        "test.clk_counter_DFFR_Q_16": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-42.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7410 ],
            "Q": [ 7455 ],
            "D": [ 7454 ],
            "CLK": [ 7406 ]
          }
        },
        "test.clk_counter_DFFR_Q_15_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7449 ],
            "I3": [ 7838 ],
            "I1": [ 7450 ],
            "I0": [ 7839 ],
            "COUT": [ 7447 ],
            "CIN": [ 7452 ]
          }
        },
        "test.clk_counter_DFFR_Q_15": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-42.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7410 ],
            "Q": [ 7450 ],
            "D": [ 7449 ],
            "CLK": [ 7406 ]
          }
        },
        "test.clk_counter_DFFR_Q_14_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7444 ],
            "I3": [ 7838 ],
            "I1": [ 7445 ],
            "I0": [ 7839 ],
            "COUT": [ 7442 ],
            "CIN": [ 7447 ]
          }
        },
        "test.clk_counter_DFFR_Q_14": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-42.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7410 ],
            "Q": [ 7445 ],
            "D": [ 7444 ],
            "CLK": [ 7406 ]
          }
        },
        "test.clk_counter_DFFR_Q_13_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7439 ],
            "I3": [ 7838 ],
            "I1": [ 7440 ],
            "I0": [ 7839 ],
            "COUT": [ 7437 ],
            "CIN": [ 7442 ]
          }
        },
        "test.clk_counter_DFFR_Q_13": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y4/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-42.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7410 ],
            "Q": [ 7440 ],
            "D": [ 7439 ],
            "CLK": [ 7406 ]
          }
        },
        "test.clk_counter_DFFR_Q_12_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7434 ],
            "I3": [ 7838 ],
            "I1": [ 7435 ],
            "I0": [ 7839 ],
            "COUT": [ 7432 ],
            "CIN": [ 7437 ]
          }
        },
        "test.clk_counter_DFFR_Q_12": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-42.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7410 ],
            "Q": [ 7435 ],
            "D": [ 7434 ],
            "CLK": [ 7406 ]
          }
        },
        "test.clk_counter_DFFR_Q_11_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7429 ],
            "I3": [ 7838 ],
            "I1": [ 7430 ],
            "I0": [ 7839 ],
            "COUT": [ 7418 ],
            "CIN": [ 7432 ]
          }
        },
        "test.clk_counter_DFFR_Q_11": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-42.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7410 ],
            "Q": [ 7430 ],
            "D": [ 7429 ],
            "CLK": [ 7406 ]
          }
        },
        "test.clk_counter_DFFR_Q_10_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y3/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7838 ],
            "SUM": [ 7415 ],
            "I3": [ 7838 ],
            "I1": [ 7416 ],
            "I0": [ 7839 ],
            "COUT": [ 7419 ],
            "CIN": [ 7418 ]
          }
        },
        "test.clk_counter_DFFR_Q_10": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y4/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-42.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7410 ],
            "Q": [ 7416 ],
            "D": [ 7415 ],
            "CLK": [ 7406 ]
          }
        },
        "test.clk_counter_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-42.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7410 ],
            "Q": [ 7413 ],
            "D": [ 7412 ],
            "CLK": [ 7406 ]
          }
        },
        "test.clk_counter_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:24.1-42.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7410 ],
            "Q": [ 7409 ],
            "D": [ 7408 ],
            "CLK": [ 7406 ]
          }
        },
        "test.clk_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y16/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:231.18-231.21",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7406 ],
            "I": [ 7314 ]
          }
        },
        "test.b_reg_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y1/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:123.1-128.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7362 ],
            "D": [ 7404 ],
            "CLK": [ 7380 ]
          }
        },
        "test.b_reg_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y2/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:123.1-128.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7356 ],
            "D": [ 7401 ],
            "CLK": [ 7380 ]
          }
        },
        "test.b_reg_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y2/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:123.1-128.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7350 ],
            "D": [ 7398 ],
            "CLK": [ 7380 ]
          }
        },
        "test.b_reg_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y1/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:123.1-128.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7344 ],
            "D": [ 7395 ],
            "CLK": [ 7380 ]
          }
        },
        "test.b_reg_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y1/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:123.1-128.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7338 ],
            "D": [ 7392 ],
            "CLK": [ 7380 ]
          }
        },
        "test.b_reg_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y1/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:123.1-128.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7332 ],
            "D": [ 7389 ],
            "CLK": [ 7380 ]
          }
        },
        "test.b_reg_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y1/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:123.1-128.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7326 ],
            "D": [ 7386 ],
            "CLK": [ 7380 ]
          }
        },
        "test.b_reg_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y1/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:123.1-128.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7319 ],
            "D": [ 7382 ],
            "CLK": [ 7380 ]
          }
        },
        "$PACKER_VCC_DRV": {
          "hide_name": 1,
          "type": "GOWIN_VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 7838 ]
          }
        },
        "output_register_OBUF_O_7": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X36Y0/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:231.40-231.55",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7365 ],
            "I": [ 7362 ]
          }
        },
        "output_register_OBUF_O_6": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X11Y0/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:231.40-231.55",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7359 ],
            "I": [ 7356 ]
          }
        },
        "output_register_OBUF_O_5": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X11Y0/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:231.40-231.55",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7353 ],
            "I": [ 7350 ]
          }
        },
        "output_register_OBUF_O_4": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X10Y0/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:231.40-231.55",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7347 ],
            "I": [ 7344 ]
          }
        },
        "output_register_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X10Y0/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:231.40-231.55",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7341 ],
            "I": [ 7338 ]
          }
        },
        "output_register_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X9Y0/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:231.40-231.55",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7335 ],
            "I": [ 7332 ]
          }
        },
        "output_register_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X9Y0/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:231.40-231.55",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7329 ],
            "I": [ 7326 ]
          }
        },
        "output_register_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y0/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:231.40-231.55",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7322 ],
            "I": [ 7319 ]
          }
        }
      },
      "netnames": {
        "test.clk_counter_DFFR_Q_31_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 7849 ] ,
          "attributes": {
            "ROUTING": "X3Y3/COUT0;;1"
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 7848 ] ,
          "attributes": {
            "ROUTING": "X8Y2/COUT2;;1"
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 7847 ] ,
          "attributes": {
            "ROUTING": "X3Y2/COUT0;;1"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 7846 ] ,
          "attributes": {
            "ROUTING": "X7Y1/COUT2;;1"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 7845 ] ,
          "attributes": {
            "ROUTING": "X2Y1/COUT0;;1"
          }
        },
        "test.pc_DFF_Q_6_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 7843 ] ,
          "attributes": {
            "ROUTING": "X10Y1/COUT0;;1"
          }
        },
        "test.pc_DFF_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7823 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:74.15-74.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.pc_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 7820 ] ,
          "attributes": {
            "ROUTING": "X8Y1/F6;;1;X8Y1/C4;X8Y1/C4/F6;1;X8Y1/XD4;X8Y1/XD4/C4;1"
          }
        },
        "test.pc_DFF_Q_6_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7818 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.pc_DFF_Q_6_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7816 ] ,
          "attributes": {
            "ROUTING": "X10Y1/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:74.15-74.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.pc_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 7814 ] ,
          "attributes": {
            "ROUTING": "X10Y1/F2;;1;X10Y1/XD2;X10Y1/XD2/F2;1"
          }
        },
        "test.pc_DFF_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7812 ] ,
          "attributes": {
            "ROUTING": "X10Y1/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:74.15-74.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.pc_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 7810 ] ,
          "attributes": {
            "ROUTING": "X10Y1/F3;;1;X10Y1/XD3;X10Y1/XD3/F3;1"
          }
        },
        "test.pc_DFF_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7808 ] ,
          "attributes": {
            "ROUTING": "X10Y1/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:74.15-74.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.pc_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 7806 ] ,
          "attributes": {
            "ROUTING": "X10Y1/F4;;1;X10Y1/XD4;X10Y1/XD4/F4;1"
          }
        },
        "test.pc_DFF_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7804 ] ,
          "attributes": {
            "ROUTING": "X10Y1/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:74.15-74.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.pc_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7802 ] ,
          "attributes": {
            "ROUTING": "X10Y1/F5;;1;X10Y1/EW20;X10Y1/EW20/F5;1;X9Y1/D2;X9Y1/D2/W121;1;X9Y1/XD2;X9Y1/XD2/D2;1"
          }
        },
        "test.pc_DFF_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7800 ] ,
          "attributes": {
            "ROUTING": "X11Y1/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:74.15-74.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.pc_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7798 ] ,
          "attributes": {
            "ROUTING": "X11Y1/F0;;1;X11Y1/XD0;X11Y1/XD0/F0;1"
          }
        },
        "test.pc_DFF_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7796 ] ,
          "attributes": {
            "ROUTING": "X11Y1/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:74.15-74.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.pc_DFF_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7795 ] ,
          "attributes": {
            "ROUTING": "X11Y1/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:74.15-74.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.pc_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7793 ] ,
          "attributes": {
            "ROUTING": "X11Y1/F1;;1;X11Y1/XD1;X11Y1/XD1/F1;1"
          }
        },
        "test.pc_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 7791 ] ,
          "attributes": {
            "ROUTING": "X11Y1/F2;;1;X11Y1/XD2;X11Y1/XD2/F2;1"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I1_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 7785 ] ,
          "attributes": {
            "ROUTING": "X5Y1/F6;;1;X5Y1/C7;X5Y1/C7/F6;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I1_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 7784 ] ,
          "attributes": {
            "ROUTING": "X3Y1/F7;;1;X3Y1/E130;X3Y1/E130/F7;1;X4Y1/E230;X4Y1/E230/E131;1;X5Y1/B7;X5Y1/B7/E231;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I1_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 7783 ] ,
          "attributes": {
            "ROUTING": "X4Y1/F6;;1;X4Y1/EW10;X4Y1/EW10/F6;1;X5Y1/A7;X5Y1/A7/E111;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I1_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 7779 ] ,
          "attributes": {
            "ROUTING": "X6Y1/F6;;1;X6Y1/E130;X6Y1/E130/F6;1;X7Y1/B7;X7Y1/B7/E131;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I1_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 7778 ] ,
          "attributes": {
            "ROUTING": "X6Y1/F7;;1;X6Y1/E270;X6Y1/E270/F7;1;X7Y1/A7;X7Y1/A7/E271;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7776 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7774 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7773 ] ,
          "attributes": {
            "ROUTING": "X2Y1/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7771 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7770 ] ,
          "attributes": {
            "ROUTING": "X2Y1/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7768 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7767 ] ,
          "attributes": {
            "ROUTING": "X2Y1/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7765 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7764 ] ,
          "attributes": {
            "ROUTING": "X2Y1/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7762 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7761 ] ,
          "attributes": {
            "ROUTING": "X3Y1/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7759 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7758 ] ,
          "attributes": {
            "ROUTING": "X3Y1/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7756 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7755 ] ,
          "attributes": {
            "ROUTING": "X3Y1/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7753 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7752 ] ,
          "attributes": {
            "ROUTING": "X3Y1/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7750 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7749 ] ,
          "attributes": {
            "ROUTING": "X3Y1/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7747 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7746 ] ,
          "attributes": {
            "ROUTING": "X3Y1/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7744 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7743 ] ,
          "attributes": {
            "ROUTING": "X4Y1/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7741 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7740 ] ,
          "attributes": {
            "ROUTING": "X4Y1/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7738 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7737 ] ,
          "attributes": {
            "ROUTING": "X4Y1/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7735 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7734 ] ,
          "attributes": {
            "ROUTING": "X4Y1/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7732 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7731 ] ,
          "attributes": {
            "ROUTING": "X4Y1/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7729 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7728 ] ,
          "attributes": {
            "ROUTING": "X4Y1/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7726 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7725 ] ,
          "attributes": {
            "ROUTING": "X5Y1/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7723 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7722 ] ,
          "attributes": {
            "ROUTING": "X5Y1/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7720 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7719 ] ,
          "attributes": {
            "ROUTING": "X5Y1/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7717 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7716 ] ,
          "attributes": {
            "ROUTING": "X5Y1/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7714 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7713 ] ,
          "attributes": {
            "ROUTING": "X5Y1/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7711 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7710 ] ,
          "attributes": {
            "ROUTING": "X5Y1/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7708 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7707 ] ,
          "attributes": {
            "ROUTING": "X6Y1/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7705 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7704 ] ,
          "attributes": {
            "ROUTING": "X6Y1/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7702 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7701 ] ,
          "attributes": {
            "ROUTING": "X6Y1/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7699 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7698 ] ,
          "attributes": {
            "ROUTING": "X6Y1/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7696 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7695 ] ,
          "attributes": {
            "ROUTING": "X6Y1/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7693 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7692 ] ,
          "attributes": {
            "ROUTING": "X6Y1/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7690 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7689 ] ,
          "attributes": {
            "ROUTING": "X7Y1/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7687 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7686 ] ,
          "attributes": {
            "ROUTING": "X7Y1/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7684 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7683 ] ,
          "attributes": {
            "ROUTING": "X7Y1/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:34.9-34.30|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 7681 ] ,
          "attributes": {
            "ROUTING": "X5Y1/F7;;1;X5Y1/E100;X5Y1/E100/F7;1;X6Y1/E200;X6Y1/E200/E101;1;X8Y1/X05;X8Y1/X05/E202;1;X8Y1/C5;X8Y1/C5/X05;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 7680 ] ,
          "attributes": {
            "ROUTING": "X7Y1/F7;;1;X7Y1/E130;X7Y1/E130/F7;1;X8Y1/B5;X8Y1/B5/E131;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "test.cpu_clk_DFF_Q_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 7679 ] ,
          "attributes": {
            "ROUTING": "X7Y1/F3;;1;X7Y1/EW10;X7Y1/EW10/F3;1;X8Y1/A5;X8Y1/A5/E111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.cpu_clk_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 7676 ] ,
          "attributes": {
            "ROUTING": "X8Y1/F5;;1;X8Y1/A3;X8Y1/A3/F5;1;X8Y1/XD3;X8Y1/XD3/A3;1"
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7673 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7672 ] ,
          "attributes": {
            "ROUTING": "X8Y2/F3;;1;X8Y2/X06;X8Y2/X06/F3;1;X8Y2/A7;X8Y2/A7/X06;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7670 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7669 ] ,
          "attributes": {
            "ROUTING": "X8Y2/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7667 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7666 ] ,
          "attributes": {
            "ROUTING": "X8Y2/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7664 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7663 ] ,
          "attributes": {
            "ROUTING": "X8Y2/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7661 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7660 ] ,
          "attributes": {
            "ROUTING": "X7Y2/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7658 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7657 ] ,
          "attributes": {
            "ROUTING": "X7Y2/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7655 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7654 ] ,
          "attributes": {
            "ROUTING": "X7Y2/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7652 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7651 ] ,
          "attributes": {
            "ROUTING": "X7Y2/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7649 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7648 ] ,
          "attributes": {
            "ROUTING": "X7Y2/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7646 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7645 ] ,
          "attributes": {
            "ROUTING": "X7Y2/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7643 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7642 ] ,
          "attributes": {
            "ROUTING": "X6Y2/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7640 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7639 ] ,
          "attributes": {
            "ROUTING": "X6Y2/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7637 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7636 ] ,
          "attributes": {
            "ROUTING": "X6Y2/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7634 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7633 ] ,
          "attributes": {
            "ROUTING": "X6Y2/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7631 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7630 ] ,
          "attributes": {
            "ROUTING": "X6Y2/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7628 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7627 ] ,
          "attributes": {
            "ROUTING": "X6Y2/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7625 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7624 ] ,
          "attributes": {
            "ROUTING": "X5Y2/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7622 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7621 ] ,
          "attributes": {
            "ROUTING": "X5Y2/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7619 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7618 ] ,
          "attributes": {
            "ROUTING": "X5Y2/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7616 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7615 ] ,
          "attributes": {
            "ROUTING": "X5Y2/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7613 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7612 ] ,
          "attributes": {
            "ROUTING": "X5Y2/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7610 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7609 ] ,
          "attributes": {
            "ROUTING": "X5Y2/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7607 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7606 ] ,
          "attributes": {
            "ROUTING": "X4Y2/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7604 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7603 ] ,
          "attributes": {
            "ROUTING": "X4Y2/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7601 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7600 ] ,
          "attributes": {
            "ROUTING": "X4Y2/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7598 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7597 ] ,
          "attributes": {
            "ROUTING": "X4Y2/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7595 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7594 ] ,
          "attributes": {
            "ROUTING": "X4Y2/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7592 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7591 ] ,
          "attributes": {
            "ROUTING": "X4Y2/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7589 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7588 ] ,
          "attributes": {
            "ROUTING": "X3Y2/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7586 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7585 ] ,
          "attributes": {
            "ROUTING": "X3Y2/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7583 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7581 ] ,
          "attributes": {
            "ROUTING": "X3Y2/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7580 ] ,
          "attributes": {
            "ROUTING": "X3Y2/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.9-28.31|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter[24]": {
          "hide_name": 0,
          "bits": [ 7577 ] ,
          "attributes": {
            "ROUTING": "X7Y3/B1;X7Y3/B1/Q1;1;X7Y2/N830;X7Y2/N830/N131;1;X7Y1/W260;X7Y1/W260/S834;1;X6Y1/X07;X6Y1/X07/W261;1;X6Y1/B1;X6Y1/B1/X07;1;X7Y3/Q1;;1;X7Y3/N130;X7Y3/N130/Q1;1;X7Y2/B1;X7Y2/B1/N131;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:23.11-23.22",
            "hdlname": "test clk_counter"
          }
        },
        "test.clk_counter_DFFR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 7576 ] ,
          "attributes": {
            "ROUTING": "X7Y3/F1;;1;X7Y3/XD1;X7Y3/XD1/F1;1"
          }
        },
        "test.clk_counter_DFFR_Q_9_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7574 ] ,
          "attributes": {
            "ROUTING": "X7Y3/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter[25]": {
          "hide_name": 0,
          "bits": [ 7572 ] ,
          "attributes": {
            "ROUTING": "X7Y3/X01;X7Y3/X01/N201;1;X7Y3/B2;X7Y3/B2/X01;1;X7Y2/N800;X7Y2/N800/N202;1;X7Y1/W230;X7Y1/W230/S804;1;X6Y1/B2;X6Y1/B2/W231;1;X7Y4/Q0;;1;X7Y4/N200;X7Y4/N200/Q0;1;X7Y2/X03;X7Y2/X03/N202;1;X7Y2/B2;X7Y2/B2/X03;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:23.11-23.22",
            "hdlname": "test clk_counter"
          }
        },
        "test.clk_counter_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 7571 ] ,
          "attributes": {
            "ROUTING": "X7Y3/F2;;1;X7Y3/SN10;X7Y3/SN10/F2;1;X7Y4/B0;X7Y4/B0/S111;1;X7Y4/XD0;X7Y4/XD0/B0;1"
          }
        },
        "test.clk_counter_DFFR_Q_8_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7569 ] ,
          "attributes": {
            "ROUTING": "X7Y3/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter[26]": {
          "hide_name": 0,
          "bits": [ 7567 ] ,
          "attributes": {
            "ROUTING": "X7Y3/B3;X7Y3/B3/Q3;1;X7Y3/N230;X7Y3/N230/Q3;1;X7Y2/B3;X7Y2/B3/N231;1;X7Y3/Q3;;1;X7Y3/SN20;X7Y3/SN20/Q3;1;X7Y2/N820;X7Y2/N820/N121;1;X7Y1/W240;X7Y1/W240/S824;1;X6Y1/X03;X6Y1/X03/W241;1;X6Y1/B3;X6Y1/B3/X03;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:23.11-23.22",
            "hdlname": "test clk_counter"
          }
        },
        "test.clk_counter_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 7566 ] ,
          "attributes": {
            "ROUTING": "X7Y3/F3;;1;X7Y3/XD3;X7Y3/XD3/F3;1"
          }
        },
        "test.clk_counter_DFFR_Q_7_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7564 ] ,
          "attributes": {
            "ROUTING": "X7Y3/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter[27]": {
          "hide_name": 0,
          "bits": [ 7562 ] ,
          "attributes": {
            "ROUTING": "X8Y3/EW10;X8Y3/EW10/Q5;1;X7Y3/B4;X7Y3/B4/W111;1;X7Y2/X01;X7Y2/X01/W201;1;X7Y2/B4;X7Y2/B4/X01;1;X8Y3/Q5;;1;X8Y3/N100;X8Y3/N100/Q5;1;X8Y2/W200;X8Y2/W200/N101;1;X6Y2/N200;X6Y2/N200/W202;1;X6Y1/X01;X6Y1/X01/N201;1;X6Y1/B4;X6Y1/B4/X01;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:23.11-23.22",
            "hdlname": "test clk_counter"
          }
        },
        "test.clk_counter_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 7561 ] ,
          "attributes": {
            "ROUTING": "X7Y3/F4;;1;X7Y3/EW10;X7Y3/EW10/F4;1;X8Y3/A5;X8Y3/A5/E111;1;X8Y3/XD5;X8Y3/XD5/A5;1"
          }
        },
        "test.clk_counter_DFFR_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7559 ] ,
          "attributes": {
            "ROUTING": "X7Y3/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter[28]": {
          "hide_name": 0,
          "bits": [ 7557 ] ,
          "attributes": {
            "ROUTING": "X7Y3/E250;X7Y3/E250/Q5;1;X7Y3/B5;X7Y3/B5/E250;1;X7Y3/N250;X7Y3/N250/Q5;1;X7Y1/W250;X7Y1/W250/N252;1;X6Y1/X08;X6Y1/X08/W251;1;X6Y1/B5;X6Y1/B5/X08;1;X7Y3/Q5;;1;X7Y3/N100;X7Y3/N100/Q5;1;X7Y2/B5;X7Y2/B5/N101;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:23.11-23.22",
            "hdlname": "test clk_counter"
          }
        },
        "test.clk_counter_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 7556 ] ,
          "attributes": {
            "ROUTING": "X7Y3/F5;;1;X7Y3/XD5;X7Y3/XD5/F5;1"
          }
        },
        "test.clk_counter_DFFR_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7554 ] ,
          "attributes": {
            "ROUTING": "X8Y3/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter[29]": {
          "hide_name": 0,
          "bits": [ 7552 ] ,
          "attributes": {
            "ROUTING": "X8Y1/W240;X8Y1/W240/N242;1;X7Y1/S240;X7Y1/S240/W241;1;X7Y1/B0;X7Y1/B0/S240;1;X8Y3/N240;X8Y3/N240/Q4;1;X8Y2/X05;X8Y2/X05/N241;1;X8Y2/B0;X8Y2/B0/X05;1;X8Y3/Q4;;1;X8Y3/S100;X8Y3/S100/Q4;1;X8Y3/B0;X8Y3/B0/S100;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:23.11-23.22",
            "hdlname": "test clk_counter"
          }
        },
        "test.clk_counter_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 7551 ] ,
          "attributes": {
            "ROUTING": "X8Y3/F0;;1;X8Y3/D4;X8Y3/D4/F0;1;X8Y3/XD4;X8Y3/XD4/D4;1"
          }
        },
        "test.clk_counter_DFFR_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7549 ] ,
          "attributes": {
            "ROUTING": "X8Y3/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter_DFFR_Q_31_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7547 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.clk_counter_DFFR_Q_31_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7545 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "test.clk_counter_DFFR_Q_31_D_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7544 ] ,
          "attributes": {
            "ROUTING": "X3Y3/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter_DFFR_Q_31_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7542 ] ,
          "attributes": {
            "ROUTING": "X3Y3/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter[2]": {
          "hide_name": 0,
          "bits": [ 7540 ] ,
          "attributes": {
            "ROUTING": "X3Y3/N130;X3Y3/N130/Q3;1;X3Y2/B3;X3Y2/B3/N131;1;X3Y3/W130;X3Y3/W130/Q3;1;X2Y3/N230;X2Y3/N230/W131;1;X2Y1/B3;X2Y1/B3/N232;1;X3Y3/Q3;;1;X3Y3/B3;X3Y3/B3/Q3;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:23.11-23.22",
            "hdlname": "test clk_counter"
          }
        },
        "test.clk_counter_DFFR_Q_31_D": {
          "hide_name": 0,
          "bits": [ 7539 ] ,
          "attributes": {
            "ROUTING": "X3Y3/F3;;1;X3Y3/XD3;X3Y3/XD3/F3;1"
          }
        },
        "test.clk_counter_DFFR_Q_31_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7537 ] ,
          "attributes": {
            "ROUTING": "X3Y3/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter[3]": {
          "hide_name": 0,
          "bits": [ 7535 ] ,
          "attributes": {
            "ROUTING": "X2Y3/E130;X2Y3/E130/Q2;1;X3Y3/B4;X3Y3/B4/E131;1;X2Y2/E230;X2Y2/E230/N131;1;X3Y2/B4;X3Y2/B4/E231;1;X2Y3/Q2;;1;X2Y3/N130;X2Y3/N130/Q2;1;X2Y2/N270;X2Y2/N270/N131;1;X2Y1/B4;X2Y1/B4/N271;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:23.11-23.22",
            "hdlname": "test clk_counter"
          }
        },
        "test.clk_counter_DFFR_Q_30_D": {
          "hide_name": 0,
          "bits": [ 7534 ] ,
          "attributes": {
            "ROUTING": "X3Y3/F4;;1;X3Y3/W240;X3Y3/W240/F4;1;X2Y3/C2;X2Y3/C2/W241;1;X2Y3/XD2;X2Y3/XD2/C2;1"
          }
        },
        "test.clk_counter[30]": {
          "hide_name": 0,
          "bits": [ 7532 ] ,
          "attributes": {
            "ROUTING": "X8Y3/N210;X8Y3/N210/Q1;1;X8Y2/B1;X8Y2/B1/N211;1;X8Y3/B1;X8Y3/B1/Q1;1;X8Y3/Q1;;1;X8Y3/SN10;X8Y3/SN10/Q1;1;X8Y2/W210;X8Y2/W210/N111;1;X7Y2/N210;X7Y2/N210/W211;1;X7Y1/B1;X7Y1/B1/N211;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:23.11-23.22",
            "hdlname": "test clk_counter"
          }
        },
        "test.clk_counter_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7531 ] ,
          "attributes": {
            "ROUTING": "X8Y3/F1;;1;X8Y3/XD1;X8Y3/XD1/F1;1"
          }
        },
        "test.clk_counter_DFFR_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7529 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter_DFFR_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7528 ] ,
          "attributes": {
            "ROUTING": "X8Y3/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7526 ] ,
          "attributes": {
            "ROUTING": "X3Y3/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter[4]": {
          "hide_name": 0,
          "bits": [ 7524 ] ,
          "attributes": {
            "ROUTING": "X3Y2/N800;X3Y2/N800/N101;1;X3Y1/W200;X3Y1/W200/S804;1;X2Y1/X01;X2Y1/X01/W201;1;X2Y1/B5;X2Y1/B5/X01;1;X3Y3/W100;X3Y3/W100/Q5;1;X3Y3/B5;X3Y3/B5/W100;1;X3Y3/Q5;;1;X3Y3/N100;X3Y3/N100/Q5;1;X3Y2/B5;X3Y2/B5/N101;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:23.11-23.22",
            "hdlname": "test clk_counter"
          }
        },
        "test.clk_counter_DFFR_Q_29_D": {
          "hide_name": 0,
          "bits": [ 7523 ] ,
          "attributes": {
            "ROUTING": "X3Y3/F5;;1;X3Y3/XD5;X3Y3/XD5/F5;1"
          }
        },
        "test.clk_counter_DFFR_Q_29_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7521 ] ,
          "attributes": {
            "ROUTING": "X4Y3/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter[5]": {
          "hide_name": 0,
          "bits": [ 7519 ] ,
          "attributes": {
            "ROUTING": "X3Y2/N250;X3Y2/N250/W251;1;X3Y1/W250;X3Y1/W250/N251;1;X3Y1/B0;X3Y1/B0/W250;1;X4Y3/S100;X4Y3/S100/Q0;1;X4Y3/B0;X4Y3/B0/S100;1;X4Y3/Q0;;1;X4Y3/SN10;X4Y3/SN10/Q0;1;X4Y2/W250;X4Y2/W250/N111;1;X4Y2/B0;X4Y2/B0/W250;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:23.11-23.22",
            "hdlname": "test clk_counter"
          }
        },
        "test.clk_counter_DFFR_Q_28_D": {
          "hide_name": 0,
          "bits": [ 7518 ] ,
          "attributes": {
            "ROUTING": "X4Y3/F0;;1;X4Y3/XD0;X4Y3/XD0/F0;1"
          }
        },
        "test.clk_counter_DFFR_Q_28_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7516 ] ,
          "attributes": {
            "ROUTING": "X4Y3/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter[6]": {
          "hide_name": 0,
          "bits": [ 7514 ] ,
          "attributes": {
            "ROUTING": "X4Y2/N230;X4Y2/N230/N131;1;X4Y1/W230;X4Y1/W230/N231;1;X3Y1/B7;X3Y1/B7/W231;1;X4Y3/N130;X4Y3/N130/Q1;1;X4Y2/B1;X4Y2/B1/N131;1;X4Y3/B1;X4Y3/B1/Q1;1;X4Y3/Q1;;1;X4Y3/EW20;X4Y3/EW20/Q1;1;X3Y3/N220;X3Y3/N220/W121;1;X3Y1/X05;X3Y1/X05/N222;1;X3Y1/B1;X3Y1/B1/X05;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:23.11-23.22",
            "hdlname": "test clk_counter"
          }
        },
        "test.clk_counter_DFFR_Q_27_D": {
          "hide_name": 0,
          "bits": [ 7513 ] ,
          "attributes": {
            "ROUTING": "X4Y3/F1;;1;X4Y3/XD1;X4Y3/XD1/F1;1"
          }
        },
        "test.clk_counter_DFFR_Q_27_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7511 ] ,
          "attributes": {
            "ROUTING": "X4Y3/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter[7]": {
          "hide_name": 0,
          "bits": [ 7509 ] ,
          "attributes": {
            "ROUTING": "X3Y2/E210;X3Y2/E210/N211;1;X4Y2/B2;X4Y2/B2/E211;1;X3Y1/A7;X3Y1/A7/N212;1;X4Y3/EW10;X4Y3/EW10/Q2;1;X3Y3/N210;X3Y3/N210/W111;1;X3Y1/B2;X3Y1/B2/N212;1;X4Y3/Q2;;1;X4Y3/X01;X4Y3/X01/Q2;1;X4Y3/B2;X4Y3/B2/X01;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:23.11-23.22",
            "hdlname": "test clk_counter"
          }
        },
        "test.clk_counter_DFFR_Q_26_D": {
          "hide_name": 0,
          "bits": [ 7508 ] ,
          "attributes": {
            "ROUTING": "X4Y3/F2;;1;X4Y3/XD2;X4Y3/XD2/F2;1"
          }
        },
        "test.clk_counter_DFFR_Q_26_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7506 ] ,
          "attributes": {
            "ROUTING": "X4Y3/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter[8]": {
          "hide_name": 0,
          "bits": [ 7504 ] ,
          "attributes": {
            "ROUTING": "X4Y2/W230;X4Y2/W230/N231;1;X3Y2/N230;X3Y2/N230/W231;1;X3Y1/B3;X3Y1/B3/N231;1;X4Y1/X04;X4Y1/X04/N232;1;X4Y1/D6;X4Y1/D6/X04;1;X4Y3/B3;X4Y3/B3/Q3;1;X4Y3/Q3;;1;X4Y3/N230;X4Y3/N230/Q3;1;X4Y2/B3;X4Y2/B3/N231;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:23.11-23.22",
            "hdlname": "test clk_counter"
          }
        },
        "test.clk_counter_DFFR_Q_25_D": {
          "hide_name": 0,
          "bits": [ 7503 ] ,
          "attributes": {
            "ROUTING": "X4Y3/F3;;1;X4Y3/XD3;X4Y3/XD3/F3;1"
          }
        },
        "test.clk_counter_DFFR_Q_25_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7501 ] ,
          "attributes": {
            "ROUTING": "X4Y3/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter[9]": {
          "hide_name": 0,
          "bits": [ 7499 ] ,
          "attributes": {
            "ROUTING": "X4Y3/B4;X4Y3/B4/N240;1;X4Y2/X03;X4Y2/X03/N241;1;X4Y2/B4;X4Y2/B4/X03;1;X4Y3/N240;X4Y3/N240/Q4;1;X4Y1/X05;X4Y1/X05/N242;1;X4Y1/C6;X4Y1/C6/X05;1;X4Y3/Q4;;1;X4Y3/W820;X4Y3/W820/Q4;1;X3Y3/N270;X3Y3/N270/E828;1;X3Y1/B4;X3Y1/B4/N272;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:23.11-23.22",
            "hdlname": "test clk_counter"
          }
        },
        "test.clk_counter_DFFR_Q_24_D": {
          "hide_name": 0,
          "bits": [ 7498 ] ,
          "attributes": {
            "ROUTING": "X4Y3/F4;;1;X4Y3/XD4;X4Y3/XD4/F4;1"
          }
        },
        "test.clk_counter_DFFR_Q_24_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7496 ] ,
          "attributes": {
            "ROUTING": "X4Y3/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter[10]": {
          "hide_name": 0,
          "bits": [ 7494 ] ,
          "attributes": {
            "ROUTING": "X4Y3/N250;X4Y3/N250/Q5;1;X4Y1/B6;X4Y1/B6/N252;1;X4Y3/N100;X4Y3/N100/Q5;1;X4Y2/B5;X4Y2/B5/N101;1;X3Y3/N240;X3Y3/N240/W101;1;X3Y1/X03;X3Y1/X03/N242;1;X3Y1/B5;X3Y1/B5/X03;1;X4Y3/Q5;;1;X4Y3/W100;X4Y3/W100/Q5;1;X4Y3/B5;X4Y3/B5/W100;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:23.11-23.22",
            "hdlname": "test clk_counter"
          }
        },
        "test.clk_counter_DFFR_Q_23_D": {
          "hide_name": 0,
          "bits": [ 7493 ] ,
          "attributes": {
            "ROUTING": "X4Y3/F5;;1;X4Y3/XD5;X4Y3/XD5/F5;1"
          }
        },
        "test.clk_counter_DFFR_Q_23_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7491 ] ,
          "attributes": {
            "ROUTING": "X5Y3/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter[11]": {
          "hide_name": 0,
          "bits": [ 7489 ] ,
          "attributes": {
            "ROUTING": "X5Y1/W260;X5Y1/W260/S834;1;X4Y1/X07;X4Y1/X07/W261;1;X4Y1/B0;X4Y1/B0/X07;1;X5Y2/N830;X5Y2/N830/N131;1;X5Y1/W250;X5Y1/W250/S834;1;X4Y1/A6;X4Y1/A6/W251;1;X5Y3/S100;X5Y3/S100/Q0;1;X5Y3/B0;X5Y3/B0/S100;1;X5Y3/Q0;;1;X5Y3/N130;X5Y3/N130/Q0;1;X5Y2/B0;X5Y2/B0/N131;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:23.11-23.22",
            "hdlname": "test clk_counter"
          }
        },
        "test.clk_counter_DFFR_Q_22_D": {
          "hide_name": 0,
          "bits": [ 7488 ] ,
          "attributes": {
            "ROUTING": "X5Y3/F0;;1;X5Y3/XD0;X5Y3/XD0/F0;1"
          }
        },
        "test.clk_counter_DFFR_Q_22_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7486 ] ,
          "attributes": {
            "ROUTING": "X5Y3/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter[12]": {
          "hide_name": 0,
          "bits": [ 7484 ] ,
          "attributes": {
            "ROUTING": "X5Y3/B1;X5Y3/B1/Q1;1;X5Y1/W210;X5Y1/W210/N212;1;X4Y1/B1;X4Y1/B1/W211;1;X5Y3/Q1;;1;X5Y3/N210;X5Y3/N210/Q1;1;X5Y2/B1;X5Y2/B1/N211;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:23.11-23.22",
            "hdlname": "test clk_counter"
          }
        },
        "test.clk_counter_DFFR_Q_21_D": {
          "hide_name": 0,
          "bits": [ 7483 ] ,
          "attributes": {
            "ROUTING": "X5Y3/F1;;1;X5Y3/XD1;X5Y3/XD1/F1;1"
          }
        },
        "test.clk_counter_DFFR_Q_21_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7481 ] ,
          "attributes": {
            "ROUTING": "X5Y3/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter[13]": {
          "hide_name": 0,
          "bits": [ 7479 ] ,
          "attributes": {
            "ROUTING": "X5Y3/X01;X5Y3/X01/Q2;1;X5Y3/B2;X5Y3/B2/X01;1;X4Y2/N240;X4Y2/N240/W241;1;X4Y1/W240;X4Y1/W240/N241;1;X4Y1/B2;X4Y1/B2/W240;1;X5Y3/Q2;;1;X5Y3/N100;X5Y3/N100/Q2;1;X5Y2/W240;X5Y2/W240/N101;1;X5Y2/B2;X5Y2/B2/W240;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:23.11-23.22",
            "hdlname": "test clk_counter"
          }
        },
        "test.clk_counter_DFFR_Q_20_D": {
          "hide_name": 0,
          "bits": [ 7478 ] ,
          "attributes": {
            "ROUTING": "X5Y3/F2;;1;X5Y3/XD2;X5Y3/XD2/F2;1"
          }
        },
        "test.clk_counter[31]": {
          "hide_name": 0,
          "bits": [ 7476 ] ,
          "attributes": {
            "ROUTING": "X8Y3/N130;X8Y3/N130/Q2;1;X8Y2/B2;X8Y2/B2/N131;1;X8Y3/X01;X8Y3/X01/Q2;1;X8Y3/B2;X8Y3/B2/X01;1;X8Y3/Q2;;1;X8Y3/W130;X8Y3/W130/Q2;1;X7Y3/N270;X7Y3/N270/W131;1;X7Y1/X04;X7Y1/X04/N272;1;X7Y1/B2;X7Y1/B2/X04;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:23.11-23.22",
            "hdlname": "test clk_counter"
          }
        },
        "test.clk_counter_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7475 ] ,
          "attributes": {
            "ROUTING": "X8Y3/F2;;1;X8Y3/XD2;X8Y3/XD2/F2;1"
          }
        },
        "test.clk_counter_DFFR_Q_20_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7472 ] ,
          "attributes": {
            "ROUTING": "X5Y3/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter[14]": {
          "hide_name": 0,
          "bits": [ 7470 ] ,
          "attributes": {
            "ROUTING": "X5Y1/E230;X5Y1/E230/N232;1;X6Y1/B7;X6Y1/B7/E231;1;X5Y3/N230;X5Y3/N230/Q3;1;X5Y2/B3;X5Y2/B3/N231;1;X5Y3/B3;X5Y3/B3/Q3;1;X5Y3/Q3;;1;X5Y1/W230;X5Y1/W230/N232;1;X4Y1/B3;X4Y1/B3/W231;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:23.11-23.22",
            "hdlname": "test clk_counter"
          }
        },
        "test.clk_counter_DFFR_Q_19_D": {
          "hide_name": 0,
          "bits": [ 7469 ] ,
          "attributes": {
            "ROUTING": "X5Y3/F3;;1;X5Y3/XD3;X5Y3/XD3/F3;1"
          }
        },
        "test.clk_counter_DFFR_Q_19_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7467 ] ,
          "attributes": {
            "ROUTING": "X5Y3/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter[15]": {
          "hide_name": 0,
          "bits": [ 7465 ] ,
          "attributes": {
            "ROUTING": "X5Y3/E130;X5Y3/E130/Q4;1;X6Y3/N230;X6Y3/N230/E131;1;X6Y1/A7;X6Y1/A7/N232;1;X4Y3/N200;X4Y3/N200/W101;1;X4Y1/X01;X4Y1/X01/N202;1;X4Y1/B4;X4Y1/B4/X01;1;X5Y3/W130;X5Y3/W130/Q4;1;X5Y3/N270;X5Y3/N270/W130;1;X5Y2/B4;X5Y2/B4/N271;1;X5Y3/Q4;;1;X5Y3/W100;X5Y3/W100/Q4;1;X5Y3/B4;X5Y3/B4/W100;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:23.11-23.22",
            "hdlname": "test clk_counter"
          }
        },
        "test.clk_counter_DFFR_Q_18_D": {
          "hide_name": 0,
          "bits": [ 7464 ] ,
          "attributes": {
            "ROUTING": "X5Y3/F4;;1;X5Y3/XD4;X5Y3/XD4/F4;1"
          }
        },
        "test.clk_counter_DFFR_Q_18_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7462 ] ,
          "attributes": {
            "ROUTING": "X5Y3/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter[16]": {
          "hide_name": 0,
          "bits": [ 7460 ] ,
          "attributes": {
            "ROUTING": "X5Y2/W250;X5Y2/W250/N111;1;X4Y2/N250;X4Y2/N250/W251;1;X4Y1/B5;X4Y1/B5/N251;1;X5Y2/B5;X5Y2/B5/E250;1;X5Y2/E250;X5Y2/E250/N111;1;X5Y3/SN10;X5Y3/SN10/Q5;1;X5Y3/Q5;;1;X5Y3/E250;X5Y3/E250/Q5;1;X5Y3/B5;X5Y3/B5/E250;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:23.11-23.22",
            "hdlname": "test clk_counter"
          }
        },
        "test.clk_counter_DFFR_Q_17_D": {
          "hide_name": 0,
          "bits": [ 7459 ] ,
          "attributes": {
            "ROUTING": "X5Y3/F5;;1;X5Y3/XD5;X5Y3/XD5/F5;1"
          }
        },
        "test.clk_counter_DFFR_Q_17_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7457 ] ,
          "attributes": {
            "ROUTING": "X6Y3/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter[17]": {
          "hide_name": 0,
          "bits": [ 7455 ] ,
          "attributes": {
            "ROUTING": "X6Y3/X05;X6Y3/X05/Q0;1;X6Y3/B0;X6Y3/B0/X05;1;X6Y3/E130;X6Y3/E130/Q0;1;X6Y3/N260;X6Y3/N260/E130;1;X6Y2/X05;X6Y2/X05/N261;1;X6Y2/B0;X6Y2/B0/X05;1;X5Y1/B0;X5Y1/B0/X07;1;X6Y3/Q0;;1;X6Y3/EW20;X6Y3/EW20/Q0;1;X5Y3/N260;X5Y3/N260/W121;1;X5Y1/X07;X5Y1/X07/N262;1;X5Y1/B6;X5Y1/B6/X07;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:23.11-23.22",
            "hdlname": "test clk_counter"
          }
        },
        "test.clk_counter_DFFR_Q_16_D": {
          "hide_name": 0,
          "bits": [ 7454 ] ,
          "attributes": {
            "ROUTING": "X6Y3/F0;;1;X6Y3/XD0;X6Y3/XD0/F0;1"
          }
        },
        "test.clk_counter_DFFR_Q_16_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7452 ] ,
          "attributes": {
            "ROUTING": "X6Y3/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter[18]": {
          "hide_name": 0,
          "bits": [ 7450 ] ,
          "attributes": {
            "ROUTING": "X6Y1/W210;X6Y1/W210/N212;1;X5Y1/B1;X5Y1/B1/W211;1;X6Y3/N210;X6Y3/N210/Q1;1;X6Y2/B1;X6Y2/B1/N211;1;X6Y3/Q1;;1;X6Y3/B1;X6Y3/B1/Q1;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:23.11-23.22",
            "hdlname": "test clk_counter"
          }
        },
        "test.clk_counter_DFFR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 7449 ] ,
          "attributes": {
            "ROUTING": "X6Y3/F1;;1;X6Y3/XD1;X6Y3/XD1/F1;1"
          }
        },
        "test.clk_counter_DFFR_Q_15_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7447 ] ,
          "attributes": {
            "ROUTING": "X6Y3/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter[19]": {
          "hide_name": 0,
          "bits": [ 7445 ] ,
          "attributes": {
            "ROUTING": "X5Y1/A6;X5Y1/A6/X01;1;X6Y3/N130;X6Y3/N130/Q2;1;X6Y2/B2;X6Y2/B2/N131;1;X6Y3/X01;X6Y3/X01/Q2;1;X6Y3/B2;X6Y3/B2/X01;1;X6Y3/Q2;;1;X6Y3/N220;X6Y3/N220/Q2;1;X6Y1/W220;X6Y1/W220/N222;1;X5Y1/X01;X5Y1/X01/W221;1;X5Y1/B2;X5Y1/B2/X01;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:23.11-23.22",
            "hdlname": "test clk_counter"
          }
        },
        "test.clk_counter_DFFR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 7444 ] ,
          "attributes": {
            "ROUTING": "X6Y3/F2;;1;X6Y3/XD2;X6Y3/XD2/F2;1"
          }
        },
        "test.clk_counter_DFFR_Q_14_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7442 ] ,
          "attributes": {
            "ROUTING": "X6Y3/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter[20]": {
          "hide_name": 0,
          "bits": [ 7440 ] ,
          "attributes": {
            "ROUTING": "X6Y4/N130;X6Y4/N130/Q2;1;X6Y3/B3;X6Y3/B3/N131;1;X6Y2/N230;X6Y2/N230/N222;1;X6Y1/W230;X6Y1/W230/N231;1;X5Y1/B3;X5Y1/B3/W231;1;X6Y4/Q2;;1;X6Y4/N220;X6Y4/N220/Q2;1;X6Y2/X03;X6Y2/X03/N222;1;X6Y2/B3;X6Y2/B3/X03;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:23.11-23.22",
            "hdlname": "test clk_counter"
          }
        },
        "test.clk_counter_DFFR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 7439 ] ,
          "attributes": {
            "ROUTING": "X6Y3/F3;;1;X6Y3/S130;X6Y3/S130/F3;1;X6Y4/A2;X6Y4/A2/S131;1;X6Y4/XD2;X6Y4/XD2/A2;1"
          }
        },
        "test.clk_counter_DFFR_Q_13_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7437 ] ,
          "attributes": {
            "ROUTING": "X6Y3/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter[21]": {
          "hide_name": 0,
          "bits": [ 7435 ] ,
          "attributes": {
            "ROUTING": "X5Y3/N240;X5Y3/N240/W101;1;X5Y1/X03;X5Y1/X03/N242;1;X5Y1/B4;X5Y1/B4/X03;1;X6Y2/N250;X6Y2/N250/N111;1;X6Y1/B6;X6Y1/B6/N251;1;X6Y3/W100;X6Y3/W100/Q4;1;X6Y3/B4;X6Y3/B4/W100;1;X6Y3/Q4;;1;X6Y3/SN10;X6Y3/SN10/Q4;1;X6Y2/E250;X6Y2/E250/N111;1;X6Y2/B4;X6Y2/B4/E250;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:23.11-23.22",
            "hdlname": "test clk_counter"
          }
        },
        "test.clk_counter_DFFR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 7434 ] ,
          "attributes": {
            "ROUTING": "X6Y3/F4;;1;X6Y3/XD4;X6Y3/XD4/F4;1"
          }
        },
        "test.clk_counter_DFFR_Q_12_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7432 ] ,
          "attributes": {
            "ROUTING": "X6Y3/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter[22]": {
          "hide_name": 0,
          "bits": [ 7430 ] ,
          "attributes": {
            "ROUTING": "X6Y3/E250;X6Y3/E250/Q5;1;X6Y3/B5;X6Y3/B5/E250;1;X6Y1/W250;X6Y1/W250/N252;1;X5Y1/X08;X5Y1/X08/W251;1;X5Y1/B5;X5Y1/B5/X08;1;X6Y3/N250;X6Y3/N250/Q5;1;X6Y1/X06;X6Y1/X06/N252;1;X6Y1/A6;X6Y1/A6/X06;1;X6Y3/Q5;;1;X6Y3/N100;X6Y3/N100/Q5;1;X6Y2/B5;X6Y2/B5/N101;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:23.11-23.22",
            "hdlname": "test clk_counter"
          }
        },
        "test.clk_counter_DFFR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 7429 ] ,
          "attributes": {
            "ROUTING": "X6Y3/F5;;1;X6Y3/XD5;X6Y3/XD5/F5;1"
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "bits": [ 7839 ] ,
          "attributes": {
            "ROUTING": "X5Y2/D2;X5Y2/D2/S270;1;X4Y3/A0;X4Y3/A0/E210;1;X5Y3/A4;X5Y3/A4/W210;1;X6Y1/D0;X6Y1/D0/S260;1;X6Y1/A5;X6Y1/A5/E271;1;X7Y2/D2;X7Y2/D2/S270;1;X3Y2/A1;X3Y2/A1/S271;1;X6Y3/A3;X6Y3/A3/S271;1;X3Y2/D4;X3Y2/D4/W270;1;X8Y3/A0;X8Y3/A0/E210;1;X7Y3/A3;X7Y3/A3/N210;1;X4Y2/D4;X4Y2/D4/W270;1;X3Y1/D5;X3Y1/D5/W270;1;X2Y1/A2;X2Y1/A2/N210;1;X7Y2/A2;X7Y2/A2/S271;1;X4Y1/D0;X4Y1/D0/E270;1;X4Y2/A2;X4Y2/A2/N210;1;X10Y1/A2;X10Y1/A2/N210;1;X6Y1/A4;X6Y1/A4/N211;1;X2Y1/D2;X2Y1/D2/S270;1;X11Y1/A0;X11Y1/A0/E210;1;X7Y2/D1;X7Y2/D1/E270;1;X3Y2/A4;X3Y2/A4/W210;1;X4Y1/W210;X4Y1/W210/VSS;1;X4Y1/A5;X4Y1/A5/W210;1;X5Y1/D4;X5Y1/D4/W270;1;X8Y2/A1;X8Y2/A1/E210;1;X7Y2/A3;X7Y2/A3/S271;1;X5Y1/D2;X5Y1/D2/S270;1;X4Y1/D4;X4Y1/D4/W270;1;X5Y2/D4;X5Y2/D4/W270;1;X2Y1/S270;X2Y1/S270/VSS;1;X2Y1/D3;X2Y1/D3/S270;1;X3Y2/W210;X3Y2/W210/VSS;1;X3Y2/A5;X3Y2/A5/W210;1;X6Y2/D2;X6Y2/D2/S270;1;X2Y1/N210;X2Y1/N210/VSS;1;X2Y1/A3;X2Y1/A3/N210;1;X5Y1/E210;X5Y1/E210/VSS;1;X5Y1/A1;X5Y1/A1/E210;1;X3Y2/A2;X3Y2/A2/N210;1;X6Y3/A1;X6Y3/A1/E210;1;X6Y0/N230;X6Y0/N230/VSS;1;X6Y1/S260;X6Y1/S260/S232;1;X6Y1/D1;X6Y1/D1/S260;1;X4Y3/A4;X4Y3/A4/W210;1;X11Y1/E210;X11Y1/E210/VSS;1;X11Y1/A1;X11Y1/A1/E210;1;X3Y3/A2;X3Y3/A2/E271;1;X7Y3/E270;X7Y3/E270/VSS;1;X8Y3/A2;X8Y3/A2/E271;1;X7Y2/D4;X7Y2/D4/W270;1;X2Y1/D4;X2Y1/D4/W270;1;X7Y1/A1;X7Y1/A1/E210;1;X6Y1/A2;X6Y1/A2/N210;1;X4Y1/N210;X4Y1/N210/VSS;1;X4Y1/A2;X4Y1/A2/N210;1;X7Y2/E270;X7Y2/E270/VSS;1;X7Y2/D0;X7Y2/D0/E270;1;X6Y3/E210;X6Y3/E210/VSS;1;X6Y3/A0;X6Y3/A0/E210;1;X4Y3/A3;X4Y3/A3/N210;1;X3Y3/A4;X3Y3/A4/W210;1;X7Y1/E210;X7Y1/E210/VSS;1;X7Y1/A0;X7Y1/A0/E210;1;X10Y1/N210;X10Y1/N210/VSS;1;X10Y1/A3;X10Y1/A3/N210;1;X7Y2/E210;X7Y2/E210/VSS;1;X7Y2/A1;X7Y2/A1/E210;1;X8Y3/N230;X8Y3/N230/VSS;1;X8Y2/X08;X8Y2/X08/N231;1;X8Y2/D2;X8Y2/D2/X08;1;X7Y2/S270;X7Y2/S270/VSS;1;X7Y2/D3;X7Y2/D3/S270;1;X2Y1/E270;X2Y1/E270/VSS;1;X2Y1/D1;X2Y1/D1/E270;1;X6Y1/W270;X6Y1/W270/VSS;1;X6Y1/D4;X6Y1/D4/W270;1;X4Y3/W210;X4Y3/W210/VSS;1;X4Y3/A5;X4Y3/A5/W210;1;X5Y3/A2;X5Y3/A2/S271;1;X6Y3/A4;X6Y3/A4/W210;1;X6Y1/A1;X6Y1/A1/E210;1;X5Y3/W210;X5Y3/W210/VSS;1;X5Y3/A5;X5Y3/A5/W210;1;X7Y2/W270;X7Y2/W270/VSS;1;X7Y2/D5;X7Y2/D5/W270;1;X5Y2/D1;X5Y2/D1/E270;1;X8Y3/E210;X8Y3/E210/VSS;1;X8Y3/A1;X8Y3/A1/E210;1;X7Y1/S270;X7Y1/S270/VSS;1;X7Y1/D2;X7Y1/D2/S270;1;X5Y2/W270;X5Y2/W270/VSS;1;X5Y2/D5;X5Y2/D5/W270;1;X5Y1/W270;X5Y1/W270/VSS;1;X5Y1/D5;X5Y1/D5/W270;1;X2Y1/A5;X2Y1/A5/W210;1;X2Y1/E210;X2Y1/E210/VSS;1;X2Y1/A1;X2Y1/A1/E210;1;X3Y3/W210;X3Y3/W210/VSS;1;X3Y3/A5;X3Y3/A5/W210;1;X3Y1/D0;X3Y1/D0/E270;1;X10Y1/A5;X10Y1/A5/W210;1;X7Y3/A1;X7Y3/A1/E210;1;X4Y2/W270;X4Y2/W270/VSS;1;X4Y2/D5;X4Y2/D5/W270;1;X2Y1/W270;X2Y1/W270/VSS;1;X2Y1/D5;X2Y1/D5/W270;1;X6Y2/W210;X6Y2/W210/VSS;1;X6Y2/A4;X6Y2/A4/W210;1;X5Y1/N210;X5Y1/N210/VSS;1;X5Y1/A3;X5Y1/A3/N210;1;X5Y1/S270;X5Y1/S270/VSS;1;X5Y1/D3;X5Y1/D3/S270;1;X6Y1/N210;X6Y1/N210/VSS;1;X6Y1/A3;X6Y1/A3/N210;1;X3Y1/E210;X3Y1/E210/VSS;1;X3Y1/A0;X3Y1/A0/E210;1;X3Y2/D3;X3Y2/D3/S270;1;X6Y2/D5;X6Y2/D5/W270;1;X7Y2/A4;X7Y2/A4/W210;1;X3Y1/D2;X3Y1/D2/S270;1;X2Y1/W210;X2Y1/W210/VSS;1;X2Y1/A4;X2Y1/A4/W210;1;X6Y1/D5;X6Y1/D5/W270;1;X6Y1/D2;X6Y1/D2/S270;1;X5Y2/S270;X5Y2/S270/VSS;1;X5Y2/D3;X5Y2/D3/S270;1;X3Y2/S270;X3Y2/S270/VSS;1;X3Y2/D2;X3Y2/D2/S270;1;X8Y2/D0;X8Y2/D0/E270;1;X4Y1/W270;X4Y1/W270/VSS;1;X4Y1/D5;X4Y1/D5/W270;1;X7Y1/N210;X7Y1/N210/VSS;1;X7Y1/A2;X7Y1/A2/N210;1;X3Y1/E270;X3Y1/E270/VSS;1;X3Y1/D1;X3Y1/D1/E270;1;X3Y1/W270;X3Y1/W270/VSS;1;X3Y1/D4;X3Y1/D4/W270;1;X6Y2/S270;X6Y2/S270/VSS;1;X6Y2/D3;X6Y2/D3/S270;1;X6Y2/N210;X6Y2/N210/VSS;1;X6Y2/A3;X6Y2/A3/N210;1;X5Y3/A1;X5Y3/A1/E210;1;X5Y2/E270;X5Y2/E270/VSS;1;X5Y2/D0;X5Y2/D0/E270;1;X6Y3/W210;X6Y3/W210/VSS;1;X6Y3/A5;X6Y3/A5/W210;1;X7Y3/A4;X7Y3/A4/W210;1;X7Y3/W210;X7Y3/W210/VSS;1;X7Y3/A5;X7Y3/A5/W210;1;X6Y4/N250;X6Y4/N250/VSS;1;X6Y3/A2;X6Y3/A2/N251;1;X7Y3/N210;X7Y3/N210/VSS;1;X7Y3/A2;X7Y3/A2/N210;1;X3Y2/N210;X3Y2/N210/VSS;1;X3Y2/A3;X3Y2/A3/N210;1;X2Y3/E270;X2Y3/E270/VSS;1;X3Y3/A3;X3Y3/A3/E271;1;X4Y2/D3;X4Y2/D3/S270;1;X4Y2/S270;X4Y2/S270/VSS;1;X4Y2/D2;X4Y2/D2/S270;1;X6Y1/S270;X6Y1/S270/VSS;1;X6Y1/D3;X6Y1/D3/S270;1;X7Y1/D1;X7Y1/D1/E270;1;X4Y1/D3;X4Y1/D3/S270;1;X8Y2/E210;X8Y2/E210/VSS;1;X8Y2/A0;X8Y2/A0/E210;1;X8Y2/E270;X8Y2/E270/VSS;1;X8Y2/D1;X8Y2/D1/E270;1;X4Y2/E270;X4Y2/E270/VSS;1;X4Y2/D1;X4Y2/D1/E270;1;X4Y3/N210;X4Y3/N210/VSS;1;X4Y3/A2;X4Y3/A2/N210;1;X4Y1/E270;X4Y1/E270/VSS;1;X4Y1/D1;X4Y1/D1/E270;1;X8Y2/N210;X8Y2/N210/VSS;1;X8Y2/A2;X8Y2/A2/N210;1;X6Y2/W270;X6Y2/W270/VSS;1;X6Y2/D4;X6Y2/D4/W270;1;X6Y1/E210;X6Y1/E210/VSS;1;X6Y1/A0;X6Y1/A0/E210;1;X7Y1/E270;X7Y1/E270/VSS;1;X7Y1/D0;X7Y1/D0/E270;1;X3Y2/E270;X3Y2/E270/VSS;1;X3Y2/D1;X3Y2/D1/E270;1;X5Y1/D0;X5Y1/D0/E270;1;X4Y1/S270;X4Y1/S270/VSS;1;X4Y1/D2;X4Y1/D2/S270;1;X7Y2/W210;X7Y2/W210/VSS;1;X7Y2/A5;X7Y2/A5/W210;1;X5Y3/A3;X5Y3/A3/S271;1;X3Y1/S270;X3Y1/S270/VSS;1;X3Y1/D3;X3Y1/D3/S270;1;X6Y2/D1;X6Y2/D1/E270;1;X4Y2/D0;X4Y2/D0/E270;1;X11Y1/N210;X11Y1/N210/VSS;1;X11Y1/A2;X11Y1/A2/N210;1;X4Y1/E210;X4Y1/E210/VSS;1;X4Y1/A1;X4Y1/A1/E210;1;X7Y3/E210;X7Y3/E210/VSS;1;X7Y3/A0;X7Y3/A0/E210;1;X6Y2/E270;X6Y2/E270/VSS;1;X6Y2/D0;X6Y2/D0/E270;1;X6Y2/E210;X6Y2/E210/VSS;1;X6Y2/A0;X6Y2/A0/E210;1;X4Y3/E210;X4Y3/E210/VSS;1;X4Y3/A1;X4Y3/A1/E210;1;X10Y1/W210;X10Y1/W210/VSS;1;X10Y1/A4;X10Y1/A4/W210;1;X5Y3/E210;X5Y3/E210/VSS;1;X5Y3/A0;X5Y3/A0/E210;1;X3Y2/W270;X3Y2/W270/VSS;1;X3Y2/D5;X3Y2/D5/W270;1;X5Y1/E270;X5Y1/E270/VSS;1;X5Y1/D1;X5Y1/D1/E270;1;X0Y0/VSS;;1;X4Y2/N210;X4Y2/N210/VSS;1;X4Y2/A3;X4Y2/A3/N210;1"
          }
        },
        "test.clk_counter_DFFR_Q_10_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7419 ] ,
          "attributes": {
            "ROUTING": "X7Y3/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter_DFFR_Q_11_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7418 ] ,
          "attributes": {
            "ROUTING": "X7Y3/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.20-26.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "test.clk_counter[23]": {
          "hide_name": 0,
          "bits": [ 7416 ] ,
          "attributes": {
            "ROUTING": "X7Y3/X05;X7Y3/X05/S241;1;X7Y3/B0;X7Y3/B0/X05;1;X6Y2/N240;X6Y2/N240/N242;1;X6Y1/X05;X6Y1/X05/N241;1;X6Y1/B0;X6Y1/B0/X05;1;X6Y4/Q4;;1;X6Y4/N240;X6Y4/N240/Q4;1;X6Y2/E240;X6Y2/E240/N242;1;X7Y2/S240;X7Y2/S240/E241;1;X7Y2/B0;X7Y2/B0/S240;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:23.11-23.22",
            "hdlname": "test clk_counter"
          }
        },
        "test.clk_counter_DFFR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 7415 ] ,
          "attributes": {
            "ROUTING": "X7Y3/F0;;1;X7Y3/S130;X7Y3/S130/F0;1;X7Y4/W270;X7Y4/W270/S131;1;X6Y4/A4;X6Y4/A4/W271;1;X6Y4/XD4;X6Y4/XD4/A4;1"
          }
        },
        "test.clk_counter[0]": {
          "hide_name": 0,
          "bits": [ 7413 ] ,
          "attributes": {
            "ROUTING": "X2Y2/E240;X2Y2/E240/Q4;1;X3Y2/S240;X3Y2/S240/E241;1;X3Y2/B1;X3Y2/B1/S240;1;X2Y2/X03;X2Y2/X03/Q4;1;X2Y2/A7;X2Y2/A7/X03;1;X2Y2/SN10;X2Y2/SN10/Q4;1;X2Y3/E210;X2Y3/E210/S111;1;X3Y3/B1;X3Y3/B1/E211;1;X2Y2/Q4;;1;X2Y2/N130;X2Y2/N130/Q4;1;X2Y1/B1;X2Y1/B1/N131;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:23.11-23.22",
            "hdlname": "test clk_counter"
          }
        },
        "test.clk_counter_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7412 ] ,
          "attributes": {
            "ROUTING": "X2Y2/F7;;1;X2Y2/A4;X2Y2/A4/F7;1;X2Y2/XD4;X2Y2/XD4/A4;1"
          }
        },
        "test.clk_counter_DFFR_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT1_I0_F": {
          "hide_name": 0,
          "bits": [ 7410 ] ,
          "attributes": {
            "ROUTING": "X3Y3/W250;X3Y3/W250/W242;1;X2Y3/X08;X2Y3/X08/W251;1;X2Y3/LSR1;X2Y3/LSR1/X08;1;X2Y2/E210;X2Y2/E210/E202;1;X3Y2/LSR1;X3Y2/LSR1/E211;1;X8Y3/LSR0;X8Y3/LSR0/S271;1;X5Y2/S240;X5Y2/S240/W242;1;X5Y3/W240;X5Y3/W240/S241;1;X3Y3/X07;X3Y3/X07/W242;1;X3Y3/LSR2;X3Y3/LSR2/X07;1;X7Y3/S240;X7Y3/S240/W241;1;X7Y4/X05;X7Y4/X05/S241;1;X7Y4/LSR0;X7Y4/LSR0/X05;1;X7Y3/LSR1;X7Y3/LSR1/X07;1;X7Y3/LSR0;X7Y3/LSR0/X07;1;X4Y3/LSR1;X4Y3/LSR1/X07;1;X7Y2/W240;X7Y2/W240/W101;1;X6Y2/S240;X6Y2/S240/W241;1;X6Y4/X07;X6Y4/X07/S242;1;X6Y4/LSR2;X6Y4/LSR2/X07;1;X4Y3/LSR0;X4Y3/LSR0/X07;1;X6Y3/W240;X6Y3/W240/W242;1;X4Y3/X07;X4Y3/X07/W242;1;X4Y3/LSR2;X4Y3/LSR2/X07;1;X5Y3/LSR1;X5Y3/LSR1/X08;1;X6Y3/LSR0;X6Y3/LSR0/X07;1;X5Y3/LSR2;X5Y3/LSR2/X08;1;X8Y3/LSR1;X8Y3/LSR1/S271;1;X8Y2/S270;X8Y2/S270/F7;1;X8Y3/LSR2;X8Y3/LSR2/S271;1;X8Y2/W100;X8Y2/W100/F7;1;X7Y2/W800;X7Y2/W800/W101;1;X0Y2/E200;X0Y2/E200/E808;1;X2Y2/X05;X2Y2/X05/E202;1;X2Y2/LSR2;X2Y2/LSR2/X05;1;X5Y3/X08;X5Y3/X08/W251;1;X5Y3/LSR0;X5Y3/LSR0/X08;1;X6Y3/W250;X6Y3/W250/W242;1;X4Y3/W200;X4Y3/W200/W252;1;X3Y3/X05;X3Y3/X05/W201;1;X3Y3/LSR1;X3Y3/LSR1/X05;1;X7Y3/X07;X7Y3/X07/W241;1;X7Y3/LSR2;X7Y3/LSR2/X07;1;X6Y3/S240;X6Y3/S240/W242;1;X6Y4/X05;X6Y4/X05/S241;1;X6Y4/LSR1;X6Y4/LSR1/X05;1;X6Y3/LSR1;X6Y3/LSR1/X07;1;X8Y2/F7;;1;X8Y2/S100;X8Y2/S100/F7;1;X8Y3/W240;X8Y3/W240/S101;1;X6Y3/X07;X6Y3/X07/W242;1;X6Y3/LSR2;X6Y3/LSR2/X07;1"
          }
        },
        "test.clk_counter[1]": {
          "hide_name": 0,
          "bits": [ 7409 ] ,
          "attributes": {
            "ROUTING": "X3Y1/W210;X3Y1/W210/N111;1;X2Y1/B2;X2Y1/B2/W211;1;X3Y2/S130;X3Y2/S130/Q2;1;X3Y2/B2;X3Y2/B2/S130;1;X3Y2/Q2;;1;X3Y2/SN10;X3Y2/SN10/Q2;1;X3Y3/B2;X3Y3/B2/S111;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:23.11-23.22",
            "hdlname": "test clk_counter"
          }
        },
        "test.clk_counter_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 7408 ] ,
          "attributes": {
            "ROUTING": "X3Y2/F2;;1;X3Y2/XD2;X3Y2/XD2/F2;1"
          }
        },
        "test.clk": {
          "hide_name": 0,
          "bits": [ 7406 ] ,
          "attributes": {
            "ROUTING": "X7Y1/GBO0;X7Y1/GBO0/GT00;5;X8Y1/CLK1;X8Y1/CLK1/GB00;5;X7Y3/CLK0;X7Y3/CLK0/GB00;5;X7Y4/CLK0;X7Y4/CLK0/GB00;5;X7Y3/CLK1;X7Y3/CLK1/GB00;5;X7Y3/CLK2;X7Y3/CLK2/GB00;5;X8Y3/CLK2;X8Y3/CLK2/GB00;5;X3Y3/CLK1;X3Y3/CLK1/GB00;5;X2Y3/CLK1;X2Y3/CLK1/GB00;5;X8Y3/CLK0;X8Y3/CLK0/GB00;5;X3Y3/CLK2;X3Y3/CLK2/GB00;5;X4Y3/CLK0;X4Y3/CLK0/GB00;5;X4Y3/CLK1;X4Y3/CLK1/GB00;5;X4Y3/CLK2;X4Y3/CLK2/GB00;5;X5Y3/CLK0;X5Y3/CLK0/GB00;5;X8Y3/CLK1;X8Y3/CLK1/GB00;5;X5Y3/CLK1;X5Y3/CLK1/GB00;5;X3Y3/GBO0;X3Y3/GBO0/GT00;5;X5Y3/CLK2;X5Y3/CLK2/GB00;5;X6Y3/CLK0;X6Y3/CLK0/GB00;5;X6Y3/CLK1;X6Y3/CLK1/GB00;5;X6Y4/CLK1;X6Y4/CLK1/GB00;5;X9Y3/GB00;X7Y3/GBO0/GT00;5;X6Y3/CLK2;X6Y3/CLK2/GB00;5;X7Y7/GT00;X7Y1/GT00/SPINE8;5;X6Y4/GB00;X7Y4/GBO0/GT00;5;X6Y4/CLK2;X6Y4/CLK2/GB00;5;X2Y2/CLK2;X2Y2/CLK2/GB00;5;X11Y1/SPINE8;X26Y9/SPINE8/PCLKR1;5;X3Y3/GT00;X3Y1/GT00/SPINE8;5;X5Y2/GB00;X3Y2/GBO0/GT00;5;X3Y2/CLK1;X3Y2/CLK1/GB00;5;X27Y9/PCLKR1;;5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.18-1.21",
            "hdlname": "test clk"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 7314 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:231.18-231.21"
          }
        },
        "test.bus[0]": {
          "hide_name": 0,
          "bits": [ 7404 ] ,
          "attributes": {
            "ROUTING": "X11Y1/E220;X11Y1/E220/E222;1;X12Y1/D2;X12Y1/D2/E221;1;X12Y1/XD2;X12Y1/XD2/D2;1;X8Y1/EW20;X8Y1/EW20/Q4;1;X9Y1/E220;X9Y1/E220/E121;1;X10Y1/X05;X10Y1/X05/E221;1;X10Y1/B1;X10Y1/B1/X05;1;X8Y1/Q4;;1;X8Y1/X03;X8Y1/X03/Q4;1;X8Y1/A6;X8Y1/A6/X03;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:71.10-71.12",
            "hdlname": "test pc"
          }
        },
        "test.bus[1]": {
          "hide_name": 0,
          "bits": [ 7401 ] ,
          "attributes": {
            "ROUTING": "X10Y1/S130;X10Y1/S130/Q2;1;X10Y1/B2;X10Y1/B2/S130;1;X10Y1/Q2;;1;X10Y1/E220;X10Y1/E220/Q2;1;X11Y1/S220;X11Y1/S220/E221;1;X11Y2/D2;X11Y2/D2/S221;1;X11Y2/XD2;X11Y2/XD2/D2;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:71.10-71.12",
            "hdlname": "test pc"
          }
        },
        "test.bus[2]": {
          "hide_name": 0,
          "bits": [ 7398 ] ,
          "attributes": {
            "ROUTING": "X10Y1/EW10;X10Y1/EW10/Q3;1;X11Y1/S210;X11Y1/S210/E111;1;X11Y2/B3;X11Y2/B3/S211;1;X11Y2/XD3;X11Y2/XD3/B3;1;X10Y1/Q3;;1;X10Y1/B3;X10Y1/B3/Q3;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:71.10-71.12",
            "hdlname": "test pc"
          }
        },
        "test.bus[3]": {
          "hide_name": 0,
          "bits": [ 7395 ] ,
          "attributes": {
            "ROUTING": "X10Y1/E130;X10Y1/E130/Q4;1;X11Y1/B5;X11Y1/B5/E131;1;X11Y1/XD5;X11Y1/XD5/B5;1;X10Y1/Q4;;1;X10Y1/N240;X10Y1/N240/Q4;1;X10Y1/B4;X10Y1/B4/N240;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:71.10-71.12",
            "hdlname": "test pc"
          }
        },
        "test.bus[4]": {
          "hide_name": 0,
          "bits": [ 7392 ] ,
          "attributes": {
            "ROUTING": "X9Y1/E130;X9Y1/E130/Q2;1;X10Y1/B5;X10Y1/B5/E131;1;X9Y1/Q2;;1;X9Y1/W130;X9Y1/W130/Q2;1;X9Y1/D3;X9Y1/D3/W130;1;X9Y1/XD3;X9Y1/XD3/D3;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:71.10-71.12",
            "hdlname": "test pc"
          }
        },
        "test.bus[5]": {
          "hide_name": 0,
          "bits": [ 7389 ] ,
          "attributes": {
            "ROUTING": "X11Y1/X05;X11Y1/X05/Q0;1;X11Y1/B0;X11Y1/B0/X05;1;X11Y1/Q0;;1;X11Y1/W200;X11Y1/W200/Q0;1;X9Y1/D4;X9Y1/D4/W202;1;X9Y1/XD4;X9Y1/XD4/D4;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:71.10-71.12",
            "hdlname": "test pc"
          }
        },
        "test.bus[6]": {
          "hide_name": 0,
          "bits": [ 7386 ] ,
          "attributes": {
            "ROUTING": "X11Y1/B1;X11Y1/B1/Q1;1;X11Y1/Q1;;1;X11Y1/W100;X11Y1/W100/Q1;1;X10Y1/W240;X10Y1/W240/W101;1;X9Y1/C5;X9Y1/C5/W241;1;X9Y1/XD5;X9Y1/XD5/C5;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:71.10-71.12",
            "hdlname": "test pc"
          }
        },
        "test.bus[7]": {
          "hide_name": 0,
          "bits": [ 7382 ] ,
          "attributes": {
            "ROUTING": "X11Y1/X01;X11Y1/X01/Q2;1;X11Y1/B2;X11Y1/B2/X01;1;X11Y1/Q2;;1;X11Y1/W220;X11Y1/W220/Q2;1;X9Y1/D0;X9Y1/D0/W222;1;X9Y1/XD0;X9Y1/XD0/D0;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:71.10-71.12",
            "hdlname": "test pc"
          }
        },
        "test.cpu_clk": {
          "hide_name": 0,
          "bits": [ 7380 ] ,
          "attributes": {
            "ROUTING": "X11Y1/S230;X11Y1/S230/E231;1;X11Y2/X02;X11Y2/X02/S231;1;X11Y2/CLK1;X11Y2/CLK1/X02;1;X10Y1/CLK1;X10Y1/CLK1/X02;1;X11Y1/CLK0;X11Y1/CLK0/X02;1;X9Y1/CLK2;X9Y1/CLK2/X02;1;X12Y1/X02;X12Y1/X02/E232;1;X12Y1/CLK1;X12Y1/CLK1/X02;1;X11Y1/CLK2;X11Y1/CLK2/X02;1;X10Y1/X02;X10Y1/X02/E232;1;X10Y1/CLK2;X10Y1/CLK2/X02;1;X10Y1/E230;X10Y1/E230/E232;1;X11Y1/X02;X11Y1/X02/E231;1;X11Y1/CLK1;X11Y1/CLK1/X02;1;X9Y1/CLK0;X9Y1/CLK0/X02;1;X8Y1/E230;X8Y1/E230/Q3;1;X9Y1/X02;X9Y1/X02/E231;1;X9Y1/CLK1;X9Y1/CLK1/X02;1;X8Y1/Q3;;1;X8Y1/X02;X8Y1/X02/Q3;1;X8Y1/CLK2;X8Y1/CLK2/X02;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.16",
            "hdlname": "test cpu_clk"
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "bits": [ 7838 ] ,
          "attributes": {
            "ROUTING": "X5Y3/C5;X5Y3/C5/S220;1;X4Y1/E200;X4Y1/E200/VCC;1;X4Y1/A3;X4Y1/A3/E200;1;X4Y3/D2;X4Y3/D2/X08;1;X5Y3/D0;X5Y3/D0/X03;1;X3Y3/D1;X3Y3/D1/X03;1;X7Y3/C1;X7Y3/C1/X04;1;X4Y2/A5;X4Y2/A5/S200;1;X10Y1/C0;X10Y1/C0/X04;1;X5Y1/N200;X5Y1/N200/VCC;1;X5Y1/A0;X5Y1/A0/N200;1;X2Y1/C5;X2Y1/C5/S220;1;X5Y2/C2;X5Y2/C2/W220;1;X7Y1/C0;X7Y1/C0/N220;1;X8Y3/C1;X8Y3/C1/X04;1;X7Y3/D3;X7Y3/D3/X08;1;X5Y3/X03;X5Y3/X03/VCC;1;X5Y3/D1;X5Y3/D1/X03;1;X10Y1/C5;X10Y1/C5/X08;1;X7Y2/C4;X7Y2/C4/S220;1;X3Y3/D3;X3Y3/D3/X08;1;X11Y1/D2;X11Y1/D2/X03;1;X6Y3/D5;X6Y3/D5/X04;1;X7Y2/S220;X7Y2/S220/VCC;1;X7Y2/C5;X7Y2/C5/S220;1;X4Y2/A0;X4Y2/A0/N200;1;X6Y3/C4;X6Y3/C4/X08;1;X2Y1/C3;X2Y1/C3/X04;1;X6Y3/C2;X6Y3/C2/X04;1;X5Y1/A5;X5Y1/A5/S200;1;X6Y2/C4;X6Y2/C4/S220;1;X2Y1/C0;X2Y1/C0/X04;1;X6Y1/C3;X6Y1/C3/X04;1;X5Y3/C0;X5Y3/C0/N220;1;X4Y1/C0;X4Y1/C0/N220;1;X3Y3/X03;X3Y3/X03/VCC;1;X3Y3/A1;X3Y3/A1/X03;1;X6Y1/C4;X6Y1/C4/S220;1;X6Y3/X08;X6Y3/X08/VCC;1;X6Y3/C5;X6Y3/C5/X08;1;X5Y3/C3;X5Y3/C3/W220;1;X4Y3/D5;X4Y3/D5/N260;1;X4Y1/S200;X4Y1/S200/VCC;1;X4Y1/A4;X4Y1/A4/S200;1;X11Y1/C2;X11Y1/C2/X04;1;X4Y3/C2;X4Y3/C2/W220;1;X7Y3/X08;X7Y3/X08/VCC;1;X7Y3/D2;X7Y3/D2/X08;1;X3Y1/A3;X3Y1/A3/X07;1;X6Y3/C3;X6Y3/C3/X04;1;X4Y3/C5;X4Y3/C5/X08;1;X5Y3/W220;X5Y3/W220/VCC;1;X5Y3/C2;X5Y3/C2/W220;1;X3Y2/C5;X3Y2/C5/X08;1;X7Y2/C1;X7Y2/C1/N220;1;X6Y3/C1;X6Y3/C1/X04;1;X10Y1/C3;X10Y1/C3/W220;1;X3Y1/C3;X3Y1/C3/X04;1;X7Y3/C5;X7Y3/C5/S220;1;X7Y1/N220;X7Y1/N220/VCC;1;X7Y1/C1;X7Y1/C1/N220;1;X10Y1/D1;X10Y1/D1/X08;1;X5Y1/S200;X5Y1/S200/VCC;1;X5Y1/A4;X5Y1/A4/S200;1;X2Y1/S220;X2Y1/S220/VCC;1;X2Y1/C4;X2Y1/C4/S220;1;X5Y2/A1;X5Y2/A1/X03;1;X11Y1/D1;X11Y1/D1/X03;1;X4Y2/C4;X4Y2/C4/X08;1;X6Y2/C1;X6Y2/C1/X04;1;X3Y2/C0;X3Y2/C0/N220;1;X6Y1/S220;X6Y1/S220/VCC;1;X6Y1/C5;X6Y1/C5/S220;1;X8Y3/D0;X8Y3/D0/E270;1;X3Y3/C2;X3Y3/C2/X04;1;X3Y1/C5;X3Y1/C5/S220;1;X10Y1/X04;X10Y1/X04/VCC;1;X10Y1/C1;X10Y1/C1/X04;1;X4Y1/C2;X4Y1/C2/W220;1;X3Y1/A4;X3Y1/A4/X07;1;X3Y3/C4;X3Y3/C4/X08;1;X7Y1/C2;X7Y1/C2/W220;1;X3Y3/C0;X3Y3/C0/X04;1;X6Y1/C0;X6Y1/C0/X04;1;X5Y2/C1;X5Y2/C1/N220;1;X8Y3/C0;X8Y3/C0/X04;1;X5Y2/A5;X5Y2/A5/X07;1;X4Y2/N200;X4Y2/N200/VCC;1;X4Y2/A1;X4Y2/A1/N200;1;X3Y3/C3;X3Y3/C3/X04;1;X3Y1/A2;X3Y1/A2/X07;1;X5Y1/C2;X5Y1/C2/X04;1;X2Y1/C2;X2Y1/C2/X04;1;X10Y1/D4;X10Y1/D4/X07;1;X3Y1/C0;X3Y1/C0/X04;1;X7Y3/S220;X7Y3/S220/VCC;1;X7Y3/C4;X7Y3/C4/S220;1;X5Y2/X07;X5Y2/X07/VCC;1;X5Y2/A4;X5Y2/A4/X07;1;X6Y3/N270;X6Y3/N270/VCC;1;X6Y2/A1;X6Y2/A1/N271;1;X6Y2/S220;X6Y2/S220/VCC;1;X6Y2/C5;X6Y2/C5/S220;1;X3Y2/N220;X3Y2/N220/VCC;1;X3Y2/C1;X3Y2/C1/N220;1;X5Y3/S220;X5Y3/S220/VCC;1;X5Y3/C4;X5Y3/C4/S220;1;X3Y1/C1;X3Y1/C1/X04;1;X2Y1/X04;X2Y1/X04/VCC;1;X2Y1/C1;X2Y1/C1/X04;1;X5Y1/E200;X5Y1/E200/VCC;1;X5Y1/A2;X5Y1/A2/E200;1;X7Y3/C3;X7Y3/C3/X04;1;X7Y2/N200;X7Y2/N200/VCC;1;X7Y2/A0;X7Y2/A0/N200;1;X8Y3/E270;X8Y3/E270/VCC;1;X8Y3/D1;X8Y3/D1/E270;1;X7Y3/D4;X7Y3/D4/X04;1;X7Y1/W220;X7Y1/W220/VCC;1;X7Y1/C3;X7Y1/C3/W220;1;X8Y2/C2;X8Y2/C2/X04;1;X7Y3/C2;X7Y3/C2/X04;1;X6Y3/D1;X6Y3/D1/S260;1;X7Y3/D5;X7Y3/D5/X04;1;X4Y1/C4;X4Y1/C4/X08;1;X5Y3/D4;X5Y3/D4/W270;1;X5Y2/A3;X5Y2/A3/E200;1;X6Y2/A5;X6Y2/A5/X07;1;X6Y2/X07;X6Y2/X07/VCC;1;X6Y2/A2;X6Y2/A2/X07;1;X4Y2/C3;X4Y2/C3/W220;1;X6Y1/C2;X6Y1/C2/X04;1;X4Y2/S200;X4Y2/S200/VCC;1;X4Y2/A4;X4Y2/A4/S200;1;X3Y1/N200;X3Y1/N200/VCC;1;X3Y1/A1;X3Y1/A1/N200;1;X10Y1/D3;X10Y1/D3/X08;1;X3Y3/C5;X3Y3/C5/X08;1;X5Y3/W270;X5Y3/W270/VCC;1;X5Y3/D5;X5Y3/D5/W270;1;X3Y3/X08;X3Y3/X08/VCC;1;X3Y3/D2;X3Y3/D2/X08;1;X4Y2/X08;X4Y2/X08/VCC;1;X4Y2/C5;X4Y2/C5/X08;1;X5Y3/D3;X5Y3/D3/E260;1;X8Y3/E260;X8Y3/E260/VCC;1;X8Y3/D2;X8Y3/D2/E260;1;X3Y3/X04;X3Y3/X04/VCC;1;X3Y3/C1;X3Y3/C1/X04;1;X4Y2/C0;X4Y2/C0/N220;1;X5Y2/N220;X5Y2/N220/VCC;1;X5Y2/C0;X5Y2/C0/N220;1;X5Y3/E260;X5Y3/E260/VCC;1;X5Y3/D2;X5Y3/D2/E260;1;X5Y2/W220;X5Y2/W220/VCC;1;X5Y2/C3;X5Y2/C3/W220;1;X10Y1/A1;X10Y1/A1/X03;1;X4Y3/D3;X4Y3/D3/X08;1;X4Y2/W220;X4Y2/W220/VCC;1;X4Y2/C2;X4Y2/C2/W220;1;X3Y1/S220;X3Y1/S220/VCC;1;X3Y1/C4;X3Y1/C4/S220;1;X10Y1/X07;X10Y1/X07/VCC;1;X10Y1/D5;X10Y1/D5/X07;1;X6Y3/S260;X6Y3/S260/VCC;1;X6Y3/D0;X6Y3/D0/S260;1;X3Y3/D5;X3Y3/D5/W270;1;X8Y3/X04;X8Y3/X04/VCC;1;X8Y3/C2;X8Y3/C2/X04;1;X4Y1/W220;X4Y1/W220/VCC;1;X4Y1/C3;X4Y1/C3/W220;1;X11Y1/C0;X11Y1/C0/X04;1;X3Y3/W270;X3Y3/W270/VCC;1;X3Y3/D4;X3Y3/D4/W270;1;X0Y0/S220;X0Y0/S220/VCC;1;X0Y0/C4;X0Y0/C4/S220;1;X8Y2/C3;X8Y2/C3/X04;1;X7Y2/N220;X7Y2/N220/VCC;1;X7Y2/C0;X7Y2/C0/N220;1;X7Y3/D1;X7Y3/D1/S260;1;X5Y1/C0;X5Y1/C0/X04;1;X10Y1/X08;X10Y1/X08/VCC;1;X10Y1/C4;X10Y1/C4/X08;1;X6Y2/C0;X6Y2/C0/X04;1;X4Y2/N220;X4Y2/N220/VCC;1;X4Y2/C1;X4Y2/C1/N220;1;X8Y2/C1;X8Y2/C1/X04;1;X4Y3/D0;X4Y3/D0/X08;1;X6Y3/D3;X6Y3/D3/E260;1;X6Y1/X04;X6Y1/X04/VCC;1;X6Y1/C1;X6Y1/C1/X04;1;X6Y3/E260;X6Y3/E260/VCC;1;X6Y3/D2;X6Y3/D2/E260;1;X5Y2/C4;X5Y2/C4/X08;1;X11Y1/X04;X11Y1/X04/VCC;1;X11Y1/C1;X11Y1/C1/X04;1;X5Y1/C4;X5Y1/C4/S220;1;X5Y1/X04;X5Y1/X04/VCC;1;X5Y1/C1;X5Y1/C1/X04;1;X4Y1/X08;X4Y1/X08/VCC;1;X4Y1/C5;X4Y1/C5/X08;1;X5Y1/S220;X5Y1/S220/VCC;1;X5Y1/C5;X5Y1/C5/S220;1;X5Y2/E200;X5Y2/E200/VCC;1;X5Y2/A2;X5Y2/A2/E200;1;X4Y3/N260;X4Y3/N260/VCC;1;X4Y3/D4;X4Y3/D4/N260;1;X7Y3/X04;X7Y3/X04/VCC;1;X7Y3/C0;X7Y3/C0/X04;1;X5Y1/W220;X5Y1/W220/VCC;1;X5Y1/C3;X5Y1/C3/W220;1;X4Y3/C4;X4Y3/C4/X08;1;X3Y2/C2;X3Y2/C2/W220;1;X7Y3/S260;X7Y3/S260/VCC;1;X7Y3/D0;X7Y3/D0/S260;1;X4Y3/W220;X4Y3/W220/VCC;1;X4Y3/C3;X4Y3/C3/W220;1;X4Y3/X08;X4Y3/X08/VCC;1;X4Y3/D1;X4Y3/D1/X08;1;X6Y3/D4;X6Y3/D4/X04;1;X4Y1/X03;X4Y1/X03/VCC;1;X4Y1/A0;X4Y1/A0/X03;1;X3Y2/X08;X3Y2/X08/VCC;1;X3Y2/C4;X3Y2/C4/X08;1;X4Y3/C0;X4Y3/C0/N220;1;X7Y2/C3;X7Y2/C3/W220;1;X3Y1/X07;X3Y1/X07/VCC;1;X3Y1/A5;X3Y1/A5/X07;1;X8Y2/X04;X8Y2/X04/VCC;1;X8Y2/C0;X8Y2/C0/X04;1;X6Y3/X04;X6Y3/X04/VCC;1;X6Y3/C0;X6Y3/C0/X04;1;X10Y1/W220;X10Y1/W220/VCC;1;X10Y1/C2;X10Y1/C2/W220;1;X10Y1/X03;X10Y1/X03/VCC;1;X10Y1/D2;X10Y1/D2/X03;1;X5Y3/N220;X5Y3/N220/VCC;1;X5Y3/C1;X5Y3/C1/N220;1;X3Y1/X04;X3Y1/X04/VCC;1;X3Y1/C2;X3Y1/C2/X04;1;X4Y3/N220;X4Y3/N220/VCC;1;X4Y3/C1;X4Y3/C1/N220;1;X11Y1/X03;X11Y1/X03/VCC;1;X11Y1/D0;X11Y1/D0/X03;1;X4Y1/N220;X4Y1/N220/VCC;1;X4Y1/C1;X4Y1/C1/N220;1;X5Y2/X03;X5Y2/X03/VCC;1;X5Y2/A0;X5Y2/A0/X03;1;X6Y2/C2;X6Y2/C2/X04;1;X6Y2/X04;X6Y2/X04/VCC;1;X6Y2/C3;X6Y2/C3/X04;1;X5Y2/X08;X5Y2/X08/VCC;1;X5Y2/C5;X5Y2/C5/X08;1;X3Y2/W220;X3Y2/W220/VCC;1;X3Y2/C3;X3Y2/C3/W220;1;X0Y0/VCC;;1;X7Y2/W220;X7Y2/W220/VCC;1;X7Y2/C2;X7Y2/C2/W220;1"
          }
        },
        "output_register[0]": {
          "hide_name": 0,
          "bits": [ 7365 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:231.40-231.55"
          }
        },
        "test.a_reg[0]": {
          "hide_name": 0,
          "bits": [ 7362 ] ,
          "attributes": {
            "ROUTING": "X12Y1/Q2;;1;X12Y1/E220;X12Y1/E220/Q2;1;X14Y1/E220;X14Y1/E220/E222;1;X16Y1/E220;X16Y1/E220/E222;1;X18Y1/E230;X18Y1/E230/E222;1;X20Y1/E800;X20Y1/E800/E232;1;X28Y1/E810;X28Y1/E810/E808;1;X36Y1/N210;X36Y1/N210/E818;1;X36Y0/E210;X36Y0/E210/N211;1;X36Y0/A0;X36Y0/A0/E210;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.39-1.54",
            "hdlname": "test output_register"
          }
        },
        "output_register[1]": {
          "hide_name": 0,
          "bits": [ 7359 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:231.40-231.55"
          }
        },
        "test.a_reg[1]": {
          "hide_name": 0,
          "bits": [ 7356 ] ,
          "attributes": {
            "ROUTING": "X11Y2/Q2;;1;X11Y2/N220;X11Y2/N220/Q2;1;X11Y0/D1;X11Y0/D1/N222;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.39-1.54",
            "hdlname": "test output_register"
          }
        },
        "output_register[2]": {
          "hide_name": 0,
          "bits": [ 7353 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:231.40-231.55"
          }
        },
        "test.a_reg[2]": {
          "hide_name": 0,
          "bits": [ 7350 ] ,
          "attributes": {
            "ROUTING": "X11Y2/Q3;;1;X11Y2/N230;X11Y2/N230/Q3;1;X11Y0/X02;X11Y0/X02/N232;1;X11Y0/A0;X11Y0/A0/X02;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.39-1.54",
            "hdlname": "test output_register"
          }
        },
        "output_register[3]": {
          "hide_name": 0,
          "bits": [ 7347 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:231.40-231.55"
          }
        },
        "test.a_reg[3]": {
          "hide_name": 0,
          "bits": [ 7344 ] ,
          "attributes": {
            "ROUTING": "X11Y1/Q5;;1;X11Y1/W130;X11Y1/W130/Q5;1;X10Y1/N230;X10Y1/N230/W131;1;X10Y0/X06;X10Y0/X06/S232;1;X10Y0/D1;X10Y0/D1/X06;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.39-1.54",
            "hdlname": "test output_register"
          }
        },
        "output_register[4]": {
          "hide_name": 0,
          "bits": [ 7341 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:231.40-231.55"
          }
        },
        "test.a_reg[4]": {
          "hide_name": 0,
          "bits": [ 7338 ] ,
          "attributes": {
            "ROUTING": "X9Y1/Q3;;1;X9Y1/SN10;X9Y1/SN10/Q3;1;X9Y0/E250;X9Y0/E250/N111;1;X10Y0/A0;X10Y0/A0/E251;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.39-1.54",
            "hdlname": "test output_register"
          }
        },
        "output_register[5]": {
          "hide_name": 0,
          "bits": [ 7335 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:231.40-231.55"
          }
        },
        "test.a_reg[5]": {
          "hide_name": 0,
          "bits": [ 7332 ] ,
          "attributes": {
            "ROUTING": "X9Y1/Q4;;1;X9Y1/N100;X9Y1/N100/Q4;1;X9Y0/D1;X9Y0/D1/N101;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.39-1.54",
            "hdlname": "test output_register"
          }
        },
        "output_register[6]": {
          "hide_name": 0,
          "bits": [ 7329 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:231.40-231.55"
          }
        },
        "test.a_reg[6]": {
          "hide_name": 0,
          "bits": [ 7326 ] ,
          "attributes": {
            "ROUTING": "X9Y1/Q5;;1;X9Y1/N250;X9Y1/N250/Q5;1;X9Y0/A0;X9Y0/A0/N251;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.39-1.54",
            "hdlname": "test output_register"
          }
        },
        "output_register[7]": {
          "hide_name": 0,
          "bits": [ 7322 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:231.40-231.55"
          }
        },
        "test.a_reg[7]": {
          "hide_name": 0,
          "bits": [ 7319 ] ,
          "attributes": {
            "ROUTING": "X9Y1/Q0;;1;X9Y1/SN20;X9Y1/SN20/Q0;1;X9Y0/W260;X9Y0/W260/N121;1;X7Y0/S260;X7Y0/S260/W262;1;X7Y0/D1;X7Y0/D1/S260;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.39-1.54",
            "hdlname": "test output_register"
          }
        }
      }
    }
  }
}
