
*** Running vivado
    with args -log vga_ram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_ram.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source vga_ram.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 378.844 ; gain = 90.980
INFO: [Synth 8-638] synthesizing module 'vga_ram' [g:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/NEHCPU/NEHCPU.srcs/sources_1/ip/vga_ram/synth/vga_ram.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'vga_ram' (11#1) [g:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/NEHCPU/NEHCPU.srcs/sources_1/ip/vga_ram/synth/vga_ram.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 572.848 ; gain = 284.984
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 572.848 ; gain = 284.984
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.284 . Memory (MB): peak = 868.977 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:21 ; elapsed = 00:01:26 . Memory (MB): peak = 868.977 ; gain = 581.113
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:21 ; elapsed = 00:01:26 . Memory (MB): peak = 868.977 ; gain = 581.113
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:22 ; elapsed = 00:01:26 . Memory (MB): peak = 868.977 ; gain = 581.113
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:23 ; elapsed = 00:01:28 . Memory (MB): peak = 868.977 ; gain = 581.113
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:31 . Memory (MB): peak = 868.977 ; gain = 581.113
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:35 ; elapsed = 00:01:40 . Memory (MB): peak = 868.977 ; gain = 581.113
Finished Timing Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:01:41 . Memory (MB): peak = 868.977 ; gain = 581.113
Finished Technology Mapping : Time (s): cpu = 00:01:35 ; elapsed = 00:01:41 . Memory (MB): peak = 868.977 ; gain = 581.113
Finished IO Insertion : Time (s): cpu = 00:01:36 ; elapsed = 00:01:41 . Memory (MB): peak = 868.977 ; gain = 581.113
Finished Renaming Generated Instances : Time (s): cpu = 00:01:36 ; elapsed = 00:01:41 . Memory (MB): peak = 868.977 ; gain = 581.113
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:36 ; elapsed = 00:01:41 . Memory (MB): peak = 868.977 ; gain = 581.113
Finished Renaming Generated Ports : Time (s): cpu = 00:01:36 ; elapsed = 00:01:41 . Memory (MB): peak = 868.977 ; gain = 581.113
Finished Handling Custom Attributes : Time (s): cpu = 00:01:36 ; elapsed = 00:01:41 . Memory (MB): peak = 868.977 ; gain = 581.113
Finished Renaming Generated Nets : Time (s): cpu = 00:01:36 ; elapsed = 00:01:41 . Memory (MB): peak = 868.977 ; gain = 581.113

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT2     |     4|
|2     |LUT3     |     1|
|3     |LUT4     |     1|
|4     |LUT5     |    11|
|5     |LUT6     |   164|
|6     |MUXF7    |    45|
|7     |MUXF8    |    18|
|8     |RAMB18E1 |     1|
|9     |RAMB36E1 |    37|
|10    |FDRE     |     7|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:36 ; elapsed = 00:01:41 . Memory (MB): peak = 868.977 ; gain = 581.113
synth_design: Time (s): cpu = 00:01:38 ; elapsed = 00:01:45 . Memory (MB): peak = 868.977 ; gain = 589.223
