{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667568741707 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667568741707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 04 14:32:21 2022 " "Processing started: Fri Nov 04 14:32:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667568741707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667568741707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controller -c controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off controller -c controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667568741707 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667568742479 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667568742479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-bhv " "Found design unit 1: controller-bhv" {  } { { "controller.vhd" "" { Text "C:/Users/guusb/Documents/GitHub/utMOD5-projectProcessor/Guus/quartuscontroller/controller.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667568754747 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/guusb/Documents/GitHub/utMOD5-projectProcessor/Guus/quartuscontroller/controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667568754747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667568754747 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controller " "Elaborating entity \"controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667568754779 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address controller.vhd(30) " "Verilog HDL or VHDL warning at controller.vhd(30): object \"address\" assigned a value but never read" {  } { { "controller.vhd" "" { Text "C:/Users/guusb/Documents/GitHub/utMOD5-projectProcessor/Guus/quartuscontroller/controller.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1667568754788 "|controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addressfield controller.vhd(32) " "Verilog HDL or VHDL warning at controller.vhd(32): object \"addressfield\" assigned a value but never read" {  } { { "controller.vhd" "" { Text "C:/Users/guusb/Documents/GitHub/utMOD5-projectProcessor/Guus/quartuscontroller/controller.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1667568754788 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "halt controller.vhd(54) " "VHDL Process Statement warning at controller.vhd(54): signal \"halt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/guusb/Documents/GitHub/utMOD5-projectProcessor/Guus/quartuscontroller/controller.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667568754788 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ACK_data controller.vhd(54) " "VHDL Process Statement warning at controller.vhd(54): signal \"ACK_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/guusb/Documents/GitHub/utMOD5-projectProcessor/Guus/quartuscontroller/controller.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667568754788 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DEBUG controller.vhd(54) " "VHDL Process Statement warning at controller.vhd(54): signal \"DEBUG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/guusb/Documents/GitHub/utMOD5-projectProcessor/Guus/quartuscontroller/controller.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667568754788 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DEBUG_NEXT controller.vhd(54) " "VHDL Process Statement warning at controller.vhd(54): signal \"DEBUG_NEXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/guusb/Documents/GitHub/utMOD5-projectProcessor/Guus/quartuscontroller/controller.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667568754788 "|controller"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667568755453 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667568755836 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667568755836 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PSR\[0\] " "No output dependent on input pin \"PSR\[0\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/guusb/Documents/GitHub/utMOD5-projectProcessor/Guus/quartuscontroller/controller.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667568755918 "|controller|PSR[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PSR\[1\] " "No output dependent on input pin \"PSR\[1\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/guusb/Documents/GitHub/utMOD5-projectProcessor/Guus/quartuscontroller/controller.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667568755918 "|controller|PSR[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PSR\[2\] " "No output dependent on input pin \"PSR\[2\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/guusb/Documents/GitHub/utMOD5-projectProcessor/Guus/quartuscontroller/controller.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667568755918 "|controller|PSR[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PSR\[3\] " "No output dependent on input pin \"PSR\[3\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/guusb/Documents/GitHub/utMOD5-projectProcessor/Guus/quartuscontroller/controller.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667568755918 "|controller|PSR[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MemString\[20\] " "No output dependent on input pin \"MemString\[20\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/guusb/Documents/GitHub/utMOD5-projectProcessor/Guus/quartuscontroller/controller.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667568755918 "|controller|MemString[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MemString\[21\] " "No output dependent on input pin \"MemString\[21\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/guusb/Documents/GitHub/utMOD5-projectProcessor/Guus/quartuscontroller/controller.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667568755918 "|controller|MemString[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MemString\[22\] " "No output dependent on input pin \"MemString\[22\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/guusb/Documents/GitHub/utMOD5-projectProcessor/Guus/quartuscontroller/controller.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667568755918 "|controller|MemString[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MemString\[23\] " "No output dependent on input pin \"MemString\[23\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/guusb/Documents/GitHub/utMOD5-projectProcessor/Guus/quartuscontroller/controller.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667568755918 "|controller|MemString[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MemString\[24\] " "No output dependent on input pin \"MemString\[24\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/guusb/Documents/GitHub/utMOD5-projectProcessor/Guus/quartuscontroller/controller.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667568755918 "|controller|MemString[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MemString\[25\] " "No output dependent on input pin \"MemString\[25\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/guusb/Documents/GitHub/utMOD5-projectProcessor/Guus/quartuscontroller/controller.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667568755918 "|controller|MemString[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MemString\[26\] " "No output dependent on input pin \"MemString\[26\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/guusb/Documents/GitHub/utMOD5-projectProcessor/Guus/quartuscontroller/controller.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667568755918 "|controller|MemString[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MemString\[27\] " "No output dependent on input pin \"MemString\[27\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/guusb/Documents/GitHub/utMOD5-projectProcessor/Guus/quartuscontroller/controller.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667568755918 "|controller|MemString[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MemString\[28\] " "No output dependent on input pin \"MemString\[28\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/guusb/Documents/GitHub/utMOD5-projectProcessor/Guus/quartuscontroller/controller.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667568755918 "|controller|MemString[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MemString\[29\] " "No output dependent on input pin \"MemString\[29\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/guusb/Documents/GitHub/utMOD5-projectProcessor/Guus/quartuscontroller/controller.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667568755918 "|controller|MemString[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MemString\[30\] " "No output dependent on input pin \"MemString\[30\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/guusb/Documents/GitHub/utMOD5-projectProcessor/Guus/quartuscontroller/controller.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667568755918 "|controller|MemString[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MemString\[31\] " "No output dependent on input pin \"MemString\[31\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/guusb/Documents/GitHub/utMOD5-projectProcessor/Guus/quartuscontroller/controller.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667568755918 "|controller|MemString[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1667568755918 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "116 " "Implemented 116 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "42 " "Implemented 42 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667568755918 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667568755918 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Implemented 45 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667568755918 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667568755918 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667568755959 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 04 14:32:35 2022 " "Processing ended: Fri Nov 04 14:32:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667568755959 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667568755959 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667568755959 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667568755959 ""}
