# read-only Registers
 - AR_VERSION: Firmware version
   - `0x100c`
 - AR_ACOUNTERS: Counters for A input
   - `0x1022`, `0x1024`, `0x1026`, `0x1028`, `0x102a`, `0x102c`, `0x102e`, `0x1030`, `0x1032`, `0x1034`, `0x1036`, `0x1038`, `0x103a`, `0x103c`, `0x103e`, `0x1040`, `0x1042`, `0x1044`, `0x1046`, `0x1048`, `0x104a`, `0x104c`, `0x104e`, `0x1050`, `0x1052`, `0x1054`, `0x1056`, `0x1058`, `0x105a`, `0x105c`, `0x105e`, `0x1060`
 - AR_BCOUNTERS: Counters for B input
   - `0x1062`, `0x1064`, `0x1066`, `0x1068`, `0x106a`, `0x106c`, `0x106e`, `0x1070`, `0x1072`, `0x1074`, `0x1076`, `0x1078`, `0x107a`, `0x107c`, `0x107e`, `0x1080`, `0x1082`, `0x1084`, `0x1086`, `0x1088`, `0x108a`, `0x108c`, `0x108e`, `0x1090`, `0x1092`, `0x1094`, `0x1096`, `0x1098`, `0x109a`, `0x109c`, `0x109e`, `0x10a0`
 - AR_DCOUNTERS: Counters for D input
   - `0x10a2`, `0x10a4`, `0x10a6`, `0x10a8`, `0x10aa`, `0x10ac`, `0x10ae`, `0x10b0`, `0x10b2`, `0x10b4`, `0x10b6`, `0x10b8`, `0x10ba`, `0x10bc`, `0x10be`, `0x10c0`, `0x10c2`, `0x10c4`, `0x10c6`, `0x10c8`, `0x10ca`, `0x10cc`, `0x10ce`, `0x10d0`, `0x10d2`, `0x10d4`, `0x10d6`, `0x10d8`, `0x10da`, `0x10dc`, `0x10de`, `0x10e0`
 - AR_LVL1_COUNTERS: Counters for level 1 logic
   - `0x100e`, `0x1010`, `0x1012`, `0x1014`, `0x1016`, `0x1018`, `0x101a`, `0x101c`, `0x101e`, `0x1020`
 - AR_LVL2_COUNTERS: Counters for level 2 logic
   - `0x1000`, `0x1002`, `0x1004`, `0x1006`

# read/write Registers
 - ARW_DELAY_PRE: Delay registers for pre-logic treatment of input data. Each register covers four channels.
   - `0x300c`, `0x300e`, `0x3010`, `0x3012`, `0x3014`, `0x3016`, `0x3018`, `0x301a`, `0x301c`, `0x301e`, `0x3020`, `0x3022`, `0x3024`, `0x3026`, `0x3028`, `0x302a`
 - ARW_GATE_PRE: Gate width registers for pre-logic treatment of input data. Each register covers four channels.
   - `0x302c`, `0x302e`, `0x3030`, `0x3032`, `0x3034`, `0x3036`, `0x3038`, `0x303a`, `0x303c`, `0x303e`, `0x3040`, `0x3042`, `0x3044`, `0x3046`, `0x3048`, `0x304a`
 - ARW_DELAY_LEVEL1: Delay registers for pre-logic treatment of level 1 trigger. Each register covers four logic units.
   - `0x3094`, `0x3096`, `0x3098`
 - ARW_GATE_LEVEL1: Gate width registers for pre-logic treatment of level 1 trigger. Each register covers four logic units.
   - `0x309a`, `0x309c`, `0x309e`
 - ARW_AMASK_L1: Mask on 'A' channels for level 1 logic. Each bit of the register corresponds to a channel of the A input. '0' is disabled, '1' is enabled. Each register corresponds to a separate logic unit.
   - `0x306c`, `0x306e`, `0x3070`, `0x3072`, `0x3074`, `0x3076`, `0x3078`, `0x307a`, `0x307c`, `0x307e`
 - ARW_BMASK_L1: Mask on 'B' channels for level 1 logic. Each bit of the register corresponds to a channel of the B input. '0' is disabled, '1' is enabled. Each register corresponds to a separate logic unit.
   - `0x3080`, `0x3082`, `0x3084`, `0x3086`, `0x3088`, `0x308a`, `0x308c`, `0x308e`, `0x3090`, `0x3092`
 - ARW_AINV_L1: Invert 'A' channels for level 1 logic. Each bit of the register corresponds to a channel of the A input. '0' is disabled, '1' is enabled. Each register corresponds to a separate logic unit.
   - `0x30e2`, `0x30e4`, `0x30e6`, `0x30e8`, `0x30ea`, `0x30ec`, `0x30ee`, `0x30f0`, `0x30f2`, `0x30f4`
 - ARW_BINV_L1: Invert 'B' channels for level 1 logic. Each bit of the register corresponds to a channel of the B input. '0' is disabled, '1' is enabled. Each register corresponds to a separate logic unit.
   - `0x30f6`, `0x30f8`, `0x30fa`, `0x30fc`, `0x30fe`, `0x3100`, `0x3102`, `0x3104`, `0x3106`, `0x3108`
 - ARW_AMASK_L2: Mask on 'A' channels for level 2 logic. Each bit of the register corresponds to a channel of the A input. '0' is disabled, '1' is enabled. Each register corresponds to a separate level 2 logic unit.
   - `0x30a0`, `0x30a2`, `0x30a4`, `0x30a6`
 - ARW_BMASK_L2: Mask on 'B' channels for level 2 logic. Each bit of the register corresponds to a channel of the B input. '0' is disabled, '1' is enabled. Each register corresponds to a separate level 2 logic unit.
   - `0x30a8`, `0x30aa`, `0x30ac`, `0x30ae`
 - ARW_L1MASK_L2: Mask on level 1 results for level 2 logic. Each bit of the register corresponds to a level 1 logic unit. '0' is disabled, '1' is enabled. Each register corresponds to a separate level 2 logic unit.
   - `0x30b0`, `0x30b2`, `0x30b4`, `0x30b6`
 - ARW_LOGIC_TYPE: Logic type for each logic unit. Bits 0-9 correspond level 1 logic units 0-9. Bits 10-13 correspond to level 2 logic units 0-3. '0' sets logic to 'and', '1' sets to  'or'
   - `0x3000`
 - ARW_RESET: Register controlled reset. A read or write to this register will generate a reset
   - `0x3002`
 - ARW_F: Signals routed to the F NIM outputs
   - `0x30b8`, `0x30ba`, `0x30bc`, `0x30be`, `0x30c0`, `0x30c2`, `0x30c4`, `0x30c6`
 - ARW_E: Signals routed to the E NIM outputs
   - `0x310e`, `0x3110`, `0x3112`, `0x3114`, `0x3116`, `0x3118`, `0x311a`, `0x311c`
 - ARW_POST_L1_PRESCALE: Prescale factor applied after Level 1 logic
   - `0x30c6`, `0x30c8`, `0x30ca`, `0x30cc`, `0x30ce`, `0x30d0`, `0x30d2`, `0x30d4`, `0x30d6`, `0x30d8`
 - ARW_PRESPILL: Set to channel used for pre-spill signal
   - `0x30de`
 - ARW_ENDSPILL: Set to channel used for end of spill signal
   - `0x30e0`
 - ARW_DEADTIME: Length of deadtime after trigger output on lemo(0)
   - `0x310c`

