$date
	Thu Oct 17 22:30:30 2024
$end
$version
	Questa Intel Starter FPGA Edition Version 2023.3
$end
$timescale
	1ps
$end

$scope module tb_LAB6 $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # enable $end
$var wire 1 $ Y [3] $end
$var wire 1 % Y [2] $end
$var wire 1 & Y [1] $end
$var wire 1 ' Y [0] $end

$scope module uut $end
$var wire 1 ( A $end
$var wire 1 ) B $end
$var wire 1 * enable $end
$var wire 1 $ Y [3] $end
$var wire 1 % Y [2] $end
$var wire 1 & Y [1] $end
$var wire 1 ' Y [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0'
0&
0%
0$
0*
0)
0(
$end
#10
1#
1*
1'
#20
1"
1)
0'
1&
#30
1!
0"
1(
0)
0&
1%
#40
1"
1)
0%
1$
#50
0#
0*
0$
