=====
SETUP
0.104
15.929
16.034
engine/state_1_s0
2.601
2.833
engine/n705_s1
4.980
5.351
svo/rgb_b_Z_0_s49
6.973
7.522
svo/rgb_b_Z_0_s28
7.695
8.244
svo/rgb_b_Z_0_s10
8.245
8.794
svo/rgb_b_Z_0_s1
8.967
9.484
svo/rgb_r_Z_5_s
11.256
11.811
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s6
12.633
13.004
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10
13.013
13.562
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s3
13.706
14.223
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1
14.896
15.466
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0
15.467
15.929
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0
15.929
=====
SETUP
0.298
15.736
16.034
engine/state_1_s0
2.601
2.833
engine/n705_s1
4.980
5.351
svo/rgb_b_Z_0_s49
6.973
7.522
svo/rgb_b_Z_0_s28
7.695
8.244
svo/rgb_b_Z_0_s10
8.245
8.794
svo/rgb_b_Z_0_s1
8.967
9.484
svo/rgb_g_Z_0_s
11.013
11.568
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s7
13.406
13.976
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s11
14.152
14.722
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s2
14.723
15.185
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s0
15.187
15.736
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0
15.736
=====
SETUP
0.805
15.229
16.034
engine/state_1_s0
2.601
2.833
engine/n705_s1
4.980
5.351
svo/rgb_b_Z_0_s49
6.973
7.522
svo/rgb_b_Z_0_s28
7.695
8.244
svo/rgb_b_Z_0_s10
8.245
8.794
svo/rgb_b_Z_0_s1
8.967
9.484
svo/rgb_b_Z_0_s
10.251
10.768
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s10
12.099
12.669
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s4
12.843
13.413
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s9
13.416
13.965
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s3
13.966
14.536
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0
14.680
15.229
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0
15.229
=====
SETUP
2.202
13.831
16.034
engine/state_1_s0
2.601
2.833
engine/n705_s1
4.980
5.351
svo/rgb_b_Z_0_s49
6.973
7.522
svo/rgb_b_Z_0_s28
7.695
8.244
svo/rgb_b_Z_0_s10
8.245
8.794
svo/rgb_b_Z_0_s1
8.967
9.484
svo/rgb_r_Z_5_s
11.256
11.811
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0
13.831
=====
SETUP
2.443
13.590
16.034
engine/state_1_s0
2.601
2.833
engine/n705_s1
4.980
5.351
svo/rgb_b_Z_0_s49
6.973
7.522
svo/rgb_b_Z_0_s28
7.695
8.244
svo/rgb_b_Z_0_s10
8.245
8.794
svo/rgb_b_Z_0_s1
8.967
9.484
svo/rgb_g_Z_0_s
11.013
11.568
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0
13.590
=====
SETUP
2.443
13.590
16.034
engine/state_1_s0
2.601
2.833
engine/n705_s1
4.980
5.351
svo/rgb_b_Z_0_s49
6.973
7.522
svo/rgb_b_Z_0_s28
7.695
8.244
svo/rgb_b_Z_0_s10
8.245
8.794
svo/rgb_b_Z_0_s1
8.967
9.484
svo/rgb_g_Z_0_s
11.013
11.568
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0
13.590
=====
SETUP
2.692
13.342
16.034
engine/state_1_s0
2.601
2.833
engine/n705_s1
4.980
5.351
svo/rgb_b_Z_0_s49
6.973
7.522
svo/rgb_b_Z_0_s28
7.695
8.244
svo/rgb_b_Z_0_s10
8.245
8.794
svo/rgb_b_Z_0_s1
8.967
9.484
svo/rgb_g_Z_0_s
11.013
11.568
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0
13.342
=====
SETUP
2.800
13.234
16.034
engine/state_1_s0
2.601
2.833
engine/n705_s1
4.980
5.351
svo/rgb_b_Z_0_s49
6.973
7.522
svo/rgb_b_Z_0_s28
7.695
8.244
svo/rgb_b_Z_0_s10
8.245
8.794
svo/rgb_b_Z_0_s1
8.967
9.484
svo/rgb_g_Z_0_s
11.013
11.568
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0
13.234
=====
SETUP
2.935
13.099
16.034
engine/state_1_s0
2.601
2.833
engine/n705_s1
4.980
5.351
svo/rgb_b_Z_0_s49
6.973
7.522
svo/rgb_b_Z_0_s28
7.695
8.244
svo/rgb_b_Z_0_s10
8.245
8.794
svo/rgb_b_Z_0_s1
8.967
9.484
svo/rgb_g_Z_0_s
11.013
11.568
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0
13.099
=====
SETUP
2.935
13.099
16.034
engine/state_1_s0
2.601
2.833
engine/n705_s1
4.980
5.351
svo/rgb_b_Z_0_s49
6.973
7.522
svo/rgb_b_Z_0_s28
7.695
8.244
svo/rgb_b_Z_0_s10
8.245
8.794
svo/rgb_b_Z_0_s1
8.967
9.484
svo/rgb_g_Z_0_s
11.013
11.568
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0
13.099
=====
SETUP
2.946
13.088
16.034
engine/state_1_s0
2.601
2.833
engine/n705_s1
4.980
5.351
svo/rgb_b_Z_0_s49
6.973
7.522
svo/rgb_b_Z_0_s28
7.695
8.244
svo/rgb_b_Z_0_s10
8.245
8.794
svo/rgb_b_Z_0_s1
8.967
9.484
svo/rgb_g_Z_0_s
11.013
11.568
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_5_s0
13.088
=====
SETUP
3.287
12.747
16.034
engine/state_1_s0
2.601
2.833
engine/n705_s1
4.980
5.351
svo/rgb_b_Z_0_s49
6.973
7.522
svo/rgb_b_Z_0_s28
7.695
8.244
svo/rgb_b_Z_0_s10
8.245
8.794
svo/rgb_b_Z_0_s1
8.967
9.484
svo/rgb_r_Z_6_s
10.408
10.963
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0
12.747
=====
SETUP
3.505
12.529
16.034
engine/state_1_s0
2.601
2.833
engine/n705_s1
4.980
5.351
svo/rgb_b_Z_0_s49
6.973
7.522
svo/rgb_b_Z_0_s28
7.695
8.244
svo/rgb_b_Z_0_s10
8.245
8.794
svo/rgb_b_Z_0_s1
8.967
9.484
svo/rgb_r_Z_3_s
10.251
10.768
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0
12.529
=====
SETUP
3.554
12.479
16.034
engine/state_1_s0
2.601
2.833
engine/n705_s1
4.980
5.351
svo/rgb_b_Z_0_s49
6.973
7.522
svo/rgb_b_Z_0_s28
7.695
8.244
svo/rgb_b_Z_0_s10
8.245
8.794
svo/rgb_b_Z_0_s1
8.967
9.484
svo/rgb_b_Z_2_s
10.643
11.198
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0
12.479
=====
SETUP
3.596
12.438
16.034
engine/state_1_s0
2.601
2.833
engine/n705_s1
4.980
5.351
svo/rgb_b_Z_0_s49
6.973
7.522
svo/rgb_b_Z_0_s28
7.695
8.244
svo/rgb_b_Z_0_s10
8.245
8.794
svo/rgb_b_Z_0_s1
8.967
9.484
svo/rgb_r_Z_0_s
9.991
10.508
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0
12.438
=====
SETUP
3.596
12.438
16.034
engine/state_1_s0
2.601
2.833
engine/n705_s1
4.980
5.351
svo/rgb_b_Z_0_s49
6.973
7.522
svo/rgb_b_Z_0_s28
7.695
8.244
svo/rgb_b_Z_0_s10
8.245
8.794
svo/rgb_b_Z_0_s1
8.967
9.484
svo/rgb_r_Z_0_s
9.991
10.508
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0
12.438
=====
SETUP
3.660
12.374
16.034
engine/state_1_s0
2.601
2.833
engine/n705_s1
4.980
5.351
svo/rgb_b_Z_0_s49
6.973
7.522
svo/rgb_b_Z_0_s28
7.695
8.244
svo/rgb_b_Z_0_s10
8.245
8.794
svo/rgb_b_Z_0_s1
8.967
9.484
svo/rgb_r_Z_7_s
10.156
10.711
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0
12.374
=====
SETUP
3.772
12.262
16.034
bank1/mem_mem_3_3_s
2.601
4.861
bank1/mem_DOL_9G[0]_s6
6.552
7.005
bank1/mem_DOL_9G[0]_s3
7.005
7.108
engine/dout_src_3_s0
8.151
8.522
engine/alive_count_3_s7
9.195
9.712
engine/n978_s18
10.134
10.505
engine/n950_s16
10.698
11.247
engine/n944_s16
11.249
11.711
engine/n944_s17
11.713
12.262
engine/alive_count_3_s4
12.262
=====
SETUP
3.773
12.261
16.034
bank1/mem_mem_3_3_s
2.601
4.861
bank1/mem_DOL_9G[0]_s6
6.552
7.005
bank1/mem_DOL_9G[0]_s3
7.005
7.108
engine/dout_src_3_s0
8.151
8.522
engine/alive_count_3_s7
9.195
9.744
engine/alive_count_3_s6
9.920
10.373
engine/species_count_1_s6
10.967
11.537
engine/species_count_0_s4
12.261
=====
SETUP
3.773
12.261
16.034
bank1/mem_mem_3_3_s
2.601
4.861
bank1/mem_DOL_9G[0]_s6
6.552
7.005
bank1/mem_DOL_9G[0]_s3
7.005
7.108
engine/dout_src_3_s0
8.151
8.522
engine/alive_count_3_s7
9.195
9.744
engine/alive_count_3_s6
9.920
10.373
engine/species_count_1_s6
10.967
11.537
engine/species_count_1_s4
12.261
=====
SETUP
3.795
12.238
16.034
engine/state_1_s0
2.601
2.833
engine/n705_s1
4.980
5.351
svo/rgb_b_Z_0_s49
6.973
7.522
svo/rgb_b_Z_0_s28
7.695
8.244
svo/rgb_b_Z_0_s10
8.245
8.794
svo/rgb_b_Z_0_s1
8.967
9.484
svo/rgb_b_Z_3_s
10.251
10.768
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0
12.238
=====
SETUP
3.796
12.238
16.034
engine/state_1_s0
2.601
2.833
engine/n705_s1
4.980
5.351
svo/rgb_b_Z_0_s49
6.973
7.522
svo/rgb_b_Z_0_s28
7.695
8.244
svo/rgb_b_Z_0_s10
8.245
8.794
svo/rgb_b_Z_0_s1
8.967
9.484
svo/rgb_g_Z_7_s
9.991
10.508
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0
12.238
=====
SETUP
3.801
12.233
16.034
engine/state_1_s0
2.601
2.833
engine/n705_s1
4.980
5.351
svo/rgb_b_Z_0_s49
6.973
7.522
svo/rgb_b_Z_0_s28
7.695
8.244
svo/rgb_b_Z_0_s10
8.245
8.794
svo/rgb_b_Z_0_s1
8.967
9.484
svo/rgb_b_Z_4_s
10.251
10.768
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0
12.233
=====
SETUP
3.812
12.222
16.034
bank1/mem_mem_3_3_s
2.601
4.861
bank1/mem_DOL_9G[0]_s6
6.552
7.005
bank1/mem_DOL_9G[0]_s3
7.005
7.108
engine/dout_src_3_s0
8.151
8.522
engine/alive_count_3_s7
9.195
9.712
engine/n978_s18
10.134
10.505
engine/n958_s16
10.929
11.478
engine/n954_s15
11.652
12.222
engine/species_a_2_s4
12.222
=====
SETUP
3.827
12.207
16.034
bank1/mem_mem_3_3_s
2.601
4.861
bank1/mem_DOL_9G[0]_s6
6.552
7.005
bank1/mem_DOL_9G[0]_s3
7.005
7.108
engine/dout_src_3_s0
8.151
8.522
engine/alive_count_3_s7
9.195
9.712
engine/n978_s18
10.134
10.505
engine/n958_s16
10.929
11.478
engine/n958_s15
11.658
12.207
engine/species_a_0_s4
12.207
=====
HOLD
0.324
2.306
1.982
engine/we0_s1
1.841
2.043
bank0/mem_mem_1_2_s
2.306
=====
HOLD
0.338
2.428
2.090
engine/din_0_s1
1.841
2.043
bank0/mem_mem_1_0_s
2.428
=====
HOLD
0.353
2.443
2.090
engine/din_3_s1
1.841
2.043
bank0/mem_mem_0_3_s
2.443
=====
HOLD
0.358
2.448
2.090
engine/din_2_s1
1.841
2.043
bank0/mem_mem_1_2_s
2.448
=====
HOLD
0.377
2.467
2.090
engine/din_1_s1
1.841
2.043
bank0/mem_mem_0_1_s
2.467
=====
HOLD
0.425
2.277
1.852
svo/frame_cnt_0_s0
1.841
2.043
svo/n101_s2
2.045
2.277
svo/frame_cnt_0_s0
2.277
=====
HOLD
0.425
2.277
1.852
svo/frame_cnt_6_s0
1.841
2.043
svo/n95_s
2.045
2.277
svo/frame_cnt_6_s0
2.277
=====
HOLD
0.425
2.277
1.852
svo/v_count_1_s0
1.841
2.043
svo/n43_s2
2.045
2.277
svo/v_count_1_s0
2.277
=====
HOLD
0.425
2.277
1.852
engine/species_c_3_s4
1.841
2.043
engine/n968_s15
2.045
2.277
engine/species_c_3_s4
2.277
=====
HOLD
0.425
2.277
1.852
engine/species_b_2_s4
1.841
2.043
engine/n962_s15
2.045
2.277
engine/species_b_2_s4
2.277
=====
HOLD
0.425
2.277
1.852
engine/alive_count_2_s4
1.841
2.043
engine/n946_s18
2.045
2.277
engine/alive_count_2_s4
2.277
=====
HOLD
0.425
2.277
1.852
engine/cell_index_2_s2
1.841
2.043
engine/n902_s8
2.045
2.277
engine/cell_index_2_s2
2.277
=====
HOLD
0.425
2.277
1.852
engine/cell_index_5_s2
1.841
2.043
engine/n896_s8
2.045
2.277
engine/cell_index_5_s2
2.277
=====
HOLD
0.425
2.277
1.852
engine/cell_index_6_s2
1.841
2.043
engine/n894_s8
2.045
2.277
engine/cell_index_6_s2
2.277
=====
HOLD
0.425
2.277
1.852
engine/cell_index_12_s2
1.841
2.043
engine/n882_s8
2.045
2.277
engine/cell_index_12_s2
2.277
=====
HOLD
0.425
2.277
1.852
engine/cell_index_13_s2
1.841
2.043
engine/n880_s8
2.045
2.277
engine/cell_index_13_s2
2.277
=====
HOLD
0.425
2.277
1.852
engine/cell_index_15_s2
1.841
2.043
engine/n876_s8
2.045
2.277
engine/cell_index_15_s2
2.277
=====
HOLD
0.425
2.277
1.852
engine/y_2_s0
1.841
2.043
engine/n934_s8
2.045
2.277
engine/y_2_s0
2.277
=====
HOLD
0.425
2.277
1.852
engine/y_7_s0
1.841
2.043
engine/n924_s8
2.045
2.277
engine/y_7_s0
2.277
=====
HOLD
0.425
2.277
1.852
engine/x_2_s0
1.841
2.043
engine/n918_s8
2.045
2.277
engine/x_2_s0
2.277
=====
HOLD
0.425
2.277
1.852
engine/x_7_s0
1.841
2.043
engine/n908_s9
2.045
2.277
engine/x_7_s0
2.277
=====
HOLD
0.425
2.277
1.852
engine/gen_count_r_2_s0
1.841
2.043
engine/n361_s
2.045
2.277
engine/gen_count_r_2_s0
2.277
=====
HOLD
0.425
2.277
1.852
engine/gen_count_r_6_s0
1.841
2.043
engine/n357_s
2.045
2.277
engine/gen_count_r_6_s0
2.277
=====
HOLD
0.425
2.277
1.852
engine/init_addr_2_s0
1.841
2.043
engine/n283_s
2.045
2.277
engine/init_addr_2_s0
2.277
=====
HOLD
0.425
2.277
1.852
engine/init_addr_8_s0
1.841
2.043
engine/n277_s
2.045
2.277
engine/init_addr_8_s0
2.277
