

================================================================
== Vitis HLS Report for 'inner_product'
================================================================
* Date:           Tue Feb 14 05:37:36 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        InnerProduct
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.981 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
    |   min   |   max   |    min    |    max    | min | max |                   Type                   |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |       11|       12|  44.000 ns|  48.000 ns|    4|    4|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- inner_product_loop  |       11|       11|         9|          1|          1|     4|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    2|       -|       -|    -|
|Expression       |        -|    -|       0|      40|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       0|      36|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      58|    -|
|Register         |        -|    -|     338|      96|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    2|     338|     230|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+----+---+----+-----+
    |     Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------+---------------+---------+----+---+----+-----+
    |mux_21_16_1_1_U1  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U2  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U3  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U4  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    +------------------+---------------+---------+----+---+----+-----+
    |Total             |               |        0|   0|  0|  36|    0|
    +------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_16ns_16_4_1_U6  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mul_mul_16s_16s_16_4_1_U5          |mul_mul_16s_16s_16_4_1          |       i0 * i1|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |acc_V_fu_306_p2      |         +|   0|  0|  23|          16|          16|
    |i_fu_252_p2          |         +|   0|  0|  13|           4|           2|
    |or_ln1317_fu_238_p2  |        or|   0|  0|   2|           2|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  40|          23|          21|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |acc_V2_reg_200                    |   9|          2|   16|         32|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg  |   9|          2|    1|          2|
    |ap_phi_mux_acc_V2_phi_fu_204_p6   |   9|          2|   16|         32|
    |ap_phi_mux_i1_phi_fu_190_p6       |  13|          3|    3|          9|
    |i1_reg_187                        |   9|          2|    3|          6|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  58|         13|   40|         83|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_V2_reg_200                    |  16|   0|   16|          0|
    |add_ln859_reg_405                 |  16|   0|   16|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter2_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter3_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter4_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter5_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter6_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter7_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter8_reg        |   1|   0|    1|          0|
    |i1_reg_187                        |   3|   0|    3|          0|
    |mul_ln859_1_reg_400               |  16|   0|   16|          0|
    |tmp_1_reg_385                     |  16|   0|   16|          0|
    |tmp_2_reg_390                     |  16|   0|   16|          0|
    |tmp_3_reg_395                     |  16|   0|   16|          0|
    |tmp_4_reg_323                     |   1|   0|    1|          0|
    |tmp_5_reg_376                     |   1|   0|    1|          0|
    |tmp_reg_380                       |  16|   0|   16|          0|
    |trunc_ln6_reg_371                 |   3|   0|    3|          0|
    |tmp_1_reg_385                     |  64|  32|   16|          0|
    |tmp_5_reg_376                     |  64|  32|    1|          0|
    |tmp_reg_380                       |  64|  32|   16|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 338|  96|  179|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------+-----+-----+------------+---------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  inner_product|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  inner_product|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  inner_product|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  inner_product|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  inner_product|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  inner_product|  return value|
|a_0_address0  |  out|    2|   ap_memory|            a_0|         array|
|a_0_ce0       |  out|    1|   ap_memory|            a_0|         array|
|a_0_q0        |   in|   16|   ap_memory|            a_0|         array|
|a_0_address1  |  out|    2|   ap_memory|            a_0|         array|
|a_0_ce1       |  out|    1|   ap_memory|            a_0|         array|
|a_0_q1        |   in|   16|   ap_memory|            a_0|         array|
|a_1_address0  |  out|    2|   ap_memory|            a_1|         array|
|a_1_ce0       |  out|    1|   ap_memory|            a_1|         array|
|a_1_q0        |   in|   16|   ap_memory|            a_1|         array|
|a_1_address1  |  out|    2|   ap_memory|            a_1|         array|
|a_1_ce1       |  out|    1|   ap_memory|            a_1|         array|
|a_1_q1        |   in|   16|   ap_memory|            a_1|         array|
|b_0_address0  |  out|    2|   ap_memory|            b_0|         array|
|b_0_ce0       |  out|    1|   ap_memory|            b_0|         array|
|b_0_q0        |   in|   16|   ap_memory|            b_0|         array|
|b_0_address1  |  out|    2|   ap_memory|            b_0|         array|
|b_0_ce1       |  out|    1|   ap_memory|            b_0|         array|
|b_0_q1        |   in|   16|   ap_memory|            b_0|         array|
|b_1_address0  |  out|    2|   ap_memory|            b_1|         array|
|b_1_ce0       |  out|    1|   ap_memory|            b_1|         array|
|b_1_q0        |   in|   16|   ap_memory|            b_1|         array|
|b_1_address1  |  out|    2|   ap_memory|            b_1|         array|
|b_1_ce1       |  out|    1|   ap_memory|            b_1|         array|
|b_1_q1        |   in|   16|   ap_memory|            b_1|         array|
|s             |  out|   16|      ap_vld|              s|       pointer|
|s_ap_vld      |  out|    1|      ap_vld|              s|       pointer|
+--------------+-----+-----+------------+---------------+--------------+

