set sdc_version 1.9


# ****************************************************
# coreConsultant generated intent command file for design: interconnect_ip
# Generator version: 2.0
# Generated at: 17:36:07 on 12/07/15
# ****************************************************
# Clock waveform definitions and synthesis directives.
create_clock [get_ports {HCLK_hclk}] -name HCLK_hclk -period 6000 -waveform {0 3000} 
set_clock_uncertainty 0 [get_clocks {HCLK_hclk}] 
set_clock_latency 0 [get_clocks {HCLK_hclk}] 
set_clock_latency -source 0 [get_clocks {HCLK_hclk}]
create_clock [get_ports {PCLK_pclk}] -name PCLK_pclk -period 6000 -waveform {0 3000} 
set_clock_uncertainty 0 [get_clocks {PCLK_pclk}] 
set_clock_latency 0 [get_clocks {PCLK_pclk}] 
set_clock_latency -source 0 [get_clocks {PCLK_pclk}]
create_clock [get_ports {i_i2c_ic_clk}] -name i_i2c_ic_clk -period 6000 -waveform {0 3000} 
set_clock_uncertainty 0 [get_clocks {i_i2c_ic_clk}] 
set_clock_latency 0 [get_clocks {i_i2c_ic_clk}] 
set_clock_latency -source 0 [get_clocks {i_i2c_ic_clk}]
create_clock [get_ports {i_ssi_ssi_clk}] -name i_ssi_ssi_clk -period 40000 -waveform {0 20000} 
set_clock_uncertainty 0 [get_clocks {i_ssi_ssi_clk}] 
set_clock_latency 0 [get_clocks {i_ssi_ssi_clk}] 
set_clock_latency -source 0 [get_clocks {i_ssi_ssi_clk}]
# Virtual clock definitions.
# Operating conditions for the design.
set_operating_conditions nom_pvt -library vtvt_tsmc180
# Minimum/Maximum delay values (arrival times) for input ports.
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[31]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[31]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[30]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[30]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[29]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[29]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[28]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[28]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[27]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[27]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[26]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[26]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[25]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[25]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[24]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[24]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[23]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[23]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[22]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[22]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[21]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[21]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[20]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[20]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[19]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[19]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[17]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[17]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[16]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[16]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[15]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[15]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[14]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[14]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[13]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[13]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[11]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[11]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[10]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[10]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[9]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[9]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[8]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[8]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[7]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[7]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[6]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[6]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[5]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[5]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[4]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[4]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[3]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[3]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[2]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[2]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[1]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[1]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[0]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[0]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hburst}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hburst}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[1]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[1]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[0]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[0]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hlock}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hlock}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hprot}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hprot}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[2]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[2]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[1]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[1]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[0]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[0]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hsize}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hsize}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[1]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[1]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[0]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[0]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_htrans}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_htrans}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[0]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[0]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[31]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[31]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[30]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[30]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[29]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[29]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[28]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[28]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[27]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[27]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[26]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[26]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[25]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[25]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[24]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[24]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[22]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[22]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[21]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[21]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[20]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[20]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[19]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[19]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[18]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[18]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[17]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[17]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[16]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[16]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[15]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[15]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[14]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[14]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[13]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[13]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[12]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[12]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[11]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[11]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[10]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[10]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[9]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[9]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[8]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[8]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[7]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[7]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[6]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[6]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[5]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[5]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[4]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[4]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[3]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[3]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[2]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[2]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[1]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[1]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[0]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[0]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[31]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[31]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[30]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[30]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[29]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[29]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[28]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[28]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[27]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[27]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[26]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[26]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[25]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[25]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[24]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[24]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[23]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[23]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[22]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[22]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[21]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[21]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[20]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[20]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[19]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[19]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[18]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[18]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[17]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[17]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[16]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[16]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[15]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[15]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[14]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[14]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[13]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[13]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[12]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[12]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[11]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[11]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[10]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[10]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[9]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[9]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[8]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[8]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[7]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[7]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[6]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[6]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[5]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[5]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[4]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[4]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[3]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[3]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[2]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[2]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[1]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[1]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[0]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[0]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hready_resp}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hready_resp}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hresp}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hresp}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hresp[1]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hresp[1]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hresp[0]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hresp[0]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[31]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[31]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[30]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[30]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[29]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[29]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[28]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[28]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[27]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[27]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[26]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[26]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[25]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[25]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[24]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[24]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[23]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[23]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[22]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[22]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[21]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[21]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[20]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[20]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[19]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[19]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[18]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[18]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[17]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[17]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[16]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[16]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[15]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[15]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[14]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[14]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[13]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[13]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[12]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[12]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[11]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[11]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[10]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[10]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[9]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[9]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[8]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[8]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[7]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[7]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[6]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[6]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[5]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[5]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[4]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[4]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[3]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[3]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[2]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[2]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[1]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[1]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[0]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[0]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hready_resp}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hready_resp}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hresp}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hresp}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hresp[1]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hresp[1]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hresp[0]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hresp[0]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[31]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[31]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[30]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[30]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[29]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[29]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[28]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[28]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[27]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[27]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[26]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[26]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[25]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[25]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[24]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[24]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[23]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[23]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[22]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[22]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[21]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[21]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[20]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[20]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[19]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[19]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[18]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[18]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[17]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[17]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[16]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[16]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[15]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[15]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[14]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[14]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[13]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[13]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[12]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[12]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[11]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[11]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[10]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[10]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[9]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[9]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[8]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[8]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[7]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[7]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[6]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[6]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[5]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[5]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[4]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[4]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[3]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[3]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[2]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[2]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[1]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[1]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[0]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[0]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hready_resp}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hready_resp}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hresp}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hresp}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hresp[1]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hresp[1]}]
set_input_delay -add_delay -max 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hresp[0]}]
set_input_delay -add_delay -min 1200 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hresp[0]}]
set_input_delay -add_delay -max 0 -clock HCLK_hclk [get_ports {HRESETn_hresetn}]
set_input_delay -add_delay -min 0 -clock HCLK_hclk [get_ports {HRESETn_hresetn}]
set_input_delay -add_delay -max 2400 -clock PCLK_pclk [get_ports {PRESETn_presetn}]
set_input_delay -add_delay -min 2400 -clock PCLK_pclk [get_ports {PRESETn_presetn}]
set_input_delay -add_delay -max 3960 -clock HCLK_hclk [get_ports {i_apb_pclk_en}]
set_input_delay -add_delay -min 3960 -clock HCLK_hclk [get_ports {i_apb_pclk_en}]
set_input_delay -add_delay -max 2400 -clock i_i2c_ic_clk [get_ports {i_i2c_ic_clk_in_a}]
set_input_delay -add_delay -min 2400 -clock i_i2c_ic_clk [get_ports {i_i2c_ic_clk_in_a}]
set_input_delay -add_delay -max 2400 -clock i_i2c_ic_clk [get_ports {i_i2c_ic_data_in_a}]
set_input_delay -add_delay -min 2400 -clock i_i2c_ic_clk [get_ports {i_i2c_ic_data_in_a}]
set_input_delay -add_delay -max 2400 -clock i_i2c_ic_clk [get_ports {i_i2c_ic_rst_n}]
set_input_delay -add_delay -min 2400 -clock i_i2c_ic_clk [get_ports {i_i2c_ic_rst_n}]
set_input_delay -add_delay -max 34000 -clock i_ssi_ssi_clk [get_ports {i_ssi_rxd}]
set_input_delay -add_delay -min 34000 -clock i_ssi_ssi_clk [get_ports {i_ssi_rxd}]
set_input_delay -add_delay -max 36000 -clock i_ssi_ssi_clk [get_ports {i_ssi_ss_in_n}]
set_input_delay -add_delay -min 36000 -clock i_ssi_ssi_clk [get_ports {i_ssi_ss_in_n}]
set_input_delay -add_delay -max 16000 -clock i_ssi_ssi_clk [get_ports {i_ssi_ssi_rst_n}]
set_input_delay -add_delay -min 16000 -clock i_ssi_ssi_clk [get_ports {i_ssi_ssi_rst_n}]
# Minimum/Maximum delay values (external required times) for output ports.
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[31]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[31]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[29]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[29]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[28]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[28]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[27]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[27]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[26]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[26]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[25]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[25]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[24]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[24]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[23]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[23]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[22]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[22]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[21]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[21]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[20]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[20]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[19]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[19]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[18]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[18]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[17]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[17]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[16]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[16]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[15]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[15]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[14]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[14]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[13]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[13]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[12]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[12]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[11]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[11]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[10]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[10]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[9]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[9]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[8]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[8]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[7]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[7]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[6]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[6]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[5]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[5]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[4]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[4]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[3]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[3]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[2]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[2]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[1]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[1]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[0]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[0]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hready}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hready}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hresp}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hresp}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[1]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[1]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[31]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[31]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[30]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[30]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[29]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[29]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[28]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[28]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[27]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[27]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[26]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[26]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[25]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[25]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[24]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[24]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[23]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[23]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[22]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[22]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[21]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[21]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[20]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[20]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[19]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[19]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[18]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[18]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[17]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[17]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[16]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[16]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[15]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[15]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[14]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[14]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[13]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[13]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[12]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[12]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[11]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[11]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[10]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[10]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[9]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[9]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[8]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[8]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[7]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[7]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[6]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[6]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[5]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[5]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[4]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[4]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[3]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[3]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[2]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[2]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[1]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[1]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[0]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[0]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hburst}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hburst}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hburst[2]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hburst[2]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hburst[1]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hburst[1]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hburst[0]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hburst[0]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hmastlock}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hmastlock}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hprot}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hprot}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hprot[3]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hprot[3]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hprot[2]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hprot[2]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hprot[1]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hprot[1]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hprot[0]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hprot[0]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hready}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hready}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hsel}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hsel}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hsize}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hsize}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hsize[2]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hsize[2]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hsize[1]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hsize[1]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hsize[0]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hsize[0]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_htrans}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_htrans}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_htrans[1]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_htrans[1]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_htrans[0]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_htrans[0]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[31]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[31]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[30]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[30]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[29]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[29]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[28]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[28]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[27]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[27]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[26]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[26]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[25]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[25]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[24]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[24]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[23]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[23]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[22]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[22]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[21]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[21]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[20]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[20]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[19]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[19]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[18]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[18]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[17]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[17]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[16]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[16]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[15]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[15]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[14]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[14]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[13]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[13]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[12]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[12]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[11]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[11]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[10]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[10]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[9]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[9]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[8]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[8]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[7]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[7]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[6]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[6]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[5]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[5]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[4]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[4]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[3]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[3]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[2]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[2]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[1]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[1]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[0]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[0]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwrite}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PID_hwrite}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[31]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[31]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[30]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[30]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[29]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[29]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[28]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[28]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[27]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[27]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[26]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[26]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[25]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[25]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[24]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[24]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[23]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[23]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[22]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[22]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[21]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[21]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[20]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[20]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[19]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[19]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[18]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[18]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[17]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[17]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[16]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[16]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[15]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[15]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[14]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[14]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[13]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[13]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[12]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[12]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[11]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[11]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[10]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[10]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[9]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[9]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[8]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[8]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[7]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[7]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[6]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[6]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[5]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[5]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[4]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[4]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[3]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[3]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[2]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[2]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[1]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[1]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[0]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[0]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hburst}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hburst}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hburst[2]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hburst[2]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hburst[1]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hburst[1]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hburst[0]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hburst[0]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hmastlock}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hmastlock}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot[3]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot[3]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot[2]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot[2]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot[1]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot[1]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot[0]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot[0]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hready}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hready}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hsel}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hsel}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hsize}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hsize}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hsize[2]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hsize[2]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hsize[1]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hsize[1]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hsize[0]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hsize[0]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_htrans}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_htrans}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_htrans[1]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_htrans[1]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_htrans[0]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_htrans[0]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[31]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[31]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[30]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[30]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[29]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[29]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[28]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[28]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[27]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[27]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[26]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[26]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[25]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[25]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[24]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[24]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[23]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[23]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[22]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[22]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[21]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[21]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[20]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[20]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[19]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[19]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[18]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[18]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[17]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[17]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[16]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[16]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[15]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[15]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[14]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[14]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[13]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[13]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[12]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[12]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[11]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[11]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[10]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[10]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[9]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[9]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[8]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[8]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[7]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[7]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[6]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[6]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[5]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[5]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[4]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[4]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[3]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[3]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[2]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[2]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[1]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[1]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[0]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[0]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwrite}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_PWM_hwrite}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[31]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[31]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[30]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[30]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[29]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[29]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[28]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[28]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[27]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[27]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[26]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[26]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[25]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[25]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[24]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[24]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[23]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[23]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[22]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[22]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[21]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[21]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[20]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[20]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[19]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[19]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[18]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[18]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[17]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[17]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[16]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[16]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[15]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[15]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[14]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[14]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[13]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[13]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[12]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[12]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[11]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[11]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[10]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[10]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[9]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[9]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[8]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[8]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[7]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[7]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[6]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[6]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[5]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[5]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[4]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[4]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[3]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[3]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[2]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[2]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[1]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[1]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[0]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[0]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hburst}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hburst}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hburst[2]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hburst[2]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hburst[1]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hburst[1]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hburst[0]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hburst[0]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hmastlock}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hmastlock}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot[3]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot[3]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot[2]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot[2]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot[1]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot[1]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot[0]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot[0]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hready}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hready}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hsel}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hsel}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hsize}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hsize}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hsize[2]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hsize[2]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hsize[1]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hsize[1]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hsize[0]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hsize[0]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_htrans}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_htrans}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_htrans[1]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_htrans[1]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_htrans[0]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_htrans[0]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[31]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[31]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[30]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[30]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[29]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[29]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[28]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[28]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[27]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[27]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[26]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[26]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[25]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[25]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[24]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[24]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[23]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[23]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[22]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[22]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[21]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[21]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[20]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[20]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[19]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[19]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[18]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[18]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[17]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[17]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[16]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[16]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[15]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[15]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[14]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[14]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[13]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[13]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[12]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[12]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[11]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[11]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[10]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[10]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[9]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[9]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[8]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[8]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[7]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[7]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[6]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[6]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[5]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[5]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[4]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[4]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[3]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[3]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[2]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[2]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[1]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[1]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[0]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[0]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwrite}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_RAM_hwrite}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {i_ahb_hmaster_data}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {i_ahb_hmaster_data}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {i_ahb_hmaster_data[3]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {i_ahb_hmaster_data[3]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {i_ahb_hmaster_data[2]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {i_ahb_hmaster_data[2]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {i_ahb_hmaster_data[1]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {i_ahb_hmaster_data[1]}]
set_output_delay -add_delay -max 1800 -clock HCLK_hclk [get_ports {i_ahb_hmaster_data[0]}]
set_output_delay -add_delay -min 1800 -clock HCLK_hclk [get_ports {i_ahb_hmaster_data[0]}]
set_output_delay -add_delay -max 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_addr}]
set_output_delay -add_delay -min 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_addr}]
set_output_delay -add_delay -max 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_addr_10bit}]
set_output_delay -add_delay -min 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_addr_10bit}]
set_output_delay -add_delay -max 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_data}]
set_output_delay -add_delay -min 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_data}]
set_output_delay -add_delay -max 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_hs}]
set_output_delay -add_delay -min 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_hs}]
set_output_delay -add_delay -max 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_master_act}]
set_output_delay -add_delay -min 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_master_act}]
set_output_delay -add_delay -max 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_mst_cstate}]
set_output_delay -add_delay -min 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_mst_cstate}]
set_output_delay -add_delay -max 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_mst_cstate[4]}]
set_output_delay -add_delay -min 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_mst_cstate[4]}]
set_output_delay -add_delay -max 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_mst_cstate[3]}]
set_output_delay -add_delay -min 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_mst_cstate[3]}]
set_output_delay -add_delay -max 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_mst_cstate[2]}]
set_output_delay -add_delay -min 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_mst_cstate[2]}]
set_output_delay -add_delay -max 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_mst_cstate[1]}]
set_output_delay -add_delay -min 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_mst_cstate[1]}]
set_output_delay -add_delay -max 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_mst_cstate[0]}]
set_output_delay -add_delay -min 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_mst_cstate[0]}]
set_output_delay -add_delay -max 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_p_gen}]
set_output_delay -add_delay -min 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_p_gen}]
set_output_delay -add_delay -max 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_rd}]
set_output_delay -add_delay -min 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_rd}]
set_output_delay -add_delay -max 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_s_gen}]
set_output_delay -add_delay -min 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_s_gen}]
set_output_delay -add_delay -max 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_slave_act}]
set_output_delay -add_delay -min 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_slave_act}]
set_output_delay -add_delay -max 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_slv_cstate}]
set_output_delay -add_delay -min 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_slv_cstate}]
set_output_delay -add_delay -max 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_slv_cstate[3]}]
set_output_delay -add_delay -min 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_slv_cstate[3]}]
set_output_delay -add_delay -max 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_slv_cstate[2]}]
set_output_delay -add_delay -min 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_slv_cstate[2]}]
set_output_delay -add_delay -max 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_slv_cstate[1]}]
set_output_delay -add_delay -min 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_slv_cstate[1]}]
set_output_delay -add_delay -max 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_slv_cstate[0]}]
set_output_delay -add_delay -min 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_slv_cstate[0]}]
set_output_delay -add_delay -max 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_wr}]
set_output_delay -add_delay -min 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_wr}]
set_output_delay -add_delay -max 1800 -clock PCLK_pclk [get_ports {i_i2c_ic_activity_intr}]
set_output_delay -add_delay -min 1800 -clock PCLK_pclk [get_ports {i_i2c_ic_activity_intr}]
set_output_delay -add_delay -max 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_ic_clk_oe}]
set_output_delay -add_delay -min 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_ic_clk_oe}]
set_output_delay -add_delay -max 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_ic_current_src_en}]
set_output_delay -add_delay -min 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_ic_current_src_en}]
set_output_delay -add_delay -max 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_ic_data_oe}]
set_output_delay -add_delay -min 1800 -clock i_i2c_ic_clk [get_ports {i_i2c_ic_data_oe}]
set_output_delay -add_delay -max 3600 -clock PCLK_pclk [get_ports {i_i2c_ic_en}]
set_output_delay -add_delay -min 3600 -clock PCLK_pclk [get_ports {i_i2c_ic_en}]
set_output_delay -add_delay -max 1800 -clock PCLK_pclk [get_ports {i_i2c_ic_gen_call_intr}]
set_output_delay -add_delay -min 1800 -clock PCLK_pclk [get_ports {i_i2c_ic_gen_call_intr}]
set_output_delay -add_delay -max 1800 -clock PCLK_pclk [get_ports {i_i2c_ic_rd_req_intr}]
set_output_delay -add_delay -min 1800 -clock PCLK_pclk [get_ports {i_i2c_ic_rd_req_intr}]
set_output_delay -add_delay -max 1800 -clock PCLK_pclk [get_ports {i_i2c_ic_rx_done_intr}]
set_output_delay -add_delay -min 1800 -clock PCLK_pclk [get_ports {i_i2c_ic_rx_done_intr}]
set_output_delay -add_delay -max 1800 -clock PCLK_pclk [get_ports {i_i2c_ic_rx_full_intr}]
set_output_delay -add_delay -min 1800 -clock PCLK_pclk [get_ports {i_i2c_ic_rx_full_intr}]
set_output_delay -add_delay -max 1800 -clock PCLK_pclk [get_ports {i_i2c_ic_rx_over_intr}]
set_output_delay -add_delay -min 1800 -clock PCLK_pclk [get_ports {i_i2c_ic_rx_over_intr}]
set_output_delay -add_delay -max 1800 -clock PCLK_pclk [get_ports {i_i2c_ic_rx_under_intr}]
set_output_delay -add_delay -min 1800 -clock PCLK_pclk [get_ports {i_i2c_ic_rx_under_intr}]
set_output_delay -add_delay -max 1800 -clock PCLK_pclk [get_ports {i_i2c_ic_start_det_intr}]
set_output_delay -add_delay -min 1800 -clock PCLK_pclk [get_ports {i_i2c_ic_start_det_intr}]
set_output_delay -add_delay -max 1800 -clock PCLK_pclk [get_ports {i_i2c_ic_stop_det_intr}]
set_output_delay -add_delay -min 1800 -clock PCLK_pclk [get_ports {i_i2c_ic_stop_det_intr}]
set_output_delay -add_delay -max 1800 -clock PCLK_pclk [get_ports {i_i2c_ic_tx_abrt_intr}]
set_output_delay -add_delay -min 1800 -clock PCLK_pclk [get_ports {i_i2c_ic_tx_abrt_intr}]
set_output_delay -add_delay -max 1800 -clock PCLK_pclk [get_ports {i_i2c_ic_tx_empty_intr}]
set_output_delay -add_delay -min 1800 -clock PCLK_pclk [get_ports {i_i2c_ic_tx_empty_intr}]
set_output_delay -add_delay -max 1800 -clock PCLK_pclk [get_ports {i_i2c_ic_tx_over_intr}]
set_output_delay -add_delay -min 1800 -clock PCLK_pclk [get_ports {i_i2c_ic_tx_over_intr}]
set_output_delay -add_delay -max 36000 -clock i_ssi_ssi_clk [get_ports {i_ssi_sclk_out}]
set_output_delay -add_delay -min 36000 -clock i_ssi_ssi_clk [get_ports {i_ssi_sclk_out}]
set_output_delay -add_delay -max 36000 -clock i_ssi_ssi_clk [get_ports {i_ssi_ss_0_n}]
set_output_delay -add_delay -min 36000 -clock i_ssi_ssi_clk [get_ports {i_ssi_ss_0_n}]
set_output_delay -add_delay -max 4800 -clock PCLK_pclk [get_ports {i_ssi_ssi_mst_intr_n}]
set_output_delay -add_delay -min 4800 -clock PCLK_pclk [get_ports {i_ssi_ssi_mst_intr_n}]
set_output_delay -add_delay -max 36000 -clock i_ssi_ssi_clk [get_ports {i_ssi_ssi_oe_n}]
set_output_delay -add_delay -min 36000 -clock i_ssi_ssi_clk [get_ports {i_ssi_ssi_oe_n}]
set_output_delay -add_delay -max 4800 -clock PCLK_pclk [get_ports {i_ssi_ssi_rxf_intr_n}]
set_output_delay -add_delay -min 4800 -clock PCLK_pclk [get_ports {i_ssi_ssi_rxf_intr_n}]
set_output_delay -add_delay -max 4800 -clock PCLK_pclk [get_ports {i_ssi_ssi_rxo_intr_n}]
set_output_delay -add_delay -min 4800 -clock PCLK_pclk [get_ports {i_ssi_ssi_rxo_intr_n}]
set_output_delay -add_delay -max 4800 -clock PCLK_pclk [get_ports {i_ssi_ssi_rxu_intr_n}]
set_output_delay -add_delay -min 4800 -clock PCLK_pclk [get_ports {i_ssi_ssi_rxu_intr_n}]
set_output_delay -add_delay -max 5400 -clock PCLK_pclk [get_ports {i_ssi_ssi_sleep}]
set_output_delay -add_delay -min 5400 -clock PCLK_pclk [get_ports {i_ssi_ssi_sleep}]
set_output_delay -add_delay -max 4800 -clock PCLK_pclk [get_ports {i_ssi_ssi_txe_intr_n}]
set_output_delay -add_delay -min 4800 -clock PCLK_pclk [get_ports {i_ssi_ssi_txe_intr_n}]
set_output_delay -add_delay -max 4800 -clock PCLK_pclk [get_ports {i_ssi_ssi_txo_intr_n}]
set_output_delay -add_delay -min 4800 -clock PCLK_pclk [get_ports {i_ssi_ssi_txo_intr_n}]
set_output_delay -add_delay -max 36000 -clock i_ssi_ssi_clk [get_ports {i_ssi_txd}]
set_output_delay -add_delay -min 36000 -clock i_ssi_ssi_clk [get_ports {i_ssi_txd}]
# Estimated loads seen externally by ports.
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[31]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[31]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[29]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[29]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[28]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[28]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[27]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[27]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[26]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[26]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[25]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[25]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[24]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[24]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[23]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[23]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[22]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[22]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[21]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[21]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[20]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[20]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[19]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[19]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[18]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[18]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[17]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[17]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[16]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[16]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[15]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[15]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[14]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[14]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[13]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[13]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[12]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[12]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[11]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[11]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[10]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[10]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[9]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[9]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[8]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[8]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[7]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[7]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[6]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[6]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[5]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[5]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[4]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[4]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[3]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[3]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[2]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[2]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[0]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[0]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hready}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hready}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hresp}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hresp}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[31]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[31]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[30]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[30]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[29]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[29]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[28]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[28]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[27]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[27]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[26]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[26]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[25]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[25]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[24]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[24]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[23]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[23]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[22]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[22]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[21]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[21]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[20]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[20]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[19]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[19]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[18]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[18]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[17]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[17]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[16]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[16]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[15]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[15]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[14]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[14]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[13]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[13]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[12]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[12]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[11]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[11]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[10]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[10]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[9]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[9]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[8]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[8]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[7]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[7]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[6]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[6]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[5]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[5]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[4]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[4]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[3]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[3]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[2]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[2]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[0]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[0]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hburst}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hburst}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hburst[2]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hburst[2]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hburst[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hburst[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hburst[0]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hburst[0]}]
set_load -pin_load 14.3655 [get_ports {ex_i_ahb_AHB_Slave_PID_hmastlock}]
set_port_fanout_number 3 [get_ports {ex_i_ahb_AHB_Slave_PID_hmastlock}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hprot}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hprot}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hprot[3]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hprot[3]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hprot[2]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hprot[2]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hprot[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hprot[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hprot[0]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hprot[0]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hready}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hready}]
set_load -pin_load 14.3655 [get_ports {ex_i_ahb_AHB_Slave_PID_hsel}]
set_port_fanout_number 3 [get_ports {ex_i_ahb_AHB_Slave_PID_hsel}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hsize}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hsize}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hsize[2]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hsize[2]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hsize[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hsize[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hsize[0]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hsize[0]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_htrans}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_htrans}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_htrans[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_htrans[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_htrans[0]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_htrans[0]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[31]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[31]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[30]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[30]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[29]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[29]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[28]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[28]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[27]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[27]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[26]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[26]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[25]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[25]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[24]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[24]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[23]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[23]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[22]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[22]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[21]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[21]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[20]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[20]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[19]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[19]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[18]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[18]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[17]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[17]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[16]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[16]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[15]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[15]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[14]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[14]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[13]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[13]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[12]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[12]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[11]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[11]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[10]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[10]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[9]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[9]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[8]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[8]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[7]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[7]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[6]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[6]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[5]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[5]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[4]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[4]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[3]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[3]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[2]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[2]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[0]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[0]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwrite}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwrite}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[31]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[31]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[30]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[30]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[29]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[29]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[28]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[28]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[27]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[27]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[26]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[26]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[25]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[25]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[24]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[24]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[23]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[23]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[22]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[22]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[21]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[21]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[20]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[20]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[19]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[19]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[18]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[18]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[17]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[17]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[16]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[16]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[15]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[15]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[14]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[14]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[13]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[13]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[12]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[12]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[11]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[11]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[10]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[10]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[9]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[9]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[8]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[8]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[7]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[7]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[6]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[6]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[5]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[5]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[4]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[4]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[3]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[3]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[2]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[2]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[0]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[0]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hburst}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hburst}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hburst[2]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hburst[2]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hburst[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hburst[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hburst[0]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hburst[0]}]
set_load -pin_load 14.3655 [get_ports {ex_i_ahb_AHB_Slave_PWM_hmastlock}]
set_port_fanout_number 3 [get_ports {ex_i_ahb_AHB_Slave_PWM_hmastlock}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot[3]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot[3]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot[2]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot[2]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot[0]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot[0]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hready}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hready}]
set_load -pin_load 14.3655 [get_ports {ex_i_ahb_AHB_Slave_PWM_hsel}]
set_port_fanout_number 3 [get_ports {ex_i_ahb_AHB_Slave_PWM_hsel}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hsize}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hsize}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hsize[2]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hsize[2]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hsize[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hsize[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hsize[0]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hsize[0]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_htrans}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_htrans}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_htrans[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_htrans[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_htrans[0]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_htrans[0]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[31]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[31]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[30]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[30]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[29]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[29]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[28]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[28]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[27]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[27]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[26]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[26]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[25]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[25]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[24]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[24]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[23]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[23]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[22]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[22]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[21]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[21]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[20]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[20]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[19]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[19]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[18]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[18]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[17]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[17]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[16]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[16]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[15]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[15]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[14]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[14]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[13]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[13]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[12]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[12]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[11]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[11]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[10]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[10]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[9]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[9]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[8]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[8]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[7]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[7]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[6]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[6]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[5]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[5]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[4]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[4]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[3]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[3]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[2]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[2]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[0]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[0]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwrite}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwrite}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[31]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[31]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[30]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[30]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[29]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[29]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[28]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[28]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[27]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[27]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[26]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[26]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[25]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[25]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[24]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[24]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[23]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[23]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[22]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[22]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[21]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[21]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[20]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[20]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[19]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[19]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[18]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[18]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[17]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[17]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[16]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[16]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[15]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[15]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[14]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[14]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[13]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[13]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[12]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[12]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[11]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[11]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[10]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[10]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[9]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[9]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[8]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[8]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[7]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[7]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[6]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[6]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[5]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[5]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[4]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[4]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[3]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[3]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[2]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[2]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[0]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[0]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hburst}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hburst}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hburst[2]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hburst[2]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hburst[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hburst[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hburst[0]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hburst[0]}]
set_load -pin_load 14.3655 [get_ports {ex_i_ahb_AHB_Slave_RAM_hmastlock}]
set_port_fanout_number 3 [get_ports {ex_i_ahb_AHB_Slave_RAM_hmastlock}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot[3]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot[3]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot[2]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot[2]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot[0]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot[0]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hready}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hready}]
set_load -pin_load 14.3655 [get_ports {ex_i_ahb_AHB_Slave_RAM_hsel}]
set_port_fanout_number 3 [get_ports {ex_i_ahb_AHB_Slave_RAM_hsel}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hsize}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hsize}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hsize[2]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hsize[2]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hsize[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hsize[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hsize[0]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hsize[0]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_htrans}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_htrans}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_htrans[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_htrans[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_htrans[0]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_htrans[0]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[31]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[31]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[30]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[30]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[29]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[29]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[28]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[28]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[27]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[27]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[26]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[26]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[25]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[25]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[24]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[24]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[23]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[23]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[22]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[22]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[21]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[21]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[20]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[20]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[19]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[19]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[18]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[18]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[17]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[17]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[16]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[16]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[15]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[15]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[14]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[14]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[13]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[13]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[12]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[12]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[11]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[11]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[10]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[10]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[9]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[9]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[8]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[8]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[7]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[7]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[6]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[6]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[5]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[5]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[4]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[4]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[3]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[3]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[2]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[2]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[0]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[0]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwrite}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwrite}]
set_load -pin_load 14.3655 [get_ports {i_ahb_hmaster_data}]
set_port_fanout_number 3 [get_ports {i_ahb_hmaster_data}]
set_load -pin_load 14.3655 [get_ports {i_ahb_hmaster_data[3]}]
set_port_fanout_number 3 [get_ports {i_ahb_hmaster_data[3]}]
set_load -pin_load 14.3655 [get_ports {i_ahb_hmaster_data[2]}]
set_port_fanout_number 3 [get_ports {i_ahb_hmaster_data[2]}]
set_load -pin_load 14.3655 [get_ports {i_ahb_hmaster_data[1]}]
set_port_fanout_number 3 [get_ports {i_ahb_hmaster_data[1]}]
set_load -pin_load 14.3655 [get_ports {i_ahb_hmaster_data[0]}]
set_port_fanout_number 3 [get_ports {i_ahb_hmaster_data[0]}]
set_load -pin_load 14.3655 [get_ports {i_i2c_debug_addr}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_addr}]
set_load -pin_load 14.3655 [get_ports {i_i2c_debug_addr_10bit}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_addr_10bit}]
set_load -pin_load 14.3655 [get_ports {i_i2c_debug_data}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_data}]
set_load -pin_load 14.3655 [get_ports {i_i2c_debug_hs}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_hs}]
set_load -pin_load 14.3655 [get_ports {i_i2c_debug_master_act}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_master_act}]
set_load -pin_load 14.3655 [get_ports {i_i2c_debug_mst_cstate}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_mst_cstate}]
set_load -pin_load 14.3655 [get_ports {i_i2c_debug_mst_cstate[4]}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_mst_cstate[4]}]
set_load -pin_load 14.3655 [get_ports {i_i2c_debug_mst_cstate[3]}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_mst_cstate[3]}]
set_load -pin_load 14.3655 [get_ports {i_i2c_debug_mst_cstate[2]}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_mst_cstate[2]}]
set_load -pin_load 14.3655 [get_ports {i_i2c_debug_mst_cstate[1]}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_mst_cstate[1]}]
set_load -pin_load 14.3655 [get_ports {i_i2c_debug_mst_cstate[0]}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_mst_cstate[0]}]
set_load -pin_load 14.3655 [get_ports {i_i2c_debug_p_gen}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_p_gen}]
set_load -pin_load 14.3655 [get_ports {i_i2c_debug_rd}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_rd}]
set_load -pin_load 14.3655 [get_ports {i_i2c_debug_s_gen}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_s_gen}]
set_load -pin_load 14.3655 [get_ports {i_i2c_debug_slave_act}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_slave_act}]
set_load -pin_load 14.3655 [get_ports {i_i2c_debug_slv_cstate}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_slv_cstate}]
set_load -pin_load 14.3655 [get_ports {i_i2c_debug_slv_cstate[3]}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_slv_cstate[3]}]
set_load -pin_load 14.3655 [get_ports {i_i2c_debug_slv_cstate[2]}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_slv_cstate[2]}]
set_load -pin_load 14.3655 [get_ports {i_i2c_debug_slv_cstate[1]}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_slv_cstate[1]}]
set_load -pin_load 14.3655 [get_ports {i_i2c_debug_slv_cstate[0]}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_slv_cstate[0]}]
set_load -pin_load 14.3655 [get_ports {i_i2c_debug_wr}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_wr}]
set_load -pin_load 14.3655 [get_ports {i_i2c_ic_activity_intr}]
set_port_fanout_number 3 [get_ports {i_i2c_ic_activity_intr}]
set_load -pin_load 14.3655 [get_ports {i_i2c_ic_clk_oe}]
set_port_fanout_number 3 [get_ports {i_i2c_ic_clk_oe}]
set_load -pin_load 14.3655 [get_ports {i_i2c_ic_current_src_en}]
set_port_fanout_number 3 [get_ports {i_i2c_ic_current_src_en}]
set_load -pin_load 14.3655 [get_ports {i_i2c_ic_data_oe}]
set_port_fanout_number 3 [get_ports {i_i2c_ic_data_oe}]
set_load -pin_load 14.3655 [get_ports {i_i2c_ic_en}]
set_port_fanout_number 3 [get_ports {i_i2c_ic_en}]
set_load -pin_load 14.3655 [get_ports {i_i2c_ic_gen_call_intr}]
set_port_fanout_number 3 [get_ports {i_i2c_ic_gen_call_intr}]
set_load -pin_load 14.3655 [get_ports {i_i2c_ic_rd_req_intr}]
set_port_fanout_number 3 [get_ports {i_i2c_ic_rd_req_intr}]
set_load -pin_load 14.3655 [get_ports {i_i2c_ic_rx_done_intr}]
set_port_fanout_number 3 [get_ports {i_i2c_ic_rx_done_intr}]
set_load -pin_load 14.3655 [get_ports {i_i2c_ic_rx_full_intr}]
set_port_fanout_number 3 [get_ports {i_i2c_ic_rx_full_intr}]
set_load -pin_load 14.3655 [get_ports {i_i2c_ic_rx_over_intr}]
set_port_fanout_number 3 [get_ports {i_i2c_ic_rx_over_intr}]
set_load -pin_load 14.3655 [get_ports {i_i2c_ic_rx_under_intr}]
set_port_fanout_number 3 [get_ports {i_i2c_ic_rx_under_intr}]
set_load -pin_load 14.3655 [get_ports {i_i2c_ic_start_det_intr}]
set_port_fanout_number 3 [get_ports {i_i2c_ic_start_det_intr}]
set_load -pin_load 14.3655 [get_ports {i_i2c_ic_stop_det_intr}]
set_port_fanout_number 3 [get_ports {i_i2c_ic_stop_det_intr}]
set_load -pin_load 14.3655 [get_ports {i_i2c_ic_tx_abrt_intr}]
set_port_fanout_number 3 [get_ports {i_i2c_ic_tx_abrt_intr}]
set_load -pin_load 14.3655 [get_ports {i_i2c_ic_tx_empty_intr}]
set_port_fanout_number 3 [get_ports {i_i2c_ic_tx_empty_intr}]
set_load -pin_load 14.3655 [get_ports {i_i2c_ic_tx_over_intr}]
set_port_fanout_number 3 [get_ports {i_i2c_ic_tx_over_intr}]
set_load -pin_load 14.3655 [get_ports {i_ssi_sclk_out}]
set_port_fanout_number 3 [get_ports {i_ssi_sclk_out}]
set_load -pin_load 14.3655 [get_ports {i_ssi_ss_0_n}]
set_port_fanout_number 3 [get_ports {i_ssi_ss_0_n}]
set_load -pin_load 14.3655 [get_ports {i_ssi_ssi_mst_intr_n}]
set_port_fanout_number 3 [get_ports {i_ssi_ssi_mst_intr_n}]
set_load -pin_load 14.3655 [get_ports {i_ssi_ssi_oe_n}]
set_port_fanout_number 3 [get_ports {i_ssi_ssi_oe_n}]
set_load -pin_load 14.3655 [get_ports {i_ssi_ssi_rxf_intr_n}]
set_port_fanout_number 3 [get_ports {i_ssi_ssi_rxf_intr_n}]
set_load -pin_load 14.3655 [get_ports {i_ssi_ssi_rxo_intr_n}]
set_port_fanout_number 3 [get_ports {i_ssi_ssi_rxo_intr_n}]
set_load -pin_load 14.3655 [get_ports {i_ssi_ssi_rxu_intr_n}]
set_port_fanout_number 3 [get_ports {i_ssi_ssi_rxu_intr_n}]
set_load -pin_load 14.3655 [get_ports {i_ssi_ssi_sleep}]
set_port_fanout_number 3 [get_ports {i_ssi_ssi_sleep}]
set_load -pin_load 14.3655 [get_ports {i_ssi_ssi_txe_intr_n}]
set_port_fanout_number 3 [get_ports {i_ssi_ssi_txe_intr_n}]
set_load -pin_load 14.3655 [get_ports {i_ssi_ssi_txo_intr_n}]
set_port_fanout_number 3 [get_ports {i_ssi_ssi_txo_intr_n}]
set_load -pin_load 14.3655 [get_ports {i_ssi_txd}]
set_port_fanout_number 3 [get_ports {i_ssi_txd}]
# Assume the following drive cells for input ports.
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[31]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[30]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[29]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[28]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[27]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[26]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[25]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[24]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[23]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[22]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[21]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[20]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[19]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[17]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[16]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[15]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[14]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[13]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[11]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[10]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[9]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[8]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[7]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[6]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[5]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[4]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[3]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[2]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[1]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[0]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hburst}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[1]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[0]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hlock}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hprot}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[2]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[1]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[0]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hsize}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[1]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[0]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_htrans}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[0]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[31]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[30]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[29]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[28]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[27]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[26]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[25]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[24]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[22]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[21]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[20]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[19]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[18]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[17]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[16]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[15]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[14]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[13]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[12]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[11]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[10]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[9]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[8]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[7]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[6]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[5]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[4]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[3]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[2]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[1]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[0]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[31]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[30]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[29]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[28]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[27]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[26]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[25]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[24]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[23]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[22]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[21]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[20]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[19]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[18]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[17]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[16]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[15]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[14]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[13]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[12]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[11]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[10]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[9]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[8]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[7]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[6]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[5]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[4]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[3]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[2]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[1]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[0]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PID_hready_resp}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PID_hresp}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PID_hresp[1]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PID_hresp[0]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[31]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[30]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[29]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[28]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[27]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[26]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[25]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[24]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[23]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[22]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[21]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[20]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[19]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[18]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[17]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[16]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[15]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[14]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[13]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[12]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[11]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[10]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[9]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[8]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[7]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[6]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[5]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[4]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[3]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[2]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[1]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[0]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PWM_hready_resp}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PWM_hresp}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PWM_hresp[1]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_PWM_hresp[0]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[31]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[30]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[29]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[28]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[27]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[26]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[25]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[24]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[23]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[22]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[21]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[20]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[19]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[18]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[17]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[16]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[15]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[14]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[13]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[12]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[11]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[10]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[9]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[8]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[7]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[6]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[5]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[4]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[3]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[2]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[1]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[0]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_RAM_hready_resp}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_RAM_hresp}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_RAM_hresp[1]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_RAM_hresp[0]}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_drive 0 [get_ports {HRESETn_hresetn}]
set_driving_cell [get_ports {PRESETn_presetn}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {i_apb_pclk_en}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {i_i2c_ic_clk_in_a}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {i_i2c_ic_data_in_a}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {i_i2c_ic_rst_n}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {i_ssi_rxd}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {i_ssi_ss_in_n}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_driving_cell [get_ports {i_ssi_ssi_rst_n}] -library vtvt_tsmc180 -lib_cell dp_2 -pin q -no_design_rule
set_false_path -from [get_clocks PCLK_pclk] -to [get_clocks i_i2c_ic_clk]
set_false_path -from [get_clocks i_i2c_ic_clk] -to [get_clocks PCLK_pclk]

