// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dut_dut_Pipeline_VITIS_LOOP_37_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        src_buff_TVALID,
        int_1_address0,
        int_1_ce0,
        int_1_we0,
        int_1_d0,
        src_buff_TDATA,
        src_buff_TREADY,
        sub,
        int_2_address0,
        int_2_ce0,
        int_2_we0,
        int_2_d0,
        double_1_address0,
        double_1_ce0,
        double_1_we0,
        double_1_d0,
        double_2_address0,
        double_2_ce0,
        double_2_we0,
        double_2_d0,
        string_pos_1_address0,
        string_pos_1_ce0,
        string_pos_1_we0,
        string_pos_1_d0,
        string_pos_1_address1,
        string_pos_1_ce1,
        string_pos_1_we1,
        string_pos_1_d1,
        cmp85_not,
        cmp90_not,
        string_pos_2_address0,
        string_pos_2_ce0,
        string_pos_2_we0,
        string_pos_2_d0,
        string_pos_2_address1,
        string_pos_2_ce1,
        string_pos_2_we1,
        string_pos_2_d1,
        string_1_address0,
        string_1_ce0,
        string_1_we0,
        string_1_d0,
        string_2_3_address0,
        string_2_3_ce0,
        string_2_3_we0,
        string_2_3_d0,
        string_2_3_address1,
        string_2_3_ce1,
        string_2_3_we1,
        string_2_3_d1,
        string_2_2_address0,
        string_2_2_ce0,
        string_2_2_we0,
        string_2_2_d0,
        string_2_2_address1,
        string_2_2_ce1,
        string_2_2_we1,
        string_2_2_d1,
        string_2_1_address0,
        string_2_1_ce0,
        string_2_1_we0,
        string_2_1_d0,
        string_2_1_address1,
        string_2_1_ce1,
        string_2_1_we1,
        string_2_1_d1,
        string_2_address0,
        string_2_ce0,
        string_2_we0,
        string_2_d0,
        string_2_address1,
        string_2_ce1,
        string_2_we1,
        string_2_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   src_buff_TVALID;
output  [12:0] int_1_address0;
output   int_1_ce0;
output   int_1_we0;
output  [7:0] int_1_d0;
input  [7:0] src_buff_TDATA;
output   src_buff_TREADY;
input  [31:0] sub;
output  [12:0] int_2_address0;
output   int_2_ce0;
output   int_2_we0;
output  [7:0] int_2_d0;
output  [12:0] double_1_address0;
output   double_1_ce0;
output   double_1_we0;
output  [7:0] double_1_d0;
output  [12:0] double_2_address0;
output   double_2_ce0;
output   double_2_we0;
output  [7:0] double_2_d0;
output  [11:0] string_pos_1_address0;
output   string_pos_1_ce0;
output   string_pos_1_we0;
output  [7:0] string_pos_1_d0;
output  [11:0] string_pos_1_address1;
output   string_pos_1_ce1;
output   string_pos_1_we1;
output  [7:0] string_pos_1_d1;
input  [0:0] cmp85_not;
input  [0:0] cmp90_not;
output  [11:0] string_pos_2_address0;
output   string_pos_2_ce0;
output   string_pos_2_we0;
output  [7:0] string_pos_2_d0;
output  [11:0] string_pos_2_address1;
output   string_pos_2_ce1;
output   string_pos_2_we1;
output  [7:0] string_pos_2_d1;
output  [9:0] string_1_address0;
output   string_1_ce0;
output   string_1_we0;
output  [7:0] string_1_d0;
output  [12:0] string_2_3_address0;
output   string_2_3_ce0;
output   string_2_3_we0;
output  [7:0] string_2_3_d0;
output  [12:0] string_2_3_address1;
output   string_2_3_ce1;
output   string_2_3_we1;
output  [7:0] string_2_3_d1;
output  [12:0] string_2_2_address0;
output   string_2_2_ce0;
output   string_2_2_we0;
output  [7:0] string_2_2_d0;
output  [12:0] string_2_2_address1;
output   string_2_2_ce1;
output   string_2_2_we1;
output  [7:0] string_2_2_d1;
output  [12:0] string_2_1_address0;
output   string_2_1_ce0;
output   string_2_1_we0;
output  [7:0] string_2_1_d0;
output  [12:0] string_2_1_address1;
output   string_2_1_ce1;
output   string_2_1_we1;
output  [7:0] string_2_1_d1;
output  [12:0] string_2_address0;
output   string_2_ce0;
output   string_2_we0;
output  [7:0] string_2_d0;
output  [12:0] string_2_address1;
output   string_2_ce1;
output   string_2_we1;
output  [7:0] string_2_d1;

reg ap_idle;
reg int_1_ce0;
reg int_1_we0;
reg src_buff_TREADY;
reg int_2_ce0;
reg int_2_we0;
reg double_1_ce0;
reg double_1_we0;
reg double_2_ce0;
reg double_2_we0;
reg string_pos_1_ce0;
reg string_pos_1_we0;
reg string_pos_1_ce1;
reg string_pos_1_we1;
reg string_pos_2_ce0;
reg string_pos_2_we0;
reg string_pos_2_ce1;
reg string_pos_2_we1;
reg string_1_ce0;
reg string_1_we0;
reg[12:0] string_2_3_address0;
reg string_2_3_ce0;
reg string_2_3_we0;
reg[7:0] string_2_3_d0;
reg[12:0] string_2_3_address1;
reg string_2_3_ce1;
reg string_2_3_we1;
reg[7:0] string_2_3_d1;
reg[12:0] string_2_2_address0;
reg string_2_2_ce0;
reg string_2_2_we0;
reg[7:0] string_2_2_d0;
reg[12:0] string_2_2_address1;
reg string_2_2_ce1;
reg string_2_2_we1;
reg[7:0] string_2_2_d1;
reg[12:0] string_2_1_address0;
reg string_2_1_ce0;
reg string_2_1_we0;
reg[7:0] string_2_1_d0;
reg[12:0] string_2_1_address1;
reg string_2_1_ce1;
reg string_2_1_we1;
reg[7:0] string_2_1_d1;
reg[12:0] string_2_address0;
reg string_2_ce0;
reg string_2_we0;
reg[7:0] string_2_d0;
reg[12:0] string_2_address1;
reg string_2_ce1;
reg string_2_we1;
reg[7:0] string_2_d1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] icmp_ln37_fu_802_p2;
wire   [0:0] icmp_ln41_fu_818_p2;
reg    ap_predicate_op50_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    src_buff_TDATA_blk_n;
wire    ap_block_pp0_stage0;
wire   [7:0] grp_load_fu_671_p1;
reg   [7:0] reg_750;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln37_reg_1668;
reg   [0:0] icmp_ln41_reg_1672;
wire   [0:0] icmp_ln49_fu_925_p2;
wire   [7:0] and_ln_fu_943_p3;
wire   [3:0] length_fu_829_p1;
reg   [3:0] length_reg_1676;
wire   [3:0] empty_21_fu_833_p1;
reg   [3:0] empty_21_reg_1681;
reg   [3:0] empty_21_reg_1681_pp0_iter2_reg;
reg   [7:0] tmp_9_reg_1687;
reg   [7:0] tmp_9_reg_1687_pp0_iter2_reg;
wire   [14:0] trunc_ln37_fu_903_p1;
reg   [14:0] trunc_ln37_reg_1703;
reg   [0:0] icmp_ln49_reg_1710;
reg   [7:0] and_ln_reg_1714;
wire   [12:0] sub_ln63_fu_969_p2;
reg   [12:0] sub_ln63_reg_1718;
wire   [12:0] sub_ln60_fu_993_p2;
reg   [12:0] sub_ln60_reg_1723;
wire   [12:0] sub_ln54_fu_1017_p2;
reg   [12:0] sub_ln54_reg_1728;
wire   [12:0] sub_ln51_fu_1041_p2;
reg   [12:0] sub_ln51_reg_1733;
wire   [0:0] grp_fu_680_p2;
reg   [0:0] icmp_ln104_reg_1738;
wire   [0:0] and_ln106_fu_1057_p2;
reg   [0:0] and_ln106_reg_1742;
wire   [1:0] trunc_ln113_fu_1109_p1;
reg   [1:0] trunc_ln113_reg_1746;
reg   [12:0] lshr_ln3_reg_1750;
reg    ap_condition_exit_pp0_iter2_stage0;
wire   [63:0] zext_ln107_fu_1066_p1;
wire   [63:0] zext_ln113_fu_1101_p1;
wire   [63:0] zext_ln113_1_fu_1129_p1;
wire   [63:0] zext_ln113_2_fu_1153_p1;
wire   [63:0] zext_ln113_3_fu_1177_p1;
wire   [63:0] zext_ln95_fu_1260_p1;
wire   [0:0] icmp_ln68_fu_1234_p2;
wire   [63:0] zext_ln96_fu_1282_p1;
wire   [63:0] zext_ln78_fu_1382_p1;
wire   [0:0] and_ln70_fu_1319_p2;
wire   [63:0] zext_ln79_fu_1404_p1;
wire   [63:0] zext_ln63_fu_1436_p1;
wire   [63:0] zext_ln60_fu_1440_p1;
wire   [63:0] zext_ln54_fu_1444_p1;
wire   [63:0] zext_ln51_fu_1448_p1;
wire   [63:0] zext_ln113_4_fu_1467_p1;
wire   [63:0] zext_ln113_5_fu_1490_p1;
wire   [63:0] zext_ln113_6_fu_1513_p1;
wire   [63:0] zext_ln115_fu_1521_p1;
reg   [16:0] byte_idx_fu_168;
wire   [16:0] select_ln18_fu_882_p3;
wire    ap_loop_init;
reg   [16:0] i_fu_172;
wire   [16:0] add_ln37_fu_808_p2;
reg   [31:0] row_id_fu_176;
wire   [31:0] row_id_1_fu_1293_p2;
reg   [31:0] string_2_idx_fu_180;
wire   [31:0] string_2_idx_1_fu_1201_p2;
reg   [31:0] string_1_idx_fu_184;
wire   [31:0] string_1_idx_1_fu_1071_p2;
reg   [31:0] string_pos_2_num_fu_188;
wire   [31:0] accu_length_2_fu_1425_p2;
reg   [31:0] string_pos_1_num_fu_192;
wire   [31:0] accu_length_fu_1351_p2;
reg   [31:0] string_pos_2_idx_fu_196;
wire   [31:0] string_pos_2_idx_1_fu_1287_p2;
reg   [31:0] string_pos_1_idx_fu_200;
wire   [31:0] string_pos_1_idx_1_fu_1409_p2;
reg   [7:0] tmp_fu_204;
reg   [7:0] tmp_1_fu_208;
reg   [7:0] tmp_2_fu_212;
reg   [7:0] tmp_3_fu_216;
reg   [7:0] tmp_4_fu_220;
reg   [7:0] tmp_5_fu_224;
reg   [7:0] tmp_6_fu_228;
reg   [7:0] tmp_7_fu_232;
reg   [7:0] tmp_8_fu_236;
wire   [31:0] zext_ln37_fu_814_p1;
wire   [16:0] add_ln18_fu_870_p2;
wire   [0:0] icmp_ln18_fu_876_p2;
wire   [3:0] tmp_s_fu_933_p4;
wire   [9:0] trunc_ln63_fu_951_p1;
wire   [12:0] shl_ln3_fu_955_p3;
wire   [12:0] add_ln63_fu_963_p2;
wire   [12:0] zext_ln45_fu_910_p1;
wire   [9:0] trunc_ln60_fu_975_p1;
wire   [12:0] shl_ln2_fu_979_p3;
wire   [12:0] add_ln60_fu_987_p2;
wire   [9:0] trunc_ln54_fu_999_p1;
wire   [12:0] shl_ln1_fu_1003_p3;
wire   [12:0] add_ln54_fu_1011_p2;
wire   [9:0] trunc_ln51_fu_1023_p1;
wire   [12:0] shl_ln_fu_1027_p3;
wire   [12:0] add_ln51_fu_1035_p2;
wire   [0:0] grp_fu_686_p2;
wire   [0:0] grp_fu_692_p2;
wire   [0:0] or_ln106_fu_1047_p2;
wire   [0:0] or_ln106_1_fu_1052_p2;
wire   [14:0] add_ln113_fu_1085_p2;
wire   [12:0] lshr_ln_fu_1091_p4;
wire   [14:0] add_ln113_1_fu_1113_p2;
wire   [12:0] lshr_ln113_1_fu_1119_p4;
wire   [14:0] add_ln113_2_fu_1137_p2;
wire   [12:0] lshr_ln113_2_fu_1143_p4;
wire   [14:0] add_ln113_3_fu_1161_p2;
wire   [12:0] lshr_ln113_3_fu_1167_p4;
wire   [31:0] zext_ln42_fu_907_p1;
wire   [3:0] tmp_10_fu_1216_p4;
wire   [7:0] and_ln1_fu_1226_p3;
wire   [9:0] trunc_ln93_fu_1243_p1;
wire   [11:0] rrr_1_fu_1247_p3;
wire   [11:0] or_ln96_fu_1276_p2;
wire   [0:0] or_ln70_fu_1309_p2;
wire   [0:0] or_ln70_1_fu_1314_p2;
wire   [3:0] trunc_ln68_fu_1212_p1;
wire   [31:0] zext_ln86_fu_1329_p1;
wire   [15:0] trunc_ln72_1_fu_1347_p1;
wire   [15:0] zext_ln72_fu_1343_p1;
wire   [9:0] trunc_ln76_fu_1363_p1;
wire   [7:0] zext_ln86_1_fu_1325_p1;
wire   [7:0] trunc_ln72_fu_1339_p1;
wire   [11:0] rrr_fu_1367_p3;
wire   [15:0] add_ln72_1_fu_1357_p2;
wire   [11:0] or_ln79_fu_1398_p2;
wire   [14:0] add_ln113_4_fu_1452_p2;
wire   [12:0] lshr_ln113_4_fu_1457_p4;
wire   [14:0] add_ln113_5_fu_1475_p2;
wire   [12:0] lshr_ln113_5_fu_1480_p4;
wire   [14:0] add_ln113_6_fu_1498_p2;
wire   [12:0] lshr_ln113_6_fu_1503_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op146_store_state3;
reg    ap_enable_operation_146;
reg    ap_enable_state3_pp0_iter2_stage0;
reg    ap_predicate_op166_store_state3;
reg    ap_enable_operation_166;
reg    ap_predicate_op195_store_state3;
reg    ap_enable_operation_195;
reg    ap_predicate_op206_store_state3;
reg    ap_enable_operation_206;
reg    ap_predicate_op313_store_state4;
reg    ap_enable_operation_313;
reg    ap_enable_state4_pp0_iter3_stage0;
reg    ap_predicate_op332_store_state4;
reg    ap_enable_operation_332;
reg    ap_predicate_op360_store_state4;
reg    ap_enable_operation_360;
reg    ap_predicate_op367_store_state4;
reg    ap_enable_operation_367;
reg    ap_predicate_op149_store_state3;
reg    ap_enable_operation_149;
reg    ap_predicate_op175_store_state3;
reg    ap_enable_operation_175;
reg    ap_predicate_op189_store_state3;
reg    ap_enable_operation_189;
reg    ap_predicate_op209_store_state3;
reg    ap_enable_operation_209;
reg    ap_predicate_op316_store_state4;
reg    ap_enable_operation_316;
reg    ap_predicate_op341_store_state4;
reg    ap_enable_operation_341;
reg    ap_predicate_op354_store_state4;
reg    ap_enable_operation_354;
reg    ap_predicate_op369_store_state4;
reg    ap_enable_operation_369;
reg    ap_predicate_op152_store_state3;
reg    ap_enable_operation_152;
reg    ap_predicate_op169_store_state3;
reg    ap_enable_operation_169;
reg    ap_predicate_op186_store_state3;
reg    ap_enable_operation_186;
reg    ap_predicate_op215_store_state3;
reg    ap_enable_operation_215;
reg    ap_predicate_op319_store_state4;
reg    ap_enable_operation_319;
reg    ap_predicate_op335_store_state4;
reg    ap_enable_operation_335;
reg    ap_predicate_op351_store_state4;
reg    ap_enable_operation_351;
reg    ap_predicate_op373_store_state4;
reg    ap_enable_operation_373;
reg    ap_predicate_op155_store_state3;
reg    ap_enable_operation_155;
reg    ap_predicate_op172_store_state3;
reg    ap_enable_operation_172;
reg    ap_predicate_op192_store_state3;
reg    ap_enable_operation_192;
reg    ap_predicate_op212_store_state3;
reg    ap_enable_operation_212;
reg    ap_predicate_op322_store_state4;
reg    ap_enable_operation_322;
reg    ap_predicate_op338_store_state4;
reg    ap_enable_operation_338;
reg    ap_predicate_op357_store_state4;
reg    ap_enable_operation_357;
reg    ap_predicate_op371_store_state4;
reg    ap_enable_operation_371;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_1259;
reg    ap_condition_1262;
reg    ap_condition_1265;
reg    ap_condition_628;
reg    ap_condition_648;
reg    ap_condition_634;
reg    ap_condition_641;
reg    ap_condition_568;
reg    ap_condition_584;
reg    ap_condition_576;
reg    ap_condition_561;
reg    ap_condition_1284;
reg    ap_condition_1287;
reg    ap_condition_1290;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_done_reg = 1'b0;
end

dut_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter2_stage0)) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            byte_idx_fu_168 <= 17'd0;
        end else if ((1'b1 == ap_condition_1259)) begin
            byte_idx_fu_168 <= select_ln18_fu_882_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_172 <= 17'd0;
        end else if ((1'b1 == ap_condition_1259)) begin
            i_fu_172 <= add_ln37_fu_808_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            row_id_fu_176 <= 32'd0;
        end else if ((1'b1 == ap_condition_1262)) begin
            row_id_fu_176 <= row_id_1_fu_1293_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            string_1_idx_fu_184 <= 32'd0;
        end else if ((1'b1 == ap_condition_1265)) begin
            string_1_idx_fu_184 <= string_1_idx_1_fu_1071_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            string_2_idx_fu_180 <= 32'd0;
        end else if ((1'b1 == ap_condition_1284)) begin
            string_2_idx_fu_180 <= string_2_idx_1_fu_1201_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            string_pos_1_idx_fu_200 <= 32'd1;
        end else if ((1'b1 == ap_condition_1287)) begin
            string_pos_1_idx_fu_200 <= string_pos_1_idx_1_fu_1409_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            string_pos_1_num_fu_192 <= 32'd0;
        end else if ((1'b1 == ap_condition_1287)) begin
            string_pos_1_num_fu_192 <= accu_length_fu_1351_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            string_pos_2_idx_fu_196 <= 32'd1;
        end else if ((1'b1 == ap_condition_1262)) begin
            string_pos_2_idx_fu_196 <= string_pos_2_idx_1_fu_1287_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            string_pos_2_num_fu_188 <= 32'd0;
        end else if ((1'b1 == ap_condition_1290)) begin
            string_pos_2_num_fu_188 <= accu_length_2_fu_1425_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0))))) begin
        and_ln106_reg_1742 <= and_ln106_fu_1057_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln49_fu_925_p2 == 1'd1) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0))) begin
        and_ln_reg_1714[7 : 4] <= and_ln_fu_943_p3[7 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        icmp_ln37_reg_1668 <= icmp_ln37_fu_802_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln41_fu_818_p2 == 1'd0) & (icmp_ln37_fu_802_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_21_reg_1681 <= empty_21_fu_833_p1;
        length_reg_1676 <= length_fu_829_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        empty_21_reg_1681_pp0_iter2_reg <= empty_21_reg_1681;
        tmp_9_reg_1687_pp0_iter2_reg <= tmp_9_reg_1687;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | ((empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0))))) begin
        icmp_ln104_reg_1738 <= grp_fu_680_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln37_fu_802_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln41_reg_1672 <= icmp_ln41_fu_818_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0))) begin
        icmp_ln49_reg_1710 <= icmp_ln49_fu_925_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((1'd1 == and_ln106_fu_1057_p2) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0))))) begin
        lshr_ln3_reg_1750 <= {{string_2_idx_fu_180[14:2]}};
        trunc_ln113_reg_1746 <= trunc_ln113_fu_1109_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (8'd16 == and_ln_fu_943_p3) & (icmp_ln49_fu_925_p2 == 1'd1) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (8'd48 == and_ln_fu_943_p3) & (icmp_ln49_fu_925_p2 == 1'd1) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)))) begin
        reg_750 <= tmp_2_fu_212;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (8'd16 == and_ln_fu_943_p3) & (icmp_ln49_fu_925_p2 == 1'd1) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0) & (grp_load_fu_671_p1 == 8'd0))) begin
        sub_ln51_reg_1733 <= sub_ln51_fu_1041_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (8'd16 == and_ln_fu_943_p3) & (icmp_ln49_fu_925_p2 == 1'd1) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0) & (grp_load_fu_671_p1 == 8'd1))) begin
        sub_ln54_reg_1728 <= sub_ln54_fu_1017_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (8'd48 == and_ln_fu_943_p3) & (icmp_ln49_fu_925_p2 == 1'd1) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0) & (grp_load_fu_671_p1 == 8'd2))) begin
        sub_ln60_reg_1723 <= sub_ln60_fu_993_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (8'd48 == and_ln_fu_943_p3) & (icmp_ln49_fu_925_p2 == 1'd1) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0) & (grp_load_fu_671_p1 == 8'd3))) begin
        sub_ln63_reg_1718 <= sub_ln63_fu_969_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln41_fu_818_p2 == 1'd0) & (icmp_ln37_fu_802_p2 == 1'd0) & (empty_21_fu_833_p1 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_1_fu_208 <= src_buff_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln41_fu_818_p2 == 1'd0) & (icmp_ln37_fu_802_p2 == 1'd0) & (empty_21_fu_833_p1 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_2_fu_212 <= src_buff_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (empty_21_reg_1681 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0))) begin
        tmp_3_fu_216 <= tmp_9_reg_1687;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (empty_21_reg_1681 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0))) begin
        tmp_4_fu_220 <= tmp_9_reg_1687;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (empty_21_reg_1681 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0))) begin
        tmp_5_fu_224 <= tmp_9_reg_1687;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln41_fu_818_p2 == 1'd0) & (icmp_ln37_fu_802_p2 == 1'd0) & (empty_21_fu_833_p1 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_6_fu_228 <= src_buff_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln41_fu_818_p2 == 1'd0) & (icmp_ln37_fu_802_p2 == 1'd0) & (empty_21_fu_833_p1 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_7_fu_232 <= src_buff_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln41_fu_818_p2 == 1'd0) & (icmp_ln37_fu_802_p2 == 1'd0) & (empty_21_fu_833_p1 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_8_fu_236 <= src_buff_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op50_read_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_9_reg_1687 <= src_buff_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln41_fu_818_p2 == 1'd0) & (icmp_ln37_fu_802_p2 == 1'd0) & (empty_21_fu_833_p1 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_fu_204 <= src_buff_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln37_reg_1668 == 1'd0))) begin
        trunc_ln37_reg_1703 <= trunc_ln37_fu_903_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((icmp_ln41_fu_818_p2 == 1'd1) | (icmp_ln37_fu_802_p2 == 1'd1)))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((icmp_ln41_reg_1672 == 1'd1) | (icmp_ln37_reg_1668 == 1'd1)))) begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        double_1_ce0 = 1'b1;
    end else begin
        double_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln49_reg_1710 == 1'd1) & (8'd48 == and_ln_reg_1714) & (reg_750 == 8'd2))) begin
        double_1_we0 = 1'b1;
    end else begin
        double_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        double_2_ce0 = 1'b1;
    end else begin
        double_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln49_reg_1710 == 1'd1) & (8'd48 == and_ln_reg_1714) & (reg_750 == 8'd3))) begin
        double_2_we0 = 1'b1;
    end else begin
        double_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        int_1_ce0 = 1'b1;
    end else begin
        int_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln49_reg_1710 == 1'd1) & (8'd16 == and_ln_reg_1714) & (reg_750 == 8'd0))) begin
        int_1_we0 = 1'b1;
    end else begin
        int_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        int_2_ce0 = 1'b1;
    end else begin
        int_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln49_reg_1710 == 1'd1) & (8'd16 == and_ln_reg_1714) & (reg_750 == 8'd1))) begin
        int_2_we0 = 1'b1;
    end else begin
        int_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op50_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        src_buff_TDATA_blk_n = src_buff_TVALID;
    end else begin
        src_buff_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op50_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        src_buff_TREADY = 1'b1;
    end else begin
        src_buff_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        string_1_ce0 = 1'b1;
    end else begin
        string_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((1'd0 == and_ln106_fu_1057_p2) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd0 == and_ln106_fu_1057_p2) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0))))) begin
        string_1_we0 = 1'b1;
    end else begin
        string_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_641)) begin
            string_2_1_address0 = zext_ln115_fu_1521_p1;
        end else if ((1'b1 == ap_condition_634)) begin
            string_2_1_address0 = zext_ln113_6_fu_1513_p1;
        end else if ((1'b1 == ap_condition_648)) begin
            string_2_1_address0 = zext_ln113_5_fu_1490_p1;
        end else if ((1'b1 == ap_condition_628)) begin
            string_2_1_address0 = zext_ln113_4_fu_1467_p1;
        end else begin
            string_2_1_address0 = 'bx;
        end
    end else begin
        string_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_561)) begin
            string_2_1_address1 = zext_ln113_3_fu_1177_p1;
        end else if ((1'b1 == ap_condition_576)) begin
            string_2_1_address1 = zext_ln113_2_fu_1153_p1;
        end else if ((1'b1 == ap_condition_584)) begin
            string_2_1_address1 = zext_ln113_1_fu_1129_p1;
        end else if ((1'b1 == ap_condition_568)) begin
            string_2_1_address1 = zext_ln113_fu_1101_p1;
        end else begin
            string_2_1_address1 = 'bx;
        end
    end else begin
        string_2_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd3) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd3) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd1) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd1) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd2) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd2) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd0) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd0) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)))))) begin
        string_2_1_ce0 = 1'b1;
    end else begin
        string_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd3) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd3) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd2) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd2) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd0) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd0) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd1) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd1) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)))))) begin
        string_2_1_ce1 = 1'b1;
    end else begin
        string_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_641)) begin
            string_2_1_d0 = tmp_9_reg_1687_pp0_iter2_reg;
        end else if ((1'b1 == ap_condition_634)) begin
            string_2_1_d0 = tmp_3_fu_216;
        end else if ((1'b1 == ap_condition_648)) begin
            string_2_1_d0 = tmp_4_fu_220;
        end else if ((1'b1 == ap_condition_628)) begin
            string_2_1_d0 = tmp_5_fu_224;
        end else begin
            string_2_1_d0 = 'bx;
        end
    end else begin
        string_2_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_561)) begin
            string_2_1_d1 = tmp_6_fu_228;
        end else if ((1'b1 == ap_condition_576)) begin
            string_2_1_d1 = tmp_7_fu_232;
        end else if ((1'b1 == ap_condition_584)) begin
            string_2_1_d1 = tmp_8_fu_236;
        end else if ((1'b1 == ap_condition_568)) begin
            string_2_1_d1 = tmp_fu_204;
        end else begin
            string_2_1_d1 = 'bx;
        end
    end else begin
        string_2_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd3) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd3) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd1) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd1) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd2) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd2) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd0) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd0) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)))))) begin
        string_2_1_we0 = 1'b1;
    end else begin
        string_2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd3) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd3) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd2) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd2) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd0) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd0) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd1) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd1) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)))))) begin
        string_2_1_we1 = 1'b1;
    end else begin
        string_2_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_634)) begin
            string_2_2_address0 = zext_ln115_fu_1521_p1;
        end else if ((1'b1 == ap_condition_648)) begin
            string_2_2_address0 = zext_ln113_6_fu_1513_p1;
        end else if ((1'b1 == ap_condition_628)) begin
            string_2_2_address0 = zext_ln113_5_fu_1490_p1;
        end else if ((1'b1 == ap_condition_641)) begin
            string_2_2_address0 = zext_ln113_4_fu_1467_p1;
        end else begin
            string_2_2_address0 = 'bx;
        end
    end else begin
        string_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_576)) begin
            string_2_2_address1 = zext_ln113_3_fu_1177_p1;
        end else if ((1'b1 == ap_condition_584)) begin
            string_2_2_address1 = zext_ln113_2_fu_1153_p1;
        end else if ((1'b1 == ap_condition_568)) begin
            string_2_2_address1 = zext_ln113_1_fu_1129_p1;
        end else if ((1'b1 == ap_condition_561)) begin
            string_2_2_address1 = zext_ln113_fu_1101_p1;
        end else begin
            string_2_2_address1 = 'bx;
        end
    end else begin
        string_2_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd3) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd3) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd1) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd1) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd2) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd2) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd0) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd0) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)))))) begin
        string_2_2_ce0 = 1'b1;
    end else begin
        string_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd3) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd3) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd2) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd2) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd0) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd0) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd1) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd1) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)))))) begin
        string_2_2_ce1 = 1'b1;
    end else begin
        string_2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_634)) begin
            string_2_2_d0 = tmp_9_reg_1687_pp0_iter2_reg;
        end else if ((1'b1 == ap_condition_648)) begin
            string_2_2_d0 = tmp_3_fu_216;
        end else if ((1'b1 == ap_condition_628)) begin
            string_2_2_d0 = tmp_4_fu_220;
        end else if ((1'b1 == ap_condition_641)) begin
            string_2_2_d0 = tmp_5_fu_224;
        end else begin
            string_2_2_d0 = 'bx;
        end
    end else begin
        string_2_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_576)) begin
            string_2_2_d1 = tmp_6_fu_228;
        end else if ((1'b1 == ap_condition_584)) begin
            string_2_2_d1 = tmp_7_fu_232;
        end else if ((1'b1 == ap_condition_568)) begin
            string_2_2_d1 = tmp_8_fu_236;
        end else if ((1'b1 == ap_condition_561)) begin
            string_2_2_d1 = tmp_fu_204;
        end else begin
            string_2_2_d1 = 'bx;
        end
    end else begin
        string_2_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd3) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd3) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd1) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd1) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd2) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd2) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd0) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd0) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)))))) begin
        string_2_2_we0 = 1'b1;
    end else begin
        string_2_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd3) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd3) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd2) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd2) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd0) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd0) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd1) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd1) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)))))) begin
        string_2_2_we1 = 1'b1;
    end else begin
        string_2_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_648)) begin
            string_2_3_address0 = zext_ln115_fu_1521_p1;
        end else if ((1'b1 == ap_condition_628)) begin
            string_2_3_address0 = zext_ln113_6_fu_1513_p1;
        end else if ((1'b1 == ap_condition_641)) begin
            string_2_3_address0 = zext_ln113_5_fu_1490_p1;
        end else if ((1'b1 == ap_condition_634)) begin
            string_2_3_address0 = zext_ln113_4_fu_1467_p1;
        end else begin
            string_2_3_address0 = 'bx;
        end
    end else begin
        string_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_584)) begin
            string_2_3_address1 = zext_ln113_3_fu_1177_p1;
        end else if ((1'b1 == ap_condition_568)) begin
            string_2_3_address1 = zext_ln113_2_fu_1153_p1;
        end else if ((1'b1 == ap_condition_561)) begin
            string_2_3_address1 = zext_ln113_1_fu_1129_p1;
        end else if ((1'b1 == ap_condition_576)) begin
            string_2_3_address1 = zext_ln113_fu_1101_p1;
        end else begin
            string_2_3_address1 = 'bx;
        end
    end else begin
        string_2_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd3) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd3) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd1) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd1) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd2) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd2) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd0) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd0) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)))))) begin
        string_2_3_ce0 = 1'b1;
    end else begin
        string_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd3) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd3) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd2) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd2) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd0) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd0) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd1) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd1) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)))))) begin
        string_2_3_ce1 = 1'b1;
    end else begin
        string_2_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_648)) begin
            string_2_3_d0 = tmp_9_reg_1687_pp0_iter2_reg;
        end else if ((1'b1 == ap_condition_628)) begin
            string_2_3_d0 = tmp_3_fu_216;
        end else if ((1'b1 == ap_condition_641)) begin
            string_2_3_d0 = tmp_4_fu_220;
        end else if ((1'b1 == ap_condition_634)) begin
            string_2_3_d0 = tmp_5_fu_224;
        end else begin
            string_2_3_d0 = 'bx;
        end
    end else begin
        string_2_3_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_584)) begin
            string_2_3_d1 = tmp_6_fu_228;
        end else if ((1'b1 == ap_condition_568)) begin
            string_2_3_d1 = tmp_7_fu_232;
        end else if ((1'b1 == ap_condition_561)) begin
            string_2_3_d1 = tmp_8_fu_236;
        end else if ((1'b1 == ap_condition_576)) begin
            string_2_3_d1 = tmp_fu_204;
        end else begin
            string_2_3_d1 = 'bx;
        end
    end else begin
        string_2_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd3) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd3) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd1) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd1) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd2) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd2) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd0) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd0) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)))))) begin
        string_2_3_we0 = 1'b1;
    end else begin
        string_2_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd3) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd3) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd2) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd2) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd0) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd0) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd1) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd1) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)))))) begin
        string_2_3_we1 = 1'b1;
    end else begin
        string_2_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_628)) begin
            string_2_address0 = zext_ln115_fu_1521_p1;
        end else if ((1'b1 == ap_condition_641)) begin
            string_2_address0 = zext_ln113_6_fu_1513_p1;
        end else if ((1'b1 == ap_condition_634)) begin
            string_2_address0 = zext_ln113_5_fu_1490_p1;
        end else if ((1'b1 == ap_condition_648)) begin
            string_2_address0 = zext_ln113_4_fu_1467_p1;
        end else begin
            string_2_address0 = 'bx;
        end
    end else begin
        string_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_568)) begin
            string_2_address1 = zext_ln113_3_fu_1177_p1;
        end else if ((1'b1 == ap_condition_561)) begin
            string_2_address1 = zext_ln113_2_fu_1153_p1;
        end else if ((1'b1 == ap_condition_576)) begin
            string_2_address1 = zext_ln113_1_fu_1129_p1;
        end else if ((1'b1 == ap_condition_584)) begin
            string_2_address1 = zext_ln113_fu_1101_p1;
        end else begin
            string_2_address1 = 'bx;
        end
    end else begin
        string_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd3) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd3) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd1) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd1) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd2) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd2) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd0) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd0) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)))))) begin
        string_2_ce0 = 1'b1;
    end else begin
        string_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd3) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd3) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd2) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd2) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd0) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd0) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd1) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd1) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)))))) begin
        string_2_ce1 = 1'b1;
    end else begin
        string_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_628)) begin
            string_2_d0 = tmp_9_reg_1687_pp0_iter2_reg;
        end else if ((1'b1 == ap_condition_641)) begin
            string_2_d0 = tmp_3_fu_216;
        end else if ((1'b1 == ap_condition_634)) begin
            string_2_d0 = tmp_4_fu_220;
        end else if ((1'b1 == ap_condition_648)) begin
            string_2_d0 = tmp_5_fu_224;
        end else begin
            string_2_d0 = 'bx;
        end
    end else begin
        string_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_568)) begin
            string_2_d1 = tmp_6_fu_228;
        end else if ((1'b1 == ap_condition_561)) begin
            string_2_d1 = tmp_7_fu_232;
        end else if ((1'b1 == ap_condition_576)) begin
            string_2_d1 = tmp_8_fu_236;
        end else if ((1'b1 == ap_condition_584)) begin
            string_2_d1 = tmp_fu_204;
        end else begin
            string_2_d1 = 'bx;
        end
    end else begin
        string_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd3) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd3) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd1) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd1) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd2) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd2) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd0) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd0) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)))))) begin
        string_2_we0 = 1'b1;
    end else begin
        string_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd3) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd3) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd2) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd2) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd0) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd0) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd1) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd1) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)))))) begin
        string_2_we1 = 1'b1;
    end else begin
        string_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        string_pos_1_ce0 = 1'b1;
    end else begin
        string_pos_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        string_pos_1_ce1 = 1'b1;
    end else begin
        string_pos_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((1'd0 == and_ln70_fu_1319_p2) & (icmp_ln68_fu_1234_p2 == 1'd1) & (empty_21_reg_1681 == 4'd3) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd0 == and_ln70_fu_1319_p2) & (icmp_ln68_fu_1234_p2 == 1'd1) & (empty_21_reg_1681 == 4'd3) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0))))) begin
        string_pos_1_we0 = 1'b1;
    end else begin
        string_pos_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((1'd0 == and_ln70_fu_1319_p2) & (icmp_ln68_fu_1234_p2 == 1'd1) & (empty_21_reg_1681 == 4'd3) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd0 == and_ln70_fu_1319_p2) & (icmp_ln68_fu_1234_p2 == 1'd1) & (empty_21_reg_1681 == 4'd3) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0))))) begin
        string_pos_1_we1 = 1'b1;
    end else begin
        string_pos_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        string_pos_2_ce0 = 1'b1;
    end else begin
        string_pos_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        string_pos_2_ce1 = 1'b1;
    end else begin
        string_pos_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((icmp_ln68_fu_1234_p2 == 1'd0) & (grp_fu_680_p2 == 1'd1) & (empty_21_reg_1681 == 4'd3) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (icmp_ln68_fu_1234_p2 == 1'd0) & (grp_fu_680_p2 == 1'd1) & (empty_21_reg_1681 == 4'd3) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0))))) begin
        string_pos_2_we0 = 1'b1;
    end else begin
        string_pos_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((icmp_ln68_fu_1234_p2 == 1'd0) & (grp_fu_680_p2 == 1'd1) & (empty_21_reg_1681 == 4'd3) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (icmp_ln68_fu_1234_p2 == 1'd0) & (grp_fu_680_p2 == 1'd1) & (empty_21_reg_1681 == 4'd3) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0))))) begin
        string_pos_2_we1 = 1'b1;
    end else begin
        string_pos_2_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign accu_length_2_fu_1425_p2 = (string_pos_2_num_fu_188 + zext_ln86_fu_1329_p1);

assign accu_length_fu_1351_p2 = (string_pos_1_num_fu_192 + zext_ln86_fu_1329_p1);

assign add_ln113_1_fu_1113_p2 = (trunc_ln37_fu_903_p1 + 15'd2);

assign add_ln113_2_fu_1137_p2 = (trunc_ln37_fu_903_p1 + 15'd3);

assign add_ln113_3_fu_1161_p2 = (trunc_ln37_fu_903_p1 + 15'd4);

assign add_ln113_4_fu_1452_p2 = (trunc_ln37_reg_1703 + 15'd5);

assign add_ln113_5_fu_1475_p2 = (trunc_ln37_reg_1703 + 15'd6);

assign add_ln113_6_fu_1498_p2 = (trunc_ln37_reg_1703 + 15'd7);

assign add_ln113_fu_1085_p2 = (trunc_ln37_fu_903_p1 + 15'd1);

assign add_ln18_fu_870_p2 = (byte_idx_fu_168 + 17'd1);

assign add_ln37_fu_808_p2 = (i_fu_172 + 17'd1);

assign add_ln51_fu_1035_p2 = (shl_ln_fu_1027_p3 + 13'd10);

assign add_ln54_fu_1011_p2 = (shl_ln1_fu_1003_p3 + 13'd10);

assign add_ln60_fu_987_p2 = (shl_ln2_fu_979_p3 + 13'd10);

assign add_ln63_fu_963_p2 = (shl_ln3_fu_955_p3 + 13'd10);

assign add_ln72_1_fu_1357_p2 = (trunc_ln72_1_fu_1347_p1 + zext_ln72_fu_1343_p1);

assign and_ln106_fu_1057_p2 = (or_ln106_fu_1047_p2 & or_ln106_1_fu_1052_p2);

assign and_ln1_fu_1226_p3 = {{tmp_10_fu_1216_p4}, {4'd0}};

assign and_ln70_fu_1319_p2 = (or_ln70_fu_1309_p2 & or_ln70_1_fu_1314_p2);

assign and_ln_fu_943_p3 = {{tmp_s_fu_933_p4}, {4'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_predicate_op50_read_state2 == 1'b1) & (src_buff_TVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_predicate_op50_read_state2 == 1'b1) & (src_buff_TVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op50_read_state2 == 1'b1) & (src_buff_TVALID == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1259 = ((icmp_ln41_fu_818_p2 == 1'd0) & (icmp_ln37_fu_802_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_1262 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (((icmp_ln68_fu_1234_p2 == 1'd0) & (grp_fu_680_p2 == 1'd1) & (empty_21_reg_1681 == 4'd3) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (icmp_ln68_fu_1234_p2 == 1'd0) & (grp_fu_680_p2 == 1'd1) & (empty_21_reg_1681 == 4'd3) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0))));
end

always @ (*) begin
    ap_condition_1265 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (((1'd0 == and_ln106_fu_1057_p2) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd0 == and_ln106_fu_1057_p2) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0))));
end

always @ (*) begin
    ap_condition_1284 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (((1'd1 == and_ln106_fu_1057_p2) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0))));
end

always @ (*) begin
    ap_condition_1287 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (((1'd0 == and_ln70_fu_1319_p2) & (icmp_ln68_fu_1234_p2 == 1'd1) & (empty_21_reg_1681 == 4'd3) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd0 == and_ln70_fu_1319_p2) & (icmp_ln68_fu_1234_p2 == 1'd1) & (empty_21_reg_1681 == 4'd3) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0))));
end

always @ (*) begin
    ap_condition_1290 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (((1'd1 == and_ln70_fu_1319_p2) & (icmp_ln68_fu_1234_p2 == 1'd1) & (empty_21_reg_1681 == 4'd3) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln70_fu_1319_p2) & (icmp_ln68_fu_1234_p2 == 1'd1) & (empty_21_reg_1681 == 4'd3) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0))));
end

always @ (*) begin
    ap_condition_561 = (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd1) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd1) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)));
end

always @ (*) begin
    ap_condition_568 = (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd0) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd0) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)));
end

always @ (*) begin
    ap_condition_576 = (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd2) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd2) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)));
end

always @ (*) begin
    ap_condition_584 = (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd3) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd3) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)));
end

always @ (*) begin
    ap_condition_628 = (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd0) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd0) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)));
end

always @ (*) begin
    ap_condition_634 = (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd2) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd2) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)));
end

always @ (*) begin
    ap_condition_641 = (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd1) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd1) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)));
end

always @ (*) begin
    ap_condition_648 = (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd3) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd3) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)));
end

always @ (*) begin
    ap_enable_operation_146 = (ap_predicate_op146_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_149 = (ap_predicate_op149_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_152 = (ap_predicate_op152_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_155 = (ap_predicate_op155_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_166 = (ap_predicate_op166_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_169 = (ap_predicate_op169_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_172 = (ap_predicate_op172_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_175 = (ap_predicate_op175_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_186 = (ap_predicate_op186_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_189 = (ap_predicate_op189_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_192 = (ap_predicate_op192_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_195 = (ap_predicate_op195_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_206 = (ap_predicate_op206_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_209 = (ap_predicate_op209_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_212 = (ap_predicate_op212_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_215 = (ap_predicate_op215_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_313 = (ap_predicate_op313_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_316 = (ap_predicate_op316_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_319 = (ap_predicate_op319_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_322 = (ap_predicate_op322_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_332 = (ap_predicate_op332_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_335 = (ap_predicate_op335_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_338 = (ap_predicate_op338_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_341 = (ap_predicate_op341_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_351 = (ap_predicate_op351_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_354 = (ap_predicate_op354_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_357 = (ap_predicate_op357_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_360 = (ap_predicate_op360_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_367 = (ap_predicate_op367_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_369 = (ap_predicate_op369_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_371 = (ap_predicate_op371_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_373 = (ap_predicate_op373_store_state4 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state4_pp0_iter3_stage0 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

always @ (*) begin
    ap_predicate_op146_store_state3 = (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd1) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd1) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op149_store_state3 = (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd0) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd0) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op152_store_state3 = (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd2) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd2) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op155_store_state3 = (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd3) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd3) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op166_store_state3 = (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd0) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd0) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op169_store_state3 = (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd1) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd1) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op172_store_state3 = (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd2) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd2) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op175_store_state3 = (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd3) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd3) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op186_store_state3 = (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd0) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd0) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op189_store_state3 = (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd2) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd2) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op192_store_state3 = (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd1) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd1) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op195_store_state3 = (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd3) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd3) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op206_store_state3 = (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd2) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd2) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op209_store_state3 = (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd1) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd1) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op212_store_state3 = (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd0) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd0) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op215_store_state3 = (((1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd3) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln49_fu_925_p2 == 1'd0) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)) | (~(8'd16 == and_ln_fu_943_p3) & ~(8'd48 == and_ln_fu_943_p3) & (1'd1 == and_ln106_fu_1057_p2) & (trunc_ln113_fu_1109_p1 == 2'd3) & (grp_fu_680_p2 == 1'd0) & (empty_21_reg_1681 == 4'd10) & (icmp_ln41_reg_1672 == 1'd0) & (icmp_ln37_reg_1668 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op313_store_state4 = (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd1) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd1) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)));
end

always @ (*) begin
    ap_predicate_op316_store_state4 = (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd0) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd0) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)));
end

always @ (*) begin
    ap_predicate_op319_store_state4 = (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd2) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd2) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)));
end

always @ (*) begin
    ap_predicate_op322_store_state4 = (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd3) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd3) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)));
end

always @ (*) begin
    ap_predicate_op332_store_state4 = (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd0) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd0) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)));
end

always @ (*) begin
    ap_predicate_op335_store_state4 = (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd1) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd1) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)));
end

always @ (*) begin
    ap_predicate_op338_store_state4 = (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd2) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd2) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)));
end

always @ (*) begin
    ap_predicate_op341_store_state4 = (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd3) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd3) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)));
end

always @ (*) begin
    ap_predicate_op351_store_state4 = (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd0) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd0) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)));
end

always @ (*) begin
    ap_predicate_op354_store_state4 = (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd2) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd2) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)));
end

always @ (*) begin
    ap_predicate_op357_store_state4 = (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd1) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd1) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)));
end

always @ (*) begin
    ap_predicate_op360_store_state4 = (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd3) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd3) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)));
end

always @ (*) begin
    ap_predicate_op367_store_state4 = (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd2) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd2) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)));
end

always @ (*) begin
    ap_predicate_op369_store_state4 = (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd1) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd1) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)));
end

always @ (*) begin
    ap_predicate_op371_store_state4 = (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd0) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd0) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)));
end

always @ (*) begin
    ap_predicate_op373_store_state4 = (((1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd3) & (icmp_ln104_reg_1738 == 1'd0) & (icmp_ln49_reg_1710 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)) | (~(8'd16 == and_ln_reg_1714) & ~(8'd48 == and_ln_reg_1714) & (1'd1 == and_ln106_reg_1742) & (trunc_ln113_reg_1746 == 2'd3) & (icmp_ln104_reg_1738 == 1'd0) & (empty_21_reg_1681_pp0_iter2_reg == 4'd10)));
end

always @ (*) begin
    ap_predicate_op50_read_state2 = ((icmp_ln41_fu_818_p2 == 1'd0) & (icmp_ln37_fu_802_p2 == 1'd0));
end

assign double_1_address0 = zext_ln60_fu_1440_p1;

assign double_1_d0 = tmp_9_reg_1687_pp0_iter2_reg;

assign double_2_address0 = zext_ln63_fu_1436_p1;

assign double_2_d0 = tmp_9_reg_1687_pp0_iter2_reg;

assign empty_21_fu_833_p1 = byte_idx_fu_168[3:0];

assign grp_fu_680_p2 = ((tmp_1_fu_208 == 8'd208) ? 1'b1 : 1'b0);

assign grp_fu_686_p2 = ((tmp_2_fu_212 != 8'd4) ? 1'b1 : 1'b0);

assign grp_fu_692_p2 = ((tmp_2_fu_212 != 8'd0) ? 1'b1 : 1'b0);

assign grp_load_fu_671_p1 = tmp_2_fu_212;

assign icmp_ln18_fu_876_p2 = ((add_ln18_fu_870_p2 < 17'd11) ? 1'b1 : 1'b0);

assign icmp_ln37_fu_802_p2 = ((i_fu_172 == 17'd104467) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_818_p2 = ((zext_ln37_fu_814_p1 == sub) ? 1'b1 : 1'b0);

assign icmp_ln49_fu_925_p2 = ((empty_21_reg_1681 > 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln68_fu_1234_p2 = ((and_ln1_fu_1226_p3 == 8'd80) ? 1'b1 : 1'b0);

assign int_1_address0 = zext_ln51_fu_1448_p1;

assign int_1_d0 = tmp_9_reg_1687_pp0_iter2_reg;

assign int_2_address0 = zext_ln54_fu_1444_p1;

assign int_2_d0 = tmp_9_reg_1687_pp0_iter2_reg;

assign length_fu_829_p1 = tmp_1_fu_208[3:0];

assign lshr_ln113_1_fu_1119_p4 = {{add_ln113_1_fu_1113_p2[14:2]}};

assign lshr_ln113_2_fu_1143_p4 = {{add_ln113_2_fu_1137_p2[14:2]}};

assign lshr_ln113_3_fu_1167_p4 = {{add_ln113_3_fu_1161_p2[14:2]}};

assign lshr_ln113_4_fu_1457_p4 = {{add_ln113_4_fu_1452_p2[14:2]}};

assign lshr_ln113_5_fu_1480_p4 = {{add_ln113_5_fu_1475_p2[14:2]}};

assign lshr_ln113_6_fu_1503_p4 = {{add_ln113_6_fu_1498_p2[14:2]}};

assign lshr_ln_fu_1091_p4 = {{add_ln113_fu_1085_p2[14:2]}};

assign or_ln106_1_fu_1052_p2 = (grp_fu_692_p2 | cmp90_not);

assign or_ln106_fu_1047_p2 = (grp_fu_686_p2 | cmp85_not);

assign or_ln70_1_fu_1314_p2 = (grp_fu_692_p2 | cmp90_not);

assign or_ln70_fu_1309_p2 = (grp_fu_686_p2 | cmp85_not);

assign or_ln79_fu_1398_p2 = (rrr_fu_1367_p3 | 12'd1);

assign or_ln96_fu_1276_p2 = (rrr_1_fu_1247_p3 | 12'd1);

assign row_id_1_fu_1293_p2 = (row_id_fu_176 + 32'd1);

assign rrr_1_fu_1247_p3 = {{trunc_ln93_fu_1243_p1}, {2'd0}};

assign rrr_fu_1367_p3 = {{trunc_ln76_fu_1363_p1}, {2'd0}};

assign select_ln18_fu_882_p3 = ((icmp_ln18_fu_876_p2[0:0] == 1'b1) ? add_ln18_fu_870_p2 : 17'd0);

assign shl_ln1_fu_1003_p3 = {{trunc_ln54_fu_999_p1}, {3'd0}};

assign shl_ln2_fu_979_p3 = {{trunc_ln60_fu_975_p1}, {3'd0}};

assign shl_ln3_fu_955_p3 = {{trunc_ln63_fu_951_p1}, {3'd0}};

assign shl_ln_fu_1027_p3 = {{trunc_ln51_fu_1023_p1}, {3'd0}};

assign string_1_address0 = zext_ln107_fu_1066_p1;

assign string_1_d0 = tmp_9_reg_1687;

assign string_1_idx_1_fu_1071_p2 = (string_1_idx_fu_184 + 32'd1);

assign string_2_idx_1_fu_1201_p2 = (string_2_idx_fu_180 + zext_ln42_fu_907_p1);

assign string_pos_1_address0 = zext_ln79_fu_1404_p1;

assign string_pos_1_address1 = zext_ln78_fu_1382_p1;

assign string_pos_1_d0 = {{add_ln72_1_fu_1357_p2[15:8]}};

assign string_pos_1_d1 = (zext_ln86_1_fu_1325_p1 + trunc_ln72_fu_1339_p1);

assign string_pos_1_idx_1_fu_1409_p2 = (string_pos_1_idx_fu_200 + 32'd1);

assign string_pos_2_address0 = zext_ln96_fu_1282_p1;

assign string_pos_2_address1 = zext_ln95_fu_1260_p1;

assign string_pos_2_d0 = {{string_pos_2_num_fu_188[15:8]}};

assign string_pos_2_d1 = string_pos_2_num_fu_188[7:0];

assign string_pos_2_idx_1_fu_1287_p2 = (string_pos_2_idx_fu_196 + 32'd1);

assign sub_ln51_fu_1041_p2 = (add_ln51_fu_1035_p2 - zext_ln45_fu_910_p1);

assign sub_ln54_fu_1017_p2 = (add_ln54_fu_1011_p2 - zext_ln45_fu_910_p1);

assign sub_ln60_fu_993_p2 = (add_ln60_fu_987_p2 - zext_ln45_fu_910_p1);

assign sub_ln63_fu_969_p2 = (add_ln63_fu_963_p2 - zext_ln45_fu_910_p1);

assign tmp_10_fu_1216_p4 = {{tmp_1_fu_208[7:4]}};

assign tmp_s_fu_933_p4 = {{tmp_1_fu_208[7:4]}};

assign trunc_ln113_fu_1109_p1 = string_2_idx_fu_180[1:0];

assign trunc_ln37_fu_903_p1 = string_2_idx_fu_180[14:0];

assign trunc_ln51_fu_1023_p1 = row_id_fu_176[9:0];

assign trunc_ln54_fu_999_p1 = row_id_fu_176[9:0];

assign trunc_ln60_fu_975_p1 = row_id_fu_176[9:0];

assign trunc_ln63_fu_951_p1 = row_id_fu_176[9:0];

assign trunc_ln68_fu_1212_p1 = tmp_1_fu_208[3:0];

assign trunc_ln72_1_fu_1347_p1 = string_pos_1_num_fu_192[15:0];

assign trunc_ln72_fu_1339_p1 = string_pos_1_num_fu_192[7:0];

assign trunc_ln76_fu_1363_p1 = string_pos_1_idx_fu_200[9:0];

assign trunc_ln93_fu_1243_p1 = string_pos_2_idx_fu_196[9:0];

assign zext_ln107_fu_1066_p1 = string_1_idx_fu_184;

assign zext_ln113_1_fu_1129_p1 = lshr_ln113_1_fu_1119_p4;

assign zext_ln113_2_fu_1153_p1 = lshr_ln113_2_fu_1143_p4;

assign zext_ln113_3_fu_1177_p1 = lshr_ln113_3_fu_1167_p4;

assign zext_ln113_4_fu_1467_p1 = lshr_ln113_4_fu_1457_p4;

assign zext_ln113_5_fu_1490_p1 = lshr_ln113_5_fu_1480_p4;

assign zext_ln113_6_fu_1513_p1 = lshr_ln113_6_fu_1503_p4;

assign zext_ln113_fu_1101_p1 = lshr_ln_fu_1091_p4;

assign zext_ln115_fu_1521_p1 = lshr_ln3_reg_1750;

assign zext_ln37_fu_814_p1 = i_fu_172;

assign zext_ln42_fu_907_p1 = length_reg_1676;

assign zext_ln45_fu_910_p1 = empty_21_reg_1681;

assign zext_ln51_fu_1448_p1 = sub_ln51_reg_1733;

assign zext_ln54_fu_1444_p1 = sub_ln54_reg_1728;

assign zext_ln60_fu_1440_p1 = sub_ln60_reg_1723;

assign zext_ln63_fu_1436_p1 = sub_ln63_reg_1718;

assign zext_ln72_fu_1343_p1 = trunc_ln68_fu_1212_p1;

assign zext_ln78_fu_1382_p1 = rrr_fu_1367_p3;

assign zext_ln79_fu_1404_p1 = or_ln79_fu_1398_p2;

assign zext_ln86_1_fu_1325_p1 = trunc_ln68_fu_1212_p1;

assign zext_ln86_fu_1329_p1 = trunc_ln68_fu_1212_p1;

assign zext_ln95_fu_1260_p1 = rrr_1_fu_1247_p3;

assign zext_ln96_fu_1282_p1 = or_ln96_fu_1276_p2;

always @ (posedge ap_clk) begin
    and_ln_reg_1714[3:0] <= 4'b0000;
end

endmodule //dut_dut_Pipeline_VITIS_LOOP_37_1
