Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Dec 21 16:56:05 2022
| Host         : DESKTOP-QUS580R running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Nexys4_control_sets_placed.rpt
| Design       : Nexys4
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              68 |           27 |
| No           | No                    | Yes                    |               3 |            2 |
| No           | Yes                   | No                     |              20 |            7 |
| Yes          | No                    | No                     |              40 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+----------------------------------+------------------+------------------+----------------+
|     Clock Signal    |           Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------+----------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG      | b1_rx/r_RX_DV                    |                  |                1 |              1 |
|  clk_IBUF_BUFG      | btn_c/eqOp                       |                  |                1 |              2 |
|  clk_IBUF_BUFG      | b1_tx/r_TX_Data[7]_i_1_n_0       |                  |                1 |              8 |
|  unitate_cc/E[0]    |                                  |                  |                2 |              8 |
|  clk_IBUF_BUFG      | b1_rx/r_Clk_Count                |                  |                6 |             14 |
|  clk_IBUF_BUFG      | b1_tx/r_Clk_Count[13]_i_1__0_n_0 |                  |                6 |             15 |
|  unitate_cc/oc1_n_0 |                                  |                  |                6 |             16 |
|  clk_IBUF_BUFG      |                                  | btn_c/rst        |                9 |             23 |
|  clk_IBUF_BUFG      |                                  |                  |               19 |             44 |
+---------------------+----------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 8      |                     2 |
| 14     |                     1 |
| 15     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


