// Seed: 1903043030
`timescale 1ps / 1ps
module module_0 (
    input  id_0,
    output id_1
);
  assign id_1[1] = id_0;
  assign id_1 = id_0;
  logic id_2 = 1 & 1;
endmodule
