Received: from smtp.kernel.org (aws-us-west-2-korg-mail-alma10-1.taild15c8.ts.net [100.103.45.18])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0048547F76C
	for <stable@vger.kernel.org>; Fri, 21 Aug 2026 11:00:11 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=100.103.45.18
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1787310014; cv=none; b=BiJ9Et9AG0X2jW+DcU/0nioNnfiOkfMsPWJvAUcYp10IyhD7fSyg7TjH+9evCbzyS3kOY4dy4+jjdH6niHEncJB9pInSORDw52dCCUxHfXGYpnWffe3bwmeC2ublsIt4NQWhV3q5C9I9eQ9VWzdN/Z1F1VMQPGo4uOoOdndZvHk=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1787310014; c=relaxed/simple;
	bh=VQhxU4cza1yuKOCFnRJiRA9T9OBbX+wdUpdPhil/3i8=;
	h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References:
	 MIME-Version; b=eELPzh1afPaaFIIj4Ha0XG7e/oXaSo5H3inrZZu3GE/GJOW+ii0IqnGFT6Gtjs2JKiDp6qz9xQ6rHy6p9ar+0HHwr8n/ao3SroQQKfUr76+iTZIi+AvAcPI0z4TbqvbEUjs7fXr7GfQWKDa3U0mBBi7ouLKASf6eomx6OU206+I=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=MhM8jySs; arc=none smtp.client-ip=100.103.45.18
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="MhM8jySs"
Received: by smtp.kernel.org (Postfix) with ESMTPSA id 3E5F91F000E9;
	Fri, 21 Aug 2026 11:00:10 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=kernel.org;
	s=k20260515; t=1787310010;
	bh=u02JDu4h20OengrWWPruusvdoG9lgAR54HbZMUD6Dzs=;
	h=From:To:Cc:Subject:Date:In-Reply-To:References;
	b=MhM8jySsO2FsNx+E710sVAtUNDQs7nJPVHIx5c/Z2ISuXGKaijtdB2g3bj7bhrLYx
	 +5ZW1MVIQvscQqW0n9UHFYSwt9PHuMK687LIQx8oPzGwVRbB9usa08huVa6PfArGRK
	 au4+xmadutCBSd01F/E4r4qMFuhV+vu3L+iTfdE6x5r+VNww3ab6mamdb0KBbOkxgn
	 oRyswsX7gu02L7X8W66mw/99J5xVcr/o8cIlH7IWfebs+CsS0L/HJpeBreUV7J1Riz
	 PLLLZqI0nzs5QCpiRSUaCNGaPmQ3NENziJoPJ5VoRhR8vLfSPIMqI7r9Am1KpovE8p
	 uGEjbMyARkCXw==
From: Sasha Levin <sashal@kernel.org>
To: stable@vger.kernel.org
Cc: Lech Perczak <lech.perczak@camlingroup.com>,
	Andy Shevchenko <andy@kernel.org>,
	Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
	Sasha Levin <sashal@kernel.org>
Subject: [PATCH 6.6.y 1/5] serial: sc16is7xx: fix copy-paste errors in EFR_SWFLOWx_BIT constants
Date: Fri, 21 Aug 2026 07:00:04 -0400
Message-ID: <20260821110008.2816500-1-sashal@kernel.org>
X-Mailer: git-send-email 2.53.0
In-Reply-To: <2026081755-absence-womanlike-85b3@gregkh>
References: <2026081755-absence-womanlike-85b3@gregkh>
Precedence: bulk
X-Mailing-List: stable@vger.kernel.org
List-Id: <stable.vger.kernel.org>
List-Subscribe: <mailto:stable+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:stable+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit

From: Lech Perczak <lech.perczak@camlingroup.com>

[ Upstream commit eccdb0fd1c340155666533f5c60c5229d370baab ]

Comments attached to bits 0 and 1 incorrectly referenced bits 2 and 3,
which don't match the datasheet - fix them.
At the same time remove comments for individual constants, as they add
nothing to the definitions themselves.

Signed-off-by: Lech Perczak <lech.perczak@camlingroup.com>
Reviewed-by: Andy Shevchenko <andy@kernel.org>
Link: https://lore.kernel.org/r/2986a485-935d-4ab2-9a16-4a85288aa15a@camlingroup.com
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
Stable-dep-of: 246ac114f485 ("serial: sc16is7xx: enable THRI before filling TX FIFO")
Signed-off-by: Sasha Levin <sashal@kernel.org>
---
 drivers/tty/serial/sc16is7xx.c | 14 +++++++-------
 1 file changed, 7 insertions(+), 7 deletions(-)

diff --git a/drivers/tty/serial/sc16is7xx.c b/drivers/tty/serial/sc16is7xx.c
index 6c9a96a72059a..693eb933fb323 100644
--- a/drivers/tty/serial/sc16is7xx.c
+++ b/drivers/tty/serial/sc16is7xx.c
@@ -263,9 +263,9 @@
 						  * and writing to IER[7:4],
 						  * FCR[5:4], MCR[7:5]
 						  */
-#define SC16IS7XX_EFR_SWFLOW3_BIT	(1 << 3) /* SWFLOW bit 3 */
-#define SC16IS7XX_EFR_SWFLOW2_BIT	(1 << 2) /* SWFLOW bit 2
-						  *
+#define SC16IS7XX_EFR_SWFLOW3_BIT	(1 << 3)
+#define SC16IS7XX_EFR_SWFLOW2_BIT	(1 << 2)
+						 /*
 						  * SWFLOW bits 3 & 2 table:
 						  * 00 -> no transmitter flow
 						  *       control
@@ -277,10 +277,10 @@
 						  *       XON1, XON2, XOFF1 and
 						  *       XOFF2
 						  */
-#define SC16IS7XX_EFR_SWFLOW1_BIT	(1 << 1) /* SWFLOW bit 2 */
-#define SC16IS7XX_EFR_SWFLOW0_BIT	(1 << 0) /* SWFLOW bit 3
-						  *
-						  * SWFLOW bits 3 & 2 table:
+#define SC16IS7XX_EFR_SWFLOW1_BIT	(1 << 1)
+#define SC16IS7XX_EFR_SWFLOW0_BIT	(1 << 0)
+						 /*
+						  * SWFLOW bits 1 & 0 table:
 						  * 00 -> no received flow
 						  *       control
 						  * 01 -> receiver compares
-- 
2.53.0

