<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="12345" />
    <testcase name="test_fulladder2" classname="testbench" file="/workspaces/cis5710-sp26/hw1-systemverilog/testbench.py" lineno="196" time="0.015569448471069336" sim_time_ns="65.0" ratio_time="4174.842809671837" />
  </testsuite>
</testsuites>
