{
  "section_index": 179,
  "section_id": "3.1.4.16",
  "title": "3.1.4.16 Offset 50h: CMBMSC – Controller Memory Buffer Memory Space Control",
  "level": 4,
  "pages": {
    "start": 93,
    "end": 93,
    "count": 1
  },
  "content": {
    "text": "This optional property specifies how the controller references the Controller Memory Buffer with host-\nsupplied addresses. If the controller supports the Controller Memory Buffer (CAP.CMBS), this property is\nmandatory. Otherwise, this property is reserved.\nThis property shall not be reset by a Controller Level Reset initiated by:\n•\na Controller Reset; and\n•\na Function Level Reset (refer to the NVMe over PCIe Transport Specification).",
    "tables": [],
    "figures": [
      {
        "id": "figure_93_255",
        "page": 93,
        "bbox": [
          114.0,
          255.0,
          881.0,
          687.0
        ],
        "detected_title": "Figure 52: Offset 50h: CMBMSC – Controller Memory Buffer Memory Space Control",
        "title": "Figure 52: Offset 50h: CMBMSC – Controller Memory Buffer Memory Space Control",
        "image_path": "Figure_3_1_4_16_Offset_50h_CMBMSC_Controller_Memory_Buffer_Memory_Space_Control.png"
      }
    ]
  },
  "statistics": {
    "table_count": 0,
    "figure_count": 1
  }
}