{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1567895193848 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567895193863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 08 00:26:33 2019 " "Processing started: Sun Sep 08 00:26:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567895193863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567895193863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpgabrain -c fpgabrain " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpgabrain -c fpgabrain" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567895193863 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1567895195047 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1567895195047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgabrain.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fpgabrain.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpgabrain-bhv " "Found design unit 1: fpgabrain-bhv" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204640 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpgabrain " "Found entity 1: fpgabrain" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567895204640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-MAIN " "Found design unit 1: VGA-MAIN" {  } { { "VGA.vhd" "" { Text "G:/fpga-brain/VGA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204672 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "G:/fpga-brain/VGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567895204672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SYNC-MAIN " "Found design unit 1: SYNC-MAIN" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204687 ""} { "Info" "ISGN_ENTITY_NAME" "1 SYNC " "Found entity 1: SYNC" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567895204687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "G:/fpga-brain/pll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204720 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "G:/fpga-brain/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567895204720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.bdf" "" { Schematic "G:/fpga-brain/fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567895204750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sum8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sum8 " "Found entity 1: sum8" {  } { { "sum8.bdf" "" { Schematic "G:/fpga-brain/sum8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567895204766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "net.vhd 2 1 " "Found 2 design units, including 1 entities, in source file net.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 net-bhv " "Found design unit 1: net-bhv" {  } { { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204796 ""} { "Info" "ISGN_ENTITY_NAME" "1 net " "Found entity 1: net" {  } { { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567895204796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neuron.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neuron.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neuron-bdf_type " "Found design unit 1: neuron-bdf_type" {  } { { "neuron.vhd" "" { Text "G:/fpga-brain/neuron.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204813 ""} { "Info" "ISGN_ENTITY_NAME" "1 neuron " "Found entity 1: neuron" {  } { { "neuron.vhd" "" { Text "G:/fpga-brain/neuron.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567895204813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_mul.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altfp_mul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_mul_altfp_mult_trn-RTL " "Found design unit 1: altfp_mul_altfp_mult_trn-RTL" {  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204876 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_mul-RTL " "Found design unit 2: altfp_mul-RTL" {  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1433 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204876 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_mul_altfp_mult_trn " "Found entity 1: altfp_mul_altfp_mult_trn" {  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204876 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_mul " "Found entity 2: altfp_mul" {  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567895204876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_addsub.vhd 44 22 " "Found 44 design units, including 22 entities, in source file altfp_addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_addsub_altbarrel_shift_35e-RTL " "Found design unit 1: altfp_addsub_altbarrel_shift_35e-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_addsub_altbarrel_shift_olb-RTL " "Found design unit 2: altfp_addsub_altbarrel_shift_olb-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 314 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altfp_addsub_altpriority_encoder_3e8-RTL " "Found design unit 3: altfp_addsub_altpriority_encoder_3e8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 altfp_addsub_altpriority_encoder_6e8-RTL " "Found design unit 4: altfp_addsub_altpriority_encoder_6e8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 579 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 altfp_addsub_altpriority_encoder_be8-RTL " "Found design unit 5: altfp_addsub_altpriority_encoder_be8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 633 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 altfp_addsub_altpriority_encoder_3v7-RTL " "Found design unit 6: altfp_addsub_altpriority_encoder_3v7-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 704 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 altfp_addsub_altpriority_encoder_6v7-RTL " "Found design unit 7: altfp_addsub_altpriority_encoder_6v7-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 724 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 altfp_addsub_altpriority_encoder_bv7-RTL " "Found design unit 8: altfp_addsub_altpriority_encoder_bv7-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 altfp_addsub_altpriority_encoder_r08-RTL " "Found design unit 9: altfp_addsub_altpriority_encoder_r08-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 844 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 altfp_addsub_altpriority_encoder_rf8-RTL " "Found design unit 10: altfp_addsub_altpriority_encoder_rf8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 912 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 altfp_addsub_altpriority_encoder_qb6-RTL " "Found design unit 11: altfp_addsub_altpriority_encoder_qb6-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 971 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 altfp_addsub_altpriority_encoder_nh8-RTL " "Found design unit 12: altfp_addsub_altpriority_encoder_nh8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1055 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 altfp_addsub_altpriority_encoder_qh8-RTL " "Found design unit 13: altfp_addsub_altpriority_encoder_qh8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1081 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 altfp_addsub_altpriority_encoder_vh8-RTL " "Found design unit 14: altfp_addsub_altpriority_encoder_vh8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 altfp_addsub_altpriority_encoder_fj8-RTL " "Found design unit 15: altfp_addsub_altpriority_encoder_fj8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 altfp_addsub_altpriority_encoder_n28-RTL " "Found design unit 16: altfp_addsub_altpriority_encoder_n28-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 altfp_addsub_altpriority_encoder_q28-RTL " "Found design unit 17: altfp_addsub_altpriority_encoder_q28-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1294 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 altfp_addsub_altpriority_encoder_v28-RTL " "Found design unit 18: altfp_addsub_altpriority_encoder_v28-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1351 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 altfp_addsub_altpriority_encoder_f48-RTL " "Found design unit 19: altfp_addsub_altpriority_encoder_f48-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 altfp_addsub_altpriority_encoder_e48-RTL " "Found design unit 20: altfp_addsub_altpriority_encoder_e48-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1477 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 altfp_addsub_altfp_add_sub_55j-RTL " "Found design unit 21: altfp_addsub_altfp_add_sub_55j-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1545 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 altfp_addsub-RTL " "Found design unit 22: altfp_addsub-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4772 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_addsub_altbarrel_shift_35e " "Found entity 1: altfp_addsub_altbarrel_shift_35e" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_addsub_altbarrel_shift_olb " "Found entity 2: altfp_addsub_altbarrel_shift_olb" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_ENTITY_NAME" "3 altfp_addsub_altpriority_encoder_3e8 " "Found entity 3: altfp_addsub_altpriority_encoder_3e8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_ENTITY_NAME" "4 altfp_addsub_altpriority_encoder_6e8 " "Found entity 4: altfp_addsub_altpriority_encoder_6e8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_ENTITY_NAME" "5 altfp_addsub_altpriority_encoder_be8 " "Found entity 5: altfp_addsub_altpriority_encoder_be8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_ENTITY_NAME" "6 altfp_addsub_altpriority_encoder_3v7 " "Found entity 6: altfp_addsub_altpriority_encoder_3v7" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_ENTITY_NAME" "7 altfp_addsub_altpriority_encoder_6v7 " "Found entity 7: altfp_addsub_altpriority_encoder_6v7" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 716 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_ENTITY_NAME" "8 altfp_addsub_altpriority_encoder_bv7 " "Found entity 8: altfp_addsub_altpriority_encoder_bv7" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_ENTITY_NAME" "9 altfp_addsub_altpriority_encoder_r08 " "Found entity 9: altfp_addsub_altpriority_encoder_r08" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_ENTITY_NAME" "10 altfp_addsub_altpriority_encoder_rf8 " "Found entity 10: altfp_addsub_altpriority_encoder_rf8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 903 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_ENTITY_NAME" "11 altfp_addsub_altpriority_encoder_qb6 " "Found entity 11: altfp_addsub_altpriority_encoder_qb6" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_ENTITY_NAME" "12 altfp_addsub_altpriority_encoder_nh8 " "Found entity 12: altfp_addsub_altpriority_encoder_nh8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1046 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_ENTITY_NAME" "13 altfp_addsub_altpriority_encoder_qh8 " "Found entity 13: altfp_addsub_altpriority_encoder_qh8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1072 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_ENTITY_NAME" "14 altfp_addsub_altpriority_encoder_vh8 " "Found entity 14: altfp_addsub_altpriority_encoder_vh8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_ENTITY_NAME" "15 altfp_addsub_altpriority_encoder_fj8 " "Found entity 15: altfp_addsub_altpriority_encoder_fj8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_ENTITY_NAME" "16 altfp_addsub_altpriority_encoder_n28 " "Found entity 16: altfp_addsub_altpriority_encoder_n28" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_ENTITY_NAME" "17 altfp_addsub_altpriority_encoder_q28 " "Found entity 17: altfp_addsub_altpriority_encoder_q28" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_ENTITY_NAME" "18 altfp_addsub_altpriority_encoder_v28 " "Found entity 18: altfp_addsub_altpriority_encoder_v28" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_ENTITY_NAME" "19 altfp_addsub_altpriority_encoder_f48 " "Found entity 19: altfp_addsub_altpriority_encoder_f48" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_ENTITY_NAME" "20 altfp_addsub_altpriority_encoder_e48 " "Found entity 20: altfp_addsub_altpriority_encoder_e48" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_ENTITY_NAME" "21 altfp_addsub_altfp_add_sub_55j " "Found entity 21: altfp_addsub_altfp_add_sub_55j" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""} { "Info" "ISGN_ENTITY_NAME" "22 altfp_addsub " "Found entity 22: altfp_addsub" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4761 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895204955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567895204955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfpcompm.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altfpcompm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfpcompM_altfp_compare_58b-RTL " "Found design unit 1: altfpcompM_altfp_compare_58b-RTL" {  } { { "altfpcompM.vhd" "" { Text "G:/fpga-brain/altfpcompM.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895205016 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfpcompm-RTL " "Found design unit 2: altfpcompm-RTL" {  } { { "altfpcompM.vhd" "" { Text "G:/fpga-brain/altfpcompM.vhd" 1021 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895205016 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfpcompM_altfp_compare_58b " "Found entity 1: altfpcompM_altfp_compare_58b" {  } { { "altfpcompM.vhd" "" { Text "G:/fpga-brain/altfpcompM.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895205016 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfpcompM " "Found entity 2: altfpcompM" {  } { { "altfpcompM.vhd" "" { Text "G:/fpga-brain/altfpcompM.vhd" 1010 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895205016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567895205016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram1port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram1port-SYN " "Found design unit 1: ram1port-SYN" {  } { { "ram1port.vhd" "" { Text "G:/fpga-brain/ram1port.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895205031 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram1port " "Found entity 1: ram1port" {  } { { "ram1port.vhd" "" { Text "G:/fpga-brain/ram1port.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895205031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567895205031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram16-bhv " "Found design unit 1: ram16-bhv" {  } { { "ram16.vhd" "" { Text "G:/fpga-brain/ram16.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895205063 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram16 " "Found entity 1: ram16" {  } { { "ram16.vhd" "" { Text "G:/fpga-brain/ram16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895205063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567895205063 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpgabrain " "Elaborating entity \"fpgabrain\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1567895207142 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "areset fpgabrain.vhdl(185) " "VHDL Signal Declaration warning at fpgabrain.vhdl(185): used implicit default value for signal \"areset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 185 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1567895207142 "|fpgabrain"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "locked fpgabrain.vhdl(186) " "Verilog HDL or VHDL warning at fpgabrain.vhdl(186): object \"locked\" assigned a value but never read" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1567895207142 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "i0 fpgabrain.vhdl(189) " "VHDL Signal Declaration warning at fpgabrain.vhdl(189): used explicit default value for signal \"i0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 189 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207142 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "i1 fpgabrain.vhdl(190) " "VHDL Signal Declaration warning at fpgabrain.vhdl(190): used explicit default value for signal \"i1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 190 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207142 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "i2 fpgabrain.vhdl(191) " "VHDL Signal Declaration warning at fpgabrain.vhdl(191): used explicit default value for signal \"i2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 191 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207142 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "i3 fpgabrain.vhdl(192) " "VHDL Signal Declaration warning at fpgabrain.vhdl(192): used explicit default value for signal \"i3\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 192 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207142 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "i4 fpgabrain.vhdl(193) " "VHDL Signal Declaration warning at fpgabrain.vhdl(193): used explicit default value for signal \"i4\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 193 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207142 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi0_h0 fpgabrain.vhdl(194) " "VHDL Signal Declaration warning at fpgabrain.vhdl(194): used explicit default value for signal \"wi0_h0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 194 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207142 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi0_h1 fpgabrain.vhdl(195) " "VHDL Signal Declaration warning at fpgabrain.vhdl(195): used explicit default value for signal \"wi0_h1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 195 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207142 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi0_h2 fpgabrain.vhdl(196) " "VHDL Signal Declaration warning at fpgabrain.vhdl(196): used explicit default value for signal \"wi0_h2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 196 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207142 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi0_h3 fpgabrain.vhdl(197) " "VHDL Signal Declaration warning at fpgabrain.vhdl(197): used explicit default value for signal \"wi0_h3\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 197 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207142 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi0_h4 fpgabrain.vhdl(198) " "VHDL Signal Declaration warning at fpgabrain.vhdl(198): used explicit default value for signal \"wi0_h4\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 198 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207142 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi1_h0 fpgabrain.vhdl(199) " "VHDL Signal Declaration warning at fpgabrain.vhdl(199): used explicit default value for signal \"wi1_h0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 199 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207142 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi1_h1 fpgabrain.vhdl(200) " "VHDL Signal Declaration warning at fpgabrain.vhdl(200): used explicit default value for signal \"wi1_h1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 200 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207142 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi1_h2 fpgabrain.vhdl(201) " "VHDL Signal Declaration warning at fpgabrain.vhdl(201): used explicit default value for signal \"wi1_h2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 201 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207142 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi1_h3 fpgabrain.vhdl(202) " "VHDL Signal Declaration warning at fpgabrain.vhdl(202): used explicit default value for signal \"wi1_h3\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 202 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207142 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi1_h4 fpgabrain.vhdl(203) " "VHDL Signal Declaration warning at fpgabrain.vhdl(203): used explicit default value for signal \"wi1_h4\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 203 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207142 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi2_h0 fpgabrain.vhdl(204) " "VHDL Signal Declaration warning at fpgabrain.vhdl(204): used explicit default value for signal \"wi2_h0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 204 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207142 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi2_h1 fpgabrain.vhdl(205) " "VHDL Signal Declaration warning at fpgabrain.vhdl(205): used explicit default value for signal \"wi2_h1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 205 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207142 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi2_h2 fpgabrain.vhdl(206) " "VHDL Signal Declaration warning at fpgabrain.vhdl(206): used explicit default value for signal \"wi2_h2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 206 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207142 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi2_h3 fpgabrain.vhdl(207) " "VHDL Signal Declaration warning at fpgabrain.vhdl(207): used explicit default value for signal \"wi2_h3\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 207 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207142 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi2_h4 fpgabrain.vhdl(208) " "VHDL Signal Declaration warning at fpgabrain.vhdl(208): used explicit default value for signal \"wi2_h4\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 208 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207142 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi3_h0 fpgabrain.vhdl(209) " "VHDL Signal Declaration warning at fpgabrain.vhdl(209): used explicit default value for signal \"wi3_h0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 209 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi3_h1 fpgabrain.vhdl(210) " "VHDL Signal Declaration warning at fpgabrain.vhdl(210): used explicit default value for signal \"wi3_h1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 210 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi3_h2 fpgabrain.vhdl(211) " "VHDL Signal Declaration warning at fpgabrain.vhdl(211): used explicit default value for signal \"wi3_h2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 211 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi3_h3 fpgabrain.vhdl(212) " "VHDL Signal Declaration warning at fpgabrain.vhdl(212): used explicit default value for signal \"wi3_h3\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 212 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi3_h4 fpgabrain.vhdl(213) " "VHDL Signal Declaration warning at fpgabrain.vhdl(213): used explicit default value for signal \"wi3_h4\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 213 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi4_h0 fpgabrain.vhdl(214) " "VHDL Signal Declaration warning at fpgabrain.vhdl(214): used explicit default value for signal \"wi4_h0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 214 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi4_h1 fpgabrain.vhdl(215) " "VHDL Signal Declaration warning at fpgabrain.vhdl(215): used explicit default value for signal \"wi4_h1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 215 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi4_h2 fpgabrain.vhdl(216) " "VHDL Signal Declaration warning at fpgabrain.vhdl(216): used explicit default value for signal \"wi4_h2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 216 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi4_h3 fpgabrain.vhdl(217) " "VHDL Signal Declaration warning at fpgabrain.vhdl(217): used explicit default value for signal \"wi4_h3\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 217 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi4_h4 fpgabrain.vhdl(218) " "VHDL Signal Declaration warning at fpgabrain.vhdl(218): used explicit default value for signal \"wi4_h4\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 218 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh0_h5 fpgabrain.vhdl(220) " "VHDL Signal Declaration warning at fpgabrain.vhdl(220): used explicit default value for signal \"wh0_h5\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 220 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh0_h6 fpgabrain.vhdl(221) " "VHDL Signal Declaration warning at fpgabrain.vhdl(221): used explicit default value for signal \"wh0_h6\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 221 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh0_h7 fpgabrain.vhdl(222) " "VHDL Signal Declaration warning at fpgabrain.vhdl(222): used explicit default value for signal \"wh0_h7\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 222 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh0_h8 fpgabrain.vhdl(223) " "VHDL Signal Declaration warning at fpgabrain.vhdl(223): used explicit default value for signal \"wh0_h8\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 223 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh0_h9 fpgabrain.vhdl(224) " "VHDL Signal Declaration warning at fpgabrain.vhdl(224): used explicit default value for signal \"wh0_h9\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 224 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh1_h5 fpgabrain.vhdl(225) " "VHDL Signal Declaration warning at fpgabrain.vhdl(225): used explicit default value for signal \"wh1_h5\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 225 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh1_h6 fpgabrain.vhdl(226) " "VHDL Signal Declaration warning at fpgabrain.vhdl(226): used explicit default value for signal \"wh1_h6\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 226 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh1_h7 fpgabrain.vhdl(227) " "VHDL Signal Declaration warning at fpgabrain.vhdl(227): used explicit default value for signal \"wh1_h7\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 227 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh1_h8 fpgabrain.vhdl(228) " "VHDL Signal Declaration warning at fpgabrain.vhdl(228): used explicit default value for signal \"wh1_h8\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 228 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh1_h9 fpgabrain.vhdl(229) " "VHDL Signal Declaration warning at fpgabrain.vhdl(229): used explicit default value for signal \"wh1_h9\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 229 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh2_h5 fpgabrain.vhdl(230) " "VHDL Signal Declaration warning at fpgabrain.vhdl(230): used explicit default value for signal \"wh2_h5\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 230 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh2_h6 fpgabrain.vhdl(231) " "VHDL Signal Declaration warning at fpgabrain.vhdl(231): used explicit default value for signal \"wh2_h6\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 231 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh2_h7 fpgabrain.vhdl(232) " "VHDL Signal Declaration warning at fpgabrain.vhdl(232): used explicit default value for signal \"wh2_h7\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 232 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh2_h8 fpgabrain.vhdl(233) " "VHDL Signal Declaration warning at fpgabrain.vhdl(233): used explicit default value for signal \"wh2_h8\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 233 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh2_h9 fpgabrain.vhdl(234) " "VHDL Signal Declaration warning at fpgabrain.vhdl(234): used explicit default value for signal \"wh2_h9\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 234 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh3_h5 fpgabrain.vhdl(235) " "VHDL Signal Declaration warning at fpgabrain.vhdl(235): used explicit default value for signal \"wh3_h5\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 235 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh3_h6 fpgabrain.vhdl(236) " "VHDL Signal Declaration warning at fpgabrain.vhdl(236): used explicit default value for signal \"wh3_h6\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 236 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh3_h7 fpgabrain.vhdl(237) " "VHDL Signal Declaration warning at fpgabrain.vhdl(237): used explicit default value for signal \"wh3_h7\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 237 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh3_h8 fpgabrain.vhdl(238) " "VHDL Signal Declaration warning at fpgabrain.vhdl(238): used explicit default value for signal \"wh3_h8\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 238 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh3_h9 fpgabrain.vhdl(239) " "VHDL Signal Declaration warning at fpgabrain.vhdl(239): used explicit default value for signal \"wh3_h9\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 239 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh4_h5 fpgabrain.vhdl(240) " "VHDL Signal Declaration warning at fpgabrain.vhdl(240): used explicit default value for signal \"wh4_h5\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 240 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh4_h6 fpgabrain.vhdl(241) " "VHDL Signal Declaration warning at fpgabrain.vhdl(241): used explicit default value for signal \"wh4_h6\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 241 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh4_h7 fpgabrain.vhdl(242) " "VHDL Signal Declaration warning at fpgabrain.vhdl(242): used explicit default value for signal \"wh4_h7\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 242 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh4_h8 fpgabrain.vhdl(243) " "VHDL Signal Declaration warning at fpgabrain.vhdl(243): used explicit default value for signal \"wh4_h8\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 243 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh4_h9 fpgabrain.vhdl(244) " "VHDL Signal Declaration warning at fpgabrain.vhdl(244): used explicit default value for signal \"wh4_h9\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 244 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh5_out0 fpgabrain.vhdl(246) " "VHDL Signal Declaration warning at fpgabrain.vhdl(246): used explicit default value for signal \"wh5_out0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 246 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh5_out1 fpgabrain.vhdl(247) " "VHDL Signal Declaration warning at fpgabrain.vhdl(247): used explicit default value for signal \"wh5_out1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 247 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh5_out2 fpgabrain.vhdl(248) " "VHDL Signal Declaration warning at fpgabrain.vhdl(248): used explicit default value for signal \"wh5_out2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 248 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh6_out0 fpgabrain.vhdl(249) " "VHDL Signal Declaration warning at fpgabrain.vhdl(249): used explicit default value for signal \"wh6_out0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 249 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh6_out1 fpgabrain.vhdl(250) " "VHDL Signal Declaration warning at fpgabrain.vhdl(250): used explicit default value for signal \"wh6_out1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 250 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh6_out2 fpgabrain.vhdl(251) " "VHDL Signal Declaration warning at fpgabrain.vhdl(251): used explicit default value for signal \"wh6_out2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 251 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh7_out0 fpgabrain.vhdl(252) " "VHDL Signal Declaration warning at fpgabrain.vhdl(252): used explicit default value for signal \"wh7_out0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 252 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh7_out1 fpgabrain.vhdl(253) " "VHDL Signal Declaration warning at fpgabrain.vhdl(253): used explicit default value for signal \"wh7_out1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 253 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh7_out2 fpgabrain.vhdl(254) " "VHDL Signal Declaration warning at fpgabrain.vhdl(254): used explicit default value for signal \"wh7_out2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 254 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh8_out0 fpgabrain.vhdl(255) " "VHDL Signal Declaration warning at fpgabrain.vhdl(255): used explicit default value for signal \"wh8_out0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 255 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh8_out1 fpgabrain.vhdl(256) " "VHDL Signal Declaration warning at fpgabrain.vhdl(256): used explicit default value for signal \"wh8_out1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 256 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh8_out2 fpgabrain.vhdl(257) " "VHDL Signal Declaration warning at fpgabrain.vhdl(257): used explicit default value for signal \"wh8_out2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 257 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh9_out0 fpgabrain.vhdl(258) " "VHDL Signal Declaration warning at fpgabrain.vhdl(258): used explicit default value for signal \"wh9_out0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 258 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh9_out1 fpgabrain.vhdl(259) " "VHDL Signal Declaration warning at fpgabrain.vhdl(259): used explicit default value for signal \"wh9_out1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 259 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh9_out2 fpgabrain.vhdl(260) " "VHDL Signal Declaration warning at fpgabrain.vhdl(260): used explicit default value for signal \"wh9_out2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 260 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 "|fpgabrain"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:c1 " "Elaborating entity \"pll\" for hierarchy \"pll:c1\"" {  } { { "fpgabrain.vhdl" "c1" { Text "G:/fpga-brain/fpgabrain.vhdl" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895207157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:c1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:c1\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "G:/fpga-brain/pll.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895207312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:c1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:c1\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "G:/fpga-brain/pll.vhd" 148 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895207312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:c1\|altpll:altpll_component " "Instantiated megafunction \"pll:c1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 147 " "Parameter \"clk0_divide_by\" = \"147\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 74 " "Parameter \"clk0_multiply_by\" = \"74\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 56 " "Parameter \"clk1_divide_by\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 149 " "Parameter \"clk1_multiply_by\" = \"149\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207312 ""}  } { { "pll.vhd" "" { Text "G:/fpga-brain/pll.vhd" 148 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567895207312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll1 " "Found entity 1: pll_altpll1" {  } { { "db/pll_altpll1.v" "" { Text "G:/fpga-brain/db/pll_altpll1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895207421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567895207421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll1 pll:c1\|altpll:altpll_component\|pll_altpll1:auto_generated " "Elaborating entity \"pll_altpll1\" for hierarchy \"pll:c1\|altpll:altpll_component\|pll_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895207421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram16 ram16:c2 " "Elaborating entity \"ram16\" for hierarchy \"ram16:c2\"" {  } { { "fpgabrain.vhdl" "c2" { Text "G:/fpga-brain/fpgabrain.vhdl" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895207469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "net net:c3 " "Elaborating entity \"net\" for hierarchy \"net:c3\"" {  } { { "fpgabrain.vhdl" "c3" { Text "G:/fpga-brain/fpgabrain.vhdl" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895207485 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_addrCol net.vhd(106) " "VHDL Signal Declaration warning at net.vhd(106): used explicit default value for signal \"s_addrCol\" because signal was never assigned a value" {  } { { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 106 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207500 "|fpgabrain|net:c3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adjMatrixNeuronId net.vhd(139) " "Verilog HDL or VHDL warning at net.vhd(139): object \"adjMatrixNeuronId\" assigned a value but never read" {  } { { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1567895207500 "|fpgabrain|net:c3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adjMatrixNeuronIdInv net.vhd(142) " "Verilog HDL or VHDL warning at net.vhd(142): object \"adjMatrixNeuronIdInv\" assigned a value but never read" {  } { { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1567895207500 "|fpgabrain|net:c3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "linksArray net.vhd(154) " "VHDL Signal Declaration warning at net.vhd(154): used explicit default value for signal \"linksArray\" because signal was never assigned a value" {  } { { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 154 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207500 "|fpgabrain|net:c3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "linksArraySize net.vhd(165) " "VHDL Signal Declaration warning at net.vhd(165): used explicit default value for signal \"linksArraySize\" because signal was never assigned a value" {  } { { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 165 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207500 "|fpgabrain|net:c3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "childLayerArray net.vhd(188) " "VHDL Signal Declaration warning at net.vhd(188): used explicit default value for signal \"childLayerArray\" because signal was never assigned a value" {  } { { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 188 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207500 "|fpgabrain|net:c3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "neuronsLayerArrayArray net.vhd(203) " "VHDL Signal Declaration warning at net.vhd(203): used explicit default value for signal \"neuronsLayerArrayArray\" because signal was never assigned a value" {  } { { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 203 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207500 "|fpgabrain|net:c3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "neuronsLayerSizeArray net.vhd(211) " "VHDL Signal Declaration warning at net.vhd(211): used explicit default value for signal \"neuronsLayerSizeArray\" because signal was never assigned a value" {  } { { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 211 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207500 "|fpgabrain|net:c3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "neuronSize net.vhd(216) " "VHDL Signal Declaration warning at net.vhd(216): used explicit default value for signal \"neuronSize\" because signal was never assigned a value" {  } { { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 216 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207500 "|fpgabrain|net:c3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "neuronAdjRAMrowSize net.vhd(217) " "VHDL Signal Declaration warning at net.vhd(217): used explicit default value for signal \"neuronAdjRAMrowSize\" because signal was never assigned a value" {  } { { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 217 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207500 "|fpgabrain|net:c3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "MPUslaveArray net.vhd(237) " "VHDL Signal Declaration warning at net.vhd(237): used explicit default value for signal \"MPUslaveArray\" because signal was never assigned a value" {  } { { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 237 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207500 "|fpgabrain|net:c3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "MPUregAddrArray net.vhd(241) " "VHDL Signal Declaration warning at net.vhd(241): used explicit default value for signal \"MPUregAddrArray\" because signal was never assigned a value" {  } { { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 241 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207500 "|fpgabrain|net:c3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "MPUdatasArray net.vhd(245) " "VHDL Signal Declaration warning at net.vhd(245): used explicit default value for signal \"MPUdatasArray\" because signal was never assigned a value" {  } { { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 245 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207500 "|fpgabrain|net:c3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "currMPUcmdsArraySize net.vhd(250) " "VHDL Signal Declaration warning at net.vhd(250): used explicit default value for signal \"currMPUcmdsArraySize\" because signal was never assigned a value" {  } { { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 250 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207500 "|fpgabrain|net:c3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "adjNeuronIdColStartAddr net.vhd(258) " "VHDL Variable Declaration warning at net.vhd(258): used initial value expression for variable \"adjNeuronIdColStartAddr\" because variable was never assigned a value" {  } { { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 258 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895207500 "|fpgabrain|net:c3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_mul net:c3\|altfp_mul:c0 " "Elaborating entity \"altfp_mul\" for hierarchy \"net:c3\|altfp_mul:c0\"" {  } { { "net.vhd" "c0" { Text "G:/fpga-brain/net.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895207688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_mul_altfp_mult_trn net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component " "Elaborating entity \"altfp_mul_altfp_mult_trn\" for hierarchy \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\"" {  } { { "altfp_mul.vhd" "altfp_mul_altfp_mult_trn_component" { Text "G:/fpga-brain/altfp_mul.vhd" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895207703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "altfp_mul.vhd" "exp_add_adder" { Text "G:/fpga-brain/altfp_mul.vhd" 1294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895207875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1294 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895207875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895207875 ""}  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1294 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567895207875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tdj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tdj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tdj " "Found entity 1: add_sub_tdj" {  } { { "db/add_sub_tdj.tdf" "" { Text "G:/fpga-brain/db/add_sub_tdj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895207985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567895207985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_tdj net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\|add_sub_tdj:auto_generated " "Elaborating entity \"add_sub_tdj\" for hierarchy \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\|add_sub_tdj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895208000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "altfp_mul.vhd" "exp_adj_adder" { Text "G:/fpga-brain/altfp_mul.vhd" 1325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895208063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1325 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895208063 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895208063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895208063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895208063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895208063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895208063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895208063 ""}  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1325 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567895208063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i5h " "Found entity 1: add_sub_i5h" {  } { { "db/add_sub_i5h.tdf" "" { Text "G:/fpga-brain/db/add_sub_i5h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895208172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567895208172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i5h net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\|add_sub_i5h:auto_generated " "Elaborating entity \"add_sub_i5h\" for hierarchy \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\|add_sub_i5h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895208187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "altfp_mul.vhd" "exp_bias_subtr" { Text "G:/fpga-brain/altfp_mul.vhd" 1337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895208234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1337 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895208251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895208251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895208251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895208251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895208251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895208251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895208251 ""}  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1337 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567895208251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0lg " "Found entity 1: add_sub_0lg" {  } { { "db/add_sub_0lg.tdf" "" { Text "G:/fpga-brain/db/add_sub_0lg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895208359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567895208359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0lg net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated " "Elaborating entity \"add_sub_0lg\" for hierarchy \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895208359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\"" {  } { { "altfp_mul.vhd" "man_round_adder" { Text "G:/fpga-brain/altfp_mul.vhd" 1351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895208422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\"" {  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1351 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895208422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895208422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895208422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895208422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895208422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895208422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895208422 ""}  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1351 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567895208422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uqg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uqg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uqg " "Found entity 1: add_sub_uqg" {  } { { "db/add_sub_uqg.tdf" "" { Text "G:/fpga-brain/db/add_sub_uqg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895208531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567895208531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uqg net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\|add_sub_uqg:auto_generated " "Elaborating entity \"add_sub_uqg\" for hierarchy \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\|add_sub_uqg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895208531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_mult:man_product2_mult\"" {  } { { "altfp_mul.vhd" "man_product2_mult" { Text "G:/fpga-brain/altfp_mul.vhd" 1396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895208719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_mult:man_product2_mult\"" {  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895208735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895208735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895208735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895208735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895208735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895208735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895208735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895208735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895208735 ""}  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567895208735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_5ks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_5ks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_5ks " "Found entity 1: mult_5ks" {  } { { "db/mult_5ks.tdf" "" { Text "G:/fpga-brain/db/mult_5ks.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895208844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567895208844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_5ks net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated " "Elaborating entity \"mult_5ks\" for hierarchy \"net:c3\|altfp_mul:c0\|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895208859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub net:c3\|altfp_addsub:c1 " "Elaborating entity \"altfp_addsub\" for hierarchy \"net:c3\|altfp_addsub:c1\"" {  } { { "net.vhd" "c1" { Text "G:/fpga-brain/net.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895208906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altfp_add_sub_55j net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component " "Elaborating entity \"altfp_addsub_altfp_add_sub_55j\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\"" {  } { { "altfp_addsub.vhd" "altfp_addsub_altfp_add_sub_55j_component" { Text "G:/fpga-brain/altfp_addsub.vhd" 4790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895208938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altbarrel_shift_35e net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altbarrel_shift_35e:lbarrel_shift " "Elaborating entity \"altfp_addsub_altbarrel_shift_35e\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altbarrel_shift_35e:lbarrel_shift\"" {  } { { "altfp_addsub.vhd" "lbarrel_shift" { Text "G:/fpga-brain/altfp_addsub.vhd" 3974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895208954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altbarrel_shift_olb net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altbarrel_shift_olb:rbarrel_shift " "Elaborating entity \"altfp_addsub_altbarrel_shift_olb\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altbarrel_shift_olb:rbarrel_shift\"" {  } { { "altfp_addsub.vhd" "rbarrel_shift" { Text "G:/fpga-brain/altfp_addsub.vhd" 3984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895208984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altpriority_encoder_qb6 net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"altfp_addsub_altpriority_encoder_qb6\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "altfp_addsub.vhd" "leading_zeroes_cnt" { Text "G:/fpga-brain/altfp_addsub.vhd" 3991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895209000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altpriority_encoder_r08 net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_addsub_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"altfp_addsub_altpriority_encoder_r08\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_addsub_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "altfp_addsub.vhd" "altpriority_encoder7" { Text "G:/fpga-brain/altfp_addsub.vhd" 998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895209017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altpriority_encoder_be8 net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_addsub_altpriority_encoder_r08:altpriority_encoder7\|altfp_addsub_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"altfp_addsub_altpriority_encoder_be8\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_addsub_altpriority_encoder_r08:altpriority_encoder7\|altfp_addsub_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "altfp_addsub.vhd" "altpriority_encoder10" { Text "G:/fpga-brain/altfp_addsub.vhd" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895209032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altpriority_encoder_6e8 net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_addsub_altpriority_encoder_r08:altpriority_encoder7\|altfp_addsub_altpriority_encoder_be8:altpriority_encoder10\|altfp_addsub_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"altfp_addsub_altpriority_encoder_6e8\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_addsub_altpriority_encoder_r08:altpriority_encoder7\|altfp_addsub_altpriority_encoder_be8:altpriority_encoder10\|altfp_addsub_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "altfp_addsub.vhd" "altpriority_encoder11" { Text "G:/fpga-brain/altfp_addsub.vhd" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895209047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altpriority_encoder_3e8 net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_addsub_altpriority_encoder_r08:altpriority_encoder7\|altfp_addsub_altpriority_encoder_be8:altpriority_encoder10\|altfp_addsub_altpriority_encoder_6e8:altpriority_encoder11\|altfp_addsub_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"altfp_addsub_altpriority_encoder_3e8\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_addsub_altpriority_encoder_r08:altpriority_encoder7\|altfp_addsub_altpriority_encoder_be8:altpriority_encoder10\|altfp_addsub_altpriority_encoder_6e8:altpriority_encoder11\|altfp_addsub_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "altfp_addsub.vhd" "altpriority_encoder13" { Text "G:/fpga-brain/altfp_addsub.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895209064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altpriority_encoder_bv7 net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_addsub_altpriority_encoder_r08:altpriority_encoder7\|altfp_addsub_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"altfp_addsub_altpriority_encoder_bv7\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_addsub_altpriority_encoder_r08:altpriority_encoder7\|altfp_addsub_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "altfp_addsub.vhd" "altpriority_encoder9" { Text "G:/fpga-brain/altfp_addsub.vhd" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895209125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altpriority_encoder_6v7 net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_addsub_altpriority_encoder_r08:altpriority_encoder7\|altfp_addsub_altpriority_encoder_bv7:altpriority_encoder9\|altfp_addsub_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"altfp_addsub_altpriority_encoder_6v7\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_addsub_altpriority_encoder_r08:altpriority_encoder7\|altfp_addsub_altpriority_encoder_bv7:altpriority_encoder9\|altfp_addsub_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "altfp_addsub.vhd" "altpriority_encoder15" { Text "G:/fpga-brain/altfp_addsub.vhd" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895209157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altpriority_encoder_3v7 net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_addsub_altpriority_encoder_r08:altpriority_encoder7\|altfp_addsub_altpriority_encoder_bv7:altpriority_encoder9\|altfp_addsub_altpriority_encoder_6v7:altpriority_encoder15\|altfp_addsub_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"altfp_addsub_altpriority_encoder_3v7\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_addsub_altpriority_encoder_r08:altpriority_encoder7\|altfp_addsub_altpriority_encoder_bv7:altpriority_encoder9\|altfp_addsub_altpriority_encoder_6v7:altpriority_encoder15\|altfp_addsub_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "altfp_addsub.vhd" "altpriority_encoder17" { Text "G:/fpga-brain/altfp_addsub.vhd" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895209172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altpriority_encoder_rf8 net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_addsub_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"altfp_addsub_altpriority_encoder_rf8\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_addsub_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "altfp_addsub.vhd" "altpriority_encoder8" { Text "G:/fpga-brain/altfp_addsub.vhd" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895209234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altpriority_encoder_e48 net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"altfp_addsub_altpriority_encoder_e48\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "altfp_addsub.vhd" "trailing_zeros_cnt" { Text "G:/fpga-brain/altfp_addsub.vhd" 3997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895209406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altpriority_encoder_fj8 net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_addsub_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"altfp_addsub_altpriority_encoder_fj8\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_addsub_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "altfp_addsub.vhd" "altpriority_encoder21" { Text "G:/fpga-brain/altfp_addsub.vhd" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895209422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altpriority_encoder_vh8 net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_addsub_altpriority_encoder_fj8:altpriority_encoder21\|altfp_addsub_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"altfp_addsub_altpriority_encoder_vh8\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_addsub_altpriority_encoder_fj8:altpriority_encoder21\|altfp_addsub_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "altfp_addsub.vhd" "altpriority_encoder23" { Text "G:/fpga-brain/altfp_addsub.vhd" 1227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895209439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altpriority_encoder_qh8 net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_addsub_altpriority_encoder_fj8:altpriority_encoder21\|altfp_addsub_altpriority_encoder_vh8:altpriority_encoder23\|altfp_addsub_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"altfp_addsub_altpriority_encoder_qh8\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_addsub_altpriority_encoder_fj8:altpriority_encoder21\|altfp_addsub_altpriority_encoder_vh8:altpriority_encoder23\|altfp_addsub_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "altfp_addsub.vhd" "altpriority_encoder25" { Text "G:/fpga-brain/altfp_addsub.vhd" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895209453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altpriority_encoder_nh8 net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_addsub_altpriority_encoder_fj8:altpriority_encoder21\|altfp_addsub_altpriority_encoder_vh8:altpriority_encoder23\|altfp_addsub_altpriority_encoder_qh8:altpriority_encoder25\|altfp_addsub_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"altfp_addsub_altpriority_encoder_nh8\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_addsub_altpriority_encoder_fj8:altpriority_encoder21\|altfp_addsub_altpriority_encoder_vh8:altpriority_encoder23\|altfp_addsub_altpriority_encoder_qh8:altpriority_encoder25\|altfp_addsub_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "altfp_addsub.vhd" "altpriority_encoder27" { Text "G:/fpga-brain/altfp_addsub.vhd" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895209485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altpriority_encoder_f48 net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_addsub_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"altfp_addsub_altpriority_encoder_f48\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_addsub_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "altfp_addsub.vhd" "altpriority_encoder22" { Text "G:/fpga-brain/altfp_addsub.vhd" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895209640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altpriority_encoder_v28 net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_addsub_altpriority_encoder_f48:altpriority_encoder22\|altfp_addsub_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"altfp_addsub_altpriority_encoder_v28\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_addsub_altpriority_encoder_f48:altpriority_encoder22\|altfp_addsub_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "altfp_addsub.vhd" "altpriority_encoder30" { Text "G:/fpga-brain/altfp_addsub.vhd" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895209719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altpriority_encoder_q28 net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_addsub_altpriority_encoder_f48:altpriority_encoder22\|altfp_addsub_altpriority_encoder_v28:altpriority_encoder30\|altfp_addsub_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"altfp_addsub_altpriority_encoder_q28\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_addsub_altpriority_encoder_f48:altpriority_encoder22\|altfp_addsub_altpriority_encoder_v28:altpriority_encoder30\|altfp_addsub_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "altfp_addsub.vhd" "altpriority_encoder32" { Text "G:/fpga-brain/altfp_addsub.vhd" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895209766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_addsub_altpriority_encoder_n28 net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_addsub_altpriority_encoder_f48:altpriority_encoder22\|altfp_addsub_altpriority_encoder_v28:altpriority_encoder30\|altfp_addsub_altpriority_encoder_q28:altpriority_encoder32\|altfp_addsub_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"altfp_addsub_altpriority_encoder_n28\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_addsub_altpriority_encoder_f48:altpriority_encoder22\|altfp_addsub_altpriority_encoder_v28:altpriority_encoder30\|altfp_addsub_altpriority_encoder_q28:altpriority_encoder32\|altfp_addsub_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "altfp_addsub.vhd" "altpriority_encoder34" { Text "G:/fpga-brain/altfp_addsub.vhd" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895209799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub1\"" {  } { { "altfp_addsub.vhd" "add_sub1" { Text "G:/fpga-brain/altfp_addsub.vhd" 4514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895209828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub1\"" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4514 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895209828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895209828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895209828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895209828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895209828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895209828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895209828 ""}  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4514 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567895209828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lcg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lcg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lcg " "Found entity 1: add_sub_lcg" {  } { { "db/add_sub_lcg.tdf" "" { Text "G:/fpga-brain/db/add_sub_lcg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895209937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567895209937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lcg net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub1\|add_sub_lcg:auto_generated " "Elaborating entity \"add_sub_lcg\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub1\|add_sub_lcg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895209955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub2 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub2\"" {  } { { "altfp_addsub.vhd" "add_sub2" { Text "G:/fpga-brain/altfp_addsub.vhd" 4525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895210016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub2 " "Elaborated megafunction instantiation \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub2\"" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4525 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895210016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub2 " "Instantiated megafunction \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210016 ""}  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4525 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567895210016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub3\"" {  } { { "altfp_addsub.vhd" "add_sub3" { Text "G:/fpga-brain/altfp_addsub.vhd" 4536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895210094 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub3\"" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4536 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895210109 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210109 ""}  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4536 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567895210109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_icg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_icg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_icg " "Found entity 1: add_sub_icg" {  } { { "db/add_sub_icg.tdf" "" { Text "G:/fpga-brain/db/add_sub_icg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895210219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567895210219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_icg net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub3\|add_sub_icg:auto_generated " "Elaborating entity \"add_sub_icg\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub3\|add_sub_icg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895210235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub4\"" {  } { { "altfp_addsub.vhd" "add_sub4" { Text "G:/fpga-brain/altfp_addsub.vhd" 4547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895210298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub4\"" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4547 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895210313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210313 ""}  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4547 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567895210313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kbg " "Found entity 1: add_sub_kbg" {  } { { "db/add_sub_kbg.tdf" "" { Text "G:/fpga-brain/db/add_sub_kbg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895210422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567895210422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kbg net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub4\|add_sub_kbg:auto_generated " "Elaborating entity \"add_sub_kbg\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub4\|add_sub_kbg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895210437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub5\"" {  } { { "altfp_addsub.vhd" "add_sub5" { Text "G:/fpga-brain/altfp_addsub.vhd" 4558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895210484 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub5\"" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4558 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895210500 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210500 ""}  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4558 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567895210500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kpj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kpj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kpj " "Found entity 1: add_sub_kpj" {  } { { "db/add_sub_kpj.tdf" "" { Text "G:/fpga-brain/db/add_sub_kpj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895210609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567895210609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kpj net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub5\|add_sub_kpj:auto_generated " "Elaborating entity \"add_sub_kpj\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub5\|add_sub_kpj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895210609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub6\"" {  } { { "altfp_addsub.vhd" "add_sub6" { Text "G:/fpga-brain/altfp_addsub.vhd" 4574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895210687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub6\"" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4574 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895210687 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210687 ""}  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4574 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567895210687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "altfp_addsub.vhd" "man_2comp_res_lower" { Text "G:/fpga-brain/altfp_addsub.vhd" 4595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895210766 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4595 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895210781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210781 ""}  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4595 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567895210781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3ql.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3ql.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3ql " "Found entity 1: add_sub_3ql" {  } { { "db/add_sub_3ql.tdf" "" { Text "G:/fpga-brain/db/add_sub_3ql.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895210875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567895210875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3ql net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_3ql:auto_generated " "Elaborating entity \"add_sub_3ql\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_3ql:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895210891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "altfp_addsub.vhd" "man_2comp_res_upper0" { Text "G:/fpga-brain/altfp_addsub.vhd" 4613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895210953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4613 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895210969 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895210969 ""}  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4613 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567895210969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8bl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8bl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8bl " "Found entity 1: add_sub_8bl" {  } { { "db/add_sub_8bl.tdf" "" { Text "G:/fpga-brain/db/add_sub_8bl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895211078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567895211078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8bl net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_8bl:auto_generated " "Elaborating entity \"add_sub_8bl\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_8bl:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895211078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "altfp_addsub.vhd" "man_2comp_res_upper1" { Text "G:/fpga-brain/altfp_addsub.vhd" 4630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895211141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4630 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895211157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895211157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895211157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895211157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895211157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895211157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895211157 ""}  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4630 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567895211157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "altfp_addsub.vhd" "man_add_sub_upper0" { Text "G:/fpga-brain/altfp_addsub.vhd" 4675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895211297 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborated megafunction instantiation \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895211313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_add_sub_upper0 " "Instantiated megafunction \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_add_sub_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895211313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895211313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895211313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895211313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895211313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895211313 ""}  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567895211313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "altfp_addsub.vhd" "man_add_sub_upper1" { Text "G:/fpga-brain/altfp_addsub.vhd" 4692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895211391 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborated megafunction instantiation \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4692 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895211407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_add_sub_upper1 " "Instantiated megafunction \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895211407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895211407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895211407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895211407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895211407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895211407 ""}  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4692 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567895211407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "altfp_addsub.vhd" "man_res_rounding_add_sub_lower" { Text "G:/fpga-brain/altfp_addsub.vhd" 4719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895211485 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4719 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895211500 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895211500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895211500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895211500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895211500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895211500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895211500 ""}  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4719 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567895211500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qrg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qrg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qrg " "Found entity 1: add_sub_qrg" {  } { { "db/add_sub_qrg.tdf" "" { Text "G:/fpga-brain/db/add_sub_qrg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895211609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567895211609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qrg net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_qrg:auto_generated " "Elaborating entity \"add_sub_qrg\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_qrg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895211625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "altfp_addsub.vhd" "man_res_rounding_add_sub_upper1" { Text "G:/fpga-brain/altfp_addsub.vhd" 4731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895211673 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4731 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895211688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895211688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895211688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895211688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895211688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895211688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895211688 ""}  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4731 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567895211688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_34h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_34h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_34h " "Found entity 1: add_sub_34h" {  } { { "db/add_sub_34h.tdf" "" { Text "G:/fpga-brain/db/add_sub_34h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895211812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567895211812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_34h net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_34h:auto_generated " "Elaborating entity \"add_sub_34h\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_34h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895211812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "altfp_addsub.vhd" "trailing_zeros_limit_comparator" { Text "G:/fpga-brain/altfp_addsub.vhd" 4743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895211985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4743 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895211985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895211985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895211985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895211985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895211985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895211985 ""}  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 4743 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567895211985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7rh " "Found entity 1: cmpr_7rh" {  } { { "db/cmpr_7rh.tdf" "" { Text "G:/fpga-brain/db/cmpr_7rh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895212094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567895212094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7rh net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_7rh:auto_generated " "Elaborating entity \"cmpr_7rh\" for hierarchy \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_7rh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895212109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:c4 " "Elaborating entity \"VGA\" for hierarchy \"VGA:c4\"" {  } { { "fpgabrain.vhdl" "c4" { Text "G:/fpga-brain/fpgabrain.vhdl" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895212156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYNC VGA:c4\|SYNC:C1 " "Elaborating entity \"SYNC\" for hierarchy \"VGA:c4\|SYNC:C1\"" {  } { { "VGA.vhd" "C1" { Text "G:/fpga-brain/VGA.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895212173 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "WW SYNC.vhd(15) " "VHDL Signal Declaration warning at SYNC.vhd(15): used explicit default value for signal \"WW\" because signal was never assigned a value" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895212173 "|fpgabrain|VGA:c4|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "HH SYNC.vhd(16) " "VHDL Signal Declaration warning at SYNC.vhd(16): used explicit default value for signal \"HH\" because signal was never assigned a value" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895212173 "|fpgabrain|VGA:c4|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "HFP SYNC.vhd(17) " "VHDL Signal Declaration warning at SYNC.vhd(17): used explicit default value for signal \"HFP\" because signal was never assigned a value" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895212173 "|fpgabrain|VGA:c4|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "HS SYNC.vhd(18) " "VHDL Signal Declaration warning at SYNC.vhd(18): used explicit default value for signal \"HS\" because signal was never assigned a value" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895212173 "|fpgabrain|VGA:c4|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "HBP SYNC.vhd(19) " "VHDL Signal Declaration warning at SYNC.vhd(19): used explicit default value for signal \"HBP\" because signal was never assigned a value" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895212173 "|fpgabrain|VGA:c4|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "VFP SYNC.vhd(20) " "VHDL Signal Declaration warning at SYNC.vhd(20): used explicit default value for signal \"VFP\" because signal was never assigned a value" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895212173 "|fpgabrain|VGA:c4|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "VS SYNC.vhd(21) " "VHDL Signal Declaration warning at SYNC.vhd(21): used explicit default value for signal \"VS\" because signal was never assigned a value" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895212173 "|fpgabrain|VGA:c4|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "VBP SYNC.vhd(22) " "VHDL Signal Declaration warning at SYNC.vhd(22): used explicit default value for signal \"VBP\" because signal was never assigned a value" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567895212173 "|fpgabrain|VGA:c4|SYNC:C1"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "158 " "Ignored 158 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "158 " "Ignored 158 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1567895212922 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1567895212922 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "net:c3\|adjMatrixLinkWeight_rtl_0 " "Inferred dual-clock RAM node \"net:c3\|adjMatrixLinkWeight_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1567895213282 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "net:c3\|linksWeightArray " "RAM logic \"net:c3\|linksWeightArray\" is uninferred due to inappropriate RAM size" {  } { { "net.vhd" "linksWeightArray" { Text "G:/fpga-brain/net.vhd" 168 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1567895213282 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1567895213282 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "net:c3\|adjMatrixLinkWeight_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"net:c3\|adjMatrixLinkWeight_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1567895214094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1567895214094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1567895214094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 36 " "Parameter NUMWORDS_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1567895214094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1567895214094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1567895214094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 36 " "Parameter NUMWORDS_B set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1567895214094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1567895214094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1567895214094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1567895214094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1567895214094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1567895214094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1567895214094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1567895214094 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1567895214094 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|sign_dffe31_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|sign_dffe31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1567895214094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1567895214094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 15 " "Parameter WIDTH set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1567895214094 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1567895214094 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1567895214094 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altsyncram:adjMatrixLinkWeight_rtl_0 " "Elaborated megafunction instantiation \"net:c3\|altsyncram:adjMatrixLinkWeight_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895214408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altsyncram:adjMatrixLinkWeight_rtl_0 " "Instantiated megafunction \"net:c3\|altsyncram:adjMatrixLinkWeight_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895214408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895214408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895214408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 36 " "Parameter \"NUMWORDS_A\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895214408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895214408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895214408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 36 " "Parameter \"NUMWORDS_B\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895214408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895214408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895214408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895214408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895214408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895214408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895214408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895214408 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567895214408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_epd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_epd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_epd1 " "Found entity 1: altsyncram_epd1" {  } { { "db/altsyncram_epd1.tdf" "" { Text "G:/fpga-brain/db/altsyncram_epd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895214563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567895214563 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altshift_taps:sign_dffe31_rtl_0 " "Elaborated megafunction instantiation \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altshift_taps:sign_dffe31_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895214844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altshift_taps:sign_dffe31_rtl_0 " "Instantiated megafunction \"net:c3\|altfp_addsub:c1\|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component\|altshift_taps:sign_dffe31_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895214844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895214844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 15 " "Parameter \"WIDTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567895214844 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567895214844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_b6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_b6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_b6m " "Found entity 1: shift_taps_b6m" {  } { { "db/shift_taps_b6m.tdf" "" { Text "G:/fpga-brain/db/shift_taps_b6m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895214969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567895214969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1l31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1l31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1l31 " "Found entity 1: altsyncram_1l31" {  } { { "db/altsyncram_1l31.tdf" "" { Text "G:/fpga-brain/db/altsyncram_1l31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895215110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567895215110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "G:/fpga-brain/db/add_sub_24e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895215234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567895215234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "G:/fpga-brain/db/cntr_6pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895215375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567895215375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "G:/fpga-brain/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567895215500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567895215500 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RA\[8\] GND " "Pin \"RA\[8\]\" is stuck at GND" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567895216875 "|fpgabrain|RA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RA\[9\] GND " "Pin \"RA\[9\]\" is stuck at GND" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567895216875 "|fpgabrain|RA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RA\[11\] GND " "Pin \"RA\[11\]\" is stuck at GND" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567895216875 "|fpgabrain|RA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RA\[12\] GND " "Pin \"RA\[12\]\" is stuck at GND" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567895216875 "|fpgabrain|RA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS GND " "Pin \"CS\" is stuck at GND" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567895216875 "|fpgabrain|CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "BA\[0\] GND " "Pin \"BA\[0\]\" is stuck at GND" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567895216875 "|fpgabrain|BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BA\[1\] GND " "Pin \"BA\[1\]\" is stuck at GND" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567895216875 "|fpgabrain|BA[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1567895216875 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1567895217001 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1567895218500 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1567895219856 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567895219856 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2370 " "Implemented 2370 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1567895220188 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1567895220188 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1567895220188 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2268 " "Implemented 2268 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1567895220188 ""} { "Info" "ICUT_CUT_TM_RAMS" "47 " "Implemented 47 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1567895220188 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1567895220188 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1567895220188 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1567895220188 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567895220250 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 08 00:27:00 2019 " "Processing ended: Sun Sep 08 00:27:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567895220250 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567895220250 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567895220250 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1567895220250 ""}
