
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//scriptlive_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401e38 <.init>:
  401e38:	stp	x29, x30, [sp, #-16]!
  401e3c:	mov	x29, sp
  401e40:	bl	4024d0 <ferror@plt+0x60>
  401e44:	ldp	x29, x30, [sp], #16
  401e48:	ret

Disassembly of section .plt:

0000000000401e50 <memcpy@plt-0x20>:
  401e50:	stp	x16, x30, [sp, #-16]!
  401e54:	adrp	x16, 41b000 <ferror@plt+0x18b90>
  401e58:	ldr	x17, [x16, #4088]
  401e5c:	add	x16, x16, #0xff8
  401e60:	br	x17
  401e64:	nop
  401e68:	nop
  401e6c:	nop

0000000000401e70 <memcpy@plt>:
  401e70:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401e74:	ldr	x17, [x16]
  401e78:	add	x16, x16, #0x0
  401e7c:	br	x17

0000000000401e80 <_exit@plt>:
  401e80:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401e84:	ldr	x17, [x16, #8]
  401e88:	add	x16, x16, #0x8
  401e8c:	br	x17

0000000000401e90 <strtoul@plt>:
  401e90:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401e94:	ldr	x17, [x16, #16]
  401e98:	add	x16, x16, #0x10
  401e9c:	br	x17

0000000000401ea0 <strlen@plt>:
  401ea0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401ea4:	ldr	x17, [x16, #24]
  401ea8:	add	x16, x16, #0x18
  401eac:	br	x17

0000000000401eb0 <fputs@plt>:
  401eb0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401eb4:	ldr	x17, [x16, #32]
  401eb8:	add	x16, x16, #0x20
  401ebc:	br	x17

0000000000401ec0 <exit@plt>:
  401ec0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401ec4:	ldr	x17, [x16, #40]
  401ec8:	add	x16, x16, #0x28
  401ecc:	br	x17

0000000000401ed0 <dup@plt>:
  401ed0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401ed4:	ldr	x17, [x16, #48]
  401ed8:	add	x16, x16, #0x30
  401edc:	br	x17

0000000000401ee0 <execl@plt>:
  401ee0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401ee4:	ldr	x17, [x16, #56]
  401ee8:	add	x16, x16, #0x38
  401eec:	br	x17

0000000000401ef0 <signalfd@plt>:
  401ef0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401ef4:	ldr	x17, [x16, #64]
  401ef8:	add	x16, x16, #0x40
  401efc:	br	x17

0000000000401f00 <getegid@plt>:
  401f00:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401f04:	ldr	x17, [x16, #72]
  401f08:	add	x16, x16, #0x48
  401f0c:	br	x17

0000000000401f10 <fdatasync@plt>:
  401f10:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401f14:	ldr	x17, [x16, #80]
  401f18:	add	x16, x16, #0x50
  401f1c:	br	x17

0000000000401f20 <sigprocmask@plt>:
  401f20:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401f24:	ldr	x17, [x16, #88]
  401f28:	add	x16, x16, #0x58
  401f2c:	br	x17

0000000000401f30 <strtod@plt>:
  401f30:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401f34:	ldr	x17, [x16, #96]
  401f38:	add	x16, x16, #0x60
  401f3c:	br	x17

0000000000401f40 <geteuid@plt>:
  401f40:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401f44:	ldr	x17, [x16, #104]
  401f48:	add	x16, x16, #0x68
  401f4c:	br	x17

0000000000401f50 <sysinfo@plt>:
  401f50:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401f54:	ldr	x17, [x16, #112]
  401f58:	add	x16, x16, #0x70
  401f5c:	br	x17

0000000000401f60 <getuid@plt>:
  401f60:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401f64:	ldr	x17, [x16, #120]
  401f68:	add	x16, x16, #0x78
  401f6c:	br	x17

0000000000401f70 <__cxa_atexit@plt>:
  401f70:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401f74:	ldr	x17, [x16, #128]
  401f78:	add	x16, x16, #0x80
  401f7c:	br	x17

0000000000401f80 <fputc@plt>:
  401f80:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401f84:	ldr	x17, [x16, #136]
  401f88:	add	x16, x16, #0x88
  401f8c:	br	x17

0000000000401f90 <clock_gettime@plt>:
  401f90:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401f94:	ldr	x17, [x16, #144]
  401f98:	add	x16, x16, #0x90
  401f9c:	br	x17

0000000000401fa0 <kill@plt>:
  401fa0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401fa4:	ldr	x17, [x16, #152]
  401fa8:	add	x16, x16, #0x98
  401fac:	br	x17

0000000000401fb0 <fork@plt>:
  401fb0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401fb4:	ldr	x17, [x16, #160]
  401fb8:	add	x16, x16, #0xa0
  401fbc:	br	x17

0000000000401fc0 <sigfillset@plt>:
  401fc0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401fc4:	ldr	x17, [x16, #168]
  401fc8:	add	x16, x16, #0xa8
  401fcc:	br	x17

0000000000401fd0 <snprintf@plt>:
  401fd0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401fd4:	ldr	x17, [x16, #176]
  401fd8:	add	x16, x16, #0xb0
  401fdc:	br	x17

0000000000401fe0 <localeconv@plt>:
  401fe0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401fe4:	ldr	x17, [x16, #184]
  401fe8:	add	x16, x16, #0xb8
  401fec:	br	x17

0000000000401ff0 <tcgetattr@plt>:
  401ff0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401ff4:	ldr	x17, [x16, #192]
  401ff8:	add	x16, x16, #0xc0
  401ffc:	br	x17

0000000000402000 <fileno@plt>:
  402000:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402004:	ldr	x17, [x16, #200]
  402008:	add	x16, x16, #0xc8
  40200c:	br	x17

0000000000402010 <signal@plt>:
  402010:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402014:	ldr	x17, [x16, #208]
  402018:	add	x16, x16, #0xd0
  40201c:	br	x17

0000000000402020 <fclose@plt>:
  402020:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402024:	ldr	x17, [x16, #216]
  402028:	add	x16, x16, #0xd8
  40202c:	br	x17

0000000000402030 <wait3@plt>:
  402030:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402034:	ldr	x17, [x16, #224]
  402038:	add	x16, x16, #0xe0
  40203c:	br	x17

0000000000402040 <getpid@plt>:
  402040:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402044:	ldr	x17, [x16, #232]
  402048:	add	x16, x16, #0xe8
  40204c:	br	x17

0000000000402050 <fopen@plt>:
  402050:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402054:	ldr	x17, [x16, #240]
  402058:	add	x16, x16, #0xf0
  40205c:	br	x17

0000000000402060 <malloc@plt>:
  402060:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402064:	ldr	x17, [x16, #248]
  402068:	add	x16, x16, #0xf8
  40206c:	br	x17

0000000000402070 <poll@plt>:
  402070:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402074:	ldr	x17, [x16, #256]
  402078:	add	x16, x16, #0x100
  40207c:	br	x17

0000000000402080 <__isoc99_fscanf@plt>:
  402080:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402084:	ldr	x17, [x16, #264]
  402088:	add	x16, x16, #0x108
  40208c:	br	x17

0000000000402090 <__strtol_internal@plt>:
  402090:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402094:	ldr	x17, [x16, #272]
  402098:	add	x16, x16, #0x110
  40209c:	br	x17

00000000004020a0 <sigemptyset@plt>:
  4020a0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4020a4:	ldr	x17, [x16, #280]
  4020a8:	add	x16, x16, #0x118
  4020ac:	br	x17

00000000004020b0 <strncmp@plt>:
  4020b0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4020b4:	ldr	x17, [x16, #288]
  4020b8:	add	x16, x16, #0x120
  4020bc:	br	x17

00000000004020c0 <bindtextdomain@plt>:
  4020c0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4020c4:	ldr	x17, [x16, #296]
  4020c8:	add	x16, x16, #0x128
  4020cc:	br	x17

00000000004020d0 <__libc_start_main@plt>:
  4020d0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4020d4:	ldr	x17, [x16, #304]
  4020d8:	add	x16, x16, #0x130
  4020dc:	br	x17

00000000004020e0 <fgetc@plt>:
  4020e0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4020e4:	ldr	x17, [x16, #312]
  4020e8:	add	x16, x16, #0x138
  4020ec:	br	x17

00000000004020f0 <gettimeofday@plt>:
  4020f0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4020f4:	ldr	x17, [x16, #320]
  4020f8:	add	x16, x16, #0x140
  4020fc:	br	x17

0000000000402100 <sleep@plt>:
  402100:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402104:	ldr	x17, [x16, #328]
  402108:	add	x16, x16, #0x148
  40210c:	br	x17

0000000000402110 <openpty@plt>:
  402110:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402114:	ldr	x17, [x16, #336]
  402118:	add	x16, x16, #0x150
  40211c:	br	x17

0000000000402120 <__strtoul_internal@plt>:
  402120:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402124:	ldr	x17, [x16, #344]
  402128:	add	x16, x16, #0x158
  40212c:	br	x17

0000000000402130 <calloc@plt>:
  402130:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402134:	ldr	x17, [x16, #352]
  402138:	add	x16, x16, #0x160
  40213c:	br	x17

0000000000402140 <dprintf@plt>:
  402140:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402144:	ldr	x17, [x16, #360]
  402148:	add	x16, x16, #0x168
  40214c:	br	x17

0000000000402150 <realloc@plt>:
  402150:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402154:	ldr	x17, [x16, #368]
  402158:	add	x16, x16, #0x170
  40215c:	br	x17

0000000000402160 <strdup@plt>:
  402160:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402164:	ldr	x17, [x16, #376]
  402168:	add	x16, x16, #0x178
  40216c:	br	x17

0000000000402170 <close@plt>:
  402170:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402174:	ldr	x17, [x16, #384]
  402178:	add	x16, x16, #0x180
  40217c:	br	x17

0000000000402180 <strrchr@plt>:
  402180:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402184:	ldr	x17, [x16, #392]
  402188:	add	x16, x16, #0x188
  40218c:	br	x17

0000000000402190 <__gmon_start__@plt>:
  402190:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402194:	ldr	x17, [x16, #400]
  402198:	add	x16, x16, #0x190
  40219c:	br	x17

00000000004021a0 <write@plt>:
  4021a0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4021a4:	ldr	x17, [x16, #408]
  4021a8:	add	x16, x16, #0x198
  4021ac:	br	x17

00000000004021b0 <fseek@plt>:
  4021b0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4021b4:	ldr	x17, [x16, #416]
  4021b8:	add	x16, x16, #0x1a0
  4021bc:	br	x17

00000000004021c0 <abort@plt>:
  4021c0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4021c4:	ldr	x17, [x16, #424]
  4021c8:	add	x16, x16, #0x1a8
  4021cc:	br	x17

00000000004021d0 <access@plt>:
  4021d0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4021d4:	ldr	x17, [x16, #432]
  4021d8:	add	x16, x16, #0x1b0
  4021dc:	br	x17

00000000004021e0 <feof@plt>:
  4021e0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4021e4:	ldr	x17, [x16, #440]
  4021e8:	add	x16, x16, #0x1b8
  4021ec:	br	x17

00000000004021f0 <textdomain@plt>:
  4021f0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4021f4:	ldr	x17, [x16, #448]
  4021f8:	add	x16, x16, #0x1c0
  4021fc:	br	x17

0000000000402200 <getopt_long@plt>:
  402200:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402204:	ldr	x17, [x16, #456]
  402208:	add	x16, x16, #0x1c8
  40220c:	br	x17

0000000000402210 <strcmp@plt>:
  402210:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402214:	ldr	x17, [x16, #464]
  402218:	add	x16, x16, #0x1d0
  40221c:	br	x17

0000000000402220 <warn@plt>:
  402220:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402224:	ldr	x17, [x16, #472]
  402228:	add	x16, x16, #0x1d8
  40222c:	br	x17

0000000000402230 <__ctype_b_loc@plt>:
  402230:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402234:	ldr	x17, [x16, #480]
  402238:	add	x16, x16, #0x1e0
  40223c:	br	x17

0000000000402240 <strtol@plt>:
  402240:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402244:	ldr	x17, [x16, #488]
  402248:	add	x16, x16, #0x1e8
  40224c:	br	x17

0000000000402250 <fread@plt>:
  402250:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402254:	ldr	x17, [x16, #496]
  402258:	add	x16, x16, #0x1f0
  40225c:	br	x17

0000000000402260 <free@plt>:
  402260:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402264:	ldr	x17, [x16, #504]
  402268:	add	x16, x16, #0x1f8
  40226c:	br	x17

0000000000402270 <ungetc@plt>:
  402270:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402274:	ldr	x17, [x16, #512]
  402278:	add	x16, x16, #0x200
  40227c:	br	x17

0000000000402280 <getgid@plt>:
  402280:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402284:	ldr	x17, [x16, #520]
  402288:	add	x16, x16, #0x208
  40228c:	br	x17

0000000000402290 <nanosleep@plt>:
  402290:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402294:	ldr	x17, [x16, #528]
  402298:	add	x16, x16, #0x210
  40229c:	br	x17

00000000004022a0 <vasprintf@plt>:
  4022a0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4022a4:	ldr	x17, [x16, #536]
  4022a8:	add	x16, x16, #0x218
  4022ac:	br	x17

00000000004022b0 <strndup@plt>:
  4022b0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4022b4:	ldr	x17, [x16, #544]
  4022b8:	add	x16, x16, #0x220
  4022bc:	br	x17

00000000004022c0 <strspn@plt>:
  4022c0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4022c4:	ldr	x17, [x16, #552]
  4022c8:	add	x16, x16, #0x228
  4022cc:	br	x17

00000000004022d0 <strchr@plt>:
  4022d0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4022d4:	ldr	x17, [x16, #560]
  4022d8:	add	x16, x16, #0x230
  4022dc:	br	x17

00000000004022e0 <fwrite@plt>:
  4022e0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4022e4:	ldr	x17, [x16, #568]
  4022e8:	add	x16, x16, #0x238
  4022ec:	br	x17

00000000004022f0 <fflush@plt>:
  4022f0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4022f4:	ldr	x17, [x16, #576]
  4022f8:	add	x16, x16, #0x240
  4022fc:	br	x17

0000000000402300 <warnx@plt>:
  402300:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402304:	ldr	x17, [x16, #584]
  402308:	add	x16, x16, #0x248
  40230c:	br	x17

0000000000402310 <read@plt>:
  402310:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402314:	ldr	x17, [x16, #592]
  402318:	add	x16, x16, #0x250
  40231c:	br	x17

0000000000402320 <tcsetattr@plt>:
  402320:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402324:	ldr	x17, [x16, #600]
  402328:	add	x16, x16, #0x258
  40232c:	br	x17

0000000000402330 <isatty@plt>:
  402330:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402334:	ldr	x17, [x16, #608]
  402338:	add	x16, x16, #0x260
  40233c:	br	x17

0000000000402340 <cfmakeraw@plt>:
  402340:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402344:	ldr	x17, [x16, #616]
  402348:	add	x16, x16, #0x268
  40234c:	br	x17

0000000000402350 <setsid@plt>:
  402350:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402354:	ldr	x17, [x16, #624]
  402358:	add	x16, x16, #0x270
  40235c:	br	x17

0000000000402360 <dcgettext@plt>:
  402360:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402364:	ldr	x17, [x16, #632]
  402368:	add	x16, x16, #0x278
  40236c:	br	x17

0000000000402370 <dup2@plt>:
  402370:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402374:	ldr	x17, [x16, #640]
  402378:	add	x16, x16, #0x280
  40237c:	br	x17

0000000000402380 <errx@plt>:
  402380:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402384:	ldr	x17, [x16, #648]
  402388:	add	x16, x16, #0x288
  40238c:	br	x17

0000000000402390 <sigaddset@plt>:
  402390:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402394:	ldr	x17, [x16, #656]
  402398:	add	x16, x16, #0x290
  40239c:	br	x17

00000000004023a0 <strcspn@plt>:
  4023a0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4023a4:	ldr	x17, [x16, #664]
  4023a8:	add	x16, x16, #0x298
  4023ac:	br	x17

00000000004023b0 <vfprintf@plt>:
  4023b0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4023b4:	ldr	x17, [x16, #672]
  4023b8:	add	x16, x16, #0x2a0
  4023bc:	br	x17

00000000004023c0 <printf@plt>:
  4023c0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4023c4:	ldr	x17, [x16, #680]
  4023c8:	add	x16, x16, #0x2a8
  4023cc:	br	x17

00000000004023d0 <__assert_fail@plt>:
  4023d0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4023d4:	ldr	x17, [x16, #688]
  4023d8:	add	x16, x16, #0x2b0
  4023dc:	br	x17

00000000004023e0 <__errno_location@plt>:
  4023e0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4023e4:	ldr	x17, [x16, #696]
  4023e8:	add	x16, x16, #0x2b8
  4023ec:	br	x17

00000000004023f0 <execlp@plt>:
  4023f0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4023f4:	ldr	x17, [x16, #704]
  4023f8:	add	x16, x16, #0x2c0
  4023fc:	br	x17

0000000000402400 <getenv@plt>:
  402400:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402404:	ldr	x17, [x16, #712]
  402408:	add	x16, x16, #0x2c8
  40240c:	br	x17

0000000000402410 <waitpid@plt>:
  402410:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402414:	ldr	x17, [x16, #720]
  402418:	add	x16, x16, #0x2d0
  40241c:	br	x17

0000000000402420 <fprintf@plt>:
  402420:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402424:	ldr	x17, [x16, #728]
  402428:	add	x16, x16, #0x2d8
  40242c:	br	x17

0000000000402430 <fgets@plt>:
  402430:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402434:	ldr	x17, [x16, #736]
  402438:	add	x16, x16, #0x2e0
  40243c:	br	x17

0000000000402440 <err@plt>:
  402440:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402444:	ldr	x17, [x16, #744]
  402448:	add	x16, x16, #0x2e8
  40244c:	br	x17

0000000000402450 <ioctl@plt>:
  402450:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402454:	ldr	x17, [x16, #752]
  402458:	add	x16, x16, #0x2f0
  40245c:	br	x17

0000000000402460 <setlocale@plt>:
  402460:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402464:	ldr	x17, [x16, #760]
  402468:	add	x16, x16, #0x2f8
  40246c:	br	x17

0000000000402470 <ferror@plt>:
  402470:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402474:	ldr	x17, [x16, #768]
  402478:	add	x16, x16, #0x300
  40247c:	br	x17

Disassembly of section .text:

0000000000402480 <.text>:
  402480:	mov	x29, #0x0                   	// #0
  402484:	mov	x30, #0x0                   	// #0
  402488:	mov	x5, x0
  40248c:	ldr	x1, [sp]
  402490:	add	x2, sp, #0x8
  402494:	mov	x6, sp
  402498:	movz	x0, #0x0, lsl #48
  40249c:	movk	x0, #0x0, lsl #32
  4024a0:	movk	x0, #0x40, lsl #16
  4024a4:	movk	x0, #0x291c
  4024a8:	movz	x3, #0x0, lsl #48
  4024ac:	movk	x3, #0x0, lsl #32
  4024b0:	movk	x3, #0x40, lsl #16
  4024b4:	movk	x3, #0x86b0
  4024b8:	movz	x4, #0x0, lsl #48
  4024bc:	movk	x4, #0x0, lsl #32
  4024c0:	movk	x4, #0x40, lsl #16
  4024c4:	movk	x4, #0x8730
  4024c8:	bl	4020d0 <__libc_start_main@plt>
  4024cc:	bl	4021c0 <abort@plt>
  4024d0:	adrp	x0, 41b000 <ferror@plt+0x18b90>
  4024d4:	ldr	x0, [x0, #4064]
  4024d8:	cbz	x0, 4024e0 <ferror@plt+0x70>
  4024dc:	b	402190 <__gmon_start__@plt>
  4024e0:	ret
  4024e4:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4024e8:	add	x0, x0, #0x320
  4024ec:	adrp	x1, 41c000 <ferror@plt+0x19b90>
  4024f0:	add	x1, x1, #0x320
  4024f4:	cmp	x0, x1
  4024f8:	b.eq	40252c <ferror@plt+0xbc>  // b.none
  4024fc:	stp	x29, x30, [sp, #-32]!
  402500:	mov	x29, sp
  402504:	adrp	x0, 408000 <ferror@plt+0x5b90>
  402508:	ldr	x0, [x0, #1888]
  40250c:	str	x0, [sp, #24]
  402510:	mov	x1, x0
  402514:	cbz	x1, 402524 <ferror@plt+0xb4>
  402518:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  40251c:	add	x0, x0, #0x320
  402520:	blr	x1
  402524:	ldp	x29, x30, [sp], #32
  402528:	ret
  40252c:	ret
  402530:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  402534:	add	x0, x0, #0x320
  402538:	adrp	x1, 41c000 <ferror@plt+0x19b90>
  40253c:	add	x1, x1, #0x320
  402540:	sub	x0, x0, x1
  402544:	lsr	x1, x0, #63
  402548:	add	x0, x1, x0, asr #3
  40254c:	cmp	xzr, x0, asr #1
  402550:	b.eq	402588 <ferror@plt+0x118>  // b.none
  402554:	stp	x29, x30, [sp, #-32]!
  402558:	mov	x29, sp
  40255c:	asr	x1, x0, #1
  402560:	adrp	x0, 408000 <ferror@plt+0x5b90>
  402564:	ldr	x0, [x0, #1896]
  402568:	str	x0, [sp, #24]
  40256c:	mov	x2, x0
  402570:	cbz	x2, 402580 <ferror@plt+0x110>
  402574:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  402578:	add	x0, x0, #0x320
  40257c:	blr	x2
  402580:	ldp	x29, x30, [sp], #32
  402584:	ret
  402588:	ret
  40258c:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  402590:	ldrb	w0, [x0, #840]
  402594:	cbnz	w0, 4025b8 <ferror@plt+0x148>
  402598:	stp	x29, x30, [sp, #-16]!
  40259c:	mov	x29, sp
  4025a0:	bl	4024e4 <ferror@plt+0x74>
  4025a4:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4025a8:	mov	w1, #0x1                   	// #1
  4025ac:	strb	w1, [x0, #840]
  4025b0:	ldp	x29, x30, [sp], #16
  4025b4:	ret
  4025b8:	ret
  4025bc:	stp	x29, x30, [sp, #-16]!
  4025c0:	mov	x29, sp
  4025c4:	bl	402530 <ferror@plt+0xc0>
  4025c8:	ldp	x29, x30, [sp], #16
  4025cc:	ret
  4025d0:	stp	x29, x30, [sp, #-32]!
  4025d4:	mov	x29, sp
  4025d8:	str	x19, [sp, #16]
  4025dc:	mov	w19, w1
  4025e0:	bl	402040 <getpid@plt>
  4025e4:	mov	w1, #0x13                  	// #19
  4025e8:	bl	401fa0 <kill@plt>
  4025ec:	mov	w1, #0x12                  	// #18
  4025f0:	mov	w0, w19
  4025f4:	bl	401fa0 <kill@plt>
  4025f8:	ldr	x19, [sp, #16]
  4025fc:	ldp	x29, x30, [sp], #32
  402600:	ret
  402604:	stp	x29, x30, [sp, #-32]!
  402608:	mov	x29, sp
  40260c:	str	x19, [sp, #16]
  402610:	mov	x19, x0
  402614:	mov	w2, #0x5                   	// #5
  402618:	adrp	x1, 408000 <ferror@plt+0x5b90>
  40261c:	add	x1, x1, #0x770
  402620:	mov	x0, #0x0                   	// #0
  402624:	bl	402360 <dcgettext@plt>
  402628:	mov	x1, x0
  40262c:	mov	x0, x19
  402630:	bl	40760c <ferror@plt+0x519c>
  402634:	fcmp	d0, d0
  402638:	b.vs	402648 <ferror@plt+0x1d8>
  40263c:	ldr	x19, [sp, #16]
  402640:	ldp	x29, x30, [sp], #32
  402644:	ret
  402648:	bl	4023e0 <__errno_location@plt>
  40264c:	mov	w1, #0x16                  	// #22
  402650:	str	w1, [x0]
  402654:	mov	w2, #0x5                   	// #5
  402658:	adrp	x1, 408000 <ferror@plt+0x5b90>
  40265c:	add	x1, x1, #0x770
  402660:	mov	x0, #0x0                   	// #0
  402664:	bl	402360 <dcgettext@plt>
  402668:	mov	x3, x19
  40266c:	mov	x2, x0
  402670:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402674:	add	x1, x1, #0x788
  402678:	mov	w0, #0x1                   	// #1
  40267c:	bl	402440 <err@plt>
  402680:	stp	x29, x30, [sp, #-96]!
  402684:	mov	x29, sp
  402688:	stp	x19, x20, [sp, #16]
  40268c:	stp	x21, x22, [sp, #32]
  402690:	stp	x23, x24, [sp, #48]
  402694:	mov	x21, x0
  402698:	mov	x24, x0
  40269c:	ldr	x0, [x24], #16
  4026a0:	bl	405440 <ferror@plt+0x2fd0>
  4026a4:	mov	w22, w0
  4026a8:	adrp	x23, 408000 <ferror@plt+0x5b90>
  4026ac:	add	x23, x23, #0x790
  4026b0:	mov	x2, x24
  4026b4:	mov	x1, x23
  4026b8:	ldr	x0, [x21, #8]
  4026bc:	bl	403f0c <ferror@plt+0x1a9c>
  4026c0:	mov	w19, w0
  4026c4:	cmp	w0, #0x1
  4026c8:	b.eq	402710 <ferror@plt+0x2a0>  // b.none
  4026cc:	cbnz	w0, 402778 <ferror@plt+0x308>
  4026d0:	ldr	x0, [x21, #16]
  4026d4:	bl	403e48 <ferror@plt+0x19d8>
  4026d8:	mov	x20, x0
  4026dc:	ldr	x1, [x0]
  4026e0:	cbnz	x1, 402720 <ferror@plt+0x2b0>
  4026e4:	ldr	x0, [x0, #8]
  4026e8:	cbnz	x0, 402720 <ferror@plt+0x2b0>
  4026ec:	mov	w2, w22
  4026f0:	ldr	x1, [x21, #16]
  4026f4:	ldr	x0, [x21, #8]
  4026f8:	bl	4045a4 <ferror@plt+0x2134>
  4026fc:	mov	w19, w0
  402700:	mov	w0, w22
  402704:	bl	401f10 <fdatasync@plt>
  402708:	cbz	w19, 4026b0 <ferror@plt+0x240>
  40270c:	b	402778 <ferror@plt+0x308>
  402710:	ldr	x0, [x21]
  402714:	bl	405b4c <ferror@plt+0x36dc>
  402718:	mov	w19, #0x0                   	// #0
  40271c:	b	402778 <ferror@plt+0x308>
  402720:	add	x0, sp, #0x40
  402724:	bl	406998 <ferror@plt+0x4528>
  402728:	ldr	x0, [x20]
  40272c:	ldr	x1, [sp, #64]
  402730:	add	x1, x1, x0
  402734:	str	x1, [sp, #80]
  402738:	ldr	x2, [x20, #8]
  40273c:	ldr	x0, [sp, #72]
  402740:	add	x0, x0, x2
  402744:	str	x0, [sp, #88]
  402748:	mov	x2, #0x423f                	// #16959
  40274c:	movk	x2, #0xf, lsl #16
  402750:	cmp	x0, x2
  402754:	b.le	40276c <ferror@plt+0x2fc>
  402758:	add	x1, x1, #0x1
  40275c:	str	x1, [sp, #80]
  402760:	sub	x0, x0, #0xf4, lsl #12
  402764:	sub	x0, x0, #0x240
  402768:	str	x0, [sp, #88]
  40276c:	add	x1, sp, #0x50
  402770:	ldr	x0, [x21]
  402774:	bl	4054f0 <ferror@plt+0x3080>
  402778:	mov	w0, w19
  40277c:	ldp	x19, x20, [sp, #16]
  402780:	ldp	x21, x22, [sp, #32]
  402784:	ldp	x23, x24, [sp, #48]
  402788:	ldp	x29, x30, [sp], #96
  40278c:	ret
  402790:	stp	x29, x30, [sp, #-48]!
  402794:	mov	x29, sp
  402798:	stp	x19, x20, [sp, #16]
  40279c:	mov	x19, x0
  4027a0:	ldr	x0, [x0, #16]
  4027a4:	cbz	x0, 4027b0 <ferror@plt+0x340>
  4027a8:	bl	403ebc <ferror@plt+0x1a4c>
  4027ac:	cbz	w0, 4027cc <ferror@plt+0x35c>
  4027b0:	mov	x0, x19
  4027b4:	bl	402680 <ferror@plt+0x210>
  4027b8:	mov	w20, w0
  4027bc:	mov	w0, w20
  4027c0:	ldp	x19, x20, [sp, #16]
  4027c4:	ldp	x29, x30, [sp], #48
  4027c8:	ret
  4027cc:	str	x21, [sp, #32]
  4027d0:	ldr	x0, [x19]
  4027d4:	bl	405440 <ferror@plt+0x2fd0>
  4027d8:	mov	w21, w0
  4027dc:	mov	w2, w0
  4027e0:	ldr	x1, [x19, #16]
  4027e4:	ldr	x0, [x19, #8]
  4027e8:	bl	4045a4 <ferror@plt+0x2134>
  4027ec:	mov	w20, w0
  4027f0:	mov	w0, w21
  4027f4:	bl	401f10 <fdatasync@plt>
  4027f8:	cbnz	w20, 402804 <ferror@plt+0x394>
  4027fc:	ldr	x21, [sp, #32]
  402800:	b	4027b0 <ferror@plt+0x340>
  402804:	ldr	x21, [sp, #32]
  402808:	b	4027bc <ferror@plt+0x34c>
  40280c:	stp	x29, x30, [sp, #-32]!
  402810:	mov	x29, sp
  402814:	stp	x19, x20, [sp, #16]
  402818:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  40281c:	ldr	x20, [x0, #824]
  402820:	bl	4023e0 <__errno_location@plt>
  402824:	mov	x19, x0
  402828:	str	wzr, [x0]
  40282c:	mov	x0, x20
  402830:	bl	402470 <ferror@plt>
  402834:	cbz	w0, 40287c <ferror@plt+0x40c>
  402838:	ldr	w0, [x19]
  40283c:	cmp	w0, #0x9
  402840:	b.eq	40284c <ferror@plt+0x3dc>  // b.none
  402844:	cmp	w0, #0x20
  402848:	b.ne	4028a8 <ferror@plt+0x438>  // b.any
  40284c:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  402850:	ldr	x20, [x0, #800]
  402854:	str	wzr, [x19]
  402858:	mov	x0, x20
  40285c:	bl	402470 <ferror@plt>
  402860:	cbz	w0, 4028e8 <ferror@plt+0x478>
  402864:	ldr	w0, [x19]
  402868:	cmp	w0, #0x9
  40286c:	b.ne	402914 <ferror@plt+0x4a4>  // b.any
  402870:	ldp	x19, x20, [sp, #16]
  402874:	ldp	x29, x30, [sp], #32
  402878:	ret
  40287c:	mov	x0, x20
  402880:	bl	4022f0 <fflush@plt>
  402884:	cbnz	w0, 402838 <ferror@plt+0x3c8>
  402888:	mov	x0, x20
  40288c:	bl	402000 <fileno@plt>
  402890:	tbnz	w0, #31, 402838 <ferror@plt+0x3c8>
  402894:	bl	401ed0 <dup@plt>
  402898:	tbnz	w0, #31, 402838 <ferror@plt+0x3c8>
  40289c:	bl	402170 <close@plt>
  4028a0:	cbz	w0, 40284c <ferror@plt+0x3dc>
  4028a4:	b	402838 <ferror@plt+0x3c8>
  4028a8:	cbz	w0, 4028cc <ferror@plt+0x45c>
  4028ac:	mov	w2, #0x5                   	// #5
  4028b0:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4028b4:	add	x1, x1, #0x798
  4028b8:	mov	x0, #0x0                   	// #0
  4028bc:	bl	402360 <dcgettext@plt>
  4028c0:	bl	402220 <warn@plt>
  4028c4:	mov	w0, #0x1                   	// #1
  4028c8:	bl	401e80 <_exit@plt>
  4028cc:	mov	w2, #0x5                   	// #5
  4028d0:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4028d4:	add	x1, x1, #0x798
  4028d8:	mov	x0, #0x0                   	// #0
  4028dc:	bl	402360 <dcgettext@plt>
  4028e0:	bl	402300 <warnx@plt>
  4028e4:	b	4028c4 <ferror@plt+0x454>
  4028e8:	mov	x0, x20
  4028ec:	bl	4022f0 <fflush@plt>
  4028f0:	cbnz	w0, 402864 <ferror@plt+0x3f4>
  4028f4:	mov	x0, x20
  4028f8:	bl	402000 <fileno@plt>
  4028fc:	tbnz	w0, #31, 402864 <ferror@plt+0x3f4>
  402900:	bl	401ed0 <dup@plt>
  402904:	tbnz	w0, #31, 402864 <ferror@plt+0x3f4>
  402908:	bl	402170 <close@plt>
  40290c:	cbz	w0, 402870 <ferror@plt+0x400>
  402910:	b	402864 <ferror@plt+0x3f4>
  402914:	mov	w0, #0x1                   	// #1
  402918:	bl	401e80 <_exit@plt>
  40291c:	stp	x29, x30, [sp, #-176]!
  402920:	mov	x29, sp
  402924:	stp	x19, x20, [sp, #16]
  402928:	stp	x21, x22, [sp, #32]
  40292c:	stp	x23, x24, [sp, #48]
  402930:	stp	x25, x26, [sp, #64]
  402934:	stp	x27, x28, [sp, #80]
  402938:	str	d8, [sp, #96]
  40293c:	mov	w21, w0
  402940:	mov	x22, x1
  402944:	stp	xzr, xzr, [sp, #136]
  402948:	str	xzr, [sp, #152]
  40294c:	str	xzr, [sp, #128]
  402950:	adrp	x1, 409000 <ferror@plt+0x6b90>
  402954:	add	x1, x1, #0x60
  402958:	mov	w0, #0x6                   	// #6
  40295c:	bl	402460 <setlocale@plt>
  402960:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402964:	add	x1, x1, #0x7b8
  402968:	mov	w0, #0x1                   	// #1
  40296c:	bl	402460 <setlocale@plt>
  402970:	adrp	x19, 408000 <ferror@plt+0x5b90>
  402974:	add	x19, x19, #0x7d8
  402978:	adrp	x1, 408000 <ferror@plt+0x5b90>
  40297c:	add	x1, x1, #0x7c0
  402980:	mov	x0, x19
  402984:	bl	4020c0 <bindtextdomain@plt>
  402988:	mov	x0, x19
  40298c:	bl	4021f0 <textdomain@plt>
  402990:	adrp	x0, 402000 <fileno@plt>
  402994:	add	x0, x0, #0x80c
  402998:	bl	408738 <ferror@plt+0x62c8>
  40299c:	bl	4037d8 <ferror@plt+0x1368>
  4029a0:	str	xzr, [sp, #168]
  4029a4:	str	xzr, [sp, #160]
  4029a8:	str	wzr, [sp, #124]
  4029ac:	fmov	d8, #1.000000000000000000e+00
  4029b0:	mov	x28, #0x0                   	// #0
  4029b4:	mov	x27, #0x0                   	// #0
  4029b8:	mov	x26, #0x0                   	// #0
  4029bc:	mov	x25, #0x0                   	// #0
  4029c0:	adrp	x20, 408000 <ferror@plt+0x5b90>
  4029c4:	add	x20, x20, #0xd40
  4029c8:	adrp	x23, 408000 <ferror@plt+0x5b90>
  4029cc:	add	x23, x23, #0xb58
  4029d0:	adrp	x24, 408000 <ferror@plt+0x5b90>
  4029d4:	add	x24, x24, #0x820
  4029d8:	mov	x4, #0x0                   	// #0
  4029dc:	mov	x3, x20
  4029e0:	mov	x2, x23
  4029e4:	mov	x1, x22
  4029e8:	mov	w0, w21
  4029ec:	bl	402200 <getopt_long@plt>
  4029f0:	cmn	w0, #0x1
  4029f4:	b.eq	402e6c <ferror@plt+0x9fc>  // b.none
  4029f8:	cmp	w0, #0x41
  4029fc:	b.le	402b34 <ferror@plt+0x6c4>
  402a00:	add	x2, sp, #0x80
  402a04:	add	x19, x20, #0x140
  402a08:	b	402a38 <ferror@plt+0x5c8>
  402a0c:	ldr	w1, [x3, #4]!
  402a10:	cmp	w1, #0x0
  402a14:	ccmp	w0, w1, #0x1, ne  // ne = any
  402a18:	b.ge	402a4c <ferror@plt+0x5dc>  // b.tcont
  402a1c:	b	402a24 <ferror@plt+0x5b4>
  402a20:	str	w0, [x2]
  402a24:	ldr	w1, [x19, #64]!
  402a28:	add	x2, x2, #0x4
  402a2c:	cmp	w1, #0x0
  402a30:	ccmp	w0, w1, #0x1, ne  // ne = any
  402a34:	b.lt	402b34 <ferror@plt+0x6c4>  // b.tstop
  402a38:	ldr	w1, [x19]
  402a3c:	cmp	w1, #0x0
  402a40:	mov	x3, x19
  402a44:	ccmp	w0, w1, #0x1, ne  // ne = any
  402a48:	b.lt	402a24 <ferror@plt+0x5b4>  // b.tstop
  402a4c:	cmp	w0, w1
  402a50:	b.ne	402a0c <ferror@plt+0x59c>  // b.any
  402a54:	ldr	w1, [x2]
  402a58:	cbz	w1, 402a20 <ferror@plt+0x5b0>
  402a5c:	cmp	w0, w1
  402a60:	b.eq	402a24 <ferror@plt+0x5b4>  // b.none
  402a64:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  402a68:	ldr	x20, [x0, #800]
  402a6c:	mov	w2, #0x5                   	// #5
  402a70:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402a74:	add	x1, x1, #0x7e8
  402a78:	mov	x0, #0x0                   	// #0
  402a7c:	bl	402360 <dcgettext@plt>
  402a80:	adrp	x1, 41c000 <ferror@plt+0x19b90>
  402a84:	ldr	x2, [x1, #832]
  402a88:	mov	x1, x0
  402a8c:	mov	x0, x20
  402a90:	bl	402420 <fprintf@plt>
  402a94:	mov	x20, #0x0                   	// #0
  402a98:	adrp	x21, 408000 <ferror@plt+0x5b90>
  402a9c:	add	x21, x21, #0x7a8
  402aa0:	adrp	x22, 408000 <ferror@plt+0x5b90>
  402aa4:	adrp	x23, 408000 <ferror@plt+0x5b90>
  402aa8:	add	x23, x23, #0x818
  402aac:	b	402ad4 <ferror@plt+0x664>
  402ab0:	cbz	x2, 402af8 <ferror@plt+0x688>
  402ab4:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402ab8:	add	x1, x1, #0x810
  402abc:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  402ac0:	ldr	x0, [x0, #800]
  402ac4:	bl	402420 <fprintf@plt>
  402ac8:	add	x20, x20, #0x4
  402acc:	cmp	x20, #0x3c
  402ad0:	b.eq	402b1c <ferror@plt+0x6ac>  // b.none
  402ad4:	ldr	w3, [x19, x20]
  402ad8:	cbz	w3, 402b1c <ferror@plt+0x6ac>
  402adc:	mov	x2, x21
  402ae0:	add	x0, x22, #0xd40
  402ae4:	ldr	w1, [x0, #24]
  402ae8:	cmp	w3, w1
  402aec:	b.eq	402ab0 <ferror@plt+0x640>  // b.none
  402af0:	ldr	x2, [x0, #32]!
  402af4:	cbnz	x2, 402ae4 <ferror@plt+0x674>
  402af8:	sub	w0, w3, #0x21
  402afc:	cmp	w0, #0x5d
  402b00:	b.hi	402ac8 <ferror@plt+0x658>  // b.pmore
  402b04:	mov	w2, w3
  402b08:	mov	x1, x23
  402b0c:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  402b10:	ldr	x0, [x0, #800]
  402b14:	bl	402420 <fprintf@plt>
  402b18:	b	402ac8 <ferror@plt+0x658>
  402b1c:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  402b20:	ldr	x1, [x0, #800]
  402b24:	mov	w0, #0xa                   	// #10
  402b28:	bl	401f80 <fputc@plt>
  402b2c:	mov	w0, #0x1                   	// #1
  402b30:	bl	401ec0 <exit@plt>
  402b34:	cmp	w0, #0x63
  402b38:	b.eq	402df0 <ferror@plt+0x980>  // b.none
  402b3c:	cmp	w0, #0x63
  402b40:	b.gt	402ba8 <ferror@plt+0x738>
  402b44:	cmp	w0, #0x49
  402b48:	b.eq	402dfc <ferror@plt+0x98c>  // b.none
  402b4c:	cmp	w0, #0x49
  402b50:	b.le	402b94 <ferror@plt+0x724>
  402b54:	cmp	w0, #0x54
  402b58:	b.eq	402bbc <ferror@plt+0x74c>  // b.none
  402b5c:	cmp	w0, #0x56
  402b60:	b.ne	402e34 <ferror@plt+0x9c4>  // b.any
  402b64:	mov	w2, #0x5                   	// #5
  402b68:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402b6c:	add	x1, x1, #0x848
  402b70:	mov	x0, #0x0                   	// #0
  402b74:	bl	402360 <dcgettext@plt>
  402b78:	adrp	x2, 408000 <ferror@plt+0x5b90>
  402b7c:	add	x2, x2, #0x858
  402b80:	adrp	x1, 41c000 <ferror@plt+0x19b90>
  402b84:	ldr	x1, [x1, #832]
  402b88:	bl	4023c0 <printf@plt>
  402b8c:	mov	w0, #0x0                   	// #0
  402b90:	bl	401ec0 <exit@plt>
  402b94:	cmp	w0, #0x42
  402b98:	b.ne	402e34 <ferror@plt+0x9c4>  // b.any
  402b9c:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  402ba0:	ldr	x26, [x0, #808]
  402ba4:	b	4029d8 <ferror@plt+0x568>
  402ba8:	cmp	w0, #0x6d
  402bac:	b.eq	402e08 <ferror@plt+0x998>  // b.none
  402bb0:	b.le	402bc8 <ferror@plt+0x758>
  402bb4:	cmp	w0, #0x74
  402bb8:	b.ne	402e34 <ferror@plt+0x9c4>  // b.any
  402bbc:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  402bc0:	ldr	x27, [x0, #808]
  402bc4:	b	4029d8 <ferror@plt+0x568>
  402bc8:	cmp	w0, #0x64
  402bcc:	b.ne	402bec <ferror@plt+0x77c>  // b.any
  402bd0:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  402bd4:	ldr	x0, [x0, #808]
  402bd8:	bl	402604 <ferror@plt+0x194>
  402bdc:	fmov	d8, d0
  402be0:	mov	w0, #0x1                   	// #1
  402be4:	str	w0, [sp, #124]
  402be8:	b	4029d8 <ferror@plt+0x568>
  402bec:	cmp	w0, #0x68
  402bf0:	b.ne	402e34 <ferror@plt+0x9c4>  // b.any
  402bf4:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  402bf8:	ldr	x19, [x0, #824]
  402bfc:	mov	w2, #0x5                   	// #5
  402c00:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402c04:	add	x1, x1, #0x870
  402c08:	mov	x0, #0x0                   	// #0
  402c0c:	bl	402360 <dcgettext@plt>
  402c10:	mov	x1, x19
  402c14:	bl	401eb0 <fputs@plt>
  402c18:	mov	w2, #0x5                   	// #5
  402c1c:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402c20:	add	x1, x1, #0x880
  402c24:	mov	x0, #0x0                   	// #0
  402c28:	bl	402360 <dcgettext@plt>
  402c2c:	adrp	x20, 41c000 <ferror@plt+0x19b90>
  402c30:	ldr	x2, [x20, #832]
  402c34:	mov	x1, x0
  402c38:	mov	x0, x19
  402c3c:	bl	402420 <fprintf@plt>
  402c40:	mov	w2, #0x5                   	// #5
  402c44:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402c48:	add	x1, x1, #0x890
  402c4c:	mov	x0, #0x0                   	// #0
  402c50:	bl	402360 <dcgettext@plt>
  402c54:	ldr	x2, [x20, #832]
  402c58:	mov	x1, x0
  402c5c:	mov	x0, x19
  402c60:	bl	402420 <fprintf@plt>
  402c64:	mov	x1, x19
  402c68:	mov	w0, #0xa                   	// #10
  402c6c:	bl	401f80 <fputc@plt>
  402c70:	mov	w2, #0x5                   	// #5
  402c74:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402c78:	add	x1, x1, #0x8b8
  402c7c:	mov	x0, #0x0                   	// #0
  402c80:	bl	402360 <dcgettext@plt>
  402c84:	mov	x1, x19
  402c88:	bl	401eb0 <fputs@plt>
  402c8c:	mov	w2, #0x5                   	// #5
  402c90:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402c94:	add	x1, x1, #0x8d8
  402c98:	mov	x0, #0x0                   	// #0
  402c9c:	bl	402360 <dcgettext@plt>
  402ca0:	mov	x1, x19
  402ca4:	bl	401eb0 <fputs@plt>
  402ca8:	mov	w2, #0x5                   	// #5
  402cac:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402cb0:	add	x1, x1, #0x8e8
  402cb4:	mov	x0, #0x0                   	// #0
  402cb8:	bl	402360 <dcgettext@plt>
  402cbc:	mov	x1, x19
  402cc0:	bl	401eb0 <fputs@plt>
  402cc4:	mov	w2, #0x5                   	// #5
  402cc8:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402ccc:	add	x1, x1, #0x920
  402cd0:	mov	x0, #0x0                   	// #0
  402cd4:	bl	402360 <dcgettext@plt>
  402cd8:	mov	x1, x19
  402cdc:	bl	401eb0 <fputs@plt>
  402ce0:	mov	w2, #0x5                   	// #5
  402ce4:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402ce8:	add	x1, x1, #0x948
  402cec:	mov	x0, #0x0                   	// #0
  402cf0:	bl	402360 <dcgettext@plt>
  402cf4:	mov	x1, x19
  402cf8:	bl	401eb0 <fputs@plt>
  402cfc:	mov	w2, #0x5                   	// #5
  402d00:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402d04:	add	x1, x1, #0x978
  402d08:	mov	x0, #0x0                   	// #0
  402d0c:	bl	402360 <dcgettext@plt>
  402d10:	mov	x1, x19
  402d14:	bl	401eb0 <fputs@plt>
  402d18:	mov	x1, x19
  402d1c:	mov	w0, #0xa                   	// #10
  402d20:	bl	401f80 <fputc@plt>
  402d24:	mov	w2, #0x5                   	// #5
  402d28:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402d2c:	add	x1, x1, #0x9b8
  402d30:	mov	x0, #0x0                   	// #0
  402d34:	bl	402360 <dcgettext@plt>
  402d38:	mov	x1, x19
  402d3c:	bl	401eb0 <fputs@plt>
  402d40:	mov	w2, #0x5                   	// #5
  402d44:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402d48:	add	x1, x1, #0xa00
  402d4c:	mov	x0, #0x0                   	// #0
  402d50:	bl	402360 <dcgettext@plt>
  402d54:	mov	x1, x19
  402d58:	bl	401eb0 <fputs@plt>
  402d5c:	mov	w2, #0x5                   	// #5
  402d60:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402d64:	add	x1, x1, #0xa50
  402d68:	mov	x0, #0x0                   	// #0
  402d6c:	bl	402360 <dcgettext@plt>
  402d70:	mov	x1, x19
  402d74:	bl	401eb0 <fputs@plt>
  402d78:	mov	w2, #0x5                   	// #5
  402d7c:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402d80:	add	x1, x1, #0xaa0
  402d84:	mov	x0, #0x0                   	// #0
  402d88:	bl	402360 <dcgettext@plt>
  402d8c:	mov	x19, x0
  402d90:	mov	w2, #0x5                   	// #5
  402d94:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402d98:	add	x1, x1, #0xab8
  402d9c:	mov	x0, #0x0                   	// #0
  402da0:	bl	402360 <dcgettext@plt>
  402da4:	mov	x4, x0
  402da8:	adrp	x3, 408000 <ferror@plt+0x5b90>
  402dac:	add	x3, x3, #0xac8
  402db0:	mov	x2, x19
  402db4:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402db8:	add	x1, x1, #0xad8
  402dbc:	adrp	x0, 408000 <ferror@plt+0x5b90>
  402dc0:	add	x0, x0, #0xae8
  402dc4:	bl	4023c0 <printf@plt>
  402dc8:	mov	w2, #0x5                   	// #5
  402dcc:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402dd0:	add	x1, x1, #0xb00
  402dd4:	mov	x0, #0x0                   	// #0
  402dd8:	bl	402360 <dcgettext@plt>
  402ddc:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402de0:	add	x1, x1, #0xb20
  402de4:	bl	4023c0 <printf@plt>
  402de8:	mov	w0, #0x0                   	// #0
  402dec:	bl	401ec0 <exit@plt>
  402df0:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  402df4:	ldr	x28, [x0, #808]
  402df8:	b	4029d8 <ferror@plt+0x568>
  402dfc:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  402e00:	ldr	x25, [x0, #808]
  402e04:	b	4029d8 <ferror@plt+0x568>
  402e08:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  402e0c:	ldr	x19, [x0, #808]
  402e10:	mov	w2, #0x5                   	// #5
  402e14:	mov	x1, x24
  402e18:	mov	x0, #0x0                   	// #0
  402e1c:	bl	402360 <dcgettext@plt>
  402e20:	mov	x2, x0
  402e24:	add	x1, sp, #0xa0
  402e28:	mov	x0, x19
  402e2c:	bl	407898 <ferror@plt+0x5428>
  402e30:	b	4029d8 <ferror@plt+0x568>
  402e34:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  402e38:	ldr	x19, [x0, #800]
  402e3c:	mov	w2, #0x5                   	// #5
  402e40:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402e44:	add	x1, x1, #0xb30
  402e48:	mov	x0, #0x0                   	// #0
  402e4c:	bl	402360 <dcgettext@plt>
  402e50:	adrp	x1, 41c000 <ferror@plt+0x19b90>
  402e54:	ldr	x2, [x1, #832]
  402e58:	mov	x1, x0
  402e5c:	mov	x0, x19
  402e60:	bl	402420 <fprintf@plt>
  402e64:	mov	w0, #0x1                   	// #1
  402e68:	bl	401ec0 <exit@plt>
  402e6c:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  402e70:	ldr	w0, [x0, #816]
  402e74:	sub	w21, w21, w0
  402e78:	sbfiz	x1, x0, #3, #32
  402e7c:	add	x0, x22, w0, sxtw #3
  402e80:	cmp	x27, #0x0
  402e84:	ccmp	w21, #0x0, #0x4, eq  // eq = none
  402e88:	b.le	4030c0 <ferror@plt+0xc50>
  402e8c:	ldr	x27, [x22, x1]
  402e90:	mov	w1, #0x1                   	// #1
  402e94:	orr	x2, x25, x26
  402e98:	cmp	x2, #0x0
  402e9c:	ccmp	w1, w21, #0x0, eq  // eq = none
  402ea0:	b.lt	4030c8 <ferror@plt+0xc58>  // b.tstop
  402ea4:	ldr	w2, [sp, #124]
  402ea8:	cbnz	w2, 402eb8 <ferror@plt+0xa48>
  402eac:	cmp	w1, w21
  402eb0:	b.lt	4030d4 <ferror@plt+0xc64>  // b.tstop
  402eb4:	fmov	d8, #1.000000000000000000e+00
  402eb8:	cbz	x27, 4030e4 <ferror@plt+0xc74>
  402ebc:	orr	x0, x25, x26
  402ec0:	cbz	x0, 403104 <ferror@plt+0xc94>
  402ec4:	bl	4038e0 <ferror@plt+0x1470>
  402ec8:	str	x0, [sp, #144]
  402ecc:	mov	x1, x27
  402ed0:	bl	403a10 <ferror@plt+0x15a0>
  402ed4:	cbnz	w0, 403120 <ferror@plt+0xcb0>
  402ed8:	cbz	x25, 402ef4 <ferror@plt+0xa84>
  402edc:	mov	x2, x25
  402ee0:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402ee4:	add	x1, x1, #0x790
  402ee8:	ldr	x0, [sp, #144]
  402eec:	bl	403c80 <ferror@plt+0x1810>
  402ef0:	cbnz	w0, 403144 <ferror@plt+0xcd4>
  402ef4:	cbz	x26, 402f10 <ferror@plt+0xaa0>
  402ef8:	mov	x2, x26
  402efc:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402f00:	add	x1, x1, #0xbc8
  402f04:	ldr	x0, [sp, #144]
  402f08:	bl	403c80 <ferror@plt+0x1810>
  402f0c:	cbnz	w0, 403168 <ferror@plt+0xcf8>
  402f10:	mov	w1, #0x49                  	// #73
  402f14:	ldr	x0, [sp, #144]
  402f18:	bl	403958 <ferror@plt+0x14e8>
  402f1c:	mov	w1, #0x1                   	// #1
  402f20:	ldr	x0, [sp, #144]
  402f24:	bl	403998 <ferror@plt+0x1528>
  402f28:	fmov	d0, #1.000000000000000000e+00
  402f2c:	fcmp	d8, d0
  402f30:	b.ne	40318c <ferror@plt+0xd1c>  // b.any
  402f34:	ldr	x0, [sp, #160]
  402f38:	ldr	x1, [sp, #168]
  402f3c:	orr	x0, x0, x1
  402f40:	cbz	x0, 402f50 <ferror@plt+0xae0>
  402f44:	add	x1, sp, #0xa0
  402f48:	ldr	x0, [sp, #144]
  402f4c:	bl	4039ec <ferror@plt+0x157c>
  402f50:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402f54:	add	x1, x1, #0xd40
  402f58:	add	x1, x1, #0x1c0
  402f5c:	ldr	x0, [sp, #144]
  402f60:	bl	4039d4 <ferror@plt+0x1564>
  402f64:	adrp	x0, 408000 <ferror@plt+0x5b90>
  402f68:	add	x0, x0, #0xbd0
  402f6c:	bl	402400 <getenv@plt>
  402f70:	mov	x20, x0
  402f74:	cbz	x0, 40319c <ferror@plt+0xd2c>
  402f78:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  402f7c:	ldr	x19, [x0, #824]
  402f80:	mov	w2, #0x5                   	// #5
  402f84:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402f88:	add	x1, x1, #0xbd8
  402f8c:	mov	x0, #0x0                   	// #0
  402f90:	bl	402360 <dcgettext@plt>
  402f94:	cmp	x28, #0x0
  402f98:	csel	x2, x28, x20, ne  // ne = any
  402f9c:	mov	x1, x0
  402fa0:	mov	x0, x19
  402fa4:	bl	402420 <fprintf@plt>
  402fa8:	mov	w0, #0x0                   	// #0
  402fac:	bl	405154 <ferror@plt+0x2ce4>
  402fb0:	mov	w0, #0x0                   	// #0
  402fb4:	bl	402330 <isatty@plt>
  402fb8:	bl	40525c <ferror@plt+0x2dec>
  402fbc:	str	x0, [sp, #136]
  402fc0:	cbz	x0, 4031a8 <ferror@plt+0xd38>
  402fc4:	add	x1, sp, #0x88
  402fc8:	bl	4053d0 <ferror@plt+0x2f60>
  402fcc:	ldr	x0, [sp, #136]
  402fd0:	bl	405398 <ferror@plt+0x2f28>
  402fd4:	adrp	x1, 402000 <fileno@plt>
  402fd8:	add	x1, x1, #0x5d0
  402fdc:	str	x1, [x0, #16]
  402fe0:	adrp	x1, 402000 <fileno@plt>
  402fe4:	add	x1, x1, #0x790
  402fe8:	str	x1, [x0, #24]
  402fec:	mov	w0, #0x0                   	// #0
  402ff0:	bl	402330 <isatty@plt>
  402ff4:	cbz	w0, 4031c4 <ferror@plt+0xd54>
  402ff8:	ldr	x0, [sp, #136]
  402ffc:	bl	4056cc <ferror@plt+0x325c>
  403000:	cbnz	w0, 4031d4 <ferror@plt+0xd64>
  403004:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  403008:	ldr	x0, [x0, #824]
  40300c:	bl	4022f0 <fflush@plt>
  403010:	bl	401fb0 <fork@plt>
  403014:	mov	w19, w0
  403018:	cmn	w0, #0x1
  40301c:	b.eq	4031f4 <ferror@plt+0xd84>  // b.none
  403020:	cbz	w0, 40321c <ferror@plt+0xdac>
  403024:	mov	w1, w0
  403028:	ldr	x0, [sp, #136]
  40302c:	bl	405408 <ferror@plt+0x2f98>
  403030:	add	x0, sp, #0x88
  403034:	bl	402680 <ferror@plt+0x210>
  403038:	ldr	x0, [sp, #136]
  40303c:	bl	405f24 <ferror@plt+0x3ab4>
  403040:	ldr	x0, [sp, #136]
  403044:	bl	405360 <ferror@plt+0x2ef0>
  403048:	cbz	w0, 4032dc <ferror@plt+0xe6c>
  40304c:	ldr	x0, [sp, #136]
  403050:	bl	405478 <ferror@plt+0x3008>
  403054:	cmn	w0, #0x1
  403058:	b.ne	4032f8 <ferror@plt+0xe88>  // b.any
  40305c:	ldr	x0, [sp, #136]
  403060:	bl	405610 <ferror@plt+0x31a0>
  403064:	ldr	x0, [sp, #136]
  403068:	bl	405308 <ferror@plt+0x2e98>
  40306c:	ldr	x0, [sp, #144]
  403070:	bl	403914 <ferror@plt+0x14a4>
  403074:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  403078:	ldr	x19, [x0, #824]
  40307c:	mov	w2, #0x5                   	// #5
  403080:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403084:	add	x1, x1, #0xce0
  403088:	mov	x0, #0x0                   	// #0
  40308c:	bl	402360 <dcgettext@plt>
  403090:	mov	x1, x0
  403094:	mov	x0, x19
  403098:	bl	402420 <fprintf@plt>
  40309c:	mov	w0, #0x0                   	// #0
  4030a0:	ldp	x19, x20, [sp, #16]
  4030a4:	ldp	x21, x22, [sp, #32]
  4030a8:	ldp	x23, x24, [sp, #48]
  4030ac:	ldp	x25, x26, [sp, #64]
  4030b0:	ldp	x27, x28, [sp, #80]
  4030b4:	ldr	d8, [sp, #96]
  4030b8:	ldp	x29, x30, [sp], #176
  4030bc:	ret
  4030c0:	mov	w1, #0x0                   	// #0
  4030c4:	b	402e94 <ferror@plt+0xa24>
  4030c8:	ldr	x25, [x0, w1, sxtw #3]
  4030cc:	add	w1, w1, #0x1
  4030d0:	b	402ea4 <ferror@plt+0xa34>
  4030d4:	ldr	x0, [x0, w1, sxtw #3]
  4030d8:	bl	402604 <ferror@plt+0x194>
  4030dc:	fmov	d8, d0
  4030e0:	b	402eb8 <ferror@plt+0xa48>
  4030e4:	mov	w2, #0x5                   	// #5
  4030e8:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4030ec:	add	x1, x1, #0xb70
  4030f0:	mov	x0, #0x0                   	// #0
  4030f4:	bl	402360 <dcgettext@plt>
  4030f8:	mov	x1, x0
  4030fc:	mov	w0, #0x1                   	// #1
  403100:	bl	402380 <errx@plt>
  403104:	mov	w2, #0x5                   	// #5
  403108:	adrp	x1, 408000 <ferror@plt+0x5b90>
  40310c:	add	x1, x1, #0xb90
  403110:	bl	402360 <dcgettext@plt>
  403114:	mov	x1, x0
  403118:	mov	w0, #0x1                   	// #1
  40311c:	bl	402380 <errx@plt>
  403120:	mov	w2, #0x5                   	// #5
  403124:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403128:	add	x1, x1, #0xbb8
  40312c:	mov	x0, #0x0                   	// #0
  403130:	bl	402360 <dcgettext@plt>
  403134:	mov	x2, x27
  403138:	mov	x1, x0
  40313c:	mov	w0, #0x1                   	// #1
  403140:	bl	402440 <err@plt>
  403144:	mov	w2, #0x5                   	// #5
  403148:	adrp	x1, 408000 <ferror@plt+0x5b90>
  40314c:	add	x1, x1, #0xbb8
  403150:	mov	x0, #0x0                   	// #0
  403154:	bl	402360 <dcgettext@plt>
  403158:	mov	x2, x25
  40315c:	mov	x1, x0
  403160:	mov	w0, #0x1                   	// #1
  403164:	bl	402440 <err@plt>
  403168:	mov	w2, #0x5                   	// #5
  40316c:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403170:	add	x1, x1, #0xbb8
  403174:	mov	x0, #0x0                   	// #0
  403178:	bl	402360 <dcgettext@plt>
  40317c:	mov	x2, x26
  403180:	mov	x1, x0
  403184:	mov	w0, #0x1                   	// #1
  403188:	bl	402440 <err@plt>
  40318c:	fmov	d0, d8
  403190:	ldr	x0, [sp, #144]
  403194:	bl	403a04 <ferror@plt+0x1594>
  403198:	b	402f34 <ferror@plt+0xac4>
  40319c:	adrp	x20, 408000 <ferror@plt+0x5b90>
  4031a0:	add	x20, x20, #0x7b0
  4031a4:	b	402f78 <ferror@plt+0xb08>
  4031a8:	mov	w2, #0x5                   	// #5
  4031ac:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4031b0:	add	x1, x1, #0xc18
  4031b4:	bl	402360 <dcgettext@plt>
  4031b8:	mov	x1, x0
  4031bc:	mov	w0, #0x1                   	// #1
  4031c0:	bl	402440 <err@plt>
  4031c4:	mov	w1, #0x1                   	// #1
  4031c8:	ldr	x0, [sp, #136]
  4031cc:	bl	40531c <ferror@plt+0x2eac>
  4031d0:	b	402ff8 <ferror@plt+0xb88>
  4031d4:	mov	w2, #0x5                   	// #5
  4031d8:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4031dc:	add	x1, x1, #0xc38
  4031e0:	mov	x0, #0x0                   	// #0
  4031e4:	bl	402360 <dcgettext@plt>
  4031e8:	mov	x1, x0
  4031ec:	mov	w0, #0x1                   	// #1
  4031f0:	bl	402440 <err@plt>
  4031f4:	ldr	x0, [sp, #136]
  4031f8:	bl	405610 <ferror@plt+0x31a0>
  4031fc:	mov	w2, #0x5                   	// #5
  403200:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403204:	add	x1, x1, #0xc60
  403208:	mov	x0, #0x0                   	// #0
  40320c:	bl	402360 <dcgettext@plt>
  403210:	mov	x1, x0
  403214:	mov	w0, #0x1                   	// #1
  403218:	bl	402440 <err@plt>
  40321c:	ldr	x0, [sp, #136]
  403220:	bl	405a18 <ferror@plt+0x35a8>
  403224:	mov	x1, #0x0                   	// #0
  403228:	mov	w0, #0xf                   	// #15
  40322c:	bl	402010 <signal@plt>
  403230:	mov	w1, #0x2f                  	// #47
  403234:	mov	x0, x20
  403238:	bl	402180 <strrchr@plt>
  40323c:	cmp	x0, #0x0
  403240:	csinc	x19, x20, x0, eq  // eq = none
  403244:	mov	w1, #0x1                   	// #1
  403248:	mov	x0, x20
  40324c:	bl	4021d0 <access@plt>
  403250:	cbnz	w0, 4032a4 <ferror@plt+0xe34>
  403254:	cbz	x28, 403288 <ferror@plt+0xe18>
  403258:	mov	x4, #0x0                   	// #0
  40325c:	mov	x3, x28
  403260:	adrp	x2, 408000 <ferror@plt+0x5b90>
  403264:	add	x2, x2, #0xc80
  403268:	mov	x1, x19
  40326c:	mov	x0, x20
  403270:	bl	401ee0 <execl@plt>
  403274:	mov	x2, x20
  403278:	adrp	x1, 408000 <ferror@plt+0x5b90>
  40327c:	add	x1, x1, #0xc90
  403280:	mov	w0, #0x1                   	// #1
  403284:	bl	402440 <err@plt>
  403288:	mov	x3, #0x0                   	// #0
  40328c:	adrp	x2, 408000 <ferror@plt+0x5b90>
  403290:	add	x2, x2, #0xc88
  403294:	mov	x1, x19
  403298:	mov	x0, x20
  40329c:	bl	401ee0 <execl@plt>
  4032a0:	b	403274 <ferror@plt+0xe04>
  4032a4:	cbz	x28, 4032c4 <ferror@plt+0xe54>
  4032a8:	mov	x3, #0x0                   	// #0
  4032ac:	mov	x2, x28
  4032b0:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4032b4:	add	x1, x1, #0xc80
  4032b8:	mov	x0, x19
  4032bc:	bl	4023f0 <execlp@plt>
  4032c0:	b	403274 <ferror@plt+0xe04>
  4032c4:	mov	x2, #0x0                   	// #0
  4032c8:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4032cc:	add	x1, x1, #0xc88
  4032d0:	mov	x0, x19
  4032d4:	bl	4023f0 <execlp@plt>
  4032d8:	b	403274 <ferror@plt+0xe04>
  4032dc:	ldr	x0, [sp, #136]
  4032e0:	bl	405478 <ferror@plt+0x3008>
  4032e4:	cmn	w0, #0x1
  4032e8:	b.eq	40305c <ferror@plt+0xbec>  // b.none
  4032ec:	ldr	x0, [sp, #136]
  4032f0:	bl	405d34 <ferror@plt+0x38c4>
  4032f4:	b	40305c <ferror@plt+0xbec>
  4032f8:	adrp	x20, 41c000 <ferror@plt+0x19b90>
  4032fc:	ldr	x21, [x20, #800]
  403300:	mov	w2, #0x5                   	// #5
  403304:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403308:	add	x1, x1, #0xca8
  40330c:	mov	x0, #0x0                   	// #0
  403310:	bl	402360 <dcgettext@plt>
  403314:	mov	x1, x0
  403318:	mov	x0, x21
  40331c:	bl	402420 <fprintf@plt>
  403320:	mov	w1, #0xf                   	// #15
  403324:	mov	w0, w19
  403328:	bl	401fa0 <kill@plt>
  40332c:	mov	w0, #0x2                   	// #2
  403330:	bl	402100 <sleep@plt>
  403334:	mov	w1, #0x9                   	// #9
  403338:	mov	w0, w19
  40333c:	bl	401fa0 <kill@plt>
  403340:	ldr	x3, [x20, #800]
  403344:	mov	x2, #0xc                   	// #12
  403348:	mov	x1, #0x1                   	// #1
  40334c:	adrp	x0, 408000 <ferror@plt+0x5b90>
  403350:	add	x0, x0, #0xcd0
  403354:	bl	4022e0 <fwrite@plt>
  403358:	b	40305c <ferror@plt+0xbec>
  40335c:	stp	x29, x30, [sp, #-64]!
  403360:	mov	x29, sp
  403364:	stp	x19, x20, [sp, #16]
  403368:	stp	x21, x22, [sp, #32]
  40336c:	str	x23, [sp, #48]
  403370:	cbz	x0, 4033f0 <ferror@plt+0xf80>
  403374:	mov	x19, x0
  403378:	mov	x21, x1
  40337c:	mov	x22, x2
  403380:	mov	x23, x3
  403384:	cbz	x1, 403410 <ferror@plt+0xfa0>
  403388:	cbz	x2, 403430 <ferror@plt+0xfc0>
  40338c:	ldr	x20, [x0, #8]
  403390:	add	x20, x20, #0x1
  403394:	lsl	x20, x20, #5
  403398:	mov	x1, x20
  40339c:	ldr	x0, [x0]
  4033a0:	bl	402150 <realloc@plt>
  4033a4:	mov	x4, x0
  4033a8:	cmp	x0, #0x0
  4033ac:	ccmp	x20, #0x0, #0x4, eq  // eq = none
  4033b0:	b.ne	403450 <ferror@plt+0xfe0>  // b.any
  4033b4:	str	x0, [x19]
  4033b8:	ldr	x1, [x19, #8]
  4033bc:	lsl	x2, x1, #5
  4033c0:	add	x0, x0, x2
  4033c4:	add	x1, x1, #0x1
  4033c8:	str	x1, [x19, #8]
  4033cc:	str	xzr, [x0, #24]
  4033d0:	str	x22, [x0, #8]
  4033d4:	str	x21, [x4, x2]
  4033d8:	str	x23, [x0, #16]
  4033dc:	ldp	x19, x20, [sp, #16]
  4033e0:	ldp	x21, x22, [sp, #32]
  4033e4:	ldr	x23, [sp, #48]
  4033e8:	ldp	x29, x30, [sp], #64
  4033ec:	ret
  4033f0:	adrp	x3, 409000 <ferror@plt+0x6b90>
  4033f4:	add	x3, x3, #0x3a0
  4033f8:	mov	w2, #0xa4                  	// #164
  4033fc:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403400:	add	x1, x1, #0xf10
  403404:	adrp	x0, 408000 <ferror@plt+0x5b90>
  403408:	add	x0, x0, #0xf30
  40340c:	bl	4023d0 <__assert_fail@plt>
  403410:	adrp	x3, 409000 <ferror@plt+0x6b90>
  403414:	add	x3, x3, #0x3a0
  403418:	mov	w2, #0xa5                  	// #165
  40341c:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403420:	add	x1, x1, #0xf10
  403424:	adrp	x0, 408000 <ferror@plt+0x5b90>
  403428:	add	x0, x0, #0xf38
  40342c:	bl	4023d0 <__assert_fail@plt>
  403430:	adrp	x3, 409000 <ferror@plt+0x6b90>
  403434:	add	x3, x3, #0x3a0
  403438:	mov	w2, #0xa6                  	// #166
  40343c:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403440:	add	x1, x1, #0xf10
  403444:	adrp	x0, 408000 <ferror@plt+0x5b90>
  403448:	add	x0, x0, #0xf40
  40344c:	bl	4023d0 <__assert_fail@plt>
  403450:	mov	x2, x20
  403454:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403458:	add	x1, x1, #0xf50
  40345c:	mov	w0, #0x1                   	// #1
  403460:	bl	402440 <err@plt>
  403464:	stp	x29, x30, [sp, #-288]!
  403468:	mov	x29, sp
  40346c:	str	x19, [sp, #16]
  403470:	str	x1, [sp, #232]
  403474:	str	x2, [sp, #240]
  403478:	str	x3, [sp, #248]
  40347c:	str	x4, [sp, #256]
  403480:	str	x5, [sp, #264]
  403484:	str	x6, [sp, #272]
  403488:	str	x7, [sp, #280]
  40348c:	str	q0, [sp, #96]
  403490:	str	q1, [sp, #112]
  403494:	str	q2, [sp, #128]
  403498:	str	q3, [sp, #144]
  40349c:	str	q4, [sp, #160]
  4034a0:	str	q5, [sp, #176]
  4034a4:	str	q6, [sp, #192]
  4034a8:	str	q7, [sp, #208]
  4034ac:	add	x1, sp, #0x120
  4034b0:	str	x1, [sp, #64]
  4034b4:	str	x1, [sp, #72]
  4034b8:	add	x1, sp, #0xe0
  4034bc:	str	x1, [sp, #80]
  4034c0:	mov	w1, #0xffffffc8            	// #-56
  4034c4:	str	w1, [sp, #88]
  4034c8:	mov	w1, #0xffffff80            	// #-128
  4034cc:	str	w1, [sp, #92]
  4034d0:	ldp	x2, x3, [sp, #64]
  4034d4:	stp	x2, x3, [sp, #32]
  4034d8:	ldp	x2, x3, [sp, #80]
  4034dc:	stp	x2, x3, [sp, #48]
  4034e0:	adrp	x19, 41c000 <ferror@plt+0x19b90>
  4034e4:	add	x2, sp, #0x20
  4034e8:	mov	x1, x0
  4034ec:	ldr	x0, [x19, #800]
  4034f0:	bl	4023b0 <vfprintf@plt>
  4034f4:	ldr	x1, [x19, #800]
  4034f8:	mov	w0, #0xa                   	// #10
  4034fc:	bl	401f80 <fputc@plt>
  403500:	ldr	x19, [sp, #16]
  403504:	ldp	x29, x30, [sp], #288
  403508:	ret
  40350c:	mov	x12, #0x2050                	// #8272
  403510:	sub	sp, sp, x12
  403514:	stp	x29, x30, [sp]
  403518:	mov	x29, sp
  40351c:	stp	x19, x20, [sp, #16]
  403520:	stp	x21, x22, [sp, #32]
  403524:	mov	x19, x0
  403528:	mov	x20, x1
  40352c:	sxtb	w2, w2
  403530:	cmp	w2, #0x4f
  403534:	b.eq	403550 <ferror@plt+0x10e0>  // b.none
  403538:	b.gt	4035b8 <ferror@plt+0x1148>
  40353c:	cmp	w2, #0x48
  403540:	b.eq	4035c4 <ferror@plt+0x1154>  // b.none
  403544:	mov	w21, #0x0                   	// #0
  403548:	cmp	w2, #0x49
  40354c:	b.ne	403590 <ferror@plt+0x1120>  // b.any
  403550:	add	x5, sp, #0x2, lsl #12
  403554:	add	x5, x5, #0x4f
  403558:	add	x4, x19, #0x8
  40355c:	add	x3, x19, #0x28
  403560:	add	x2, x19, #0x20
  403564:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403568:	add	x1, x1, #0xf70
  40356c:	mov	x0, x20
  403570:	bl	402080 <__isoc99_fscanf@plt>
  403574:	cmp	w0, #0x4
  403578:	b.ne	40378c <ferror@plt+0x131c>  // b.any
  40357c:	add	x0, sp, #0x2, lsl #12
  403580:	ldrsb	w0, [x0, #79]
  403584:	cmp	w0, #0xa
  403588:	mov	w21, #0xffffffea            	// #-22
  40358c:	csel	w21, w21, wzr, ne  // ne = any
  403590:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  403594:	ldr	w0, [x0, #844]
  403598:	tbnz	w0, #2, 403794 <ferror@plt+0x1324>
  40359c:	mov	w0, w21
  4035a0:	ldp	x19, x20, [sp, #16]
  4035a4:	ldp	x21, x22, [sp, #32]
  4035a8:	ldp	x29, x30, [sp]
  4035ac:	mov	x12, #0x2050                	// #8272
  4035b0:	add	sp, sp, x12
  4035b4:	ret
  4035b8:	mov	w21, #0x0                   	// #0
  4035bc:	cmp	w2, #0x53
  4035c0:	b.ne	403590 <ferror@plt+0x1120>  // b.any
  4035c4:	add	x3, x19, #0x28
  4035c8:	add	x2, x19, #0x20
  4035cc:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4035d0:	add	x1, x1, #0xf88
  4035d4:	mov	x0, x20
  4035d8:	bl	402080 <__isoc99_fscanf@plt>
  4035dc:	mov	w21, w0
  4035e0:	cmp	w0, #0x2
  4035e4:	b.ne	403590 <ferror@plt+0x1120>  // b.any
  4035e8:	add	x2, sp, #0x48
  4035ec:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4035f0:	add	x1, x1, #0xf98
  4035f4:	mov	x0, x20
  4035f8:	bl	402080 <__isoc99_fscanf@plt>
  4035fc:	mov	w21, w0
  403600:	cmp	w0, #0x1
  403604:	b.ne	403590 <ferror@plt+0x1120>  // b.any
  403608:	ldr	x21, [x19, #16]
  40360c:	cbz	x21, 403650 <ferror@plt+0x11e0>
  403610:	str	x23, [sp, #48]
  403614:	mov	x0, x21
  403618:	bl	401ea0 <strlen@plt>
  40361c:	mov	x23, x0
  403620:	add	x0, sp, #0x48
  403624:	bl	401ea0 <strlen@plt>
  403628:	mov	x22, x0
  40362c:	cmp	x23, x0
  403630:	b.cc	403690 <ferror@plt+0x1220>  // b.lo, b.ul, b.last
  403634:	add	x2, x22, #0x1
  403638:	add	x1, sp, #0x48
  40363c:	mov	x0, x21
  403640:	bl	401e70 <memcpy@plt>
  403644:	str	x21, [x19, #16]
  403648:	ldr	x23, [sp, #48]
  40364c:	b	403660 <ferror@plt+0x11f0>
  403650:	add	x0, sp, #0x48
  403654:	bl	402160 <strdup@plt>
  403658:	str	x0, [x19, #16]
  40365c:	cbz	x0, 403688 <ferror@plt+0x1218>
  403660:	mov	x2, x20
  403664:	mov	w1, #0x2000                	// #8192
  403668:	add	x0, sp, #0x48
  40366c:	bl	402430 <fgets@plt>
  403670:	cbz	x0, 4036c4 <ferror@plt+0x1254>
  403674:	ldrsb	w1, [sp, #72]
  403678:	cbz	w1, 403784 <ferror@plt+0x1314>
  40367c:	add	x2, sp, #0x48
  403680:	mov	x0, x2
  403684:	b	4036e0 <ferror@plt+0x1270>
  403688:	str	x23, [sp, #48]
  40368c:	b	4036a8 <ferror@plt+0x1238>
  403690:	add	x1, x0, #0x1
  403694:	mov	x0, x21
  403698:	bl	402150 <realloc@plt>
  40369c:	mov	x21, x0
  4036a0:	cbnz	x0, 403634 <ferror@plt+0x11c4>
  4036a4:	str	xzr, [x19, #16]
  4036a8:	mov	w3, #0x14f                 	// #335
  4036ac:	adrp	x2, 408000 <ferror@plt+0x5b90>
  4036b0:	add	x2, x2, #0xf10
  4036b4:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4036b8:	add	x1, x1, #0xfa0
  4036bc:	mov	w0, #0x1                   	// #1
  4036c0:	bl	402440 <err@plt>
  4036c4:	bl	4023e0 <__errno_location@plt>
  4036c8:	ldr	w21, [x0]
  4036cc:	neg	w21, w21
  4036d0:	b	403590 <ferror@plt+0x1120>
  4036d4:	strb	w1, [x0], #1
  4036d8:	ldrsb	w1, [x2, #1]!
  4036dc:	cbz	w1, 4036ec <ferror@plt+0x127c>
  4036e0:	cmp	w1, #0xa
  4036e4:	b.ne	4036d4 <ferror@plt+0x1264>  // b.any
  4036e8:	b	4036d8 <ferror@plt+0x1268>
  4036ec:	strb	wzr, [x0]
  4036f0:	ldr	x20, [x19, #24]
  4036f4:	cbz	x20, 403734 <ferror@plt+0x12c4>
  4036f8:	mov	x0, x20
  4036fc:	bl	401ea0 <strlen@plt>
  403700:	mov	x22, x0
  403704:	add	x0, sp, #0x48
  403708:	bl	401ea0 <strlen@plt>
  40370c:	mov	x21, x0
  403710:	cmp	x22, x0
  403714:	b.cc	40374c <ferror@plt+0x12dc>  // b.lo, b.ul, b.last
  403718:	add	x2, x21, #0x1
  40371c:	add	x1, sp, #0x48
  403720:	mov	x0, x20
  403724:	bl	401e70 <memcpy@plt>
  403728:	str	x20, [x19, #24]
  40372c:	mov	w21, #0x0                   	// #0
  403730:	b	403590 <ferror@plt+0x1120>
  403734:	add	x0, sp, #0x48
  403738:	bl	402160 <strdup@plt>
  40373c:	str	x0, [x19, #24]
  403740:	cbz	x0, 403764 <ferror@plt+0x12f4>
  403744:	mov	w21, #0x0                   	// #0
  403748:	b	403590 <ferror@plt+0x1120>
  40374c:	add	x1, x0, #0x1
  403750:	mov	x0, x20
  403754:	bl	402150 <realloc@plt>
  403758:	mov	x20, x0
  40375c:	cbnz	x0, 403718 <ferror@plt+0x12a8>
  403760:	str	xzr, [x19, #24]
  403764:	str	x23, [sp, #48]
  403768:	mov	w3, #0x159                 	// #345
  40376c:	adrp	x2, 408000 <ferror@plt+0x5b90>
  403770:	add	x2, x2, #0xf10
  403774:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403778:	add	x1, x1, #0xfa0
  40377c:	mov	w0, #0x1                   	// #1
  403780:	bl	402440 <err@plt>
  403784:	mov	w21, #0x0                   	// #0
  403788:	b	403590 <ferror@plt+0x1120>
  40378c:	mov	w21, #0xffffffea            	// #-22
  403790:	b	403590 <ferror@plt+0x1120>
  403794:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  403798:	ldr	x19, [x0, #800]
  40379c:	bl	402040 <getpid@plt>
  4037a0:	adrp	x4, 408000 <ferror@plt+0x5b90>
  4037a4:	add	x4, x4, #0xfc0
  4037a8:	adrp	x3, 408000 <ferror@plt+0x5b90>
  4037ac:	add	x3, x3, #0xfc8
  4037b0:	mov	w2, w0
  4037b4:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4037b8:	add	x1, x1, #0xfd8
  4037bc:	mov	x0, x19
  4037c0:	bl	402420 <fprintf@plt>
  4037c4:	mov	w1, w21
  4037c8:	adrp	x0, 408000 <ferror@plt+0x5b90>
  4037cc:	add	x0, x0, #0xfe8
  4037d0:	bl	403464 <ferror@plt+0xff4>
  4037d4:	b	40359c <ferror@plt+0x112c>
  4037d8:	stp	x29, x30, [sp, #-48]!
  4037dc:	mov	x29, sp
  4037e0:	adrp	x0, 409000 <ferror@plt+0x6b90>
  4037e4:	add	x0, x0, #0x8
  4037e8:	bl	402400 <getenv@plt>
  4037ec:	adrp	x1, 41c000 <ferror@plt+0x19b90>
  4037f0:	ldr	w1, [x1, #844]
  4037f4:	tbnz	w1, #1, 40383c <ferror@plt+0x13cc>
  4037f8:	cbz	x0, 403860 <ferror@plt+0x13f0>
  4037fc:	str	x19, [sp, #16]
  403800:	mov	w2, #0x0                   	// #0
  403804:	add	x1, sp, #0x28
  403808:	bl	401e90 <strtoul@plt>
  40380c:	mov	w19, w0
  403810:	ldr	x0, [sp, #40]
  403814:	cbz	x0, 403830 <ferror@plt+0x13c0>
  403818:	adrp	x1, 409000 <ferror@plt+0x6b90>
  40381c:	add	x1, x1, #0x20
  403820:	bl	402210 <strcmp@plt>
  403824:	cmp	w0, #0x0
  403828:	mov	w0, #0xffff                	// #65535
  40382c:	csel	w19, w19, w0, ne  // ne = any
  403830:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  403834:	str	w19, [x0, #844]
  403838:	ldr	x19, [sp, #16]
  40383c:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  403840:	ldr	w0, [x0, #844]
  403844:	cbnz	w0, 40386c <ferror@plt+0x13fc>
  403848:	adrp	x1, 41c000 <ferror@plt+0x19b90>
  40384c:	ldr	w0, [x1, #844]
  403850:	orr	w0, w0, #0x2
  403854:	str	w0, [x1, #844]
  403858:	ldp	x29, x30, [sp], #48
  40385c:	ret
  403860:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  403864:	str	wzr, [x0, #844]
  403868:	b	403848 <ferror@plt+0x13d8>
  40386c:	str	x19, [sp, #16]
  403870:	bl	401f60 <getuid@plt>
  403874:	mov	w19, w0
  403878:	bl	401f40 <geteuid@plt>
  40387c:	cmp	w19, w0
  403880:	b.eq	4038c4 <ferror@plt+0x1454>  // b.none
  403884:	adrp	x1, 41c000 <ferror@plt+0x19b90>
  403888:	ldr	w0, [x1, #844]
  40388c:	orr	w0, w0, #0x1000000
  403890:	str	w0, [x1, #844]
  403894:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  403898:	ldr	x19, [x0, #800]
  40389c:	bl	402040 <getpid@plt>
  4038a0:	adrp	x3, 408000 <ferror@plt+0x5b90>
  4038a4:	add	x3, x3, #0xfc8
  4038a8:	mov	w2, w0
  4038ac:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4038b0:	add	x1, x1, #0x28
  4038b4:	mov	x0, x19
  4038b8:	bl	402420 <fprintf@plt>
  4038bc:	ldr	x19, [sp, #16]
  4038c0:	b	403848 <ferror@plt+0x13d8>
  4038c4:	bl	402280 <getgid@plt>
  4038c8:	mov	w19, w0
  4038cc:	bl	401f00 <getegid@plt>
  4038d0:	cmp	w19, w0
  4038d4:	b.ne	403884 <ferror@plt+0x1414>  // b.any
  4038d8:	ldr	x19, [sp, #16]
  4038dc:	b	403848 <ferror@plt+0x13d8>
  4038e0:	stp	x29, x30, [sp, #-16]!
  4038e4:	mov	x29, sp
  4038e8:	mov	x1, #0x90                  	// #144
  4038ec:	mov	x0, #0x1                   	// #1
  4038f0:	bl	402130 <calloc@plt>
  4038f4:	cbnz	x0, 40390c <ferror@plt+0x149c>
  4038f8:	mov	x2, #0x90                  	// #144
  4038fc:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403900:	add	x1, x1, #0xf50
  403904:	mov	w0, #0x1                   	// #1
  403908:	bl	402440 <err@plt>
  40390c:	ldp	x29, x30, [sp], #16
  403910:	ret
  403914:	cbz	x0, 403954 <ferror@plt+0x14e4>
  403918:	stp	x29, x30, [sp, #-32]!
  40391c:	mov	x29, sp
  403920:	str	x19, [sp, #16]
  403924:	mov	x19, x0
  403928:	ldr	x0, [x0]
  40392c:	bl	402260 <free@plt>
  403930:	ldr	x0, [x19, #32]
  403934:	bl	402260 <free@plt>
  403938:	ldr	x0, [x19, #40]
  40393c:	bl	402260 <free@plt>
  403940:	mov	x0, x19
  403944:	bl	402260 <free@plt>
  403948:	ldr	x19, [sp, #16]
  40394c:	ldp	x29, x30, [sp], #32
  403950:	ret
  403954:	ret
  403958:	cbz	x0, 40396c <ferror@plt+0x14fc>
  40395c:	sxtb	w1, w1
  403960:	strb	w1, [x0, #136]
  403964:	mov	w0, #0x0                   	// #0
  403968:	ret
  40396c:	stp	x29, x30, [sp, #-16]!
  403970:	mov	x29, sp
  403974:	adrp	x3, 409000 <ferror@plt+0x6b90>
  403978:	add	x3, x3, #0x3a0
  40397c:	add	x3, x3, #0x10
  403980:	mov	w2, #0x7b                  	// #123
  403984:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403988:	add	x1, x1, #0xf10
  40398c:	adrp	x0, 408000 <ferror@plt+0x5b90>
  403990:	add	x0, x0, #0xf30
  403994:	bl	4023d0 <__assert_fail@plt>
  403998:	cbz	x0, 4039a8 <ferror@plt+0x1538>
  40399c:	str	w1, [x0, #140]
  4039a0:	mov	w0, #0x0                   	// #0
  4039a4:	ret
  4039a8:	stp	x29, x30, [sp, #-16]!
  4039ac:	mov	x29, sp
  4039b0:	adrp	x3, 409000 <ferror@plt+0x6b90>
  4039b4:	add	x3, x3, #0x3a0
  4039b8:	add	x3, x3, #0x28
  4039bc:	mov	w2, #0x83                  	// #131
  4039c0:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4039c4:	add	x1, x1, #0xf10
  4039c8:	adrp	x0, 408000 <ferror@plt+0x5b90>
  4039cc:	add	x0, x0, #0xf30
  4039d0:	bl	4023d0 <__assert_fail@plt>
  4039d4:	ldr	x2, [x1]
  4039d8:	str	x2, [x0, #112]
  4039dc:	ldr	x1, [x1, #8]
  4039e0:	str	x1, [x0, #120]
  4039e4:	mov	w0, #0x0                   	// #0
  4039e8:	ret
  4039ec:	ldr	x2, [x1]
  4039f0:	str	x2, [x0, #96]
  4039f4:	ldr	x1, [x1, #8]
  4039f8:	str	x1, [x0, #104]
  4039fc:	mov	w0, #0x0                   	// #0
  403a00:	ret
  403a04:	str	d0, [x0, #128]
  403a08:	mov	w0, #0x0                   	// #0
  403a0c:	ret
  403a10:	stp	x29, x30, [sp, #-48]!
  403a14:	mov	x29, sp
  403a18:	stp	x19, x20, [sp, #16]
  403a1c:	str	x21, [sp, #32]
  403a20:	cbz	x0, 403ab4 <ferror@plt+0x1644>
  403a24:	mov	x19, x0
  403a28:	mov	x20, x1
  403a2c:	cbz	x1, 403ad8 <ferror@plt+0x1668>
  403a30:	str	x1, [x0, #80]
  403a34:	str	wzr, [x0, #92]
  403a38:	adrp	x1, 409000 <ferror@plt+0x6b90>
  403a3c:	add	x1, x1, #0x68
  403a40:	mov	x0, x20
  403a44:	bl	402050 <fopen@plt>
  403a48:	str	x0, [x19, #72]
  403a4c:	cbz	x0, 403afc <ferror@plt+0x168c>
  403a50:	bl	4020e0 <fgetc@plt>
  403a54:	mov	w21, w0
  403a58:	cmn	w0, #0x1
  403a5c:	b.eq	403b10 <ferror@plt+0x16a0>  // b.none
  403a60:	bl	402230 <__ctype_b_loc@plt>
  403a64:	ldr	x0, [x0]
  403a68:	ldrh	w0, [x0, w21, sxtw #1]
  403a6c:	eor	x0, x0, #0x800
  403a70:	ubfx	x0, x0, #11, #1
  403a74:	str	w0, [x19, #88]
  403a78:	ldr	x1, [x19, #72]
  403a7c:	mov	w0, w21
  403a80:	bl	402270 <ungetc@plt>
  403a84:	ldr	w0, [x19, #88]
  403a88:	cmp	w0, #0x1
  403a8c:	b.eq	403b40 <ferror@plt+0x16d0>  // b.none
  403a90:	mov	w21, #0x0                   	// #0
  403a94:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  403a98:	ldr	w0, [x0, #844]
  403a9c:	tbnz	w0, #2, 403bc8 <ferror@plt+0x1758>
  403aa0:	mov	w0, w21
  403aa4:	ldp	x19, x20, [sp, #16]
  403aa8:	ldr	x21, [sp, #32]
  403aac:	ldp	x29, x30, [sp], #48
  403ab0:	ret
  403ab4:	adrp	x3, 409000 <ferror@plt+0x6b90>
  403ab8:	add	x3, x3, #0x3a0
  403abc:	add	x3, x3, #0x40
  403ac0:	mov	w2, #0xb8                  	// #184
  403ac4:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403ac8:	add	x1, x1, #0xf10
  403acc:	adrp	x0, 408000 <ferror@plt+0x5b90>
  403ad0:	add	x0, x0, #0xf30
  403ad4:	bl	4023d0 <__assert_fail@plt>
  403ad8:	adrp	x3, 409000 <ferror@plt+0x6b90>
  403adc:	add	x3, x3, #0x3a0
  403ae0:	add	x3, x3, #0x40
  403ae4:	mov	w2, #0xb9                  	// #185
  403ae8:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403aec:	add	x1, x1, #0xf10
  403af0:	adrp	x0, 408000 <ferror@plt+0x5b90>
  403af4:	add	x0, x0, #0xf40
  403af8:	bl	4023d0 <__assert_fail@plt>
  403afc:	bl	4023e0 <__errno_location@plt>
  403b00:	ldr	w0, [x0]
  403b04:	neg	w21, w0
  403b08:	cbz	w0, 403a84 <ferror@plt+0x1614>
  403b0c:	b	403a94 <ferror@plt+0x1624>
  403b10:	ldr	x0, [x19, #72]
  403b14:	bl	402470 <ferror@plt>
  403b18:	cbz	w0, 403a84 <ferror@plt+0x1614>
  403b1c:	bl	4023e0 <__errno_location@plt>
  403b20:	ldr	w0, [x0]
  403b24:	neg	w21, w0
  403b28:	cbz	w0, 403a84 <ferror@plt+0x1614>
  403b2c:	ldr	x0, [x19, #72]
  403b30:	cbz	x0, 403a94 <ferror@plt+0x1624>
  403b34:	bl	402020 <fclose@plt>
  403b38:	str	xzr, [x19, #72]
  403b3c:	b	403a94 <ferror@plt+0x1624>
  403b40:	ldr	x3, [x19, #72]
  403b44:	mov	x2, x20
  403b48:	adrp	x1, 409000 <ferror@plt+0x6b90>
  403b4c:	add	x1, x1, #0x70
  403b50:	mov	x0, x19
  403b54:	bl	40335c <ferror@plt+0xeec>
  403b58:	cbz	x0, 403bc0 <ferror@plt+0x1750>
  403b5c:	ldrb	w1, [x0, #24]
  403b60:	orr	w1, w1, #0x1
  403b64:	strb	w1, [x0, #24]
  403b68:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  403b6c:	ldr	w0, [x0, #844]
  403b70:	and	w21, w0, #0x8
  403b74:	tbz	w0, #3, 403a94 <ferror@plt+0x1624>
  403b78:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  403b7c:	ldr	x19, [x0, #800]
  403b80:	bl	402040 <getpid@plt>
  403b84:	adrp	x4, 409000 <ferror@plt+0x6b90>
  403b88:	add	x4, x4, #0x78
  403b8c:	adrp	x3, 408000 <ferror@plt+0x5b90>
  403b90:	add	x3, x3, #0xfc8
  403b94:	mov	w2, w0
  403b98:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403b9c:	add	x1, x1, #0xfd8
  403ba0:	mov	x0, x19
  403ba4:	bl	402420 <fprintf@plt>
  403ba8:	mov	x1, x20
  403bac:	adrp	x0, 409000 <ferror@plt+0x6b90>
  403bb0:	add	x0, x0, #0x80
  403bb4:	bl	403464 <ferror@plt+0xff4>
  403bb8:	mov	w21, #0x0                   	// #0
  403bbc:	b	403a94 <ferror@plt+0x1624>
  403bc0:	mov	w21, #0xfffffff4            	// #-12
  403bc4:	b	403a94 <ferror@plt+0x1624>
  403bc8:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  403bcc:	ldr	x19, [x0, #800]
  403bd0:	bl	402040 <getpid@plt>
  403bd4:	adrp	x4, 408000 <ferror@plt+0x5b90>
  403bd8:	add	x4, x4, #0xfc0
  403bdc:	adrp	x3, 408000 <ferror@plt+0x5b90>
  403be0:	add	x3, x3, #0xfc8
  403be4:	mov	w2, w0
  403be8:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403bec:	add	x1, x1, #0xfd8
  403bf0:	mov	x0, x19
  403bf4:	bl	402420 <fprintf@plt>
  403bf8:	mov	w2, w21
  403bfc:	mov	x1, x20
  403c00:	adrp	x0, 409000 <ferror@plt+0x6b90>
  403c04:	add	x0, x0, #0xa8
  403c08:	bl	403464 <ferror@plt+0xff4>
  403c0c:	b	403aa0 <ferror@plt+0x1630>
  403c10:	cbz	x0, 403c1c <ferror@plt+0x17ac>
  403c14:	ldr	x0, [x0, #80]
  403c18:	ret
  403c1c:	stp	x29, x30, [sp, #-16]!
  403c20:	mov	x29, sp
  403c24:	adrp	x3, 409000 <ferror@plt+0x6b90>
  403c28:	add	x3, x3, #0x3a0
  403c2c:	add	x3, x3, #0x58
  403c30:	mov	w2, #0xe5                  	// #229
  403c34:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403c38:	add	x1, x1, #0xf10
  403c3c:	adrp	x0, 409000 <ferror@plt+0x6b90>
  403c40:	add	x0, x0, #0xc8
  403c44:	bl	4023d0 <__assert_fail@plt>
  403c48:	cbz	x0, 403c54 <ferror@plt+0x17e4>
  403c4c:	ldr	w0, [x0, #92]
  403c50:	ret
  403c54:	stp	x29, x30, [sp, #-16]!
  403c58:	mov	x29, sp
  403c5c:	adrp	x3, 409000 <ferror@plt+0x6b90>
  403c60:	add	x3, x3, #0x3a0
  403c64:	add	x3, x3, #0x70
  403c68:	mov	w2, #0xeb                  	// #235
  403c6c:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403c70:	add	x1, x1, #0xf10
  403c74:	adrp	x0, 409000 <ferror@plt+0x6b90>
  403c78:	add	x0, x0, #0xc8
  403c7c:	bl	4023d0 <__assert_fail@plt>
  403c80:	stp	x29, x30, [sp, #-64]!
  403c84:	mov	x29, sp
  403c88:	stp	x19, x20, [sp, #16]
  403c8c:	stp	x21, x22, [sp, #32]
  403c90:	str	x23, [sp, #48]
  403c94:	cbz	x0, 403d0c <ferror@plt+0x189c>
  403c98:	mov	x23, x0
  403c9c:	mov	x22, x1
  403ca0:	mov	x21, x2
  403ca4:	cbz	x1, 403d30 <ferror@plt+0x18c0>
  403ca8:	cbz	x2, 403d54 <ferror@plt+0x18e4>
  403cac:	adrp	x1, 409000 <ferror@plt+0x6b90>
  403cb0:	add	x1, x1, #0x68
  403cb4:	mov	x0, x2
  403cb8:	bl	402050 <fopen@plt>
  403cbc:	mov	x19, x0
  403cc0:	cbz	x0, 403d78 <ferror@plt+0x1908>
  403cc4:	mov	x0, x19
  403cc8:	bl	4020e0 <fgetc@plt>
  403ccc:	cmp	w0, #0xa
  403cd0:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  403cd4:	b.ne	403cc4 <ferror@plt+0x1854>  // b.any
  403cd8:	mov	x0, x19
  403cdc:	bl	402470 <ferror@plt>
  403ce0:	cbnz	w0, 403dac <ferror@plt+0x193c>
  403ce4:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  403ce8:	ldr	w0, [x0, #844]
  403cec:	tbnz	w0, #3, 403dbc <ferror@plt+0x194c>
  403cf0:	mov	x3, x19
  403cf4:	mov	x2, x21
  403cf8:	mov	x1, x22
  403cfc:	mov	x0, x23
  403d00:	bl	40335c <ferror@plt+0xeec>
  403d04:	mov	w20, #0x0                   	// #0
  403d08:	b	403d88 <ferror@plt+0x1918>
  403d0c:	adrp	x3, 409000 <ferror@plt+0x6b90>
  403d10:	add	x3, x3, #0x3a0
  403d14:	add	x3, x3, #0x88
  403d18:	mov	w2, #0xf5                  	// #245
  403d1c:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403d20:	add	x1, x1, #0xf10
  403d24:	adrp	x0, 408000 <ferror@plt+0x5b90>
  403d28:	add	x0, x0, #0xf30
  403d2c:	bl	4023d0 <__assert_fail@plt>
  403d30:	adrp	x3, 409000 <ferror@plt+0x6b90>
  403d34:	add	x3, x3, #0x3a0
  403d38:	add	x3, x3, #0x88
  403d3c:	mov	w2, #0xf6                  	// #246
  403d40:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403d44:	add	x1, x1, #0xf10
  403d48:	adrp	x0, 408000 <ferror@plt+0x5b90>
  403d4c:	add	x0, x0, #0xf38
  403d50:	bl	4023d0 <__assert_fail@plt>
  403d54:	adrp	x3, 409000 <ferror@plt+0x6b90>
  403d58:	add	x3, x3, #0x3a0
  403d5c:	add	x3, x3, #0x88
  403d60:	mov	w2, #0xf7                  	// #247
  403d64:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403d68:	add	x1, x1, #0xf10
  403d6c:	adrp	x0, 408000 <ferror@plt+0x5b90>
  403d70:	add	x0, x0, #0xf40
  403d74:	bl	4023d0 <__assert_fail@plt>
  403d78:	bl	4023e0 <__errno_location@plt>
  403d7c:	ldr	w20, [x0]
  403d80:	neg	w20, w20
  403d84:	cbz	w20, 403cf0 <ferror@plt+0x1880>
  403d88:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  403d8c:	ldr	w0, [x0, #844]
  403d90:	tbnz	w0, #3, 403dfc <ferror@plt+0x198c>
  403d94:	mov	w0, w20
  403d98:	ldp	x19, x20, [sp, #16]
  403d9c:	ldp	x21, x22, [sp, #32]
  403da0:	ldr	x23, [sp, #48]
  403da4:	ldp	x29, x30, [sp], #64
  403da8:	ret
  403dac:	bl	4023e0 <__errno_location@plt>
  403db0:	ldr	w20, [x0]
  403db4:	neg	w20, w20
  403db8:	b	403d84 <ferror@plt+0x1914>
  403dbc:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  403dc0:	ldr	x20, [x0, #800]
  403dc4:	bl	402040 <getpid@plt>
  403dc8:	adrp	x4, 409000 <ferror@plt+0x6b90>
  403dcc:	add	x4, x4, #0x78
  403dd0:	adrp	x3, 408000 <ferror@plt+0x5b90>
  403dd4:	add	x3, x3, #0xfc8
  403dd8:	mov	w2, w0
  403ddc:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403de0:	add	x1, x1, #0xfd8
  403de4:	mov	x0, x20
  403de8:	bl	402420 <fprintf@plt>
  403dec:	adrp	x0, 409000 <ferror@plt+0x6b90>
  403df0:	add	x0, x0, #0xd0
  403df4:	bl	403464 <ferror@plt+0xff4>
  403df8:	b	403cf0 <ferror@plt+0x1880>
  403dfc:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  403e00:	ldr	x19, [x0, #800]
  403e04:	bl	402040 <getpid@plt>
  403e08:	adrp	x4, 409000 <ferror@plt+0x6b90>
  403e0c:	add	x4, x4, #0x78
  403e10:	adrp	x3, 408000 <ferror@plt+0x5b90>
  403e14:	add	x3, x3, #0xfc8
  403e18:	mov	w2, w0
  403e1c:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403e20:	add	x1, x1, #0xfd8
  403e24:	mov	x0, x19
  403e28:	bl	402420 <fprintf@plt>
  403e2c:	mov	w3, w20
  403e30:	mov	x2, x22
  403e34:	mov	x1, x21
  403e38:	adrp	x0, 409000 <ferror@plt+0x6b90>
  403e3c:	add	x0, x0, #0xe0
  403e40:	bl	403464 <ferror@plt+0xff4>
  403e44:	b	403d94 <ferror@plt+0x1924>
  403e48:	cbz	x0, 403e54 <ferror@plt+0x19e4>
  403e4c:	add	x0, x0, #0x20
  403e50:	ret
  403e54:	stp	x29, x30, [sp, #-16]!
  403e58:	mov	x29, sp
  403e5c:	adrp	x3, 409000 <ferror@plt+0x6b90>
  403e60:	add	x3, x3, #0x3a0
  403e64:	add	x3, x3, #0xa0
  403e68:	mov	w2, #0x119                 	// #281
  403e6c:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403e70:	add	x1, x1, #0xf10
  403e74:	adrp	x0, 409000 <ferror@plt+0x6b90>
  403e78:	add	x0, x0, #0x110
  403e7c:	bl	4023d0 <__assert_fail@plt>
  403e80:	cbz	x0, 403e90 <ferror@plt+0x1a20>
  403e84:	ldr	x0, [x0, #48]
  403e88:	ldr	x0, [x0, #8]
  403e8c:	ret
  403e90:	stp	x29, x30, [sp, #-16]!
  403e94:	mov	x29, sp
  403e98:	adrp	x3, 409000 <ferror@plt+0x6b90>
  403e9c:	add	x3, x3, #0x3a0
  403ea0:	add	x3, x3, #0xb8
  403ea4:	mov	w2, #0x120                 	// #288
  403ea8:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403eac:	add	x1, x1, #0xf10
  403eb0:	adrp	x0, 409000 <ferror@plt+0x6b90>
  403eb4:	add	x0, x0, #0x110
  403eb8:	bl	4023d0 <__assert_fail@plt>
  403ebc:	cbz	x0, 403ee0 <ferror@plt+0x1a70>
  403ec0:	mov	x1, x0
  403ec4:	ldr	x2, [x0, #8]
  403ec8:	mov	w0, #0x0                   	// #0
  403ecc:	cbnz	x2, 403edc <ferror@plt+0x1a6c>
  403ed0:	ldrsb	w0, [x1]
  403ed4:	cmp	w0, #0x0
  403ed8:	cset	w0, eq  // eq = none
  403edc:	ret
  403ee0:	stp	x29, x30, [sp, #-16]!
  403ee4:	mov	x29, sp
  403ee8:	adrp	x3, 409000 <ferror@plt+0x6b90>
  403eec:	add	x3, x3, #0x3a0
  403ef0:	add	x3, x3, #0xd8
  403ef4:	mov	w2, #0x126                 	// #294
  403ef8:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403efc:	add	x1, x1, #0xf10
  403f00:	adrp	x0, 409000 <ferror@plt+0x6b90>
  403f04:	add	x0, x0, #0x110
  403f08:	bl	4023d0 <__assert_fail@plt>
  403f0c:	stp	x29, x30, [sp, #-128]!
  403f10:	mov	x29, sp
  403f14:	stp	x19, x20, [sp, #16]
  403f18:	stp	x21, x22, [sp, #32]
  403f1c:	stp	x23, x24, [sp, #48]
  403f20:	stp	x25, x26, [sp, #64]
  403f24:	stp	x27, x28, [sp, #80]
  403f28:	str	x1, [sp, #104]
  403f2c:	str	x2, [sp, #120]
  403f30:	cbz	x0, 4040d4 <ferror@plt+0x1c64>
  403f34:	mov	x19, x0
  403f38:	ldr	x0, [x0, #72]
  403f3c:	cbz	x0, 4040f8 <ferror@plt+0x1c88>
  403f40:	ldr	x0, [sp, #120]
  403f44:	cbz	x0, 40411c <ferror@plt+0x1cac>
  403f48:	add	x28, x19, #0x10
  403f4c:	ldr	x0, [sp, #120]
  403f50:	str	xzr, [x0]
  403f54:	mov	x23, #0x0                   	// #0
  403f58:	mov	x25, #0x0                   	// #0
  403f5c:	adrp	x22, 41c000 <ferror@plt+0x19b90>
  403f60:	add	x22, x22, #0x34c
  403f64:	adrp	x0, 408000 <ferror@plt+0x5b90>
  403f68:	add	x0, x0, #0xfc0
  403f6c:	str	x0, [sp, #112]
  403f70:	ldr	x0, [x19, #72]
  403f74:	bl	4021e0 <feof@plt>
  403f78:	mov	w21, w0
  403f7c:	cbnz	w0, 404448 <ferror@plt+0x1fd8>
  403f80:	ldr	w0, [x22]
  403f84:	tbnz	w0, #2, 404140 <ferror@plt+0x1cd0>
  403f88:	str	xzr, [x19, #24]
  403f8c:	str	xzr, [x19, #64]
  403f90:	strb	wzr, [x19, #16]
  403f94:	str	xzr, [x19, #56]
  403f98:	str	xzr, [x19, #48]
  403f9c:	ldr	w0, [x19, #92]
  403fa0:	add	w0, w0, #0x1
  403fa4:	str	w0, [x19, #92]
  403fa8:	ldr	w0, [x19, #88]
  403fac:	cbz	w0, 40417c <ferror@plt+0x1d0c>
  403fb0:	cmp	w0, #0x1
  403fb4:	b.eq	4041a0 <ferror@plt+0x1d30>  // b.none
  403fb8:	mov	w20, #0x1                   	// #1
  403fbc:	orr	x0, x25, x23
  403fc0:	cbz	x0, 403ff8 <ferror@plt+0x1b88>
  403fc4:	ldr	x1, [x19, #48]
  403fc8:	add	x1, x25, x1
  403fcc:	ldr	x0, [x19, #56]
  403fd0:	add	x0, x23, x0
  403fd4:	mov	x2, #0x423f                	// #16959
  403fd8:	movk	x2, #0xf, lsl #16
  403fdc:	cmp	x0, x2
  403fe0:	b.le	403ff0 <ferror@plt+0x1b80>
  403fe4:	add	x1, x1, #0x1
  403fe8:	sub	x0, x0, #0xf4, lsl #12
  403fec:	sub	x0, x0, #0x240
  403ff0:	str	x1, [x19, #48]
  403ff4:	str	x0, [x19, #56]
  403ff8:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  403ffc:	ldr	w0, [x0, #844]
  404000:	tbnz	w0, #2, 404450 <ferror@plt+0x1fe0>
  404004:	ldr	d0, [x19, #128]
  404008:	fcmp	d0, #0.0
  40400c:	b.eq	40403c <ferror@plt+0x1bcc>  // b.none
  404010:	ldr	d2, [x19, #128]
  404014:	ldr	d1, [x19, #48]
  404018:	scvtf	d1, d1
  40401c:	fdiv	d1, d1, d2
  404020:	fcvtzs	d1, d1
  404024:	str	d1, [x19, #48]
  404028:	ldr	d0, [x19, #56]
  40402c:	scvtf	d0, d0
  404030:	fdiv	d0, d0, d2
  404034:	fcvtzs	d0, d0
  404038:	str	d0, [x19, #56]
  40403c:	ldr	x0, [x19, #96]
  404040:	cbnz	x0, 40404c <ferror@plt+0x1bdc>
  404044:	ldr	x1, [x19, #104]
  404048:	cbz	x1, 40407c <ferror@plt+0x1c0c>
  40404c:	ldr	x1, [x19, #48]
  404050:	cmp	x0, x1
  404054:	cset	w2, lt  // lt = tstop
  404058:	b.eq	4044fc <ferror@plt+0x208c>  // b.none
  40405c:	cbz	w2, 40407c <ferror@plt+0x1c0c>
  404060:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  404064:	ldr	w0, [x0, #844]
  404068:	tbnz	w0, #2, 404510 <ferror@plt+0x20a0>
  40406c:	ldr	x1, [x19, #96]
  404070:	str	x1, [x19, #48]
  404074:	ldr	x1, [x19, #104]
  404078:	str	x1, [x19, #56]
  40407c:	ldr	x0, [x19, #112]
  404080:	cbnz	x0, 40408c <ferror@plt+0x1c1c>
  404084:	ldr	x1, [x19, #120]
  404088:	cbz	x1, 4040b4 <ferror@plt+0x1c44>
  40408c:	ldr	x1, [x19, #48]
  404090:	cmp	x0, x1
  404094:	cset	w2, gt
  404098:	b.eq	404550 <ferror@plt+0x20e0>  // b.none
  40409c:	cbz	w2, 4040b4 <ferror@plt+0x1c44>
  4040a0:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4040a4:	ldr	w0, [x0, #844]
  4040a8:	tbnz	w0, #2, 404564 <ferror@plt+0x20f4>
  4040ac:	str	xzr, [x19, #56]
  4040b0:	str	xzr, [x19, #48]
  4040b4:	mov	w0, w20
  4040b8:	ldp	x19, x20, [sp, #16]
  4040bc:	ldp	x21, x22, [sp, #32]
  4040c0:	ldp	x23, x24, [sp, #48]
  4040c4:	ldp	x25, x26, [sp, #64]
  4040c8:	ldp	x27, x28, [sp, #80]
  4040cc:	ldp	x29, x30, [sp], #128
  4040d0:	ret
  4040d4:	adrp	x3, 409000 <ferror@plt+0x6b90>
  4040d8:	add	x3, x3, #0x3a0
  4040dc:	add	x3, x3, #0xf0
  4040e0:	mov	w2, #0x186                 	// #390
  4040e4:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4040e8:	add	x1, x1, #0xf10
  4040ec:	adrp	x0, 408000 <ferror@plt+0x5b90>
  4040f0:	add	x0, x0, #0xf30
  4040f4:	bl	4023d0 <__assert_fail@plt>
  4040f8:	adrp	x3, 409000 <ferror@plt+0x6b90>
  4040fc:	add	x3, x3, #0x3a0
  404100:	add	x3, x3, #0xf0
  404104:	mov	w2, #0x187                 	// #391
  404108:	adrp	x1, 408000 <ferror@plt+0x5b90>
  40410c:	add	x1, x1, #0xf10
  404110:	adrp	x0, 409000 <ferror@plt+0x6b90>
  404114:	add	x0, x0, #0x118
  404118:	bl	4023d0 <__assert_fail@plt>
  40411c:	adrp	x3, 409000 <ferror@plt+0x6b90>
  404120:	add	x3, x3, #0x3a0
  404124:	add	x3, x3, #0xf0
  404128:	mov	w2, #0x188                 	// #392
  40412c:	adrp	x1, 408000 <ferror@plt+0x5b90>
  404130:	add	x1, x1, #0xf10
  404134:	adrp	x0, 409000 <ferror@plt+0x6b90>
  404138:	add	x0, x0, #0x128
  40413c:	bl	4023d0 <__assert_fail@plt>
  404140:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  404144:	ldr	x20, [x0, #800]
  404148:	bl	402040 <getpid@plt>
  40414c:	ldr	x4, [sp, #112]
  404150:	adrp	x3, 408000 <ferror@plt+0x5b90>
  404154:	add	x3, x3, #0xfc8
  404158:	mov	w2, w0
  40415c:	adrp	x1, 408000 <ferror@plt+0x5b90>
  404160:	add	x1, x1, #0xfd8
  404164:	mov	x0, x20
  404168:	bl	402420 <fprintf@plt>
  40416c:	adrp	x0, 409000 <ferror@plt+0x6b90>
  404170:	add	x0, x0, #0x130
  404174:	bl	403464 <ferror@plt+0xff4>
  404178:	b	403f88 <ferror@plt+0x1b18>
  40417c:	ldrb	w2, [x19, #136]
  404180:	ldr	x1, [x19, #72]
  404184:	mov	x0, x28
  404188:	bl	40350c <ferror@plt+0x109c>
  40418c:	mov	w20, w0
  404190:	cbnz	w0, 4041f4 <ferror@plt+0x1d84>
  404194:	ldrb	w0, [x19, #136]
  404198:	strb	w0, [x19, #16]
  40419c:	b	4041d4 <ferror@plt+0x1d64>
  4041a0:	mov	x2, x28
  4041a4:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4041a8:	add	x1, x1, #0x148
  4041ac:	ldr	x0, [x19, #72]
  4041b0:	bl	402080 <__isoc99_fscanf@plt>
  4041b4:	cmp	w0, #0x1
  4041b8:	b.ne	40420c <ferror@plt+0x1d9c>  // b.any
  4041bc:	ldrb	w2, [x19, #16]
  4041c0:	ldr	x1, [x19, #72]
  4041c4:	mov	x0, x28
  4041c8:	bl	40350c <ferror@plt+0x109c>
  4041cc:	mov	w20, w0
  4041d0:	cbnz	w0, 4041f4 <ferror@plt+0x1d84>
  4041d4:	ldr	w0, [x22]
  4041d8:	tbnz	w0, #2, 404214 <ferror@plt+0x1da4>
  4041dc:	ldrsb	w27, [x19, #16]
  4041e0:	ldr	x26, [x19, #8]
  4041e4:	cbz	x26, 404318 <ferror@plt+0x1ea8>
  4041e8:	ldr	x20, [x19]
  4041ec:	mov	x24, #0x0                   	// #0
  4041f0:	b	4042c0 <ferror@plt+0x1e50>
  4041f4:	tbz	w20, #31, 403fbc <ferror@plt+0x1b4c>
  4041f8:	ldr	x0, [x19, #72]
  4041fc:	bl	4021e0 <feof@plt>
  404200:	cmp	w0, #0x0
  404204:	csinc	w20, w20, wzr, eq  // eq = none
  404208:	b	403fbc <ferror@plt+0x1b4c>
  40420c:	mov	w20, #0xffffffea            	// #-22
  404210:	b	4041f8 <ferror@plt+0x1d88>
  404214:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  404218:	ldr	x20, [x0, #800]
  40421c:	bl	402040 <getpid@plt>
  404220:	ldr	x4, [sp, #112]
  404224:	adrp	x3, 408000 <ferror@plt+0x5b90>
  404228:	add	x3, x3, #0xfc8
  40422c:	mov	w2, w0
  404230:	adrp	x1, 408000 <ferror@plt+0x5b90>
  404234:	add	x1, x1, #0xfd8
  404238:	mov	x0, x20
  40423c:	bl	402420 <fprintf@plt>
  404240:	ldrsb	w1, [x19, #16]
  404244:	adrp	x0, 409000 <ferror@plt+0x6b90>
  404248:	add	x0, x0, #0x150
  40424c:	bl	403464 <ferror@plt+0xff4>
  404250:	ldrsb	w27, [x19, #16]
  404254:	ldr	x26, [x19, #8]
  404258:	cbnz	x26, 4041e8 <ferror@plt+0x1d78>
  40425c:	ldr	w0, [x22]
  404260:	tbz	w0, #2, 404318 <ferror@plt+0x1ea8>
  404264:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  404268:	ldr	x20, [x0, #800]
  40426c:	bl	402040 <getpid@plt>
  404270:	ldr	x4, [sp, #112]
  404274:	adrp	x3, 408000 <ferror@plt+0x5b90>
  404278:	add	x3, x3, #0xfc8
  40427c:	mov	w2, w0
  404280:	adrp	x1, 408000 <ferror@plt+0x5b90>
  404284:	add	x1, x1, #0xfd8
  404288:	mov	x0, x20
  40428c:	bl	402420 <fprintf@plt>
  404290:	ldrsb	w1, [x19, #16]
  404294:	adrp	x0, 409000 <ferror@plt+0x6b90>
  404298:	add	x0, x0, #0x198
  40429c:	bl	403464 <ferror@plt+0xff4>
  4042a0:	b	404310 <ferror@plt+0x1ea0>
  4042a4:	mov	w1, w27
  4042a8:	bl	4022d0 <strchr@plt>
  4042ac:	cbnz	x0, 4042cc <ferror@plt+0x1e5c>
  4042b0:	add	x24, x24, #0x1
  4042b4:	add	x20, x20, #0x20
  4042b8:	cmp	x24, x26
  4042bc:	b.eq	40425c <ferror@plt+0x1dec>  // b.none
  4042c0:	str	x20, [sp, #96]
  4042c4:	ldr	x0, [x20]
  4042c8:	cbnz	x0, 4042a4 <ferror@plt+0x1e34>
  4042cc:	ldr	x0, [sp, #104]
  4042d0:	cbz	x0, 404348 <ferror@plt+0x1ed8>
  4042d4:	mov	w1, w27
  4042d8:	ldr	x0, [sp, #104]
  4042dc:	bl	4022d0 <strchr@plt>
  4042e0:	cbnz	x0, 404348 <ferror@plt+0x1ed8>
  4042e4:	ldr	x0, [sp, #96]
  4042e8:	ldrb	w0, [x0, #24]
  4042ec:	tbnz	w0, #0, 404310 <ferror@plt+0x1ea0>
  4042f0:	ldr	x20, [x19, #24]
  4042f4:	ldr	w0, [x22]
  4042f8:	tbnz	w0, #3, 4043b4 <ferror@plt+0x1f44>
  4042fc:	mov	w2, #0x1                   	// #1
  404300:	mov	x1, x20
  404304:	ldr	x0, [sp, #96]
  404308:	ldr	x0, [x0, #16]
  40430c:	bl	4021b0 <fseek@plt>
  404310:	ldr	w0, [x22]
  404314:	tbnz	w0, #2, 404400 <ferror@plt+0x1f90>
  404318:	ldr	x0, [x19, #48]
  40431c:	add	x25, x25, x0
  404320:	ldr	x0, [x19, #56]
  404324:	add	x23, x23, x0
  404328:	mov	x0, #0x423f                	// #16959
  40432c:	movk	x0, #0xf, lsl #16
  404330:	cmp	x23, x0
  404334:	b.le	403f70 <ferror@plt+0x1b00>
  404338:	add	x25, x25, #0x1
  40433c:	sub	x23, x23, #0xf4, lsl #12
  404340:	sub	x23, x23, #0x240
  404344:	b	403f70 <ferror@plt+0x1b00>
  404348:	ldr	x0, [sp, #96]
  40434c:	str	x0, [x19, #64]
  404350:	ldr	x0, [sp, #120]
  404354:	str	x28, [x0]
  404358:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  40435c:	ldr	w0, [x0, #844]
  404360:	and	w20, w0, #0x8
  404364:	tbz	w0, #3, 403fbc <ferror@plt+0x1b4c>
  404368:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  40436c:	ldr	x20, [x0, #800]
  404370:	bl	402040 <getpid@plt>
  404374:	adrp	x4, 409000 <ferror@plt+0x6b90>
  404378:	add	x4, x4, #0x78
  40437c:	adrp	x3, 408000 <ferror@plt+0x5b90>
  404380:	add	x3, x3, #0xfc8
  404384:	mov	w2, w0
  404388:	adrp	x1, 408000 <ferror@plt+0x5b90>
  40438c:	add	x1, x1, #0xfd8
  404390:	mov	x0, x20
  404394:	bl	402420 <fprintf@plt>
  404398:	ldr	x0, [sp, #96]
  40439c:	ldr	x1, [x0, #8]
  4043a0:	adrp	x0, 409000 <ferror@plt+0x6b90>
  4043a4:	add	x0, x0, #0x168
  4043a8:	bl	403464 <ferror@plt+0xff4>
  4043ac:	mov	w20, w21
  4043b0:	b	403fbc <ferror@plt+0x1b4c>
  4043b4:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4043b8:	ldr	x21, [x0, #800]
  4043bc:	bl	402040 <getpid@plt>
  4043c0:	adrp	x4, 409000 <ferror@plt+0x6b90>
  4043c4:	add	x4, x4, #0x78
  4043c8:	adrp	x3, 408000 <ferror@plt+0x5b90>
  4043cc:	add	x3, x3, #0xfc8
  4043d0:	mov	w2, w0
  4043d4:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4043d8:	add	x1, x1, #0xfd8
  4043dc:	mov	x0, x21
  4043e0:	bl	402420 <fprintf@plt>
  4043e4:	mov	x2, x20
  4043e8:	ldr	x0, [sp, #96]
  4043ec:	ldr	x1, [x0, #8]
  4043f0:	adrp	x0, 409000 <ferror@plt+0x6b90>
  4043f4:	add	x0, x0, #0x180
  4043f8:	bl	403464 <ferror@plt+0xff4>
  4043fc:	b	4042fc <ferror@plt+0x1e8c>
  404400:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  404404:	ldr	x20, [x0, #800]
  404408:	bl	402040 <getpid@plt>
  40440c:	ldr	x4, [sp, #112]
  404410:	adrp	x3, 408000 <ferror@plt+0x5b90>
  404414:	add	x3, x3, #0xfc8
  404418:	mov	w2, w0
  40441c:	adrp	x1, 408000 <ferror@plt+0x5b90>
  404420:	add	x1, x1, #0xfd8
  404424:	mov	x0, x20
  404428:	bl	402420 <fprintf@plt>
  40442c:	ldr	x3, [x19, #56]
  404430:	ldr	x2, [x19, #48]
  404434:	ldrsb	w1, [x19, #16]
  404438:	adrp	x0, 409000 <ferror@plt+0x6b90>
  40443c:	add	x0, x0, #0x1b8
  404440:	bl	403464 <ferror@plt+0xff4>
  404444:	b	404318 <ferror@plt+0x1ea8>
  404448:	mov	w20, #0x1                   	// #1
  40444c:	b	403fbc <ferror@plt+0x1b4c>
  404450:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  404454:	ldr	x21, [x0, #800]
  404458:	bl	402040 <getpid@plt>
  40445c:	adrp	x4, 408000 <ferror@plt+0x5b90>
  404460:	add	x4, x4, #0xfc0
  404464:	adrp	x3, 408000 <ferror@plt+0x5b90>
  404468:	add	x3, x3, #0xfc8
  40446c:	mov	w2, w0
  404470:	adrp	x1, 408000 <ferror@plt+0x5b90>
  404474:	add	x1, x1, #0xfd8
  404478:	mov	x0, x21
  40447c:	bl	402420 <fprintf@plt>
  404480:	ldr	x6, [x19, #24]
  404484:	mov	x5, x23
  404488:	mov	x4, x25
  40448c:	ldr	x3, [x19, #56]
  404490:	ldr	x2, [x19, #48]
  404494:	mov	w1, w20
  404498:	adrp	x0, 409000 <ferror@plt+0x6b90>
  40449c:	add	x0, x0, #0x1e0
  4044a0:	bl	403464 <ferror@plt+0xff4>
  4044a4:	ldr	d0, [x19, #128]
  4044a8:	fcmp	d0, #0.0
  4044ac:	b.eq	40403c <ferror@plt+0x1bcc>  // b.none
  4044b0:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4044b4:	ldr	w0, [x0, #844]
  4044b8:	tbz	w0, #2, 404010 <ferror@plt+0x1ba0>
  4044bc:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4044c0:	ldr	x21, [x0, #800]
  4044c4:	bl	402040 <getpid@plt>
  4044c8:	adrp	x4, 408000 <ferror@plt+0x5b90>
  4044cc:	add	x4, x4, #0xfc0
  4044d0:	adrp	x3, 408000 <ferror@plt+0x5b90>
  4044d4:	add	x3, x3, #0xfc8
  4044d8:	mov	w2, w0
  4044dc:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4044e0:	add	x1, x1, #0xfd8
  4044e4:	mov	x0, x21
  4044e8:	bl	402420 <fprintf@plt>
  4044ec:	adrp	x0, 409000 <ferror@plt+0x6b90>
  4044f0:	add	x0, x0, #0x230
  4044f4:	bl	403464 <ferror@plt+0xff4>
  4044f8:	b	404010 <ferror@plt+0x1ba0>
  4044fc:	ldr	x1, [x19, #56]
  404500:	ldr	x0, [x19, #104]
  404504:	cmp	x1, x0
  404508:	cset	w2, gt
  40450c:	b	40405c <ferror@plt+0x1bec>
  404510:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  404514:	ldr	x21, [x0, #800]
  404518:	bl	402040 <getpid@plt>
  40451c:	adrp	x4, 408000 <ferror@plt+0x5b90>
  404520:	add	x4, x4, #0xfc0
  404524:	adrp	x3, 408000 <ferror@plt+0x5b90>
  404528:	add	x3, x3, #0xfc8
  40452c:	mov	w2, w0
  404530:	adrp	x1, 408000 <ferror@plt+0x5b90>
  404534:	add	x1, x1, #0xfd8
  404538:	mov	x0, x21
  40453c:	bl	402420 <fprintf@plt>
  404540:	adrp	x0, 409000 <ferror@plt+0x6b90>
  404544:	add	x0, x0, #0x250
  404548:	bl	403464 <ferror@plt+0xff4>
  40454c:	b	40406c <ferror@plt+0x1bfc>
  404550:	ldr	x1, [x19, #56]
  404554:	ldr	x0, [x19, #120]
  404558:	cmp	x1, x0
  40455c:	cset	w2, lt  // lt = tstop
  404560:	b	40409c <ferror@plt+0x1c2c>
  404564:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  404568:	ldr	x21, [x0, #800]
  40456c:	bl	402040 <getpid@plt>
  404570:	adrp	x4, 408000 <ferror@plt+0x5b90>
  404574:	add	x4, x4, #0xfc0
  404578:	adrp	x3, 408000 <ferror@plt+0x5b90>
  40457c:	add	x3, x3, #0xfc8
  404580:	mov	w2, w0
  404584:	adrp	x1, 408000 <ferror@plt+0x5b90>
  404588:	add	x1, x1, #0xfd8
  40458c:	mov	x0, x21
  404590:	bl	402420 <fprintf@plt>
  404594:	adrp	x0, 409000 <ferror@plt+0x6b90>
  404598:	add	x0, x0, #0x270
  40459c:	bl	403464 <ferror@plt+0xff4>
  4045a0:	b	4040ac <ferror@plt+0x1c3c>
  4045a4:	mov	x12, #0x2050                	// #8272
  4045a8:	sub	sp, sp, x12
  4045ac:	stp	x29, x30, [sp]
  4045b0:	mov	x29, sp
  4045b4:	cbz	x0, 40462c <ferror@plt+0x21bc>
  4045b8:	stp	x19, x20, [sp, #16]
  4045bc:	stp	x21, x22, [sp, #32]
  4045c0:	mov	x21, x1
  4045c4:	mov	w22, w2
  4045c8:	cbz	x1, 404660 <ferror@plt+0x21f0>
  4045cc:	ldrsb	w1, [x1]
  4045d0:	cmp	w1, #0x48
  4045d4:	b.eq	404728 <ferror@plt+0x22b8>  // b.none
  4045d8:	cmp	w1, #0x53
  4045dc:	b.ne	4047f4 <ferror@plt+0x2384>  // b.any
  4045e0:	ldr	x2, [x21, #16]
  4045e4:	cbz	x2, 40468c <ferror@plt+0x221c>
  4045e8:	ldr	x3, [x21, #24]
  4045ec:	cbz	x3, 4046b8 <ferror@plt+0x2248>
  4045f0:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4045f4:	add	x1, x1, #0x2b0
  4045f8:	mov	w0, w22
  4045fc:	bl	402140 <dprintf@plt>
  404600:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  404604:	ldr	w0, [x0, #844]
  404608:	and	w19, w0, #0x8
  40460c:	tbnz	w0, #3, 4046e4 <ferror@plt+0x2274>
  404610:	mov	w0, w19
  404614:	ldp	x19, x20, [sp, #16]
  404618:	ldp	x21, x22, [sp, #32]
  40461c:	ldp	x29, x30, [sp]
  404620:	mov	x12, #0x2050                	// #8272
  404624:	add	sp, sp, x12
  404628:	ret
  40462c:	stp	x19, x20, [sp, #16]
  404630:	stp	x21, x22, [sp, #32]
  404634:	stp	x23, x24, [sp, #48]
  404638:	stp	x25, x26, [sp, #64]
  40463c:	adrp	x3, 409000 <ferror@plt+0x6b90>
  404640:	add	x3, x3, #0x3a0
  404644:	add	x3, x3, #0x108
  404648:	mov	w2, #0x1f2                 	// #498
  40464c:	adrp	x1, 408000 <ferror@plt+0x5b90>
  404650:	add	x1, x1, #0xf10
  404654:	adrp	x0, 408000 <ferror@plt+0x5b90>
  404658:	add	x0, x0, #0xf30
  40465c:	bl	4023d0 <__assert_fail@plt>
  404660:	stp	x23, x24, [sp, #48]
  404664:	stp	x25, x26, [sp, #64]
  404668:	adrp	x3, 409000 <ferror@plt+0x6b90>
  40466c:	add	x3, x3, #0x3a0
  404670:	add	x3, x3, #0x108
  404674:	mov	w2, #0x1f3                 	// #499
  404678:	adrp	x1, 408000 <ferror@plt+0x5b90>
  40467c:	add	x1, x1, #0xf10
  404680:	adrp	x0, 409000 <ferror@plt+0x6b90>
  404684:	add	x0, x0, #0x110
  404688:	bl	4023d0 <__assert_fail@plt>
  40468c:	stp	x23, x24, [sp, #48]
  404690:	stp	x25, x26, [sp, #64]
  404694:	adrp	x3, 409000 <ferror@plt+0x6b90>
  404698:	add	x3, x3, #0x3a0
  40469c:	add	x3, x3, #0x108
  4046a0:	mov	w2, #0x1f6                 	// #502
  4046a4:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4046a8:	add	x1, x1, #0xf10
  4046ac:	adrp	x0, 409000 <ferror@plt+0x6b90>
  4046b0:	add	x0, x0, #0x290
  4046b4:	bl	4023d0 <__assert_fail@plt>
  4046b8:	stp	x23, x24, [sp, #48]
  4046bc:	stp	x25, x26, [sp, #64]
  4046c0:	adrp	x3, 409000 <ferror@plt+0x6b90>
  4046c4:	add	x3, x3, #0x3a0
  4046c8:	add	x3, x3, #0x108
  4046cc:	mov	w2, #0x1f7                 	// #503
  4046d0:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4046d4:	add	x1, x1, #0xf10
  4046d8:	adrp	x0, 409000 <ferror@plt+0x6b90>
  4046dc:	add	x0, x0, #0x2a0
  4046e0:	bl	4023d0 <__assert_fail@plt>
  4046e4:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4046e8:	ldr	x19, [x0, #800]
  4046ec:	bl	402040 <getpid@plt>
  4046f0:	adrp	x4, 409000 <ferror@plt+0x6b90>
  4046f4:	add	x4, x4, #0x78
  4046f8:	adrp	x3, 408000 <ferror@plt+0x5b90>
  4046fc:	add	x3, x3, #0xfc8
  404700:	mov	w2, w0
  404704:	adrp	x1, 408000 <ferror@plt+0x5b90>
  404708:	add	x1, x1, #0xfd8
  40470c:	mov	x0, x19
  404710:	bl	402420 <fprintf@plt>
  404714:	adrp	x0, 409000 <ferror@plt+0x6b90>
  404718:	add	x0, x0, #0x2b8
  40471c:	bl	403464 <ferror@plt+0xff4>
  404720:	mov	w19, #0x0                   	// #0
  404724:	b	404610 <ferror@plt+0x21a0>
  404728:	ldr	x2, [x21, #16]
  40472c:	cbz	x2, 40479c <ferror@plt+0x232c>
  404730:	ldr	x3, [x21, #24]
  404734:	cbz	x3, 4047c8 <ferror@plt+0x2358>
  404738:	adrp	x1, 409000 <ferror@plt+0x6b90>
  40473c:	add	x1, x1, #0x2d0
  404740:	mov	w0, w22
  404744:	bl	402140 <dprintf@plt>
  404748:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  40474c:	ldr	w0, [x0, #844]
  404750:	and	w19, w0, #0x8
  404754:	tbz	w0, #3, 404610 <ferror@plt+0x21a0>
  404758:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  40475c:	ldr	x19, [x0, #800]
  404760:	bl	402040 <getpid@plt>
  404764:	adrp	x4, 409000 <ferror@plt+0x6b90>
  404768:	add	x4, x4, #0x78
  40476c:	adrp	x3, 408000 <ferror@plt+0x5b90>
  404770:	add	x3, x3, #0xfc8
  404774:	mov	w2, w0
  404778:	adrp	x1, 408000 <ferror@plt+0x5b90>
  40477c:	add	x1, x1, #0xfd8
  404780:	mov	x0, x19
  404784:	bl	402420 <fprintf@plt>
  404788:	adrp	x0, 409000 <ferror@plt+0x6b90>
  40478c:	add	x0, x0, #0x2e0
  404790:	bl	403464 <ferror@plt+0xff4>
  404794:	mov	w19, #0x0                   	// #0
  404798:	b	404610 <ferror@plt+0x21a0>
  40479c:	stp	x23, x24, [sp, #48]
  4047a0:	stp	x25, x26, [sp, #64]
  4047a4:	adrp	x3, 409000 <ferror@plt+0x6b90>
  4047a8:	add	x3, x3, #0x3a0
  4047ac:	add	x3, x3, #0x108
  4047b0:	mov	w2, #0x1fc                 	// #508
  4047b4:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4047b8:	add	x1, x1, #0xf10
  4047bc:	adrp	x0, 409000 <ferror@plt+0x6b90>
  4047c0:	add	x0, x0, #0x290
  4047c4:	bl	4023d0 <__assert_fail@plt>
  4047c8:	stp	x23, x24, [sp, #48]
  4047cc:	stp	x25, x26, [sp, #64]
  4047d0:	adrp	x3, 409000 <ferror@plt+0x6b90>
  4047d4:	add	x3, x3, #0x3a0
  4047d8:	add	x3, x3, #0x108
  4047dc:	mov	w2, #0x1fd                 	// #509
  4047e0:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4047e4:	add	x1, x1, #0xf10
  4047e8:	adrp	x0, 409000 <ferror@plt+0x6b90>
  4047ec:	add	x0, x0, #0x2a0
  4047f0:	bl	4023d0 <__assert_fail@plt>
  4047f4:	stp	x23, x24, [sp, #48]
  4047f8:	stp	x25, x26, [sp, #64]
  4047fc:	ldr	x20, [x21, #8]
  404800:	cbz	x20, 404834 <ferror@plt+0x23c4>
  404804:	ldr	x2, [x21, #48]
  404808:	cbz	x2, 404858 <ferror@plt+0x23e8>
  40480c:	ldr	x2, [x2, #16]
  404810:	cbz	x2, 40487c <ferror@plt+0x240c>
  404814:	ldr	w0, [x0, #140]
  404818:	cbz	w0, 4048a0 <ferror@plt+0x2430>
  40481c:	cmp	w0, #0x2
  404820:	cset	w25, eq  // eq = none
  404824:	mov	x24, #0x2000                	// #8192
  404828:	mov	x23, #0x1                   	// #1
  40482c:	mov	w26, #0xa                   	// #10
  404830:	b	404970 <ferror@plt+0x2500>
  404834:	adrp	x3, 409000 <ferror@plt+0x6b90>
  404838:	add	x3, x3, #0x3a0
  40483c:	add	x3, x3, #0x108
  404840:	mov	w2, #0x205                 	// #517
  404844:	adrp	x1, 408000 <ferror@plt+0x5b90>
  404848:	add	x1, x1, #0xf10
  40484c:	adrp	x0, 409000 <ferror@plt+0x6b90>
  404850:	add	x0, x0, #0x2f8
  404854:	bl	4023d0 <__assert_fail@plt>
  404858:	adrp	x3, 409000 <ferror@plt+0x6b90>
  40485c:	add	x3, x3, #0x3a0
  404860:	add	x3, x3, #0x108
  404864:	mov	w2, #0x206                 	// #518
  404868:	adrp	x1, 408000 <ferror@plt+0x5b90>
  40486c:	add	x1, x1, #0xf10
  404870:	adrp	x0, 409000 <ferror@plt+0x6b90>
  404874:	add	x0, x0, #0x308
  404878:	bl	4023d0 <__assert_fail@plt>
  40487c:	adrp	x3, 409000 <ferror@plt+0x6b90>
  404880:	add	x3, x3, #0x3a0
  404884:	add	x3, x3, #0x108
  404888:	mov	w2, #0x207                 	// #519
  40488c:	adrp	x1, 408000 <ferror@plt+0x5b90>
  404890:	add	x1, x1, #0xf10
  404894:	adrp	x0, 409000 <ferror@plt+0x6b90>
  404898:	add	x0, x0, #0x318
  40489c:	bl	4023d0 <__assert_fail@plt>
  4048a0:	cmp	w1, #0x49
  4048a4:	cset	w25, eq  // eq = none
  4048a8:	b	404824 <ferror@plt+0x23b4>
  4048ac:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4048b0:	ldr	w0, [x0, #844]
  4048b4:	tbnz	w0, #3, 4048f0 <ferror@plt+0x2480>
  4048b8:	mov	w19, #0x0                   	// #0
  4048bc:	ldr	x0, [x21, #48]
  4048c0:	ldr	x0, [x0, #16]
  4048c4:	bl	402470 <ferror@plt>
  4048c8:	cbz	w0, 4048d8 <ferror@plt+0x2468>
  4048cc:	bl	4023e0 <__errno_location@plt>
  4048d0:	ldr	w19, [x0]
  4048d4:	neg	w19, w19
  4048d8:	ldr	x0, [x21, #48]
  4048dc:	ldr	x0, [x0, #16]
  4048e0:	bl	4021e0 <feof@plt>
  4048e4:	cmp	w0, #0x0
  4048e8:	csinc	w19, w19, wzr, eq  // eq = none
  4048ec:	b	404a08 <ferror@plt+0x2598>
  4048f0:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4048f4:	ldr	x19, [x0, #800]
  4048f8:	bl	402040 <getpid@plt>
  4048fc:	adrp	x4, 409000 <ferror@plt+0x6b90>
  404900:	add	x4, x4, #0x78
  404904:	adrp	x3, 408000 <ferror@plt+0x5b90>
  404908:	add	x3, x3, #0xfc8
  40490c:	mov	w2, w0
  404910:	adrp	x1, 408000 <ferror@plt+0x5b90>
  404914:	add	x1, x1, #0xfd8
  404918:	mov	x0, x19
  40491c:	bl	402420 <fprintf@plt>
  404920:	adrp	x0, 409000 <ferror@plt+0x6b90>
  404924:	add	x0, x0, #0x328
  404928:	bl	403464 <ferror@plt+0xff4>
  40492c:	b	4048b8 <ferror@plt+0x2448>
  404930:	add	x3, x3, #0x1
  404934:	cmp	x1, x3
  404938:	b.eq	404950 <ferror@plt+0x24e0>  // b.none
  40493c:	ldrsb	w0, [x3]
  404940:	cmp	w0, #0xd
  404944:	b.ne	404930 <ferror@plt+0x24c0>  // b.any
  404948:	strb	w26, [x3]
  40494c:	b	404930 <ferror@plt+0x24c0>
  404950:	sub	x20, x20, x19
  404954:	mov	x2, x19
  404958:	add	x1, sp, #0x50
  40495c:	mov	w0, w22
  404960:	bl	4021a0 <write@plt>
  404964:	cmp	x19, x0
  404968:	b.ne	4049a4 <ferror@plt+0x2534>  // b.any
  40496c:	cbz	x20, 404a04 <ferror@plt+0x2594>
  404970:	ldr	x0, [x21, #48]
  404974:	cmp	x20, #0x2, lsl #12
  404978:	ldr	x3, [x0, #16]
  40497c:	csel	x2, x20, x24, ls  // ls = plast
  404980:	mov	x1, x23
  404984:	add	x0, sp, #0x50
  404988:	bl	402250 <fread@plt>
  40498c:	mov	x19, x0
  404990:	cbz	x0, 4048ac <ferror@plt+0x243c>
  404994:	cbz	w25, 404950 <ferror@plt+0x24e0>
  404998:	add	x3, sp, #0x50
  40499c:	add	x1, x3, x0
  4049a0:	b	40493c <ferror@plt+0x24cc>
  4049a4:	bl	4023e0 <__errno_location@plt>
  4049a8:	ldr	w19, [x0]
  4049ac:	neg	w19, w19
  4049b0:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4049b4:	ldr	w0, [x0, #844]
  4049b8:	tbnz	w0, #3, 4049c4 <ferror@plt+0x2554>
  4049bc:	cbz	x20, 404a08 <ferror@plt+0x2598>
  4049c0:	b	4048bc <ferror@plt+0x244c>
  4049c4:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4049c8:	ldr	x22, [x0, #800]
  4049cc:	bl	402040 <getpid@plt>
  4049d0:	adrp	x4, 409000 <ferror@plt+0x6b90>
  4049d4:	add	x4, x4, #0x78
  4049d8:	adrp	x3, 408000 <ferror@plt+0x5b90>
  4049dc:	add	x3, x3, #0xfc8
  4049e0:	mov	w2, w0
  4049e4:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4049e8:	add	x1, x1, #0xfd8
  4049ec:	mov	x0, x22
  4049f0:	bl	402420 <fprintf@plt>
  4049f4:	adrp	x0, 409000 <ferror@plt+0x6b90>
  4049f8:	add	x0, x0, #0x350
  4049fc:	bl	403464 <ferror@plt+0xff4>
  404a00:	b	4049bc <ferror@plt+0x254c>
  404a04:	mov	w19, #0x0                   	// #0
  404a08:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  404a0c:	ldr	w0, [x0, #844]
  404a10:	tbnz	w0, #3, 404a20 <ferror@plt+0x25b0>
  404a14:	ldp	x23, x24, [sp, #48]
  404a18:	ldp	x25, x26, [sp, #64]
  404a1c:	b	404610 <ferror@plt+0x21a0>
  404a20:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  404a24:	ldr	x20, [x0, #800]
  404a28:	bl	402040 <getpid@plt>
  404a2c:	adrp	x4, 409000 <ferror@plt+0x6b90>
  404a30:	add	x4, x4, #0x78
  404a34:	adrp	x3, 408000 <ferror@plt+0x5b90>
  404a38:	add	x3, x3, #0xfc8
  404a3c:	mov	w2, w0
  404a40:	adrp	x1, 408000 <ferror@plt+0x5b90>
  404a44:	add	x1, x1, #0xfd8
  404a48:	mov	x0, x20
  404a4c:	bl	402420 <fprintf@plt>
  404a50:	ldr	x2, [x21, #8]
  404a54:	mov	w1, w19
  404a58:	adrp	x0, 409000 <ferror@plt+0x6b90>
  404a5c:	add	x0, x0, #0x378
  404a60:	bl	403464 <ferror@plt+0xff4>
  404a64:	ldp	x23, x24, [sp, #48]
  404a68:	ldp	x25, x26, [sp, #64]
  404a6c:	b	404610 <ferror@plt+0x21a0>
  404a70:	stp	x29, x30, [sp, #-272]!
  404a74:	mov	x29, sp
  404a78:	stp	x19, x20, [sp, #16]
  404a7c:	mov	x19, x1
  404a80:	str	x2, [sp, #224]
  404a84:	str	x3, [sp, #232]
  404a88:	str	x4, [sp, #240]
  404a8c:	str	x5, [sp, #248]
  404a90:	str	x6, [sp, #256]
  404a94:	str	x7, [sp, #264]
  404a98:	str	q0, [sp, #96]
  404a9c:	str	q1, [sp, #112]
  404aa0:	str	q2, [sp, #128]
  404aa4:	str	q3, [sp, #144]
  404aa8:	str	q4, [sp, #160]
  404aac:	str	q5, [sp, #176]
  404ab0:	str	q6, [sp, #192]
  404ab4:	str	q7, [sp, #208]
  404ab8:	cbz	x0, 404ac8 <ferror@plt+0x2658>
  404abc:	adrp	x1, 41c000 <ferror@plt+0x19b90>
  404ac0:	ldr	w1, [x1, #848]
  404ac4:	tbz	w1, #24, 404b28 <ferror@plt+0x26b8>
  404ac8:	add	x0, sp, #0x110
  404acc:	str	x0, [sp, #64]
  404ad0:	str	x0, [sp, #72]
  404ad4:	add	x0, sp, #0xe0
  404ad8:	str	x0, [sp, #80]
  404adc:	mov	w0, #0xffffffd0            	// #-48
  404ae0:	str	w0, [sp, #88]
  404ae4:	mov	w0, #0xffffff80            	// #-128
  404ae8:	str	w0, [sp, #92]
  404aec:	ldp	x0, x1, [sp, #64]
  404af0:	stp	x0, x1, [sp, #32]
  404af4:	ldp	x0, x1, [sp, #80]
  404af8:	stp	x0, x1, [sp, #48]
  404afc:	adrp	x20, 41c000 <ferror@plt+0x19b90>
  404b00:	add	x2, sp, #0x20
  404b04:	mov	x1, x19
  404b08:	ldr	x0, [x20, #800]
  404b0c:	bl	4023b0 <vfprintf@plt>
  404b10:	ldr	x1, [x20, #800]
  404b14:	mov	w0, #0xa                   	// #10
  404b18:	bl	401f80 <fputc@plt>
  404b1c:	ldp	x19, x20, [sp, #16]
  404b20:	ldp	x29, x30, [sp], #272
  404b24:	ret
  404b28:	mov	x2, x0
  404b2c:	adrp	x1, 409000 <ferror@plt+0x6b90>
  404b30:	add	x1, x1, #0x4c0
  404b34:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  404b38:	ldr	x0, [x0, #800]
  404b3c:	bl	402420 <fprintf@plt>
  404b40:	b	404ac8 <ferror@plt+0x2658>
  404b44:	stp	x29, x30, [sp, #-48]!
  404b48:	mov	x29, sp
  404b4c:	stp	x19, x20, [sp, #16]
  404b50:	mov	x19, x0
  404b54:	ldr	x0, [x0, #248]
  404b58:	cbz	x0, 404c28 <ferror@plt+0x27b8>
  404b5c:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  404b60:	ldr	w0, [x0, #848]
  404b64:	tbnz	w0, #4, 404b94 <ferror@plt+0x2724>
  404b68:	ldr	x1, [x19, #248]
  404b6c:	ldr	x0, [x19, #280]
  404b70:	blr	x1
  404b74:	mov	w20, w0
  404b78:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  404b7c:	ldr	w0, [x0, #848]
  404b80:	tbnz	w0, #4, 404bd8 <ferror@plt+0x2768>
  404b84:	mov	w0, w20
  404b88:	ldp	x19, x20, [sp, #16]
  404b8c:	ldp	x29, x30, [sp], #48
  404b90:	ret
  404b94:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  404b98:	ldr	x20, [x0, #800]
  404b9c:	bl	402040 <getpid@plt>
  404ba0:	adrp	x4, 408000 <ferror@plt+0x5b90>
  404ba4:	add	x4, x4, #0xbc8
  404ba8:	adrp	x3, 409000 <ferror@plt+0x6b90>
  404bac:	add	x3, x3, #0x4c8
  404bb0:	mov	w2, w0
  404bb4:	adrp	x1, 408000 <ferror@plt+0x5b90>
  404bb8:	add	x1, x1, #0xfd8
  404bbc:	mov	x0, x20
  404bc0:	bl	402420 <fprintf@plt>
  404bc4:	adrp	x1, 409000 <ferror@plt+0x6b90>
  404bc8:	add	x1, x1, #0x4d0
  404bcc:	mov	x0, x19
  404bd0:	bl	404a70 <ferror@plt+0x2600>
  404bd4:	b	404b68 <ferror@plt+0x26f8>
  404bd8:	str	x21, [sp, #32]
  404bdc:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  404be0:	ldr	x21, [x0, #800]
  404be4:	bl	402040 <getpid@plt>
  404be8:	adrp	x4, 408000 <ferror@plt+0x5b90>
  404bec:	add	x4, x4, #0xbc8
  404bf0:	adrp	x3, 409000 <ferror@plt+0x6b90>
  404bf4:	add	x3, x3, #0x4c8
  404bf8:	mov	w2, w0
  404bfc:	adrp	x1, 408000 <ferror@plt+0x5b90>
  404c00:	add	x1, x1, #0xfd8
  404c04:	mov	x0, x21
  404c08:	bl	402420 <fprintf@plt>
  404c0c:	mov	w2, w20
  404c10:	adrp	x1, 409000 <ferror@plt+0x6b90>
  404c14:	add	x1, x1, #0x4f0
  404c18:	mov	x0, x19
  404c1c:	bl	404a70 <ferror@plt+0x2600>
  404c20:	ldr	x21, [sp, #32]
  404c24:	b	404b84 <ferror@plt+0x2714>
  404c28:	mov	w20, #0x0                   	// #0
  404c2c:	b	404b84 <ferror@plt+0x2714>
  404c30:	stp	x29, x30, [sp, #-288]!
  404c34:	mov	x29, sp
  404c38:	str	x19, [sp, #16]
  404c3c:	str	x1, [sp, #232]
  404c40:	str	x2, [sp, #240]
  404c44:	str	x3, [sp, #248]
  404c48:	str	x4, [sp, #256]
  404c4c:	str	x5, [sp, #264]
  404c50:	str	x6, [sp, #272]
  404c54:	str	x7, [sp, #280]
  404c58:	str	q0, [sp, #96]
  404c5c:	str	q1, [sp, #112]
  404c60:	str	q2, [sp, #128]
  404c64:	str	q3, [sp, #144]
  404c68:	str	q4, [sp, #160]
  404c6c:	str	q5, [sp, #176]
  404c70:	str	q6, [sp, #192]
  404c74:	str	q7, [sp, #208]
  404c78:	add	x1, sp, #0x120
  404c7c:	str	x1, [sp, #64]
  404c80:	str	x1, [sp, #72]
  404c84:	add	x1, sp, #0xe0
  404c88:	str	x1, [sp, #80]
  404c8c:	mov	w1, #0xffffffc8            	// #-56
  404c90:	str	w1, [sp, #88]
  404c94:	mov	w1, #0xffffff80            	// #-128
  404c98:	str	w1, [sp, #92]
  404c9c:	ldp	x2, x3, [sp, #64]
  404ca0:	stp	x2, x3, [sp, #32]
  404ca4:	ldp	x2, x3, [sp, #80]
  404ca8:	stp	x2, x3, [sp, #48]
  404cac:	adrp	x19, 41c000 <ferror@plt+0x19b90>
  404cb0:	add	x2, sp, #0x20
  404cb4:	mov	x1, x0
  404cb8:	ldr	x0, [x19, #800]
  404cbc:	bl	4023b0 <vfprintf@plt>
  404cc0:	ldr	x1, [x19, #800]
  404cc4:	mov	w0, #0xa                   	// #10
  404cc8:	bl	401f80 <fputc@plt>
  404ccc:	ldr	x19, [sp, #16]
  404cd0:	ldp	x29, x30, [sp], #288
  404cd4:	ret
  404cd8:	stp	x29, x30, [sp, #-32]!
  404cdc:	mov	x29, sp
  404ce0:	str	x19, [sp, #16]
  404ce4:	mov	x19, x0
  404ce8:	ldr	w0, [x0, #68]
  404cec:	cmn	w0, #0x1
  404cf0:	b.ne	404d18 <ferror@plt+0x28a8>  // b.any
  404cf4:	mov	w0, #0xffffffff            	// #-1
  404cf8:	str	w0, [x19, #68]
  404cfc:	mov	x2, #0x0                   	// #0
  404d00:	add	x1, x19, #0x58
  404d04:	mov	w0, #0x2                   	// #2
  404d08:	bl	401f20 <sigprocmask@plt>
  404d0c:	ldr	x19, [sp, #16]
  404d10:	ldp	x29, x30, [sp], #32
  404d14:	ret
  404d18:	bl	402170 <close@plt>
  404d1c:	b	404cf4 <ferror@plt+0x2884>
  404d20:	stp	x29, x30, [sp, #-80]!
  404d24:	mov	x29, sp
  404d28:	stp	x21, x22, [sp, #32]
  404d2c:	ldr	w21, [x0, #60]
  404d30:	cbz	x2, 404dac <ferror@plt+0x293c>
  404d34:	stp	x19, x20, [sp, #16]
  404d38:	str	x23, [sp, #48]
  404d3c:	mov	x22, x1
  404d40:	mov	x19, x2
  404d44:	bl	4023e0 <__errno_location@plt>
  404d48:	mov	x20, x0
  404d4c:	mov	x23, #0xb280                	// #45696
  404d50:	movk	x23, #0xee6, lsl #16
  404d54:	b	404d74 <ferror@plt+0x2904>
  404d58:	ldr	w0, [x20]
  404d5c:	cmp	w0, #0x4
  404d60:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  404d64:	b.ne	404db4 <ferror@plt+0x2944>  // b.any
  404d68:	cmp	w0, #0xb
  404d6c:	b.eq	404de0 <ferror@plt+0x2970>  // b.none
  404d70:	cbz	x19, 404dc4 <ferror@plt+0x2954>
  404d74:	str	wzr, [x20]
  404d78:	mov	x2, x19
  404d7c:	mov	x1, x22
  404d80:	mov	w0, w21
  404d84:	bl	4021a0 <write@plt>
  404d88:	cmp	x0, #0x0
  404d8c:	b.le	404d58 <ferror@plt+0x28e8>
  404d90:	subs	x19, x19, x0
  404d94:	b.eq	404dd4 <ferror@plt+0x2964>  // b.none
  404d98:	add	x22, x22, x0
  404d9c:	ldr	w0, [x20]
  404da0:	cmp	w0, #0xb
  404da4:	b.ne	404d74 <ferror@plt+0x2904>  // b.any
  404da8:	b	404de0 <ferror@plt+0x2970>
  404dac:	mov	w0, #0x0                   	// #0
  404db0:	b	404e04 <ferror@plt+0x2994>
  404db4:	mov	w0, #0xffffffff            	// #-1
  404db8:	ldp	x19, x20, [sp, #16]
  404dbc:	ldr	x23, [sp, #48]
  404dc0:	b	404e04 <ferror@plt+0x2994>
  404dc4:	mov	w0, #0x0                   	// #0
  404dc8:	ldp	x19, x20, [sp, #16]
  404dcc:	ldr	x23, [sp, #48]
  404dd0:	b	404e04 <ferror@plt+0x2994>
  404dd4:	ldr	w0, [x20]
  404dd8:	cmp	w0, #0xb
  404ddc:	b.ne	404df8 <ferror@plt+0x2988>  // b.any
  404de0:	str	xzr, [sp, #64]
  404de4:	str	x23, [sp, #72]
  404de8:	mov	x1, #0x0                   	// #0
  404dec:	add	x0, sp, #0x40
  404df0:	bl	402290 <nanosleep@plt>
  404df4:	b	404d70 <ferror@plt+0x2900>
  404df8:	mov	w0, #0x0                   	// #0
  404dfc:	ldp	x19, x20, [sp, #16]
  404e00:	ldr	x23, [sp, #48]
  404e04:	ldp	x21, x22, [sp, #32]
  404e08:	ldp	x29, x30, [sp], #80
  404e0c:	ret
  404e10:	mov	x12, #0x2060                	// #8288
  404e14:	sub	sp, sp, x12
  404e18:	stp	x29, x30, [sp]
  404e1c:	mov	x29, sp
  404e20:	stp	x19, x20, [sp, #16]
  404e24:	stp	x21, x22, [sp, #32]
  404e28:	mov	x22, x0
  404e2c:	mov	w21, w1
  404e30:	mov	x20, x2
  404e34:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  404e38:	ldr	w0, [x0, #848]
  404e3c:	tbnz	w0, #4, 404e94 <ferror@plt+0x2a24>
  404e40:	str	wzr, [x20]
  404e44:	mov	x2, #0x2000                	// #8192
  404e48:	add	x1, sp, #0x60
  404e4c:	mov	w0, w21
  404e50:	bl	402310 <read@plt>
  404e54:	mov	x19, x0
  404e58:	tbnz	x0, #63, 404edc <ferror@plt+0x2a6c>
  404e5c:	cbz	x0, 404f08 <ferror@plt+0x2a98>
  404e60:	cbnz	w21, 404f6c <ferror@plt+0x2afc>
  404e64:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  404e68:	ldr	w0, [x0, #848]
  404e6c:	tbnz	w0, #4, 404f18 <ferror@plt+0x2aa8>
  404e70:	mov	x2, x19
  404e74:	add	x1, sp, #0x60
  404e78:	mov	x0, x22
  404e7c:	bl	404d20 <ferror@plt+0x28b0>
  404e80:	cbz	w0, 404f60 <ferror@plt+0x2af0>
  404e84:	bl	4023e0 <__errno_location@plt>
  404e88:	ldr	w0, [x0]
  404e8c:	neg	w0, w0
  404e90:	b	404ef0 <ferror@plt+0x2a80>
  404e94:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  404e98:	ldr	x19, [x0, #800]
  404e9c:	bl	402040 <getpid@plt>
  404ea0:	adrp	x4, 408000 <ferror@plt+0x5b90>
  404ea4:	add	x4, x4, #0xbc8
  404ea8:	adrp	x3, 409000 <ferror@plt+0x6b90>
  404eac:	add	x3, x3, #0x4c8
  404eb0:	mov	w2, w0
  404eb4:	adrp	x1, 408000 <ferror@plt+0x5b90>
  404eb8:	add	x1, x1, #0xfd8
  404ebc:	mov	x0, x19
  404ec0:	bl	402420 <fprintf@plt>
  404ec4:	mov	w2, w21
  404ec8:	adrp	x1, 409000 <ferror@plt+0x6b90>
  404ecc:	add	x1, x1, #0x508
  404ed0:	mov	x0, x22
  404ed4:	bl	404a70 <ferror@plt+0x2600>
  404ed8:	b	404e40 <ferror@plt+0x29d0>
  404edc:	bl	4023e0 <__errno_location@plt>
  404ee0:	ldr	w0, [x0]
  404ee4:	cmp	w0, #0xb
  404ee8:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  404eec:	csneg	w0, wzr, w0, eq  // eq = none
  404ef0:	ldp	x19, x20, [sp, #16]
  404ef4:	ldp	x21, x22, [sp, #32]
  404ef8:	ldp	x29, x30, [sp]
  404efc:	mov	x12, #0x2060                	// #8288
  404f00:	add	sp, sp, x12
  404f04:	ret
  404f08:	mov	w0, #0x1                   	// #1
  404f0c:	str	w0, [x20]
  404f10:	mov	w0, #0x0                   	// #0
  404f14:	b	404ef0 <ferror@plt+0x2a80>
  404f18:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  404f1c:	ldr	x20, [x0, #800]
  404f20:	bl	402040 <getpid@plt>
  404f24:	adrp	x4, 408000 <ferror@plt+0x5b90>
  404f28:	add	x4, x4, #0xbc8
  404f2c:	adrp	x3, 409000 <ferror@plt+0x6b90>
  404f30:	add	x3, x3, #0x4c8
  404f34:	mov	w2, w0
  404f38:	adrp	x1, 408000 <ferror@plt+0x5b90>
  404f3c:	add	x1, x1, #0xfd8
  404f40:	mov	x0, x20
  404f44:	bl	402420 <fprintf@plt>
  404f48:	mov	x2, x19
  404f4c:	adrp	x1, 409000 <ferror@plt+0x6b90>
  404f50:	add	x1, x1, #0x520
  404f54:	mov	x0, x22
  404f58:	bl	404a70 <ferror@plt+0x2600>
  404f5c:	b	404e70 <ferror@plt+0x2a00>
  404f60:	ldr	w0, [x22, #60]
  404f64:	bl	401f10 <fdatasync@plt>
  404f68:	b	404f78 <ferror@plt+0x2b08>
  404f6c:	ldr	w0, [x22, #60]
  404f70:	cmp	w0, w21
  404f74:	b.eq	404f9c <ferror@plt+0x2b2c>  // b.none
  404f78:	ldr	x4, [x22, #256]
  404f7c:	mov	w0, #0x0                   	// #0
  404f80:	cbz	x4, 404ef0 <ferror@plt+0x2a80>
  404f84:	mov	x3, x19
  404f88:	add	x2, sp, #0x60
  404f8c:	mov	w1, w21
  404f90:	ldr	x0, [x22, #280]
  404f94:	blr	x4
  404f98:	b	404ef0 <ferror@plt+0x2a80>
  404f9c:	stp	x23, x24, [sp, #48]
  404fa0:	stp	x25, x26, [sp, #64]
  404fa4:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  404fa8:	ldr	w0, [x0, #848]
  404fac:	tbnz	w0, #4, 404fd0 <ferror@plt+0x2b60>
  404fb0:	mov	x20, x19
  404fb4:	bl	4023e0 <__errno_location@plt>
  404fb8:	mov	x23, x0
  404fbc:	add	x24, sp, #0x60
  404fc0:	mov	w25, #0x1                   	// #1
  404fc4:	mov	x26, #0xb280                	// #45696
  404fc8:	movk	x26, #0xee6, lsl #16
  404fcc:	b	405080 <ferror@plt+0x2c10>
  404fd0:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  404fd4:	ldr	x20, [x0, #800]
  404fd8:	bl	402040 <getpid@plt>
  404fdc:	adrp	x4, 408000 <ferror@plt+0x5b90>
  404fe0:	add	x4, x4, #0xbc8
  404fe4:	adrp	x3, 409000 <ferror@plt+0x6b90>
  404fe8:	add	x3, x3, #0x4c8
  404fec:	mov	w2, w0
  404ff0:	adrp	x1, 408000 <ferror@plt+0x5b90>
  404ff4:	add	x1, x1, #0xfd8
  404ff8:	mov	x0, x20
  404ffc:	bl	402420 <fprintf@plt>
  405000:	mov	x2, x19
  405004:	adrp	x1, 409000 <ferror@plt+0x6b90>
  405008:	add	x1, x1, #0x540
  40500c:	mov	x0, x22
  405010:	bl	404a70 <ferror@plt+0x2600>
  405014:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405018:	ldr	w0, [x0, #848]
  40501c:	tbz	w0, #4, 404fb0 <ferror@plt+0x2b40>
  405020:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405024:	ldr	x20, [x0, #800]
  405028:	bl	402040 <getpid@plt>
  40502c:	adrp	x4, 408000 <ferror@plt+0x5b90>
  405030:	add	x4, x4, #0xbc8
  405034:	adrp	x3, 409000 <ferror@plt+0x6b90>
  405038:	add	x3, x3, #0x4c8
  40503c:	mov	w2, w0
  405040:	adrp	x1, 408000 <ferror@plt+0x5b90>
  405044:	add	x1, x1, #0xfd8
  405048:	mov	x0, x20
  40504c:	bl	402420 <fprintf@plt>
  405050:	adrp	x0, 409000 <ferror@plt+0x6b90>
  405054:	add	x0, x0, #0x560
  405058:	bl	404c30 <ferror@plt+0x27c0>
  40505c:	b	404fb0 <ferror@plt+0x2b40>
  405060:	ldr	w0, [x23]
  405064:	cmp	w0, #0x4
  405068:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  40506c:	b.ne	40510c <ferror@plt+0x2c9c>  // b.any
  405070:	ldr	w0, [x23]
  405074:	cmp	w0, #0xb
  405078:	b.eq	405130 <ferror@plt+0x2cc0>  // b.none
  40507c:	cbz	x20, 4050b8 <ferror@plt+0x2c48>
  405080:	str	wzr, [x23]
  405084:	mov	x2, x20
  405088:	mov	x1, x24
  40508c:	mov	w0, w25
  405090:	bl	4021a0 <write@plt>
  405094:	cmp	x0, #0x0
  405098:	b.le	405060 <ferror@plt+0x2bf0>
  40509c:	subs	x20, x20, x0
  4050a0:	b.eq	405124 <ferror@plt+0x2cb4>  // b.none
  4050a4:	add	x24, x24, x0
  4050a8:	ldr	w0, [x23]
  4050ac:	cmp	w0, #0xb
  4050b0:	b.ne	405080 <ferror@plt+0x2c10>  // b.any
  4050b4:	b	405130 <ferror@plt+0x2cc0>
  4050b8:	ldp	x23, x24, [sp, #48]
  4050bc:	ldp	x25, x26, [sp, #64]
  4050c0:	b	404f78 <ferror@plt+0x2b08>
  4050c4:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4050c8:	ldr	x20, [x0, #800]
  4050cc:	bl	402040 <getpid@plt>
  4050d0:	adrp	x4, 408000 <ferror@plt+0x5b90>
  4050d4:	add	x4, x4, #0xbc8
  4050d8:	adrp	x3, 409000 <ferror@plt+0x6b90>
  4050dc:	add	x3, x3, #0x4c8
  4050e0:	mov	w2, w0
  4050e4:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4050e8:	add	x1, x1, #0xfd8
  4050ec:	mov	x0, x20
  4050f0:	bl	402420 <fprintf@plt>
  4050f4:	adrp	x0, 409000 <ferror@plt+0x6b90>
  4050f8:	add	x0, x0, #0x570
  4050fc:	bl	404c30 <ferror@plt+0x27c0>
  405100:	ldp	x23, x24, [sp, #48]
  405104:	ldp	x25, x26, [sp, #64]
  405108:	b	404f78 <ferror@plt+0x2b08>
  40510c:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405110:	ldr	w0, [x0, #848]
  405114:	tbnz	w0, #4, 4050c4 <ferror@plt+0x2c54>
  405118:	ldp	x23, x24, [sp, #48]
  40511c:	ldp	x25, x26, [sp, #64]
  405120:	b	404f78 <ferror@plt+0x2b08>
  405124:	ldr	w0, [x23]
  405128:	cmp	w0, #0xb
  40512c:	b.ne	405148 <ferror@plt+0x2cd8>  // b.any
  405130:	str	xzr, [sp, #80]
  405134:	str	x26, [sp, #88]
  405138:	mov	x1, #0x0                   	// #0
  40513c:	add	x0, sp, #0x50
  405140:	bl	402290 <nanosleep@plt>
  405144:	b	40507c <ferror@plt+0x2c0c>
  405148:	ldp	x23, x24, [sp, #48]
  40514c:	ldp	x25, x26, [sp, #64]
  405150:	b	404f78 <ferror@plt+0x2b08>
  405154:	stp	x29, x30, [sp, #-48]!
  405158:	mov	x29, sp
  40515c:	stp	x19, x20, [sp, #16]
  405160:	mov	w19, w0
  405164:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405168:	ldr	w0, [x0, #848]
  40516c:	cbnz	w0, 405198 <ferror@plt+0x2d28>
  405170:	cbz	w19, 4051a4 <ferror@plt+0x2d34>
  405174:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405178:	str	w19, [x0, #848]
  40517c:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405180:	ldr	w19, [x0, #848]
  405184:	cbnz	w19, 4051f8 <ferror@plt+0x2d88>
  405188:	adrp	x1, 41c000 <ferror@plt+0x19b90>
  40518c:	ldr	w0, [x1, #848]
  405190:	orr	w0, w0, #0x2
  405194:	str	w0, [x1, #848]
  405198:	ldp	x19, x20, [sp, #16]
  40519c:	ldp	x29, x30, [sp], #48
  4051a0:	ret
  4051a4:	adrp	x0, 409000 <ferror@plt+0x6b90>
  4051a8:	add	x0, x0, #0x590
  4051ac:	bl	402400 <getenv@plt>
  4051b0:	cmp	w19, #0x0
  4051b4:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  4051b8:	b.eq	405174 <ferror@plt+0x2d04>  // b.none
  4051bc:	mov	w2, #0x0                   	// #0
  4051c0:	add	x1, sp, #0x28
  4051c4:	bl	401e90 <strtoul@plt>
  4051c8:	mov	w19, w0
  4051cc:	ldr	x0, [sp, #40]
  4051d0:	cbz	x0, 4051ec <ferror@plt+0x2d7c>
  4051d4:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4051d8:	add	x1, x1, #0x20
  4051dc:	bl	402210 <strcmp@plt>
  4051e0:	cmp	w0, #0x0
  4051e4:	mov	w0, #0xffff                	// #65535
  4051e8:	csel	w19, w19, w0, ne  // ne = any
  4051ec:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4051f0:	str	w19, [x0, #848]
  4051f4:	b	40517c <ferror@plt+0x2d0c>
  4051f8:	bl	401f60 <getuid@plt>
  4051fc:	mov	w20, w0
  405200:	bl	401f40 <geteuid@plt>
  405204:	cmp	w20, w0
  405208:	b.eq	405244 <ferror@plt+0x2dd4>  // b.none
  40520c:	orr	w19, w19, #0x1000000
  405210:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405214:	str	w19, [x0, #848]
  405218:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  40521c:	ldr	x19, [x0, #800]
  405220:	bl	402040 <getpid@plt>
  405224:	adrp	x3, 409000 <ferror@plt+0x6b90>
  405228:	add	x3, x3, #0x4c8
  40522c:	mov	w2, w0
  405230:	adrp	x1, 409000 <ferror@plt+0x6b90>
  405234:	add	x1, x1, #0x28
  405238:	mov	x0, x19
  40523c:	bl	402420 <fprintf@plt>
  405240:	b	405188 <ferror@plt+0x2d18>
  405244:	bl	402280 <getgid@plt>
  405248:	mov	w20, w0
  40524c:	bl	401f00 <getegid@plt>
  405250:	cmp	w20, w0
  405254:	b.ne	40520c <ferror@plt+0x2d9c>  // b.any
  405258:	b	405188 <ferror@plt+0x2d18>
  40525c:	stp	x29, x30, [sp, #-48]!
  405260:	mov	x29, sp
  405264:	stp	x19, x20, [sp, #16]
  405268:	mov	w20, w0
  40526c:	mov	x1, #0x140                 	// #320
  405270:	mov	x0, #0x1                   	// #1
  405274:	bl	402130 <calloc@plt>
  405278:	mov	x19, x0
  40527c:	cbz	x0, 4052ac <ferror@plt+0x2e3c>
  405280:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405284:	ldr	w0, [x0, #848]
  405288:	tbnz	w0, #2, 4052bc <ferror@plt+0x2e4c>
  40528c:	ldrb	w1, [x19, #312]
  405290:	bfxil	w1, w20, #0, #1
  405294:	strb	w1, [x19, #312]
  405298:	mov	w0, #0xffffffff            	// #-1
  40529c:	str	w0, [x19, #60]
  4052a0:	str	w0, [x19, #64]
  4052a4:	str	w0, [x19, #68]
  4052a8:	str	w0, [x19, #288]
  4052ac:	mov	x0, x19
  4052b0:	ldp	x19, x20, [sp, #16]
  4052b4:	ldp	x29, x30, [sp], #48
  4052b8:	ret
  4052bc:	str	x21, [sp, #32]
  4052c0:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4052c4:	ldr	x21, [x0, #800]
  4052c8:	bl	402040 <getpid@plt>
  4052cc:	adrp	x4, 409000 <ferror@plt+0x6b90>
  4052d0:	add	x4, x4, #0x5a0
  4052d4:	adrp	x3, 409000 <ferror@plt+0x6b90>
  4052d8:	add	x3, x3, #0x4c8
  4052dc:	mov	w2, w0
  4052e0:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4052e4:	add	x1, x1, #0xfd8
  4052e8:	mov	x0, x21
  4052ec:	bl	402420 <fprintf@plt>
  4052f0:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4052f4:	add	x1, x1, #0x5a8
  4052f8:	mov	x0, x19
  4052fc:	bl	404a70 <ferror@plt+0x2600>
  405300:	ldr	x21, [sp, #32]
  405304:	b	40528c <ferror@plt+0x2e1c>
  405308:	stp	x29, x30, [sp, #-16]!
  40530c:	mov	x29, sp
  405310:	bl	402260 <free@plt>
  405314:	ldp	x29, x30, [sp], #16
  405318:	ret
  40531c:	cbz	x0, 405338 <ferror@plt+0x2ec8>
  405320:	cmp	w1, #0x0
  405324:	cset	w2, ne  // ne = any
  405328:	ldrb	w1, [x0, #312]
  40532c:	bfi	w1, w2, #1, #1
  405330:	strb	w1, [x0, #312]
  405334:	ret
  405338:	stp	x29, x30, [sp, #-16]!
  40533c:	mov	x29, sp
  405340:	adrp	x3, 409000 <ferror@plt+0x6b90>
  405344:	add	x3, x3, #0x970
  405348:	mov	w2, #0x4c                  	// #76
  40534c:	adrp	x1, 409000 <ferror@plt+0x6b90>
  405350:	add	x1, x1, #0x5b8
  405354:	adrp	x0, 409000 <ferror@plt+0x6b90>
  405358:	add	x0, x0, #0x5d0
  40535c:	bl	4023d0 <__assert_fail@plt>
  405360:	cbz	x0, 40536c <ferror@plt+0x2efc>
  405364:	ldr	w0, [x0, #216]
  405368:	ret
  40536c:	stp	x29, x30, [sp, #-16]!
  405370:	mov	x29, sp
  405374:	adrp	x3, 409000 <ferror@plt+0x6b90>
  405378:	add	x3, x3, #0x970
  40537c:	add	x3, x3, #0x18
  405380:	mov	w2, #0x52                  	// #82
  405384:	adrp	x1, 409000 <ferror@plt+0x6b90>
  405388:	add	x1, x1, #0x5b8
  40538c:	adrp	x0, 409000 <ferror@plt+0x6b90>
  405390:	add	x0, x0, #0x5d0
  405394:	bl	4023d0 <__assert_fail@plt>
  405398:	cbz	x0, 4053a4 <ferror@plt+0x2f34>
  40539c:	add	x0, x0, #0xe0
  4053a0:	ret
  4053a4:	stp	x29, x30, [sp, #-16]!
  4053a8:	mov	x29, sp
  4053ac:	adrp	x3, 409000 <ferror@plt+0x6b90>
  4053b0:	add	x3, x3, #0x970
  4053b4:	add	x3, x3, #0x38
  4053b8:	mov	w2, #0x58                  	// #88
  4053bc:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4053c0:	add	x1, x1, #0x5b8
  4053c4:	adrp	x0, 409000 <ferror@plt+0x6b90>
  4053c8:	add	x0, x0, #0x5d0
  4053cc:	bl	4023d0 <__assert_fail@plt>
  4053d0:	cbz	x0, 4053dc <ferror@plt+0x2f6c>
  4053d4:	str	x1, [x0, #280]
  4053d8:	ret
  4053dc:	stp	x29, x30, [sp, #-16]!
  4053e0:	mov	x29, sp
  4053e4:	adrp	x3, 409000 <ferror@plt+0x6b90>
  4053e8:	add	x3, x3, #0x970
  4053ec:	add	x3, x3, #0x50
  4053f0:	mov	w2, #0x5e                  	// #94
  4053f4:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4053f8:	add	x1, x1, #0x5b8
  4053fc:	adrp	x0, 409000 <ferror@plt+0x6b90>
  405400:	add	x0, x0, #0x5d0
  405404:	bl	4023d0 <__assert_fail@plt>
  405408:	cbz	x0, 405414 <ferror@plt+0x2fa4>
  40540c:	str	w1, [x0, #288]
  405410:	ret
  405414:	stp	x29, x30, [sp, #-16]!
  405418:	mov	x29, sp
  40541c:	adrp	x3, 409000 <ferror@plt+0x6b90>
  405420:	add	x3, x3, #0x970
  405424:	add	x3, x3, #0x70
  405428:	mov	w2, #0x64                  	// #100
  40542c:	adrp	x1, 409000 <ferror@plt+0x6b90>
  405430:	add	x1, x1, #0x5b8
  405434:	adrp	x0, 409000 <ferror@plt+0x6b90>
  405438:	add	x0, x0, #0x5d0
  40543c:	bl	4023d0 <__assert_fail@plt>
  405440:	cbz	x0, 40544c <ferror@plt+0x2fdc>
  405444:	ldr	w0, [x0, #60]
  405448:	ret
  40544c:	stp	x29, x30, [sp, #-16]!
  405450:	mov	x29, sp
  405454:	adrp	x3, 409000 <ferror@plt+0x6b90>
  405458:	add	x3, x3, #0x970
  40545c:	add	x3, x3, #0x88
  405460:	mov	w2, #0x6a                  	// #106
  405464:	adrp	x1, 409000 <ferror@plt+0x6b90>
  405468:	add	x1, x1, #0x5b8
  40546c:	adrp	x0, 409000 <ferror@plt+0x6b90>
  405470:	add	x0, x0, #0x5d0
  405474:	bl	4023d0 <__assert_fail@plt>
  405478:	cbz	x0, 405484 <ferror@plt+0x3014>
  40547c:	ldr	w0, [x0, #288]
  405480:	ret
  405484:	stp	x29, x30, [sp, #-16]!
  405488:	mov	x29, sp
  40548c:	adrp	x3, 409000 <ferror@plt+0x6b90>
  405490:	add	x3, x3, #0x970
  405494:	add	x3, x3, #0xa0
  405498:	mov	w2, #0x70                  	// #112
  40549c:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4054a0:	add	x1, x1, #0x5b8
  4054a4:	adrp	x0, 409000 <ferror@plt+0x6b90>
  4054a8:	add	x0, x0, #0x5d0
  4054ac:	bl	4023d0 <__assert_fail@plt>
  4054b0:	cbz	x0, 4054c4 <ferror@plt+0x3054>
  4054b4:	ldr	w0, [x0, #68]
  4054b8:	mvn	w0, w0
  4054bc:	lsr	w0, w0, #31
  4054c0:	ret
  4054c4:	stp	x29, x30, [sp, #-16]!
  4054c8:	mov	x29, sp
  4054cc:	adrp	x3, 409000 <ferror@plt+0x6b90>
  4054d0:	add	x3, x3, #0x970
  4054d4:	add	x3, x3, #0xb8
  4054d8:	mov	w2, #0x77                  	// #119
  4054dc:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4054e0:	add	x1, x1, #0x5b8
  4054e4:	adrp	x0, 409000 <ferror@plt+0x6b90>
  4054e8:	add	x0, x0, #0x5d0
  4054ec:	bl	4023d0 <__assert_fail@plt>
  4054f0:	stp	x29, x30, [sp, #-48]!
  4054f4:	mov	x29, sp
  4054f8:	cbz	x0, 405534 <ferror@plt+0x30c4>
  4054fc:	stp	x19, x20, [sp, #16]
  405500:	mov	x19, x0
  405504:	mov	x20, x1
  405508:	cbz	x1, 405560 <ferror@plt+0x30f0>
  40550c:	ldr	x0, [x1]
  405510:	str	x0, [x19, #296]
  405514:	ldr	x0, [x1, #8]
  405518:	str	x0, [x19, #304]
  40551c:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405520:	ldr	w0, [x0, #848]
  405524:	tbnz	w0, #4, 4055bc <ferror@plt+0x314c>
  405528:	ldp	x19, x20, [sp, #16]
  40552c:	ldp	x29, x30, [sp], #48
  405530:	ret
  405534:	stp	x19, x20, [sp, #16]
  405538:	str	x21, [sp, #32]
  40553c:	adrp	x3, 409000 <ferror@plt+0x6b90>
  405540:	add	x3, x3, #0x970
  405544:	add	x3, x3, #0xd0
  405548:	mov	w2, #0x7d                  	// #125
  40554c:	adrp	x1, 409000 <ferror@plt+0x6b90>
  405550:	add	x1, x1, #0x5b8
  405554:	adrp	x0, 409000 <ferror@plt+0x6b90>
  405558:	add	x0, x0, #0x5d0
  40555c:	bl	4023d0 <__assert_fail@plt>
  405560:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405564:	ldr	w0, [x0, #848]
  405568:	tbnz	w0, #4, 405578 <ferror@plt+0x3108>
  40556c:	str	xzr, [x19, #304]
  405570:	str	xzr, [x19, #296]
  405574:	b	405528 <ferror@plt+0x30b8>
  405578:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  40557c:	ldr	x20, [x0, #800]
  405580:	bl	402040 <getpid@plt>
  405584:	adrp	x4, 408000 <ferror@plt+0x5b90>
  405588:	add	x4, x4, #0xbc8
  40558c:	adrp	x3, 409000 <ferror@plt+0x6b90>
  405590:	add	x3, x3, #0x4c8
  405594:	mov	w2, w0
  405598:	adrp	x1, 408000 <ferror@plt+0x5b90>
  40559c:	add	x1, x1, #0xfd8
  4055a0:	mov	x0, x20
  4055a4:	bl	402420 <fprintf@plt>
  4055a8:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4055ac:	add	x1, x1, #0x5d8
  4055b0:	mov	x0, x19
  4055b4:	bl	404a70 <ferror@plt+0x2600>
  4055b8:	b	40556c <ferror@plt+0x30fc>
  4055bc:	str	x21, [sp, #32]
  4055c0:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4055c4:	ldr	x21, [x0, #800]
  4055c8:	bl	402040 <getpid@plt>
  4055cc:	adrp	x4, 408000 <ferror@plt+0x5b90>
  4055d0:	add	x4, x4, #0xbc8
  4055d4:	adrp	x3, 409000 <ferror@plt+0x6b90>
  4055d8:	add	x3, x3, #0x4c8
  4055dc:	mov	w2, w0
  4055e0:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4055e4:	add	x1, x1, #0xfd8
  4055e8:	mov	x0, x21
  4055ec:	bl	402420 <fprintf@plt>
  4055f0:	ldr	x3, [x20, #8]
  4055f4:	ldr	x2, [x20]
  4055f8:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4055fc:	add	x1, x1, #0x5f0
  405600:	mov	x0, x19
  405604:	bl	404a70 <ferror@plt+0x2600>
  405608:	ldr	x21, [sp, #32]
  40560c:	b	405528 <ferror@plt+0x30b8>
  405610:	stp	x29, x30, [sp, #-96]!
  405614:	mov	x29, sp
  405618:	stp	x19, x20, [sp, #16]
  40561c:	mov	x19, x0
  405620:	bl	404cd8 <ferror@plt+0x2868>
  405624:	ldr	w0, [x19, #60]
  405628:	cmn	w0, #0x1
  40562c:	b.eq	40567c <ferror@plt+0x320c>  // b.none
  405630:	ldrb	w0, [x19, #312]
  405634:	tbz	w0, #0, 40567c <ferror@plt+0x320c>
  405638:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  40563c:	ldr	w0, [x0, #848]
  405640:	tbnz	w0, #5, 405688 <ferror@plt+0x3218>
  405644:	ldp	x0, x1, [x19]
  405648:	stp	x0, x1, [sp, #32]
  40564c:	ldp	x0, x1, [x19, #16]
  405650:	stp	x0, x1, [sp, #48]
  405654:	ldp	x0, x1, [x19, #32]
  405658:	stp	x0, x1, [sp, #64]
  40565c:	ldr	x0, [x19, #48]
  405660:	str	x0, [sp, #80]
  405664:	ldr	w0, [x19, #56]
  405668:	str	w0, [sp, #88]
  40566c:	add	x2, sp, #0x20
  405670:	mov	w1, #0x1                   	// #1
  405674:	mov	w0, #0x0                   	// #0
  405678:	bl	402320 <tcsetattr@plt>
  40567c:	ldp	x19, x20, [sp, #16]
  405680:	ldp	x29, x30, [sp], #96
  405684:	ret
  405688:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  40568c:	ldr	x20, [x0, #800]
  405690:	bl	402040 <getpid@plt>
  405694:	adrp	x4, 409000 <ferror@plt+0x6b90>
  405698:	add	x4, x4, #0x610
  40569c:	adrp	x3, 409000 <ferror@plt+0x6b90>
  4056a0:	add	x3, x3, #0x4c8
  4056a4:	mov	w2, w0
  4056a8:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4056ac:	add	x1, x1, #0xfd8
  4056b0:	mov	x0, x20
  4056b4:	bl	402420 <fprintf@plt>
  4056b8:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4056bc:	add	x1, x1, #0x618
  4056c0:	mov	x0, x19
  4056c4:	bl	404a70 <ferror@plt+0x2600>
  4056c8:	b	405644 <ferror@plt+0x31d4>
  4056cc:	stp	x29, x30, [sp, #-240]!
  4056d0:	mov	x29, sp
  4056d4:	stp	x19, x20, [sp, #16]
  4056d8:	mov	x19, x0
  4056dc:	ldr	w0, [x0, #68]
  4056e0:	cmn	w0, #0x1
  4056e4:	b.ne	405748 <ferror@plt+0x32d8>  // b.any
  4056e8:	add	x2, x19, #0x58
  4056ec:	mov	x1, #0x0                   	// #0
  4056f0:	mov	w0, #0x0                   	// #0
  4056f4:	bl	401f20 <sigprocmask@plt>
  4056f8:	ldrb	w0, [x19, #312]
  4056fc:	tbz	w0, #0, 40584c <ferror@plt+0x33dc>
  405700:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405704:	ldr	w0, [x0, #848]
  405708:	tbnz	w0, #2, 405770 <ferror@plt+0x3300>
  40570c:	mov	x1, x19
  405710:	mov	w0, #0x0                   	// #0
  405714:	bl	401ff0 <tcgetattr@plt>
  405718:	cbz	w0, 4057b4 <ferror@plt+0x3344>
  40571c:	bl	4023e0 <__errno_location@plt>
  405720:	ldr	w20, [x0]
  405724:	neg	w20, w20
  405728:	cbnz	w20, 405878 <ferror@plt+0x3408>
  40572c:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405730:	ldr	w0, [x0, #848]
  405734:	tbnz	w0, #2, 4059c0 <ferror@plt+0x3550>
  405738:	mov	w0, w20
  40573c:	ldp	x19, x20, [sp, #16]
  405740:	ldp	x29, x30, [sp], #240
  405744:	ret
  405748:	str	x21, [sp, #32]
  40574c:	adrp	x3, 409000 <ferror@plt+0x6b90>
  405750:	add	x3, x3, #0x970
  405754:	add	x3, x3, #0xf0
  405758:	mov	w2, #0x99                  	// #153
  40575c:	adrp	x1, 409000 <ferror@plt+0x6b90>
  405760:	add	x1, x1, #0x5b8
  405764:	adrp	x0, 409000 <ferror@plt+0x6b90>
  405768:	add	x0, x0, #0x620
  40576c:	bl	4023d0 <__assert_fail@plt>
  405770:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405774:	ldr	x20, [x0, #800]
  405778:	bl	402040 <getpid@plt>
  40577c:	adrp	x4, 409000 <ferror@plt+0x6b90>
  405780:	add	x4, x4, #0x5a0
  405784:	adrp	x3, 409000 <ferror@plt+0x6b90>
  405788:	add	x3, x3, #0x4c8
  40578c:	mov	w2, w0
  405790:	adrp	x1, 408000 <ferror@plt+0x5b90>
  405794:	add	x1, x1, #0xfd8
  405798:	mov	x0, x20
  40579c:	bl	402420 <fprintf@plt>
  4057a0:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4057a4:	add	x1, x1, #0x638
  4057a8:	mov	x0, x19
  4057ac:	bl	404a70 <ferror@plt+0x2600>
  4057b0:	b	40570c <ferror@plt+0x329c>
  4057b4:	add	x20, x19, #0x4c
  4057b8:	mov	x2, x20
  4057bc:	mov	x1, #0x5413                	// #21523
  4057c0:	mov	w0, #0x0                   	// #0
  4057c4:	bl	402450 <ioctl@plt>
  4057c8:	mov	x4, x20
  4057cc:	mov	x3, x19
  4057d0:	mov	x2, #0x0                   	// #0
  4057d4:	add	x1, x19, #0x40
  4057d8:	add	x0, x19, #0x3c
  4057dc:	bl	402110 <openpty@plt>
  4057e0:	mov	w20, w0
  4057e4:	cbnz	w0, 405878 <ferror@plt+0x3408>
  4057e8:	ldp	x0, x1, [x19]
  4057ec:	stp	x0, x1, [sp, #176]
  4057f0:	ldp	x0, x1, [x19, #16]
  4057f4:	stp	x0, x1, [sp, #192]
  4057f8:	ldp	x0, x1, [x19, #32]
  4057fc:	stp	x0, x1, [sp, #208]
  405800:	ldr	x0, [x19, #48]
  405804:	str	x0, [sp, #224]
  405808:	ldr	w0, [x19, #56]
  40580c:	str	w0, [sp, #232]
  405810:	add	x0, sp, #0xb0
  405814:	bl	402340 <cfmakeraw@plt>
  405818:	ldrb	w0, [x19, #312]
  40581c:	tbz	w0, #1, 405840 <ferror@plt+0x33d0>
  405820:	ldr	w0, [sp, #188]
  405824:	orr	w0, w0, #0x8
  405828:	str	w0, [sp, #188]
  40582c:	add	x2, sp, #0xb0
  405830:	mov	w1, #0x0                   	// #0
  405834:	mov	w0, #0x0                   	// #0
  405838:	bl	402320 <tcsetattr@plt>
  40583c:	b	4058f8 <ferror@plt+0x3488>
  405840:	ldr	w0, [sp, #188]
  405844:	and	w0, w0, #0xfffffff7
  405848:	b	405828 <ferror@plt+0x33b8>
  40584c:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405850:	ldr	w0, [x0, #848]
  405854:	tbnz	w0, #2, 405884 <ferror@plt+0x3414>
  405858:	mov	x4, #0x0                   	// #0
  40585c:	mov	x3, #0x0                   	// #0
  405860:	mov	x2, #0x0                   	// #0
  405864:	add	x1, x19, #0x40
  405868:	add	x0, x19, #0x3c
  40586c:	bl	402110 <openpty@plt>
  405870:	mov	w20, w0
  405874:	cbz	w0, 4058c8 <ferror@plt+0x3458>
  405878:	mov	x0, x19
  40587c:	bl	405610 <ferror@plt+0x31a0>
  405880:	b	40572c <ferror@plt+0x32bc>
  405884:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405888:	ldr	x20, [x0, #800]
  40588c:	bl	402040 <getpid@plt>
  405890:	adrp	x4, 409000 <ferror@plt+0x6b90>
  405894:	add	x4, x4, #0x5a0
  405898:	adrp	x3, 409000 <ferror@plt+0x6b90>
  40589c:	add	x3, x3, #0x4c8
  4058a0:	mov	w2, w0
  4058a4:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4058a8:	add	x1, x1, #0xfd8
  4058ac:	mov	x0, x20
  4058b0:	bl	402420 <fprintf@plt>
  4058b4:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4058b8:	add	x1, x1, #0x650
  4058bc:	mov	x0, x19
  4058c0:	bl	404a70 <ferror@plt+0x2600>
  4058c4:	b	405858 <ferror@plt+0x33e8>
  4058c8:	add	x1, sp, #0xb0
  4058cc:	ldr	w0, [x19, #64]
  4058d0:	bl	401ff0 <tcgetattr@plt>
  4058d4:	ldrb	w0, [x19, #312]
  4058d8:	tbz	w0, #1, 405928 <ferror@plt+0x34b8>
  4058dc:	ldr	w0, [sp, #188]
  4058e0:	orr	w0, w0, #0x8
  4058e4:	str	w0, [sp, #188]
  4058e8:	add	x2, sp, #0xb0
  4058ec:	mov	w1, #0x0                   	// #0
  4058f0:	ldr	w0, [x19, #64]
  4058f4:	bl	402320 <tcsetattr@plt>
  4058f8:	add	x0, sp, #0x30
  4058fc:	bl	401fc0 <sigfillset@plt>
  405900:	mov	x2, #0x0                   	// #0
  405904:	add	x1, sp, #0x30
  405908:	mov	w0, #0x0                   	// #0
  40590c:	bl	401f20 <sigprocmask@plt>
  405910:	mov	w20, w0
  405914:	cbz	w0, 405934 <ferror@plt+0x34c4>
  405918:	bl	4023e0 <__errno_location@plt>
  40591c:	ldr	w20, [x0]
  405920:	neg	w20, w20
  405924:	b	405728 <ferror@plt+0x32b8>
  405928:	ldr	w0, [sp, #188]
  40592c:	and	w0, w0, #0xfffffff7
  405930:	b	4058e4 <ferror@plt+0x3474>
  405934:	add	x0, sp, #0x30
  405938:	bl	4020a0 <sigemptyset@plt>
  40593c:	mov	w1, #0x11                  	// #17
  405940:	add	x0, sp, #0x30
  405944:	bl	402390 <sigaddset@plt>
  405948:	mov	w1, #0x1c                  	// #28
  40594c:	add	x0, sp, #0x30
  405950:	bl	402390 <sigaddset@plt>
  405954:	mov	w1, #0xe                   	// #14
  405958:	add	x0, sp, #0x30
  40595c:	bl	402390 <sigaddset@plt>
  405960:	mov	w1, #0xf                   	// #15
  405964:	add	x0, sp, #0x30
  405968:	bl	402390 <sigaddset@plt>
  40596c:	mov	w1, #0x2                   	// #2
  405970:	add	x0, sp, #0x30
  405974:	bl	402390 <sigaddset@plt>
  405978:	mov	w1, #0x3                   	// #3
  40597c:	add	x0, sp, #0x30
  405980:	bl	402390 <sigaddset@plt>
  405984:	ldr	x0, [x19, #272]
  405988:	cbz	x0, 405998 <ferror@plt+0x3528>
  40598c:	mov	w1, #0xa                   	// #10
  405990:	add	x0, sp, #0x30
  405994:	bl	402390 <sigaddset@plt>
  405998:	mov	w2, #0x80000               	// #524288
  40599c:	add	x1, sp, #0x30
  4059a0:	mov	w0, #0xffffffff            	// #-1
  4059a4:	bl	401ef0 <signalfd@plt>
  4059a8:	str	w0, [x19, #68]
  4059ac:	tbz	w0, #31, 40572c <ferror@plt+0x32bc>
  4059b0:	bl	4023e0 <__errno_location@plt>
  4059b4:	ldr	w20, [x0]
  4059b8:	neg	w20, w20
  4059bc:	b	405728 <ferror@plt+0x32b8>
  4059c0:	str	x21, [sp, #32]
  4059c4:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4059c8:	ldr	x21, [x0, #800]
  4059cc:	bl	402040 <getpid@plt>
  4059d0:	adrp	x4, 409000 <ferror@plt+0x6b90>
  4059d4:	add	x4, x4, #0x5a0
  4059d8:	adrp	x3, 409000 <ferror@plt+0x6b90>
  4059dc:	add	x3, x3, #0x4c8
  4059e0:	mov	w2, w0
  4059e4:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4059e8:	add	x1, x1, #0xfd8
  4059ec:	mov	x0, x21
  4059f0:	bl	402420 <fprintf@plt>
  4059f4:	mov	w4, w20
  4059f8:	ldr	w3, [x19, #64]
  4059fc:	ldr	w2, [x19, #60]
  405a00:	adrp	x1, 409000 <ferror@plt+0x6b90>
  405a04:	add	x1, x1, #0x668
  405a08:	mov	x0, x19
  405a0c:	bl	404a70 <ferror@plt+0x2600>
  405a10:	ldr	x21, [sp, #32]
  405a14:	b	405738 <ferror@plt+0x32c8>
  405a18:	stp	x29, x30, [sp, #-32]!
  405a1c:	mov	x29, sp
  405a20:	stp	x19, x20, [sp, #16]
  405a24:	mov	x19, x0
  405a28:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405a2c:	ldr	w0, [x0, #848]
  405a30:	tbnz	w0, #2, 405abc <ferror@plt+0x364c>
  405a34:	bl	402350 <setsid@plt>
  405a38:	mov	w2, #0x1                   	// #1
  405a3c:	mov	x1, #0x540e                	// #21518
  405a40:	ldr	w0, [x19, #64]
  405a44:	bl	402450 <ioctl@plt>
  405a48:	ldr	w0, [x19, #60]
  405a4c:	bl	402170 <close@plt>
  405a50:	mov	w1, #0x0                   	// #0
  405a54:	ldr	w0, [x19, #64]
  405a58:	bl	402370 <dup2@plt>
  405a5c:	mov	w1, #0x1                   	// #1
  405a60:	ldr	w0, [x19, #64]
  405a64:	bl	402370 <dup2@plt>
  405a68:	mov	w1, #0x2                   	// #2
  405a6c:	ldr	w0, [x19, #64]
  405a70:	bl	402370 <dup2@plt>
  405a74:	ldr	w0, [x19, #64]
  405a78:	bl	402170 <close@plt>
  405a7c:	ldr	w0, [x19, #68]
  405a80:	tbz	w0, #31, 405b00 <ferror@plt+0x3690>
  405a84:	mov	w0, #0xffffffff            	// #-1
  405a88:	str	w0, [x19, #64]
  405a8c:	str	w0, [x19, #60]
  405a90:	str	w0, [x19, #68]
  405a94:	mov	x2, #0x0                   	// #0
  405a98:	add	x1, x19, #0x58
  405a9c:	mov	w0, #0x2                   	// #2
  405aa0:	bl	401f20 <sigprocmask@plt>
  405aa4:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405aa8:	ldr	w0, [x0, #848]
  405aac:	tbnz	w0, #2, 405b08 <ferror@plt+0x3698>
  405ab0:	ldp	x19, x20, [sp, #16]
  405ab4:	ldp	x29, x30, [sp], #32
  405ab8:	ret
  405abc:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405ac0:	ldr	x20, [x0, #800]
  405ac4:	bl	402040 <getpid@plt>
  405ac8:	adrp	x4, 409000 <ferror@plt+0x6b90>
  405acc:	add	x4, x4, #0x5a0
  405ad0:	adrp	x3, 409000 <ferror@plt+0x6b90>
  405ad4:	add	x3, x3, #0x4c8
  405ad8:	mov	w2, w0
  405adc:	adrp	x1, 408000 <ferror@plt+0x5b90>
  405ae0:	add	x1, x1, #0xfd8
  405ae4:	mov	x0, x20
  405ae8:	bl	402420 <fprintf@plt>
  405aec:	adrp	x1, 409000 <ferror@plt+0x6b90>
  405af0:	add	x1, x1, #0x698
  405af4:	mov	x0, x19
  405af8:	bl	404a70 <ferror@plt+0x2600>
  405afc:	b	405a34 <ferror@plt+0x35c4>
  405b00:	bl	402170 <close@plt>
  405b04:	b	405a84 <ferror@plt+0x3614>
  405b08:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405b0c:	ldr	x20, [x0, #800]
  405b10:	bl	402040 <getpid@plt>
  405b14:	adrp	x4, 409000 <ferror@plt+0x6b90>
  405b18:	add	x4, x4, #0x5a0
  405b1c:	adrp	x3, 409000 <ferror@plt+0x6b90>
  405b20:	add	x3, x3, #0x4c8
  405b24:	mov	w2, w0
  405b28:	adrp	x1, 408000 <ferror@plt+0x5b90>
  405b2c:	add	x1, x1, #0xfd8
  405b30:	mov	x0, x20
  405b34:	bl	402420 <fprintf@plt>
  405b38:	adrp	x1, 409000 <ferror@plt+0x6b90>
  405b3c:	add	x1, x1, #0x6b0
  405b40:	mov	x0, x19
  405b44:	bl	404a70 <ferror@plt+0x2600>
  405b48:	b	405ab0 <ferror@plt+0x3640>
  405b4c:	stp	x29, x30, [sp, #-96]!
  405b50:	mov	x29, sp
  405b54:	stp	x19, x20, [sp, #16]
  405b58:	stp	x21, x22, [sp, #32]
  405b5c:	str	x23, [sp, #48]
  405b60:	mov	x21, x0
  405b64:	strh	wzr, [sp, #94]
  405b68:	ldr	w0, [x0, #64]
  405b6c:	str	w0, [sp, #88]
  405b70:	mov	w0, #0x1                   	// #1
  405b74:	strh	w0, [sp, #92]
  405b78:	mov	w0, #0x4                   	// #4
  405b7c:	strb	w0, [sp, #87]
  405b80:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405b84:	ldr	w0, [x0, #848]
  405b88:	tbnz	w0, #4, 405ba4 <ferror@plt+0x3734>
  405b8c:	mov	w19, #0x0                   	// #0
  405b90:	adrp	x20, 41c000 <ferror@plt+0x19b90>
  405b94:	add	x20, x20, #0x350
  405b98:	adrp	x22, 408000 <ferror@plt+0x5b90>
  405b9c:	add	x22, x22, #0xbc8
  405ba0:	b	405c44 <ferror@plt+0x37d4>
  405ba4:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405ba8:	ldr	x19, [x0, #800]
  405bac:	bl	402040 <getpid@plt>
  405bb0:	adrp	x4, 408000 <ferror@plt+0x5b90>
  405bb4:	add	x4, x4, #0xbc8
  405bb8:	adrp	x3, 409000 <ferror@plt+0x6b90>
  405bbc:	add	x3, x3, #0x4c8
  405bc0:	mov	w2, w0
  405bc4:	adrp	x1, 408000 <ferror@plt+0x5b90>
  405bc8:	add	x1, x1, #0xfd8
  405bcc:	mov	x0, x19
  405bd0:	bl	402420 <fprintf@plt>
  405bd4:	adrp	x1, 409000 <ferror@plt+0x6b90>
  405bd8:	add	x1, x1, #0x6d0
  405bdc:	mov	x0, x21
  405be0:	bl	404a70 <ferror@plt+0x2600>
  405be4:	b	405b8c <ferror@plt+0x371c>
  405be8:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405bec:	ldr	x23, [x0, #800]
  405bf0:	bl	402040 <getpid@plt>
  405bf4:	mov	x4, x22
  405bf8:	adrp	x3, 409000 <ferror@plt+0x6b90>
  405bfc:	add	x3, x3, #0x4c8
  405c00:	mov	w2, w0
  405c04:	adrp	x1, 408000 <ferror@plt+0x5b90>
  405c08:	add	x1, x1, #0xfd8
  405c0c:	mov	x0, x23
  405c10:	bl	402420 <fprintf@plt>
  405c14:	adrp	x1, 409000 <ferror@plt+0x6b90>
  405c18:	add	x1, x1, #0x6f0
  405c1c:	mov	x0, x21
  405c20:	bl	404a70 <ferror@plt+0x2600>
  405c24:	str	xzr, [sp, #64]
  405c28:	mov	x1, #0xb280                	// #45696
  405c2c:	movk	x1, #0xee6, lsl #16
  405c30:	str	x1, [sp, #72]
  405c34:	mov	x1, #0x0                   	// #0
  405c38:	add	x0, sp, #0x40
  405c3c:	bl	402290 <nanosleep@plt>
  405c40:	add	w19, w19, #0x1
  405c44:	mov	w2, #0xa                   	// #10
  405c48:	mov	x1, #0x1                   	// #1
  405c4c:	add	x0, sp, #0x58
  405c50:	bl	402070 <poll@plt>
  405c54:	cmp	w19, #0x7
  405c58:	ccmp	w0, #0x1, #0x0, ls  // ls = plast
  405c5c:	b.ne	405c6c <ferror@plt+0x37fc>  // b.any
  405c60:	ldr	w1, [x20]
  405c64:	tbz	w1, #4, 405c24 <ferror@plt+0x37b4>
  405c68:	b	405be8 <ferror@plt+0x3778>
  405c6c:	cmp	w19, #0x7
  405c70:	b.hi	405ce4 <ferror@plt+0x3874>  // b.pmore
  405c74:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405c78:	ldr	w0, [x0, #848]
  405c7c:	tbnz	w0, #4, 405ca4 <ferror@plt+0x3834>
  405c80:	mov	x2, #0x1                   	// #1
  405c84:	add	x1, sp, #0x57
  405c88:	mov	x0, x21
  405c8c:	bl	404d20 <ferror@plt+0x28b0>
  405c90:	ldp	x19, x20, [sp, #16]
  405c94:	ldp	x21, x22, [sp, #32]
  405c98:	ldr	x23, [sp, #48]
  405c9c:	ldp	x29, x30, [sp], #96
  405ca0:	ret
  405ca4:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405ca8:	ldr	x19, [x0, #800]
  405cac:	bl	402040 <getpid@plt>
  405cb0:	adrp	x4, 408000 <ferror@plt+0x5b90>
  405cb4:	add	x4, x4, #0xbc8
  405cb8:	adrp	x3, 409000 <ferror@plt+0x6b90>
  405cbc:	add	x3, x3, #0x4c8
  405cc0:	mov	w2, w0
  405cc4:	adrp	x1, 408000 <ferror@plt+0x5b90>
  405cc8:	add	x1, x1, #0xfd8
  405ccc:	mov	x0, x19
  405cd0:	bl	402420 <fprintf@plt>
  405cd4:	adrp	x1, 409000 <ferror@plt+0x6b90>
  405cd8:	add	x1, x1, #0x708
  405cdc:	mov	x0, x21
  405ce0:	bl	404a70 <ferror@plt+0x2600>
  405ce4:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405ce8:	ldr	w0, [x0, #848]
  405cec:	tbz	w0, #4, 405c80 <ferror@plt+0x3810>
  405cf0:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405cf4:	ldr	x19, [x0, #800]
  405cf8:	bl	402040 <getpid@plt>
  405cfc:	adrp	x4, 408000 <ferror@plt+0x5b90>
  405d00:	add	x4, x4, #0xbc8
  405d04:	adrp	x3, 409000 <ferror@plt+0x6b90>
  405d08:	add	x3, x3, #0x4c8
  405d0c:	mov	w2, w0
  405d10:	adrp	x1, 408000 <ferror@plt+0x5b90>
  405d14:	add	x1, x1, #0xfd8
  405d18:	mov	x0, x19
  405d1c:	bl	402420 <fprintf@plt>
  405d20:	adrp	x1, 409000 <ferror@plt+0x6b90>
  405d24:	add	x1, x1, #0x720
  405d28:	mov	x0, x21
  405d2c:	bl	404a70 <ferror@plt+0x2600>
  405d30:	b	405c80 <ferror@plt+0x3810>
  405d34:	stp	x29, x30, [sp, #-80]!
  405d38:	mov	x29, sp
  405d3c:	stp	x19, x20, [sp, #16]
  405d40:	mov	x20, x0
  405d44:	ldr	w0, [x0, #288]
  405d48:	cmn	w0, #0x1
  405d4c:	b.eq	405f18 <ferror@plt+0x3aa8>  // b.none
  405d50:	stp	x21, x22, [sp, #32]
  405d54:	stp	x23, x24, [sp, #48]
  405d58:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405d5c:	ldr	w0, [x0, #848]
  405d60:	tbnz	w0, #3, 405d84 <ferror@plt+0x3914>
  405d64:	mov	x0, x20
  405d68:	bl	4054b0 <ferror@plt+0x3040>
  405d6c:	cbnz	w0, 405dc8 <ferror@plt+0x3958>
  405d70:	adrp	x21, 41c000 <ferror@plt+0x19b90>
  405d74:	add	x21, x21, #0x350
  405d78:	adrp	x24, 409000 <ferror@plt+0x6b90>
  405d7c:	add	x23, x24, #0x738
  405d80:	b	405eb4 <ferror@plt+0x3a44>
  405d84:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405d88:	ldr	x19, [x0, #800]
  405d8c:	bl	402040 <getpid@plt>
  405d90:	adrp	x4, 409000 <ferror@plt+0x6b90>
  405d94:	add	x4, x4, #0x738
  405d98:	adrp	x3, 409000 <ferror@plt+0x6b90>
  405d9c:	add	x3, x3, #0x4c8
  405da0:	mov	w2, w0
  405da4:	adrp	x1, 408000 <ferror@plt+0x5b90>
  405da8:	add	x1, x1, #0xfd8
  405dac:	mov	x0, x19
  405db0:	bl	402420 <fprintf@plt>
  405db4:	ldr	w1, [x20, #288]
  405db8:	adrp	x0, 409000 <ferror@plt+0x6b90>
  405dbc:	add	x0, x0, #0x740
  405dc0:	bl	404c30 <ferror@plt+0x27c0>
  405dc4:	b	405d64 <ferror@plt+0x38f4>
  405dc8:	mov	w22, #0x1                   	// #1
  405dcc:	adrp	x21, 41c000 <ferror@plt+0x19b90>
  405dd0:	add	x21, x21, #0x350
  405dd4:	adrp	x23, 409000 <ferror@plt+0x6b90>
  405dd8:	add	x23, x23, #0x738
  405ddc:	b	405e2c <ferror@plt+0x39bc>
  405de0:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405de4:	ldr	x24, [x0, #800]
  405de8:	bl	402040 <getpid@plt>
  405dec:	mov	x4, x23
  405df0:	adrp	x3, 409000 <ferror@plt+0x6b90>
  405df4:	add	x3, x3, #0x4c8
  405df8:	mov	w2, w0
  405dfc:	adrp	x1, 408000 <ferror@plt+0x5b90>
  405e00:	add	x1, x1, #0xfd8
  405e04:	mov	x0, x24
  405e08:	bl	402420 <fprintf@plt>
  405e0c:	mov	w1, w19
  405e10:	adrp	x0, 409000 <ferror@plt+0x6b90>
  405e14:	add	x0, x0, #0x760
  405e18:	bl	404c30 <ferror@plt+0x27c0>
  405e1c:	b	405e48 <ferror@plt+0x39d8>
  405e20:	mov	w1, #0xffffffff            	// #-1
  405e24:	mov	x0, x20
  405e28:	bl	405408 <ferror@plt+0x2f98>
  405e2c:	mov	w2, w22
  405e30:	add	x1, sp, #0x4c
  405e34:	ldr	w0, [x20, #288]
  405e38:	bl	402410 <waitpid@plt>
  405e3c:	mov	w19, w0
  405e40:	ldr	w0, [x21]
  405e44:	tbnz	w0, #3, 405de0 <ferror@plt+0x3970>
  405e48:	cmn	w19, #0x1
  405e4c:	b.eq	405f10 <ferror@plt+0x3aa0>  // b.none
  405e50:	ldr	x3, [x20, #232]
  405e54:	cbz	x3, 405e20 <ferror@plt+0x39b0>
  405e58:	ldr	w2, [sp, #76]
  405e5c:	ldr	w1, [x20, #288]
  405e60:	ldr	x0, [x20, #280]
  405e64:	blr	x3
  405e68:	b	405e20 <ferror@plt+0x39b0>
  405e6c:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405e70:	ldr	x22, [x0, #800]
  405e74:	bl	402040 <getpid@plt>
  405e78:	mov	x4, x23
  405e7c:	adrp	x3, 409000 <ferror@plt+0x6b90>
  405e80:	add	x3, x3, #0x4c8
  405e84:	mov	w2, w0
  405e88:	adrp	x1, 408000 <ferror@plt+0x5b90>
  405e8c:	add	x1, x1, #0xfd8
  405e90:	mov	x0, x22
  405e94:	bl	402420 <fprintf@plt>
  405e98:	mov	w1, w19
  405e9c:	adrp	x0, 409000 <ferror@plt+0x6b90>
  405ea0:	add	x0, x0, #0x778
  405ea4:	bl	404c30 <ferror@plt+0x27c0>
  405ea8:	ldr	w0, [x20, #288]
  405eac:	cmp	w0, w19
  405eb0:	b.eq	405edc <ferror@plt+0x3a6c>  // b.none
  405eb4:	mov	x2, #0x0                   	// #0
  405eb8:	mov	w1, #0x0                   	// #0
  405ebc:	add	x0, sp, #0x4c
  405ec0:	bl	402030 <wait3@plt>
  405ec4:	mov	w19, w0
  405ec8:	cmp	w0, #0x0
  405ecc:	b.le	405f04 <ferror@plt+0x3a94>
  405ed0:	ldr	w0, [x21]
  405ed4:	tbz	w0, #3, 405ea8 <ferror@plt+0x3a38>
  405ed8:	b	405e6c <ferror@plt+0x39fc>
  405edc:	ldr	x3, [x20, #232]
  405ee0:	cbz	x3, 405ef4 <ferror@plt+0x3a84>
  405ee4:	ldr	w2, [sp, #76]
  405ee8:	mov	w1, w19
  405eec:	ldr	x0, [x20, #280]
  405ef0:	blr	x3
  405ef4:	mov	w1, #0xffffffff            	// #-1
  405ef8:	mov	x0, x20
  405efc:	bl	405408 <ferror@plt+0x2f98>
  405f00:	b	405d7c <ferror@plt+0x390c>
  405f04:	ldp	x21, x22, [sp, #32]
  405f08:	ldp	x23, x24, [sp, #48]
  405f0c:	b	405f18 <ferror@plt+0x3aa8>
  405f10:	ldp	x21, x22, [sp, #32]
  405f14:	ldp	x23, x24, [sp, #48]
  405f18:	ldp	x19, x20, [sp, #16]
  405f1c:	ldp	x29, x30, [sp], #80
  405f20:	ret
  405f24:	stp	x29, x30, [sp, #-288]!
  405f28:	mov	x29, sp
  405f2c:	stp	x19, x20, [sp, #16]
  405f30:	stp	x21, x22, [sp, #32]
  405f34:	stp	x25, x26, [sp, #64]
  405f38:	mov	x19, x0
  405f3c:	str	wzr, [sp, #284]
  405f40:	stp	xzr, xzr, [sp, #256]
  405f44:	str	xzr, [sp, #272]
  405f48:	mov	w0, #0xffffffff            	// #-1
  405f4c:	str	w0, [sp, #256]
  405f50:	mov	w0, #0x19                  	// #25
  405f54:	strh	w0, [sp, #260]
  405f58:	ldr	w1, [x19, #60]
  405f5c:	str	w1, [sp, #264]
  405f60:	strh	w0, [sp, #268]
  405f64:	strh	w0, [sp, #276]
  405f68:	ldr	w0, [x19, #68]
  405f6c:	tbnz	w0, #31, 405fd0 <ferror@plt+0x3b60>
  405f70:	str	w0, [sp, #256]
  405f74:	mov	w0, #0xffffffff            	// #-1
  405f78:	str	w0, [x19, #72]
  405f7c:	ldr	w25, [x19, #216]
  405f80:	cbnz	w25, 406874 <ferror@plt+0x4404>
  405f84:	stp	x23, x24, [sp, #48]
  405f88:	stp	x27, x28, [sp, #80]
  405f8c:	mov	w20, w25
  405f90:	adrp	x21, 41c000 <ferror@plt+0x19b90>
  405f94:	add	x21, x21, #0x350
  405f98:	mov	x27, #0xf7cf                	// #63439
  405f9c:	movk	x27, #0xe353, lsl #16
  405fa0:	movk	x27, #0x9ba5, lsl #32
  405fa4:	movk	x27, #0x20c4, lsl #48
  405fa8:	mov	x28, #0x4240                	// #16960
  405fac:	movk	x28, #0xf, lsl #16
  405fb0:	ldr	w0, [x21]
  405fb4:	tbnz	w0, #4, 405ffc <ferror@plt+0x3b8c>
  405fb8:	ldr	x0, [x19, #296]
  405fbc:	cbnz	x0, 406094 <ferror@plt+0x3c24>
  405fc0:	ldr	x0, [x19, #304]
  405fc4:	cbnz	x0, 406094 <ferror@plt+0x3c24>
  405fc8:	ldr	w24, [x19, #72]
  405fcc:	b	4060fc <ferror@plt+0x3c8c>
  405fd0:	stp	x23, x24, [sp, #48]
  405fd4:	stp	x27, x28, [sp, #80]
  405fd8:	adrp	x3, 409000 <ferror@plt+0x6b90>
  405fdc:	add	x3, x3, #0x970
  405fe0:	add	x3, x3, #0x100
  405fe4:	mov	w2, #0x209                 	// #521
  405fe8:	adrp	x1, 409000 <ferror@plt+0x6b90>
  405fec:	add	x1, x1, #0x5b8
  405ff0:	adrp	x0, 409000 <ferror@plt+0x6b90>
  405ff4:	add	x0, x0, #0x7d0
  405ff8:	bl	4023d0 <__assert_fail@plt>
  405ffc:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  406000:	ldr	x22, [x0, #800]
  406004:	bl	402040 <getpid@plt>
  406008:	adrp	x4, 408000 <ferror@plt+0x5b90>
  40600c:	add	x4, x4, #0xbc8
  406010:	adrp	x3, 409000 <ferror@plt+0x6b90>
  406014:	add	x3, x3, #0x4c8
  406018:	mov	w2, w0
  40601c:	adrp	x1, 408000 <ferror@plt+0x5b90>
  406020:	add	x1, x1, #0xfd8
  406024:	mov	x0, x22
  406028:	bl	402420 <fprintf@plt>
  40602c:	adrp	x1, 409000 <ferror@plt+0x6b90>
  406030:	add	x1, x1, #0x7e0
  406034:	mov	x0, x19
  406038:	bl	404a70 <ferror@plt+0x2600>
  40603c:	ldr	x0, [x19, #296]
  406040:	cbnz	x0, 40604c <ferror@plt+0x3bdc>
  406044:	ldr	x0, [x19, #304]
  406048:	cbz	x0, 405fc8 <ferror@plt+0x3b58>
  40604c:	ldr	w0, [x21]
  406050:	tbz	w0, #4, 406094 <ferror@plt+0x3c24>
  406054:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  406058:	ldr	x22, [x0, #800]
  40605c:	bl	402040 <getpid@plt>
  406060:	adrp	x4, 408000 <ferror@plt+0x5b90>
  406064:	add	x4, x4, #0xbc8
  406068:	adrp	x3, 409000 <ferror@plt+0x6b90>
  40606c:	add	x3, x3, #0x4c8
  406070:	mov	w2, w0
  406074:	adrp	x1, 408000 <ferror@plt+0x5b90>
  406078:	add	x1, x1, #0xfd8
  40607c:	mov	x0, x22
  406080:	bl	402420 <fprintf@plt>
  406084:	adrp	x1, 409000 <ferror@plt+0x6b90>
  406088:	add	x1, x1, #0x7f0
  40608c:	mov	x0, x19
  406090:	bl	404a70 <ferror@plt+0x2600>
  406094:	add	x0, sp, #0x80
  406098:	bl	406998 <ferror@plt+0x4528>
  40609c:	ldr	x1, [sp, #128]
  4060a0:	ldr	x0, [x19, #296]
  4060a4:	cmp	x1, x0
  4060a8:	cset	w2, gt
  4060ac:	b.eq	40616c <ferror@plt+0x3cfc>  // b.none
  4060b0:	cbnz	w2, 406180 <ferror@plt+0x3d10>
  4060b4:	ldr	x0, [x19, #296]
  4060b8:	cbnz	x0, 4060c4 <ferror@plt+0x3c54>
  4060bc:	ldr	x0, [x19, #304]
  4060c0:	cbz	x0, 405fc8 <ferror@plt+0x3b58>
  4060c4:	add	x0, sp, #0x80
  4060c8:	bl	406998 <ferror@plt+0x4528>
  4060cc:	ldr	x24, [x19, #296]
  4060d0:	ldr	x1, [sp, #128]
  4060d4:	sub	x1, x24, x1
  4060d8:	ldr	x0, [x19, #304]
  4060dc:	ldr	x24, [sp, #136]
  4060e0:	subs	x0, x0, x24
  4060e4:	b.mi	40619c <ferror@plt+0x3d2c>  // b.first
  4060e8:	smulh	x24, x0, x27
  4060ec:	asr	x24, x24, #7
  4060f0:	sub	x0, x24, x0, asr #63
  4060f4:	mov	w24, #0x3e8                 	// #1000
  4060f8:	madd	w24, w24, w1, w0
  4060fc:	ldr	w0, [x21]
  406100:	tbnz	w0, #4, 4061a8 <ferror@plt+0x3d38>
  406104:	mov	w2, w24
  406108:	mov	x1, #0x3                   	// #3
  40610c:	add	x0, sp, #0x100
  406110:	bl	402070 <poll@plt>
  406114:	mov	w22, w0
  406118:	bl	4023e0 <__errno_location@plt>
  40611c:	mov	x23, x0
  406120:	ldr	w26, [x0]
  406124:	ldr	w0, [x21]
  406128:	tbnz	w0, #4, 4061f0 <ferror@plt+0x3d80>
  40612c:	tbnz	w22, #31, 40623c <ferror@plt+0x3dcc>
  406130:	cbnz	w22, 406280 <ferror@plt+0x3e10>
  406134:	ldr	x0, [x19, #296]
  406138:	cbnz	x0, 406144 <ferror@plt+0x3cd4>
  40613c:	ldr	x0, [x19, #304]
  406140:	cbz	x0, 406298 <ferror@plt+0x3e28>
  406144:	mov	x0, x19
  406148:	bl	404b44 <ferror@plt+0x26d4>
  40614c:	mov	w20, w0
  406150:	cbz	w0, 406858 <ferror@plt+0x43e8>
  406154:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  406158:	ldr	w0, [x0, #848]
  40615c:	tbnz	w0, #4, 4062a0 <ferror@plt+0x3e30>
  406160:	ldp	x23, x24, [sp, #48]
  406164:	ldp	x27, x28, [sp, #80]
  406168:	b	406254 <ferror@plt+0x3de4>
  40616c:	ldr	x0, [x19, #304]
  406170:	ldr	x1, [sp, #136]
  406174:	cmp	x1, x0
  406178:	cset	w2, gt
  40617c:	b	4060b0 <ferror@plt+0x3c40>
  406180:	mov	x0, x19
  406184:	bl	404b44 <ferror@plt+0x26d4>
  406188:	mov	w20, w0
  40618c:	cbz	w0, 4060b4 <ferror@plt+0x3c44>
  406190:	ldp	x23, x24, [sp, #48]
  406194:	ldp	x27, x28, [sp, #80]
  406198:	b	406254 <ferror@plt+0x3de4>
  40619c:	sub	x1, x1, #0x1
  4061a0:	add	x0, x0, x28
  4061a4:	b	4060e8 <ferror@plt+0x3c78>
  4061a8:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4061ac:	ldr	x22, [x0, #800]
  4061b0:	bl	402040 <getpid@plt>
  4061b4:	adrp	x4, 408000 <ferror@plt+0x5b90>
  4061b8:	add	x4, x4, #0xbc8
  4061bc:	adrp	x3, 409000 <ferror@plt+0x6b90>
  4061c0:	add	x3, x3, #0x4c8
  4061c4:	mov	w2, w0
  4061c8:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4061cc:	add	x1, x1, #0xfd8
  4061d0:	mov	x0, x22
  4061d4:	bl	402420 <fprintf@plt>
  4061d8:	mov	w2, w24
  4061dc:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4061e0:	add	x1, x1, #0x808
  4061e4:	mov	x0, x19
  4061e8:	bl	404a70 <ferror@plt+0x2600>
  4061ec:	b	406104 <ferror@plt+0x3c94>
  4061f0:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4061f4:	ldr	x0, [x0, #800]
  4061f8:	str	x0, [sp, #104]
  4061fc:	bl	402040 <getpid@plt>
  406200:	adrp	x4, 408000 <ferror@plt+0x5b90>
  406204:	add	x4, x4, #0xbc8
  406208:	adrp	x3, 409000 <ferror@plt+0x6b90>
  40620c:	add	x3, x3, #0x4c8
  406210:	mov	w2, w0
  406214:	adrp	x1, 408000 <ferror@plt+0x5b90>
  406218:	add	x1, x1, #0xfd8
  40621c:	ldr	x0, [sp, #104]
  406220:	bl	402420 <fprintf@plt>
  406224:	mov	w2, w22
  406228:	adrp	x1, 409000 <ferror@plt+0x6b90>
  40622c:	add	x1, x1, #0x828
  406230:	mov	x0, x19
  406234:	bl	404a70 <ferror@plt+0x2600>
  406238:	b	40612c <ferror@plt+0x3cbc>
  40623c:	cmp	w26, #0xb
  406240:	b.eq	406858 <ferror@plt+0x43e8>  // b.none
  406244:	ldr	w0, [x23]
  406248:	neg	w20, w0
  40624c:	ldp	x23, x24, [sp, #48]
  406250:	ldp	x27, x28, [sp, #80]
  406254:	mov	x0, x19
  406258:	bl	404cd8 <ferror@plt+0x2868>
  40625c:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  406260:	ldr	w0, [x0, #848]
  406264:	tbnz	w0, #4, 40687c <ferror@plt+0x440c>
  406268:	mov	w0, w20
  40626c:	ldp	x19, x20, [sp, #16]
  406270:	ldp	x21, x22, [sp, #32]
  406274:	ldp	x25, x26, [sp, #64]
  406278:	ldp	x29, x30, [sp], #288
  40627c:	ret
  406280:	add	x24, sp, #0x100
  406284:	mov	x22, #0x1                   	// #1
  406288:	adrp	x0, 409000 <ferror@plt+0x6b90>
  40628c:	add	x0, x0, #0x738
  406290:	str	x0, [sp, #112]
  406294:	b	4067dc <ferror@plt+0x436c>
  406298:	mov	w20, w22
  40629c:	b	406154 <ferror@plt+0x3ce4>
  4062a0:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4062a4:	ldr	x21, [x0, #800]
  4062a8:	bl	402040 <getpid@plt>
  4062ac:	adrp	x4, 408000 <ferror@plt+0x5b90>
  4062b0:	add	x4, x4, #0xbc8
  4062b4:	adrp	x3, 409000 <ferror@plt+0x6b90>
  4062b8:	add	x3, x3, #0x4c8
  4062bc:	mov	w2, w0
  4062c0:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4062c4:	add	x1, x1, #0xfd8
  4062c8:	mov	x0, x21
  4062cc:	bl	402420 <fprintf@plt>
  4062d0:	mov	w3, w20
  4062d4:	mov	w2, w24
  4062d8:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4062dc:	add	x1, x1, #0x838
  4062e0:	mov	x0, x19
  4062e4:	bl	404a70 <ferror@plt+0x2600>
  4062e8:	ldp	x23, x24, [sp, #48]
  4062ec:	ldp	x27, x28, [sp, #80]
  4062f0:	b	406254 <ferror@plt+0x3de4>
  4062f4:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4062f8:	ldr	x20, [x0, #800]
  4062fc:	bl	402040 <getpid@plt>
  406300:	adrp	x4, 408000 <ferror@plt+0x5b90>
  406304:	add	x4, x4, #0xbc8
  406308:	adrp	x3, 409000 <ferror@plt+0x6b90>
  40630c:	add	x3, x3, #0x4c8
  406310:	mov	w2, w0
  406314:	adrp	x1, 408000 <ferror@plt+0x5b90>
  406318:	add	x1, x1, #0xfd8
  40631c:	mov	x0, x20
  406320:	bl	402420 <fprintf@plt>
  406324:	cmp	x26, #0x2
  406328:	b.eq	4063bc <ferror@plt+0x3f4c>  // b.none
  40632c:	cmp	x26, #0x1
  406330:	b.eq	4063c8 <ferror@plt+0x3f58>  // b.none
  406334:	adrp	x2, 409000 <ferror@plt+0x6b90>
  406338:	add	x0, x2, #0x7a0
  40633c:	adrp	x2, 409000 <ferror@plt+0x6b90>
  406340:	add	x2, x2, #0x790
  406344:	cmp	x26, #0x0
  406348:	csel	x2, x2, x0, eq  // eq = none
  40634c:	ldr	x3, [sp, #104]
  406350:	ldrh	w0, [x3, #6]
  406354:	adrp	x4, 409000 <ferror@plt+0x6b90>
  406358:	add	x1, x4, #0x60
  40635c:	adrp	x4, 409000 <ferror@plt+0x6b90>
  406360:	add	x4, x4, #0x7a8
  406364:	tst	x0, #0x1
  406368:	csel	x4, x4, x1, ne  // ne = any
  40636c:	adrp	x5, 409000 <ferror@plt+0x6b90>
  406370:	add	x5, x5, #0x7b0
  406374:	tst	x0, #0x10
  406378:	csel	x5, x5, x1, ne  // ne = any
  40637c:	adrp	x6, 409000 <ferror@plt+0x6b90>
  406380:	add	x6, x6, #0x7b8
  406384:	tst	x0, #0x8
  406388:	csel	x6, x6, x1, ne  // ne = any
  40638c:	adrp	x1, 409000 <ferror@plt+0x6b90>
  406390:	add	x1, x1, #0x60
  406394:	adrp	x7, 409000 <ferror@plt+0x6b90>
  406398:	add	x7, x7, #0x7c0
  40639c:	tst	x0, #0x20
  4063a0:	csel	x7, x7, x1, ne  // ne = any
  4063a4:	ldr	w3, [x3]
  4063a8:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4063ac:	add	x1, x1, #0x860
  4063b0:	mov	x0, x19
  4063b4:	bl	404a70 <ferror@plt+0x2600>
  4063b8:	b	4067f4 <ferror@plt+0x4384>
  4063bc:	adrp	x2, 409000 <ferror@plt+0x6b90>
  4063c0:	add	x2, x2, #0x798
  4063c4:	b	40634c <ferror@plt+0x3edc>
  4063c8:	adrp	x2, 409000 <ferror@plt+0x6b90>
  4063cc:	add	x2, x2, #0x730
  4063d0:	b	40634c <ferror@plt+0x3edc>
  4063d4:	add	x2, sp, #0x11c
  4063d8:	ldr	x0, [sp, #104]
  4063dc:	ldr	w1, [x0]
  4063e0:	mov	x0, x19
  4063e4:	bl	404e10 <ferror@plt+0x29a0>
  4063e8:	mov	w20, w0
  4063ec:	b	406814 <ferror@plt+0x43a4>
  4063f0:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4063f4:	ldr	x0, [x0, #800]
  4063f8:	str	x0, [sp, #120]
  4063fc:	bl	402040 <getpid@plt>
  406400:	adrp	x4, 408000 <ferror@plt+0x5b90>
  406404:	add	x4, x4, #0xbc8
  406408:	adrp	x3, 409000 <ferror@plt+0x6b90>
  40640c:	add	x3, x3, #0x4c8
  406410:	mov	w2, w0
  406414:	adrp	x1, 408000 <ferror@plt+0x5b90>
  406418:	add	x1, x1, #0xfd8
  40641c:	ldr	x0, [sp, #120]
  406420:	bl	402420 <fprintf@plt>
  406424:	adrp	x1, 409000 <ferror@plt+0x6b90>
  406428:	add	x1, x1, #0x888
  40642c:	mov	x0, x19
  406430:	bl	404a70 <ferror@plt+0x2600>
  406434:	b	406834 <ferror@plt+0x43c4>
  406438:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  40643c:	ldr	x22, [x0, #800]
  406440:	bl	402040 <getpid@plt>
  406444:	adrp	x4, 408000 <ferror@plt+0x5b90>
  406448:	add	x4, x4, #0xbc8
  40644c:	adrp	x3, 409000 <ferror@plt+0x6b90>
  406450:	add	x3, x3, #0x4c8
  406454:	mov	w2, w0
  406458:	adrp	x1, 408000 <ferror@plt+0x5b90>
  40645c:	add	x1, x1, #0xfd8
  406460:	mov	x0, x22
  406464:	bl	402420 <fprintf@plt>
  406468:	adrp	x1, 409000 <ferror@plt+0x6b90>
  40646c:	add	x1, x1, #0x898
  406470:	mov	x0, x19
  406474:	bl	404a70 <ferror@plt+0x2600>
  406478:	b	406858 <ferror@plt+0x43e8>
  40647c:	ldr	w20, [sp, #256]
  406480:	ldr	w0, [x21]
  406484:	tbnz	w0, #3, 4064c4 <ferror@plt+0x4054>
  406488:	mov	x2, #0x80                  	// #128
  40648c:	add	x1, sp, x2
  406490:	mov	w0, w20
  406494:	bl	402310 <read@plt>
  406498:	cmp	x0, #0x80
  40649c:	b.eq	406508 <ferror@plt+0x4098>  // b.none
  4064a0:	tbz	x0, #63, 4064b4 <ferror@plt+0x4044>
  4064a4:	ldr	w0, [x23]
  4064a8:	cmp	w0, #0xb
  4064ac:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  4064b0:	b.eq	4067d4 <ferror@plt+0x4364>  // b.none
  4064b4:	ldr	w0, [x23]
  4064b8:	neg	w20, w0
  4064bc:	cbz	w20, 4067d4 <ferror@plt+0x4364>
  4064c0:	b	406858 <ferror@plt+0x43e8>
  4064c4:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4064c8:	ldr	x26, [x0, #800]
  4064cc:	bl	402040 <getpid@plt>
  4064d0:	ldr	x4, [sp, #112]
  4064d4:	adrp	x3, 409000 <ferror@plt+0x6b90>
  4064d8:	add	x3, x3, #0x4c8
  4064dc:	mov	w2, w0
  4064e0:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4064e4:	add	x1, x1, #0xfd8
  4064e8:	mov	x0, x26
  4064ec:	bl	402420 <fprintf@plt>
  4064f0:	mov	w2, w20
  4064f4:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4064f8:	add	x1, x1, #0x8a8
  4064fc:	mov	x0, x19
  406500:	bl	404a70 <ferror@plt+0x2600>
  406504:	b	406488 <ferror@plt+0x4018>
  406508:	ldr	w0, [sp, #128]
  40650c:	cmp	w0, #0x11
  406510:	b.eq	4065d4 <ferror@plt+0x4164>  // b.none
  406514:	b.hi	406578 <ferror@plt+0x4108>  // b.pmore
  406518:	cmp	w0, #0xa
  40651c:	b.eq	406768 <ferror@plt+0x42f8>  // b.none
  406520:	b.ls	406530 <ferror@plt+0x40c0>  // b.plast
  406524:	cmp	w0, #0xf
  406528:	b.eq	40653c <ferror@plt+0x40cc>  // b.none
  40652c:	bl	4021c0 <abort@plt>
  406530:	sub	w0, w0, #0x2
  406534:	cmp	w0, #0x1
  406538:	b.hi	40652c <ferror@plt+0x40bc>  // b.pmore
  40653c:	ldr	w0, [x21]
  406540:	tbnz	w0, #3, 40671c <ferror@plt+0x42ac>
  406544:	ldr	w0, [sp, #128]
  406548:	str	w0, [x19, #216]
  40654c:	ldr	w0, [x19, #288]
  406550:	cmp	w0, #0x0
  406554:	b.gt	40675c <ferror@plt+0x42ec>
  406558:	ldr	x3, [x19, #264]
  40655c:	cbz	x3, 4067d4 <ferror@plt+0x4364>
  406560:	add	x2, x19, #0x4c
  406564:	add	x1, sp, #0x80
  406568:	ldr	x0, [x19, #280]
  40656c:	blr	x3
  406570:	mov	w20, w0
  406574:	b	4064bc <ferror@plt+0x404c>
  406578:	cmp	w0, #0x1c
  40657c:	b.ne	40652c <ferror@plt+0x40bc>  // b.any
  406580:	ldr	w0, [x21]
  406584:	tbnz	w0, #3, 4066dc <ferror@plt+0x426c>
  406588:	ldrb	w0, [x19, #312]
  40658c:	tbz	w0, #0, 4067d4 <ferror@plt+0x4364>
  406590:	add	x20, x19, #0x4c
  406594:	mov	x2, x20
  406598:	mov	x1, #0x5413                	// #21523
  40659c:	mov	w0, #0x0                   	// #0
  4065a0:	bl	402450 <ioctl@plt>
  4065a4:	mov	x2, x20
  4065a8:	mov	x1, #0x5414                	// #21524
  4065ac:	ldr	w0, [x19, #64]
  4065b0:	bl	402450 <ioctl@plt>
  4065b4:	ldr	x3, [x19, #264]
  4065b8:	cbz	x3, 4067d4 <ferror@plt+0x4364>
  4065bc:	mov	x2, x20
  4065c0:	add	x1, sp, #0x80
  4065c4:	ldr	x0, [x19, #280]
  4065c8:	blr	x3
  4065cc:	mov	w20, w0
  4065d0:	b	4064bc <ferror@plt+0x404c>
  4065d4:	ldr	w0, [x21]
  4065d8:	tbnz	w0, #3, 406628 <ferror@plt+0x41b8>
  4065dc:	ldr	w0, [sp, #136]
  4065e0:	sub	w0, w0, #0x1
  4065e4:	cmp	w0, #0x2
  4065e8:	b.hi	406674 <ferror@plt+0x4204>  // b.pmore
  4065ec:	ldr	x2, [x19, #224]
  4065f0:	cbz	x2, 406668 <ferror@plt+0x41f8>
  4065f4:	ldr	w1, [x19, #288]
  4065f8:	ldr	x0, [x19, #280]
  4065fc:	blr	x2
  406600:	ldr	w0, [x19, #288]
  406604:	cmp	w0, #0x0
  406608:	b.gt	4067d4 <ferror@plt+0x4364>
  40660c:	ldr	w0, [x21]
  406610:	tbnz	w0, #3, 40669c <ferror@plt+0x422c>
  406614:	mov	w0, #0xa                   	// #10
  406618:	str	w0, [x19, #72]
  40661c:	str	xzr, [x19, #304]
  406620:	str	xzr, [x19, #296]
  406624:	b	4067d4 <ferror@plt+0x4364>
  406628:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  40662c:	ldr	x20, [x0, #800]
  406630:	bl	402040 <getpid@plt>
  406634:	ldr	x4, [sp, #112]
  406638:	adrp	x3, 409000 <ferror@plt+0x6b90>
  40663c:	add	x3, x3, #0x4c8
  406640:	mov	w2, w0
  406644:	adrp	x1, 408000 <ferror@plt+0x5b90>
  406648:	add	x1, x1, #0xfd8
  40664c:	mov	x0, x20
  406650:	bl	402420 <fprintf@plt>
  406654:	adrp	x1, 409000 <ferror@plt+0x6b90>
  406658:	add	x1, x1, #0x8c0
  40665c:	mov	x0, x19
  406660:	bl	404a70 <ferror@plt+0x2600>
  406664:	b	4065dc <ferror@plt+0x416c>
  406668:	mov	x0, x19
  40666c:	bl	405d34 <ferror@plt+0x38c4>
  406670:	b	406600 <ferror@plt+0x4190>
  406674:	ldr	w0, [sp, #168]
  406678:	cmp	w0, #0x13
  40667c:	b.ne	406600 <ferror@plt+0x4190>  // b.any
  406680:	ldr	w1, [x19, #288]
  406684:	cmp	w1, #0x0
  406688:	b.le	40660c <ferror@plt+0x419c>
  40668c:	ldr	x2, [x19, #240]
  406690:	ldr	x0, [x19, #280]
  406694:	blr	x2
  406698:	b	406600 <ferror@plt+0x4190>
  40669c:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4066a0:	ldr	x20, [x0, #800]
  4066a4:	bl	402040 <getpid@plt>
  4066a8:	ldr	x4, [sp, #112]
  4066ac:	adrp	x3, 409000 <ferror@plt+0x6b90>
  4066b0:	add	x3, x3, #0x4c8
  4066b4:	mov	w2, w0
  4066b8:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4066bc:	add	x1, x1, #0xfd8
  4066c0:	mov	x0, x20
  4066c4:	bl	402420 <fprintf@plt>
  4066c8:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4066cc:	add	x1, x1, #0x8d8
  4066d0:	mov	x0, x19
  4066d4:	bl	404a70 <ferror@plt+0x2600>
  4066d8:	b	406614 <ferror@plt+0x41a4>
  4066dc:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4066e0:	ldr	x20, [x0, #800]
  4066e4:	bl	402040 <getpid@plt>
  4066e8:	ldr	x4, [sp, #112]
  4066ec:	adrp	x3, 409000 <ferror@plt+0x6b90>
  4066f0:	add	x3, x3, #0x4c8
  4066f4:	mov	w2, w0
  4066f8:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4066fc:	add	x1, x1, #0xfd8
  406700:	mov	x0, x20
  406704:	bl	402420 <fprintf@plt>
  406708:	adrp	x1, 409000 <ferror@plt+0x6b90>
  40670c:	add	x1, x1, #0x900
  406710:	mov	x0, x19
  406714:	bl	404a70 <ferror@plt+0x2600>
  406718:	b	406588 <ferror@plt+0x4118>
  40671c:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  406720:	ldr	x20, [x0, #800]
  406724:	bl	402040 <getpid@plt>
  406728:	ldr	x4, [sp, #112]
  40672c:	adrp	x3, 409000 <ferror@plt+0x6b90>
  406730:	add	x3, x3, #0x4c8
  406734:	mov	w2, w0
  406738:	adrp	x1, 408000 <ferror@plt+0x5b90>
  40673c:	add	x1, x1, #0xfd8
  406740:	mov	x0, x20
  406744:	bl	402420 <fprintf@plt>
  406748:	adrp	x1, 409000 <ferror@plt+0x6b90>
  40674c:	add	x1, x1, #0x918
  406750:	mov	x0, x19
  406754:	bl	404a70 <ferror@plt+0x2600>
  406758:	b	406544 <ferror@plt+0x40d4>
  40675c:	mov	w1, #0xf                   	// #15
  406760:	bl	401fa0 <kill@plt>
  406764:	b	406558 <ferror@plt+0x40e8>
  406768:	ldr	w0, [x21]
  40676c:	tbnz	w0, #3, 406788 <ferror@plt+0x4318>
  406770:	ldr	x1, [x19, #272]
  406774:	cbz	x1, 4067d4 <ferror@plt+0x4364>
  406778:	ldr	x0, [x19, #280]
  40677c:	blr	x1
  406780:	mov	w20, w0
  406784:	b	4064bc <ferror@plt+0x404c>
  406788:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  40678c:	ldr	x20, [x0, #800]
  406790:	bl	402040 <getpid@plt>
  406794:	ldr	x4, [sp, #112]
  406798:	adrp	x3, 409000 <ferror@plt+0x6b90>
  40679c:	add	x3, x3, #0x4c8
  4067a0:	mov	w2, w0
  4067a4:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4067a8:	add	x1, x1, #0xfd8
  4067ac:	mov	x0, x20
  4067b0:	bl	402420 <fprintf@plt>
  4067b4:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4067b8:	add	x1, x1, #0x938
  4067bc:	mov	x0, x19
  4067c0:	bl	404a70 <ferror@plt+0x2600>
  4067c4:	b	406770 <ferror@plt+0x4300>
  4067c8:	mov	w20, w25
  4067cc:	cmp	x22, #0x2
  4067d0:	b.hi	406858 <ferror@plt+0x43e8>  // b.pmore
  4067d4:	add	x24, x24, #0x8
  4067d8:	add	x22, x22, #0x1
  4067dc:	sub	x26, x22, #0x1
  4067e0:	str	x24, [sp, #104]
  4067e4:	ldrsh	w0, [x24, #6]
  4067e8:	cbz	w0, 4067c8 <ferror@plt+0x4358>
  4067ec:	ldr	w0, [x21]
  4067f0:	tbnz	w0, #4, 4062f4 <ferror@plt+0x3e84>
  4067f4:	cbz	x26, 40647c <ferror@plt+0x400c>
  4067f8:	sub	x0, x22, #0x2
  4067fc:	cmp	x0, #0x1
  406800:	b.hi	40686c <ferror@plt+0x43fc>  // b.pmore
  406804:	ldr	x0, [sp, #104]
  406808:	ldrh	w0, [x0, #6]
  40680c:	mov	w20, w25
  406810:	tbnz	w0, #0, 4063d4 <ferror@plt+0x3f64>
  406814:	ldr	x0, [sp, #104]
  406818:	ldrh	w0, [x0, #6]
  40681c:	tst	w0, #0x30
  406820:	b.ne	40682c <ferror@plt+0x43bc>  // b.any
  406824:	ldr	w0, [sp, #284]
  406828:	cbz	w0, 4067cc <ferror@plt+0x435c>
  40682c:	ldr	w0, [x21]
  406830:	tbnz	w0, #4, 4063f0 <ferror@plt+0x3f80>
  406834:	mov	w0, #0xffffffff            	// #-1
  406838:	ldr	x1, [sp, #104]
  40683c:	str	w0, [x1]
  406840:	cmp	x26, #0x2
  406844:	b.ne	4067cc <ferror@plt+0x435c>  // b.any
  406848:	mov	x0, x19
  40684c:	bl	405b4c <ferror@plt+0x36dc>
  406850:	ldr	w0, [x21]
  406854:	tbnz	w0, #4, 406438 <ferror@plt+0x3fc8>
  406858:	ldr	w0, [x19, #216]
  40685c:	cbz	w0, 405fb0 <ferror@plt+0x3b40>
  406860:	ldp	x23, x24, [sp, #48]
  406864:	ldp	x27, x28, [sp, #80]
  406868:	b	406254 <ferror@plt+0x3de4>
  40686c:	mov	w20, w25
  406870:	b	4067cc <ferror@plt+0x435c>
  406874:	mov	w20, #0x0                   	// #0
  406878:	b	406254 <ferror@plt+0x3de4>
  40687c:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  406880:	ldr	x21, [x0, #800]
  406884:	bl	402040 <getpid@plt>
  406888:	adrp	x4, 408000 <ferror@plt+0x5b90>
  40688c:	add	x4, x4, #0xbc8
  406890:	adrp	x3, 409000 <ferror@plt+0x6b90>
  406894:	add	x3, x3, #0x4c8
  406898:	mov	w2, w0
  40689c:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4068a0:	add	x1, x1, #0xfd8
  4068a4:	mov	x0, x21
  4068a8:	bl	402420 <fprintf@plt>
  4068ac:	mov	w2, w20
  4068b0:	ldr	w1, [x19, #216]
  4068b4:	adrp	x0, 409000 <ferror@plt+0x6b90>
  4068b8:	add	x0, x0, #0x950
  4068bc:	bl	404c30 <ferror@plt+0x27c0>
  4068c0:	b	406268 <ferror@plt+0x3df8>
  4068c4:	stp	x29, x30, [sp, #-176]!
  4068c8:	mov	x29, sp
  4068cc:	str	x19, [sp, #16]
  4068d0:	mov	x19, x0
  4068d4:	mov	x1, #0x0                   	// #0
  4068d8:	add	x0, sp, #0x90
  4068dc:	bl	4020f0 <gettimeofday@plt>
  4068e0:	cbz	w0, 4068fc <ferror@plt+0x448c>
  4068e4:	bl	4023e0 <__errno_location@plt>
  4068e8:	ldr	w0, [x0]
  4068ec:	neg	w0, w0
  4068f0:	ldr	x19, [sp, #16]
  4068f4:	ldp	x29, x30, [sp], #176
  4068f8:	ret
  4068fc:	add	x1, sp, #0xa0
  406900:	mov	w0, #0x7                   	// #7
  406904:	bl	401f90 <clock_gettime@plt>
  406908:	cbnz	w0, 406964 <ferror@plt+0x44f4>
  40690c:	ldr	x2, [sp, #168]
  406910:	mov	x1, #0xf7cf                	// #63439
  406914:	movk	x1, #0xe353, lsl #16
  406918:	movk	x1, #0x9ba5, lsl #32
  40691c:	movk	x1, #0x20c4, lsl #48
  406920:	smulh	x1, x2, x1
  406924:	asr	x1, x1, #7
  406928:	sub	x3, x1, x2, asr #63
  40692c:	ldr	x2, [sp, #144]
  406930:	ldr	x1, [sp, #160]
  406934:	sub	x2, x2, x1
  406938:	str	x2, [x19]
  40693c:	ldr	x1, [sp, #152]
  406940:	sub	x1, x1, x3
  406944:	str	x1, [x19, #8]
  406948:	tbz	x1, #63, 4068f0 <ferror@plt+0x4480>
  40694c:	sub	x2, x2, #0x1
  406950:	str	x2, [x19]
  406954:	add	x1, x1, #0xf4, lsl #12
  406958:	add	x1, x1, #0x240
  40695c:	str	x1, [x19, #8]
  406960:	b	4068f0 <ferror@plt+0x4480>
  406964:	add	x0, sp, #0x20
  406968:	bl	401f50 <sysinfo@plt>
  40696c:	cbnz	w0, 406988 <ferror@plt+0x4518>
  406970:	ldr	x1, [sp, #144]
  406974:	ldr	x2, [sp, #32]
  406978:	sub	x1, x1, x2
  40697c:	str	x1, [x19]
  406980:	str	xzr, [x19, #8]
  406984:	b	4068f0 <ferror@plt+0x4480>
  406988:	bl	4023e0 <__errno_location@plt>
  40698c:	ldr	w0, [x0]
  406990:	neg	w0, w0
  406994:	b	4068f0 <ferror@plt+0x4480>
  406998:	stp	x29, x30, [sp, #-48]!
  40699c:	mov	x29, sp
  4069a0:	str	x19, [sp, #16]
  4069a4:	mov	x19, x0
  4069a8:	add	x1, sp, #0x20
  4069ac:	mov	w0, #0x4                   	// #4
  4069b0:	bl	401f90 <clock_gettime@plt>
  4069b4:	cbnz	w0, 4069e4 <ferror@plt+0x4574>
  4069b8:	ldr	x1, [sp, #32]
  4069bc:	str	x1, [x19]
  4069c0:	ldr	x2, [sp, #40]
  4069c4:	mov	x1, #0xf7cf                	// #63439
  4069c8:	movk	x1, #0xe353, lsl #16
  4069cc:	movk	x1, #0x9ba5, lsl #32
  4069d0:	movk	x1, #0x20c4, lsl #48
  4069d4:	smulh	x1, x2, x1
  4069d8:	asr	x1, x1, #7
  4069dc:	sub	x1, x1, x2, asr #63
  4069e0:	str	x1, [x19, #8]
  4069e4:	ldr	x19, [sp, #16]
  4069e8:	ldp	x29, x30, [sp], #48
  4069ec:	ret
  4069f0:	str	xzr, [x1]
  4069f4:	cbnz	x0, 406a00 <ferror@plt+0x4590>
  4069f8:	b	406a58 <ferror@plt+0x45e8>
  4069fc:	add	x0, x0, #0x1
  406a00:	ldrsb	w2, [x0]
  406a04:	cmp	w2, #0x2f
  406a08:	b.ne	406a18 <ferror@plt+0x45a8>  // b.any
  406a0c:	ldrsb	w2, [x0, #1]
  406a10:	cmp	w2, #0x2f
  406a14:	b.eq	4069fc <ferror@plt+0x458c>  // b.none
  406a18:	ldrsb	w2, [x0]
  406a1c:	cbz	w2, 406a5c <ferror@plt+0x45ec>
  406a20:	mov	x2, #0x1                   	// #1
  406a24:	str	x2, [x1]
  406a28:	add	x3, x0, x2
  406a2c:	ldrsb	w2, [x0, #1]
  406a30:	cmp	w2, #0x2f
  406a34:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  406a38:	b.eq	406a58 <ferror@plt+0x45e8>  // b.none
  406a3c:	ldr	x2, [x1]
  406a40:	add	x2, x2, #0x1
  406a44:	str	x2, [x1]
  406a48:	ldrsb	w2, [x3, #1]!
  406a4c:	cmp	w2, #0x2f
  406a50:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  406a54:	b.ne	406a3c <ferror@plt+0x45cc>  // b.any
  406a58:	ret
  406a5c:	mov	x0, #0x0                   	// #0
  406a60:	b	406a58 <ferror@plt+0x45e8>
  406a64:	stp	x29, x30, [sp, #-80]!
  406a68:	mov	x29, sp
  406a6c:	stp	x19, x20, [sp, #16]
  406a70:	stp	x21, x22, [sp, #32]
  406a74:	stp	x23, x24, [sp, #48]
  406a78:	mov	x24, x1
  406a7c:	ldrsb	w1, [x0]
  406a80:	cbz	w1, 406b00 <ferror@plt+0x4690>
  406a84:	str	x25, [sp, #64]
  406a88:	mov	x19, #0x1                   	// #1
  406a8c:	mov	w21, #0x0                   	// #0
  406a90:	mov	w23, #0x0                   	// #0
  406a94:	mov	w25, #0x1                   	// #1
  406a98:	sub	x22, x0, #0x1
  406a9c:	b	406ab4 <ferror@plt+0x4644>
  406aa0:	mov	w21, w23
  406aa4:	mov	w20, w19
  406aa8:	add	x19, x19, #0x1
  406aac:	ldrsb	w1, [x22, x19]
  406ab0:	cbz	w1, 406ae0 <ferror@plt+0x4670>
  406ab4:	sub	w20, w19, #0x1
  406ab8:	cbnz	w21, 406aa0 <ferror@plt+0x4630>
  406abc:	cmp	w1, #0x5c
  406ac0:	b.eq	406ad8 <ferror@plt+0x4668>  // b.none
  406ac4:	mov	x0, x24
  406ac8:	bl	4022d0 <strchr@plt>
  406acc:	cbz	x0, 406aa4 <ferror@plt+0x4634>
  406ad0:	ldr	x25, [sp, #64]
  406ad4:	b	406ae4 <ferror@plt+0x4674>
  406ad8:	mov	w21, w25
  406adc:	b	406aa4 <ferror@plt+0x4634>
  406ae0:	ldr	x25, [sp, #64]
  406ae4:	sub	w0, w20, w21
  406ae8:	sxtw	x0, w0
  406aec:	ldp	x19, x20, [sp, #16]
  406af0:	ldp	x21, x22, [sp, #32]
  406af4:	ldp	x23, x24, [sp, #48]
  406af8:	ldp	x29, x30, [sp], #80
  406afc:	ret
  406b00:	mov	w20, #0x0                   	// #0
  406b04:	mov	w21, #0x0                   	// #0
  406b08:	b	406ae4 <ferror@plt+0x4674>
  406b0c:	stp	x29, x30, [sp, #-64]!
  406b10:	mov	x29, sp
  406b14:	stp	x19, x20, [sp, #16]
  406b18:	stp	x21, x22, [sp, #32]
  406b1c:	mov	x19, x0
  406b20:	mov	x22, x1
  406b24:	mov	w21, w2
  406b28:	str	xzr, [sp, #56]
  406b2c:	bl	4023e0 <__errno_location@plt>
  406b30:	str	wzr, [x0]
  406b34:	cbz	x19, 406b44 <ferror@plt+0x46d4>
  406b38:	mov	x20, x0
  406b3c:	ldrsb	w0, [x19]
  406b40:	cbnz	w0, 406b60 <ferror@plt+0x46f0>
  406b44:	mov	x3, x19
  406b48:	mov	x2, x22
  406b4c:	adrp	x1, 409000 <ferror@plt+0x6b90>
  406b50:	add	x1, x1, #0xa88
  406b54:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  406b58:	ldr	w0, [x0, #792]
  406b5c:	bl	402380 <errx@plt>
  406b60:	mov	w3, #0x0                   	// #0
  406b64:	mov	w2, w21
  406b68:	add	x1, sp, #0x38
  406b6c:	mov	x0, x19
  406b70:	bl	402120 <__strtoul_internal@plt>
  406b74:	ldr	w1, [x20]
  406b78:	cbnz	w1, 406ba4 <ferror@plt+0x4734>
  406b7c:	ldr	x1, [sp, #56]
  406b80:	cmp	x1, x19
  406b84:	b.eq	406b44 <ferror@plt+0x46d4>  // b.none
  406b88:	cbz	x1, 406b94 <ferror@plt+0x4724>
  406b8c:	ldrsb	w1, [x1]
  406b90:	cbnz	w1, 406b44 <ferror@plt+0x46d4>
  406b94:	ldp	x19, x20, [sp, #16]
  406b98:	ldp	x21, x22, [sp, #32]
  406b9c:	ldp	x29, x30, [sp], #64
  406ba0:	ret
  406ba4:	cmp	w1, #0x22
  406ba8:	b.ne	406b44 <ferror@plt+0x46d4>  // b.any
  406bac:	mov	x3, x19
  406bb0:	mov	x2, x22
  406bb4:	adrp	x1, 409000 <ferror@plt+0x6b90>
  406bb8:	add	x1, x1, #0xa88
  406bbc:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  406bc0:	ldr	w0, [x0, #792]
  406bc4:	bl	402440 <err@plt>
  406bc8:	stp	x29, x30, [sp, #-32]!
  406bcc:	mov	x29, sp
  406bd0:	stp	x19, x20, [sp, #16]
  406bd4:	mov	x20, x0
  406bd8:	mov	x19, x1
  406bdc:	bl	406b0c <ferror@plt+0x469c>
  406be0:	mov	x1, #0xffffffff            	// #4294967295
  406be4:	cmp	x0, x1
  406be8:	b.hi	406bf8 <ferror@plt+0x4788>  // b.pmore
  406bec:	ldp	x19, x20, [sp, #16]
  406bf0:	ldp	x29, x30, [sp], #32
  406bf4:	ret
  406bf8:	bl	4023e0 <__errno_location@plt>
  406bfc:	mov	w1, #0x22                  	// #34
  406c00:	str	w1, [x0]
  406c04:	mov	x3, x20
  406c08:	mov	x2, x19
  406c0c:	adrp	x1, 409000 <ferror@plt+0x6b90>
  406c10:	add	x1, x1, #0xa88
  406c14:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  406c18:	ldr	w0, [x0, #792]
  406c1c:	bl	402440 <err@plt>
  406c20:	stp	x29, x30, [sp, #-32]!
  406c24:	mov	x29, sp
  406c28:	stp	x19, x20, [sp, #16]
  406c2c:	mov	x20, x0
  406c30:	mov	x19, x1
  406c34:	bl	406bc8 <ferror@plt+0x4758>
  406c38:	mov	w1, #0xffff                	// #65535
  406c3c:	cmp	w0, w1
  406c40:	b.hi	406c50 <ferror@plt+0x47e0>  // b.pmore
  406c44:	ldp	x19, x20, [sp, #16]
  406c48:	ldp	x29, x30, [sp], #32
  406c4c:	ret
  406c50:	bl	4023e0 <__errno_location@plt>
  406c54:	mov	w1, #0x22                  	// #34
  406c58:	str	w1, [x0]
  406c5c:	mov	x3, x20
  406c60:	mov	x2, x19
  406c64:	adrp	x1, 409000 <ferror@plt+0x6b90>
  406c68:	add	x1, x1, #0xa88
  406c6c:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  406c70:	ldr	w0, [x0, #792]
  406c74:	bl	402440 <err@plt>
  406c78:	adrp	x1, 41c000 <ferror@plt+0x19b90>
  406c7c:	str	w0, [x1, #792]
  406c80:	ret
  406c84:	stp	x29, x30, [sp, #-128]!
  406c88:	mov	x29, sp
  406c8c:	stp	x19, x20, [sp, #16]
  406c90:	str	xzr, [x1]
  406c94:	cbz	x0, 4070a4 <ferror@plt+0x4c34>
  406c98:	stp	x21, x22, [sp, #32]
  406c9c:	mov	x19, x0
  406ca0:	mov	x21, x1
  406ca4:	mov	x22, x2
  406ca8:	ldrsb	w0, [x0]
  406cac:	cbz	w0, 4070ac <ferror@plt+0x4c3c>
  406cb0:	stp	x23, x24, [sp, #48]
  406cb4:	bl	402230 <__ctype_b_loc@plt>
  406cb8:	mov	x24, x0
  406cbc:	ldr	x4, [x0]
  406cc0:	mov	x1, x19
  406cc4:	ldrsb	w2, [x1]
  406cc8:	and	x0, x2, #0xff
  406ccc:	ldrh	w3, [x4, x0, lsl #1]
  406cd0:	tbz	w3, #13, 406cdc <ferror@plt+0x486c>
  406cd4:	add	x1, x1, #0x1
  406cd8:	b	406cc4 <ferror@plt+0x4854>
  406cdc:	cmp	w2, #0x2d
  406ce0:	b.eq	4070d0 <ferror@plt+0x4c60>  // b.none
  406ce4:	stp	x25, x26, [sp, #64]
  406ce8:	bl	4023e0 <__errno_location@plt>
  406cec:	mov	x25, x0
  406cf0:	str	wzr, [x0]
  406cf4:	str	xzr, [sp, #120]
  406cf8:	mov	w3, #0x0                   	// #0
  406cfc:	mov	w2, #0x0                   	// #0
  406d00:	add	x1, sp, #0x78
  406d04:	mov	x0, x19
  406d08:	bl	402120 <__strtoul_internal@plt>
  406d0c:	mov	x26, x0
  406d10:	ldr	x20, [sp, #120]
  406d14:	cmp	x20, x19
  406d18:	b.eq	406d54 <ferror@plt+0x48e4>  // b.none
  406d1c:	ldr	w0, [x25]
  406d20:	cbz	w0, 406d30 <ferror@plt+0x48c0>
  406d24:	sub	x1, x26, #0x1
  406d28:	cmn	x1, #0x3
  406d2c:	b.hi	406d70 <ferror@plt+0x4900>  // b.pmore
  406d30:	cbz	x20, 407070 <ferror@plt+0x4c00>
  406d34:	ldrsb	w0, [x20]
  406d38:	cbz	w0, 407078 <ferror@plt+0x4c08>
  406d3c:	stp	x27, x28, [sp, #80]
  406d40:	mov	w19, #0x0                   	// #0
  406d44:	mov	x27, #0x0                   	// #0
  406d48:	add	x0, sp, #0x78
  406d4c:	str	x0, [sp, #104]
  406d50:	b	406e5c <ferror@plt+0x49ec>
  406d54:	ldr	w0, [x25]
  406d58:	mov	w20, #0xffffffea            	// #-22
  406d5c:	cbnz	w0, 406d70 <ferror@plt+0x4900>
  406d60:	ldp	x21, x22, [sp, #32]
  406d64:	ldp	x23, x24, [sp, #48]
  406d68:	ldp	x25, x26, [sp, #64]
  406d6c:	b	4070b4 <ferror@plt+0x4c44>
  406d70:	neg	w20, w0
  406d74:	b	407080 <ferror@plt+0x4c10>
  406d78:	ldrsb	w0, [x20, #2]
  406d7c:	and	w0, w0, #0xffffffdf
  406d80:	cmp	w0, #0x42
  406d84:	b.ne	406e7c <ferror@plt+0x4a0c>  // b.any
  406d88:	ldrsb	w0, [x20, #3]
  406d8c:	cbnz	w0, 406e7c <ferror@plt+0x4a0c>
  406d90:	mov	w23, #0x400                 	// #1024
  406d94:	b	406da0 <ferror@plt+0x4930>
  406d98:	cbnz	w0, 406e7c <ferror@plt+0x4a0c>
  406d9c:	mov	w23, #0x400                 	// #1024
  406da0:	ldrsb	w20, [x20]
  406da4:	mov	w1, w20
  406da8:	adrp	x0, 409000 <ferror@plt+0x6b90>
  406dac:	add	x0, x0, #0xa98
  406db0:	bl	4022d0 <strchr@plt>
  406db4:	cbz	x0, 406f58 <ferror@plt+0x4ae8>
  406db8:	adrp	x2, 409000 <ferror@plt+0x6b90>
  406dbc:	add	x2, x2, #0xa98
  406dc0:	sub	x0, x0, x2
  406dc4:	add	w2, w0, #0x1
  406dc8:	cbz	w2, 407170 <ferror@plt+0x4d00>
  406dcc:	sxtw	x3, w23
  406dd0:	umulh	x0, x26, x3
  406dd4:	cbnz	x0, 406fa0 <ferror@plt+0x4b30>
  406dd8:	sub	w1, w2, #0x2
  406ddc:	mul	x26, x26, x3
  406de0:	cmn	w1, #0x1
  406de4:	b.eq	406f80 <ferror@plt+0x4b10>  // b.none
  406de8:	umulh	x0, x26, x3
  406dec:	sub	w1, w1, #0x1
  406df0:	cbz	x0, 406ddc <ferror@plt+0x496c>
  406df4:	mov	w20, #0xffffffde            	// #-34
  406df8:	b	406f84 <ferror@plt+0x4b14>
  406dfc:	ldrsb	w0, [x20]
  406e00:	cbz	w0, 407110 <ferror@plt+0x4ca0>
  406e04:	mov	x2, x23
  406e08:	mov	x1, x20
  406e0c:	mov	x0, x28
  406e10:	bl	4020b0 <strncmp@plt>
  406e14:	cbnz	w0, 407128 <ferror@plt+0x4cb8>
  406e18:	add	x1, x20, x23
  406e1c:	ldrsb	w0, [x20, x23]
  406e20:	cmp	w0, #0x30
  406e24:	b.ne	406eb4 <ferror@plt+0x4a44>  // b.any
  406e28:	mov	x20, x1
  406e2c:	add	w2, w19, #0x1
  406e30:	sub	w19, w20, w1
  406e34:	add	w19, w19, w2
  406e38:	ldrsb	w0, [x20, #1]!
  406e3c:	cmp	w0, #0x30
  406e40:	b.eq	406e30 <ferror@plt+0x49c0>  // b.none
  406e44:	sxtb	x0, w0
  406e48:	ldr	x1, [x24]
  406e4c:	ldrh	w0, [x1, x0, lsl #1]
  406e50:	tbnz	w0, #11, 406ebc <ferror@plt+0x4a4c>
  406e54:	str	x20, [sp, #120]
  406e58:	ldr	x20, [sp, #120]
  406e5c:	ldrsb	w0, [x20, #1]
  406e60:	cmp	w0, #0x69
  406e64:	b.eq	406d78 <ferror@plt+0x4908>  // b.none
  406e68:	and	w1, w0, #0xffffffdf
  406e6c:	cmp	w1, #0x42
  406e70:	b.ne	406d98 <ferror@plt+0x4928>  // b.any
  406e74:	ldrsb	w0, [x20, #2]
  406e78:	cbz	w0, 406f50 <ferror@plt+0x4ae0>
  406e7c:	bl	401fe0 <localeconv@plt>
  406e80:	cbz	x0, 4070e0 <ferror@plt+0x4c70>
  406e84:	ldr	x28, [x0]
  406e88:	cbz	x28, 4070f8 <ferror@plt+0x4c88>
  406e8c:	mov	x0, x28
  406e90:	bl	401ea0 <strlen@plt>
  406e94:	mov	x23, x0
  406e98:	cbz	x27, 406dfc <ferror@plt+0x498c>
  406e9c:	mov	w20, #0xffffffea            	// #-22
  406ea0:	ldp	x21, x22, [sp, #32]
  406ea4:	ldp	x23, x24, [sp, #48]
  406ea8:	ldp	x25, x26, [sp, #64]
  406eac:	ldp	x27, x28, [sp, #80]
  406eb0:	b	4070b4 <ferror@plt+0x4c44>
  406eb4:	mov	x20, x1
  406eb8:	b	406e44 <ferror@plt+0x49d4>
  406ebc:	str	wzr, [x25]
  406ec0:	str	xzr, [sp, #120]
  406ec4:	mov	w3, #0x0                   	// #0
  406ec8:	mov	w2, #0x0                   	// #0
  406ecc:	ldr	x1, [sp, #104]
  406ed0:	mov	x0, x20
  406ed4:	bl	402120 <__strtoul_internal@plt>
  406ed8:	mov	x27, x0
  406edc:	ldr	x0, [sp, #120]
  406ee0:	cmp	x0, x20
  406ee4:	b.eq	406f24 <ferror@plt+0x4ab4>  // b.none
  406ee8:	ldr	w1, [x25]
  406eec:	cbz	w1, 406efc <ferror@plt+0x4a8c>
  406ef0:	sub	x2, x27, #0x1
  406ef4:	cmn	x2, #0x3
  406ef8:	b.hi	406f44 <ferror@plt+0x4ad4>  // b.pmore
  406efc:	cbz	x27, 406e58 <ferror@plt+0x49e8>
  406f00:	cbz	x0, 407140 <ferror@plt+0x4cd0>
  406f04:	ldrsb	w0, [x0]
  406f08:	cbnz	w0, 406e58 <ferror@plt+0x49e8>
  406f0c:	mov	w20, #0xffffffea            	// #-22
  406f10:	ldp	x21, x22, [sp, #32]
  406f14:	ldp	x23, x24, [sp, #48]
  406f18:	ldp	x25, x26, [sp, #64]
  406f1c:	ldp	x27, x28, [sp, #80]
  406f20:	b	4070b4 <ferror@plt+0x4c44>
  406f24:	ldr	w1, [x25]
  406f28:	mov	w20, #0xffffffea            	// #-22
  406f2c:	cbnz	w1, 406f44 <ferror@plt+0x4ad4>
  406f30:	ldp	x21, x22, [sp, #32]
  406f34:	ldp	x23, x24, [sp, #48]
  406f38:	ldp	x25, x26, [sp, #64]
  406f3c:	ldp	x27, x28, [sp, #80]
  406f40:	b	4070b4 <ferror@plt+0x4c44>
  406f44:	neg	w20, w1
  406f48:	ldp	x27, x28, [sp, #80]
  406f4c:	b	407080 <ferror@plt+0x4c10>
  406f50:	mov	w23, #0x3e8                 	// #1000
  406f54:	b	406da0 <ferror@plt+0x4930>
  406f58:	mov	w1, w20
  406f5c:	adrp	x0, 409000 <ferror@plt+0x6b90>
  406f60:	add	x0, x0, #0xaa8
  406f64:	bl	4022d0 <strchr@plt>
  406f68:	cbz	x0, 407158 <ferror@plt+0x4ce8>
  406f6c:	adrp	x2, 409000 <ferror@plt+0x6b90>
  406f70:	add	x2, x2, #0xaa8
  406f74:	sub	x0, x0, x2
  406f78:	add	w2, w0, #0x1
  406f7c:	b	406dc8 <ferror@plt+0x4958>
  406f80:	mov	w20, #0x0                   	// #0
  406f84:	cbz	x22, 406f8c <ferror@plt+0x4b1c>
  406f88:	str	w2, [x22]
  406f8c:	cmp	x27, #0x0
  406f90:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  406f94:	b.ne	406fa8 <ferror@plt+0x4b38>  // b.any
  406f98:	ldp	x27, x28, [sp, #80]
  406f9c:	b	40707c <ferror@plt+0x4c0c>
  406fa0:	mov	w20, #0xffffffde            	// #-34
  406fa4:	b	406f84 <ferror@plt+0x4b14>
  406fa8:	sxtw	x23, w23
  406fac:	sub	w0, w2, #0x2
  406fb0:	mov	x4, #0x1                   	// #1
  406fb4:	mul	x4, x4, x23
  406fb8:	cmn	w0, #0x1
  406fbc:	b.eq	406fcc <ferror@plt+0x4b5c>  // b.none
  406fc0:	umulh	x1, x4, x23
  406fc4:	sub	w0, w0, #0x1
  406fc8:	cbz	x1, 406fb4 <ferror@plt+0x4b44>
  406fcc:	cmp	x27, #0xa
  406fd0:	b.ls	40701c <ferror@plt+0x4bac>  // b.plast
  406fd4:	mov	x0, #0xa                   	// #10
  406fd8:	add	x0, x0, x0, lsl #2
  406fdc:	lsl	x1, x0, #1
  406fe0:	mov	x0, x1
  406fe4:	cmp	x27, x1
  406fe8:	b.hi	406fd8 <ferror@plt+0x4b68>  // b.pmore
  406fec:	cmp	w19, #0x0
  406ff0:	b.le	40700c <ferror@plt+0x4b9c>
  406ff4:	mov	w1, #0x0                   	// #0
  406ff8:	add	x0, x0, x0, lsl #2
  406ffc:	lsl	x0, x0, #1
  407000:	add	w1, w1, #0x1
  407004:	cmp	w19, w1
  407008:	b.ne	406ff8 <ferror@plt+0x4b88>  // b.any
  40700c:	mov	x2, #0x1                   	// #1
  407010:	mov	x6, #0xcccccccccccccccc    	// #-3689348814741910324
  407014:	movk	x6, #0xcccd
  407018:	b	40702c <ferror@plt+0x4bbc>
  40701c:	mov	x0, #0xa                   	// #10
  407020:	b	406fec <ferror@plt+0x4b7c>
  407024:	cmp	x5, #0x9
  407028:	b.ls	407068 <ferror@plt+0x4bf8>  // b.plast
  40702c:	umulh	x3, x27, x6
  407030:	lsr	x1, x3, #3
  407034:	add	x1, x1, x1, lsl #2
  407038:	sub	x1, x27, x1, lsl #1
  40703c:	mov	x5, x27
  407040:	lsr	x27, x3, #3
  407044:	mov	x3, x2
  407048:	add	x2, x2, x2, lsl #2
  40704c:	lsl	x2, x2, #1
  407050:	cbz	w1, 407024 <ferror@plt+0x4bb4>
  407054:	udiv	x3, x0, x3
  407058:	udiv	x1, x3, x1
  40705c:	udiv	x1, x4, x1
  407060:	add	x26, x26, x1
  407064:	b	407024 <ferror@plt+0x4bb4>
  407068:	ldp	x27, x28, [sp, #80]
  40706c:	b	40707c <ferror@plt+0x4c0c>
  407070:	mov	w20, #0x0                   	// #0
  407074:	b	40707c <ferror@plt+0x4c0c>
  407078:	mov	w20, #0x0                   	// #0
  40707c:	str	x26, [x21]
  407080:	tbnz	w20, #31, 407094 <ferror@plt+0x4c24>
  407084:	ldp	x21, x22, [sp, #32]
  407088:	ldp	x23, x24, [sp, #48]
  40708c:	ldp	x25, x26, [sp, #64]
  407090:	b	4070c0 <ferror@plt+0x4c50>
  407094:	ldp	x21, x22, [sp, #32]
  407098:	ldp	x23, x24, [sp, #48]
  40709c:	ldp	x25, x26, [sp, #64]
  4070a0:	b	4070b4 <ferror@plt+0x4c44>
  4070a4:	mov	w20, #0xffffffea            	// #-22
  4070a8:	b	4070b4 <ferror@plt+0x4c44>
  4070ac:	mov	w20, #0xffffffea            	// #-22
  4070b0:	ldp	x21, x22, [sp, #32]
  4070b4:	bl	4023e0 <__errno_location@plt>
  4070b8:	neg	w1, w20
  4070bc:	str	w1, [x0]
  4070c0:	mov	w0, w20
  4070c4:	ldp	x19, x20, [sp, #16]
  4070c8:	ldp	x29, x30, [sp], #128
  4070cc:	ret
  4070d0:	mov	w20, #0xffffffea            	// #-22
  4070d4:	ldp	x21, x22, [sp, #32]
  4070d8:	ldp	x23, x24, [sp, #48]
  4070dc:	b	4070b4 <ferror@plt+0x4c44>
  4070e0:	mov	w20, #0xffffffea            	// #-22
  4070e4:	ldp	x21, x22, [sp, #32]
  4070e8:	ldp	x23, x24, [sp, #48]
  4070ec:	ldp	x25, x26, [sp, #64]
  4070f0:	ldp	x27, x28, [sp, #80]
  4070f4:	b	4070b4 <ferror@plt+0x4c44>
  4070f8:	mov	w20, #0xffffffea            	// #-22
  4070fc:	ldp	x21, x22, [sp, #32]
  407100:	ldp	x23, x24, [sp, #48]
  407104:	ldp	x25, x26, [sp, #64]
  407108:	ldp	x27, x28, [sp, #80]
  40710c:	b	4070b4 <ferror@plt+0x4c44>
  407110:	mov	w20, #0xffffffea            	// #-22
  407114:	ldp	x21, x22, [sp, #32]
  407118:	ldp	x23, x24, [sp, #48]
  40711c:	ldp	x25, x26, [sp, #64]
  407120:	ldp	x27, x28, [sp, #80]
  407124:	b	4070b4 <ferror@plt+0x4c44>
  407128:	mov	w20, #0xffffffea            	// #-22
  40712c:	ldp	x21, x22, [sp, #32]
  407130:	ldp	x23, x24, [sp, #48]
  407134:	ldp	x25, x26, [sp, #64]
  407138:	ldp	x27, x28, [sp, #80]
  40713c:	b	4070b4 <ferror@plt+0x4c44>
  407140:	mov	w20, #0xffffffea            	// #-22
  407144:	ldp	x21, x22, [sp, #32]
  407148:	ldp	x23, x24, [sp, #48]
  40714c:	ldp	x25, x26, [sp, #64]
  407150:	ldp	x27, x28, [sp, #80]
  407154:	b	4070b4 <ferror@plt+0x4c44>
  407158:	mov	w20, #0xffffffea            	// #-22
  40715c:	ldp	x21, x22, [sp, #32]
  407160:	ldp	x23, x24, [sp, #48]
  407164:	ldp	x25, x26, [sp, #64]
  407168:	ldp	x27, x28, [sp, #80]
  40716c:	b	4070b4 <ferror@plt+0x4c44>
  407170:	mov	w20, w2
  407174:	cbnz	x22, 406f88 <ferror@plt+0x4b18>
  407178:	ldp	x27, x28, [sp, #80]
  40717c:	b	40707c <ferror@plt+0x4c0c>
  407180:	stp	x29, x30, [sp, #-16]!
  407184:	mov	x29, sp
  407188:	mov	x2, #0x0                   	// #0
  40718c:	bl	406c84 <ferror@plt+0x4814>
  407190:	ldp	x29, x30, [sp], #16
  407194:	ret
  407198:	stp	x29, x30, [sp, #-48]!
  40719c:	mov	x29, sp
  4071a0:	stp	x19, x20, [sp, #16]
  4071a4:	stp	x21, x22, [sp, #32]
  4071a8:	mov	x21, x0
  4071ac:	mov	x22, x1
  4071b0:	mov	x20, x0
  4071b4:	cbnz	x0, 4071c8 <ferror@plt+0x4d58>
  4071b8:	cbnz	x1, 4071e8 <ferror@plt+0x4d78>
  4071bc:	mov	w0, #0x0                   	// #0
  4071c0:	b	407208 <ferror@plt+0x4d98>
  4071c4:	add	x20, x20, #0x1
  4071c8:	ldrsb	w19, [x20]
  4071cc:	cbz	w19, 4071e4 <ferror@plt+0x4d74>
  4071d0:	bl	402230 <__ctype_b_loc@plt>
  4071d4:	and	x19, x19, #0xff
  4071d8:	ldr	x2, [x0]
  4071dc:	ldrh	w2, [x2, x19, lsl #1]
  4071e0:	tbnz	w2, #11, 4071c4 <ferror@plt+0x4d54>
  4071e4:	cbz	x22, 4071ec <ferror@plt+0x4d7c>
  4071e8:	str	x20, [x22]
  4071ec:	cmp	x20, #0x0
  4071f0:	mov	w0, #0x0                   	// #0
  4071f4:	ccmp	x21, x20, #0x2, ne  // ne = any
  4071f8:	b.cs	407208 <ferror@plt+0x4d98>  // b.hs, b.nlast
  4071fc:	ldrsb	w0, [x20]
  407200:	cmp	w0, #0x0
  407204:	cset	w0, eq  // eq = none
  407208:	ldp	x19, x20, [sp, #16]
  40720c:	ldp	x21, x22, [sp, #32]
  407210:	ldp	x29, x30, [sp], #48
  407214:	ret
  407218:	stp	x29, x30, [sp, #-48]!
  40721c:	mov	x29, sp
  407220:	stp	x19, x20, [sp, #16]
  407224:	stp	x21, x22, [sp, #32]
  407228:	mov	x21, x0
  40722c:	mov	x22, x1
  407230:	mov	x20, x0
  407234:	cbnz	x0, 407248 <ferror@plt+0x4dd8>
  407238:	cbnz	x1, 407268 <ferror@plt+0x4df8>
  40723c:	mov	w0, #0x0                   	// #0
  407240:	b	407288 <ferror@plt+0x4e18>
  407244:	add	x20, x20, #0x1
  407248:	ldrsb	w19, [x20]
  40724c:	cbz	w19, 407264 <ferror@plt+0x4df4>
  407250:	bl	402230 <__ctype_b_loc@plt>
  407254:	and	x19, x19, #0xff
  407258:	ldr	x2, [x0]
  40725c:	ldrh	w2, [x2, x19, lsl #1]
  407260:	tbnz	w2, #12, 407244 <ferror@plt+0x4dd4>
  407264:	cbz	x22, 40726c <ferror@plt+0x4dfc>
  407268:	str	x20, [x22]
  40726c:	cmp	x20, #0x0
  407270:	mov	w0, #0x0                   	// #0
  407274:	ccmp	x21, x20, #0x2, ne  // ne = any
  407278:	b.cs	407288 <ferror@plt+0x4e18>  // b.hs, b.nlast
  40727c:	ldrsb	w0, [x20]
  407280:	cmp	w0, #0x0
  407284:	cset	w0, eq  // eq = none
  407288:	ldp	x19, x20, [sp, #16]
  40728c:	ldp	x21, x22, [sp, #32]
  407290:	ldp	x29, x30, [sp], #48
  407294:	ret
  407298:	stp	x29, x30, [sp, #-128]!
  40729c:	mov	x29, sp
  4072a0:	stp	x19, x20, [sp, #16]
  4072a4:	stp	x21, x22, [sp, #32]
  4072a8:	mov	x20, x0
  4072ac:	mov	x22, x1
  4072b0:	str	x2, [sp, #80]
  4072b4:	str	x3, [sp, #88]
  4072b8:	str	x4, [sp, #96]
  4072bc:	str	x5, [sp, #104]
  4072c0:	str	x6, [sp, #112]
  4072c4:	str	x7, [sp, #120]
  4072c8:	add	x0, sp, #0x80
  4072cc:	str	x0, [sp, #48]
  4072d0:	str	x0, [sp, #56]
  4072d4:	add	x0, sp, #0x50
  4072d8:	str	x0, [sp, #64]
  4072dc:	mov	w0, #0xffffffd0            	// #-48
  4072e0:	str	w0, [sp, #72]
  4072e4:	str	wzr, [sp, #76]
  4072e8:	add	x21, sp, #0x80
  4072ec:	b	40738c <ferror@plt+0x4f1c>
  4072f0:	add	w0, w3, #0x8
  4072f4:	str	w0, [sp, #72]
  4072f8:	cmp	w0, #0x0
  4072fc:	b.le	407310 <ferror@plt+0x4ea0>
  407300:	add	x0, x2, #0xf
  407304:	and	x0, x0, #0xfffffffffffffff8
  407308:	str	x0, [sp, #48]
  40730c:	b	4073a4 <ferror@plt+0x4f34>
  407310:	ldr	x1, [x21, w3, sxtw]
  407314:	cbz	x1, 4073ac <ferror@plt+0x4f3c>
  407318:	cbz	w0, 40735c <ferror@plt+0x4eec>
  40731c:	add	w3, w3, #0x10
  407320:	str	w3, [sp, #72]
  407324:	cmp	w3, #0x0
  407328:	b.le	40733c <ferror@plt+0x4ecc>
  40732c:	add	x0, x2, #0xf
  407330:	and	x0, x0, #0xfffffffffffffff8
  407334:	str	x0, [sp, #48]
  407338:	b	407368 <ferror@plt+0x4ef8>
  40733c:	add	x2, x21, w0, sxtw
  407340:	b	407368 <ferror@plt+0x4ef8>
  407344:	mov	w0, #0x1                   	// #1
  407348:	ldp	x19, x20, [sp, #16]
  40734c:	ldp	x21, x22, [sp, #32]
  407350:	ldp	x29, x30, [sp], #128
  407354:	ret
  407358:	ldr	x2, [sp, #48]
  40735c:	add	x0, x2, #0xf
  407360:	and	x0, x0, #0xfffffffffffffff8
  407364:	str	x0, [sp, #48]
  407368:	ldr	x19, [x2]
  40736c:	cbz	x19, 4073ac <ferror@plt+0x4f3c>
  407370:	mov	x0, x20
  407374:	bl	402210 <strcmp@plt>
  407378:	cbz	w0, 407344 <ferror@plt+0x4ed4>
  40737c:	mov	x1, x19
  407380:	mov	x0, x20
  407384:	bl	402210 <strcmp@plt>
  407388:	cbz	w0, 407348 <ferror@plt+0x4ed8>
  40738c:	ldr	w3, [sp, #72]
  407390:	ldr	x2, [sp, #48]
  407394:	tbnz	w3, #31, 4072f0 <ferror@plt+0x4e80>
  407398:	add	x0, x2, #0xf
  40739c:	and	x0, x0, #0xfffffffffffffff8
  4073a0:	str	x0, [sp, #48]
  4073a4:	ldr	x1, [x2]
  4073a8:	cbnz	x1, 407358 <ferror@plt+0x4ee8>
  4073ac:	mov	x3, x20
  4073b0:	mov	x2, x22
  4073b4:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4073b8:	add	x1, x1, #0xa88
  4073bc:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4073c0:	ldr	w0, [x0, #792]
  4073c4:	bl	402380 <errx@plt>
  4073c8:	cbz	x1, 407400 <ferror@plt+0x4f90>
  4073cc:	add	x3, x0, x1
  4073d0:	sxtb	w2, w2
  4073d4:	ldrsb	w1, [x0]
  4073d8:	cbz	w1, 4073f8 <ferror@plt+0x4f88>
  4073dc:	cmp	w2, w1
  4073e0:	b.eq	4073fc <ferror@plt+0x4f8c>  // b.none
  4073e4:	add	x0, x0, #0x1
  4073e8:	cmp	x3, x0
  4073ec:	b.ne	4073d4 <ferror@plt+0x4f64>  // b.any
  4073f0:	mov	x0, #0x0                   	// #0
  4073f4:	b	4073fc <ferror@plt+0x4f8c>
  4073f8:	mov	x0, #0x0                   	// #0
  4073fc:	ret
  407400:	mov	x0, #0x0                   	// #0
  407404:	b	4073fc <ferror@plt+0x4f8c>
  407408:	stp	x29, x30, [sp, #-16]!
  40740c:	mov	x29, sp
  407410:	mov	w2, #0xa                   	// #10
  407414:	bl	406c20 <ferror@plt+0x47b0>
  407418:	ldp	x29, x30, [sp], #16
  40741c:	ret
  407420:	stp	x29, x30, [sp, #-16]!
  407424:	mov	x29, sp
  407428:	mov	w2, #0x10                  	// #16
  40742c:	bl	406c20 <ferror@plt+0x47b0>
  407430:	ldp	x29, x30, [sp], #16
  407434:	ret
  407438:	stp	x29, x30, [sp, #-16]!
  40743c:	mov	x29, sp
  407440:	mov	w2, #0xa                   	// #10
  407444:	bl	406bc8 <ferror@plt+0x4758>
  407448:	ldp	x29, x30, [sp], #16
  40744c:	ret
  407450:	stp	x29, x30, [sp, #-16]!
  407454:	mov	x29, sp
  407458:	mov	w2, #0x10                  	// #16
  40745c:	bl	406bc8 <ferror@plt+0x4758>
  407460:	ldp	x29, x30, [sp], #16
  407464:	ret
  407468:	stp	x29, x30, [sp, #-64]!
  40746c:	mov	x29, sp
  407470:	stp	x19, x20, [sp, #16]
  407474:	str	x21, [sp, #32]
  407478:	mov	x19, x0
  40747c:	mov	x21, x1
  407480:	str	xzr, [sp, #56]
  407484:	bl	4023e0 <__errno_location@plt>
  407488:	str	wzr, [x0]
  40748c:	cbz	x19, 40749c <ferror@plt+0x502c>
  407490:	mov	x20, x0
  407494:	ldrsb	w0, [x19]
  407498:	cbnz	w0, 4074b8 <ferror@plt+0x5048>
  40749c:	mov	x3, x19
  4074a0:	mov	x2, x21
  4074a4:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4074a8:	add	x1, x1, #0xa88
  4074ac:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4074b0:	ldr	w0, [x0, #792]
  4074b4:	bl	402380 <errx@plt>
  4074b8:	mov	w3, #0x0                   	// #0
  4074bc:	mov	w2, #0xa                   	// #10
  4074c0:	add	x1, sp, #0x38
  4074c4:	mov	x0, x19
  4074c8:	bl	402090 <__strtol_internal@plt>
  4074cc:	ldr	w1, [x20]
  4074d0:	cbnz	w1, 4074fc <ferror@plt+0x508c>
  4074d4:	ldr	x1, [sp, #56]
  4074d8:	cmp	x1, x19
  4074dc:	b.eq	40749c <ferror@plt+0x502c>  // b.none
  4074e0:	cbz	x1, 4074ec <ferror@plt+0x507c>
  4074e4:	ldrsb	w1, [x1]
  4074e8:	cbnz	w1, 40749c <ferror@plt+0x502c>
  4074ec:	ldp	x19, x20, [sp, #16]
  4074f0:	ldr	x21, [sp, #32]
  4074f4:	ldp	x29, x30, [sp], #64
  4074f8:	ret
  4074fc:	cmp	w1, #0x22
  407500:	b.ne	40749c <ferror@plt+0x502c>  // b.any
  407504:	mov	x3, x19
  407508:	mov	x2, x21
  40750c:	adrp	x1, 409000 <ferror@plt+0x6b90>
  407510:	add	x1, x1, #0xa88
  407514:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  407518:	ldr	w0, [x0, #792]
  40751c:	bl	402440 <err@plt>
  407520:	stp	x29, x30, [sp, #-32]!
  407524:	mov	x29, sp
  407528:	stp	x19, x20, [sp, #16]
  40752c:	mov	x20, x0
  407530:	mov	x19, x1
  407534:	bl	407468 <ferror@plt+0x4ff8>
  407538:	mov	x2, #0x80000000            	// #2147483648
  40753c:	add	x2, x0, x2
  407540:	mov	x1, #0xffffffff            	// #4294967295
  407544:	cmp	x2, x1
  407548:	b.hi	407558 <ferror@plt+0x50e8>  // b.pmore
  40754c:	ldp	x19, x20, [sp, #16]
  407550:	ldp	x29, x30, [sp], #32
  407554:	ret
  407558:	bl	4023e0 <__errno_location@plt>
  40755c:	mov	w1, #0x22                  	// #34
  407560:	str	w1, [x0]
  407564:	mov	x3, x20
  407568:	mov	x2, x19
  40756c:	adrp	x1, 409000 <ferror@plt+0x6b90>
  407570:	add	x1, x1, #0xa88
  407574:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  407578:	ldr	w0, [x0, #792]
  40757c:	bl	402440 <err@plt>
  407580:	stp	x29, x30, [sp, #-32]!
  407584:	mov	x29, sp
  407588:	stp	x19, x20, [sp, #16]
  40758c:	mov	x20, x0
  407590:	mov	x19, x1
  407594:	bl	407520 <ferror@plt+0x50b0>
  407598:	add	w2, w0, #0x8, lsl #12
  40759c:	mov	w1, #0xffff                	// #65535
  4075a0:	cmp	w2, w1
  4075a4:	b.hi	4075b4 <ferror@plt+0x5144>  // b.pmore
  4075a8:	ldp	x19, x20, [sp, #16]
  4075ac:	ldp	x29, x30, [sp], #32
  4075b0:	ret
  4075b4:	bl	4023e0 <__errno_location@plt>
  4075b8:	mov	w1, #0x22                  	// #34
  4075bc:	str	w1, [x0]
  4075c0:	mov	x3, x20
  4075c4:	mov	x2, x19
  4075c8:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4075cc:	add	x1, x1, #0xa88
  4075d0:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4075d4:	ldr	w0, [x0, #792]
  4075d8:	bl	402440 <err@plt>
  4075dc:	stp	x29, x30, [sp, #-16]!
  4075e0:	mov	x29, sp
  4075e4:	mov	w2, #0xa                   	// #10
  4075e8:	bl	406b0c <ferror@plt+0x469c>
  4075ec:	ldp	x29, x30, [sp], #16
  4075f0:	ret
  4075f4:	stp	x29, x30, [sp, #-16]!
  4075f8:	mov	x29, sp
  4075fc:	mov	w2, #0x10                  	// #16
  407600:	bl	406b0c <ferror@plt+0x469c>
  407604:	ldp	x29, x30, [sp], #16
  407608:	ret
  40760c:	stp	x29, x30, [sp, #-64]!
  407610:	mov	x29, sp
  407614:	stp	x19, x20, [sp, #16]
  407618:	str	x21, [sp, #32]
  40761c:	mov	x19, x0
  407620:	mov	x21, x1
  407624:	str	xzr, [sp, #56]
  407628:	bl	4023e0 <__errno_location@plt>
  40762c:	str	wzr, [x0]
  407630:	cbz	x19, 407640 <ferror@plt+0x51d0>
  407634:	mov	x20, x0
  407638:	ldrsb	w0, [x19]
  40763c:	cbnz	w0, 40765c <ferror@plt+0x51ec>
  407640:	mov	x3, x19
  407644:	mov	x2, x21
  407648:	adrp	x1, 409000 <ferror@plt+0x6b90>
  40764c:	add	x1, x1, #0xa88
  407650:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  407654:	ldr	w0, [x0, #792]
  407658:	bl	402380 <errx@plt>
  40765c:	add	x1, sp, #0x38
  407660:	mov	x0, x19
  407664:	bl	401f30 <strtod@plt>
  407668:	ldr	w0, [x20]
  40766c:	cbnz	w0, 407698 <ferror@plt+0x5228>
  407670:	ldr	x0, [sp, #56]
  407674:	cmp	x0, x19
  407678:	b.eq	407640 <ferror@plt+0x51d0>  // b.none
  40767c:	cbz	x0, 407688 <ferror@plt+0x5218>
  407680:	ldrsb	w0, [x0]
  407684:	cbnz	w0, 407640 <ferror@plt+0x51d0>
  407688:	ldp	x19, x20, [sp, #16]
  40768c:	ldr	x21, [sp, #32]
  407690:	ldp	x29, x30, [sp], #64
  407694:	ret
  407698:	cmp	w0, #0x22
  40769c:	b.ne	407640 <ferror@plt+0x51d0>  // b.any
  4076a0:	mov	x3, x19
  4076a4:	mov	x2, x21
  4076a8:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4076ac:	add	x1, x1, #0xa88
  4076b0:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4076b4:	ldr	w0, [x0, #792]
  4076b8:	bl	402440 <err@plt>
  4076bc:	stp	x29, x30, [sp, #-64]!
  4076c0:	mov	x29, sp
  4076c4:	stp	x19, x20, [sp, #16]
  4076c8:	str	x21, [sp, #32]
  4076cc:	mov	x19, x0
  4076d0:	mov	x21, x1
  4076d4:	str	xzr, [sp, #56]
  4076d8:	bl	4023e0 <__errno_location@plt>
  4076dc:	str	wzr, [x0]
  4076e0:	cbz	x19, 4076f0 <ferror@plt+0x5280>
  4076e4:	mov	x20, x0
  4076e8:	ldrsb	w0, [x19]
  4076ec:	cbnz	w0, 40770c <ferror@plt+0x529c>
  4076f0:	mov	x3, x19
  4076f4:	mov	x2, x21
  4076f8:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4076fc:	add	x1, x1, #0xa88
  407700:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  407704:	ldr	w0, [x0, #792]
  407708:	bl	402380 <errx@plt>
  40770c:	mov	w2, #0xa                   	// #10
  407710:	add	x1, sp, #0x38
  407714:	mov	x0, x19
  407718:	bl	402240 <strtol@plt>
  40771c:	ldr	w1, [x20]
  407720:	cbnz	w1, 40774c <ferror@plt+0x52dc>
  407724:	ldr	x1, [sp, #56]
  407728:	cmp	x1, x19
  40772c:	b.eq	4076f0 <ferror@plt+0x5280>  // b.none
  407730:	cbz	x1, 40773c <ferror@plt+0x52cc>
  407734:	ldrsb	w1, [x1]
  407738:	cbnz	w1, 4076f0 <ferror@plt+0x5280>
  40773c:	ldp	x19, x20, [sp, #16]
  407740:	ldr	x21, [sp, #32]
  407744:	ldp	x29, x30, [sp], #64
  407748:	ret
  40774c:	cmp	w1, #0x22
  407750:	b.ne	4076f0 <ferror@plt+0x5280>  // b.any
  407754:	mov	x3, x19
  407758:	mov	x2, x21
  40775c:	adrp	x1, 409000 <ferror@plt+0x6b90>
  407760:	add	x1, x1, #0xa88
  407764:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  407768:	ldr	w0, [x0, #792]
  40776c:	bl	402440 <err@plt>
  407770:	stp	x29, x30, [sp, #-64]!
  407774:	mov	x29, sp
  407778:	stp	x19, x20, [sp, #16]
  40777c:	str	x21, [sp, #32]
  407780:	mov	x19, x0
  407784:	mov	x21, x1
  407788:	str	xzr, [sp, #56]
  40778c:	bl	4023e0 <__errno_location@plt>
  407790:	str	wzr, [x0]
  407794:	cbz	x19, 4077a4 <ferror@plt+0x5334>
  407798:	mov	x20, x0
  40779c:	ldrsb	w0, [x19]
  4077a0:	cbnz	w0, 4077c0 <ferror@plt+0x5350>
  4077a4:	mov	x3, x19
  4077a8:	mov	x2, x21
  4077ac:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4077b0:	add	x1, x1, #0xa88
  4077b4:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4077b8:	ldr	w0, [x0, #792]
  4077bc:	bl	402380 <errx@plt>
  4077c0:	mov	w2, #0xa                   	// #10
  4077c4:	add	x1, sp, #0x38
  4077c8:	mov	x0, x19
  4077cc:	bl	401e90 <strtoul@plt>
  4077d0:	ldr	w1, [x20]
  4077d4:	cbnz	w1, 407800 <ferror@plt+0x5390>
  4077d8:	ldr	x1, [sp, #56]
  4077dc:	cmp	x1, x19
  4077e0:	b.eq	4077a4 <ferror@plt+0x5334>  // b.none
  4077e4:	cbz	x1, 4077f0 <ferror@plt+0x5380>
  4077e8:	ldrsb	w1, [x1]
  4077ec:	cbnz	w1, 4077a4 <ferror@plt+0x5334>
  4077f0:	ldp	x19, x20, [sp, #16]
  4077f4:	ldr	x21, [sp, #32]
  4077f8:	ldp	x29, x30, [sp], #64
  4077fc:	ret
  407800:	cmp	w1, #0x22
  407804:	b.ne	4077a4 <ferror@plt+0x5334>  // b.any
  407808:	mov	x3, x19
  40780c:	mov	x2, x21
  407810:	adrp	x1, 409000 <ferror@plt+0x6b90>
  407814:	add	x1, x1, #0xa88
  407818:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  40781c:	ldr	w0, [x0, #792]
  407820:	bl	402440 <err@plt>
  407824:	stp	x29, x30, [sp, #-48]!
  407828:	mov	x29, sp
  40782c:	stp	x19, x20, [sp, #16]
  407830:	mov	x20, x0
  407834:	mov	x19, x1
  407838:	add	x1, sp, #0x28
  40783c:	bl	407180 <ferror@plt+0x4d10>
  407840:	cbz	w0, 40786c <ferror@plt+0x53fc>
  407844:	bl	4023e0 <__errno_location@plt>
  407848:	ldr	w0, [x0]
  40784c:	cbz	w0, 40787c <ferror@plt+0x540c>
  407850:	mov	x3, x20
  407854:	mov	x2, x19
  407858:	adrp	x1, 409000 <ferror@plt+0x6b90>
  40785c:	add	x1, x1, #0xa88
  407860:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  407864:	ldr	w0, [x0, #792]
  407868:	bl	402440 <err@plt>
  40786c:	ldr	x0, [sp, #40]
  407870:	ldp	x19, x20, [sp, #16]
  407874:	ldp	x29, x30, [sp], #48
  407878:	ret
  40787c:	mov	x3, x20
  407880:	mov	x2, x19
  407884:	adrp	x1, 409000 <ferror@plt+0x6b90>
  407888:	add	x1, x1, #0xa88
  40788c:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  407890:	ldr	w0, [x0, #792]
  407894:	bl	402380 <errx@plt>
  407898:	stp	x29, x30, [sp, #-32]!
  40789c:	mov	x29, sp
  4078a0:	str	x19, [sp, #16]
  4078a4:	mov	x19, x1
  4078a8:	mov	x1, x2
  4078ac:	bl	40760c <ferror@plt+0x519c>
  4078b0:	fcvtzs	d1, d0
  4078b4:	str	d1, [x19]
  4078b8:	scvtf	d1, d1
  4078bc:	fsub	d0, d0, d1
  4078c0:	mov	x0, #0x848000000000        	// #145685290680320
  4078c4:	movk	x0, #0x412e, lsl #48
  4078c8:	fmov	d1, x0
  4078cc:	fmul	d0, d0, d1
  4078d0:	fcvtzs	d0, d0
  4078d4:	str	d0, [x19, #8]
  4078d8:	ldr	x19, [sp, #16]
  4078dc:	ldp	x29, x30, [sp], #32
  4078e0:	ret
  4078e4:	mov	w2, w0
  4078e8:	mov	x0, x1
  4078ec:	and	w1, w2, #0xf000
  4078f0:	cmp	w1, #0x4, lsl #12
  4078f4:	b.eq	40793c <ferror@plt+0x54cc>  // b.none
  4078f8:	cmp	w1, #0xa, lsl #12
  4078fc:	b.eq	407a68 <ferror@plt+0x55f8>  // b.none
  407900:	cmp	w1, #0x2, lsl #12
  407904:	b.eq	407a78 <ferror@plt+0x5608>  // b.none
  407908:	cmp	w1, #0x6, lsl #12
  40790c:	b.eq	407a88 <ferror@plt+0x5618>  // b.none
  407910:	cmp	w1, #0xc, lsl #12
  407914:	b.eq	407a98 <ferror@plt+0x5628>  // b.none
  407918:	cmp	w1, #0x1, lsl #12
  40791c:	b.eq	407aa8 <ferror@plt+0x5638>  // b.none
  407920:	mov	w3, #0x0                   	// #0
  407924:	cmp	w1, #0x8, lsl #12
  407928:	b.ne	407948 <ferror@plt+0x54d8>  // b.any
  40792c:	mov	w1, #0x2d                  	// #45
  407930:	strb	w1, [x0]
  407934:	mov	w3, #0x1                   	// #1
  407938:	b	407948 <ferror@plt+0x54d8>
  40793c:	mov	w1, #0x64                  	// #100
  407940:	strb	w1, [x0]
  407944:	mov	w3, #0x1                   	// #1
  407948:	tst	x2, #0x100
  40794c:	mov	w1, #0x72                  	// #114
  407950:	mov	w4, #0x2d                  	// #45
  407954:	csel	w1, w1, w4, ne  // ne = any
  407958:	add	w4, w3, #0x1
  40795c:	and	x5, x3, #0xffff
  407960:	strb	w1, [x0, x5]
  407964:	tst	x2, #0x80
  407968:	mov	w5, #0x77                  	// #119
  40796c:	mov	w1, #0x2d                  	// #45
  407970:	csel	w5, w5, w1, ne  // ne = any
  407974:	add	w1, w3, #0x2
  407978:	and	w1, w1, #0xffff
  40797c:	and	x4, x4, #0x3
  407980:	strb	w5, [x0, x4]
  407984:	tbz	w2, #11, 407ab8 <ferror@plt+0x5648>
  407988:	tst	x2, #0x40
  40798c:	mov	w5, #0x73                  	// #115
  407990:	mov	w4, #0x53                  	// #83
  407994:	csel	w5, w5, w4, ne  // ne = any
  407998:	add	w4, w3, #0x3
  40799c:	and	x1, x1, #0xffff
  4079a0:	strb	w5, [x0, x1]
  4079a4:	tst	x2, #0x20
  4079a8:	mov	w5, #0x72                  	// #114
  4079ac:	mov	w1, #0x2d                  	// #45
  4079b0:	csel	w5, w5, w1, ne  // ne = any
  4079b4:	add	w1, w3, #0x4
  4079b8:	and	x4, x4, #0x7
  4079bc:	strb	w5, [x0, x4]
  4079c0:	tst	x2, #0x10
  4079c4:	mov	w5, #0x77                  	// #119
  4079c8:	mov	w4, #0x2d                  	// #45
  4079cc:	csel	w5, w5, w4, ne  // ne = any
  4079d0:	add	w4, w3, #0x5
  4079d4:	and	w4, w4, #0xffff
  4079d8:	and	x1, x1, #0xf
  4079dc:	strb	w5, [x0, x1]
  4079e0:	tbz	w2, #10, 407acc <ferror@plt+0x565c>
  4079e4:	tst	x2, #0x8
  4079e8:	mov	w5, #0x73                  	// #115
  4079ec:	mov	w1, #0x53                  	// #83
  4079f0:	csel	w5, w5, w1, ne  // ne = any
  4079f4:	add	w1, w3, #0x6
  4079f8:	and	x4, x4, #0xffff
  4079fc:	strb	w5, [x0, x4]
  407a00:	tst	x2, #0x4
  407a04:	mov	w5, #0x72                  	// #114
  407a08:	mov	w4, #0x2d                  	// #45
  407a0c:	csel	w5, w5, w4, ne  // ne = any
  407a10:	add	w4, w3, #0x7
  407a14:	and	x1, x1, #0xf
  407a18:	strb	w5, [x0, x1]
  407a1c:	tst	x2, #0x2
  407a20:	mov	w5, #0x77                  	// #119
  407a24:	mov	w1, #0x2d                  	// #45
  407a28:	csel	w5, w5, w1, ne  // ne = any
  407a2c:	add	w1, w3, #0x8
  407a30:	and	w1, w1, #0xffff
  407a34:	and	x4, x4, #0xf
  407a38:	strb	w5, [x0, x4]
  407a3c:	tbz	w2, #9, 407ae0 <ferror@plt+0x5670>
  407a40:	tst	x2, #0x1
  407a44:	mov	w2, #0x74                  	// #116
  407a48:	mov	w4, #0x54                  	// #84
  407a4c:	csel	w2, w2, w4, ne  // ne = any
  407a50:	and	x1, x1, #0xffff
  407a54:	strb	w2, [x0, x1]
  407a58:	add	w3, w3, #0x9
  407a5c:	and	x3, x3, #0xffff
  407a60:	strb	wzr, [x0, x3]
  407a64:	ret
  407a68:	mov	w1, #0x6c                  	// #108
  407a6c:	strb	w1, [x0]
  407a70:	mov	w3, #0x1                   	// #1
  407a74:	b	407948 <ferror@plt+0x54d8>
  407a78:	mov	w1, #0x63                  	// #99
  407a7c:	strb	w1, [x0]
  407a80:	mov	w3, #0x1                   	// #1
  407a84:	b	407948 <ferror@plt+0x54d8>
  407a88:	mov	w1, #0x62                  	// #98
  407a8c:	strb	w1, [x0]
  407a90:	mov	w3, #0x1                   	// #1
  407a94:	b	407948 <ferror@plt+0x54d8>
  407a98:	mov	w1, #0x73                  	// #115
  407a9c:	strb	w1, [x0]
  407aa0:	mov	w3, #0x1                   	// #1
  407aa4:	b	407948 <ferror@plt+0x54d8>
  407aa8:	mov	w1, #0x70                  	// #112
  407aac:	strb	w1, [x0]
  407ab0:	mov	w3, #0x1                   	// #1
  407ab4:	b	407948 <ferror@plt+0x54d8>
  407ab8:	tst	x2, #0x40
  407abc:	mov	w5, #0x78                  	// #120
  407ac0:	mov	w4, #0x2d                  	// #45
  407ac4:	csel	w5, w5, w4, ne  // ne = any
  407ac8:	b	407998 <ferror@plt+0x5528>
  407acc:	tst	x2, #0x8
  407ad0:	mov	w5, #0x78                  	// #120
  407ad4:	mov	w1, #0x2d                  	// #45
  407ad8:	csel	w5, w5, w1, ne  // ne = any
  407adc:	b	4079f4 <ferror@plt+0x5584>
  407ae0:	tst	x2, #0x1
  407ae4:	mov	w2, #0x78                  	// #120
  407ae8:	mov	w4, #0x2d                  	// #45
  407aec:	csel	w2, w2, w4, ne  // ne = any
  407af0:	b	407a50 <ferror@plt+0x55e0>
  407af4:	stp	x29, x30, [sp, #-80]!
  407af8:	mov	x29, sp
  407afc:	stp	x19, x20, [sp, #16]
  407b00:	add	x5, sp, #0x28
  407b04:	tbz	w0, #1, 407b14 <ferror@plt+0x56a4>
  407b08:	mov	w2, #0x20                  	// #32
  407b0c:	strb	w2, [sp, #40]
  407b10:	add	x5, sp, #0x29
  407b14:	cmp	x1, #0x3ff
  407b18:	b.ls	407ca8 <ferror@plt+0x5838>  // b.plast
  407b1c:	mov	x2, #0xfffff               	// #1048575
  407b20:	cmp	x1, x2
  407b24:	b.ls	407bc0 <ferror@plt+0x5750>  // b.plast
  407b28:	mov	x2, #0x3fffffff            	// #1073741823
  407b2c:	cmp	x1, x2
  407b30:	b.ls	407bc8 <ferror@plt+0x5758>  // b.plast
  407b34:	mov	x2, #0xffffffffff          	// #1099511627775
  407b38:	cmp	x1, x2
  407b3c:	b.ls	407bd0 <ferror@plt+0x5760>  // b.plast
  407b40:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  407b44:	cmp	x1, x2
  407b48:	b.ls	407bd8 <ferror@plt+0x5768>  // b.plast
  407b4c:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  407b50:	cmp	x1, x2
  407b54:	mov	w19, #0x3c                  	// #60
  407b58:	mov	w2, #0x46                  	// #70
  407b5c:	csel	w19, w19, w2, ls  // ls = plast
  407b60:	sub	w4, w19, #0xa
  407b64:	mov	w3, #0x6667                	// #26215
  407b68:	movk	w3, #0x6666, lsl #16
  407b6c:	smull	x3, w4, w3
  407b70:	asr	x3, x3, #34
  407b74:	sub	w3, w3, w4, asr #31
  407b78:	adrp	x2, 409000 <ferror@plt+0x6b90>
  407b7c:	add	x2, x2, #0xac0
  407b80:	ldrsb	w3, [x2, w3, sxtw]
  407b84:	lsr	x20, x1, x4
  407b88:	mov	x2, #0xffffffffffffffff    	// #-1
  407b8c:	lsl	x2, x2, x4
  407b90:	bic	x1, x1, x2
  407b94:	strb	w3, [x5]
  407b98:	and	w2, w0, #0x1
  407b9c:	cmp	w3, #0x42
  407ba0:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  407ba4:	b.eq	407cbc <ferror@plt+0x584c>  // b.none
  407ba8:	mov	w2, #0x69                  	// #105
  407bac:	strb	w2, [x5, #1]
  407bb0:	add	x2, x5, #0x3
  407bb4:	mov	w3, #0x42                  	// #66
  407bb8:	strb	w3, [x5, #2]
  407bbc:	b	407cc0 <ferror@plt+0x5850>
  407bc0:	mov	w19, #0x14                  	// #20
  407bc4:	b	407b60 <ferror@plt+0x56f0>
  407bc8:	mov	w19, #0x1e                  	// #30
  407bcc:	b	407b60 <ferror@plt+0x56f0>
  407bd0:	mov	w19, #0x28                  	// #40
  407bd4:	b	407b60 <ferror@plt+0x56f0>
  407bd8:	mov	w19, #0x32                  	// #50
  407bdc:	b	407b60 <ferror@plt+0x56f0>
  407be0:	sub	w19, w19, #0x14
  407be4:	lsr	x19, x1, x19
  407be8:	add	x19, x19, #0x32
  407bec:	lsr	x19, x19, #2
  407bf0:	mov	x0, #0xf5c3                	// #62915
  407bf4:	movk	x0, #0x5c28, lsl #16
  407bf8:	movk	x0, #0xc28f, lsl #32
  407bfc:	movk	x0, #0x28f5, lsl #48
  407c00:	umulh	x19, x19, x0
  407c04:	lsr	x19, x19, #2
  407c08:	cmp	x19, #0xa
  407c0c:	b.eq	407c5c <ferror@plt+0x57ec>  // b.none
  407c10:	cbz	x19, 407c60 <ferror@plt+0x57f0>
  407c14:	bl	401fe0 <localeconv@plt>
  407c18:	cbz	x0, 407c90 <ferror@plt+0x5820>
  407c1c:	ldr	x4, [x0]
  407c20:	cbz	x4, 407c9c <ferror@plt+0x582c>
  407c24:	ldrsb	w1, [x4]
  407c28:	adrp	x0, 409000 <ferror@plt+0x6b90>
  407c2c:	add	x0, x0, #0xab8
  407c30:	cmp	w1, #0x0
  407c34:	csel	x4, x0, x4, eq  // eq = none
  407c38:	add	x6, sp, #0x28
  407c3c:	mov	x5, x19
  407c40:	mov	w3, w20
  407c44:	adrp	x2, 409000 <ferror@plt+0x6b90>
  407c48:	add	x2, x2, #0xac8
  407c4c:	mov	x1, #0x20                  	// #32
  407c50:	add	x0, sp, #0x30
  407c54:	bl	401fd0 <snprintf@plt>
  407c58:	b	407c7c <ferror@plt+0x580c>
  407c5c:	add	w20, w20, #0x1
  407c60:	add	x4, sp, #0x28
  407c64:	mov	w3, w20
  407c68:	adrp	x2, 409000 <ferror@plt+0x6b90>
  407c6c:	add	x2, x2, #0xad8
  407c70:	mov	x1, #0x20                  	// #32
  407c74:	add	x0, sp, #0x30
  407c78:	bl	401fd0 <snprintf@plt>
  407c7c:	add	x0, sp, #0x30
  407c80:	bl	402160 <strdup@plt>
  407c84:	ldp	x19, x20, [sp, #16]
  407c88:	ldp	x29, x30, [sp], #80
  407c8c:	ret
  407c90:	adrp	x4, 409000 <ferror@plt+0x6b90>
  407c94:	add	x4, x4, #0xab8
  407c98:	b	407c38 <ferror@plt+0x57c8>
  407c9c:	adrp	x4, 409000 <ferror@plt+0x6b90>
  407ca0:	add	x4, x4, #0xab8
  407ca4:	b	407c38 <ferror@plt+0x57c8>
  407ca8:	mov	w20, w1
  407cac:	mov	w1, #0x42                  	// #66
  407cb0:	strb	w1, [x5]
  407cb4:	mov	w19, #0xa                   	// #10
  407cb8:	mov	x1, #0x0                   	// #0
  407cbc:	add	x2, x5, #0x1
  407cc0:	strb	wzr, [x2]
  407cc4:	cbz	x1, 407c60 <ferror@plt+0x57f0>
  407cc8:	tbz	w0, #2, 407be0 <ferror@plt+0x5770>
  407ccc:	sub	w19, w19, #0x14
  407cd0:	lsr	x19, x1, x19
  407cd4:	add	x19, x19, #0x5
  407cd8:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  407cdc:	movk	x0, #0xcccd
  407ce0:	umulh	x19, x19, x0
  407ce4:	lsr	x19, x19, #3
  407ce8:	umulh	x0, x19, x0
  407cec:	lsr	x0, x0, #3
  407cf0:	add	x0, x0, x0, lsl #2
  407cf4:	cmp	x19, x0, lsl #1
  407cf8:	b.ne	407c10 <ferror@plt+0x57a0>  // b.any
  407cfc:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  407d00:	movk	x0, #0xcccd
  407d04:	umulh	x19, x19, x0
  407d08:	lsr	x19, x19, #3
  407d0c:	b	407c10 <ferror@plt+0x57a0>
  407d10:	cbz	x0, 407df0 <ferror@plt+0x5980>
  407d14:	stp	x29, x30, [sp, #-64]!
  407d18:	mov	x29, sp
  407d1c:	stp	x19, x20, [sp, #16]
  407d20:	stp	x21, x22, [sp, #32]
  407d24:	stp	x23, x24, [sp, #48]
  407d28:	mov	x19, x0
  407d2c:	mov	x24, x1
  407d30:	mov	x22, x2
  407d34:	mov	x23, x3
  407d38:	ldrsb	w4, [x0]
  407d3c:	cbz	w4, 407df8 <ferror@plt+0x5988>
  407d40:	cmp	x1, #0x0
  407d44:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  407d48:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  407d4c:	b.eq	407e00 <ferror@plt+0x5990>  // b.none
  407d50:	mov	x21, #0x0                   	// #0
  407d54:	mov	x0, #0x0                   	// #0
  407d58:	b	407db0 <ferror@plt+0x5940>
  407d5c:	ldrsb	w1, [x19, #1]
  407d60:	mov	x20, x19
  407d64:	cbnz	w1, 407d6c <ferror@plt+0x58fc>
  407d68:	add	x20, x19, #0x1
  407d6c:	cmp	x0, #0x0
  407d70:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  407d74:	b.eq	407da8 <ferror@plt+0x5938>  // b.none
  407d78:	cmp	x0, x20
  407d7c:	b.cs	407e10 <ferror@plt+0x59a0>  // b.hs, b.nlast
  407d80:	sub	x1, x20, x0
  407d84:	blr	x23
  407d88:	cmn	w0, #0x1
  407d8c:	b.eq	407ddc <ferror@plt+0x596c>  // b.none
  407d90:	add	x1, x21, #0x1
  407d94:	str	w0, [x24, x21, lsl #2]
  407d98:	ldrsb	w0, [x20]
  407d9c:	cbz	w0, 407dd4 <ferror@plt+0x5964>
  407da0:	mov	x21, x1
  407da4:	mov	x0, #0x0                   	// #0
  407da8:	ldrsb	w4, [x19, #1]!
  407dac:	cbz	w4, 407dd8 <ferror@plt+0x5968>
  407db0:	cmp	x22, x21
  407db4:	b.ls	407e08 <ferror@plt+0x5998>  // b.plast
  407db8:	cmp	x0, #0x0
  407dbc:	csel	x0, x0, x19, ne  // ne = any
  407dc0:	cmp	w4, #0x2c
  407dc4:	b.eq	407d5c <ferror@plt+0x58ec>  // b.none
  407dc8:	ldrsb	w1, [x19, #1]
  407dcc:	cbz	w1, 407d68 <ferror@plt+0x58f8>
  407dd0:	b	407da8 <ferror@plt+0x5938>
  407dd4:	mov	x21, x1
  407dd8:	mov	w0, w21
  407ddc:	ldp	x19, x20, [sp, #16]
  407de0:	ldp	x21, x22, [sp, #32]
  407de4:	ldp	x23, x24, [sp, #48]
  407de8:	ldp	x29, x30, [sp], #64
  407dec:	ret
  407df0:	mov	w0, #0xffffffff            	// #-1
  407df4:	ret
  407df8:	mov	w0, #0xffffffff            	// #-1
  407dfc:	b	407ddc <ferror@plt+0x596c>
  407e00:	mov	w0, #0xffffffff            	// #-1
  407e04:	b	407ddc <ferror@plt+0x596c>
  407e08:	mov	w0, #0xfffffffe            	// #-2
  407e0c:	b	407ddc <ferror@plt+0x596c>
  407e10:	mov	w0, #0xffffffff            	// #-1
  407e14:	b	407ddc <ferror@plt+0x596c>
  407e18:	cbz	x0, 407e90 <ferror@plt+0x5a20>
  407e1c:	stp	x29, x30, [sp, #-32]!
  407e20:	mov	x29, sp
  407e24:	str	x19, [sp, #16]
  407e28:	mov	x19, x3
  407e2c:	mov	x3, x4
  407e30:	ldrsb	w4, [x0]
  407e34:	cmp	x19, #0x0
  407e38:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  407e3c:	b.eq	407e98 <ferror@plt+0x5a28>  // b.none
  407e40:	ldr	x5, [x19]
  407e44:	cmp	x5, x2
  407e48:	b.hi	407ea0 <ferror@plt+0x5a30>  // b.pmore
  407e4c:	cmp	w4, #0x2b
  407e50:	b.eq	407e88 <ferror@plt+0x5a18>  // b.none
  407e54:	str	xzr, [x19]
  407e58:	ldr	x4, [x19]
  407e5c:	sub	x2, x2, x4
  407e60:	add	x1, x1, x4, lsl #2
  407e64:	bl	407d10 <ferror@plt+0x58a0>
  407e68:	cmp	w0, #0x0
  407e6c:	b.le	407e7c <ferror@plt+0x5a0c>
  407e70:	ldr	x1, [x19]
  407e74:	add	x1, x1, w0, sxtw
  407e78:	str	x1, [x19]
  407e7c:	ldr	x19, [sp, #16]
  407e80:	ldp	x29, x30, [sp], #32
  407e84:	ret
  407e88:	add	x0, x0, #0x1
  407e8c:	b	407e58 <ferror@plt+0x59e8>
  407e90:	mov	w0, #0xffffffff            	// #-1
  407e94:	ret
  407e98:	mov	w0, #0xffffffff            	// #-1
  407e9c:	b	407e7c <ferror@plt+0x5a0c>
  407ea0:	mov	w0, #0xffffffff            	// #-1
  407ea4:	b	407e7c <ferror@plt+0x5a0c>
  407ea8:	cmp	x2, #0x0
  407eac:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  407eb0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  407eb4:	b.eq	407f90 <ferror@plt+0x5b20>  // b.none
  407eb8:	stp	x29, x30, [sp, #-64]!
  407ebc:	mov	x29, sp
  407ec0:	stp	x19, x20, [sp, #16]
  407ec4:	stp	x21, x22, [sp, #32]
  407ec8:	str	x23, [sp, #48]
  407ecc:	mov	x19, x0
  407ed0:	mov	x21, x1
  407ed4:	mov	x22, x2
  407ed8:	mov	x0, #0x0                   	// #0
  407edc:	mov	w23, #0x1                   	// #1
  407ee0:	b	407f54 <ferror@plt+0x5ae4>
  407ee4:	ldrsb	w1, [x19, #1]
  407ee8:	mov	x20, x19
  407eec:	cbnz	w1, 407ef4 <ferror@plt+0x5a84>
  407ef0:	add	x20, x19, #0x1
  407ef4:	cmp	x0, #0x0
  407ef8:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  407efc:	b.eq	407f50 <ferror@plt+0x5ae0>  // b.none
  407f00:	cmp	x0, x20
  407f04:	b.cs	407f98 <ferror@plt+0x5b28>  // b.hs, b.nlast
  407f08:	sub	x1, x20, x0
  407f0c:	blr	x22
  407f10:	tbnz	w0, #31, 407f7c <ferror@plt+0x5b0c>
  407f14:	add	w1, w0, #0x7
  407f18:	cmp	w0, #0x0
  407f1c:	csel	w1, w1, w0, lt  // lt = tstop
  407f20:	asr	w1, w1, #3
  407f24:	negs	w3, w0
  407f28:	and	w0, w0, #0x7
  407f2c:	and	w3, w3, #0x7
  407f30:	csneg	w0, w0, w3, mi  // mi = first
  407f34:	lsl	w3, w23, w0
  407f38:	ldrb	w0, [x21, w1, sxtw]
  407f3c:	orr	w3, w3, w0
  407f40:	strb	w3, [x21, w1, sxtw]
  407f44:	ldrsb	w0, [x20]
  407f48:	cbz	w0, 407fa0 <ferror@plt+0x5b30>
  407f4c:	mov	x0, #0x0                   	// #0
  407f50:	add	x19, x19, #0x1
  407f54:	ldrsb	w1, [x19]
  407f58:	cbz	w1, 407f78 <ferror@plt+0x5b08>
  407f5c:	cmp	x0, #0x0
  407f60:	csel	x0, x0, x19, ne  // ne = any
  407f64:	cmp	w1, #0x2c
  407f68:	b.eq	407ee4 <ferror@plt+0x5a74>  // b.none
  407f6c:	ldrsb	w1, [x19, #1]
  407f70:	cbz	w1, 407ef0 <ferror@plt+0x5a80>
  407f74:	b	407f50 <ferror@plt+0x5ae0>
  407f78:	mov	w0, #0x0                   	// #0
  407f7c:	ldp	x19, x20, [sp, #16]
  407f80:	ldp	x21, x22, [sp, #32]
  407f84:	ldr	x23, [sp, #48]
  407f88:	ldp	x29, x30, [sp], #64
  407f8c:	ret
  407f90:	mov	w0, #0xffffffea            	// #-22
  407f94:	ret
  407f98:	mov	w0, #0xffffffff            	// #-1
  407f9c:	b	407f7c <ferror@plt+0x5b0c>
  407fa0:	mov	w0, #0x0                   	// #0
  407fa4:	b	407f7c <ferror@plt+0x5b0c>
  407fa8:	cmp	x2, #0x0
  407fac:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  407fb0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  407fb4:	b.eq	408060 <ferror@plt+0x5bf0>  // b.none
  407fb8:	stp	x29, x30, [sp, #-48]!
  407fbc:	mov	x29, sp
  407fc0:	stp	x19, x20, [sp, #16]
  407fc4:	stp	x21, x22, [sp, #32]
  407fc8:	mov	x19, x0
  407fcc:	mov	x21, x1
  407fd0:	mov	x22, x2
  407fd4:	mov	x0, #0x0                   	// #0
  407fd8:	b	408028 <ferror@plt+0x5bb8>
  407fdc:	ldrsb	w1, [x19, #1]
  407fe0:	mov	x20, x19
  407fe4:	cbnz	w1, 407fec <ferror@plt+0x5b7c>
  407fe8:	add	x20, x19, #0x1
  407fec:	cmp	x0, #0x0
  407ff0:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  407ff4:	b.eq	408024 <ferror@plt+0x5bb4>  // b.none
  407ff8:	cmp	x0, x20
  407ffc:	b.cs	408068 <ferror@plt+0x5bf8>  // b.hs, b.nlast
  408000:	sub	x1, x20, x0
  408004:	blr	x22
  408008:	tbnz	x0, #63, 408050 <ferror@plt+0x5be0>
  40800c:	ldr	x3, [x21]
  408010:	orr	x0, x3, x0
  408014:	str	x0, [x21]
  408018:	ldrsb	w0, [x20]
  40801c:	cbz	w0, 408070 <ferror@plt+0x5c00>
  408020:	mov	x0, #0x0                   	// #0
  408024:	add	x19, x19, #0x1
  408028:	ldrsb	w3, [x19]
  40802c:	cbz	w3, 40804c <ferror@plt+0x5bdc>
  408030:	cmp	x0, #0x0
  408034:	csel	x0, x0, x19, ne  // ne = any
  408038:	cmp	w3, #0x2c
  40803c:	b.eq	407fdc <ferror@plt+0x5b6c>  // b.none
  408040:	ldrsb	w1, [x19, #1]
  408044:	cbz	w1, 407fe8 <ferror@plt+0x5b78>
  408048:	b	408024 <ferror@plt+0x5bb4>
  40804c:	mov	w0, #0x0                   	// #0
  408050:	ldp	x19, x20, [sp, #16]
  408054:	ldp	x21, x22, [sp, #32]
  408058:	ldp	x29, x30, [sp], #48
  40805c:	ret
  408060:	mov	w0, #0xffffffea            	// #-22
  408064:	ret
  408068:	mov	w0, #0xffffffff            	// #-1
  40806c:	b	408050 <ferror@plt+0x5be0>
  408070:	mov	w0, #0x0                   	// #0
  408074:	b	408050 <ferror@plt+0x5be0>
  408078:	stp	x29, x30, [sp, #-80]!
  40807c:	mov	x29, sp
  408080:	str	xzr, [sp, #72]
  408084:	cbz	x0, 4081d0 <ferror@plt+0x5d60>
  408088:	stp	x19, x20, [sp, #16]
  40808c:	stp	x21, x22, [sp, #32]
  408090:	str	x23, [sp, #48]
  408094:	mov	x19, x0
  408098:	mov	x23, x1
  40809c:	mov	x20, x2
  4080a0:	mov	w21, w3
  4080a4:	str	w3, [x1]
  4080a8:	str	w3, [x2]
  4080ac:	bl	4023e0 <__errno_location@plt>
  4080b0:	mov	x22, x0
  4080b4:	str	wzr, [x0]
  4080b8:	ldrsb	w0, [x19]
  4080bc:	cmp	w0, #0x3a
  4080c0:	b.eq	40811c <ferror@plt+0x5cac>  // b.none
  4080c4:	mov	w2, #0xa                   	// #10
  4080c8:	add	x1, sp, #0x48
  4080cc:	mov	x0, x19
  4080d0:	bl	402240 <strtol@plt>
  4080d4:	str	w0, [x23]
  4080d8:	str	w0, [x20]
  4080dc:	ldr	w0, [x22]
  4080e0:	cbnz	w0, 408200 <ferror@plt+0x5d90>
  4080e4:	ldr	x1, [sp, #72]
  4080e8:	cmp	x1, #0x0
  4080ec:	ccmp	x1, x19, #0x4, ne  // ne = any
  4080f0:	b.eq	408214 <ferror@plt+0x5da4>  // b.none
  4080f4:	ldrsb	w2, [x1]
  4080f8:	cmp	w2, #0x3a
  4080fc:	b.eq	408164 <ferror@plt+0x5cf4>  // b.none
  408100:	cmp	w2, #0x2d
  408104:	b.eq	408180 <ferror@plt+0x5d10>  // b.none
  408108:	ldp	x19, x20, [sp, #16]
  40810c:	ldp	x21, x22, [sp, #32]
  408110:	ldr	x23, [sp, #48]
  408114:	ldp	x29, x30, [sp], #80
  408118:	ret
  40811c:	add	x19, x19, #0x1
  408120:	mov	w2, #0xa                   	// #10
  408124:	add	x1, sp, #0x48
  408128:	mov	x0, x19
  40812c:	bl	402240 <strtol@plt>
  408130:	str	w0, [x20]
  408134:	ldr	w0, [x22]
  408138:	cbnz	w0, 4081d8 <ferror@plt+0x5d68>
  40813c:	ldr	x0, [sp, #72]
  408140:	cbz	x0, 4081ec <ferror@plt+0x5d7c>
  408144:	ldrsb	w1, [x0]
  408148:	cmp	w1, #0x0
  40814c:	ccmp	x0, x19, #0x4, eq  // eq = none
  408150:	csetm	w0, eq  // eq = none
  408154:	ldp	x19, x20, [sp, #16]
  408158:	ldp	x21, x22, [sp, #32]
  40815c:	ldr	x23, [sp, #48]
  408160:	b	408114 <ferror@plt+0x5ca4>
  408164:	ldrsb	w2, [x1, #1]
  408168:	cbnz	w2, 408180 <ferror@plt+0x5d10>
  40816c:	str	w21, [x20]
  408170:	ldp	x19, x20, [sp, #16]
  408174:	ldp	x21, x22, [sp, #32]
  408178:	ldr	x23, [sp, #48]
  40817c:	b	408114 <ferror@plt+0x5ca4>
  408180:	add	x19, x1, #0x1
  408184:	str	xzr, [sp, #72]
  408188:	str	wzr, [x22]
  40818c:	mov	w2, #0xa                   	// #10
  408190:	add	x1, sp, #0x48
  408194:	mov	x0, x19
  408198:	bl	402240 <strtol@plt>
  40819c:	str	w0, [x20]
  4081a0:	ldr	w0, [x22]
  4081a4:	cbnz	w0, 408228 <ferror@plt+0x5db8>
  4081a8:	ldr	x0, [sp, #72]
  4081ac:	cbz	x0, 40823c <ferror@plt+0x5dcc>
  4081b0:	ldrsb	w1, [x0]
  4081b4:	cmp	w1, #0x0
  4081b8:	ccmp	x0, x19, #0x4, eq  // eq = none
  4081bc:	csetm	w0, eq  // eq = none
  4081c0:	ldp	x19, x20, [sp, #16]
  4081c4:	ldp	x21, x22, [sp, #32]
  4081c8:	ldr	x23, [sp, #48]
  4081cc:	b	408114 <ferror@plt+0x5ca4>
  4081d0:	mov	w0, #0x0                   	// #0
  4081d4:	b	408114 <ferror@plt+0x5ca4>
  4081d8:	mov	w0, #0xffffffff            	// #-1
  4081dc:	ldp	x19, x20, [sp, #16]
  4081e0:	ldp	x21, x22, [sp, #32]
  4081e4:	ldr	x23, [sp, #48]
  4081e8:	b	408114 <ferror@plt+0x5ca4>
  4081ec:	mov	w0, #0xffffffff            	// #-1
  4081f0:	ldp	x19, x20, [sp, #16]
  4081f4:	ldp	x21, x22, [sp, #32]
  4081f8:	ldr	x23, [sp, #48]
  4081fc:	b	408114 <ferror@plt+0x5ca4>
  408200:	mov	w0, #0xffffffff            	// #-1
  408204:	ldp	x19, x20, [sp, #16]
  408208:	ldp	x21, x22, [sp, #32]
  40820c:	ldr	x23, [sp, #48]
  408210:	b	408114 <ferror@plt+0x5ca4>
  408214:	mov	w0, #0xffffffff            	// #-1
  408218:	ldp	x19, x20, [sp, #16]
  40821c:	ldp	x21, x22, [sp, #32]
  408220:	ldr	x23, [sp, #48]
  408224:	b	408114 <ferror@plt+0x5ca4>
  408228:	mov	w0, #0xffffffff            	// #-1
  40822c:	ldp	x19, x20, [sp, #16]
  408230:	ldp	x21, x22, [sp, #32]
  408234:	ldr	x23, [sp, #48]
  408238:	b	408114 <ferror@plt+0x5ca4>
  40823c:	mov	w0, #0xffffffff            	// #-1
  408240:	ldp	x19, x20, [sp, #16]
  408244:	ldp	x21, x22, [sp, #32]
  408248:	ldr	x23, [sp, #48]
  40824c:	b	408114 <ferror@plt+0x5ca4>
  408250:	cmp	x0, #0x0
  408254:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  408258:	b.eq	408320 <ferror@plt+0x5eb0>  // b.none
  40825c:	stp	x29, x30, [sp, #-80]!
  408260:	mov	x29, sp
  408264:	stp	x19, x20, [sp, #16]
  408268:	stp	x21, x22, [sp, #32]
  40826c:	stp	x23, x24, [sp, #48]
  408270:	mov	x20, x1
  408274:	add	x24, sp, #0x40
  408278:	add	x23, sp, #0x48
  40827c:	b	4082ac <ferror@plt+0x5e3c>
  408280:	cmp	x19, #0x0
  408284:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  408288:	ccmp	x21, x22, #0x0, ne  // ne = any
  40828c:	b.ne	408308 <ferror@plt+0x5e98>  // b.any
  408290:	mov	x2, x21
  408294:	mov	x1, x20
  408298:	mov	x0, x19
  40829c:	bl	4020b0 <strncmp@plt>
  4082a0:	cbnz	w0, 408308 <ferror@plt+0x5e98>
  4082a4:	add	x0, x19, x21
  4082a8:	add	x20, x20, x22
  4082ac:	mov	x1, x24
  4082b0:	bl	4069f0 <ferror@plt+0x4580>
  4082b4:	mov	x19, x0
  4082b8:	mov	x1, x23
  4082bc:	mov	x0, x20
  4082c0:	bl	4069f0 <ferror@plt+0x4580>
  4082c4:	mov	x20, x0
  4082c8:	ldr	x21, [sp, #64]
  4082cc:	ldr	x22, [sp, #72]
  4082d0:	adds	x0, x21, x22
  4082d4:	b.eq	408300 <ferror@plt+0x5e90>  // b.none
  4082d8:	cmp	x0, #0x1
  4082dc:	b.ne	408280 <ferror@plt+0x5e10>  // b.any
  4082e0:	cbz	x19, 4082f0 <ferror@plt+0x5e80>
  4082e4:	ldrsb	w0, [x19]
  4082e8:	cmp	w0, #0x2f
  4082ec:	b.eq	408300 <ferror@plt+0x5e90>  // b.none
  4082f0:	cbz	x20, 408308 <ferror@plt+0x5e98>
  4082f4:	ldrsb	w0, [x20]
  4082f8:	cmp	w0, #0x2f
  4082fc:	b.ne	408280 <ferror@plt+0x5e10>  // b.any
  408300:	mov	w0, #0x1                   	// #1
  408304:	b	40830c <ferror@plt+0x5e9c>
  408308:	mov	w0, #0x0                   	// #0
  40830c:	ldp	x19, x20, [sp, #16]
  408310:	ldp	x21, x22, [sp, #32]
  408314:	ldp	x23, x24, [sp, #48]
  408318:	ldp	x29, x30, [sp], #80
  40831c:	ret
  408320:	mov	w0, #0x0                   	// #0
  408324:	ret
  408328:	stp	x29, x30, [sp, #-64]!
  40832c:	mov	x29, sp
  408330:	stp	x19, x20, [sp, #16]
  408334:	mov	x19, x0
  408338:	orr	x0, x0, x1
  40833c:	cbz	x0, 4083c0 <ferror@plt+0x5f50>
  408340:	stp	x21, x22, [sp, #32]
  408344:	mov	x21, x1
  408348:	mov	x22, x2
  40834c:	cbz	x19, 4083d4 <ferror@plt+0x5f64>
  408350:	cbz	x1, 4083ec <ferror@plt+0x5f7c>
  408354:	stp	x23, x24, [sp, #48]
  408358:	mov	x0, x19
  40835c:	bl	401ea0 <strlen@plt>
  408360:	mov	x23, x0
  408364:	mvn	x0, x0
  408368:	mov	x20, #0x0                   	// #0
  40836c:	cmp	x0, x22
  408370:	b.cc	408400 <ferror@plt+0x5f90>  // b.lo, b.ul, b.last
  408374:	add	x24, x23, x22
  408378:	add	x0, x24, #0x1
  40837c:	bl	402060 <malloc@plt>
  408380:	mov	x20, x0
  408384:	cbz	x0, 40840c <ferror@plt+0x5f9c>
  408388:	mov	x2, x23
  40838c:	mov	x1, x19
  408390:	bl	401e70 <memcpy@plt>
  408394:	mov	x2, x22
  408398:	mov	x1, x21
  40839c:	add	x0, x20, x23
  4083a0:	bl	401e70 <memcpy@plt>
  4083a4:	strb	wzr, [x20, x24]
  4083a8:	ldp	x21, x22, [sp, #32]
  4083ac:	ldp	x23, x24, [sp, #48]
  4083b0:	mov	x0, x20
  4083b4:	ldp	x19, x20, [sp, #16]
  4083b8:	ldp	x29, x30, [sp], #64
  4083bc:	ret
  4083c0:	adrp	x0, 409000 <ferror@plt+0x6b90>
  4083c4:	add	x0, x0, #0x60
  4083c8:	bl	402160 <strdup@plt>
  4083cc:	mov	x20, x0
  4083d0:	b	4083b0 <ferror@plt+0x5f40>
  4083d4:	mov	x1, x2
  4083d8:	mov	x0, x21
  4083dc:	bl	4022b0 <strndup@plt>
  4083e0:	mov	x20, x0
  4083e4:	ldp	x21, x22, [sp, #32]
  4083e8:	b	4083b0 <ferror@plt+0x5f40>
  4083ec:	mov	x0, x19
  4083f0:	bl	402160 <strdup@plt>
  4083f4:	mov	x20, x0
  4083f8:	ldp	x21, x22, [sp, #32]
  4083fc:	b	4083b0 <ferror@plt+0x5f40>
  408400:	ldp	x21, x22, [sp, #32]
  408404:	ldp	x23, x24, [sp, #48]
  408408:	b	4083b0 <ferror@plt+0x5f40>
  40840c:	ldp	x21, x22, [sp, #32]
  408410:	ldp	x23, x24, [sp, #48]
  408414:	b	4083b0 <ferror@plt+0x5f40>
  408418:	stp	x29, x30, [sp, #-32]!
  40841c:	mov	x29, sp
  408420:	stp	x19, x20, [sp, #16]
  408424:	mov	x20, x0
  408428:	mov	x19, x1
  40842c:	mov	x2, #0x0                   	// #0
  408430:	cbz	x1, 408440 <ferror@plt+0x5fd0>
  408434:	mov	x0, x1
  408438:	bl	401ea0 <strlen@plt>
  40843c:	mov	x2, x0
  408440:	mov	x1, x19
  408444:	mov	x0, x20
  408448:	bl	408328 <ferror@plt+0x5eb8>
  40844c:	ldp	x19, x20, [sp, #16]
  408450:	ldp	x29, x30, [sp], #32
  408454:	ret
  408458:	stp	x29, x30, [sp, #-288]!
  40845c:	mov	x29, sp
  408460:	str	x19, [sp, #16]
  408464:	mov	x19, x0
  408468:	str	x2, [sp, #240]
  40846c:	str	x3, [sp, #248]
  408470:	str	x4, [sp, #256]
  408474:	str	x5, [sp, #264]
  408478:	str	x6, [sp, #272]
  40847c:	str	x7, [sp, #280]
  408480:	str	q0, [sp, #112]
  408484:	str	q1, [sp, #128]
  408488:	str	q2, [sp, #144]
  40848c:	str	q3, [sp, #160]
  408490:	str	q4, [sp, #176]
  408494:	str	q5, [sp, #192]
  408498:	str	q6, [sp, #208]
  40849c:	str	q7, [sp, #224]
  4084a0:	add	x0, sp, #0x120
  4084a4:	str	x0, [sp, #80]
  4084a8:	str	x0, [sp, #88]
  4084ac:	add	x0, sp, #0xf0
  4084b0:	str	x0, [sp, #96]
  4084b4:	mov	w0, #0xffffffd0            	// #-48
  4084b8:	str	w0, [sp, #104]
  4084bc:	mov	w0, #0xffffff80            	// #-128
  4084c0:	str	w0, [sp, #108]
  4084c4:	ldp	x2, x3, [sp, #80]
  4084c8:	stp	x2, x3, [sp, #32]
  4084cc:	ldp	x2, x3, [sp, #96]
  4084d0:	stp	x2, x3, [sp, #48]
  4084d4:	add	x2, sp, #0x20
  4084d8:	add	x0, sp, #0x48
  4084dc:	bl	4022a0 <vasprintf@plt>
  4084e0:	tbnz	w0, #31, 408510 <ferror@plt+0x60a0>
  4084e4:	sxtw	x2, w0
  4084e8:	ldr	x1, [sp, #72]
  4084ec:	mov	x0, x19
  4084f0:	bl	408328 <ferror@plt+0x5eb8>
  4084f4:	mov	x19, x0
  4084f8:	ldr	x0, [sp, #72]
  4084fc:	bl	402260 <free@plt>
  408500:	mov	x0, x19
  408504:	ldr	x19, [sp, #16]
  408508:	ldp	x29, x30, [sp], #288
  40850c:	ret
  408510:	mov	x19, #0x0                   	// #0
  408514:	b	408500 <ferror@plt+0x6090>
  408518:	stp	x29, x30, [sp, #-80]!
  40851c:	mov	x29, sp
  408520:	stp	x19, x20, [sp, #16]
  408524:	stp	x21, x22, [sp, #32]
  408528:	mov	x19, x0
  40852c:	ldr	x21, [x0]
  408530:	ldrsb	w0, [x21]
  408534:	cbz	w0, 408668 <ferror@plt+0x61f8>
  408538:	stp	x23, x24, [sp, #48]
  40853c:	mov	x24, x1
  408540:	mov	x22, x2
  408544:	mov	w23, w3
  408548:	mov	x1, x2
  40854c:	mov	x0, x21
  408550:	bl	4022c0 <strspn@plt>
  408554:	add	x20, x21, x0
  408558:	ldrsb	w21, [x21, x0]
  40855c:	cbz	w21, 4085d4 <ferror@plt+0x6164>
  408560:	cbz	w23, 408638 <ferror@plt+0x61c8>
  408564:	mov	w1, w21
  408568:	adrp	x0, 409000 <ferror@plt+0x6b90>
  40856c:	add	x0, x0, #0xae0
  408570:	bl	4022d0 <strchr@plt>
  408574:	cbz	x0, 4085f4 <ferror@plt+0x6184>
  408578:	strb	w21, [sp, #72]
  40857c:	strb	wzr, [sp, #73]
  408580:	add	x23, x20, #0x1
  408584:	add	x1, sp, #0x48
  408588:	mov	x0, x23
  40858c:	bl	406a64 <ferror@plt+0x45f4>
  408590:	str	x0, [x24]
  408594:	add	x1, x20, x0
  408598:	ldrsb	w1, [x1, #1]
  40859c:	cmp	w1, #0x0
  4085a0:	ccmp	w21, w1, #0x0, ne  // ne = any
  4085a4:	b.ne	4085e4 <ferror@plt+0x6174>  // b.any
  4085a8:	add	x0, x0, #0x2
  4085ac:	add	x21, x20, x0
  4085b0:	ldrsb	w1, [x20, x0]
  4085b4:	cbz	w1, 4085c4 <ferror@plt+0x6154>
  4085b8:	mov	x0, x22
  4085bc:	bl	4022d0 <strchr@plt>
  4085c0:	cbz	x0, 4085e4 <ferror@plt+0x6174>
  4085c4:	str	x21, [x19]
  4085c8:	mov	x20, x23
  4085cc:	ldp	x23, x24, [sp, #48]
  4085d0:	b	408654 <ferror@plt+0x61e4>
  4085d4:	str	x20, [x19]
  4085d8:	mov	x20, #0x0                   	// #0
  4085dc:	ldp	x23, x24, [sp, #48]
  4085e0:	b	408654 <ferror@plt+0x61e4>
  4085e4:	str	x20, [x19]
  4085e8:	mov	x20, #0x0                   	// #0
  4085ec:	ldp	x23, x24, [sp, #48]
  4085f0:	b	408654 <ferror@plt+0x61e4>
  4085f4:	mov	x1, x22
  4085f8:	mov	x0, x20
  4085fc:	bl	406a64 <ferror@plt+0x45f4>
  408600:	str	x0, [x24]
  408604:	add	x21, x20, x0
  408608:	ldrsb	w1, [x20, x0]
  40860c:	cbz	w1, 40861c <ferror@plt+0x61ac>
  408610:	mov	x0, x22
  408614:	bl	4022d0 <strchr@plt>
  408618:	cbz	x0, 408628 <ferror@plt+0x61b8>
  40861c:	str	x21, [x19]
  408620:	ldp	x23, x24, [sp, #48]
  408624:	b	408654 <ferror@plt+0x61e4>
  408628:	str	x20, [x19]
  40862c:	mov	x20, x0
  408630:	ldp	x23, x24, [sp, #48]
  408634:	b	408654 <ferror@plt+0x61e4>
  408638:	mov	x1, x22
  40863c:	mov	x0, x20
  408640:	bl	4023a0 <strcspn@plt>
  408644:	str	x0, [x24]
  408648:	add	x0, x20, x0
  40864c:	str	x0, [x19]
  408650:	ldp	x23, x24, [sp, #48]
  408654:	mov	x0, x20
  408658:	ldp	x19, x20, [sp, #16]
  40865c:	ldp	x21, x22, [sp, #32]
  408660:	ldp	x29, x30, [sp], #80
  408664:	ret
  408668:	mov	x20, #0x0                   	// #0
  40866c:	b	408654 <ferror@plt+0x61e4>
  408670:	stp	x29, x30, [sp, #-32]!
  408674:	mov	x29, sp
  408678:	str	x19, [sp, #16]
  40867c:	mov	x19, x0
  408680:	mov	x0, x19
  408684:	bl	4020e0 <fgetc@plt>
  408688:	cmn	w0, #0x1
  40868c:	b.eq	4086a0 <ferror@plt+0x6230>  // b.none
  408690:	cmp	w0, #0xa
  408694:	b.ne	408680 <ferror@plt+0x6210>  // b.any
  408698:	mov	w0, #0x0                   	// #0
  40869c:	b	4086a4 <ferror@plt+0x6234>
  4086a0:	mov	w0, #0x1                   	// #1
  4086a4:	ldr	x19, [sp, #16]
  4086a8:	ldp	x29, x30, [sp], #32
  4086ac:	ret
  4086b0:	stp	x29, x30, [sp, #-64]!
  4086b4:	mov	x29, sp
  4086b8:	stp	x19, x20, [sp, #16]
  4086bc:	adrp	x20, 41b000 <ferror@plt+0x18b90>
  4086c0:	add	x20, x20, #0xdd0
  4086c4:	stp	x21, x22, [sp, #32]
  4086c8:	adrp	x21, 41b000 <ferror@plt+0x18b90>
  4086cc:	add	x21, x21, #0xdc8
  4086d0:	sub	x20, x20, x21
  4086d4:	mov	w22, w0
  4086d8:	stp	x23, x24, [sp, #48]
  4086dc:	mov	x23, x1
  4086e0:	mov	x24, x2
  4086e4:	bl	401e38 <memcpy@plt-0x38>
  4086e8:	cmp	xzr, x20, asr #3
  4086ec:	b.eq	408718 <ferror@plt+0x62a8>  // b.none
  4086f0:	asr	x20, x20, #3
  4086f4:	mov	x19, #0x0                   	// #0
  4086f8:	ldr	x3, [x21, x19, lsl #3]
  4086fc:	mov	x2, x24
  408700:	add	x19, x19, #0x1
  408704:	mov	x1, x23
  408708:	mov	w0, w22
  40870c:	blr	x3
  408710:	cmp	x20, x19
  408714:	b.ne	4086f8 <ferror@plt+0x6288>  // b.any
  408718:	ldp	x19, x20, [sp, #16]
  40871c:	ldp	x21, x22, [sp, #32]
  408720:	ldp	x23, x24, [sp, #48]
  408724:	ldp	x29, x30, [sp], #64
  408728:	ret
  40872c:	nop
  408730:	ret
  408734:	nop
  408738:	adrp	x2, 41c000 <ferror@plt+0x19b90>
  40873c:	mov	x1, #0x0                   	// #0
  408740:	ldr	x2, [x2, #784]
  408744:	b	401f70 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000408748 <.fini>:
  408748:	stp	x29, x30, [sp, #-16]!
  40874c:	mov	x29, sp
  408750:	ldp	x29, x30, [sp], #16
  408754:	ret
