

================================================================
== Vitis HLS Report for 'zadoff_chu_generator_hls_Pipeline_VITIS_LOOP_12_1'
================================================================
* Date:           Sat Jul  1 12:55:43 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_39
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.042 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |                               |                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_sin_or_cos_float_s_fu_85   |sin_or_cos_float_s  |       10|       10|  0.100 us|  0.100 us|    1|    1|      yes|
        |grp_sin_or_cos_float_s_fu_100  |sin_or_cos_float_s  |       10|       10|  0.100 us|  0.100 us|    1|    1|      yes|
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_12_1  |        ?|        ?|        53|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 53


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 53
* Pipeline : 1
  Pipeline-0 : II = 1, D = 53, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.62>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%m = alloca i32 1"   --->   Operation 56 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_stream, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%conv5_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %conv5"   --->   Operation 58 'read' 'conv5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%conv3_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %conv3"   --->   Operation 59 'read' 'conv3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%length_r_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %length_r"   --->   Operation 60 'read' 'length_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln0 = store i31 0, i31 %m"   --->   Operation 61 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 62 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%m_1 = load i31 %m" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 63 'load' 'm_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i31 %m_1" [project_39/Sources/zff_chu.cpp:12]   --->   Operation 64 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.99ns)   --->   "%icmp_ln12 = icmp_slt  i32 %zext_ln12, i32 %length_r_read" [project_39/Sources/zff_chu.cpp:12]   --->   Operation 65 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (1.00ns)   --->   "%m_2 = add i31 %m_1, i31 1" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 66 'add' 'm_2' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %for.end.loopexit.exitStub, void %for.inc.split" [project_39/Sources/zff_chu.cpp:12]   --->   Operation 67 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [4/4] (5.62ns)   --->   "%conv = sitodp i32 %zext_ln12" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 68 'sitodp' 'conv' <Predicate = (icmp_ln12)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln12 = store i31 %m_2, i31 %m" [project_39/Sources/zff_chu.cpp:12]   --->   Operation 69 'store' 'store_ln12' <Predicate = (icmp_ln12)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 5.62>
ST_2 : Operation 70 [3/4] (5.62ns)   --->   "%conv = sitodp i32 %zext_ln12" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 70 'sitodp' 'conv' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.62>
ST_3 : Operation 71 [2/4] (5.62ns)   --->   "%conv = sitodp i32 %zext_ln12" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 71 'sitodp' 'conv' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.62>
ST_4 : Operation 72 [1/4] (5.62ns)   --->   "%conv = sitodp i32 %zext_ln12" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 72 'sitodp' 'conv' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.04>
ST_5 : Operation 73 [5/5] (7.04ns)   --->   "%mul = dmul i64 %conv, i64 3.14159" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 73 'dmul' 'mul' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.04>
ST_6 : Operation 74 [4/5] (7.04ns)   --->   "%mul = dmul i64 %conv, i64 3.14159" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 74 'dmul' 'mul' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i31 %m_2" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 75 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [4/4] (5.62ns)   --->   "%conv1 = sitodp i32 %zext_ln14" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 76 'sitodp' 'conv1' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.04>
ST_7 : Operation 77 [3/5] (7.04ns)   --->   "%mul = dmul i64 %conv, i64 3.14159" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 77 'dmul' 'mul' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [3/4] (5.62ns)   --->   "%conv1 = sitodp i32 %zext_ln14" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 78 'sitodp' 'conv1' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.04>
ST_8 : Operation 79 [2/5] (7.04ns)   --->   "%mul = dmul i64 %conv, i64 3.14159" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 79 'dmul' 'mul' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [2/4] (5.62ns)   --->   "%conv1 = sitodp i32 %zext_ln14" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 80 'sitodp' 'conv1' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.04>
ST_9 : Operation 81 [1/5] (7.04ns)   --->   "%mul = dmul i64 %conv, i64 3.14159" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 81 'dmul' 'mul' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [1/4] (5.62ns)   --->   "%conv1 = sitodp i32 %zext_ln14" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 82 'sitodp' 'conv1' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.04>
ST_10 : Operation 83 [5/5] (7.04ns)   --->   "%mul2 = dmul i64 %mul, i64 %conv1" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 83 'dmul' 'mul2' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.04>
ST_11 : Operation 84 [4/5] (7.04ns)   --->   "%mul2 = dmul i64 %mul, i64 %conv1" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 84 'dmul' 'mul2' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.04>
ST_12 : Operation 85 [3/5] (7.04ns)   --->   "%mul2 = dmul i64 %mul, i64 %conv1" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 85 'dmul' 'mul2' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.04>
ST_13 : Operation 86 [2/5] (7.04ns)   --->   "%mul2 = dmul i64 %mul, i64 %conv1" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 86 'dmul' 'mul2' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.04>
ST_14 : Operation 87 [1/5] (7.04ns)   --->   "%mul2 = dmul i64 %mul, i64 %conv1" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 87 'dmul' 'mul2' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.04>
ST_15 : Operation 88 [5/5] (7.04ns)   --->   "%mul4 = dmul i64 %mul2, i64 %conv3_read" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 88 'dmul' 'mul4' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.04>
ST_16 : Operation 89 [4/5] (7.04ns)   --->   "%mul4 = dmul i64 %mul2, i64 %conv3_read" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 89 'dmul' 'mul4' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.04>
ST_17 : Operation 90 [3/5] (7.04ns)   --->   "%mul4 = dmul i64 %mul2, i64 %conv3_read" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 90 'dmul' 'mul4' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.04>
ST_18 : Operation 91 [2/5] (7.04ns)   --->   "%mul4 = dmul i64 %mul2, i64 %conv3_read" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 91 'dmul' 'mul4' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.04>
ST_19 : Operation 92 [1/5] (7.04ns)   --->   "%mul4 = dmul i64 %mul2, i64 %conv3_read" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 92 'dmul' 'mul4' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.92>
ST_20 : Operation 93 [22/22] (5.92ns)   --->   "%div = ddiv i64 %mul4, i64 %conv5_read" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 93 'ddiv' 'div' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.92>
ST_21 : Operation 94 [21/22] (5.92ns)   --->   "%div = ddiv i64 %mul4, i64 %conv5_read" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 94 'ddiv' 'div' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.92>
ST_22 : Operation 95 [20/22] (5.92ns)   --->   "%div = ddiv i64 %mul4, i64 %conv5_read" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 95 'ddiv' 'div' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.92>
ST_23 : Operation 96 [19/22] (5.92ns)   --->   "%div = ddiv i64 %mul4, i64 %conv5_read" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 96 'ddiv' 'div' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.92>
ST_24 : Operation 97 [18/22] (5.92ns)   --->   "%div = ddiv i64 %mul4, i64 %conv5_read" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 97 'ddiv' 'div' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.92>
ST_25 : Operation 98 [17/22] (5.92ns)   --->   "%div = ddiv i64 %mul4, i64 %conv5_read" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 98 'ddiv' 'div' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.92>
ST_26 : Operation 99 [16/22] (5.92ns)   --->   "%div = ddiv i64 %mul4, i64 %conv5_read" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 99 'ddiv' 'div' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.92>
ST_27 : Operation 100 [15/22] (5.92ns)   --->   "%div = ddiv i64 %mul4, i64 %conv5_read" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 100 'ddiv' 'div' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.92>
ST_28 : Operation 101 [14/22] (5.92ns)   --->   "%div = ddiv i64 %mul4, i64 %conv5_read" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 101 'ddiv' 'div' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.92>
ST_29 : Operation 102 [13/22] (5.92ns)   --->   "%div = ddiv i64 %mul4, i64 %conv5_read" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 102 'ddiv' 'div' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.92>
ST_30 : Operation 103 [12/22] (5.92ns)   --->   "%div = ddiv i64 %mul4, i64 %conv5_read" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 103 'ddiv' 'div' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.92>
ST_31 : Operation 104 [11/22] (5.92ns)   --->   "%div = ddiv i64 %mul4, i64 %conv5_read" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 104 'ddiv' 'div' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.92>
ST_32 : Operation 105 [10/22] (5.92ns)   --->   "%div = ddiv i64 %mul4, i64 %conv5_read" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 105 'ddiv' 'div' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.92>
ST_33 : Operation 106 [9/22] (5.92ns)   --->   "%div = ddiv i64 %mul4, i64 %conv5_read" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 106 'ddiv' 'div' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.92>
ST_34 : Operation 107 [8/22] (5.92ns)   --->   "%div = ddiv i64 %mul4, i64 %conv5_read" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 107 'ddiv' 'div' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.92>
ST_35 : Operation 108 [7/22] (5.92ns)   --->   "%div = ddiv i64 %mul4, i64 %conv5_read" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 108 'ddiv' 'div' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.92>
ST_36 : Operation 109 [6/22] (5.92ns)   --->   "%div = ddiv i64 %mul4, i64 %conv5_read" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 109 'ddiv' 'div' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.92>
ST_37 : Operation 110 [5/22] (5.92ns)   --->   "%div = ddiv i64 %mul4, i64 %conv5_read" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 110 'ddiv' 'div' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.92>
ST_38 : Operation 111 [4/22] (5.92ns)   --->   "%div = ddiv i64 %mul4, i64 %conv5_read" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 111 'ddiv' 'div' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.92>
ST_39 : Operation 112 [3/22] (5.92ns)   --->   "%div = ddiv i64 %mul4, i64 %conv5_read" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 112 'ddiv' 'div' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.92>
ST_40 : Operation 113 [2/22] (5.92ns)   --->   "%div = ddiv i64 %mul4, i64 %conv5_read" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 113 'ddiv' 'div' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.92>
ST_41 : Operation 114 [1/22] (5.92ns)   --->   "%div = ddiv i64 %mul4, i64 %conv5_read" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 114 'ddiv' 'div' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.89>
ST_42 : Operation 115 [2/2] (2.89ns)   --->   "%angle = fptrunc i64 %div" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 115 'fptrunc' 'angle' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.80>
ST_43 : Operation 116 [1/2] (2.89ns)   --->   "%angle = fptrunc i64 %div" [project_39/Sources/zff_chu.cpp:14]   --->   Operation 116 'fptrunc' 'angle' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 117 [11/11] (1.91ns)   --->   "%real = call i32 @sin_or_cos<float>, i32 %angle, i1 1, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127]   --->   Operation 117 'call' 'real' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 118 [11/11] (1.91ns)   --->   "%tmp = call i32 @sin_or_cos<float>, i32 %angle, i1 0, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:123]   --->   Operation 118 'call' 'tmp' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 6.67>
ST_44 : Operation 119 [10/11] (6.67ns)   --->   "%real = call i32 @sin_or_cos<float>, i32 %angle, i1 1, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127]   --->   Operation 119 'call' 'real' <Predicate = true> <Delay = 6.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 120 [10/11] (6.67ns)   --->   "%tmp = call i32 @sin_or_cos<float>, i32 %angle, i1 0, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:123]   --->   Operation 120 'call' 'tmp' <Predicate = true> <Delay = 6.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 6.67>
ST_45 : Operation 121 [9/11] (6.67ns)   --->   "%real = call i32 @sin_or_cos<float>, i32 %angle, i1 1, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127]   --->   Operation 121 'call' 'real' <Predicate = true> <Delay = 6.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 122 [9/11] (6.67ns)   --->   "%tmp = call i32 @sin_or_cos<float>, i32 %angle, i1 0, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:123]   --->   Operation 122 'call' 'tmp' <Predicate = true> <Delay = 6.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 6.67>
ST_46 : Operation 123 [8/11] (6.67ns)   --->   "%real = call i32 @sin_or_cos<float>, i32 %angle, i1 1, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127]   --->   Operation 123 'call' 'real' <Predicate = true> <Delay = 6.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 124 [8/11] (6.67ns)   --->   "%tmp = call i32 @sin_or_cos<float>, i32 %angle, i1 0, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:123]   --->   Operation 124 'call' 'tmp' <Predicate = true> <Delay = 6.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 6.67>
ST_47 : Operation 125 [7/11] (6.67ns)   --->   "%real = call i32 @sin_or_cos<float>, i32 %angle, i1 1, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127]   --->   Operation 125 'call' 'real' <Predicate = true> <Delay = 6.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 126 [7/11] (6.67ns)   --->   "%tmp = call i32 @sin_or_cos<float>, i32 %angle, i1 0, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:123]   --->   Operation 126 'call' 'tmp' <Predicate = true> <Delay = 6.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 6.67>
ST_48 : Operation 127 [6/11] (6.67ns)   --->   "%real = call i32 @sin_or_cos<float>, i32 %angle, i1 1, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127]   --->   Operation 127 'call' 'real' <Predicate = true> <Delay = 6.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 128 [6/11] (6.67ns)   --->   "%tmp = call i32 @sin_or_cos<float>, i32 %angle, i1 0, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:123]   --->   Operation 128 'call' 'tmp' <Predicate = true> <Delay = 6.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 6.67>
ST_49 : Operation 129 [5/11] (6.67ns)   --->   "%real = call i32 @sin_or_cos<float>, i32 %angle, i1 1, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127]   --->   Operation 129 'call' 'real' <Predicate = true> <Delay = 6.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 130 [5/11] (6.67ns)   --->   "%tmp = call i32 @sin_or_cos<float>, i32 %angle, i1 0, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:123]   --->   Operation 130 'call' 'tmp' <Predicate = true> <Delay = 6.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 6.67>
ST_50 : Operation 131 [4/11] (6.67ns)   --->   "%real = call i32 @sin_or_cos<float>, i32 %angle, i1 1, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127]   --->   Operation 131 'call' 'real' <Predicate = true> <Delay = 6.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 132 [4/11] (6.67ns)   --->   "%tmp = call i32 @sin_or_cos<float>, i32 %angle, i1 0, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:123]   --->   Operation 132 'call' 'tmp' <Predicate = true> <Delay = 6.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 6.67>
ST_51 : Operation 133 [3/11] (6.67ns)   --->   "%real = call i32 @sin_or_cos<float>, i32 %angle, i1 1, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127]   --->   Operation 133 'call' 'real' <Predicate = true> <Delay = 6.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 134 [3/11] (6.67ns)   --->   "%tmp = call i32 @sin_or_cos<float>, i32 %angle, i1 0, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:123]   --->   Operation 134 'call' 'tmp' <Predicate = true> <Delay = 6.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 51> <Delay = 6.67>
ST_52 : Operation 135 [2/11] (6.67ns)   --->   "%real = call i32 @sin_or_cos<float>, i32 %angle, i1 1, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127]   --->   Operation 135 'call' 'real' <Predicate = true> <Delay = 6.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 136 [2/11] (6.67ns)   --->   "%tmp = call i32 @sin_or_cos<float>, i32 %angle, i1 0, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:123]   --->   Operation 136 'call' 'tmp' <Predicate = true> <Delay = 6.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 147 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 147 'ret' 'ret_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 53 <SV = 52> <Delay = 4.38>
ST_53 : Operation 137 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [project_39/Sources/zff_chu.cpp:13]   --->   Operation 137 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 138 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [project_39/Sources/zff_chu.cpp:12]   --->   Operation 138 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 139 [1/11] (4.03ns)   --->   "%real = call i32 @sin_or_cos<float>, i32 %angle, i1 1, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127]   --->   Operation 139 'call' 'real' <Predicate = true> <Delay = 4.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 140 [1/11] (4.03ns)   --->   "%tmp = call i32 @sin_or_cos<float>, i32 %angle, i1 0, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:123]   --->   Operation 140 'call' 'tmp' <Predicate = true> <Delay = 4.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 141 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i32 %tmp" [project_39/Sources/zff_chu.cpp:16]   --->   Operation 141 'bitcast' 'bitcast_ln16' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 142 [1/1] (0.35ns)   --->   "%xor_ln16 = xor i32 %bitcast_ln16, i32 2147483648" [project_39/Sources/zff_chu.cpp:16]   --->   Operation 142 'xor' 'xor_ln16' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i32 %real" [project_39/Sources/zff_chu.cpp:17]   --->   Operation 143 'bitcast' 'bitcast_ln17' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 144 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %xor_ln16, i32 %bitcast_ln17" [project_39/Sources/zff_chu.cpp:17]   --->   Operation 144 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 145 [1/1] (0.00ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %p_0" [project_39/Sources/zff_chu.cpp:17]   --->   Operation 145 'write' 'write_ln17' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_53 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.inc" [project_39/Sources/zff_chu.cpp:12]   --->   Operation 146 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ length_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ref_4oPi_table_100_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_sin_cos_K0_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_sin_cos_K1_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_sin_cos_K2_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m                 (alloca        ) [ 010000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface ) [ 000000000000000000000000000000000000000000000000000000]
conv5_read        (read          ) [ 011111111111111111111111111111111111111111000000000000]
conv3_read        (read          ) [ 011111111111111111110000000000000000000000000000000000]
length_r_read     (read          ) [ 000000000000000000000000000000000000000000000000000000]
store_ln0         (store         ) [ 000000000000000000000000000000000000000000000000000000]
br_ln0            (br            ) [ 000000000000000000000000000000000000000000000000000000]
m_1               (load          ) [ 000000000000000000000000000000000000000000000000000000]
zext_ln12         (zext          ) [ 011110000000000000000000000000000000000000000000000000]
icmp_ln12         (icmp          ) [ 011111111111111111111111111111111111111111111111111110]
m_2               (add           ) [ 011111100000000000000000000000000000000000000000000000]
br_ln12           (br            ) [ 000000000000000000000000000000000000000000000000000000]
store_ln12        (store         ) [ 000000000000000000000000000000000000000000000000000000]
conv              (sitodp        ) [ 010001111100000000000000000000000000000000000000000000]
zext_ln14         (zext          ) [ 010000011100000000000000000000000000000000000000000000]
mul               (dmul          ) [ 010000000011111000000000000000000000000000000000000000]
conv1             (sitodp        ) [ 010000000011111000000000000000000000000000000000000000]
mul2              (dmul          ) [ 010000000000000111110000000000000000000000000000000000]
mul4              (dmul          ) [ 010000000000000000001111111111111111111111000000000000]
div               (ddiv          ) [ 010000000000000000000000000000000000000000110000000000]
angle             (fptrunc       ) [ 000000000000000000000000000000000000000000000000000000]
specpipeline_ln13 (specpipeline  ) [ 000000000000000000000000000000000000000000000000000000]
specloopname_ln12 (specloopname  ) [ 000000000000000000000000000000000000000000000000000000]
real              (call          ) [ 000000000000000000000000000000000000000000000000000000]
tmp               (call          ) [ 000000000000000000000000000000000000000000000000000000]
bitcast_ln16      (bitcast       ) [ 000000000000000000000000000000000000000000000000000000]
xor_ln16          (xor           ) [ 000000000000000000000000000000000000000000000000000000]
bitcast_ln17      (bitcast       ) [ 000000000000000000000000000000000000000000000000000000]
p_0               (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000]
write_ln17        (write         ) [ 000000000000000000000000000000000000000000000000000000]
br_ln12           (br            ) [ 000000000000000000000000000000000000000000000000000000]
ret_ln0           (ret           ) [ 000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="length_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="length_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv5"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_stream">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ref_4oPi_table_100_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_100_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="second_order_float_sin_cos_K0_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_cos_K0_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="second_order_float_sin_cos_K1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_cos_K1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="second_order_float_sin_cos_K2_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_cos_K2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_or_cos<float>"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="m_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="conv5_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="0"/>
<pin id="63" dir="1" index="2" bw="64" slack="19"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv5_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="conv3_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="0"/>
<pin id="69" dir="1" index="2" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="length_r_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="length_r_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln17_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="0" index="2" bw="64" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln17/53 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_sin_or_cos_float_s_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="0"/>
<pin id="88" dir="0" index="2" bw="1" slack="0"/>
<pin id="89" dir="0" index="3" bw="100" slack="0"/>
<pin id="90" dir="0" index="4" bw="30" slack="0"/>
<pin id="91" dir="0" index="5" bw="23" slack="0"/>
<pin id="92" dir="0" index="6" bw="15" slack="0"/>
<pin id="93" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="real/43 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_sin_or_cos_float_s_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="0" index="3" bw="100" slack="0"/>
<pin id="105" dir="0" index="4" bw="30" slack="0"/>
<pin id="106" dir="0" index="5" bw="23" slack="0"/>
<pin id="107" dir="0" index="6" bw="15" slack="0"/>
<pin id="108" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/43 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="1"/>
<pin id="117" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="angle/42 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="1"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/5 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="1"/>
<pin id="127" dir="0" index="1" bw="64" slack="1"/>
<pin id="128" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul2/10 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="1"/>
<pin id="131" dir="0" index="1" bw="64" slack="14"/>
<pin id="132" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul4/15 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="1"/>
<pin id="135" dir="0" index="1" bw="64" slack="19"/>
<pin id="136" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="div/20 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="31" slack="0"/>
<pin id="139" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="31" slack="0"/>
<pin id="142" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv1/6 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln0_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="31" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="m_1_load_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="31" slack="0"/>
<pin id="150" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_1/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="zext_ln12_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="31" slack="0"/>
<pin id="153" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln12_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="31" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="51"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="m_2_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="31" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln12_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="31" slack="0"/>
<pin id="170" dir="0" index="1" bw="31" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="zext_ln14_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="31" slack="5"/>
<pin id="175" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/6 "/>
</bind>
</comp>

<comp id="177" class="1004" name="bitcast_ln16_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16/53 "/>
</bind>
</comp>

<comp id="181" class="1004" name="xor_ln16_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln16/53 "/>
</bind>
</comp>

<comp id="187" class="1004" name="bitcast_ln17_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln17/53 "/>
</bind>
</comp>

<comp id="191" class="1004" name="p_0_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="0" index="2" bw="32" slack="0"/>
<pin id="195" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/53 "/>
</bind>
</comp>

<comp id="200" class="1005" name="m_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="31" slack="0"/>
<pin id="202" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="207" class="1005" name="conv5_read_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="19"/>
<pin id="209" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="conv5_read "/>
</bind>
</comp>

<comp id="212" class="1005" name="conv3_read_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="14"/>
<pin id="214" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="conv3_read "/>
</bind>
</comp>

<comp id="217" class="1005" name="zext_ln12_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln12 "/>
</bind>
</comp>

<comp id="222" class="1005" name="icmp_ln12_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="51"/>
<pin id="224" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln12 "/>
</bind>
</comp>

<comp id="226" class="1005" name="m_2_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="31" slack="5"/>
<pin id="228" dir="1" index="1" bw="31" slack="5"/>
</pin_list>
<bind>
<opset="m_2 "/>
</bind>
</comp>

<comp id="231" class="1005" name="conv_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="1"/>
<pin id="233" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="236" class="1005" name="zext_ln14_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="1"/>
<pin id="238" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="241" class="1005" name="mul_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="1"/>
<pin id="243" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="246" class="1005" name="conv1_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="1"/>
<pin id="248" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv1 "/>
</bind>
</comp>

<comp id="251" class="1005" name="mul2_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="1"/>
<pin id="253" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul2 "/>
</bind>
</comp>

<comp id="256" class="1005" name="mul4_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="1"/>
<pin id="258" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul4 "/>
</bind>
</comp>

<comp id="261" class="1005" name="div_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="1"/>
<pin id="263" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="div "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="28" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="28" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="30" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="54" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="94"><net_src comp="38" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="40" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="85" pin=3"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="85" pin=4"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="85" pin=5"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="85" pin=6"/></net>

<net id="109"><net_src comp="38" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="42" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="100" pin=3"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="100" pin=4"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="100" pin=5"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="100" pin=6"/></net>

<net id="118"><net_src comp="115" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="124"><net_src comp="36" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="148" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="160"><net_src comp="151" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="72" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="148" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="34" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="162" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="173" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="180"><net_src comp="100" pin="7"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="50" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="85" pin="7"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="52" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="181" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="187" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="199"><net_src comp="191" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="203"><net_src comp="56" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="206"><net_src comp="200" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="210"><net_src comp="60" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="215"><net_src comp="66" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="220"><net_src comp="151" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="225"><net_src comp="156" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="162" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="234"><net_src comp="137" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="239"><net_src comp="173" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="244"><net_src comp="120" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="249"><net_src comp="140" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="254"><net_src comp="125" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="259"><net_src comp="129" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="264"><net_src comp="133" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="115" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream | {53 }
 - Input state : 
	Port: zadoff_chu_generator_hls_Pipeline_VITIS_LOOP_12_1 : length_r | {1 }
	Port: zadoff_chu_generator_hls_Pipeline_VITIS_LOOP_12_1 : conv3 | {1 }
	Port: zadoff_chu_generator_hls_Pipeline_VITIS_LOOP_12_1 : conv5 | {1 }
	Port: zadoff_chu_generator_hls_Pipeline_VITIS_LOOP_12_1 : ref_4oPi_table_100_V | {43 44 }
	Port: zadoff_chu_generator_hls_Pipeline_VITIS_LOOP_12_1 : second_order_float_sin_cos_K0_V | {48 49 }
	Port: zadoff_chu_generator_hls_Pipeline_VITIS_LOOP_12_1 : second_order_float_sin_cos_K1_V | {48 49 }
	Port: zadoff_chu_generator_hls_Pipeline_VITIS_LOOP_12_1 : second_order_float_sin_cos_K2_V | {48 49 }
  - Chain level:
	State 1
		store_ln0 : 1
		m_1 : 1
		zext_ln12 : 2
		icmp_ln12 : 3
		m_2 : 2
		br_ln12 : 4
		conv : 3
		store_ln12 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
		conv1 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
		real : 1
		tmp : 1
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
		bitcast_ln16 : 1
		xor_ln16 : 2
		bitcast_ln17 : 1
		p_0 : 2
		write_ln17 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|   call   |  grp_sin_or_cos_float_s_fu_85 |    12   |  3.416  |   487   |   1900  |
|          | grp_sin_or_cos_float_s_fu_100 |    12   |  3.416  |   487   |   1900  |
|----------|-------------------------------|---------|---------|---------|---------|
|          |           grp_fu_120          |    11   |    0    |   299   |   203   |
|   dmul   |           grp_fu_125          |    11   |    0    |   299   |   203   |
|          |           grp_fu_129          |    11   |    0    |   299   |   203   |
|----------|-------------------------------|---------|---------|---------|---------|
|    add   |           m_2_fu_162          |    0    |    0    |    0    |    38   |
|----------|-------------------------------|---------|---------|---------|---------|
|    xor   |        xor_ln16_fu_181        |    0    |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|---------|
|   icmp   |        icmp_ln12_fu_156       |    0    |    0    |    0    |    20   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |     conv5_read_read_fu_60     |    0    |    0    |    0    |    0    |
|   read   |     conv3_read_read_fu_66     |    0    |    0    |    0    |    0    |
|          |    length_r_read_read_fu_72   |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   write  |     write_ln17_write_fu_78    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|  fptrunc |           grp_fu_115          |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   ddiv   |           grp_fu_133          |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|  sitodp  |           grp_fu_137          |    0    |    0    |    0    |    0    |
|          |           grp_fu_140          |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   zext   |        zext_ln12_fu_151       |    0    |    0    |    0    |    0    |
|          |        zext_ln14_fu_173       |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|bitconcatenate|           p_0_fu_191          |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    57   |  6.832  |   1871  |   4499  |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   conv1_reg_246  |   64   |
|conv3_read_reg_212|   64   |
|conv5_read_reg_207|   64   |
|   conv_reg_231   |   64   |
|    div_reg_261   |   64   |
| icmp_ln12_reg_222|    1   |
|    m_2_reg_226   |   31   |
|     m_reg_200    |   31   |
|   mul2_reg_251   |   64   |
|   mul4_reg_256   |   64   |
|    mul_reg_241   |   64   |
| zext_ln12_reg_217|   32   |
| zext_ln14_reg_236|   32   |
+------------------+--------+
|       Total      |   639  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_137 |  p0  |   2  |  31  |   62   ||    9    |
| grp_fu_140 |  p0  |   2  |  31  |   62   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   124  ||  0.854  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   57   |    6   |  1871  |  4499  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   639  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   57   |    7   |  2510  |  4517  |
+-----------+--------+--------+--------+--------+
