// Seed: 3456832261
module module_0 (
    output wand id_0,
    output tri1 id_1,
    input  tri  id_2
);
  parameter id_4 = 1 > 1;
  assign id_0 = 1'b0;
endmodule
module module_1 #(
    parameter id_0 = 32'd88,
    parameter id_2 = 32'd76
) (
    input  wor  _id_0,
    input  tri  id_1,
    input  tri  _id_2,
    output tri0 id_3
);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1
  );
  wire [1 : id_2] id_5;
  logic [7:0]
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23;
  wire id_24;
  assign id_14[1] = -1;
  wire [id_0 : -1] id_25;
  assign id_11 = id_0;
  wire [1 'b0 : -1] id_26, id_27, id_28, id_29;
  logic id_30;
endmodule
