Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May  3 13:53:08 2024
| Host         : CEAT-ENDV350-09 running 64-bit major release  (build 9200)
| Command      : report_timing -file route_report_timing_0.rpt -rpx route_report_timing_0.rpx
| Design       : top_demo
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            sseg_dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.172ns  (logic 5.243ns (39.807%)  route 7.928ns (60.193%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    U12                  IBUF (Prop_ibuf_I_O)         1.617     1.617 f  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           6.263     7.880    driver/btn_IBUF[0]
    SLICE_X112Y77        LUT5 (Prop_lut5_I0_O)        0.124     8.004 r  driver/sseg_dp_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.666     9.669    sseg_dp_OBUF
    K20                  OBUF (Prop_obuf_I_O)         3.503    13.172 r  sseg_dp_OBUF_inst/O
                         net (fo=0)                   0.000    13.172    sseg_dp
    K20                                                               r  sseg_dp (OUT)
  -------------------------------------------------------------------    -------------------




