// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        data_8_V_read,
        data_9_V_read,
        data_10_V_read,
        data_11_V_read,
        data_12_V_read,
        data_13_V_read,
        data_14_V_read,
        data_15_V_read,
        data_16_V_read,
        data_17_V_read,
        data_18_V_read,
        data_19_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [2:0] data_0_V_read;
input  [2:0] data_1_V_read;
input  [2:0] data_2_V_read;
input  [2:0] data_3_V_read;
input  [2:0] data_4_V_read;
input  [2:0] data_5_V_read;
input  [2:0] data_6_V_read;
input  [2:0] data_7_V_read;
input  [2:0] data_8_V_read;
input  [2:0] data_9_V_read;
input  [2:0] data_10_V_read;
input  [2:0] data_11_V_read;
input  [2:0] data_12_V_read;
input  [2:0] data_13_V_read;
input  [2:0] data_14_V_read;
input  [2:0] data_15_V_read;
input  [2:0] data_16_V_read;
input  [2:0] data_17_V_read;
input  [2:0] data_18_V_read;
input  [2:0] data_19_V_read;
output  [7:0] ap_return_0;
output  [7:0] ap_return_1;
output  [7:0] ap_return_2;
output  [7:0] ap_return_3;
output  [7:0] ap_return_4;
output  [7:0] ap_return_5;
output  [7:0] ap_return_6;
output  [7:0] ap_return_7;
output  [7:0] ap_return_8;
output  [7:0] ap_return_9;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] ap_return_0;
reg[7:0] ap_return_1;
reg[7:0] ap_return_2;
reg[7:0] ap_return_3;
reg[7:0] ap_return_4;
reg[7:0] ap_return_5;
reg[7:0] ap_return_6;
reg[7:0] ap_return_7;
reg[7:0] ap_return_8;
reg[7:0] ap_return_9;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln64_fu_979_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [4:0] w6_V_address0;
reg    w6_V_ce0;
wire   [39:0] w6_V_q0;
reg   [0:0] do_init_reg_277;
reg   [4:0] w_index23_reg_293;
reg   [2:0] data_0_V_read24_rewind_reg_308;
reg   [2:0] data_1_V_read25_rewind_reg_322;
reg   [2:0] data_2_V_read26_rewind_reg_336;
reg   [2:0] data_3_V_read27_rewind_reg_350;
reg   [2:0] data_4_V_read28_rewind_reg_364;
reg   [2:0] data_5_V_read29_rewind_reg_378;
reg   [2:0] data_6_V_read30_rewind_reg_392;
reg   [2:0] data_7_V_read31_rewind_reg_406;
reg   [2:0] data_8_V_read32_rewind_reg_420;
reg   [2:0] data_9_V_read33_rewind_reg_434;
reg   [2:0] data_10_V_read34_rewind_reg_448;
reg   [2:0] data_11_V_read35_rewind_reg_462;
reg   [2:0] data_12_V_read36_rewind_reg_476;
reg   [2:0] data_13_V_read37_rewind_reg_490;
reg   [2:0] data_14_V_read38_rewind_reg_504;
reg   [2:0] data_15_V_read39_rewind_reg_518;
reg   [2:0] data_16_V_read40_rewind_reg_532;
reg   [2:0] data_17_V_read41_rewind_reg_546;
reg   [2:0] data_18_V_read42_rewind_reg_560;
reg   [2:0] data_19_V_read43_rewind_reg_574;
reg   [2:0] data_0_V_read24_phi_reg_588;
reg   [2:0] data_1_V_read25_phi_reg_600;
reg   [2:0] data_2_V_read26_phi_reg_612;
reg   [2:0] data_3_V_read27_phi_reg_624;
reg   [2:0] data_4_V_read28_phi_reg_636;
reg   [2:0] data_5_V_read29_phi_reg_648;
reg   [2:0] data_6_V_read30_phi_reg_660;
reg   [2:0] data_7_V_read31_phi_reg_672;
reg   [2:0] data_8_V_read32_phi_reg_684;
reg   [2:0] data_9_V_read33_phi_reg_696;
reg   [2:0] data_10_V_read34_phi_reg_708;
reg   [2:0] data_11_V_read35_phi_reg_720;
reg   [2:0] data_12_V_read36_phi_reg_732;
reg   [2:0] data_13_V_read37_phi_reg_744;
reg   [2:0] data_14_V_read38_phi_reg_756;
reg   [2:0] data_15_V_read39_phi_reg_768;
reg   [2:0] data_16_V_read40_phi_reg_780;
reg   [2:0] data_17_V_read41_phi_reg_792;
reg   [2:0] data_18_V_read42_phi_reg_804;
reg   [2:0] data_19_V_read43_phi_reg_816;
reg   [15:0] p_Val2_22_reg_828;
reg   [15:0] p_Val2_2320_reg_842;
reg   [15:0] p_Val2_2418_reg_856;
reg   [15:0] p_Val2_2516_reg_870;
reg   [15:0] p_Val2_2614_reg_884;
reg   [15:0] p_Val2_2712_reg_898;
reg   [15:0] p_Val2_2810_reg_912;
reg   [15:0] p_Val2_298_reg_926;
reg   [15:0] p_Val2_306_reg_940;
reg   [15:0] p_Val2_314_reg_954;
reg   [0:0] ap_phi_mux_do_init_phi_fu_281_p6;
wire   [4:0] w_index_fu_973_p2;
reg   [4:0] w_index_reg_1667;
reg   [0:0] icmp_ln64_reg_1672;
reg   [0:0] icmp_ln64_reg_1672_pp0_iter1_reg;
wire   [2:0] tmp_41_fu_985_p22;
reg   [2:0] tmp_41_reg_1676;
wire   [3:0] trunc_ln76_fu_1031_p1;
reg   [3:0] trunc_ln76_reg_1681;
reg   [3:0] tmp_3_reg_1686;
reg   [3:0] tmp_5_reg_1691;
reg   [3:0] tmp_7_reg_1696;
reg   [3:0] tmp_9_reg_1701;
reg   [3:0] tmp_s_reg_1706;
reg   [3:0] tmp_2_reg_1711;
reg   [3:0] tmp_4_reg_1716;
reg   [3:0] tmp_6_reg_1721;
reg   [3:0] tmp_8_reg_1726;
wire   [15:0] acc_0_V_fu_1149_p2;
reg    ap_enable_reg_pp0_iter2;
wire   [15:0] acc_1_V_fu_1176_p2;
wire   [15:0] acc_2_V_fu_1203_p2;
wire   [15:0] acc_3_V_fu_1230_p2;
wire   [15:0] acc_4_V_fu_1257_p2;
wire   [15:0] acc_5_V_fu_1284_p2;
wire   [15:0] acc_6_V_fu_1311_p2;
wire   [15:0] acc_7_V_fu_1338_p2;
wire   [15:0] acc_8_V_fu_1365_p2;
wire   [15:0] acc_9_V_fu_1392_p2;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
wire    ap_block_pp0_stage0;
reg   [4:0] ap_phi_mux_w_index23_phi_fu_297_p6;
reg   [2:0] ap_phi_mux_data_0_V_read24_rewind_phi_fu_312_p6;
reg   [2:0] ap_phi_mux_data_1_V_read25_rewind_phi_fu_326_p6;
reg   [2:0] ap_phi_mux_data_2_V_read26_rewind_phi_fu_340_p6;
reg   [2:0] ap_phi_mux_data_3_V_read27_rewind_phi_fu_354_p6;
reg   [2:0] ap_phi_mux_data_4_V_read28_rewind_phi_fu_368_p6;
reg   [2:0] ap_phi_mux_data_5_V_read29_rewind_phi_fu_382_p6;
reg   [2:0] ap_phi_mux_data_6_V_read30_rewind_phi_fu_396_p6;
reg   [2:0] ap_phi_mux_data_7_V_read31_rewind_phi_fu_410_p6;
reg   [2:0] ap_phi_mux_data_8_V_read32_rewind_phi_fu_424_p6;
reg   [2:0] ap_phi_mux_data_9_V_read33_rewind_phi_fu_438_p6;
reg   [2:0] ap_phi_mux_data_10_V_read34_rewind_phi_fu_452_p6;
reg   [2:0] ap_phi_mux_data_11_V_read35_rewind_phi_fu_466_p6;
reg   [2:0] ap_phi_mux_data_12_V_read36_rewind_phi_fu_480_p6;
reg   [2:0] ap_phi_mux_data_13_V_read37_rewind_phi_fu_494_p6;
reg   [2:0] ap_phi_mux_data_14_V_read38_rewind_phi_fu_508_p6;
reg   [2:0] ap_phi_mux_data_15_V_read39_rewind_phi_fu_522_p6;
reg   [2:0] ap_phi_mux_data_16_V_read40_rewind_phi_fu_536_p6;
reg   [2:0] ap_phi_mux_data_17_V_read41_rewind_phi_fu_550_p6;
reg   [2:0] ap_phi_mux_data_18_V_read42_rewind_phi_fu_564_p6;
reg   [2:0] ap_phi_mux_data_19_V_read43_rewind_phi_fu_578_p6;
reg   [2:0] ap_phi_mux_data_0_V_read24_phi_phi_fu_592_p4;
wire   [2:0] ap_phi_reg_pp0_iter0_data_0_V_read24_phi_reg_588;
reg   [2:0] ap_phi_reg_pp0_iter1_data_0_V_read24_phi_reg_588;
reg   [2:0] ap_phi_mux_data_1_V_read25_phi_phi_fu_604_p4;
wire   [2:0] ap_phi_reg_pp0_iter0_data_1_V_read25_phi_reg_600;
reg   [2:0] ap_phi_reg_pp0_iter1_data_1_V_read25_phi_reg_600;
reg   [2:0] ap_phi_mux_data_2_V_read26_phi_phi_fu_616_p4;
wire   [2:0] ap_phi_reg_pp0_iter0_data_2_V_read26_phi_reg_612;
reg   [2:0] ap_phi_reg_pp0_iter1_data_2_V_read26_phi_reg_612;
reg   [2:0] ap_phi_mux_data_3_V_read27_phi_phi_fu_628_p4;
wire   [2:0] ap_phi_reg_pp0_iter0_data_3_V_read27_phi_reg_624;
reg   [2:0] ap_phi_reg_pp0_iter1_data_3_V_read27_phi_reg_624;
reg   [2:0] ap_phi_mux_data_4_V_read28_phi_phi_fu_640_p4;
wire   [2:0] ap_phi_reg_pp0_iter0_data_4_V_read28_phi_reg_636;
reg   [2:0] ap_phi_reg_pp0_iter1_data_4_V_read28_phi_reg_636;
reg   [2:0] ap_phi_mux_data_5_V_read29_phi_phi_fu_652_p4;
wire   [2:0] ap_phi_reg_pp0_iter0_data_5_V_read29_phi_reg_648;
reg   [2:0] ap_phi_reg_pp0_iter1_data_5_V_read29_phi_reg_648;
reg   [2:0] ap_phi_mux_data_6_V_read30_phi_phi_fu_664_p4;
wire   [2:0] ap_phi_reg_pp0_iter0_data_6_V_read30_phi_reg_660;
reg   [2:0] ap_phi_reg_pp0_iter1_data_6_V_read30_phi_reg_660;
reg   [2:0] ap_phi_mux_data_7_V_read31_phi_phi_fu_676_p4;
wire   [2:0] ap_phi_reg_pp0_iter0_data_7_V_read31_phi_reg_672;
reg   [2:0] ap_phi_reg_pp0_iter1_data_7_V_read31_phi_reg_672;
reg   [2:0] ap_phi_mux_data_8_V_read32_phi_phi_fu_688_p4;
wire   [2:0] ap_phi_reg_pp0_iter0_data_8_V_read32_phi_reg_684;
reg   [2:0] ap_phi_reg_pp0_iter1_data_8_V_read32_phi_reg_684;
reg   [2:0] ap_phi_mux_data_9_V_read33_phi_phi_fu_700_p4;
wire   [2:0] ap_phi_reg_pp0_iter0_data_9_V_read33_phi_reg_696;
reg   [2:0] ap_phi_reg_pp0_iter1_data_9_V_read33_phi_reg_696;
reg   [2:0] ap_phi_mux_data_10_V_read34_phi_phi_fu_712_p4;
wire   [2:0] ap_phi_reg_pp0_iter0_data_10_V_read34_phi_reg_708;
reg   [2:0] ap_phi_reg_pp0_iter1_data_10_V_read34_phi_reg_708;
reg   [2:0] ap_phi_mux_data_11_V_read35_phi_phi_fu_724_p4;
wire   [2:0] ap_phi_reg_pp0_iter0_data_11_V_read35_phi_reg_720;
reg   [2:0] ap_phi_reg_pp0_iter1_data_11_V_read35_phi_reg_720;
reg   [2:0] ap_phi_mux_data_12_V_read36_phi_phi_fu_736_p4;
wire   [2:0] ap_phi_reg_pp0_iter0_data_12_V_read36_phi_reg_732;
reg   [2:0] ap_phi_reg_pp0_iter1_data_12_V_read36_phi_reg_732;
reg   [2:0] ap_phi_mux_data_13_V_read37_phi_phi_fu_748_p4;
wire   [2:0] ap_phi_reg_pp0_iter0_data_13_V_read37_phi_reg_744;
reg   [2:0] ap_phi_reg_pp0_iter1_data_13_V_read37_phi_reg_744;
reg   [2:0] ap_phi_mux_data_14_V_read38_phi_phi_fu_760_p4;
wire   [2:0] ap_phi_reg_pp0_iter0_data_14_V_read38_phi_reg_756;
reg   [2:0] ap_phi_reg_pp0_iter1_data_14_V_read38_phi_reg_756;
reg   [2:0] ap_phi_mux_data_15_V_read39_phi_phi_fu_772_p4;
wire   [2:0] ap_phi_reg_pp0_iter0_data_15_V_read39_phi_reg_768;
reg   [2:0] ap_phi_reg_pp0_iter1_data_15_V_read39_phi_reg_768;
reg   [2:0] ap_phi_mux_data_16_V_read40_phi_phi_fu_784_p4;
wire   [2:0] ap_phi_reg_pp0_iter0_data_16_V_read40_phi_reg_780;
reg   [2:0] ap_phi_reg_pp0_iter1_data_16_V_read40_phi_reg_780;
reg   [2:0] ap_phi_mux_data_17_V_read41_phi_phi_fu_796_p4;
wire   [2:0] ap_phi_reg_pp0_iter0_data_17_V_read41_phi_reg_792;
reg   [2:0] ap_phi_reg_pp0_iter1_data_17_V_read41_phi_reg_792;
reg   [2:0] ap_phi_mux_data_18_V_read42_phi_phi_fu_808_p4;
wire   [2:0] ap_phi_reg_pp0_iter0_data_18_V_read42_phi_reg_804;
reg   [2:0] ap_phi_reg_pp0_iter1_data_18_V_read42_phi_reg_804;
reg   [2:0] ap_phi_mux_data_19_V_read43_phi_phi_fu_820_p4;
wire   [2:0] ap_phi_reg_pp0_iter0_data_19_V_read43_phi_reg_816;
reg   [2:0] ap_phi_reg_pp0_iter1_data_19_V_read43_phi_reg_816;
wire   [63:0] zext_ln76_fu_968_p1;
wire   [2:0] mul_ln1118_fu_1131_p0;
wire   [6:0] zext_ln1116_fu_1125_p1;
wire  signed [3:0] mul_ln1118_fu_1131_p1;
wire   [6:0] mul_ln1118_fu_1131_p2;
wire   [12:0] shl_ln_fu_1137_p3;
wire  signed [15:0] sext_ln728_fu_1145_p1;
wire   [2:0] mul_ln1118_10_fu_1158_p0;
wire  signed [3:0] mul_ln1118_10_fu_1158_p1;
wire   [6:0] mul_ln1118_10_fu_1158_p2;
wire   [12:0] shl_ln728_20_fu_1164_p3;
wire  signed [15:0] sext_ln728_10_fu_1172_p1;
wire   [2:0] mul_ln1118_11_fu_1185_p0;
wire  signed [3:0] mul_ln1118_11_fu_1185_p1;
wire   [6:0] mul_ln1118_11_fu_1185_p2;
wire   [12:0] shl_ln728_21_fu_1191_p3;
wire  signed [15:0] sext_ln728_11_fu_1199_p1;
wire   [2:0] mul_ln1118_12_fu_1212_p0;
wire  signed [3:0] mul_ln1118_12_fu_1212_p1;
wire   [6:0] mul_ln1118_12_fu_1212_p2;
wire   [12:0] shl_ln728_22_fu_1218_p3;
wire  signed [15:0] sext_ln728_12_fu_1226_p1;
wire   [2:0] mul_ln1118_13_fu_1239_p0;
wire  signed [3:0] mul_ln1118_13_fu_1239_p1;
wire   [6:0] mul_ln1118_13_fu_1239_p2;
wire   [12:0] shl_ln728_23_fu_1245_p3;
wire  signed [15:0] sext_ln728_13_fu_1253_p1;
wire   [2:0] mul_ln1118_14_fu_1266_p0;
wire  signed [3:0] mul_ln1118_14_fu_1266_p1;
wire   [6:0] mul_ln1118_14_fu_1266_p2;
wire   [12:0] shl_ln728_24_fu_1272_p3;
wire  signed [15:0] sext_ln728_14_fu_1280_p1;
wire   [2:0] mul_ln1118_15_fu_1293_p0;
wire  signed [3:0] mul_ln1118_15_fu_1293_p1;
wire   [6:0] mul_ln1118_15_fu_1293_p2;
wire   [12:0] shl_ln728_25_fu_1299_p3;
wire  signed [15:0] sext_ln728_15_fu_1307_p1;
wire   [2:0] mul_ln1118_16_fu_1320_p0;
wire  signed [3:0] mul_ln1118_16_fu_1320_p1;
wire   [6:0] mul_ln1118_16_fu_1320_p2;
wire   [12:0] shl_ln728_26_fu_1326_p3;
wire  signed [15:0] sext_ln728_16_fu_1334_p1;
wire   [2:0] mul_ln1118_17_fu_1347_p0;
wire  signed [3:0] mul_ln1118_17_fu_1347_p1;
wire   [6:0] mul_ln1118_17_fu_1347_p2;
wire   [12:0] shl_ln728_27_fu_1353_p3;
wire  signed [15:0] sext_ln728_17_fu_1361_p1;
wire   [2:0] mul_ln1118_18_fu_1374_p0;
wire  signed [3:0] mul_ln1118_18_fu_1374_p1;
wire   [6:0] mul_ln1118_18_fu_1374_p2;
wire   [12:0] shl_ln728_28_fu_1380_p3;
wire  signed [15:0] sext_ln728_18_fu_1388_p1;
reg   [7:0] ap_return_0_preg;
reg   [7:0] ap_return_1_preg;
reg   [7:0] ap_return_2_preg;
reg   [7:0] ap_return_3_preg;
reg   [7:0] ap_return_4_preg;
reg   [7:0] ap_return_5_preg;
reg   [7:0] ap_return_6_preg;
reg   [7:0] ap_return_7_preg;
reg   [7:0] ap_return_8_preg;
reg   [7:0] ap_return_9_preg;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_302;
reg    ap_condition_43;
reg    ap_condition_296;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_return_0_preg = 8'd0;
#0 ap_return_1_preg = 8'd0;
#0 ap_return_2_preg = 8'd0;
#0 ap_return_3_preg = 8'd0;
#0 ap_return_4_preg = 8'd0;
#0 ap_return_5_preg = 8'd0;
#0 ap_return_6_preg = 8'd0;
#0 ap_return_7_preg = 8'd0;
#0 ap_return_8_preg = 8'd0;
#0 ap_return_9_preg = 8'd0;
end

dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s_w6_V #(
    .DataWidth( 40 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
w6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w6_V_address0),
    .ce0(w6_V_ce0),
    .q0(w6_V_q0)
);

myproject_axi_mux_205_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 3 ),
    .din3_WIDTH( 3 ),
    .din4_WIDTH( 3 ),
    .din5_WIDTH( 3 ),
    .din6_WIDTH( 3 ),
    .din7_WIDTH( 3 ),
    .din8_WIDTH( 3 ),
    .din9_WIDTH( 3 ),
    .din10_WIDTH( 3 ),
    .din11_WIDTH( 3 ),
    .din12_WIDTH( 3 ),
    .din13_WIDTH( 3 ),
    .din14_WIDTH( 3 ),
    .din15_WIDTH( 3 ),
    .din16_WIDTH( 3 ),
    .din17_WIDTH( 3 ),
    .din18_WIDTH( 3 ),
    .din19_WIDTH( 3 ),
    .din20_WIDTH( 5 ),
    .dout_WIDTH( 3 ))
myproject_axi_mux_205_3_1_1_U1390(
    .din0(ap_phi_mux_data_0_V_read24_phi_phi_fu_592_p4),
    .din1(ap_phi_mux_data_1_V_read25_phi_phi_fu_604_p4),
    .din2(ap_phi_mux_data_2_V_read26_phi_phi_fu_616_p4),
    .din3(ap_phi_mux_data_3_V_read27_phi_phi_fu_628_p4),
    .din4(ap_phi_mux_data_4_V_read28_phi_phi_fu_640_p4),
    .din5(ap_phi_mux_data_5_V_read29_phi_phi_fu_652_p4),
    .din6(ap_phi_mux_data_6_V_read30_phi_phi_fu_664_p4),
    .din7(ap_phi_mux_data_7_V_read31_phi_phi_fu_676_p4),
    .din8(ap_phi_mux_data_8_V_read32_phi_phi_fu_688_p4),
    .din9(ap_phi_mux_data_9_V_read33_phi_phi_fu_700_p4),
    .din10(ap_phi_mux_data_10_V_read34_phi_phi_fu_712_p4),
    .din11(ap_phi_mux_data_11_V_read35_phi_phi_fu_724_p4),
    .din12(ap_phi_mux_data_12_V_read36_phi_phi_fu_736_p4),
    .din13(ap_phi_mux_data_13_V_read37_phi_phi_fu_748_p4),
    .din14(ap_phi_mux_data_14_V_read38_phi_phi_fu_760_p4),
    .din15(ap_phi_mux_data_15_V_read39_phi_phi_fu_772_p4),
    .din16(ap_phi_mux_data_16_V_read40_phi_phi_fu_784_p4),
    .din17(ap_phi_mux_data_17_V_read41_phi_phi_fu_796_p4),
    .din18(ap_phi_mux_data_18_V_read42_phi_phi_fu_808_p4),
    .din19(ap_phi_mux_data_19_V_read43_phi_phi_fu_820_p4),
    .din20(w_index23_reg_293),
    .dout(tmp_41_fu_985_p22)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 8'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_0_preg <= {{acc_0_V_fu_1149_p2[13:6]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 8'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_1_preg <= {{acc_1_V_fu_1176_p2[13:6]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 8'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_2_preg <= {{acc_2_V_fu_1203_p2[13:6]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 8'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_3_preg <= {{acc_3_V_fu_1230_p2[13:6]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_4_preg <= 8'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_4_preg <= {{acc_4_V_fu_1257_p2[13:6]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_5_preg <= 8'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_5_preg <= {{acc_5_V_fu_1284_p2[13:6]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_6_preg <= 8'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_6_preg <= {{acc_6_V_fu_1311_p2[13:6]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_7_preg <= 8'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_7_preg <= {{acc_7_V_fu_1338_p2[13:6]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_8_preg <= 8'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_8_preg <= {{acc_8_V_fu_1365_p2[13:6]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_9_preg <= 8'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_9_preg <= {{acc_9_V_fu_1392_p2[13:6]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_281_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_0_V_read24_phi_reg_588 <= data_0_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_0_V_read24_phi_reg_588 <= ap_phi_reg_pp0_iter0_data_0_V_read24_phi_reg_588;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_281_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_10_V_read34_phi_reg_708 <= data_10_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_10_V_read34_phi_reg_708 <= ap_phi_reg_pp0_iter0_data_10_V_read34_phi_reg_708;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_281_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_11_V_read35_phi_reg_720 <= data_11_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_11_V_read35_phi_reg_720 <= ap_phi_reg_pp0_iter0_data_11_V_read35_phi_reg_720;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_281_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_12_V_read36_phi_reg_732 <= data_12_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_12_V_read36_phi_reg_732 <= ap_phi_reg_pp0_iter0_data_12_V_read36_phi_reg_732;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_281_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_13_V_read37_phi_reg_744 <= data_13_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_13_V_read37_phi_reg_744 <= ap_phi_reg_pp0_iter0_data_13_V_read37_phi_reg_744;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_281_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_14_V_read38_phi_reg_756 <= data_14_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_14_V_read38_phi_reg_756 <= ap_phi_reg_pp0_iter0_data_14_V_read38_phi_reg_756;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_281_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_15_V_read39_phi_reg_768 <= data_15_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_15_V_read39_phi_reg_768 <= ap_phi_reg_pp0_iter0_data_15_V_read39_phi_reg_768;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_281_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_16_V_read40_phi_reg_780 <= data_16_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_16_V_read40_phi_reg_780 <= ap_phi_reg_pp0_iter0_data_16_V_read40_phi_reg_780;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_281_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_17_V_read41_phi_reg_792 <= data_17_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_17_V_read41_phi_reg_792 <= ap_phi_reg_pp0_iter0_data_17_V_read41_phi_reg_792;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_281_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_18_V_read42_phi_reg_804 <= data_18_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_18_V_read42_phi_reg_804 <= ap_phi_reg_pp0_iter0_data_18_V_read42_phi_reg_804;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_281_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_19_V_read43_phi_reg_816 <= data_19_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_19_V_read43_phi_reg_816 <= ap_phi_reg_pp0_iter0_data_19_V_read43_phi_reg_816;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_281_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_1_V_read25_phi_reg_600 <= data_1_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_1_V_read25_phi_reg_600 <= ap_phi_reg_pp0_iter0_data_1_V_read25_phi_reg_600;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_281_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_2_V_read26_phi_reg_612 <= data_2_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_2_V_read26_phi_reg_612 <= ap_phi_reg_pp0_iter0_data_2_V_read26_phi_reg_612;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_281_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_3_V_read27_phi_reg_624 <= data_3_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_3_V_read27_phi_reg_624 <= ap_phi_reg_pp0_iter0_data_3_V_read27_phi_reg_624;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_281_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_4_V_read28_phi_reg_636 <= data_4_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_4_V_read28_phi_reg_636 <= ap_phi_reg_pp0_iter0_data_4_V_read28_phi_reg_636;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_281_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_5_V_read29_phi_reg_648 <= data_5_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_5_V_read29_phi_reg_648 <= ap_phi_reg_pp0_iter0_data_5_V_read29_phi_reg_648;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_281_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_6_V_read30_phi_reg_660 <= data_6_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_6_V_read30_phi_reg_660 <= ap_phi_reg_pp0_iter0_data_6_V_read30_phi_reg_660;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_281_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_7_V_read31_phi_reg_672 <= data_7_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_7_V_read31_phi_reg_672 <= ap_phi_reg_pp0_iter0_data_7_V_read31_phi_reg_672;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_281_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_8_V_read32_phi_reg_684 <= data_8_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_8_V_read32_phi_reg_684 <= ap_phi_reg_pp0_iter0_data_8_V_read32_phi_reg_684;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_281_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_9_V_read33_phi_reg_696 <= data_9_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_9_V_read33_phi_reg_696 <= ap_phi_reg_pp0_iter0_data_9_V_read33_phi_reg_696;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_296)) begin
        if ((do_init_reg_277 == 1'd0)) begin
            data_0_V_read24_phi_reg_588 <= ap_phi_mux_data_0_V_read24_rewind_phi_fu_312_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_0_V_read24_phi_reg_588 <= ap_phi_reg_pp0_iter1_data_0_V_read24_phi_reg_588;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_296)) begin
        if ((do_init_reg_277 == 1'd0)) begin
            data_10_V_read34_phi_reg_708 <= ap_phi_mux_data_10_V_read34_rewind_phi_fu_452_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_10_V_read34_phi_reg_708 <= ap_phi_reg_pp0_iter1_data_10_V_read34_phi_reg_708;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_296)) begin
        if ((do_init_reg_277 == 1'd0)) begin
            data_11_V_read35_phi_reg_720 <= ap_phi_mux_data_11_V_read35_rewind_phi_fu_466_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_11_V_read35_phi_reg_720 <= ap_phi_reg_pp0_iter1_data_11_V_read35_phi_reg_720;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_296)) begin
        if ((do_init_reg_277 == 1'd0)) begin
            data_12_V_read36_phi_reg_732 <= ap_phi_mux_data_12_V_read36_rewind_phi_fu_480_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_12_V_read36_phi_reg_732 <= ap_phi_reg_pp0_iter1_data_12_V_read36_phi_reg_732;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_296)) begin
        if ((do_init_reg_277 == 1'd0)) begin
            data_13_V_read37_phi_reg_744 <= ap_phi_mux_data_13_V_read37_rewind_phi_fu_494_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_13_V_read37_phi_reg_744 <= ap_phi_reg_pp0_iter1_data_13_V_read37_phi_reg_744;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_296)) begin
        if ((do_init_reg_277 == 1'd0)) begin
            data_14_V_read38_phi_reg_756 <= ap_phi_mux_data_14_V_read38_rewind_phi_fu_508_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_14_V_read38_phi_reg_756 <= ap_phi_reg_pp0_iter1_data_14_V_read38_phi_reg_756;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_296)) begin
        if ((do_init_reg_277 == 1'd0)) begin
            data_15_V_read39_phi_reg_768 <= ap_phi_mux_data_15_V_read39_rewind_phi_fu_522_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_15_V_read39_phi_reg_768 <= ap_phi_reg_pp0_iter1_data_15_V_read39_phi_reg_768;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_296)) begin
        if ((do_init_reg_277 == 1'd0)) begin
            data_16_V_read40_phi_reg_780 <= ap_phi_mux_data_16_V_read40_rewind_phi_fu_536_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_16_V_read40_phi_reg_780 <= ap_phi_reg_pp0_iter1_data_16_V_read40_phi_reg_780;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_296)) begin
        if ((do_init_reg_277 == 1'd0)) begin
            data_17_V_read41_phi_reg_792 <= ap_phi_mux_data_17_V_read41_rewind_phi_fu_550_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_17_V_read41_phi_reg_792 <= ap_phi_reg_pp0_iter1_data_17_V_read41_phi_reg_792;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_296)) begin
        if ((do_init_reg_277 == 1'd0)) begin
            data_18_V_read42_phi_reg_804 <= ap_phi_mux_data_18_V_read42_rewind_phi_fu_564_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_18_V_read42_phi_reg_804 <= ap_phi_reg_pp0_iter1_data_18_V_read42_phi_reg_804;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_296)) begin
        if ((do_init_reg_277 == 1'd0)) begin
            data_19_V_read43_phi_reg_816 <= ap_phi_mux_data_19_V_read43_rewind_phi_fu_578_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_19_V_read43_phi_reg_816 <= ap_phi_reg_pp0_iter1_data_19_V_read43_phi_reg_816;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_296)) begin
        if ((do_init_reg_277 == 1'd0)) begin
            data_1_V_read25_phi_reg_600 <= ap_phi_mux_data_1_V_read25_rewind_phi_fu_326_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_1_V_read25_phi_reg_600 <= ap_phi_reg_pp0_iter1_data_1_V_read25_phi_reg_600;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_296)) begin
        if ((do_init_reg_277 == 1'd0)) begin
            data_2_V_read26_phi_reg_612 <= ap_phi_mux_data_2_V_read26_rewind_phi_fu_340_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_2_V_read26_phi_reg_612 <= ap_phi_reg_pp0_iter1_data_2_V_read26_phi_reg_612;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_296)) begin
        if ((do_init_reg_277 == 1'd0)) begin
            data_3_V_read27_phi_reg_624 <= ap_phi_mux_data_3_V_read27_rewind_phi_fu_354_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_3_V_read27_phi_reg_624 <= ap_phi_reg_pp0_iter1_data_3_V_read27_phi_reg_624;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_296)) begin
        if ((do_init_reg_277 == 1'd0)) begin
            data_4_V_read28_phi_reg_636 <= ap_phi_mux_data_4_V_read28_rewind_phi_fu_368_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_4_V_read28_phi_reg_636 <= ap_phi_reg_pp0_iter1_data_4_V_read28_phi_reg_636;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_296)) begin
        if ((do_init_reg_277 == 1'd0)) begin
            data_5_V_read29_phi_reg_648 <= ap_phi_mux_data_5_V_read29_rewind_phi_fu_382_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_5_V_read29_phi_reg_648 <= ap_phi_reg_pp0_iter1_data_5_V_read29_phi_reg_648;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_296)) begin
        if ((do_init_reg_277 == 1'd0)) begin
            data_6_V_read30_phi_reg_660 <= ap_phi_mux_data_6_V_read30_rewind_phi_fu_396_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_6_V_read30_phi_reg_660 <= ap_phi_reg_pp0_iter1_data_6_V_read30_phi_reg_660;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_296)) begin
        if ((do_init_reg_277 == 1'd0)) begin
            data_7_V_read31_phi_reg_672 <= ap_phi_mux_data_7_V_read31_rewind_phi_fu_410_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_7_V_read31_phi_reg_672 <= ap_phi_reg_pp0_iter1_data_7_V_read31_phi_reg_672;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_296)) begin
        if ((do_init_reg_277 == 1'd0)) begin
            data_8_V_read32_phi_reg_684 <= ap_phi_mux_data_8_V_read32_rewind_phi_fu_424_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_8_V_read32_phi_reg_684 <= ap_phi_reg_pp0_iter1_data_8_V_read32_phi_reg_684;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_296)) begin
        if ((do_init_reg_277 == 1'd0)) begin
            data_9_V_read33_phi_reg_696 <= ap_phi_mux_data_9_V_read33_rewind_phi_fu_438_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_9_V_read33_phi_reg_696 <= ap_phi_reg_pp0_iter1_data_9_V_read33_phi_reg_696;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        do_init_reg_277 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_277 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_22_reg_828 <= acc_0_V_fu_1149_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_22_reg_828 <= 16'd64512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_2320_reg_842 <= acc_1_V_fu_1176_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_2320_reg_842 <= 16'd512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_2418_reg_856 <= acc_2_V_fu_1203_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_2418_reg_856 <= 16'd64768;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_2516_reg_870 <= acc_3_V_fu_1230_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_2516_reg_870 <= 16'd64512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_2614_reg_884 <= acc_4_V_fu_1257_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_2614_reg_884 <= 16'd65280;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_2712_reg_898 <= acc_5_V_fu_1284_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_2712_reg_898 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_2810_reg_912 <= acc_6_V_fu_1311_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_2810_reg_912 <= 16'd512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_298_reg_926 <= acc_7_V_fu_1338_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_298_reg_926 <= 16'd768;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_306_reg_940 <= acc_8_V_fu_1365_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_306_reg_940 <= 16'd65280;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_314_reg_954 <= acc_9_V_fu_1392_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_314_reg_954 <= 16'd1280;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        w_index23_reg_293 <= w_index_reg_1667;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        w_index23_reg_293 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        data_0_V_read24_rewind_reg_308 <= data_0_V_read24_phi_reg_588;
        data_10_V_read34_rewind_reg_448 <= data_10_V_read34_phi_reg_708;
        data_11_V_read35_rewind_reg_462 <= data_11_V_read35_phi_reg_720;
        data_12_V_read36_rewind_reg_476 <= data_12_V_read36_phi_reg_732;
        data_13_V_read37_rewind_reg_490 <= data_13_V_read37_phi_reg_744;
        data_14_V_read38_rewind_reg_504 <= data_14_V_read38_phi_reg_756;
        data_15_V_read39_rewind_reg_518 <= data_15_V_read39_phi_reg_768;
        data_16_V_read40_rewind_reg_532 <= data_16_V_read40_phi_reg_780;
        data_17_V_read41_rewind_reg_546 <= data_17_V_read41_phi_reg_792;
        data_18_V_read42_rewind_reg_560 <= data_18_V_read42_phi_reg_804;
        data_19_V_read43_rewind_reg_574 <= data_19_V_read43_phi_reg_816;
        data_1_V_read25_rewind_reg_322 <= data_1_V_read25_phi_reg_600;
        data_2_V_read26_rewind_reg_336 <= data_2_V_read26_phi_reg_612;
        data_3_V_read27_rewind_reg_350 <= data_3_V_read27_phi_reg_624;
        data_4_V_read28_rewind_reg_364 <= data_4_V_read28_phi_reg_636;
        data_5_V_read29_rewind_reg_378 <= data_5_V_read29_phi_reg_648;
        data_6_V_read30_rewind_reg_392 <= data_6_V_read30_phi_reg_660;
        data_7_V_read31_rewind_reg_406 <= data_7_V_read31_phi_reg_672;
        data_8_V_read32_rewind_reg_420 <= data_8_V_read32_phi_reg_684;
        data_9_V_read33_rewind_reg_434 <= data_9_V_read33_phi_reg_696;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln64_reg_1672 <= icmp_ln64_fu_979_p2;
        icmp_ln64_reg_1672_pp0_iter1_reg <= icmp_ln64_reg_1672;
        tmp_2_reg_1711 <= {{w6_V_q0[27:24]}};
        tmp_3_reg_1686 <= {{w6_V_q0[7:4]}};
        tmp_41_reg_1676 <= tmp_41_fu_985_p22;
        tmp_4_reg_1716 <= {{w6_V_q0[31:28]}};
        tmp_5_reg_1691 <= {{w6_V_q0[11:8]}};
        tmp_6_reg_1721 <= {{w6_V_q0[35:32]}};
        tmp_7_reg_1696 <= {{w6_V_q0[15:12]}};
        tmp_8_reg_1726 <= {{w6_V_q0[39:36]}};
        tmp_9_reg_1701 <= {{w6_V_q0[19:16]}};
        tmp_s_reg_1706 <= {{w6_V_q0[23:20]}};
        trunc_ln76_reg_1681 <= trunc_ln76_fu_1031_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index_reg_1667 <= w_index_fu_973_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((do_init_reg_277 == 1'd0)) begin
        ap_phi_mux_data_0_V_read24_phi_phi_fu_592_p4 = ap_phi_mux_data_0_V_read24_rewind_phi_fu_312_p6;
    end else begin
        ap_phi_mux_data_0_V_read24_phi_phi_fu_592_p4 = ap_phi_reg_pp0_iter1_data_0_V_read24_phi_reg_588;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_0_V_read24_rewind_phi_fu_312_p6 = data_0_V_read24_phi_reg_588;
    end else begin
        ap_phi_mux_data_0_V_read24_rewind_phi_fu_312_p6 = data_0_V_read24_rewind_reg_308;
    end
end

always @ (*) begin
    if ((do_init_reg_277 == 1'd0)) begin
        ap_phi_mux_data_10_V_read34_phi_phi_fu_712_p4 = ap_phi_mux_data_10_V_read34_rewind_phi_fu_452_p6;
    end else begin
        ap_phi_mux_data_10_V_read34_phi_phi_fu_712_p4 = ap_phi_reg_pp0_iter1_data_10_V_read34_phi_reg_708;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_10_V_read34_rewind_phi_fu_452_p6 = data_10_V_read34_phi_reg_708;
    end else begin
        ap_phi_mux_data_10_V_read34_rewind_phi_fu_452_p6 = data_10_V_read34_rewind_reg_448;
    end
end

always @ (*) begin
    if ((do_init_reg_277 == 1'd0)) begin
        ap_phi_mux_data_11_V_read35_phi_phi_fu_724_p4 = ap_phi_mux_data_11_V_read35_rewind_phi_fu_466_p6;
    end else begin
        ap_phi_mux_data_11_V_read35_phi_phi_fu_724_p4 = ap_phi_reg_pp0_iter1_data_11_V_read35_phi_reg_720;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_11_V_read35_rewind_phi_fu_466_p6 = data_11_V_read35_phi_reg_720;
    end else begin
        ap_phi_mux_data_11_V_read35_rewind_phi_fu_466_p6 = data_11_V_read35_rewind_reg_462;
    end
end

always @ (*) begin
    if ((do_init_reg_277 == 1'd0)) begin
        ap_phi_mux_data_12_V_read36_phi_phi_fu_736_p4 = ap_phi_mux_data_12_V_read36_rewind_phi_fu_480_p6;
    end else begin
        ap_phi_mux_data_12_V_read36_phi_phi_fu_736_p4 = ap_phi_reg_pp0_iter1_data_12_V_read36_phi_reg_732;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_12_V_read36_rewind_phi_fu_480_p6 = data_12_V_read36_phi_reg_732;
    end else begin
        ap_phi_mux_data_12_V_read36_rewind_phi_fu_480_p6 = data_12_V_read36_rewind_reg_476;
    end
end

always @ (*) begin
    if ((do_init_reg_277 == 1'd0)) begin
        ap_phi_mux_data_13_V_read37_phi_phi_fu_748_p4 = ap_phi_mux_data_13_V_read37_rewind_phi_fu_494_p6;
    end else begin
        ap_phi_mux_data_13_V_read37_phi_phi_fu_748_p4 = ap_phi_reg_pp0_iter1_data_13_V_read37_phi_reg_744;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_13_V_read37_rewind_phi_fu_494_p6 = data_13_V_read37_phi_reg_744;
    end else begin
        ap_phi_mux_data_13_V_read37_rewind_phi_fu_494_p6 = data_13_V_read37_rewind_reg_490;
    end
end

always @ (*) begin
    if ((do_init_reg_277 == 1'd0)) begin
        ap_phi_mux_data_14_V_read38_phi_phi_fu_760_p4 = ap_phi_mux_data_14_V_read38_rewind_phi_fu_508_p6;
    end else begin
        ap_phi_mux_data_14_V_read38_phi_phi_fu_760_p4 = ap_phi_reg_pp0_iter1_data_14_V_read38_phi_reg_756;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_14_V_read38_rewind_phi_fu_508_p6 = data_14_V_read38_phi_reg_756;
    end else begin
        ap_phi_mux_data_14_V_read38_rewind_phi_fu_508_p6 = data_14_V_read38_rewind_reg_504;
    end
end

always @ (*) begin
    if ((do_init_reg_277 == 1'd0)) begin
        ap_phi_mux_data_15_V_read39_phi_phi_fu_772_p4 = ap_phi_mux_data_15_V_read39_rewind_phi_fu_522_p6;
    end else begin
        ap_phi_mux_data_15_V_read39_phi_phi_fu_772_p4 = ap_phi_reg_pp0_iter1_data_15_V_read39_phi_reg_768;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_15_V_read39_rewind_phi_fu_522_p6 = data_15_V_read39_phi_reg_768;
    end else begin
        ap_phi_mux_data_15_V_read39_rewind_phi_fu_522_p6 = data_15_V_read39_rewind_reg_518;
    end
end

always @ (*) begin
    if ((do_init_reg_277 == 1'd0)) begin
        ap_phi_mux_data_16_V_read40_phi_phi_fu_784_p4 = ap_phi_mux_data_16_V_read40_rewind_phi_fu_536_p6;
    end else begin
        ap_phi_mux_data_16_V_read40_phi_phi_fu_784_p4 = ap_phi_reg_pp0_iter1_data_16_V_read40_phi_reg_780;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_16_V_read40_rewind_phi_fu_536_p6 = data_16_V_read40_phi_reg_780;
    end else begin
        ap_phi_mux_data_16_V_read40_rewind_phi_fu_536_p6 = data_16_V_read40_rewind_reg_532;
    end
end

always @ (*) begin
    if ((do_init_reg_277 == 1'd0)) begin
        ap_phi_mux_data_17_V_read41_phi_phi_fu_796_p4 = ap_phi_mux_data_17_V_read41_rewind_phi_fu_550_p6;
    end else begin
        ap_phi_mux_data_17_V_read41_phi_phi_fu_796_p4 = ap_phi_reg_pp0_iter1_data_17_V_read41_phi_reg_792;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_17_V_read41_rewind_phi_fu_550_p6 = data_17_V_read41_phi_reg_792;
    end else begin
        ap_phi_mux_data_17_V_read41_rewind_phi_fu_550_p6 = data_17_V_read41_rewind_reg_546;
    end
end

always @ (*) begin
    if ((do_init_reg_277 == 1'd0)) begin
        ap_phi_mux_data_18_V_read42_phi_phi_fu_808_p4 = ap_phi_mux_data_18_V_read42_rewind_phi_fu_564_p6;
    end else begin
        ap_phi_mux_data_18_V_read42_phi_phi_fu_808_p4 = ap_phi_reg_pp0_iter1_data_18_V_read42_phi_reg_804;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_18_V_read42_rewind_phi_fu_564_p6 = data_18_V_read42_phi_reg_804;
    end else begin
        ap_phi_mux_data_18_V_read42_rewind_phi_fu_564_p6 = data_18_V_read42_rewind_reg_560;
    end
end

always @ (*) begin
    if ((do_init_reg_277 == 1'd0)) begin
        ap_phi_mux_data_19_V_read43_phi_phi_fu_820_p4 = ap_phi_mux_data_19_V_read43_rewind_phi_fu_578_p6;
    end else begin
        ap_phi_mux_data_19_V_read43_phi_phi_fu_820_p4 = ap_phi_reg_pp0_iter1_data_19_V_read43_phi_reg_816;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_19_V_read43_rewind_phi_fu_578_p6 = data_19_V_read43_phi_reg_816;
    end else begin
        ap_phi_mux_data_19_V_read43_rewind_phi_fu_578_p6 = data_19_V_read43_rewind_reg_574;
    end
end

always @ (*) begin
    if ((do_init_reg_277 == 1'd0)) begin
        ap_phi_mux_data_1_V_read25_phi_phi_fu_604_p4 = ap_phi_mux_data_1_V_read25_rewind_phi_fu_326_p6;
    end else begin
        ap_phi_mux_data_1_V_read25_phi_phi_fu_604_p4 = ap_phi_reg_pp0_iter1_data_1_V_read25_phi_reg_600;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_1_V_read25_rewind_phi_fu_326_p6 = data_1_V_read25_phi_reg_600;
    end else begin
        ap_phi_mux_data_1_V_read25_rewind_phi_fu_326_p6 = data_1_V_read25_rewind_reg_322;
    end
end

always @ (*) begin
    if ((do_init_reg_277 == 1'd0)) begin
        ap_phi_mux_data_2_V_read26_phi_phi_fu_616_p4 = ap_phi_mux_data_2_V_read26_rewind_phi_fu_340_p6;
    end else begin
        ap_phi_mux_data_2_V_read26_phi_phi_fu_616_p4 = ap_phi_reg_pp0_iter1_data_2_V_read26_phi_reg_612;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_2_V_read26_rewind_phi_fu_340_p6 = data_2_V_read26_phi_reg_612;
    end else begin
        ap_phi_mux_data_2_V_read26_rewind_phi_fu_340_p6 = data_2_V_read26_rewind_reg_336;
    end
end

always @ (*) begin
    if ((do_init_reg_277 == 1'd0)) begin
        ap_phi_mux_data_3_V_read27_phi_phi_fu_628_p4 = ap_phi_mux_data_3_V_read27_rewind_phi_fu_354_p6;
    end else begin
        ap_phi_mux_data_3_V_read27_phi_phi_fu_628_p4 = ap_phi_reg_pp0_iter1_data_3_V_read27_phi_reg_624;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_3_V_read27_rewind_phi_fu_354_p6 = data_3_V_read27_phi_reg_624;
    end else begin
        ap_phi_mux_data_3_V_read27_rewind_phi_fu_354_p6 = data_3_V_read27_rewind_reg_350;
    end
end

always @ (*) begin
    if ((do_init_reg_277 == 1'd0)) begin
        ap_phi_mux_data_4_V_read28_phi_phi_fu_640_p4 = ap_phi_mux_data_4_V_read28_rewind_phi_fu_368_p6;
    end else begin
        ap_phi_mux_data_4_V_read28_phi_phi_fu_640_p4 = ap_phi_reg_pp0_iter1_data_4_V_read28_phi_reg_636;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_4_V_read28_rewind_phi_fu_368_p6 = data_4_V_read28_phi_reg_636;
    end else begin
        ap_phi_mux_data_4_V_read28_rewind_phi_fu_368_p6 = data_4_V_read28_rewind_reg_364;
    end
end

always @ (*) begin
    if ((do_init_reg_277 == 1'd0)) begin
        ap_phi_mux_data_5_V_read29_phi_phi_fu_652_p4 = ap_phi_mux_data_5_V_read29_rewind_phi_fu_382_p6;
    end else begin
        ap_phi_mux_data_5_V_read29_phi_phi_fu_652_p4 = ap_phi_reg_pp0_iter1_data_5_V_read29_phi_reg_648;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_5_V_read29_rewind_phi_fu_382_p6 = data_5_V_read29_phi_reg_648;
    end else begin
        ap_phi_mux_data_5_V_read29_rewind_phi_fu_382_p6 = data_5_V_read29_rewind_reg_378;
    end
end

always @ (*) begin
    if ((do_init_reg_277 == 1'd0)) begin
        ap_phi_mux_data_6_V_read30_phi_phi_fu_664_p4 = ap_phi_mux_data_6_V_read30_rewind_phi_fu_396_p6;
    end else begin
        ap_phi_mux_data_6_V_read30_phi_phi_fu_664_p4 = ap_phi_reg_pp0_iter1_data_6_V_read30_phi_reg_660;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_6_V_read30_rewind_phi_fu_396_p6 = data_6_V_read30_phi_reg_660;
    end else begin
        ap_phi_mux_data_6_V_read30_rewind_phi_fu_396_p6 = data_6_V_read30_rewind_reg_392;
    end
end

always @ (*) begin
    if ((do_init_reg_277 == 1'd0)) begin
        ap_phi_mux_data_7_V_read31_phi_phi_fu_676_p4 = ap_phi_mux_data_7_V_read31_rewind_phi_fu_410_p6;
    end else begin
        ap_phi_mux_data_7_V_read31_phi_phi_fu_676_p4 = ap_phi_reg_pp0_iter1_data_7_V_read31_phi_reg_672;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_7_V_read31_rewind_phi_fu_410_p6 = data_7_V_read31_phi_reg_672;
    end else begin
        ap_phi_mux_data_7_V_read31_rewind_phi_fu_410_p6 = data_7_V_read31_rewind_reg_406;
    end
end

always @ (*) begin
    if ((do_init_reg_277 == 1'd0)) begin
        ap_phi_mux_data_8_V_read32_phi_phi_fu_688_p4 = ap_phi_mux_data_8_V_read32_rewind_phi_fu_424_p6;
    end else begin
        ap_phi_mux_data_8_V_read32_phi_phi_fu_688_p4 = ap_phi_reg_pp0_iter1_data_8_V_read32_phi_reg_684;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_8_V_read32_rewind_phi_fu_424_p6 = data_8_V_read32_phi_reg_684;
    end else begin
        ap_phi_mux_data_8_V_read32_rewind_phi_fu_424_p6 = data_8_V_read32_rewind_reg_420;
    end
end

always @ (*) begin
    if ((do_init_reg_277 == 1'd0)) begin
        ap_phi_mux_data_9_V_read33_phi_phi_fu_700_p4 = ap_phi_mux_data_9_V_read33_rewind_phi_fu_438_p6;
    end else begin
        ap_phi_mux_data_9_V_read33_phi_phi_fu_700_p4 = ap_phi_reg_pp0_iter1_data_9_V_read33_phi_reg_696;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_9_V_read33_rewind_phi_fu_438_p6 = data_9_V_read33_phi_reg_696;
    end else begin
        ap_phi_mux_data_9_V_read33_rewind_phi_fu_438_p6 = data_9_V_read33_rewind_reg_434;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_302)) begin
        if ((icmp_ln64_reg_1672 == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_281_p6 = 1'd1;
        end else if ((icmp_ln64_reg_1672 == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_281_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_281_p6 = do_init_reg_277;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_281_p6 = do_init_reg_277;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_302)) begin
        if ((icmp_ln64_reg_1672 == 1'd1)) begin
            ap_phi_mux_w_index23_phi_fu_297_p6 = 5'd0;
        end else if ((icmp_ln64_reg_1672 == 1'd0)) begin
            ap_phi_mux_w_index23_phi_fu_297_p6 = w_index_reg_1667;
        end else begin
            ap_phi_mux_w_index23_phi_fu_297_p6 = w_index23_reg_293;
        end
    end else begin
        ap_phi_mux_w_index23_phi_fu_297_p6 = w_index23_reg_293;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_fu_979_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_0 = {{acc_0_V_fu_1149_p2[13:6]}};
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_1 = {{acc_1_V_fu_1176_p2[13:6]}};
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_2 = {{acc_2_V_fu_1203_p2[13:6]}};
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_3 = {{acc_3_V_fu_1230_p2[13:6]}};
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_4 = {{acc_4_V_fu_1257_p2[13:6]}};
    end else begin
        ap_return_4 = ap_return_4_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_5 = {{acc_5_V_fu_1284_p2[13:6]}};
    end else begin
        ap_return_5 = ap_return_5_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_6 = {{acc_6_V_fu_1311_p2[13:6]}};
    end else begin
        ap_return_6 = ap_return_6_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_7 = {{acc_7_V_fu_1338_p2[13:6]}};
    end else begin
        ap_return_7 = ap_return_7_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_8 = {{acc_8_V_fu_1365_p2[13:6]}};
    end else begin
        ap_return_8 = ap_return_8_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1672_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_9 = {{acc_9_V_fu_1392_p2[13:6]}};
    end else begin
        ap_return_9 = ap_return_9_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w6_V_ce0 = 1'b1;
    end else begin
        w6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_V_fu_1149_p2 = ($signed(p_Val2_22_reg_828) + $signed(sext_ln728_fu_1145_p1));

assign acc_1_V_fu_1176_p2 = ($signed(p_Val2_2320_reg_842) + $signed(sext_ln728_10_fu_1172_p1));

assign acc_2_V_fu_1203_p2 = ($signed(p_Val2_2418_reg_856) + $signed(sext_ln728_11_fu_1199_p1));

assign acc_3_V_fu_1230_p2 = ($signed(p_Val2_2516_reg_870) + $signed(sext_ln728_12_fu_1226_p1));

assign acc_4_V_fu_1257_p2 = ($signed(p_Val2_2614_reg_884) + $signed(sext_ln728_13_fu_1253_p1));

assign acc_5_V_fu_1284_p2 = ($signed(p_Val2_2712_reg_898) + $signed(sext_ln728_14_fu_1280_p1));

assign acc_6_V_fu_1311_p2 = ($signed(p_Val2_2810_reg_912) + $signed(sext_ln728_15_fu_1307_p1));

assign acc_7_V_fu_1338_p2 = ($signed(p_Val2_298_reg_926) + $signed(sext_ln728_16_fu_1334_p1));

assign acc_8_V_fu_1365_p2 = ($signed(p_Val2_306_reg_940) + $signed(sext_ln728_17_fu_1361_p1));

assign acc_9_V_fu_1392_p2 = ($signed(p_Val2_314_reg_954) + $signed(sext_ln728_18_fu_1388_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_296 = ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_302 = ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_43 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_data_0_V_read24_phi_reg_588 = 'bx;

assign ap_phi_reg_pp0_iter0_data_10_V_read34_phi_reg_708 = 'bx;

assign ap_phi_reg_pp0_iter0_data_11_V_read35_phi_reg_720 = 'bx;

assign ap_phi_reg_pp0_iter0_data_12_V_read36_phi_reg_732 = 'bx;

assign ap_phi_reg_pp0_iter0_data_13_V_read37_phi_reg_744 = 'bx;

assign ap_phi_reg_pp0_iter0_data_14_V_read38_phi_reg_756 = 'bx;

assign ap_phi_reg_pp0_iter0_data_15_V_read39_phi_reg_768 = 'bx;

assign ap_phi_reg_pp0_iter0_data_16_V_read40_phi_reg_780 = 'bx;

assign ap_phi_reg_pp0_iter0_data_17_V_read41_phi_reg_792 = 'bx;

assign ap_phi_reg_pp0_iter0_data_18_V_read42_phi_reg_804 = 'bx;

assign ap_phi_reg_pp0_iter0_data_19_V_read43_phi_reg_816 = 'bx;

assign ap_phi_reg_pp0_iter0_data_1_V_read25_phi_reg_600 = 'bx;

assign ap_phi_reg_pp0_iter0_data_2_V_read26_phi_reg_612 = 'bx;

assign ap_phi_reg_pp0_iter0_data_3_V_read27_phi_reg_624 = 'bx;

assign ap_phi_reg_pp0_iter0_data_4_V_read28_phi_reg_636 = 'bx;

assign ap_phi_reg_pp0_iter0_data_5_V_read29_phi_reg_648 = 'bx;

assign ap_phi_reg_pp0_iter0_data_6_V_read30_phi_reg_660 = 'bx;

assign ap_phi_reg_pp0_iter0_data_7_V_read31_phi_reg_672 = 'bx;

assign ap_phi_reg_pp0_iter0_data_8_V_read32_phi_reg_684 = 'bx;

assign ap_phi_reg_pp0_iter0_data_9_V_read33_phi_reg_696 = 'bx;

assign icmp_ln64_fu_979_p2 = ((ap_phi_mux_w_index23_phi_fu_297_p6 == 5'd19) ? 1'b1 : 1'b0);

assign mul_ln1118_10_fu_1158_p0 = zext_ln1116_fu_1125_p1;

assign mul_ln1118_10_fu_1158_p1 = tmp_3_reg_1686;

assign mul_ln1118_10_fu_1158_p2 = ($signed({{1'b0}, {mul_ln1118_10_fu_1158_p0}}) * $signed(mul_ln1118_10_fu_1158_p1));

assign mul_ln1118_11_fu_1185_p0 = zext_ln1116_fu_1125_p1;

assign mul_ln1118_11_fu_1185_p1 = tmp_5_reg_1691;

assign mul_ln1118_11_fu_1185_p2 = ($signed({{1'b0}, {mul_ln1118_11_fu_1185_p0}}) * $signed(mul_ln1118_11_fu_1185_p1));

assign mul_ln1118_12_fu_1212_p0 = zext_ln1116_fu_1125_p1;

assign mul_ln1118_12_fu_1212_p1 = tmp_7_reg_1696;

assign mul_ln1118_12_fu_1212_p2 = ($signed({{1'b0}, {mul_ln1118_12_fu_1212_p0}}) * $signed(mul_ln1118_12_fu_1212_p1));

assign mul_ln1118_13_fu_1239_p0 = zext_ln1116_fu_1125_p1;

assign mul_ln1118_13_fu_1239_p1 = tmp_9_reg_1701;

assign mul_ln1118_13_fu_1239_p2 = ($signed({{1'b0}, {mul_ln1118_13_fu_1239_p0}}) * $signed(mul_ln1118_13_fu_1239_p1));

assign mul_ln1118_14_fu_1266_p0 = zext_ln1116_fu_1125_p1;

assign mul_ln1118_14_fu_1266_p1 = tmp_s_reg_1706;

assign mul_ln1118_14_fu_1266_p2 = ($signed({{1'b0}, {mul_ln1118_14_fu_1266_p0}}) * $signed(mul_ln1118_14_fu_1266_p1));

assign mul_ln1118_15_fu_1293_p0 = zext_ln1116_fu_1125_p1;

assign mul_ln1118_15_fu_1293_p1 = tmp_2_reg_1711;

assign mul_ln1118_15_fu_1293_p2 = ($signed({{1'b0}, {mul_ln1118_15_fu_1293_p0}}) * $signed(mul_ln1118_15_fu_1293_p1));

assign mul_ln1118_16_fu_1320_p0 = zext_ln1116_fu_1125_p1;

assign mul_ln1118_16_fu_1320_p1 = tmp_4_reg_1716;

assign mul_ln1118_16_fu_1320_p2 = ($signed({{1'b0}, {mul_ln1118_16_fu_1320_p0}}) * $signed(mul_ln1118_16_fu_1320_p1));

assign mul_ln1118_17_fu_1347_p0 = zext_ln1116_fu_1125_p1;

assign mul_ln1118_17_fu_1347_p1 = tmp_6_reg_1721;

assign mul_ln1118_17_fu_1347_p2 = ($signed({{1'b0}, {mul_ln1118_17_fu_1347_p0}}) * $signed(mul_ln1118_17_fu_1347_p1));

assign mul_ln1118_18_fu_1374_p0 = zext_ln1116_fu_1125_p1;

assign mul_ln1118_18_fu_1374_p1 = tmp_8_reg_1726;

assign mul_ln1118_18_fu_1374_p2 = ($signed({{1'b0}, {mul_ln1118_18_fu_1374_p0}}) * $signed(mul_ln1118_18_fu_1374_p1));

assign mul_ln1118_fu_1131_p0 = zext_ln1116_fu_1125_p1;

assign mul_ln1118_fu_1131_p1 = trunc_ln76_reg_1681;

assign mul_ln1118_fu_1131_p2 = ($signed({{1'b0}, {mul_ln1118_fu_1131_p0}}) * $signed(mul_ln1118_fu_1131_p1));

assign sext_ln728_10_fu_1172_p1 = $signed(shl_ln728_20_fu_1164_p3);

assign sext_ln728_11_fu_1199_p1 = $signed(shl_ln728_21_fu_1191_p3);

assign sext_ln728_12_fu_1226_p1 = $signed(shl_ln728_22_fu_1218_p3);

assign sext_ln728_13_fu_1253_p1 = $signed(shl_ln728_23_fu_1245_p3);

assign sext_ln728_14_fu_1280_p1 = $signed(shl_ln728_24_fu_1272_p3);

assign sext_ln728_15_fu_1307_p1 = $signed(shl_ln728_25_fu_1299_p3);

assign sext_ln728_16_fu_1334_p1 = $signed(shl_ln728_26_fu_1326_p3);

assign sext_ln728_17_fu_1361_p1 = $signed(shl_ln728_27_fu_1353_p3);

assign sext_ln728_18_fu_1388_p1 = $signed(shl_ln728_28_fu_1380_p3);

assign sext_ln728_fu_1145_p1 = $signed(shl_ln_fu_1137_p3);

assign shl_ln728_20_fu_1164_p3 = {{mul_ln1118_10_fu_1158_p2}, {6'd0}};

assign shl_ln728_21_fu_1191_p3 = {{mul_ln1118_11_fu_1185_p2}, {6'd0}};

assign shl_ln728_22_fu_1218_p3 = {{mul_ln1118_12_fu_1212_p2}, {6'd0}};

assign shl_ln728_23_fu_1245_p3 = {{mul_ln1118_13_fu_1239_p2}, {6'd0}};

assign shl_ln728_24_fu_1272_p3 = {{mul_ln1118_14_fu_1266_p2}, {6'd0}};

assign shl_ln728_25_fu_1299_p3 = {{mul_ln1118_15_fu_1293_p2}, {6'd0}};

assign shl_ln728_26_fu_1326_p3 = {{mul_ln1118_16_fu_1320_p2}, {6'd0}};

assign shl_ln728_27_fu_1353_p3 = {{mul_ln1118_17_fu_1347_p2}, {6'd0}};

assign shl_ln728_28_fu_1380_p3 = {{mul_ln1118_18_fu_1374_p2}, {6'd0}};

assign shl_ln_fu_1137_p3 = {{mul_ln1118_fu_1131_p2}, {6'd0}};

assign trunc_ln76_fu_1031_p1 = w6_V_q0[3:0];

assign w6_V_address0 = zext_ln76_fu_968_p1;

assign w_index_fu_973_p2 = (5'd1 + ap_phi_mux_w_index23_phi_fu_297_p6);

assign zext_ln1116_fu_1125_p1 = tmp_41_reg_1676;

assign zext_ln76_fu_968_p1 = ap_phi_mux_w_index23_phi_fu_297_p6;

endmodule //dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s
