{"files":[{"patch":"@@ -2088,7 +2088,1 @@\n-  if (is_simm12(-decrement)) {\n-    addi(Rd, Rn, -decrement);\n-  } else {\n-    assert_different_registers(Rn, temp);\n-    li(temp, decrement);\n-    sub(Rd, Rn, temp);\n-  }\n+  add(Rd, Rn, -decrement, temp);\n@@ -2098,7 +2092,1 @@\n-  if (is_simm12(-decrement)) {\n-    addiw(Rd, Rn, -decrement);\n-  } else {\n-    assert_different_registers(Rn, temp);\n-    li(temp, decrement);\n-    subw(Rd, Rn, temp);\n-  }\n+  addw(Rd, Rn, -decrement, temp);\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp","additions":2,"deletions":14,"binary":false,"changes":16,"status":"modified"}]}