
# Week 1 
## 1) 'iverilog' and 'gtkwave' Execution

MUX 

![2_m1](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/a8aaee18-dad3-4dd6-b2c7-3447934aa6e4)
![2](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/e03d17cf-1349-4c03-a882-102e317ec51f)

Counter

![3](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/6d20e694-f69b-4ab2-9572-f8d363379ea6)
![4](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/748f250c-3926-4e8a-97f0-2c1fad6bc792)

## 2) 'yosys' using sky130 lib

MUX Synthesis

![5_S](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/3862fac0-c12e-4141-838a-dbc736b5e775)
![6](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/c5155e34-5eca-44f2-aedb-1d913fa6ac3b)
![7](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/e21a3b9f-f667-4677-a569-6a626d884cbb)
![8](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/e555a578-1f9a-4928-a4be-e6ec01889355)
![9](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/383fb14a-4f13-4788-a600-e97c918ba6f5)

## 2) Hierarchical - Flat Synthesis
Hierarchical - Flat Synthesis
Multiple modules --> _(AND + OR)_ --> _CMOS :(NMOS + PMOS)_

![10](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/22f4faba-d2c8-4c19-a97f-759633ab5182)
![11](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/1a90b9c6-2e9d-4184-b64d-3052dc4e3194)
![12](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/ccec0584-331f-4983-8bef-fb72dee8e9ba)
