

================================================================
== Vivado HLS Report for 'digitrec_update_knn'
================================================================
* Date:           Wed Jun 16 13:46:23 2021

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        5-nn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.70|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- WHILE      |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- UPDATEKNN  |   10|   10|         2|          -|          -|     5|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_i)
	2  / (!tmp_i)
3 --> 
	4  / (!exitcond)
	5  / (exitcond)
4 --> 
	3  / true
5 --> 
* FSM state operations: 

 <State 1>: 2.94ns
ST_1: tmp_4_read [1/1] 0.00ns
:0  %tmp_4_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %tmp_4)

ST_1: train_inst_V_read [1/1] 0.00ns
:1  %train_inst_V_read = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %train_inst_V)

ST_1: test_inst_V_read [1/1] 0.00ns
:2  %test_inst_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %test_inst_V)

ST_1: tmp_4_cast_cast [1/1] 0.00ns
:3  %tmp_4_cast_cast = zext i4 %tmp_4_read to i7

ST_1: tmp_5 [1/1] 0.00ns
:4  %tmp_5 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_4_read, i2 0)

ST_1: p_shl_cast [1/1] 0.00ns
:5  %p_shl_cast = zext i6 %tmp_5 to i7

ST_1: tmp_6 [1/1] 1.72ns
:6  %tmp_6 = add i7 %tmp_4_cast_cast, %p_shl_cast

ST_1: train_inst_V_cast [1/1] 0.00ns
:7  %train_inst_V_cast = zext i48 %train_inst_V_read to i49

ST_1: r_V [1/1] 1.37ns
:8  %r_V = xor i49 %train_inst_V_cast, %test_inst_V_read

ST_1: stg_15 [1/1] 1.57ns
:9  br label %1


 <State 2>: 4.41ns
ST_2: distance_V [1/1] 0.00ns
:0  %distance_V = phi i6 [ 0, %0 ], [ %count_V, %2 ]

ST_2: n_V_buf_i [1/1] 0.00ns
:1  %n_V_buf_i = phi i49 [ %r_V, %0 ], [ %tmp_6_i, %2 ]

ST_2: tmp_i [1/1] 2.62ns
:2  %tmp_i = icmp eq i49 %n_V_buf_i, 0

ST_2: count_V [1/1] 1.72ns
:3  %count_V = add i6 %distance_V, 1

ST_2: stg_20 [1/1] 1.57ns
:4  br i1 %tmp_i, label %bitcount.exit, label %2

ST_2: stg_21 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str5) nounwind

ST_2: tmp_5_i [1/1] 3.04ns
:1  %tmp_5_i = add i49 %n_V_buf_i, -1

ST_2: tmp_6_i [1/1] 1.37ns
:2  %tmp_6_i = and i49 %tmp_5_i, %n_V_buf_i

ST_2: stg_24 [1/1] 0.00ns
:3  br label %1


 <State 3>: 4.11ns
ST_3: p_s [1/1] 0.00ns
bitcount.exit:0  %p_s = phi i6 [ %max_V_s, %._crit_edge ], [ 0, %1 ]

ST_3: p_026_s [1/1] 0.00ns
bitcount.exit:1  %p_026_s = phi i4 [ %i_val_V_026_s, %._crit_edge ], [ undef, %1 ]

ST_3: val_assign [1/1] 0.00ns
bitcount.exit:2  %val_assign = phi i3 [ %i, %._crit_edge ], [ 0, %1 ]

ST_3: exitcond [1/1] 1.62ns
bitcount.exit:3  %exitcond = icmp eq i3 %val_assign, -3

ST_3: empty [1/1] 0.00ns
bitcount.exit:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_3: i [1/1] 0.80ns
bitcount.exit:5  %i = add i3 %val_assign, 1

ST_3: stg_31 [1/1] 0.00ns
bitcount.exit:6  br i1 %exitcond, label %3, label %._crit_edge

ST_3: tmp_2_cast [1/1] 0.00ns
._crit_edge:1  %tmp_2_cast = zext i3 %val_assign to i7

ST_3: tmp_8 [1/1] 1.72ns
._crit_edge:2  %tmp_8 = add i7 %tmp_6, %tmp_2_cast

ST_3: tmp_8_cast [1/1] 0.00ns
._crit_edge:3  %tmp_8_cast = zext i7 %tmp_8 to i64

ST_3: min_distances_V_addr_1 [1/1] 0.00ns
._crit_edge:4  %min_distances_V_addr_1 = getelementptr [50 x i6]* %min_distances_V, i64 0, i64 %tmp_8_cast

ST_3: max_V [2/2] 2.39ns
._crit_edge:5  %max_V = load i6* %min_distances_V_addr_1, align 1

ST_3: tmp_cast [1/1] 0.00ns
:0  %tmp_cast = zext i4 %p_026_s to i7

ST_3: tmp_7 [1/1] 1.72ns
:1  %tmp_7 = add i7 %tmp_6, %tmp_cast

ST_3: tmp_7_cast [1/1] 0.00ns
:2  %tmp_7_cast = zext i7 %tmp_7 to i64

ST_3: min_distances_V_addr [1/1] 0.00ns
:3  %min_distances_V_addr = getelementptr [50 x i6]* %min_distances_V, i64 0, i64 %tmp_7_cast

ST_3: min_distances_V_load [2/2] 2.39ns
:4  %min_distances_V_load = load i6* %min_distances_V_addr, align 1


 <State 4>: 5.70ns
ST_4: stg_42 [1/1] 0.00ns
._crit_edge:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str7) nounwind

ST_4: max_V [1/2] 2.39ns
._crit_edge:5  %max_V = load i6* %min_distances_V_addr_1, align 1

ST_4: tmp_3 [1/1] 1.94ns
._crit_edge:6  %tmp_3 = icmp ugt i6 %max_V, %p_s

ST_4: i_val_V [1/1] 0.00ns
._crit_edge:7  %i_val_V = zext i3 %val_assign to i4

ST_4: max_V_s [1/1] 1.37ns
._crit_edge:8  %max_V_s = select i1 %tmp_3, i6 %max_V, i6 %p_s

ST_4: i_val_V_026_s [1/1] 1.37ns
._crit_edge:9  %i_val_V_026_s = select i1 %tmp_3, i4 %i_val_V, i4 %p_026_s

ST_4: stg_48 [1/1] 0.00ns
._crit_edge:10  br label %bitcount.exit


 <State 5>: 4.33ns
ST_5: min_distances_V_load [1/2] 2.39ns
:4  %min_distances_V_load = load i6* %min_distances_V_addr, align 1

ST_5: tmp_1 [1/1] 1.94ns
:5  %tmp_1 = icmp ult i6 %distance_V, %min_distances_V_load

ST_5: stg_51 [1/1] 0.00ns
:6  br i1 %tmp_1, label %4, label %._crit_edge54

ST_5: stg_52 [1/1] 2.39ns
:0  store i6 %distance_V, i6* %min_distances_V_addr, align 1

ST_5: stg_53 [1/1] 0.00ns
:1  br label %._crit_edge54

ST_5: stg_54 [1/1] 0.00ns
._crit_edge54:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
