// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
// Date        : Tue Dec  9 14:14:13 2025
// Host        : DESKTOP-NOIGLTL running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_neorv32_vivado_ip_0_0_sim_netlist.v
// Design      : system_neorv32_vivado_ip_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_boot_rom
   (\bus_rsp_o[ack] ,
    DOADO,
    I48,
    clk,
    rstn_sys,
    \bus_req_i[stb] ,
    \dev_00_req_o[addr] );
  output \bus_rsp_o[ack] ;
  output [31:0]DOADO;
  input I48;
  input clk;
  input rstn_sys;
  input \bus_req_i[stb] ;
  input [9:0]\dev_00_req_o[addr] ;

  wire [31:0]DOADO;
  wire I48;
  wire \bus_req_i[stb] ;
  wire \bus_rsp_o[ack] ;
  wire clk;
  wire [9:0]\dev_00_req_o[addr] ;
  wire rstn_sys;
  wire NLW_rdata_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_rdata_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_rdata_reg_DBITERR_UNCONNECTED;
  wire NLW_rdata_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_rdata_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_rdata_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_rdata_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_rdata_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_rdata_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_rdata_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_rdata_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "neorv32_boot_rom/rdata_reg" *) 
  (* RTL_RAM_STYLE = "NONE" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h80028293000022B77F01819380200197FF0271130FB2021380200217F14020F3),
    .INIT_01(256'h80200417F24383930000139730401073305310730F0303130000031730029073),
    .INIT_02(256'h00000613FB45859380200597FB45051380200517FBC4849380200497FC440413),
    .INIT_03(256'h3044607330579073018787930000079702008A63000007930000071300000693),
    .INIT_04(256'h0380006F00072223FFF4073700C7260300872103FFF447370880006F30046073),
    .INIT_05(256'h00B55863FEDFF06F004404130043839300F420230003A78300945C6300838E63),
    .INIT_06(256'h0FF0000F72C18193802001977906061300000617FF5FF06F0045051300052023),
    .INIT_07(256'h000005173405107330401073000600E70000059300000513300290730000100F),
    .INIT_08(256'h01F454133420247334041073FFDFF06F10500073001000733055107301850513),
    .INIT_09(256'h00040863FFD404130034741334A0247334141073004404133410247302041663),
    .INIT_0A(256'hFFFE07B70000806700000513302000733400247334141073FFE4041334102473),
    .INIT_0B(256'hFE06DCE300F716930007A703FFF507B700075E6300E79713000005130087A783),
    .INIT_0C(256'h00050493001126230091222300812423FF010113000080670FF575130047A503),
    .INIT_0D(256'hFEF414E30040079300140413FEA78E23002787B300440793FB9FF0EF00000413),
    .INIT_0E(256'h0000806701010113004124830000051300F4A0230081240300C1208300012783),
    .INIT_0F(256'h0007A703FFF507B700F51E6300A0079302075C6300E797130087A783FFFE07B7),
    .INIT_10(256'hFE06DCE300C716930007A703FFF507B700E7A22300D00713FE06DCE300C71693),
    .INIT_11(256'h0014041300044503000504130011222300812023FF8101130000806700A7A223),
    .INIT_12(256'hFDC10113FE1FF06FF8DFF0EF0000806700810113000124030041208300051A63),
    .INIT_13(256'h02050663000500E70004A22300058413800004B70211202300912C2300812E23),
    .INIT_14(256'h000785130181248301C124030201208300100793FA1FF0EFCE450513FFE01537),
    .INIT_15(256'h00A12223000400E7000126230001282300012A23014105130000806702410113),
    .INIT_16(256'h0DE68693B007C6B701412603000400E700C1051300A12023000400E701010513),
    .INIT_17(256'h00A7E7B300E7E7B3F95FF06FCF850513FFE0153700D608630041278300012703),
    .INIT_18(256'h04E60263FFF0071300C12603F60798E302D76063010126830000071300012423),
    .INIT_19(256'h00C12683000400E700E1202300810513F4079AE3F61FF06FD0C50513FFE01537),
    .INIT_1A(256'hFADFF06F0047071300C7202300D1262300C686B3000507930001270300812603),
    .INIT_1B(256'h000127830000100F0FF0000FEB9FF0EF00D4A22300F12023D2050513FFE01537),
    .INIT_1C(256'hE45FF0EF0091202300112423030005130005041300812223FF410113F11FF06F),
    .INIT_1D(256'h00E787B3F487879300F77713FFE017B70094573301C00493E3DFF0EF07800513),
    .INIT_1E(256'h000124830041240300812083FCF49EE3FFC00793E19FF0EFFFC484930007C503),
    .INIT_1F(256'h00008067FEE59AE3FFC7A703FF87A503FFC7A583FFF4C7B70000806700C10113),
    .INIT_20(256'h00B1282300A12A2300812C2300712E23026120230251222302112423FD410113),
    .INIT_21(256'hFFFE073700778793800007B73420247300F1202300E1222300D1242300C12623),
    .INIT_22(256'h00F722230017C79300472783FFFC073700075A63010797130087278308F41E63),
    .INIT_23(256'h00A785330027D79300042783F79FF0EF02075E6300F7971300842783FFFE0437),
    .INIT_24(256'h00D72023FFF0069300D7073300371713FFF446B7F140277300B787B300F537B3),
    .INIT_25(256'h0141250301C123830201230302412283028120830181240300A7202300F72223),
    .INIT_26(256'h008727833020007302C1011300012783004127030081268300C1260301012583),
    .INIT_27(256'h02000513E8DFF0EF00040513D39FF0EFD2450513FFE015370407586300E79713),
    .INIT_28(256'h02000513E6DFF0EF34A02573CD1FF0EF02000513E7DFF0EF34102573CE1FF0EF),
    .INIT_29(256'hFFFE07B73007B07300800793CB1FF0EF00A00513E5DFF0EF34302573CC1FF0EF),
    .INIT_2A(256'hFFDFF06F1050007300E7A22300100713FFFC07B700075863010797130087A783),
    .INIT_2B(256'hFFF807B70000806700E7A22380000737FE06CCE300D716930007A703FFF807B7),
    .INIT_2C(256'h800007B7FF810113000080670FF575130047A503FE074EE30007A70300A7A223),
    .INIT_2D(256'h0FF5751300845513FC9FF0EF0FF5751301045513001122230007A40300812023),
    .INIT_2E(256'h00072783FFF80737FA9FF06F0081011300412083000124030FF47513FBDFF0EF),
    .INIT_2F(256'h00112623FF0101130000806700F7222300878793800007B7FE06CCE300D79693),
    .INIT_30(256'h00000413F81FF0EFF69FF0EF00300513FCDFF0EF000504930091222300812423),
    .INIT_31(256'hFEF412E30040079300140413FEA78E23002787B300440793F59FF0EF00000513),
    .INIT_32(256'h00412483008124030007278300F4A02300C120838000073700012783F21FF0EF),
    .INIT_33(256'h00A1202300112223FF81011300008067010101130000051300F7202300478793),
    .INIT_34(256'h00112223FF810113ECDFF06F0081011300412083EF5FF0EF00012503F59FF0EF),
    .INIT_35(256'h00412083EA9FF0EF00A12023ECDFF0EF00000513ED5FF0EF00500513F39FF0EF),
    .INIT_36(256'h0607546300D79713001005130087A783FFFE07B7000080670081011300012503),
    .INIT_37(256'h800007B70AB0051300E7A023019007130007A023FFF807B700112023FFC10113),
    .INIT_38(256'hFFF0051300257793F85FF0EFF65FF0EF00600513F6DFF0EF00E7A02300400737),
    .INIT_39(256'h004101130001208341F5551301E51513F6DFF0EFF4DFF0EF0040051300078C63),
    .INIT_3A(256'h006005130000041300A120230011242300812223FF4101130000806700008067),
    .INIT_3B(256'hFFC7C503002787B300440793E29FF0EFE11FF0EF00200513E75FF0EFF15FF0EF),
    .INIT_3C(256'h001404130007278380000737FE051CE300157513F11FF0EFDDDFF0EFDFDFF0EF),
    .INIT_3D(256'h0000806700C101130041240300812083FAF418E30040079300F7202300178793),
    .INIT_3E(256'hA4DFF0EFD3850513FFE0153700079E6300112023FFC101130047A783800007B7),
    .INIT_3F(256'h010797130087A783FFFE07B73007B0730080079306F514630790079397DFF0EF),
    .INIT_40(256'hB69FF0EF00000513A15FF0EFD5C50513FFE015370007A223FFFC07B700075663),
    .INIT_41(256'h80078793000027B7FE07CEE300072783FFF50737A01FF0EFD6C50513FFE01537),
    .INIT_42(256'hFFE007B700008067004101130001208330200073341710733007907300000713),
    .INIT_43(256'h00100693FFFC07370006D863010716930087A703FFFE07B73057907340078793),
    .INIT_44(256'h00009737FFFF763700072023FFF507370406DE6300E716930087A70300D72223),
    .INIT_45(256'h12F66C633FE006130000071312D76C63A0060613000007935FF707130007A683),
    .INIT_46(256'h0017E79300E7E7B30107D79301877713003717130107979300679793FFF78793),
    .INIT_47(256'hFE072C23FFF4C7370206DA6300F716930087A703FFFE07B700F72023FFF50737),
    .INIT_48(256'h30479073080007930007222300F720230027D793FFF447370007A783FE072C23),
    .INIT_49(256'h8EDFF0EFDA050513FFE015378F9FF0EFD7450513FFE015373007A07300800793),
    .INIT_4A(256'hA8DFF0EF8D1FF0EFDAC50513FFE015370C075C6300F7971300842783FFFE0437),
    .INIT_4B(256'hFFFE07B700B404330084B43300A404B30014141300F404330027941300042783),
    .INIT_4C(256'hFFE015370606DE6300F716930007A703FFF507B70807566300E797130087A783),
    .INIT_4D(256'hE1850513FFE01537875FF0EFE0450513FFE01537881FF0EFDD0505130047A783),
    .INIT_4E(256'h06F41E630720079380DFF0EF00A00513815FF0EF00050413F98FF0EF869FF0EF),
    .INIT_4F(256'h00069863FFD6F693FFE70693EC1FF06F0017879300C686B300028067FFE002B7),
    .INIT_50(256'h00B41463F685E2E39D5FF0EFFF5FF06F0017D793EB5FF06F001707130037D793),
    .INIT_51(256'hFFE00537FFE005B7FF4FF0EFDDC50513FFE01537FB8FF0EF00A00513F4956EE3),
    .INIT_52(256'h02F4166307500793F59FF06FD71FF0EFF60510E3815FF0EF6CC505135F858593),
    .INIT_53(256'hFE0FF0EF1545051318C58593FFE00537FFE005B7FC0FF0EFE2050513FFE01537),
    .INIT_54(256'hFEF404E307800793F25FF06FD31FF0EF00F416630650079300100073F2050CE3),
    .INIT_55(256'hFFE0153708F4166306900793F05FF06FE4050513FFE0153700F4186306800793),
    .INIT_56(256'hFFFE0437F50FF0EFED850513FFE015378B9FF0EFF1302573F64FF0EFED050513),
    .INIT_57(256'hFFE0153788DFF0EF30102573F38FF0EFEE050513FFE015378A1FF0EF00042503),
    .INIT_58(256'h00842503F10FF0EFEF050513FFE01537879FF0EFFC002573F24FF0EFEE850513),
    .INIT_59(256'hD7050513FFE01537851FF0EF00442503EFCFF0EFEF850513FFE01537865FF0EF),
    .INIT_5A(256'hF0050513FFE01537000418630047A403800007B716F4186307300793E75FF06F),
    .INIT_5B(256'hF1050513FFE01537E41FF06FCE450513FFE0153700050863B69FF0EFE55FF06F),
    .INIT_5C(256'h0004A503800004B7E94FF0EFF1850513FFE01537FFCFF0EF00040513EA8FF0EF),
    .INIT_5D(256'hFFE01537E0F510E307900793DACFF0EFE7CFF0EFF2C50513FFE01537FE4FF0EF),
    .INIT_5E(256'hFFF00713FFF4041300F4A023004007B70014041301045413E64FF0EFF3850513),
    .INIT_5F(256'h00C68793000004130004A6830000100F0FF0000F00F4A023004007B706E41863),
    .INIT_60(256'h00F120230DE50513B007C53708E4626300472703800007370000079300F4A023),
    .INIT_61(256'hFFF7C51300012783B15FF0EF0007051300412703B21FF0EF00E1222300D4A023),
    .INIT_62(256'h97DFF0EFA1DFF0EF00F1202300600513D69FF06FD2050513FFE01537B09FF0EF),
    .INIT_63(256'h00157513A21FF0EF00F12023000127838F5FF0EF931FF0EF919FF0EF0D800513),
    .INIT_64(256'h00A787B30004250300D12223F45FF06F00E787B300010737FE0518E300012783),
    .INIT_65(256'hCEF41EE306C00793F55FF06F004404130001278300412683AA5FF0EF00F12023),
    .INIT_66(256'hD80FF0EF6CC505135F858593FFE00537FFE005B7D60FF0EFDDC50513FFE01537),
    .INIT_67(256'h535F524F525245070000000000000A4543495645445F524F52524507CD9FF06F),
    .INIT_68(256'h000000000A4D55534B434548435F524F525245070000000A45525554414E4749),
    .INIT_69(256'h7563657865206F4E0000204E4F495450454358455F524F525245070A000A4B4F),
    .INIT_6A(256'h746F6F4200000A296E2F7928203F796177796E6120746F6F42202E656C626174),
    .INIT_6B(256'h4220323356524F454E0A0A0A0000000A0A2E2E2E000000206D6F726620676E69),
    .INIT_6C(256'h00000A0A3532303220332020706553203A646C6975620A726564616F6C746F6F),
    .INIT_6D(256'h6B20796E61207373657250202E733031206E6920000000746F6F622D6F747541),
    .INIT_6E(256'h64616F4C00000A0A2E646574726F62410000000A2E74726F6261206F74207965),
    .INIT_6F(256'h2E2E3030303030343030783040206873616C6620495053206D6F726620676E69),
    .INIT_70(256'h0000203E3A444D43000A2E706C656820726F662027682720657079540000202E),
    .INIT_71(256'h00000000202E2E2E6E69622E6578655F323376726F656E20676E697469617741),
    .INIT_72(256'h6574737953203A690A706C6548203A680A3A73444D4320656C62616C69617641),
    .INIT_73(256'h206169762064616F6C7055203A750A74726174736552203A720A6F666E69206D),
    .INIT_74(256'h20495053203A730A64616F6C202D206873616C6620495053203A6C0A54524155),
    .INIT_75(256'h61747563657865207472617453203A650A6D6172676F7270202D206873616C66),
    .INIT_76(256'h0020203A4B4C430A000020203A565748000000000A74697845203A780A656C62),
    .INIT_77(256'h00203A4353494D0A0020203A434F530A00203A415349580A00203A4153494D0A),
    .INIT_78(256'h74207365747962200000206574697257000A2E656C6261747563657865206F4E),
    .INIT_79(256'h676E696873616C46000000000A296E2F7928203F00000040206873616C66206F),
    .INIT_7A(256'h00000000000000006665646362613938373635343332313000000000202E2E2E),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(0)) 
    rdata_reg
       (.ADDRARDADDR({1'b1,\dev_00_req_o[addr] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_rdata_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_rdata_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_rdata_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(DOADO),
        .DOBDO(NLW_rdata_reg_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_rdata_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_rdata_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_rdata_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(\bus_req_i[stb] ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_rdata_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_rdata_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_rdata_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_rdata_reg_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  FDCE rden_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(I48),
        .Q(\bus_rsp_o[ack] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_bus_gateway
   (\keeper_reg[ext]__0 ,
    \FSM_onehot_keeper_reg[state][2]_0 ,
    xbus_terminate,
    \FSM_onehot_keeper_reg[state][1]_0 ,
    \keeper[lock] ,
    \amo_rsp[data] ,
    \keeper_reg[ext]_0 ,
    clk,
    rstn_sys,
    \main_rsp_o[err] ,
    \bus_rsp_o[err] ,
    D,
    \FSM_onehot_keeper_reg[state][2]_1 ,
    \bus_req_i[lock] ,
    wack,
    Q,
    \bus_rsp_o[ack] ,
    \main_rsp_o[ack] ,
    \core_req[0][stb] ,
    rdata,
    \main_rsp_o[data] ,
    \bus_rsp_o[data] ,
    spram_reg_0_63_7_7_i_1__4,
    spram_reg_0_63_7_7_i_1__5,
    spram_reg_0_63_7_7_i_1__6,
    \keeper_reg[lock]_0 ,
    \keeper_reg[lock]_1 );
  output \keeper_reg[ext]__0 ;
  output \FSM_onehot_keeper_reg[state][2]_0 ;
  output xbus_terminate;
  output \FSM_onehot_keeper_reg[state][1]_0 ;
  output \keeper[lock] ;
  output [31:0]\amo_rsp[data] ;
  input \keeper_reg[ext]_0 ;
  input clk;
  input rstn_sys;
  input \main_rsp_o[err] ;
  input \bus_rsp_o[err] ;
  input [0:0]D;
  input \FSM_onehot_keeper_reg[state][2]_1 ;
  input \bus_req_i[lock] ;
  input wack;
  input [0:0]Q;
  input \bus_rsp_o[ack] ;
  input \main_rsp_o[ack] ;
  input \core_req[0][stb] ;
  input [7:0]rdata;
  input [31:0]\main_rsp_o[data] ;
  input [31:0]\bus_rsp_o[data] ;
  input [7:0]spram_reg_0_63_7_7_i_1__4;
  input [7:0]spram_reg_0_63_7_7_i_1__5;
  input [7:0]spram_reg_0_63_7_7_i_1__6;
  input \keeper_reg[lock]_0 ;
  input \keeper_reg[lock]_1 ;

  wire [0:0]D;
  wire \FSM_onehot_keeper[state][0]_i_1_n_0 ;
  wire \FSM_onehot_keeper[state][1]_i_1_n_0 ;
  wire \FSM_onehot_keeper[state][2]_i_1_n_0 ;
  wire \FSM_onehot_keeper[state][2]_i_2_n_0 ;
  wire \FSM_onehot_keeper[state][2]_i_3_n_0 ;
  wire \FSM_onehot_keeper_reg[state][1]_0 ;
  wire \FSM_onehot_keeper_reg[state][2]_0 ;
  wire \FSM_onehot_keeper_reg[state][2]_1 ;
  wire [0:0]Q;
  wire [31:0]\amo_rsp[data] ;
  wire \bus_req_i[lock] ;
  wire \bus_rsp_o[ack] ;
  wire [31:0]\bus_rsp_o[data] ;
  wire \bus_rsp_o[err] ;
  wire clk;
  wire \core_req[0][stb] ;
  wire [11:0]\keeper[cnt] ;
  wire \keeper[cnt][11]_i_1_n_0 ;
  wire \keeper[lock] ;
  wire \keeper[lock]_i_1_n_0 ;
  wire \keeper_reg[cnt][11]_i_3_n_2 ;
  wire \keeper_reg[cnt][11]_i_3_n_3 ;
  wire \keeper_reg[cnt][4]_i_2_n_0 ;
  wire \keeper_reg[cnt][4]_i_2_n_1 ;
  wire \keeper_reg[cnt][4]_i_2_n_2 ;
  wire \keeper_reg[cnt][4]_i_2_n_3 ;
  wire \keeper_reg[cnt][8]_i_2_n_0 ;
  wire \keeper_reg[cnt][8]_i_2_n_1 ;
  wire \keeper_reg[cnt][8]_i_2_n_2 ;
  wire \keeper_reg[cnt][8]_i_2_n_3 ;
  wire \keeper_reg[cnt_n_0_][0] ;
  wire \keeper_reg[cnt_n_0_][10] ;
  wire \keeper_reg[cnt_n_0_][1] ;
  wire \keeper_reg[cnt_n_0_][2] ;
  wire \keeper_reg[cnt_n_0_][3] ;
  wire \keeper_reg[cnt_n_0_][4] ;
  wire \keeper_reg[cnt_n_0_][5] ;
  wire \keeper_reg[cnt_n_0_][6] ;
  wire \keeper_reg[cnt_n_0_][7] ;
  wire \keeper_reg[cnt_n_0_][8] ;
  wire \keeper_reg[cnt_n_0_][9] ;
  wire \keeper_reg[ext]_0 ;
  wire \keeper_reg[ext]__0 ;
  wire \keeper_reg[lock]_0 ;
  wire \keeper_reg[lock]_1 ;
  wire \keeper_reg[lock_n_0_] ;
  wire \main_rsp_o[ack] ;
  wire [31:0]\main_rsp_o[data] ;
  wire \main_rsp_o[err] ;
  wire p_0_in2_in;
  wire [11:1]plusOp;
  wire [7:0]rdata;
  wire rstn_sys;
  wire [7:0]spram_reg_0_63_7_7_i_1__4;
  wire [7:0]spram_reg_0_63_7_7_i_1__5;
  wire [7:0]spram_reg_0_63_7_7_i_1__6;
  wire wack;
  wire xbus_terminate;
  wire [3:2]\NLW_keeper_reg[cnt][11]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_keeper_reg[cnt][11]_i_3_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h0000ABCC)) 
    \FSM_onehot_keeper[state][0]_i_1 
       (.I0(\FSM_onehot_keeper_reg[state][1]_0 ),
        .I1(\FSM_onehot_keeper[state][2]_i_2_n_0 ),
        .I2(\core_req[0][stb] ),
        .I3(\keeper[lock] ),
        .I4(\FSM_onehot_keeper[state][2]_i_3_n_0 ),
        .O(\FSM_onehot_keeper[state][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0F5F0E0)) 
    \FSM_onehot_keeper[state][1]_i_1 
       (.I0(\FSM_onehot_keeper[state][2]_i_2_n_0 ),
        .I1(\core_req[0][stb] ),
        .I2(\keeper[lock] ),
        .I3(\FSM_onehot_keeper[state][2]_i_3_n_0 ),
        .I4(\FSM_onehot_keeper_reg[state][1]_0 ),
        .O(\FSM_onehot_keeper[state][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF15FF00)) 
    \FSM_onehot_keeper[state][2]_i_1 
       (.I0(\FSM_onehot_keeper[state][2]_i_2_n_0 ),
        .I1(\core_req[0][stb] ),
        .I2(\keeper[lock] ),
        .I3(\FSM_onehot_keeper[state][2]_i_3_n_0 ),
        .I4(xbus_terminate),
        .O(\FSM_onehot_keeper[state][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00F3A2A2)) 
    \FSM_onehot_keeper[state][2]_i_2 
       (.I0(\FSM_onehot_keeper_reg[state][2]_1 ),
        .I1(\keeper[lock] ),
        .I2(\FSM_onehot_keeper_reg[state][1]_0 ),
        .I3(\bus_req_i[lock] ),
        .I4(\keeper_reg[lock_n_0_] ),
        .O(\FSM_onehot_keeper[state][2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \FSM_onehot_keeper[state][2]_i_3 
       (.I0(\keeper_reg[cnt_n_0_][4] ),
        .I1(\keeper_reg[ext]__0 ),
        .I2(p_0_in2_in),
        .I3(\FSM_onehot_keeper_reg[state][1]_0 ),
        .O(\FSM_onehot_keeper[state][2]_i_3_n_0 ));
  (* FSM_ENCODED_STATES = "\"01\":010,iSTATE:100,\"00\":001" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_keeper_reg[state][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_keeper[state][0]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\keeper[lock] ));
  (* FSM_ENCODED_STATES = "\"01\":010,iSTATE:100,\"00\":001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_keeper_reg[state][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_onehot_keeper[state][1]_i_1_n_0 ),
        .Q(\FSM_onehot_keeper_reg[state][1]_0 ));
  (* FSM_ENCODED_STATES = "\"01\":010,iSTATE:100,\"00\":001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_keeper_reg[state][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_onehot_keeper[state][2]_i_1_n_0 ),
        .Q(xbus_terminate));
  LUT4 #(
    .INIT(16'hFFF8)) 
    ipb_reg_0_1_0_5_i_10
       (.I0(spram_reg_0_63_7_7_i_1__5[2]),
        .I1(Q),
        .I2(\main_rsp_o[data] [18]),
        .I3(\bus_rsp_o[data] [18]),
        .O(\amo_rsp[data] [18]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    ipb_reg_0_1_0_5_i_11
       (.I0(rdata[1]),
        .I1(Q),
        .I2(\main_rsp_o[data] [1]),
        .I3(\bus_rsp_o[data] [1]),
        .O(\amo_rsp[data] [1]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    ipb_reg_0_1_0_5_i_11__0
       (.I0(spram_reg_0_63_7_7_i_1__5[5]),
        .I1(Q),
        .I2(\main_rsp_o[data] [21]),
        .I3(\bus_rsp_o[data] [21]),
        .O(\amo_rsp[data] [21]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    ipb_reg_0_1_0_5_i_12
       (.I0(rdata[0]),
        .I1(Q),
        .I2(\main_rsp_o[data] [0]),
        .I3(\bus_rsp_o[data] [0]),
        .O(\amo_rsp[data] [0]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    ipb_reg_0_1_0_5_i_12__0
       (.I0(spram_reg_0_63_7_7_i_1__5[4]),
        .I1(Q),
        .I2(\main_rsp_o[data] [20]),
        .I3(\bus_rsp_o[data] [20]),
        .O(\amo_rsp[data] [20]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    ipb_reg_0_1_0_5_i_13
       (.I0(rdata[3]),
        .I1(Q),
        .I2(\main_rsp_o[data] [3]),
        .I3(\bus_rsp_o[data] [3]),
        .O(\amo_rsp[data] [3]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    ipb_reg_0_1_0_5_i_14
       (.I0(rdata[2]),
        .I1(Q),
        .I2(\main_rsp_o[data] [2]),
        .I3(\bus_rsp_o[data] [2]),
        .O(\amo_rsp[data] [2]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    ipb_reg_0_1_0_5_i_15
       (.I0(rdata[5]),
        .I1(Q),
        .I2(\main_rsp_o[data] [5]),
        .I3(\bus_rsp_o[data] [5]),
        .O(\amo_rsp[data] [5]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    ipb_reg_0_1_0_5_i_16
       (.I0(rdata[4]),
        .I1(Q),
        .I2(\main_rsp_o[data] [4]),
        .I3(\bus_rsp_o[data] [4]),
        .O(\amo_rsp[data] [4]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    ipb_reg_0_1_0_5_i_7
       (.I0(spram_reg_0_63_7_7_i_1__5[1]),
        .I1(Q),
        .I2(\main_rsp_o[data] [17]),
        .I3(\bus_rsp_o[data] [17]),
        .O(\amo_rsp[data] [17]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    ipb_reg_0_1_0_5_i_8
       (.I0(spram_reg_0_63_7_7_i_1__5[0]),
        .I1(Q),
        .I2(\main_rsp_o[data] [16]),
        .I3(\bus_rsp_o[data] [16]),
        .O(\amo_rsp[data] [16]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    ipb_reg_0_1_0_5_i_9
       (.I0(spram_reg_0_63_7_7_i_1__5[3]),
        .I1(Q),
        .I2(\main_rsp_o[data] [19]),
        .I3(\bus_rsp_o[data] [19]),
        .O(\amo_rsp[data] [19]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    ipb_reg_0_1_12_15_i_5
       (.I0(spram_reg_0_63_7_7_i_1__6[5]),
        .I1(Q),
        .I2(\main_rsp_o[data] [29]),
        .I3(\bus_rsp_o[data] [29]),
        .O(\amo_rsp[data] [29]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    ipb_reg_0_1_12_15_i_6
       (.I0(spram_reg_0_63_7_7_i_1__6[4]),
        .I1(Q),
        .I2(\main_rsp_o[data] [28]),
        .I3(\bus_rsp_o[data] [28]),
        .O(\amo_rsp[data] [28]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    ipb_reg_0_1_12_15_i_7
       (.I0(spram_reg_0_63_7_7_i_1__6[7]),
        .I1(Q),
        .I2(\main_rsp_o[data] [31]),
        .I3(\bus_rsp_o[data] [31]),
        .O(\amo_rsp[data] [31]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    ipb_reg_0_1_12_15_i_8
       (.I0(spram_reg_0_63_7_7_i_1__6[6]),
        .I1(Q),
        .I2(\main_rsp_o[data] [30]),
        .I3(\bus_rsp_o[data] [30]),
        .O(\amo_rsp[data] [30]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    ipb_reg_0_1_12_16_i_6
       (.I0(spram_reg_0_63_7_7_i_1__4[5]),
        .I1(Q),
        .I2(\main_rsp_o[data] [13]),
        .I3(\bus_rsp_o[data] [13]),
        .O(\amo_rsp[data] [13]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    ipb_reg_0_1_12_16_i_7
       (.I0(spram_reg_0_63_7_7_i_1__4[4]),
        .I1(Q),
        .I2(\main_rsp_o[data] [12]),
        .I3(\bus_rsp_o[data] [12]),
        .O(\amo_rsp[data] [12]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    ipb_reg_0_1_12_16_i_8
       (.I0(spram_reg_0_63_7_7_i_1__4[7]),
        .I1(Q),
        .I2(\main_rsp_o[data] [15]),
        .I3(\bus_rsp_o[data] [15]),
        .O(\amo_rsp[data] [15]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    ipb_reg_0_1_12_16_i_9
       (.I0(spram_reg_0_63_7_7_i_1__4[6]),
        .I1(Q),
        .I2(\main_rsp_o[data] [14]),
        .I3(\bus_rsp_o[data] [14]),
        .O(\amo_rsp[data] [14]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    ipb_reg_0_1_6_11_i_10
       (.I0(spram_reg_0_63_7_7_i_1__4[0]),
        .I1(Q),
        .I2(\main_rsp_o[data] [8]),
        .I3(\bus_rsp_o[data] [8]),
        .O(\amo_rsp[data] [8]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    ipb_reg_0_1_6_11_i_10__0
       (.I0(spram_reg_0_63_7_7_i_1__6[0]),
        .I1(Q),
        .I2(\main_rsp_o[data] [24]),
        .I3(\bus_rsp_o[data] [24]),
        .O(\amo_rsp[data] [24]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    ipb_reg_0_1_6_11_i_11
       (.I0(spram_reg_0_63_7_7_i_1__4[3]),
        .I1(Q),
        .I2(\main_rsp_o[data] [11]),
        .I3(\bus_rsp_o[data] [11]),
        .O(\amo_rsp[data] [11]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    ipb_reg_0_1_6_11_i_11__0
       (.I0(spram_reg_0_63_7_7_i_1__6[3]),
        .I1(Q),
        .I2(\main_rsp_o[data] [27]),
        .I3(\bus_rsp_o[data] [27]),
        .O(\amo_rsp[data] [27]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    ipb_reg_0_1_6_11_i_12
       (.I0(spram_reg_0_63_7_7_i_1__4[2]),
        .I1(Q),
        .I2(\main_rsp_o[data] [10]),
        .I3(\bus_rsp_o[data] [10]),
        .O(\amo_rsp[data] [10]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    ipb_reg_0_1_6_11_i_12__0
       (.I0(spram_reg_0_63_7_7_i_1__6[2]),
        .I1(Q),
        .I2(\main_rsp_o[data] [26]),
        .I3(\bus_rsp_o[data] [26]),
        .O(\amo_rsp[data] [26]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    ipb_reg_0_1_6_11_i_7
       (.I0(rdata[7]),
        .I1(Q),
        .I2(\main_rsp_o[data] [7]),
        .I3(\bus_rsp_o[data] [7]),
        .O(\amo_rsp[data] [7]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    ipb_reg_0_1_6_11_i_7__0
       (.I0(spram_reg_0_63_7_7_i_1__5[7]),
        .I1(Q),
        .I2(\main_rsp_o[data] [23]),
        .I3(\bus_rsp_o[data] [23]),
        .O(\amo_rsp[data] [23]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    ipb_reg_0_1_6_11_i_8
       (.I0(rdata[6]),
        .I1(Q),
        .I2(\main_rsp_o[data] [6]),
        .I3(\bus_rsp_o[data] [6]),
        .O(\amo_rsp[data] [6]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    ipb_reg_0_1_6_11_i_8__0
       (.I0(spram_reg_0_63_7_7_i_1__5[6]),
        .I1(Q),
        .I2(\main_rsp_o[data] [22]),
        .I3(\bus_rsp_o[data] [22]),
        .O(\amo_rsp[data] [22]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    ipb_reg_0_1_6_11_i_9
       (.I0(spram_reg_0_63_7_7_i_1__4[1]),
        .I1(Q),
        .I2(\main_rsp_o[data] [9]),
        .I3(\bus_rsp_o[data] [9]),
        .O(\amo_rsp[data] [9]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    ipb_reg_0_1_6_11_i_9__0
       (.I0(spram_reg_0_63_7_7_i_1__6[1]),
        .I1(Q),
        .I2(\main_rsp_o[data] [25]),
        .I3(\bus_rsp_o[data] [25]),
        .O(\amo_rsp[data] [25]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \keeper[cnt][0]_i_1 
       (.I0(\keeper_reg[cnt_n_0_][0] ),
        .I1(\FSM_onehot_keeper_reg[state][1]_0 ),
        .I2(wack),
        .I3(Q),
        .I4(\bus_rsp_o[ack] ),
        .I5(\main_rsp_o[ack] ),
        .O(\keeper[cnt] [0]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \keeper[cnt][10]_i_1 
       (.I0(plusOp[10]),
        .I1(\FSM_onehot_keeper_reg[state][1]_0 ),
        .I2(wack),
        .I3(Q),
        .I4(\bus_rsp_o[ack] ),
        .I5(\main_rsp_o[ack] ),
        .O(\keeper[cnt] [10]));
  LUT2 #(
    .INIT(4'hE)) 
    \keeper[cnt][11]_i_1 
       (.I0(\FSM_onehot_keeper_reg[state][1]_0 ),
        .I1(\keeper[lock] ),
        .O(\keeper[cnt][11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \keeper[cnt][11]_i_2 
       (.I0(plusOp[11]),
        .I1(\FSM_onehot_keeper_reg[state][1]_0 ),
        .I2(wack),
        .I3(Q),
        .I4(\bus_rsp_o[ack] ),
        .I5(\main_rsp_o[ack] ),
        .O(\keeper[cnt] [11]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \keeper[cnt][1]_i_1 
       (.I0(plusOp[1]),
        .I1(\FSM_onehot_keeper_reg[state][1]_0 ),
        .I2(wack),
        .I3(Q),
        .I4(\bus_rsp_o[ack] ),
        .I5(\main_rsp_o[ack] ),
        .O(\keeper[cnt] [1]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \keeper[cnt][2]_i_1 
       (.I0(plusOp[2]),
        .I1(\FSM_onehot_keeper_reg[state][1]_0 ),
        .I2(wack),
        .I3(Q),
        .I4(\bus_rsp_o[ack] ),
        .I5(\main_rsp_o[ack] ),
        .O(\keeper[cnt] [2]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \keeper[cnt][3]_i_1 
       (.I0(plusOp[3]),
        .I1(\FSM_onehot_keeper_reg[state][1]_0 ),
        .I2(wack),
        .I3(Q),
        .I4(\bus_rsp_o[ack] ),
        .I5(\main_rsp_o[ack] ),
        .O(\keeper[cnt] [3]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \keeper[cnt][4]_i_1 
       (.I0(plusOp[4]),
        .I1(\FSM_onehot_keeper_reg[state][1]_0 ),
        .I2(wack),
        .I3(Q),
        .I4(\bus_rsp_o[ack] ),
        .I5(\main_rsp_o[ack] ),
        .O(\keeper[cnt] [4]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \keeper[cnt][5]_i_1 
       (.I0(plusOp[5]),
        .I1(\FSM_onehot_keeper_reg[state][1]_0 ),
        .I2(wack),
        .I3(Q),
        .I4(\bus_rsp_o[ack] ),
        .I5(\main_rsp_o[ack] ),
        .O(\keeper[cnt] [5]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \keeper[cnt][6]_i_1 
       (.I0(plusOp[6]),
        .I1(\FSM_onehot_keeper_reg[state][1]_0 ),
        .I2(wack),
        .I3(Q),
        .I4(\bus_rsp_o[ack] ),
        .I5(\main_rsp_o[ack] ),
        .O(\keeper[cnt] [6]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \keeper[cnt][7]_i_1 
       (.I0(plusOp[7]),
        .I1(\FSM_onehot_keeper_reg[state][1]_0 ),
        .I2(wack),
        .I3(Q),
        .I4(\bus_rsp_o[ack] ),
        .I5(\main_rsp_o[ack] ),
        .O(\keeper[cnt] [7]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \keeper[cnt][8]_i_1 
       (.I0(plusOp[8]),
        .I1(\FSM_onehot_keeper_reg[state][1]_0 ),
        .I2(wack),
        .I3(Q),
        .I4(\bus_rsp_o[ack] ),
        .I5(\main_rsp_o[ack] ),
        .O(\keeper[cnt] [8]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \keeper[cnt][9]_i_1 
       (.I0(plusOp[9]),
        .I1(\FSM_onehot_keeper_reg[state][1]_0 ),
        .I2(wack),
        .I3(Q),
        .I4(\bus_rsp_o[ack] ),
        .I5(\main_rsp_o[ack] ),
        .O(\keeper[cnt] [9]));
  LUT5 #(
    .INIT(32'h47FF4700)) 
    \keeper[lock]_i_1 
       (.I0(\keeper_reg[lock]_0 ),
        .I1(D),
        .I2(\keeper_reg[lock]_1 ),
        .I3(\keeper[lock] ),
        .I4(\keeper_reg[lock_n_0_] ),
        .O(\keeper[lock]_i_1_n_0 ));
  FDCE \keeper_reg[cnt][0] 
       (.C(clk),
        .CE(\keeper[cnt][11]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\keeper[cnt] [0]),
        .Q(\keeper_reg[cnt_n_0_][0] ));
  FDCE \keeper_reg[cnt][10] 
       (.C(clk),
        .CE(\keeper[cnt][11]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\keeper[cnt] [10]),
        .Q(\keeper_reg[cnt_n_0_][10] ));
  FDCE \keeper_reg[cnt][11] 
       (.C(clk),
        .CE(\keeper[cnt][11]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\keeper[cnt] [11]),
        .Q(p_0_in2_in));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \keeper_reg[cnt][11]_i_3 
       (.CI(\keeper_reg[cnt][8]_i_2_n_0 ),
        .CO({\NLW_keeper_reg[cnt][11]_i_3_CO_UNCONNECTED [3:2],\keeper_reg[cnt][11]_i_3_n_2 ,\keeper_reg[cnt][11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_keeper_reg[cnt][11]_i_3_O_UNCONNECTED [3],plusOp[11:9]}),
        .S({1'b0,p_0_in2_in,\keeper_reg[cnt_n_0_][10] ,\keeper_reg[cnt_n_0_][9] }));
  FDCE \keeper_reg[cnt][1] 
       (.C(clk),
        .CE(\keeper[cnt][11]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\keeper[cnt] [1]),
        .Q(\keeper_reg[cnt_n_0_][1] ));
  FDCE \keeper_reg[cnt][2] 
       (.C(clk),
        .CE(\keeper[cnt][11]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\keeper[cnt] [2]),
        .Q(\keeper_reg[cnt_n_0_][2] ));
  FDCE \keeper_reg[cnt][3] 
       (.C(clk),
        .CE(\keeper[cnt][11]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\keeper[cnt] [3]),
        .Q(\keeper_reg[cnt_n_0_][3] ));
  FDCE \keeper_reg[cnt][4] 
       (.C(clk),
        .CE(\keeper[cnt][11]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\keeper[cnt] [4]),
        .Q(\keeper_reg[cnt_n_0_][4] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \keeper_reg[cnt][4]_i_2 
       (.CI(1'b0),
        .CO({\keeper_reg[cnt][4]_i_2_n_0 ,\keeper_reg[cnt][4]_i_2_n_1 ,\keeper_reg[cnt][4]_i_2_n_2 ,\keeper_reg[cnt][4]_i_2_n_3 }),
        .CYINIT(\keeper_reg[cnt_n_0_][0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[4:1]),
        .S({\keeper_reg[cnt_n_0_][4] ,\keeper_reg[cnt_n_0_][3] ,\keeper_reg[cnt_n_0_][2] ,\keeper_reg[cnt_n_0_][1] }));
  FDCE \keeper_reg[cnt][5] 
       (.C(clk),
        .CE(\keeper[cnt][11]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\keeper[cnt] [5]),
        .Q(\keeper_reg[cnt_n_0_][5] ));
  FDCE \keeper_reg[cnt][6] 
       (.C(clk),
        .CE(\keeper[cnt][11]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\keeper[cnt] [6]),
        .Q(\keeper_reg[cnt_n_0_][6] ));
  FDCE \keeper_reg[cnt][7] 
       (.C(clk),
        .CE(\keeper[cnt][11]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\keeper[cnt] [7]),
        .Q(\keeper_reg[cnt_n_0_][7] ));
  FDCE \keeper_reg[cnt][8] 
       (.C(clk),
        .CE(\keeper[cnt][11]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\keeper[cnt] [8]),
        .Q(\keeper_reg[cnt_n_0_][8] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \keeper_reg[cnt][8]_i_2 
       (.CI(\keeper_reg[cnt][4]_i_2_n_0 ),
        .CO({\keeper_reg[cnt][8]_i_2_n_0 ,\keeper_reg[cnt][8]_i_2_n_1 ,\keeper_reg[cnt][8]_i_2_n_2 ,\keeper_reg[cnt][8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:5]),
        .S({\keeper_reg[cnt_n_0_][8] ,\keeper_reg[cnt_n_0_][7] ,\keeper_reg[cnt_n_0_][6] ,\keeper_reg[cnt_n_0_][5] }));
  FDCE \keeper_reg[cnt][9] 
       (.C(clk),
        .CE(\keeper[cnt][11]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\keeper[cnt] [9]),
        .Q(\keeper_reg[cnt_n_0_][9] ));
  FDCE \keeper_reg[ext] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\keeper_reg[ext]_0 ),
        .Q(\keeper_reg[ext]__0 ));
  FDCE \keeper_reg[lock] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\keeper[lock]_i_1_n_0 ),
        .Q(\keeper_reg[lock_n_0_] ));
  LUT4 #(
    .INIT(16'h00FE)) 
    spram_reg_0_63_8_8_i_2
       (.I0(xbus_terminate),
        .I1(\main_rsp_o[err] ),
        .I2(\bus_rsp_o[err] ),
        .I3(D),
        .O(\FSM_onehot_keeper_reg[state][2]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_bus_io_switch
   (\request_reg_enabled.device_req_o_reg[addr][2] ,
    \dev_00_req_o[addr] ,
    \dev_12_req_o[rw] ,
    \iodev_req[11][stb] ,
    E,
    \iodev_req[2][stb] ,
    D,
    \iodev_req[4][stb] ,
    \dev_12_req_o[data] ,
    \request_reg_enabled.device_req_o_reg[rw] ,
    \request_reg_enabled.device_req_o_reg[rw]_0 ,
    \request_reg_enabled.device_req_o_reg[rw]_1 ,
    \iodev_req[17][stb] ,
    I48,
    \bus_req_i[stb] ,
    \request_reg_enabled.device_req_o_reg[addr][2]_0 ,
    \request_reg_enabled.device_req_o_reg[addr][3] ,
    \request_reg_enabled.device_req_o_reg[addr][3]_0 ,
    \request_reg_enabled.device_req_o_reg[addr][4] ,
    \port_in_reg[31] ,
    \request_reg_enabled.device_req_o_reg[data][0] ,
    \iodev_req[8][stb] ,
    \request_reg_enabled.device_req_o_reg[data][1] ,
    \request_reg_enabled.device_req_o_reg[data][2] ,
    \request_reg_enabled.device_req_o_reg[rw]_2 ,
    \request_reg_enabled.device_req_o_reg[addr][2]_1 ,
    \request_reg_enabled.device_req_o_reg[rw]_3 ,
    \request_reg_enabled.device_req_o_reg[rw]_4 ,
    \ctrl[enable] ,
    \request_reg_enabled.device_req_o_reg[addr][3]_1 ,
    \request_reg_enabled.device_req_o_reg[rw]_5 ,
    \request_reg_enabled.device_req_o_reg[addr][2]_2 ,
    we,
    \request_reg_enabled.device_req_o_reg[addr][3]_2 ,
    \request_reg_enabled.device_req_o_reg[rw]_6 ,
    \main_rsp_o[ack] ,
    \main_rsp_o[err] ,
    \main_rsp_o[data] ,
    Q,
    re0,
    \ctrl_reg[sim_mode]__0 ,
    \ctrl_reg[enable]__0 ,
    \bus_rsp_o_reg[data][15] ,
    \bus_rsp_o_reg[data][5] ,
    \ctrl_reg[hwfc_en]__0 ,
    \rx_fifo[avail] ,
    \bus_rsp_o_reg[data][17] ,
    \tx_fifo[avail] ,
    \bus_rsp_o_reg[data][19] ,
    \ctrl_reg[irq_rx_nempty]__0 ,
    \ctrl_reg[irq_rx_full]__0 ,
    \ctrl_reg[irq_tx_empty]__0 ,
    \ctrl_reg[irq_tx_nfull]__0 ,
    \bus_rsp_o_reg[data][30] ,
    \bus_rsp_o_reg[data][31] ,
    \w_pnt_reg[0] ,
    \w_pnt_reg[0]_0 ,
    p_1_in,
    \bus_rsp_o_reg[data][31]_0 ,
    \bus_rsp_o_reg[data][31]_1 ,
    \bus_rsp_o_reg[data][0] ,
    \bus_rsp_o_reg[data][1] ,
    \bus_rsp_o_reg[data][2] ,
    \bus_rsp_o_reg[data][3] ,
    \bus_rsp_o_reg[data][4] ,
    \bus_rsp_o_reg[data][5]_0 ,
    \bus_rsp_o_reg[data][6] ,
    \bus_rsp_o_reg[data][7] ,
    \bus_rsp_o_reg[data][8] ,
    \bus_rsp_o_reg[data][9] ,
    \bus_rsp_o_reg[data][10] ,
    \bus_rsp_o_reg[data][11] ,
    \bus_rsp_o_reg[data][12] ,
    \bus_rsp_o_reg[data][13] ,
    \bus_rsp_o_reg[data][14] ,
    \bus_rsp_o_reg[data][15]_0 ,
    \bus_rsp_o_reg[data][16] ,
    \bus_rsp_o_reg[data][17]_0 ,
    \bus_rsp_o_reg[data][18] ,
    \bus_rsp_o_reg[data][19]_0 ,
    \bus_rsp_o_reg[data][20] ,
    \bus_rsp_o_reg[data][21] ,
    \bus_rsp_o_reg[data][22] ,
    \bus_rsp_o_reg[data][23] ,
    \bus_rsp_o_reg[data][24] ,
    \bus_rsp_o_reg[data][25] ,
    \bus_rsp_o_reg[data][26] ,
    \bus_rsp_o_reg[data][27] ,
    \bus_rsp_o_reg[data][28] ,
    \bus_rsp_o_reg[data][29] ,
    \bus_rsp_o_reg[data][30]_0 ,
    \bus_rsp_o_reg[data][31]_2 ,
    \ctrl_reg[enable]__0_0 ,
    \ctrl_reg[cpha]__0 ,
    \bus_rsp_o_reg[data][2]_0 ,
    \bus_rsp_o_reg[data][7]_0 ,
    \bus_rsp_o_reg[data][5]_1 ,
    \bus_rsp_o_reg[data][9]_0 ,
    \bus_rsp_o_reg[data][16]_0 ,
    \bus_rsp_o_reg[data][16]_1 ,
    r_pnt,
    w_pnt,
    \bus_rsp_o_reg[data][30]_1 ,
    empty,
    \bus_rsp_o_reg[data][31]_3 ,
    \bus_rsp_o_reg[data][31]_4 ,
    \bus_rsp_o_reg[data][0]_0 ,
    \bus_rsp_o_reg[data][31]_5 ,
    \bus_rsp_o_reg[data][3]_0 ,
    \bus_rsp_o_reg[data][9]_1 ,
    \bus_rsp_o_reg[data][11]_0 ,
    rx_last,
    \ctrl_reg[irq_rx_nempty]__0_1 ,
    \ctrl_reg[irq_rx_full]__0_2 ,
    \ctrl_reg[irq_tx_empty]__0_3 ,
    \ctrl_reg[irq_tx_nfull]__0_4 ,
    \bus_rsp_o_reg[data][31]_6 ,
    \iodev_rsp[2][ack] ,
    \bus_rsp_o[ack] ,
    \iodev_rsp[11][ack] ,
    \iodev_rsp[17][ack] ,
    \iodev_rsp[4][ack] ,
    \iodev_rsp[8][ack] ,
    \response_reg_enabled.host_rsp_o_reg[data][31] ,
    DOADO,
    \response_reg_enabled.host_rsp_o_reg[data][31]_0 ,
    \response_reg_enabled.host_rsp_o_reg[data][31]_1 ,
    \response_reg_enabled.host_rsp_o_reg[data][31]_2 ,
    \response_reg_enabled.host_rsp_o_reg[data][31]_3 ,
    clk,
    rstn_sys,
    \dev_30_rsp_i[err] ,
    \request_reg_enabled.device_req_o_reg[rw]_7 ,
    \main_req_i[addr] ,
    \main_req_i[data] ,
    \bus_req_i[rw] );
  output \request_reg_enabled.device_req_o_reg[addr][2] ;
  output [9:0]\dev_00_req_o[addr] ;
  output \dev_12_req_o[rw] ;
  output \iodev_req[11][stb] ;
  output [0:0]E;
  output \iodev_req[2][stb] ;
  output [31:0]D;
  output \iodev_req[4][stb] ;
  output [31:0]\dev_12_req_o[data] ;
  output [25:0]\request_reg_enabled.device_req_o_reg[rw] ;
  output \request_reg_enabled.device_req_o_reg[rw]_0 ;
  output \request_reg_enabled.device_req_o_reg[rw]_1 ;
  output \iodev_req[17][stb] ;
  output I48;
  output \bus_req_i[stb] ;
  output [0:0]\request_reg_enabled.device_req_o_reg[addr][2]_0 ;
  output [0:0]\request_reg_enabled.device_req_o_reg[addr][3] ;
  output [0:0]\request_reg_enabled.device_req_o_reg[addr][3]_0 ;
  output [0:0]\request_reg_enabled.device_req_o_reg[addr][4] ;
  output [31:0]\port_in_reg[31] ;
  output \request_reg_enabled.device_req_o_reg[data][0] ;
  output \iodev_req[8][stb] ;
  output \request_reg_enabled.device_req_o_reg[data][1] ;
  output \request_reg_enabled.device_req_o_reg[data][2] ;
  output [14:0]\request_reg_enabled.device_req_o_reg[rw]_2 ;
  output [0:0]\request_reg_enabled.device_req_o_reg[addr][2]_1 ;
  output [0:0]\request_reg_enabled.device_req_o_reg[rw]_3 ;
  output [31:0]\request_reg_enabled.device_req_o_reg[rw]_4 ;
  output \ctrl[enable] ;
  output [0:0]\request_reg_enabled.device_req_o_reg[addr][3]_1 ;
  output [0:0]\request_reg_enabled.device_req_o_reg[rw]_5 ;
  output [0:0]\request_reg_enabled.device_req_o_reg[addr][2]_2 ;
  output we;
  output [31:0]\request_reg_enabled.device_req_o_reg[addr][3]_2 ;
  output \request_reg_enabled.device_req_o_reg[rw]_6 ;
  output \main_rsp_o[ack] ;
  output \main_rsp_o[err] ;
  output [31:0]\main_rsp_o[data] ;
  input [7:0]Q;
  input re0;
  input \ctrl_reg[sim_mode]__0 ;
  input \ctrl_reg[enable]__0 ;
  input [9:0]\bus_rsp_o_reg[data][15] ;
  input [2:0]\bus_rsp_o_reg[data][5] ;
  input \ctrl_reg[hwfc_en]__0 ;
  input \rx_fifo[avail] ;
  input \bus_rsp_o_reg[data][17] ;
  input \tx_fifo[avail] ;
  input \bus_rsp_o_reg[data][19] ;
  input \ctrl_reg[irq_rx_nempty]__0 ;
  input \ctrl_reg[irq_rx_full]__0 ;
  input \ctrl_reg[irq_tx_empty]__0 ;
  input \ctrl_reg[irq_tx_nfull]__0 ;
  input \bus_rsp_o_reg[data][30] ;
  input \bus_rsp_o_reg[data][31] ;
  input \w_pnt_reg[0] ;
  input \w_pnt_reg[0]_0 ;
  input [0:0]p_1_in;
  input [31:0]\bus_rsp_o_reg[data][31]_0 ;
  input [31:0]\bus_rsp_o_reg[data][31]_1 ;
  input \bus_rsp_o_reg[data][0] ;
  input \bus_rsp_o_reg[data][1] ;
  input \bus_rsp_o_reg[data][2] ;
  input \bus_rsp_o_reg[data][3] ;
  input \bus_rsp_o_reg[data][4] ;
  input \bus_rsp_o_reg[data][5]_0 ;
  input \bus_rsp_o_reg[data][6] ;
  input \bus_rsp_o_reg[data][7] ;
  input \bus_rsp_o_reg[data][8] ;
  input \bus_rsp_o_reg[data][9] ;
  input \bus_rsp_o_reg[data][10] ;
  input \bus_rsp_o_reg[data][11] ;
  input \bus_rsp_o_reg[data][12] ;
  input \bus_rsp_o_reg[data][13] ;
  input \bus_rsp_o_reg[data][14] ;
  input \bus_rsp_o_reg[data][15]_0 ;
  input \bus_rsp_o_reg[data][16] ;
  input \bus_rsp_o_reg[data][17]_0 ;
  input \bus_rsp_o_reg[data][18] ;
  input \bus_rsp_o_reg[data][19]_0 ;
  input \bus_rsp_o_reg[data][20] ;
  input \bus_rsp_o_reg[data][21] ;
  input \bus_rsp_o_reg[data][22] ;
  input \bus_rsp_o_reg[data][23] ;
  input \bus_rsp_o_reg[data][24] ;
  input \bus_rsp_o_reg[data][25] ;
  input \bus_rsp_o_reg[data][26] ;
  input \bus_rsp_o_reg[data][27] ;
  input \bus_rsp_o_reg[data][28] ;
  input \bus_rsp_o_reg[data][29] ;
  input \bus_rsp_o_reg[data][30]_0 ;
  input \bus_rsp_o_reg[data][31]_2 ;
  input \ctrl_reg[enable]__0_0 ;
  input \ctrl_reg[cpha]__0 ;
  input \bus_rsp_o_reg[data][2]_0 ;
  input [7:0]\bus_rsp_o_reg[data][7]_0 ;
  input [2:0]\bus_rsp_o_reg[data][5]_1 ;
  input [3:0]\bus_rsp_o_reg[data][9]_0 ;
  input \bus_rsp_o_reg[data][16]_0 ;
  input \bus_rsp_o_reg[data][16]_1 ;
  input r_pnt;
  input w_pnt;
  input [0:0]\bus_rsp_o_reg[data][30]_1 ;
  input empty;
  input \bus_rsp_o_reg[data][31]_3 ;
  input \bus_rsp_o_reg[data][31]_4 ;
  input \bus_rsp_o_reg[data][0]_0 ;
  input [30:0]\bus_rsp_o_reg[data][31]_5 ;
  input [2:0]\bus_rsp_o_reg[data][3]_0 ;
  input \bus_rsp_o_reg[data][9]_1 ;
  input \bus_rsp_o_reg[data][11]_0 ;
  input rx_last;
  input \ctrl_reg[irq_rx_nempty]__0_1 ;
  input \ctrl_reg[irq_rx_full]__0_2 ;
  input \ctrl_reg[irq_tx_empty]__0_3 ;
  input \ctrl_reg[irq_tx_nfull]__0_4 ;
  input [31:0]\bus_rsp_o_reg[data][31]_6 ;
  input \iodev_rsp[2][ack] ;
  input \bus_rsp_o[ack] ;
  input \iodev_rsp[11][ack] ;
  input \iodev_rsp[17][ack] ;
  input \iodev_rsp[4][ack] ;
  input \iodev_rsp[8][ack] ;
  input [31:0]\response_reg_enabled.host_rsp_o_reg[data][31] ;
  input [31:0]DOADO;
  input [14:0]\response_reg_enabled.host_rsp_o_reg[data][31]_0 ;
  input [31:0]\response_reg_enabled.host_rsp_o_reg[data][31]_1 ;
  input [31:0]\response_reg_enabled.host_rsp_o_reg[data][31]_2 ;
  input [25:0]\response_reg_enabled.host_rsp_o_reg[data][31]_3 ;
  input clk;
  input rstn_sys;
  input \dev_30_rsp_i[err] ;
  input [0:0]\request_reg_enabled.device_req_o_reg[rw]_7 ;
  input [14:0]\main_req_i[addr] ;
  input [31:0]\main_req_i[data] ;
  input \bus_req_i[rw] ;

  wire [31:0]D;
  wire [31:0]DOADO;
  wire [0:0]E;
  wire I48;
  wire [7:0]Q;
  wire \bus_req_i[rw] ;
  wire \bus_req_i[stb] ;
  wire \bus_rsp_o[ack] ;
  wire \bus_rsp_o_reg[data][0] ;
  wire \bus_rsp_o_reg[data][0]_0 ;
  wire \bus_rsp_o_reg[data][10] ;
  wire \bus_rsp_o_reg[data][11] ;
  wire \bus_rsp_o_reg[data][11]_0 ;
  wire \bus_rsp_o_reg[data][12] ;
  wire \bus_rsp_o_reg[data][13] ;
  wire \bus_rsp_o_reg[data][14] ;
  wire [9:0]\bus_rsp_o_reg[data][15] ;
  wire \bus_rsp_o_reg[data][15]_0 ;
  wire \bus_rsp_o_reg[data][16] ;
  wire \bus_rsp_o_reg[data][16]_0 ;
  wire \bus_rsp_o_reg[data][16]_1 ;
  wire \bus_rsp_o_reg[data][17] ;
  wire \bus_rsp_o_reg[data][17]_0 ;
  wire \bus_rsp_o_reg[data][18] ;
  wire \bus_rsp_o_reg[data][19] ;
  wire \bus_rsp_o_reg[data][19]_0 ;
  wire \bus_rsp_o_reg[data][1] ;
  wire \bus_rsp_o_reg[data][20] ;
  wire \bus_rsp_o_reg[data][21] ;
  wire \bus_rsp_o_reg[data][22] ;
  wire \bus_rsp_o_reg[data][23] ;
  wire \bus_rsp_o_reg[data][24] ;
  wire \bus_rsp_o_reg[data][25] ;
  wire \bus_rsp_o_reg[data][26] ;
  wire \bus_rsp_o_reg[data][27] ;
  wire \bus_rsp_o_reg[data][28] ;
  wire \bus_rsp_o_reg[data][29] ;
  wire \bus_rsp_o_reg[data][2] ;
  wire \bus_rsp_o_reg[data][2]_0 ;
  wire \bus_rsp_o_reg[data][30] ;
  wire \bus_rsp_o_reg[data][30]_0 ;
  wire [0:0]\bus_rsp_o_reg[data][30]_1 ;
  wire \bus_rsp_o_reg[data][31] ;
  wire [31:0]\bus_rsp_o_reg[data][31]_0 ;
  wire [31:0]\bus_rsp_o_reg[data][31]_1 ;
  wire \bus_rsp_o_reg[data][31]_2 ;
  wire \bus_rsp_o_reg[data][31]_3 ;
  wire \bus_rsp_o_reg[data][31]_4 ;
  wire [30:0]\bus_rsp_o_reg[data][31]_5 ;
  wire [31:0]\bus_rsp_o_reg[data][31]_6 ;
  wire \bus_rsp_o_reg[data][3] ;
  wire [2:0]\bus_rsp_o_reg[data][3]_0 ;
  wire \bus_rsp_o_reg[data][4] ;
  wire [2:0]\bus_rsp_o_reg[data][5] ;
  wire \bus_rsp_o_reg[data][5]_0 ;
  wire [2:0]\bus_rsp_o_reg[data][5]_1 ;
  wire \bus_rsp_o_reg[data][6] ;
  wire \bus_rsp_o_reg[data][7] ;
  wire [7:0]\bus_rsp_o_reg[data][7]_0 ;
  wire \bus_rsp_o_reg[data][8] ;
  wire \bus_rsp_o_reg[data][9] ;
  wire [3:0]\bus_rsp_o_reg[data][9]_0 ;
  wire \bus_rsp_o_reg[data][9]_1 ;
  wire clk;
  wire \ctrl[enable] ;
  wire \ctrl_reg[cpha]__0 ;
  wire \ctrl_reg[enable]__0 ;
  wire \ctrl_reg[enable]__0_0 ;
  wire \ctrl_reg[hwfc_en]__0 ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_full]__0_2 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0_1 ;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire \ctrl_reg[irq_tx_empty]__0_3 ;
  wire \ctrl_reg[irq_tx_nfull]__0 ;
  wire \ctrl_reg[irq_tx_nfull]__0_4 ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire [9:0]\dev_00_req_o[addr] ;
  wire [31:0]\dev_12_req_o[data] ;
  wire \dev_12_req_o[rw] ;
  wire \dev_30_rsp_i[err] ;
  wire empty;
  wire \iodev_req[11][stb] ;
  wire \iodev_req[17][stb] ;
  wire \iodev_req[2][stb] ;
  wire \iodev_req[4][stb] ;
  wire \iodev_req[8][stb] ;
  wire \iodev_rsp[11][ack] ;
  wire \iodev_rsp[17][ack] ;
  wire \iodev_rsp[2][ack] ;
  wire \iodev_rsp[4][ack] ;
  wire \iodev_rsp[8][ack] ;
  wire [14:0]\main_req_i[addr] ;
  wire [31:0]\main_req_i[data] ;
  wire \main_rsp[ack] ;
  wire [31:0]\main_rsp[data] ;
  wire \main_rsp_o[ack] ;
  wire [31:0]\main_rsp_o[data] ;
  wire \main_rsp_o[err] ;
  wire [0:0]p_1_in;
  wire [31:0]\port_in_reg[31] ;
  wire r_pnt;
  wire re0;
  wire \request_reg_enabled.device_req_o_reg[addr][2] ;
  wire [0:0]\request_reg_enabled.device_req_o_reg[addr][2]_0 ;
  wire [0:0]\request_reg_enabled.device_req_o_reg[addr][2]_1 ;
  wire [0:0]\request_reg_enabled.device_req_o_reg[addr][2]_2 ;
  wire [0:0]\request_reg_enabled.device_req_o_reg[addr][3] ;
  wire [0:0]\request_reg_enabled.device_req_o_reg[addr][3]_0 ;
  wire [0:0]\request_reg_enabled.device_req_o_reg[addr][3]_1 ;
  wire [31:0]\request_reg_enabled.device_req_o_reg[addr][3]_2 ;
  wire [0:0]\request_reg_enabled.device_req_o_reg[addr][4] ;
  wire \request_reg_enabled.device_req_o_reg[data][0] ;
  wire \request_reg_enabled.device_req_o_reg[data][1] ;
  wire \request_reg_enabled.device_req_o_reg[data][2] ;
  wire [25:0]\request_reg_enabled.device_req_o_reg[rw] ;
  wire \request_reg_enabled.device_req_o_reg[rw]_0 ;
  wire \request_reg_enabled.device_req_o_reg[rw]_1 ;
  wire [14:0]\request_reg_enabled.device_req_o_reg[rw]_2 ;
  wire [0:0]\request_reg_enabled.device_req_o_reg[rw]_3 ;
  wire [31:0]\request_reg_enabled.device_req_o_reg[rw]_4 ;
  wire [0:0]\request_reg_enabled.device_req_o_reg[rw]_5 ;
  wire \request_reg_enabled.device_req_o_reg[rw]_6 ;
  wire [0:0]\request_reg_enabled.device_req_o_reg[rw]_7 ;
  wire \response_reg_enabled.host_rsp_o[data][0]_i_2_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][16]_i_2_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][17]_i_2_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][18]_i_2_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][1]_i_2_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][2]_i_2_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][30]_i_2_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][31]_i_2_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][3]_i_2_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][4]_i_2_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][5]_i_2_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][6]_i_2_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][7]_i_2_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][8]_i_2_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][9]_i_2_n_0 ;
  wire [31:0]\response_reg_enabled.host_rsp_o_reg[data][31] ;
  wire [14:0]\response_reg_enabled.host_rsp_o_reg[data][31]_0 ;
  wire [31:0]\response_reg_enabled.host_rsp_o_reg[data][31]_1 ;
  wire [31:0]\response_reg_enabled.host_rsp_o_reg[data][31]_2 ;
  wire [25:0]\response_reg_enabled.host_rsp_o_reg[data][31]_3 ;
  wire rstn_sys;
  wire \rx_fifo[avail] ;
  wire rx_last;
  wire \tx_fifo[avail] ;
  wire w_pnt;
  wire \w_pnt_reg[0] ;
  wire \w_pnt_reg[0]_0 ;
  wire we;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \device_rsp_i[ack]0 
       (.I0(\iodev_rsp[2][ack] ),
        .I1(\bus_rsp_o[ack] ),
        .I2(\iodev_rsp[11][ack] ),
        .I3(\iodev_rsp[17][ack] ),
        .I4(\iodev_rsp[4][ack] ),
        .I5(\iodev_rsp[8][ack] ),
        .O(\main_rsp[ack] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_bus_reg_5 neorv32_bus_reg_inst
       (.D(D),
        .E(E),
        .I48(I48),
        .Q(Q),
        .\bus_req_i[rw] (\bus_req_i[rw] ),
        .\bus_req_i[stb] (\bus_req_i[stb] ),
        .\bus_rsp_o_reg[data][0] (\bus_rsp_o_reg[data][0] ),
        .\bus_rsp_o_reg[data][0]_0 (\bus_rsp_o_reg[data][0]_0 ),
        .\bus_rsp_o_reg[data][10] (\bus_rsp_o_reg[data][10] ),
        .\bus_rsp_o_reg[data][11] (\bus_rsp_o_reg[data][11] ),
        .\bus_rsp_o_reg[data][11]_0 (\bus_rsp_o_reg[data][11]_0 ),
        .\bus_rsp_o_reg[data][12] (\bus_rsp_o_reg[data][12] ),
        .\bus_rsp_o_reg[data][13] (\bus_rsp_o_reg[data][13] ),
        .\bus_rsp_o_reg[data][14] (\bus_rsp_o_reg[data][14] ),
        .\bus_rsp_o_reg[data][15] (\bus_rsp_o_reg[data][15] ),
        .\bus_rsp_o_reg[data][15]_0 (\bus_rsp_o_reg[data][15]_0 ),
        .\bus_rsp_o_reg[data][16] (\bus_rsp_o_reg[data][16] ),
        .\bus_rsp_o_reg[data][16]_0 (\bus_rsp_o_reg[data][16]_0 ),
        .\bus_rsp_o_reg[data][16]_1 (\bus_rsp_o_reg[data][16]_1 ),
        .\bus_rsp_o_reg[data][17] (\bus_rsp_o_reg[data][17] ),
        .\bus_rsp_o_reg[data][17]_0 (\bus_rsp_o_reg[data][17]_0 ),
        .\bus_rsp_o_reg[data][18] (\bus_rsp_o_reg[data][18] ),
        .\bus_rsp_o_reg[data][19] (\bus_rsp_o_reg[data][19] ),
        .\bus_rsp_o_reg[data][19]_0 (\bus_rsp_o_reg[data][19]_0 ),
        .\bus_rsp_o_reg[data][1] (\bus_rsp_o_reg[data][1] ),
        .\bus_rsp_o_reg[data][20] (\bus_rsp_o_reg[data][20] ),
        .\bus_rsp_o_reg[data][21] (\bus_rsp_o_reg[data][21] ),
        .\bus_rsp_o_reg[data][22] (\bus_rsp_o_reg[data][22] ),
        .\bus_rsp_o_reg[data][23] (\bus_rsp_o_reg[data][23] ),
        .\bus_rsp_o_reg[data][24] (\bus_rsp_o_reg[data][24] ),
        .\bus_rsp_o_reg[data][25] (\bus_rsp_o_reg[data][25] ),
        .\bus_rsp_o_reg[data][26] (\bus_rsp_o_reg[data][26] ),
        .\bus_rsp_o_reg[data][27] (\bus_rsp_o_reg[data][27] ),
        .\bus_rsp_o_reg[data][28] (\bus_rsp_o_reg[data][28] ),
        .\bus_rsp_o_reg[data][29] (\bus_rsp_o_reg[data][29] ),
        .\bus_rsp_o_reg[data][2] (\bus_rsp_o_reg[data][2] ),
        .\bus_rsp_o_reg[data][2]_0 (\bus_rsp_o_reg[data][2]_0 ),
        .\bus_rsp_o_reg[data][30] (\bus_rsp_o_reg[data][30] ),
        .\bus_rsp_o_reg[data][30]_0 (\bus_rsp_o_reg[data][30]_0 ),
        .\bus_rsp_o_reg[data][30]_1 (\bus_rsp_o_reg[data][30]_1 ),
        .\bus_rsp_o_reg[data][31] (\bus_rsp_o_reg[data][31] ),
        .\bus_rsp_o_reg[data][31]_0 (\bus_rsp_o_reg[data][31]_0 ),
        .\bus_rsp_o_reg[data][31]_1 (\bus_rsp_o_reg[data][31]_1 ),
        .\bus_rsp_o_reg[data][31]_2 (\bus_rsp_o_reg[data][31]_2 ),
        .\bus_rsp_o_reg[data][31]_3 (\bus_rsp_o_reg[data][31]_3 ),
        .\bus_rsp_o_reg[data][31]_4 (\bus_rsp_o_reg[data][31]_4 ),
        .\bus_rsp_o_reg[data][31]_5 (\bus_rsp_o_reg[data][31]_5 ),
        .\bus_rsp_o_reg[data][31]_6 (\bus_rsp_o_reg[data][31]_6 ),
        .\bus_rsp_o_reg[data][3] (\bus_rsp_o_reg[data][3] ),
        .\bus_rsp_o_reg[data][3]_0 (\bus_rsp_o_reg[data][3]_0 ),
        .\bus_rsp_o_reg[data][4] (\bus_rsp_o_reg[data][4] ),
        .\bus_rsp_o_reg[data][5] (\bus_rsp_o_reg[data][5] ),
        .\bus_rsp_o_reg[data][5]_0 (\bus_rsp_o_reg[data][5]_0 ),
        .\bus_rsp_o_reg[data][5]_1 (\bus_rsp_o_reg[data][5]_1 ),
        .\bus_rsp_o_reg[data][6] (\bus_rsp_o_reg[data][6] ),
        .\bus_rsp_o_reg[data][7] (\bus_rsp_o_reg[data][7] ),
        .\bus_rsp_o_reg[data][7]_0 (\bus_rsp_o_reg[data][7]_0 ),
        .\bus_rsp_o_reg[data][8] (\bus_rsp_o_reg[data][8] ),
        .\bus_rsp_o_reg[data][9] (\bus_rsp_o_reg[data][9] ),
        .\bus_rsp_o_reg[data][9]_0 (\bus_rsp_o_reg[data][9]_0 ),
        .\bus_rsp_o_reg[data][9]_1 (\bus_rsp_o_reg[data][9]_1 ),
        .clk(clk),
        .\ctrl[enable] (\ctrl[enable] ),
        .\ctrl_reg[cpha]__0 (\ctrl_reg[cpha]__0 ),
        .\ctrl_reg[enable]__0 (\ctrl_reg[enable]__0 ),
        .\ctrl_reg[enable]__0_0 (\ctrl_reg[enable]__0_0 ),
        .\ctrl_reg[hwfc_en]__0 (\ctrl_reg[hwfc_en]__0 ),
        .\ctrl_reg[irq_rx_full]__0 (\ctrl_reg[irq_rx_full]__0 ),
        .\ctrl_reg[irq_rx_full]__0_2 (\ctrl_reg[irq_rx_full]__0_2 ),
        .\ctrl_reg[irq_rx_nempty]__0 (\ctrl_reg[irq_rx_nempty]__0 ),
        .\ctrl_reg[irq_rx_nempty]__0_1 (\ctrl_reg[irq_rx_nempty]__0_1 ),
        .\ctrl_reg[irq_tx_empty]__0 (\ctrl_reg[irq_tx_empty]__0 ),
        .\ctrl_reg[irq_tx_empty]__0_3 (\ctrl_reg[irq_tx_empty]__0_3 ),
        .\ctrl_reg[irq_tx_nfull]__0 (\ctrl_reg[irq_tx_nfull]__0 ),
        .\ctrl_reg[irq_tx_nfull]__0_4 (\ctrl_reg[irq_tx_nfull]__0_4 ),
        .\ctrl_reg[sim_mode]__0 (\ctrl_reg[sim_mode]__0 ),
        .\dev_00_req_o[addr] (\dev_00_req_o[addr] ),
        .\dev_00_req_o[rw] (\dev_12_req_o[rw] ),
        .\dev_12_req_o[data] (\dev_12_req_o[data] ),
        .\dev_30_rsp_i[err] (\dev_30_rsp_i[err] ),
        .\device_rsp_i[ack] (\main_rsp[ack] ),
        .\device_rsp_i[data] (\main_rsp[data] ),
        .empty(empty),
        .\main_req_i[addr] (\main_req_i[addr] ),
        .\main_req_i[data] (\main_req_i[data] ),
        .\main_rsp_o[ack] (\main_rsp_o[ack] ),
        .\main_rsp_o[data] (\main_rsp_o[data] ),
        .\main_rsp_o[err] (\main_rsp_o[err] ),
        .p_1_in(p_1_in),
        .\port_in_reg[31] (\port_in_reg[31] ),
        .r_pnt(r_pnt),
        .re0(re0),
        .\request_reg_enabled.device_req_o_reg[addr][16]_0 (\iodev_req[4][stb] ),
        .\request_reg_enabled.device_req_o_reg[addr][16]_1 (\iodev_req[8][stb] ),
        .\request_reg_enabled.device_req_o_reg[addr][17]_0 (\iodev_req[11][stb] ),
        .\request_reg_enabled.device_req_o_reg[addr][17]_1 (\iodev_req[17][stb] ),
        .\request_reg_enabled.device_req_o_reg[addr][20]_0 (\iodev_req[2][stb] ),
        .\request_reg_enabled.device_req_o_reg[addr][2]_0 (\request_reg_enabled.device_req_o_reg[addr][2] ),
        .\request_reg_enabled.device_req_o_reg[addr][2]_1 (\request_reg_enabled.device_req_o_reg[addr][2]_0 ),
        .\request_reg_enabled.device_req_o_reg[addr][2]_2 (\request_reg_enabled.device_req_o_reg[addr][2]_1 ),
        .\request_reg_enabled.device_req_o_reg[addr][2]_3 (\request_reg_enabled.device_req_o_reg[addr][2]_2 ),
        .\request_reg_enabled.device_req_o_reg[addr][3]_0 (\request_reg_enabled.device_req_o_reg[addr][3] ),
        .\request_reg_enabled.device_req_o_reg[addr][3]_1 (\request_reg_enabled.device_req_o_reg[addr][3]_0 ),
        .\request_reg_enabled.device_req_o_reg[addr][3]_2 (\request_reg_enabled.device_req_o_reg[addr][3]_1 ),
        .\request_reg_enabled.device_req_o_reg[addr][3]_3 (\request_reg_enabled.device_req_o_reg[addr][3]_2 ),
        .\request_reg_enabled.device_req_o_reg[addr][4]_0 (\request_reg_enabled.device_req_o_reg[addr][4] ),
        .\request_reg_enabled.device_req_o_reg[data][0]_0 (\request_reg_enabled.device_req_o_reg[data][0] ),
        .\request_reg_enabled.device_req_o_reg[data][1]_0 (\request_reg_enabled.device_req_o_reg[data][1] ),
        .\request_reg_enabled.device_req_o_reg[data][2]_0 (\request_reg_enabled.device_req_o_reg[data][2] ),
        .\request_reg_enabled.device_req_o_reg[rw]_0 (\request_reg_enabled.device_req_o_reg[rw] ),
        .\request_reg_enabled.device_req_o_reg[rw]_1 (\request_reg_enabled.device_req_o_reg[rw]_0 ),
        .\request_reg_enabled.device_req_o_reg[rw]_2 (\request_reg_enabled.device_req_o_reg[rw]_1 ),
        .\request_reg_enabled.device_req_o_reg[rw]_3 (\request_reg_enabled.device_req_o_reg[rw]_2 ),
        .\request_reg_enabled.device_req_o_reg[rw]_4 (\request_reg_enabled.device_req_o_reg[rw]_3 ),
        .\request_reg_enabled.device_req_o_reg[rw]_5 (\request_reg_enabled.device_req_o_reg[rw]_4 ),
        .\request_reg_enabled.device_req_o_reg[rw]_6 (\request_reg_enabled.device_req_o_reg[rw]_5 ),
        .\request_reg_enabled.device_req_o_reg[rw]_7 (\request_reg_enabled.device_req_o_reg[rw]_6 ),
        .\request_reg_enabled.device_req_o_reg[rw]_8 (\request_reg_enabled.device_req_o_reg[rw]_7 ),
        .rstn_sys(rstn_sys),
        .\rx_fifo[avail] (\rx_fifo[avail] ),
        .rx_last(rx_last),
        .\tx_fifo[avail] (\tx_fifo[avail] ),
        .w_pnt(w_pnt),
        .\w_pnt_reg[0] (\w_pnt_reg[0] ),
        .\w_pnt_reg[0]_0 (\w_pnt_reg[0]_0 ),
        .we(we));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \response_reg_enabled.host_rsp_o[data][0]_i_1 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31] [0]),
        .I1(\bus_rsp_o[ack] ),
        .I2(DOADO[0]),
        .I3(\response_reg_enabled.host_rsp_o[data][0]_i_2_n_0 ),
        .O(\main_rsp[data] [0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \response_reg_enabled.host_rsp_o[data][0]_i_2 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31]_0 [0]),
        .I1(\response_reg_enabled.host_rsp_o_reg[data][31]_1 [0]),
        .I2(\response_reg_enabled.host_rsp_o_reg[data][31]_2 [0]),
        .I3(\response_reg_enabled.host_rsp_o_reg[data][31]_3 [0]),
        .O(\response_reg_enabled.host_rsp_o[data][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \response_reg_enabled.host_rsp_o[data][10]_i_1 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31] [10]),
        .I1(\bus_rsp_o[ack] ),
        .I2(DOADO[10]),
        .I3(\response_reg_enabled.host_rsp_o_reg[data][31]_3 [10]),
        .I4(\response_reg_enabled.host_rsp_o_reg[data][31]_2 [10]),
        .I5(\response_reg_enabled.host_rsp_o_reg[data][31]_1 [10]),
        .O(\main_rsp[data] [10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \response_reg_enabled.host_rsp_o[data][11]_i_1 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31] [11]),
        .I1(\bus_rsp_o[ack] ),
        .I2(DOADO[11]),
        .I3(\response_reg_enabled.host_rsp_o_reg[data][31]_3 [11]),
        .I4(\response_reg_enabled.host_rsp_o_reg[data][31]_2 [11]),
        .I5(\response_reg_enabled.host_rsp_o_reg[data][31]_1 [11]),
        .O(\main_rsp[data] [11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \response_reg_enabled.host_rsp_o[data][12]_i_1 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31] [12]),
        .I1(\bus_rsp_o[ack] ),
        .I2(DOADO[12]),
        .I3(\response_reg_enabled.host_rsp_o_reg[data][31]_3 [12]),
        .I4(\response_reg_enabled.host_rsp_o_reg[data][31]_2 [12]),
        .I5(\response_reg_enabled.host_rsp_o_reg[data][31]_1 [12]),
        .O(\main_rsp[data] [12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \response_reg_enabled.host_rsp_o[data][13]_i_1 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31] [13]),
        .I1(\bus_rsp_o[ack] ),
        .I2(DOADO[13]),
        .I3(\response_reg_enabled.host_rsp_o_reg[data][31]_3 [13]),
        .I4(\response_reg_enabled.host_rsp_o_reg[data][31]_2 [13]),
        .I5(\response_reg_enabled.host_rsp_o_reg[data][31]_1 [13]),
        .O(\main_rsp[data] [13]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \response_reg_enabled.host_rsp_o[data][14]_i_1 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31] [14]),
        .I1(\bus_rsp_o[ack] ),
        .I2(DOADO[14]),
        .I3(\response_reg_enabled.host_rsp_o_reg[data][31]_3 [14]),
        .I4(\response_reg_enabled.host_rsp_o_reg[data][31]_2 [14]),
        .I5(\response_reg_enabled.host_rsp_o_reg[data][31]_1 [14]),
        .O(\main_rsp[data] [14]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \response_reg_enabled.host_rsp_o[data][15]_i_1 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31] [15]),
        .I1(\bus_rsp_o[ack] ),
        .I2(DOADO[15]),
        .I3(\response_reg_enabled.host_rsp_o_reg[data][31]_3 [15]),
        .I4(\response_reg_enabled.host_rsp_o_reg[data][31]_2 [15]),
        .I5(\response_reg_enabled.host_rsp_o_reg[data][31]_1 [15]),
        .O(\main_rsp[data] [15]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \response_reg_enabled.host_rsp_o[data][16]_i_1 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31] [16]),
        .I1(\bus_rsp_o[ack] ),
        .I2(DOADO[16]),
        .I3(\response_reg_enabled.host_rsp_o[data][16]_i_2_n_0 ),
        .O(\main_rsp[data] [16]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \response_reg_enabled.host_rsp_o[data][16]_i_2 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31]_0 [10]),
        .I1(\response_reg_enabled.host_rsp_o_reg[data][31]_1 [16]),
        .I2(\response_reg_enabled.host_rsp_o_reg[data][31]_2 [16]),
        .I3(\response_reg_enabled.host_rsp_o_reg[data][31]_3 [16]),
        .O(\response_reg_enabled.host_rsp_o[data][16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \response_reg_enabled.host_rsp_o[data][17]_i_1 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31] [17]),
        .I1(\bus_rsp_o[ack] ),
        .I2(DOADO[17]),
        .I3(\response_reg_enabled.host_rsp_o[data][17]_i_2_n_0 ),
        .O(\main_rsp[data] [17]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \response_reg_enabled.host_rsp_o[data][17]_i_2 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31]_0 [11]),
        .I1(\response_reg_enabled.host_rsp_o_reg[data][31]_1 [17]),
        .I2(\response_reg_enabled.host_rsp_o_reg[data][31]_2 [17]),
        .I3(\response_reg_enabled.host_rsp_o_reg[data][31]_3 [17]),
        .O(\response_reg_enabled.host_rsp_o[data][17]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \response_reg_enabled.host_rsp_o[data][18]_i_1 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31] [18]),
        .I1(\bus_rsp_o[ack] ),
        .I2(DOADO[18]),
        .I3(\response_reg_enabled.host_rsp_o[data][18]_i_2_n_0 ),
        .O(\main_rsp[data] [18]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \response_reg_enabled.host_rsp_o[data][18]_i_2 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31]_0 [12]),
        .I1(\response_reg_enabled.host_rsp_o_reg[data][31]_1 [18]),
        .I2(\response_reg_enabled.host_rsp_o_reg[data][31]_2 [18]),
        .I3(\response_reg_enabled.host_rsp_o_reg[data][31]_3 [18]),
        .O(\response_reg_enabled.host_rsp_o[data][18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \response_reg_enabled.host_rsp_o[data][19]_i_1 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31] [19]),
        .I1(\bus_rsp_o[ack] ),
        .I2(DOADO[19]),
        .I3(\response_reg_enabled.host_rsp_o_reg[data][31]_3 [19]),
        .I4(\response_reg_enabled.host_rsp_o_reg[data][31]_2 [19]),
        .I5(\response_reg_enabled.host_rsp_o_reg[data][31]_1 [19]),
        .O(\main_rsp[data] [19]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \response_reg_enabled.host_rsp_o[data][1]_i_1 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31] [1]),
        .I1(\bus_rsp_o[ack] ),
        .I2(DOADO[1]),
        .I3(\response_reg_enabled.host_rsp_o[data][1]_i_2_n_0 ),
        .O(\main_rsp[data] [1]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \response_reg_enabled.host_rsp_o[data][1]_i_2 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31]_0 [1]),
        .I1(\response_reg_enabled.host_rsp_o_reg[data][31]_1 [1]),
        .I2(\response_reg_enabled.host_rsp_o_reg[data][31]_2 [1]),
        .I3(\response_reg_enabled.host_rsp_o_reg[data][31]_3 [1]),
        .O(\response_reg_enabled.host_rsp_o[data][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \response_reg_enabled.host_rsp_o[data][20]_i_1 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31] [20]),
        .I1(\bus_rsp_o[ack] ),
        .I2(DOADO[20]),
        .I3(\response_reg_enabled.host_rsp_o_reg[data][31]_3 [20]),
        .I4(\response_reg_enabled.host_rsp_o_reg[data][31]_2 [20]),
        .I5(\response_reg_enabled.host_rsp_o_reg[data][31]_1 [20]),
        .O(\main_rsp[data] [20]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \response_reg_enabled.host_rsp_o[data][21]_i_1 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31] [21]),
        .I1(\bus_rsp_o[ack] ),
        .I2(DOADO[21]),
        .I3(\response_reg_enabled.host_rsp_o_reg[data][31]_3 [21]),
        .I4(\response_reg_enabled.host_rsp_o_reg[data][31]_2 [21]),
        .I5(\response_reg_enabled.host_rsp_o_reg[data][31]_1 [21]),
        .O(\main_rsp[data] [21]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \response_reg_enabled.host_rsp_o[data][22]_i_1 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31] [22]),
        .I1(\bus_rsp_o[ack] ),
        .I2(DOADO[22]),
        .I3(\response_reg_enabled.host_rsp_o_reg[data][31]_3 [22]),
        .I4(\response_reg_enabled.host_rsp_o_reg[data][31]_2 [22]),
        .I5(\response_reg_enabled.host_rsp_o_reg[data][31]_1 [22]),
        .O(\main_rsp[data] [22]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \response_reg_enabled.host_rsp_o[data][23]_i_1 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31] [23]),
        .I1(\bus_rsp_o[ack] ),
        .I2(DOADO[23]),
        .I3(\response_reg_enabled.host_rsp_o_reg[data][31]_3 [23]),
        .I4(\response_reg_enabled.host_rsp_o_reg[data][31]_2 [23]),
        .I5(\response_reg_enabled.host_rsp_o_reg[data][31]_1 [23]),
        .O(\main_rsp[data] [23]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \response_reg_enabled.host_rsp_o[data][24]_i_1 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31] [24]),
        .I1(\bus_rsp_o[ack] ),
        .I2(DOADO[24]),
        .I3(\response_reg_enabled.host_rsp_o_reg[data][31]_2 [24]),
        .I4(\response_reg_enabled.host_rsp_o_reg[data][31]_1 [24]),
        .O(\main_rsp[data] [24]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \response_reg_enabled.host_rsp_o[data][25]_i_1 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31] [25]),
        .I1(\bus_rsp_o[ack] ),
        .I2(DOADO[25]),
        .I3(\response_reg_enabled.host_rsp_o_reg[data][31]_2 [25]),
        .I4(\response_reg_enabled.host_rsp_o_reg[data][31]_1 [25]),
        .O(\main_rsp[data] [25]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \response_reg_enabled.host_rsp_o[data][26]_i_1 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31] [26]),
        .I1(\bus_rsp_o[ack] ),
        .I2(DOADO[26]),
        .I3(\response_reg_enabled.host_rsp_o_reg[data][31]_2 [26]),
        .I4(\response_reg_enabled.host_rsp_o_reg[data][31]_1 [26]),
        .O(\main_rsp[data] [26]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \response_reg_enabled.host_rsp_o[data][27]_i_1 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31] [27]),
        .I1(\bus_rsp_o[ack] ),
        .I2(DOADO[27]),
        .I3(\response_reg_enabled.host_rsp_o_reg[data][31]_2 [27]),
        .I4(\response_reg_enabled.host_rsp_o_reg[data][31]_1 [27]),
        .O(\main_rsp[data] [27]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \response_reg_enabled.host_rsp_o[data][28]_i_1 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31] [28]),
        .I1(\bus_rsp_o[ack] ),
        .I2(DOADO[28]),
        .I3(\response_reg_enabled.host_rsp_o_reg[data][31]_2 [28]),
        .I4(\response_reg_enabled.host_rsp_o_reg[data][31]_1 [28]),
        .O(\main_rsp[data] [28]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \response_reg_enabled.host_rsp_o[data][29]_i_1 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31] [29]),
        .I1(\bus_rsp_o[ack] ),
        .I2(DOADO[29]),
        .I3(\response_reg_enabled.host_rsp_o_reg[data][31]_2 [29]),
        .I4(\response_reg_enabled.host_rsp_o_reg[data][31]_1 [29]),
        .O(\main_rsp[data] [29]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \response_reg_enabled.host_rsp_o[data][2]_i_1 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31] [2]),
        .I1(\bus_rsp_o[ack] ),
        .I2(DOADO[2]),
        .I3(\response_reg_enabled.host_rsp_o[data][2]_i_2_n_0 ),
        .O(\main_rsp[data] [2]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \response_reg_enabled.host_rsp_o[data][2]_i_2 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31]_0 [2]),
        .I1(\response_reg_enabled.host_rsp_o_reg[data][31]_1 [2]),
        .I2(\response_reg_enabled.host_rsp_o_reg[data][31]_2 [2]),
        .I3(\response_reg_enabled.host_rsp_o_reg[data][31]_3 [2]),
        .O(\response_reg_enabled.host_rsp_o[data][2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \response_reg_enabled.host_rsp_o[data][30]_i_1 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31] [30]),
        .I1(\bus_rsp_o[ack] ),
        .I2(DOADO[30]),
        .I3(\response_reg_enabled.host_rsp_o[data][30]_i_2_n_0 ),
        .O(\main_rsp[data] [30]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \response_reg_enabled.host_rsp_o[data][30]_i_2 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31]_0 [13]),
        .I1(\response_reg_enabled.host_rsp_o_reg[data][31]_1 [30]),
        .I2(\response_reg_enabled.host_rsp_o_reg[data][31]_2 [30]),
        .I3(\response_reg_enabled.host_rsp_o_reg[data][31]_3 [24]),
        .O(\response_reg_enabled.host_rsp_o[data][30]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \response_reg_enabled.host_rsp_o[data][31]_i_1 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31] [31]),
        .I1(\bus_rsp_o[ack] ),
        .I2(DOADO[31]),
        .I3(\response_reg_enabled.host_rsp_o[data][31]_i_2_n_0 ),
        .O(\main_rsp[data] [31]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \response_reg_enabled.host_rsp_o[data][31]_i_2 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31]_0 [14]),
        .I1(\response_reg_enabled.host_rsp_o_reg[data][31]_1 [31]),
        .I2(\response_reg_enabled.host_rsp_o_reg[data][31]_2 [31]),
        .I3(\response_reg_enabled.host_rsp_o_reg[data][31]_3 [25]),
        .O(\response_reg_enabled.host_rsp_o[data][31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \response_reg_enabled.host_rsp_o[data][3]_i_1 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31] [3]),
        .I1(\bus_rsp_o[ack] ),
        .I2(DOADO[3]),
        .I3(\response_reg_enabled.host_rsp_o[data][3]_i_2_n_0 ),
        .O(\main_rsp[data] [3]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \response_reg_enabled.host_rsp_o[data][3]_i_2 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31]_0 [3]),
        .I1(\response_reg_enabled.host_rsp_o_reg[data][31]_1 [3]),
        .I2(\response_reg_enabled.host_rsp_o_reg[data][31]_2 [3]),
        .I3(\response_reg_enabled.host_rsp_o_reg[data][31]_3 [3]),
        .O(\response_reg_enabled.host_rsp_o[data][3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \response_reg_enabled.host_rsp_o[data][4]_i_1 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31] [4]),
        .I1(\bus_rsp_o[ack] ),
        .I2(DOADO[4]),
        .I3(\response_reg_enabled.host_rsp_o[data][4]_i_2_n_0 ),
        .O(\main_rsp[data] [4]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \response_reg_enabled.host_rsp_o[data][4]_i_2 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31]_0 [4]),
        .I1(\response_reg_enabled.host_rsp_o_reg[data][31]_1 [4]),
        .I2(\response_reg_enabled.host_rsp_o_reg[data][31]_2 [4]),
        .I3(\response_reg_enabled.host_rsp_o_reg[data][31]_3 [4]),
        .O(\response_reg_enabled.host_rsp_o[data][4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \response_reg_enabled.host_rsp_o[data][5]_i_1 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31] [5]),
        .I1(\bus_rsp_o[ack] ),
        .I2(DOADO[5]),
        .I3(\response_reg_enabled.host_rsp_o[data][5]_i_2_n_0 ),
        .O(\main_rsp[data] [5]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \response_reg_enabled.host_rsp_o[data][5]_i_2 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31]_0 [5]),
        .I1(\response_reg_enabled.host_rsp_o_reg[data][31]_1 [5]),
        .I2(\response_reg_enabled.host_rsp_o_reg[data][31]_2 [5]),
        .I3(\response_reg_enabled.host_rsp_o_reg[data][31]_3 [5]),
        .O(\response_reg_enabled.host_rsp_o[data][5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \response_reg_enabled.host_rsp_o[data][6]_i_1 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31] [6]),
        .I1(\bus_rsp_o[ack] ),
        .I2(DOADO[6]),
        .I3(\response_reg_enabled.host_rsp_o[data][6]_i_2_n_0 ),
        .O(\main_rsp[data] [6]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \response_reg_enabled.host_rsp_o[data][6]_i_2 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31]_0 [6]),
        .I1(\response_reg_enabled.host_rsp_o_reg[data][31]_1 [6]),
        .I2(\response_reg_enabled.host_rsp_o_reg[data][31]_2 [6]),
        .I3(\response_reg_enabled.host_rsp_o_reg[data][31]_3 [6]),
        .O(\response_reg_enabled.host_rsp_o[data][6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \response_reg_enabled.host_rsp_o[data][7]_i_1 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31] [7]),
        .I1(\bus_rsp_o[ack] ),
        .I2(DOADO[7]),
        .I3(\response_reg_enabled.host_rsp_o[data][7]_i_2_n_0 ),
        .O(\main_rsp[data] [7]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \response_reg_enabled.host_rsp_o[data][7]_i_2 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31]_0 [7]),
        .I1(\response_reg_enabled.host_rsp_o_reg[data][31]_1 [7]),
        .I2(\response_reg_enabled.host_rsp_o_reg[data][31]_2 [7]),
        .I3(\response_reg_enabled.host_rsp_o_reg[data][31]_3 [7]),
        .O(\response_reg_enabled.host_rsp_o[data][7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \response_reg_enabled.host_rsp_o[data][8]_i_1 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31] [8]),
        .I1(\bus_rsp_o[ack] ),
        .I2(DOADO[8]),
        .I3(\response_reg_enabled.host_rsp_o[data][8]_i_2_n_0 ),
        .O(\main_rsp[data] [8]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \response_reg_enabled.host_rsp_o[data][8]_i_2 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31]_0 [8]),
        .I1(\response_reg_enabled.host_rsp_o_reg[data][31]_1 [8]),
        .I2(\response_reg_enabled.host_rsp_o_reg[data][31]_2 [8]),
        .I3(\response_reg_enabled.host_rsp_o_reg[data][31]_3 [8]),
        .O(\response_reg_enabled.host_rsp_o[data][8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \response_reg_enabled.host_rsp_o[data][9]_i_1 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31] [9]),
        .I1(\bus_rsp_o[ack] ),
        .I2(DOADO[9]),
        .I3(\response_reg_enabled.host_rsp_o[data][9]_i_2_n_0 ),
        .O(\main_rsp[data] [9]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \response_reg_enabled.host_rsp_o[data][9]_i_2 
       (.I0(\response_reg_enabled.host_rsp_o_reg[data][31]_0 [9]),
        .I1(\response_reg_enabled.host_rsp_o_reg[data][31]_1 [9]),
        .I2(\response_reg_enabled.host_rsp_o_reg[data][31]_2 [9]),
        .I3(\response_reg_enabled.host_rsp_o_reg[data][31]_3 [9]),
        .O(\response_reg_enabled.host_rsp_o[data][9]_i_2_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_bus_reg
   (\bus_rsp_o[ack] ,
    \bus_rsp_o[err] ,
    \request_reg_enabled.device_req_o_reg[stb]_0 ,
    \request_reg_enabled.device_req_o_reg[burst]_0 ,
    arvalid,
    awvalid,
    wvalid,
    data_i,
    \request_reg_enabled.device_req_o_reg[stb]_1 ,
    locked_reg,
    m_axi_awprot,
    \bus_rsp_o[data] ,
    m_axi_awaddr,
    m_axi_wdata,
    m_axi_wstrb,
    clk,
    rstn_sys,
    \request_reg_enabled.device_req_o_reg[stb]_2 ,
    \bus_req_i[rw] ,
    \bus_req_i[burst] ,
    \bus_req_i[lock] ,
    pending_reg,
    m_axi_rdata,
    m_axi_rvalid,
    m_axi_rresp,
    m_axi_bvalid,
    m_axi_bresp,
    m_axi_arvalid,
    m_axi_arready,
    arvalid_reg,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wvalid,
    m_axi_wready,
    \main_rsp_o[err] ,
    xbus_terminate,
    D,
    E,
    locked,
    \bus_req_i[addr] ,
    \request_reg_enabled.device_req_o_reg[data][31]_0 ,
    \bus_req_i[ben] );
  output \bus_rsp_o[ack] ;
  output \bus_rsp_o[err] ;
  output \request_reg_enabled.device_req_o_reg[stb]_0 ;
  output \request_reg_enabled.device_req_o_reg[burst]_0 ;
  output arvalid;
  output awvalid;
  output wvalid;
  output [0:0]data_i;
  output \request_reg_enabled.device_req_o_reg[stb]_1 ;
  output locked_reg;
  output [1:0]m_axi_awprot;
  output [31:0]\bus_rsp_o[data] ;
  output [31:0]m_axi_awaddr;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  input clk;
  input rstn_sys;
  input [0:0]\request_reg_enabled.device_req_o_reg[stb]_2 ;
  input \bus_req_i[rw] ;
  input \bus_req_i[burst] ;
  input \bus_req_i[lock] ;
  input pending_reg;
  input [31:0]m_axi_rdata;
  input m_axi_rvalid;
  input [1:0]m_axi_rresp;
  input m_axi_bvalid;
  input [1:0]m_axi_bresp;
  input m_axi_arvalid;
  input m_axi_arready;
  input arvalid_reg;
  input m_axi_awvalid;
  input m_axi_awready;
  input m_axi_wvalid;
  input m_axi_wready;
  input \main_rsp_o[err] ;
  input xbus_terminate;
  input [1:0]D;
  input [0:0]E;
  input locked;
  input [31:0]\bus_req_i[addr] ;
  input [31:0]\request_reg_enabled.device_req_o_reg[data][31]_0 ;
  input [3:0]\bus_req_i[ben] ;

  wire [1:0]D;
  wire [0:0]E;
  wire arvalid;
  wire arvalid_reg;
  wire awvalid;
  wire \bus_req[lock] ;
  wire [31:0]\bus_req_i[addr] ;
  wire [3:0]\bus_req_i[ben] ;
  wire \bus_req_i[burst] ;
  wire \bus_req_i[lock] ;
  wire \bus_req_i[rw] ;
  wire \bus_rsp[ack] ;
  wire \bus_rsp[ack]0 ;
  wire \bus_rsp[err] ;
  wire \bus_rsp_o[ack] ;
  wire [31:0]\bus_rsp_o[data] ;
  wire \bus_rsp_o[err] ;
  wire clk;
  wire [0:0]data_i;
  wire locked;
  wire locked_reg;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awprot;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire \main_rsp_o[err] ;
  wire pending_reg;
  wire \request_reg_enabled.device_req_o_reg[burst]_0 ;
  wire [31:0]\request_reg_enabled.device_req_o_reg[data][31]_0 ;
  wire \request_reg_enabled.device_req_o_reg[stb]_0 ;
  wire \request_reg_enabled.device_req_o_reg[stb]_1 ;
  wire [0:0]\request_reg_enabled.device_req_o_reg[stb]_2 ;
  wire \response_reg_enabled.host_rsp_o[data][0]_i_1_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][10]_i_1_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][11]_i_1_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][12]_i_1_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][13]_i_1_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][14]_i_1_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][15]_i_1_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][16]_i_1_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][17]_i_1_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][18]_i_1_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][19]_i_1_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][1]_i_1_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][20]_i_1_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][21]_i_1_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][22]_i_1_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][23]_i_1_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][24]_i_1_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][25]_i_1_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][26]_i_1_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][27]_i_1_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][28]_i_1_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][29]_i_1_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][2]_i_1_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][30]_i_1_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][31]_i_1_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][3]_i_1_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][4]_i_1_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][5]_i_1_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][6]_i_1_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][7]_i_1_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][8]_i_1_n_0 ;
  wire \response_reg_enabled.host_rsp_o[data][9]_i_1_n_0 ;
  wire rstn_sys;
  wire wvalid;
  wire \xbus_req[we] ;
  wire \xbus_rsp[err] ;
  wire xbus_terminate;

  LUT6 #(
    .INIT(64'h22222222F0FF0000)) 
    arvalid_i_1
       (.I0(m_axi_arvalid),
        .I1(m_axi_arready),
        .I2(\request_reg_enabled.device_req_o_reg[burst]_0 ),
        .I3(\xbus_req[we] ),
        .I4(\request_reg_enabled.device_req_o_reg[stb]_0 ),
        .I5(arvalid_reg),
        .O(arvalid));
  LUT6 #(
    .INIT(64'h222222220F000000)) 
    awvalid_i_1
       (.I0(m_axi_awvalid),
        .I1(m_axi_awready),
        .I2(\request_reg_enabled.device_req_o_reg[burst]_0 ),
        .I3(\xbus_req[we] ),
        .I4(\request_reg_enabled.device_req_o_reg[stb]_0 ),
        .I5(arvalid_reg),
        .O(awvalid));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    locked_i_1
       (.I0(locked),
        .I1(pending_reg),
        .I2(\request_reg_enabled.device_req_o_reg[stb]_0 ),
        .I3(\bus_req[lock] ),
        .O(locked_reg));
  LUT6 #(
    .INIT(64'h33030003AAAAAAAA)) 
    pending_i_1__0
       (.I0(\request_reg_enabled.device_req_o_reg[stb]_0 ),
        .I1(xbus_terminate),
        .I2(\bus_rsp[ack]0 ),
        .I3(locked),
        .I4(\bus_req[lock] ),
        .I5(pending_reg),
        .O(\request_reg_enabled.device_req_o_reg[stb]_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    pending_i_2
       (.I0(m_axi_bvalid),
        .I1(m_axi_rvalid),
        .O(\bus_rsp[ack]0 ));
  FDCE \request_reg_enabled.device_req_o_reg[addr][0] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\bus_req_i[addr] [0]),
        .Q(m_axi_awaddr[0]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][10] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\bus_req_i[addr] [10]),
        .Q(m_axi_awaddr[10]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][11] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\bus_req_i[addr] [11]),
        .Q(m_axi_awaddr[11]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][12] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\bus_req_i[addr] [12]),
        .Q(m_axi_awaddr[12]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][13] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\bus_req_i[addr] [13]),
        .Q(m_axi_awaddr[13]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][14] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\bus_req_i[addr] [14]),
        .Q(m_axi_awaddr[14]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][15] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\bus_req_i[addr] [15]),
        .Q(m_axi_awaddr[15]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][16] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\bus_req_i[addr] [16]),
        .Q(m_axi_awaddr[16]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][17] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\bus_req_i[addr] [17]),
        .Q(m_axi_awaddr[17]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][18] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\bus_req_i[addr] [18]),
        .Q(m_axi_awaddr[18]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][19] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\bus_req_i[addr] [19]),
        .Q(m_axi_awaddr[19]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][1] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\bus_req_i[addr] [1]),
        .Q(m_axi_awaddr[1]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][20] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\bus_req_i[addr] [20]),
        .Q(m_axi_awaddr[20]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][21] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\bus_req_i[addr] [21]),
        .Q(m_axi_awaddr[21]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][22] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\bus_req_i[addr] [22]),
        .Q(m_axi_awaddr[22]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][23] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\bus_req_i[addr] [23]),
        .Q(m_axi_awaddr[23]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][24] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\bus_req_i[addr] [24]),
        .Q(m_axi_awaddr[24]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][25] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\bus_req_i[addr] [25]),
        .Q(m_axi_awaddr[25]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][26] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\bus_req_i[addr] [26]),
        .Q(m_axi_awaddr[26]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][27] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\bus_req_i[addr] [27]),
        .Q(m_axi_awaddr[27]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][28] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\bus_req_i[addr] [28]),
        .Q(m_axi_awaddr[28]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][29] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\bus_req_i[addr] [29]),
        .Q(m_axi_awaddr[29]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][2] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\bus_req_i[addr] [2]),
        .Q(m_axi_awaddr[2]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][30] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\bus_req_i[addr] [30]),
        .Q(m_axi_awaddr[30]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][31] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\bus_req_i[addr] [31]),
        .Q(m_axi_awaddr[31]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][3] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\bus_req_i[addr] [3]),
        .Q(m_axi_awaddr[3]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][4] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\bus_req_i[addr] [4]),
        .Q(m_axi_awaddr[4]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][5] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\bus_req_i[addr] [5]),
        .Q(m_axi_awaddr[5]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][6] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\bus_req_i[addr] [6]),
        .Q(m_axi_awaddr[6]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][7] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\bus_req_i[addr] [7]),
        .Q(m_axi_awaddr[7]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][8] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\bus_req_i[addr] [8]),
        .Q(m_axi_awaddr[8]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][9] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\bus_req_i[addr] [9]),
        .Q(m_axi_awaddr[9]));
  FDCE \request_reg_enabled.device_req_o_reg[ben][0] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\bus_req_i[ben] [0]),
        .Q(m_axi_wstrb[0]));
  FDCE \request_reg_enabled.device_req_o_reg[ben][1] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\bus_req_i[ben] [1]),
        .Q(m_axi_wstrb[1]));
  FDCE \request_reg_enabled.device_req_o_reg[ben][2] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\bus_req_i[ben] [2]),
        .Q(m_axi_wstrb[2]));
  FDCE \request_reg_enabled.device_req_o_reg[ben][3] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\bus_req_i[ben] [3]),
        .Q(m_axi_wstrb[3]));
  FDCE \request_reg_enabled.device_req_o_reg[burst] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_req_i[burst] ),
        .Q(\request_reg_enabled.device_req_o_reg[burst]_0 ));
  FDCE \request_reg_enabled.device_req_o_reg[data][0] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\request_reg_enabled.device_req_o_reg[data][31]_0 [0]),
        .Q(m_axi_wdata[0]));
  FDCE \request_reg_enabled.device_req_o_reg[data][10] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\request_reg_enabled.device_req_o_reg[data][31]_0 [10]),
        .Q(m_axi_wdata[10]));
  FDCE \request_reg_enabled.device_req_o_reg[data][11] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\request_reg_enabled.device_req_o_reg[data][31]_0 [11]),
        .Q(m_axi_wdata[11]));
  FDCE \request_reg_enabled.device_req_o_reg[data][12] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\request_reg_enabled.device_req_o_reg[data][31]_0 [12]),
        .Q(m_axi_wdata[12]));
  FDCE \request_reg_enabled.device_req_o_reg[data][13] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\request_reg_enabled.device_req_o_reg[data][31]_0 [13]),
        .Q(m_axi_wdata[13]));
  FDCE \request_reg_enabled.device_req_o_reg[data][14] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\request_reg_enabled.device_req_o_reg[data][31]_0 [14]),
        .Q(m_axi_wdata[14]));
  FDCE \request_reg_enabled.device_req_o_reg[data][15] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\request_reg_enabled.device_req_o_reg[data][31]_0 [15]),
        .Q(m_axi_wdata[15]));
  FDCE \request_reg_enabled.device_req_o_reg[data][16] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\request_reg_enabled.device_req_o_reg[data][31]_0 [16]),
        .Q(m_axi_wdata[16]));
  FDCE \request_reg_enabled.device_req_o_reg[data][17] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\request_reg_enabled.device_req_o_reg[data][31]_0 [17]),
        .Q(m_axi_wdata[17]));
  FDCE \request_reg_enabled.device_req_o_reg[data][18] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\request_reg_enabled.device_req_o_reg[data][31]_0 [18]),
        .Q(m_axi_wdata[18]));
  FDCE \request_reg_enabled.device_req_o_reg[data][19] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\request_reg_enabled.device_req_o_reg[data][31]_0 [19]),
        .Q(m_axi_wdata[19]));
  FDCE \request_reg_enabled.device_req_o_reg[data][1] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\request_reg_enabled.device_req_o_reg[data][31]_0 [1]),
        .Q(m_axi_wdata[1]));
  FDCE \request_reg_enabled.device_req_o_reg[data][20] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\request_reg_enabled.device_req_o_reg[data][31]_0 [20]),
        .Q(m_axi_wdata[20]));
  FDCE \request_reg_enabled.device_req_o_reg[data][21] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\request_reg_enabled.device_req_o_reg[data][31]_0 [21]),
        .Q(m_axi_wdata[21]));
  FDCE \request_reg_enabled.device_req_o_reg[data][22] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\request_reg_enabled.device_req_o_reg[data][31]_0 [22]),
        .Q(m_axi_wdata[22]));
  FDCE \request_reg_enabled.device_req_o_reg[data][23] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\request_reg_enabled.device_req_o_reg[data][31]_0 [23]),
        .Q(m_axi_wdata[23]));
  FDCE \request_reg_enabled.device_req_o_reg[data][24] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\request_reg_enabled.device_req_o_reg[data][31]_0 [24]),
        .Q(m_axi_wdata[24]));
  FDCE \request_reg_enabled.device_req_o_reg[data][25] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\request_reg_enabled.device_req_o_reg[data][31]_0 [25]),
        .Q(m_axi_wdata[25]));
  FDCE \request_reg_enabled.device_req_o_reg[data][26] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\request_reg_enabled.device_req_o_reg[data][31]_0 [26]),
        .Q(m_axi_wdata[26]));
  FDCE \request_reg_enabled.device_req_o_reg[data][27] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\request_reg_enabled.device_req_o_reg[data][31]_0 [27]),
        .Q(m_axi_wdata[27]));
  FDCE \request_reg_enabled.device_req_o_reg[data][28] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\request_reg_enabled.device_req_o_reg[data][31]_0 [28]),
        .Q(m_axi_wdata[28]));
  FDCE \request_reg_enabled.device_req_o_reg[data][29] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\request_reg_enabled.device_req_o_reg[data][31]_0 [29]),
        .Q(m_axi_wdata[29]));
  FDCE \request_reg_enabled.device_req_o_reg[data][2] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\request_reg_enabled.device_req_o_reg[data][31]_0 [2]),
        .Q(m_axi_wdata[2]));
  FDCE \request_reg_enabled.device_req_o_reg[data][30] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\request_reg_enabled.device_req_o_reg[data][31]_0 [30]),
        .Q(m_axi_wdata[30]));
  FDCE \request_reg_enabled.device_req_o_reg[data][31] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\request_reg_enabled.device_req_o_reg[data][31]_0 [31]),
        .Q(m_axi_wdata[31]));
  FDCE \request_reg_enabled.device_req_o_reg[data][3] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\request_reg_enabled.device_req_o_reg[data][31]_0 [3]),
        .Q(m_axi_wdata[3]));
  FDCE \request_reg_enabled.device_req_o_reg[data][4] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\request_reg_enabled.device_req_o_reg[data][31]_0 [4]),
        .Q(m_axi_wdata[4]));
  FDCE \request_reg_enabled.device_req_o_reg[data][5] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\request_reg_enabled.device_req_o_reg[data][31]_0 [5]),
        .Q(m_axi_wdata[5]));
  FDCE \request_reg_enabled.device_req_o_reg[data][6] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\request_reg_enabled.device_req_o_reg[data][31]_0 [6]),
        .Q(m_axi_wdata[6]));
  FDCE \request_reg_enabled.device_req_o_reg[data][7] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\request_reg_enabled.device_req_o_reg[data][31]_0 [7]),
        .Q(m_axi_wdata[7]));
  FDCE \request_reg_enabled.device_req_o_reg[data][8] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\request_reg_enabled.device_req_o_reg[data][31]_0 [8]),
        .Q(m_axi_wdata[8]));
  FDCE \request_reg_enabled.device_req_o_reg[data][9] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\request_reg_enabled.device_req_o_reg[data][31]_0 [9]),
        .Q(m_axi_wdata[9]));
  FDCE \request_reg_enabled.device_req_o_reg[lock] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_req_i[lock] ),
        .Q(\bus_req[lock] ));
  FDCE \request_reg_enabled.device_req_o_reg[meta][0] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(m_axi_awprot[1]));
  FDCE \request_reg_enabled.device_req_o_reg[meta][1] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(m_axi_awprot[0]));
  FDCE \request_reg_enabled.device_req_o_reg[rw] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .CLR(rstn_sys),
        .D(\bus_req_i[rw] ),
        .Q(\xbus_req[we] ));
  FDCE \request_reg_enabled.device_req_o_reg[stb] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\request_reg_enabled.device_req_o_reg[stb]_2 ),
        .Q(\request_reg_enabled.device_req_o_reg[stb]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \response_reg_enabled.host_rsp_o[ack]_i_1 
       (.I0(pending_reg),
        .I1(\bus_rsp[ack]0 ),
        .O(\bus_rsp[ack] ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \response_reg_enabled.host_rsp_o[data][0]_i_1 
       (.I0(pending_reg),
        .I1(m_axi_rdata[0]),
        .O(\response_reg_enabled.host_rsp_o[data][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \response_reg_enabled.host_rsp_o[data][10]_i_1 
       (.I0(pending_reg),
        .I1(m_axi_rdata[10]),
        .O(\response_reg_enabled.host_rsp_o[data][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \response_reg_enabled.host_rsp_o[data][11]_i_1 
       (.I0(pending_reg),
        .I1(m_axi_rdata[11]),
        .O(\response_reg_enabled.host_rsp_o[data][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \response_reg_enabled.host_rsp_o[data][12]_i_1 
       (.I0(pending_reg),
        .I1(m_axi_rdata[12]),
        .O(\response_reg_enabled.host_rsp_o[data][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \response_reg_enabled.host_rsp_o[data][13]_i_1 
       (.I0(pending_reg),
        .I1(m_axi_rdata[13]),
        .O(\response_reg_enabled.host_rsp_o[data][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \response_reg_enabled.host_rsp_o[data][14]_i_1 
       (.I0(pending_reg),
        .I1(m_axi_rdata[14]),
        .O(\response_reg_enabled.host_rsp_o[data][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \response_reg_enabled.host_rsp_o[data][15]_i_1 
       (.I0(pending_reg),
        .I1(m_axi_rdata[15]),
        .O(\response_reg_enabled.host_rsp_o[data][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \response_reg_enabled.host_rsp_o[data][16]_i_1 
       (.I0(pending_reg),
        .I1(m_axi_rdata[16]),
        .O(\response_reg_enabled.host_rsp_o[data][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \response_reg_enabled.host_rsp_o[data][17]_i_1 
       (.I0(pending_reg),
        .I1(m_axi_rdata[17]),
        .O(\response_reg_enabled.host_rsp_o[data][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \response_reg_enabled.host_rsp_o[data][18]_i_1 
       (.I0(pending_reg),
        .I1(m_axi_rdata[18]),
        .O(\response_reg_enabled.host_rsp_o[data][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \response_reg_enabled.host_rsp_o[data][19]_i_1 
       (.I0(pending_reg),
        .I1(m_axi_rdata[19]),
        .O(\response_reg_enabled.host_rsp_o[data][19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \response_reg_enabled.host_rsp_o[data][1]_i_1 
       (.I0(pending_reg),
        .I1(m_axi_rdata[1]),
        .O(\response_reg_enabled.host_rsp_o[data][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \response_reg_enabled.host_rsp_o[data][20]_i_1 
       (.I0(pending_reg),
        .I1(m_axi_rdata[20]),
        .O(\response_reg_enabled.host_rsp_o[data][20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \response_reg_enabled.host_rsp_o[data][21]_i_1 
       (.I0(pending_reg),
        .I1(m_axi_rdata[21]),
        .O(\response_reg_enabled.host_rsp_o[data][21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \response_reg_enabled.host_rsp_o[data][22]_i_1 
       (.I0(pending_reg),
        .I1(m_axi_rdata[22]),
        .O(\response_reg_enabled.host_rsp_o[data][22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \response_reg_enabled.host_rsp_o[data][23]_i_1 
       (.I0(pending_reg),
        .I1(m_axi_rdata[23]),
        .O(\response_reg_enabled.host_rsp_o[data][23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \response_reg_enabled.host_rsp_o[data][24]_i_1 
       (.I0(pending_reg),
        .I1(m_axi_rdata[24]),
        .O(\response_reg_enabled.host_rsp_o[data][24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \response_reg_enabled.host_rsp_o[data][25]_i_1 
       (.I0(pending_reg),
        .I1(m_axi_rdata[25]),
        .O(\response_reg_enabled.host_rsp_o[data][25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \response_reg_enabled.host_rsp_o[data][26]_i_1 
       (.I0(pending_reg),
        .I1(m_axi_rdata[26]),
        .O(\response_reg_enabled.host_rsp_o[data][26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \response_reg_enabled.host_rsp_o[data][27]_i_1 
       (.I0(pending_reg),
        .I1(m_axi_rdata[27]),
        .O(\response_reg_enabled.host_rsp_o[data][27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \response_reg_enabled.host_rsp_o[data][28]_i_1 
       (.I0(pending_reg),
        .I1(m_axi_rdata[28]),
        .O(\response_reg_enabled.host_rsp_o[data][28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \response_reg_enabled.host_rsp_o[data][29]_i_1 
       (.I0(pending_reg),
        .I1(m_axi_rdata[29]),
        .O(\response_reg_enabled.host_rsp_o[data][29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \response_reg_enabled.host_rsp_o[data][2]_i_1 
       (.I0(pending_reg),
        .I1(m_axi_rdata[2]),
        .O(\response_reg_enabled.host_rsp_o[data][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \response_reg_enabled.host_rsp_o[data][30]_i_1 
       (.I0(pending_reg),
        .I1(m_axi_rdata[30]),
        .O(\response_reg_enabled.host_rsp_o[data][30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \response_reg_enabled.host_rsp_o[data][31]_i_1 
       (.I0(pending_reg),
        .I1(m_axi_rdata[31]),
        .O(\response_reg_enabled.host_rsp_o[data][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \response_reg_enabled.host_rsp_o[data][3]_i_1 
       (.I0(pending_reg),
        .I1(m_axi_rdata[3]),
        .O(\response_reg_enabled.host_rsp_o[data][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \response_reg_enabled.host_rsp_o[data][4]_i_1 
       (.I0(pending_reg),
        .I1(m_axi_rdata[4]),
        .O(\response_reg_enabled.host_rsp_o[data][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \response_reg_enabled.host_rsp_o[data][5]_i_1 
       (.I0(pending_reg),
        .I1(m_axi_rdata[5]),
        .O(\response_reg_enabled.host_rsp_o[data][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \response_reg_enabled.host_rsp_o[data][6]_i_1 
       (.I0(pending_reg),
        .I1(m_axi_rdata[6]),
        .O(\response_reg_enabled.host_rsp_o[data][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \response_reg_enabled.host_rsp_o[data][7]_i_1 
       (.I0(pending_reg),
        .I1(m_axi_rdata[7]),
        .O(\response_reg_enabled.host_rsp_o[data][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \response_reg_enabled.host_rsp_o[data][8]_i_1 
       (.I0(pending_reg),
        .I1(m_axi_rdata[8]),
        .O(\response_reg_enabled.host_rsp_o[data][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \response_reg_enabled.host_rsp_o[data][9]_i_1 
       (.I0(pending_reg),
        .I1(m_axi_rdata[9]),
        .O(\response_reg_enabled.host_rsp_o[data][9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \response_reg_enabled.host_rsp_o[err]_i_1 
       (.I0(pending_reg),
        .I1(\xbus_rsp[err] ),
        .O(\bus_rsp[err] ));
  LUT6 #(
    .INIT(64'hFFA8FFA8FFA8A8A8)) 
    \response_reg_enabled.host_rsp_o[err]_i_2 
       (.I0(m_axi_rvalid),
        .I1(m_axi_rresp[0]),
        .I2(m_axi_rresp[1]),
        .I3(m_axi_bvalid),
        .I4(m_axi_bresp[0]),
        .I5(m_axi_bresp[1]),
        .O(\xbus_rsp[err] ));
  FDCE \response_reg_enabled.host_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp[ack] ),
        .Q(\bus_rsp_o[ack] ));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\response_reg_enabled.host_rsp_o[data][0]_i_1_n_0 ),
        .Q(\bus_rsp_o[data] [0]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\response_reg_enabled.host_rsp_o[data][10]_i_1_n_0 ),
        .Q(\bus_rsp_o[data] [10]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\response_reg_enabled.host_rsp_o[data][11]_i_1_n_0 ),
        .Q(\bus_rsp_o[data] [11]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\response_reg_enabled.host_rsp_o[data][12]_i_1_n_0 ),
        .Q(\bus_rsp_o[data] [12]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\response_reg_enabled.host_rsp_o[data][13]_i_1_n_0 ),
        .Q(\bus_rsp_o[data] [13]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\response_reg_enabled.host_rsp_o[data][14]_i_1_n_0 ),
        .Q(\bus_rsp_o[data] [14]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\response_reg_enabled.host_rsp_o[data][15]_i_1_n_0 ),
        .Q(\bus_rsp_o[data] [15]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\response_reg_enabled.host_rsp_o[data][16]_i_1_n_0 ),
        .Q(\bus_rsp_o[data] [16]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\response_reg_enabled.host_rsp_o[data][17]_i_1_n_0 ),
        .Q(\bus_rsp_o[data] [17]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\response_reg_enabled.host_rsp_o[data][18]_i_1_n_0 ),
        .Q(\bus_rsp_o[data] [18]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\response_reg_enabled.host_rsp_o[data][19]_i_1_n_0 ),
        .Q(\bus_rsp_o[data] [19]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\response_reg_enabled.host_rsp_o[data][1]_i_1_n_0 ),
        .Q(\bus_rsp_o[data] [1]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\response_reg_enabled.host_rsp_o[data][20]_i_1_n_0 ),
        .Q(\bus_rsp_o[data] [20]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\response_reg_enabled.host_rsp_o[data][21]_i_1_n_0 ),
        .Q(\bus_rsp_o[data] [21]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\response_reg_enabled.host_rsp_o[data][22]_i_1_n_0 ),
        .Q(\bus_rsp_o[data] [22]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\response_reg_enabled.host_rsp_o[data][23]_i_1_n_0 ),
        .Q(\bus_rsp_o[data] [23]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\response_reg_enabled.host_rsp_o[data][24]_i_1_n_0 ),
        .Q(\bus_rsp_o[data] [24]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\response_reg_enabled.host_rsp_o[data][25]_i_1_n_0 ),
        .Q(\bus_rsp_o[data] [25]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\response_reg_enabled.host_rsp_o[data][26]_i_1_n_0 ),
        .Q(\bus_rsp_o[data] [26]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\response_reg_enabled.host_rsp_o[data][27]_i_1_n_0 ),
        .Q(\bus_rsp_o[data] [27]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\response_reg_enabled.host_rsp_o[data][28]_i_1_n_0 ),
        .Q(\bus_rsp_o[data] [28]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\response_reg_enabled.host_rsp_o[data][29]_i_1_n_0 ),
        .Q(\bus_rsp_o[data] [29]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\response_reg_enabled.host_rsp_o[data][2]_i_1_n_0 ),
        .Q(\bus_rsp_o[data] [2]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\response_reg_enabled.host_rsp_o[data][30]_i_1_n_0 ),
        .Q(\bus_rsp_o[data] [30]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\response_reg_enabled.host_rsp_o[data][31]_i_1_n_0 ),
        .Q(\bus_rsp_o[data] [31]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\response_reg_enabled.host_rsp_o[data][3]_i_1_n_0 ),
        .Q(\bus_rsp_o[data] [3]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\response_reg_enabled.host_rsp_o[data][4]_i_1_n_0 ),
        .Q(\bus_rsp_o[data] [4]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\response_reg_enabled.host_rsp_o[data][5]_i_1_n_0 ),
        .Q(\bus_rsp_o[data] [5]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\response_reg_enabled.host_rsp_o[data][6]_i_1_n_0 ),
        .Q(\bus_rsp_o[data] [6]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\response_reg_enabled.host_rsp_o[data][7]_i_1_n_0 ),
        .Q(\bus_rsp_o[data] [7]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\response_reg_enabled.host_rsp_o[data][8]_i_1_n_0 ),
        .Q(\bus_rsp_o[data] [8]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\response_reg_enabled.host_rsp_o[data][9]_i_1_n_0 ),
        .Q(\bus_rsp_o[data] [9]));
  FDCE \response_reg_enabled.host_rsp_o_reg[err] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp[err] ),
        .Q(\bus_rsp_o[err] ));
  LUT5 #(
    .INIT(32'h0000FE00)) 
    spram_reg_0_63_8_8_i_1
       (.I0(\bus_rsp_o[err] ),
        .I1(\main_rsp_o[err] ),
        .I2(xbus_terminate),
        .I3(D[0]),
        .I4(E),
        .O(data_i));
  LUT6 #(
    .INIT(64'h00400040FF400040)) 
    wvalid_i_1
       (.I0(\request_reg_enabled.device_req_o_reg[burst]_0 ),
        .I1(\xbus_req[we] ),
        .I2(\request_reg_enabled.device_req_o_reg[stb]_0 ),
        .I3(arvalid_reg),
        .I4(m_axi_wvalid),
        .I5(m_axi_wready),
        .O(wvalid));
endmodule

(* ORIG_REF_NAME = "neorv32_bus_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_bus_reg_5
   (\request_reg_enabled.device_req_o_reg[addr][2]_0 ,
    \dev_00_req_o[addr] ,
    \dev_00_req_o[rw] ,
    \request_reg_enabled.device_req_o_reg[addr][17]_0 ,
    E,
    \request_reg_enabled.device_req_o_reg[addr][20]_0 ,
    D,
    \request_reg_enabled.device_req_o_reg[addr][16]_0 ,
    \dev_12_req_o[data] ,
    \request_reg_enabled.device_req_o_reg[rw]_0 ,
    \request_reg_enabled.device_req_o_reg[rw]_1 ,
    \request_reg_enabled.device_req_o_reg[rw]_2 ,
    \request_reg_enabled.device_req_o_reg[addr][17]_1 ,
    I48,
    \bus_req_i[stb] ,
    \request_reg_enabled.device_req_o_reg[addr][2]_1 ,
    \request_reg_enabled.device_req_o_reg[addr][3]_0 ,
    \request_reg_enabled.device_req_o_reg[addr][3]_1 ,
    \request_reg_enabled.device_req_o_reg[addr][4]_0 ,
    \port_in_reg[31] ,
    \request_reg_enabled.device_req_o_reg[data][0]_0 ,
    \request_reg_enabled.device_req_o_reg[addr][16]_1 ,
    \request_reg_enabled.device_req_o_reg[data][1]_0 ,
    \request_reg_enabled.device_req_o_reg[data][2]_0 ,
    \request_reg_enabled.device_req_o_reg[rw]_3 ,
    \request_reg_enabled.device_req_o_reg[addr][2]_2 ,
    \request_reg_enabled.device_req_o_reg[rw]_4 ,
    \request_reg_enabled.device_req_o_reg[rw]_5 ,
    \ctrl[enable] ,
    \request_reg_enabled.device_req_o_reg[addr][3]_2 ,
    \request_reg_enabled.device_req_o_reg[rw]_6 ,
    \request_reg_enabled.device_req_o_reg[addr][2]_3 ,
    we,
    \request_reg_enabled.device_req_o_reg[addr][3]_3 ,
    \request_reg_enabled.device_req_o_reg[rw]_7 ,
    \main_rsp_o[ack] ,
    \main_rsp_o[err] ,
    \main_rsp_o[data] ,
    Q,
    re0,
    \ctrl_reg[sim_mode]__0 ,
    \ctrl_reg[enable]__0 ,
    \bus_rsp_o_reg[data][15] ,
    \bus_rsp_o_reg[data][5] ,
    \ctrl_reg[hwfc_en]__0 ,
    \rx_fifo[avail] ,
    \bus_rsp_o_reg[data][17] ,
    \tx_fifo[avail] ,
    \bus_rsp_o_reg[data][19] ,
    \ctrl_reg[irq_rx_nempty]__0 ,
    \ctrl_reg[irq_rx_full]__0 ,
    \ctrl_reg[irq_tx_empty]__0 ,
    \ctrl_reg[irq_tx_nfull]__0 ,
    \bus_rsp_o_reg[data][30] ,
    \bus_rsp_o_reg[data][31] ,
    \w_pnt_reg[0] ,
    \w_pnt_reg[0]_0 ,
    p_1_in,
    \bus_rsp_o_reg[data][31]_0 ,
    \bus_rsp_o_reg[data][31]_1 ,
    \bus_rsp_o_reg[data][0] ,
    \bus_rsp_o_reg[data][1] ,
    \bus_rsp_o_reg[data][2] ,
    \bus_rsp_o_reg[data][3] ,
    \bus_rsp_o_reg[data][4] ,
    \bus_rsp_o_reg[data][5]_0 ,
    \bus_rsp_o_reg[data][6] ,
    \bus_rsp_o_reg[data][7] ,
    \bus_rsp_o_reg[data][8] ,
    \bus_rsp_o_reg[data][9] ,
    \bus_rsp_o_reg[data][10] ,
    \bus_rsp_o_reg[data][11] ,
    \bus_rsp_o_reg[data][12] ,
    \bus_rsp_o_reg[data][13] ,
    \bus_rsp_o_reg[data][14] ,
    \bus_rsp_o_reg[data][15]_0 ,
    \bus_rsp_o_reg[data][16] ,
    \bus_rsp_o_reg[data][17]_0 ,
    \bus_rsp_o_reg[data][18] ,
    \bus_rsp_o_reg[data][19]_0 ,
    \bus_rsp_o_reg[data][20] ,
    \bus_rsp_o_reg[data][21] ,
    \bus_rsp_o_reg[data][22] ,
    \bus_rsp_o_reg[data][23] ,
    \bus_rsp_o_reg[data][24] ,
    \bus_rsp_o_reg[data][25] ,
    \bus_rsp_o_reg[data][26] ,
    \bus_rsp_o_reg[data][27] ,
    \bus_rsp_o_reg[data][28] ,
    \bus_rsp_o_reg[data][29] ,
    \bus_rsp_o_reg[data][30]_0 ,
    \bus_rsp_o_reg[data][31]_2 ,
    \ctrl_reg[enable]__0_0 ,
    \ctrl_reg[cpha]__0 ,
    \bus_rsp_o_reg[data][2]_0 ,
    \bus_rsp_o_reg[data][7]_0 ,
    \bus_rsp_o_reg[data][5]_1 ,
    \bus_rsp_o_reg[data][9]_0 ,
    \bus_rsp_o_reg[data][16]_0 ,
    \bus_rsp_o_reg[data][16]_1 ,
    r_pnt,
    w_pnt,
    \bus_rsp_o_reg[data][30]_1 ,
    empty,
    \bus_rsp_o_reg[data][31]_3 ,
    \bus_rsp_o_reg[data][31]_4 ,
    \bus_rsp_o_reg[data][0]_0 ,
    \bus_rsp_o_reg[data][31]_5 ,
    \bus_rsp_o_reg[data][3]_0 ,
    \bus_rsp_o_reg[data][9]_1 ,
    \bus_rsp_o_reg[data][11]_0 ,
    rx_last,
    \ctrl_reg[irq_rx_nempty]__0_1 ,
    \ctrl_reg[irq_rx_full]__0_2 ,
    \ctrl_reg[irq_tx_empty]__0_3 ,
    \ctrl_reg[irq_tx_nfull]__0_4 ,
    \bus_rsp_o_reg[data][31]_6 ,
    \device_rsp_i[ack] ,
    clk,
    rstn_sys,
    \dev_30_rsp_i[err] ,
    \device_rsp_i[data] ,
    \request_reg_enabled.device_req_o_reg[rw]_8 ,
    \main_req_i[addr] ,
    \main_req_i[data] ,
    \bus_req_i[rw] );
  output \request_reg_enabled.device_req_o_reg[addr][2]_0 ;
  output [9:0]\dev_00_req_o[addr] ;
  output \dev_00_req_o[rw] ;
  output \request_reg_enabled.device_req_o_reg[addr][17]_0 ;
  output [0:0]E;
  output \request_reg_enabled.device_req_o_reg[addr][20]_0 ;
  output [31:0]D;
  output \request_reg_enabled.device_req_o_reg[addr][16]_0 ;
  output [31:0]\dev_12_req_o[data] ;
  output [25:0]\request_reg_enabled.device_req_o_reg[rw]_0 ;
  output \request_reg_enabled.device_req_o_reg[rw]_1 ;
  output \request_reg_enabled.device_req_o_reg[rw]_2 ;
  output \request_reg_enabled.device_req_o_reg[addr][17]_1 ;
  output I48;
  output \bus_req_i[stb] ;
  output [0:0]\request_reg_enabled.device_req_o_reg[addr][2]_1 ;
  output [0:0]\request_reg_enabled.device_req_o_reg[addr][3]_0 ;
  output [0:0]\request_reg_enabled.device_req_o_reg[addr][3]_1 ;
  output [0:0]\request_reg_enabled.device_req_o_reg[addr][4]_0 ;
  output [31:0]\port_in_reg[31] ;
  output \request_reg_enabled.device_req_o_reg[data][0]_0 ;
  output \request_reg_enabled.device_req_o_reg[addr][16]_1 ;
  output \request_reg_enabled.device_req_o_reg[data][1]_0 ;
  output \request_reg_enabled.device_req_o_reg[data][2]_0 ;
  output [14:0]\request_reg_enabled.device_req_o_reg[rw]_3 ;
  output [0:0]\request_reg_enabled.device_req_o_reg[addr][2]_2 ;
  output [0:0]\request_reg_enabled.device_req_o_reg[rw]_4 ;
  output [31:0]\request_reg_enabled.device_req_o_reg[rw]_5 ;
  output \ctrl[enable] ;
  output [0:0]\request_reg_enabled.device_req_o_reg[addr][3]_2 ;
  output [0:0]\request_reg_enabled.device_req_o_reg[rw]_6 ;
  output [0:0]\request_reg_enabled.device_req_o_reg[addr][2]_3 ;
  output we;
  output [31:0]\request_reg_enabled.device_req_o_reg[addr][3]_3 ;
  output \request_reg_enabled.device_req_o_reg[rw]_7 ;
  output \main_rsp_o[ack] ;
  output \main_rsp_o[err] ;
  output [31:0]\main_rsp_o[data] ;
  input [7:0]Q;
  input re0;
  input \ctrl_reg[sim_mode]__0 ;
  input \ctrl_reg[enable]__0 ;
  input [9:0]\bus_rsp_o_reg[data][15] ;
  input [2:0]\bus_rsp_o_reg[data][5] ;
  input \ctrl_reg[hwfc_en]__0 ;
  input \rx_fifo[avail] ;
  input \bus_rsp_o_reg[data][17] ;
  input \tx_fifo[avail] ;
  input \bus_rsp_o_reg[data][19] ;
  input \ctrl_reg[irq_rx_nempty]__0 ;
  input \ctrl_reg[irq_rx_full]__0 ;
  input \ctrl_reg[irq_tx_empty]__0 ;
  input \ctrl_reg[irq_tx_nfull]__0 ;
  input \bus_rsp_o_reg[data][30] ;
  input \bus_rsp_o_reg[data][31] ;
  input \w_pnt_reg[0] ;
  input \w_pnt_reg[0]_0 ;
  input [0:0]p_1_in;
  input [31:0]\bus_rsp_o_reg[data][31]_0 ;
  input [31:0]\bus_rsp_o_reg[data][31]_1 ;
  input \bus_rsp_o_reg[data][0] ;
  input \bus_rsp_o_reg[data][1] ;
  input \bus_rsp_o_reg[data][2] ;
  input \bus_rsp_o_reg[data][3] ;
  input \bus_rsp_o_reg[data][4] ;
  input \bus_rsp_o_reg[data][5]_0 ;
  input \bus_rsp_o_reg[data][6] ;
  input \bus_rsp_o_reg[data][7] ;
  input \bus_rsp_o_reg[data][8] ;
  input \bus_rsp_o_reg[data][9] ;
  input \bus_rsp_o_reg[data][10] ;
  input \bus_rsp_o_reg[data][11] ;
  input \bus_rsp_o_reg[data][12] ;
  input \bus_rsp_o_reg[data][13] ;
  input \bus_rsp_o_reg[data][14] ;
  input \bus_rsp_o_reg[data][15]_0 ;
  input \bus_rsp_o_reg[data][16] ;
  input \bus_rsp_o_reg[data][17]_0 ;
  input \bus_rsp_o_reg[data][18] ;
  input \bus_rsp_o_reg[data][19]_0 ;
  input \bus_rsp_o_reg[data][20] ;
  input \bus_rsp_o_reg[data][21] ;
  input \bus_rsp_o_reg[data][22] ;
  input \bus_rsp_o_reg[data][23] ;
  input \bus_rsp_o_reg[data][24] ;
  input \bus_rsp_o_reg[data][25] ;
  input \bus_rsp_o_reg[data][26] ;
  input \bus_rsp_o_reg[data][27] ;
  input \bus_rsp_o_reg[data][28] ;
  input \bus_rsp_o_reg[data][29] ;
  input \bus_rsp_o_reg[data][30]_0 ;
  input \bus_rsp_o_reg[data][31]_2 ;
  input \ctrl_reg[enable]__0_0 ;
  input \ctrl_reg[cpha]__0 ;
  input \bus_rsp_o_reg[data][2]_0 ;
  input [7:0]\bus_rsp_o_reg[data][7]_0 ;
  input [2:0]\bus_rsp_o_reg[data][5]_1 ;
  input [3:0]\bus_rsp_o_reg[data][9]_0 ;
  input \bus_rsp_o_reg[data][16]_0 ;
  input \bus_rsp_o_reg[data][16]_1 ;
  input r_pnt;
  input w_pnt;
  input [0:0]\bus_rsp_o_reg[data][30]_1 ;
  input empty;
  input \bus_rsp_o_reg[data][31]_3 ;
  input \bus_rsp_o_reg[data][31]_4 ;
  input \bus_rsp_o_reg[data][0]_0 ;
  input [30:0]\bus_rsp_o_reg[data][31]_5 ;
  input [2:0]\bus_rsp_o_reg[data][3]_0 ;
  input \bus_rsp_o_reg[data][9]_1 ;
  input \bus_rsp_o_reg[data][11]_0 ;
  input rx_last;
  input \ctrl_reg[irq_rx_nempty]__0_1 ;
  input \ctrl_reg[irq_rx_full]__0_2 ;
  input \ctrl_reg[irq_tx_empty]__0_3 ;
  input \ctrl_reg[irq_tx_nfull]__0_4 ;
  input [31:0]\bus_rsp_o_reg[data][31]_6 ;
  input \device_rsp_i[ack] ;
  input clk;
  input rstn_sys;
  input \dev_30_rsp_i[err] ;
  input [31:0]\device_rsp_i[data] ;
  input [0:0]\request_reg_enabled.device_req_o_reg[rw]_8 ;
  input [14:0]\main_req_i[addr] ;
  input [31:0]\main_req_i[data] ;
  input \bus_req_i[rw] ;

  wire [31:0]D;
  wire [0:0]E;
  wire I48;
  wire [7:0]Q;
  wire \bus_req_i[rw] ;
  wire \bus_req_i[stb] ;
  wire \bus_rsp_o[data][31]_i_2_n_0 ;
  wire \bus_rsp_o[data][31]_i_3_n_0 ;
  wire \bus_rsp_o[data][31]_i_5_n_0 ;
  wire \bus_rsp_o_reg[data][0] ;
  wire \bus_rsp_o_reg[data][0]_0 ;
  wire \bus_rsp_o_reg[data][10] ;
  wire \bus_rsp_o_reg[data][11] ;
  wire \bus_rsp_o_reg[data][11]_0 ;
  wire \bus_rsp_o_reg[data][12] ;
  wire \bus_rsp_o_reg[data][13] ;
  wire \bus_rsp_o_reg[data][14] ;
  wire [9:0]\bus_rsp_o_reg[data][15] ;
  wire \bus_rsp_o_reg[data][15]_0 ;
  wire \bus_rsp_o_reg[data][16] ;
  wire \bus_rsp_o_reg[data][16]_0 ;
  wire \bus_rsp_o_reg[data][16]_1 ;
  wire \bus_rsp_o_reg[data][17] ;
  wire \bus_rsp_o_reg[data][17]_0 ;
  wire \bus_rsp_o_reg[data][18] ;
  wire \bus_rsp_o_reg[data][19] ;
  wire \bus_rsp_o_reg[data][19]_0 ;
  wire \bus_rsp_o_reg[data][1] ;
  wire \bus_rsp_o_reg[data][20] ;
  wire \bus_rsp_o_reg[data][21] ;
  wire \bus_rsp_o_reg[data][22] ;
  wire \bus_rsp_o_reg[data][23] ;
  wire \bus_rsp_o_reg[data][24] ;
  wire \bus_rsp_o_reg[data][25] ;
  wire \bus_rsp_o_reg[data][26] ;
  wire \bus_rsp_o_reg[data][27] ;
  wire \bus_rsp_o_reg[data][28] ;
  wire \bus_rsp_o_reg[data][29] ;
  wire \bus_rsp_o_reg[data][2] ;
  wire \bus_rsp_o_reg[data][2]_0 ;
  wire \bus_rsp_o_reg[data][30] ;
  wire \bus_rsp_o_reg[data][30]_0 ;
  wire [0:0]\bus_rsp_o_reg[data][30]_1 ;
  wire \bus_rsp_o_reg[data][31] ;
  wire [31:0]\bus_rsp_o_reg[data][31]_0 ;
  wire [31:0]\bus_rsp_o_reg[data][31]_1 ;
  wire \bus_rsp_o_reg[data][31]_2 ;
  wire \bus_rsp_o_reg[data][31]_3 ;
  wire \bus_rsp_o_reg[data][31]_4 ;
  wire [30:0]\bus_rsp_o_reg[data][31]_5 ;
  wire [31:0]\bus_rsp_o_reg[data][31]_6 ;
  wire \bus_rsp_o_reg[data][3] ;
  wire [2:0]\bus_rsp_o_reg[data][3]_0 ;
  wire \bus_rsp_o_reg[data][4] ;
  wire [2:0]\bus_rsp_o_reg[data][5] ;
  wire \bus_rsp_o_reg[data][5]_0 ;
  wire [2:0]\bus_rsp_o_reg[data][5]_1 ;
  wire \bus_rsp_o_reg[data][6] ;
  wire \bus_rsp_o_reg[data][7] ;
  wire [7:0]\bus_rsp_o_reg[data][7]_0 ;
  wire \bus_rsp_o_reg[data][8] ;
  wire \bus_rsp_o_reg[data][9] ;
  wire [3:0]\bus_rsp_o_reg[data][9]_0 ;
  wire \bus_rsp_o_reg[data][9]_1 ;
  wire clk;
  wire \ctrl[enable] ;
  wire \ctrl_reg[cpha]__0 ;
  wire \ctrl_reg[enable]__0 ;
  wire \ctrl_reg[enable]__0_0 ;
  wire \ctrl_reg[hwfc_en]__0 ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_full]__0_2 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0_1 ;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire \ctrl_reg[irq_tx_empty]__0_3 ;
  wire \ctrl_reg[irq_tx_nfull]__0 ;
  wire \ctrl_reg[irq_tx_nfull]__0_4 ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire [9:0]\dev_00_req_o[addr] ;
  wire \dev_00_req_o[rw] ;
  wire [31:0]\dev_12_req_o[data] ;
  wire \dev_30_rsp_i[err] ;
  wire \device_rsp_i[ack] ;
  wire [31:0]\device_rsp_i[data] ;
  wire empty;
  wire \main_req[stb] ;
  wire [14:0]\main_req_i[addr] ;
  wire [31:0]\main_req_i[data] ;
  wire \main_rsp_o[ack] ;
  wire [31:0]\main_rsp_o[data] ;
  wire \main_rsp_o[err] ;
  wire [0:0]p_1_in;
  wire [31:0]\port_in_reg[31] ;
  wire r_pnt;
  wire re0;
  wire \request_reg_enabled.device_req_o_reg[addr][16]_0 ;
  wire \request_reg_enabled.device_req_o_reg[addr][16]_1 ;
  wire \request_reg_enabled.device_req_o_reg[addr][17]_0 ;
  wire \request_reg_enabled.device_req_o_reg[addr][17]_1 ;
  wire \request_reg_enabled.device_req_o_reg[addr][20]_0 ;
  wire \request_reg_enabled.device_req_o_reg[addr][2]_0 ;
  wire [0:0]\request_reg_enabled.device_req_o_reg[addr][2]_1 ;
  wire [0:0]\request_reg_enabled.device_req_o_reg[addr][2]_2 ;
  wire [0:0]\request_reg_enabled.device_req_o_reg[addr][2]_3 ;
  wire [0:0]\request_reg_enabled.device_req_o_reg[addr][3]_0 ;
  wire [0:0]\request_reg_enabled.device_req_o_reg[addr][3]_1 ;
  wire [0:0]\request_reg_enabled.device_req_o_reg[addr][3]_2 ;
  wire [31:0]\request_reg_enabled.device_req_o_reg[addr][3]_3 ;
  wire [0:0]\request_reg_enabled.device_req_o_reg[addr][4]_0 ;
  wire \request_reg_enabled.device_req_o_reg[addr_n_0_][16] ;
  wire \request_reg_enabled.device_req_o_reg[addr_n_0_][17] ;
  wire \request_reg_enabled.device_req_o_reg[addr_n_0_][18] ;
  wire \request_reg_enabled.device_req_o_reg[addr_n_0_][19] ;
  wire \request_reg_enabled.device_req_o_reg[addr_n_0_][20] ;
  wire \request_reg_enabled.device_req_o_reg[data][0]_0 ;
  wire \request_reg_enabled.device_req_o_reg[data][1]_0 ;
  wire \request_reg_enabled.device_req_o_reg[data][2]_0 ;
  wire [25:0]\request_reg_enabled.device_req_o_reg[rw]_0 ;
  wire \request_reg_enabled.device_req_o_reg[rw]_1 ;
  wire \request_reg_enabled.device_req_o_reg[rw]_2 ;
  wire [14:0]\request_reg_enabled.device_req_o_reg[rw]_3 ;
  wire [0:0]\request_reg_enabled.device_req_o_reg[rw]_4 ;
  wire [31:0]\request_reg_enabled.device_req_o_reg[rw]_5 ;
  wire [0:0]\request_reg_enabled.device_req_o_reg[rw]_6 ;
  wire \request_reg_enabled.device_req_o_reg[rw]_7 ;
  wire [0:0]\request_reg_enabled.device_req_o_reg[rw]_8 ;
  wire rstn_sys;
  wire \rx_fifo[avail] ;
  wire rx_last;
  wire \tx_fifo[avail] ;
  wire w_pnt;
  wire \w_pnt_reg[0] ;
  wire \w_pnt_reg[0]_0 ;
  wire we;

  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \bus_rsp_o[ack]_i_1 
       (.I0(\request_reg_enabled.device_req_o_reg[addr_n_0_][17] ),
        .I1(\request_reg_enabled.device_req_o_reg[addr_n_0_][20] ),
        .I2(\request_reg_enabled.device_req_o_reg[addr_n_0_][18] ),
        .I3(\request_reg_enabled.device_req_o_reg[addr_n_0_][19] ),
        .I4(\request_reg_enabled.device_req_o_reg[addr_n_0_][16] ),
        .I5(\main_req[stb] ),
        .O(\request_reg_enabled.device_req_o_reg[addr][17]_1 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \bus_rsp_o[ack]_i_1__0 
       (.I0(\request_reg_enabled.device_req_o_reg[addr_n_0_][17] ),
        .I1(\request_reg_enabled.device_req_o_reg[addr_n_0_][19] ),
        .I2(\main_req[stb] ),
        .I3(\request_reg_enabled.device_req_o_reg[addr_n_0_][16] ),
        .I4(\request_reg_enabled.device_req_o_reg[addr_n_0_][20] ),
        .I5(\request_reg_enabled.device_req_o_reg[addr_n_0_][18] ),
        .O(\request_reg_enabled.device_req_o_reg[addr][17]_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \bus_rsp_o[ack]_i_1__1 
       (.I0(\request_reg_enabled.device_req_o_reg[addr_n_0_][16] ),
        .I1(\request_reg_enabled.device_req_o_reg[addr_n_0_][18] ),
        .I2(\request_reg_enabled.device_req_o_reg[addr_n_0_][19] ),
        .I3(\main_req[stb] ),
        .I4(\request_reg_enabled.device_req_o_reg[addr_n_0_][17] ),
        .I5(\request_reg_enabled.device_req_o_reg[addr_n_0_][20] ),
        .O(\request_reg_enabled.device_req_o_reg[addr][16]_1 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \bus_rsp_o[ack]_i_1__2 
       (.I0(\request_reg_enabled.device_req_o_reg[addr_n_0_][16] ),
        .I1(\request_reg_enabled.device_req_o_reg[addr_n_0_][17] ),
        .I2(\request_reg_enabled.device_req_o_reg[addr_n_0_][19] ),
        .I3(\main_req[stb] ),
        .I4(\request_reg_enabled.device_req_o_reg[addr_n_0_][20] ),
        .I5(\request_reg_enabled.device_req_o_reg[addr_n_0_][18] ),
        .O(\request_reg_enabled.device_req_o_reg[addr][16]_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \bus_rsp_o[ack]_i_1__3 
       (.I0(\request_reg_enabled.device_req_o_reg[addr_n_0_][20] ),
        .I1(\request_reg_enabled.device_req_o_reg[addr_n_0_][16] ),
        .I2(\request_reg_enabled.device_req_o_reg[addr_n_0_][17] ),
        .I3(\main_req[stb] ),
        .I4(\request_reg_enabled.device_req_o_reg[addr_n_0_][19] ),
        .I5(\request_reg_enabled.device_req_o_reg[addr_n_0_][18] ),
        .O(\request_reg_enabled.device_req_o_reg[addr][20]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_rsp_o[data][0]_i_1 
       (.I0(\bus_rsp_o[data][31]_i_2_n_0 ),
        .I1(\bus_rsp_o_reg[data][31]_0 [0]),
        .I2(\bus_rsp_o[data][31]_i_3_n_0 ),
        .I3(\bus_rsp_o_reg[data][31]_1 [0]),
        .I4(\bus_rsp_o_reg[data][0] ),
        .I5(\bus_rsp_o[data][31]_i_5_n_0 ),
        .O(\port_in_reg[31] [0]));
  LUT5 #(
    .INIT(32'h20222000)) 
    \bus_rsp_o[data][0]_i_1__0 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][16]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\bus_rsp_o_reg[data][7]_0 [0]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\ctrl_reg[enable]__0_0 ),
        .O(\request_reg_enabled.device_req_o_reg[rw]_3 [0]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[data][0]_i_1__1 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][17]_1 ),
        .I1(\bus_rsp_o_reg[data][0]_0 ),
        .O(\request_reg_enabled.device_req_o_reg[rw]_5 [0]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h0AA8)) 
    \bus_rsp_o[data][0]_i_1__2 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][20]_0 ),
        .I1(\bus_rsp_o_reg[data][31]_6 [0]),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\dev_00_req_o[addr] [0]),
        .O(\request_reg_enabled.device_req_o_reg[addr][3]_3 [0]));
  LUT5 #(
    .INIT(32'h44400400)) 
    \bus_rsp_o[data][0]_i_1__3 
       (.I0(\dev_00_req_o[rw] ),
        .I1(\request_reg_enabled.device_req_o_reg[addr][17]_0 ),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\ctrl_reg[enable]__0 ),
        .I4(Q[0]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_rsp_o[data][10]_i_1 
       (.I0(\bus_rsp_o[data][31]_i_2_n_0 ),
        .I1(\bus_rsp_o_reg[data][31]_0 [10]),
        .I2(\bus_rsp_o[data][31]_i_3_n_0 ),
        .I3(\bus_rsp_o_reg[data][31]_1 [10]),
        .I4(\bus_rsp_o_reg[data][10] ),
        .I5(\bus_rsp_o[data][31]_i_5_n_0 ),
        .O(\port_in_reg[31] [10]));
  LUT6 #(
    .INIT(64'h2000200020222000)) 
    \bus_rsp_o[data][10]_i_1__0 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][17]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\bus_rsp_o_reg[data][31]_5 [9]),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\bus_rsp_o_reg[data][11]_0 ),
        .I5(\dev_00_req_o[addr] [0]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_5 [10]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h8820)) 
    \bus_rsp_o[data][10]_i_1__1 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][20]_0 ),
        .I1(\dev_00_req_o[addr] [1]),
        .I2(\bus_rsp_o_reg[data][31]_6 [10]),
        .I3(\dev_00_req_o[addr] [0]),
        .O(\request_reg_enabled.device_req_o_reg[addr][3]_3 [10]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \bus_rsp_o[data][10]_i_1__2 
       (.I0(\dev_00_req_o[rw] ),
        .I1(\request_reg_enabled.device_req_o_reg[addr][17]_0 ),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\bus_rsp_o_reg[data][15] [4]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_0 [10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_rsp_o[data][11]_i_1 
       (.I0(\bus_rsp_o[data][31]_i_2_n_0 ),
        .I1(\bus_rsp_o_reg[data][31]_0 [11]),
        .I2(\bus_rsp_o[data][31]_i_3_n_0 ),
        .I3(\bus_rsp_o_reg[data][31]_1 [11]),
        .I4(\bus_rsp_o_reg[data][11] ),
        .I5(\bus_rsp_o[data][31]_i_5_n_0 ),
        .O(\port_in_reg[31] [11]));
  LUT6 #(
    .INIT(64'h2000200020002022)) 
    \bus_rsp_o[data][11]_i_1__0 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][17]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\bus_rsp_o_reg[data][31]_5 [10]),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\bus_rsp_o_reg[data][11]_0 ),
        .I5(\dev_00_req_o[addr] [0]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_5 [11]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \bus_rsp_o[data][11]_i_1__1 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][20]_0 ),
        .I1(\dev_00_req_o[addr] [1]),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\bus_rsp_o_reg[data][31]_6 [11]),
        .O(\request_reg_enabled.device_req_o_reg[addr][3]_3 [11]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \bus_rsp_o[data][11]_i_1__2 
       (.I0(\dev_00_req_o[rw] ),
        .I1(\request_reg_enabled.device_req_o_reg[addr][17]_0 ),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\bus_rsp_o_reg[data][15] [5]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_0 [11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_rsp_o[data][12]_i_1 
       (.I0(\bus_rsp_o[data][31]_i_2_n_0 ),
        .I1(\bus_rsp_o_reg[data][31]_0 [12]),
        .I2(\bus_rsp_o[data][31]_i_3_n_0 ),
        .I3(\bus_rsp_o_reg[data][31]_1 [12]),
        .I4(\bus_rsp_o_reg[data][12] ),
        .I5(\bus_rsp_o[data][31]_i_5_n_0 ),
        .O(\port_in_reg[31] [12]));
  LUT6 #(
    .INIT(64'h2000200020222000)) 
    \bus_rsp_o[data][12]_i_1__0 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][17]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\bus_rsp_o_reg[data][31]_5 [11]),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(rx_last),
        .I5(\dev_00_req_o[addr] [0]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_5 [12]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \bus_rsp_o[data][12]_i_1__1 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][20]_0 ),
        .I1(\dev_00_req_o[addr] [1]),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\bus_rsp_o_reg[data][31]_6 [12]),
        .O(\request_reg_enabled.device_req_o_reg[addr][3]_3 [12]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \bus_rsp_o[data][12]_i_1__2 
       (.I0(\dev_00_req_o[rw] ),
        .I1(\request_reg_enabled.device_req_o_reg[addr][17]_0 ),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\bus_rsp_o_reg[data][15] [6]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_0 [12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_rsp_o[data][13]_i_1 
       (.I0(\bus_rsp_o[data][31]_i_2_n_0 ),
        .I1(\bus_rsp_o_reg[data][31]_0 [13]),
        .I2(\bus_rsp_o[data][31]_i_3_n_0 ),
        .I3(\bus_rsp_o_reg[data][31]_1 [13]),
        .I4(\bus_rsp_o_reg[data][13] ),
        .I5(\bus_rsp_o[data][31]_i_5_n_0 ),
        .O(\port_in_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \bus_rsp_o[data][13]_i_1__0 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][17]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\bus_rsp_o_reg[data][31]_5 [12]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_5 [13]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h8820)) 
    \bus_rsp_o[data][13]_i_1__1 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][20]_0 ),
        .I1(\dev_00_req_o[addr] [1]),
        .I2(\bus_rsp_o_reg[data][31]_6 [13]),
        .I3(\dev_00_req_o[addr] [0]),
        .O(\request_reg_enabled.device_req_o_reg[addr][3]_3 [13]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \bus_rsp_o[data][13]_i_1__2 
       (.I0(\dev_00_req_o[rw] ),
        .I1(\request_reg_enabled.device_req_o_reg[addr][17]_0 ),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\bus_rsp_o_reg[data][15] [7]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_0 [13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_rsp_o[data][14]_i_1 
       (.I0(\bus_rsp_o[data][31]_i_2_n_0 ),
        .I1(\bus_rsp_o_reg[data][31]_0 [14]),
        .I2(\bus_rsp_o[data][31]_i_3_n_0 ),
        .I3(\bus_rsp_o_reg[data][31]_1 [14]),
        .I4(\bus_rsp_o_reg[data][14] ),
        .I5(\bus_rsp_o[data][31]_i_5_n_0 ),
        .O(\port_in_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \bus_rsp_o[data][14]_i_1__0 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][17]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\bus_rsp_o_reg[data][31]_5 [13]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_5 [14]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \bus_rsp_o[data][14]_i_1__1 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][20]_0 ),
        .I1(\dev_00_req_o[addr] [1]),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\bus_rsp_o_reg[data][31]_6 [14]),
        .O(\request_reg_enabled.device_req_o_reg[addr][3]_3 [14]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \bus_rsp_o[data][14]_i_1__2 
       (.I0(\dev_00_req_o[rw] ),
        .I1(\request_reg_enabled.device_req_o_reg[addr][17]_0 ),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\bus_rsp_o_reg[data][15] [8]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_0 [14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_rsp_o[data][15]_i_1 
       (.I0(\bus_rsp_o[data][31]_i_2_n_0 ),
        .I1(\bus_rsp_o_reg[data][31]_0 [15]),
        .I2(\bus_rsp_o[data][31]_i_3_n_0 ),
        .I3(\bus_rsp_o_reg[data][31]_1 [15]),
        .I4(\bus_rsp_o_reg[data][15]_0 ),
        .I5(\bus_rsp_o[data][31]_i_5_n_0 ),
        .O(\port_in_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \bus_rsp_o[data][15]_i_1__0 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][17]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\bus_rsp_o_reg[data][31]_5 [14]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_5 [15]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    \bus_rsp_o[data][15]_i_1__1 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][20]_0 ),
        .I1(\dev_00_req_o[addr] [1]),
        .I2(\bus_rsp_o_reg[data][31]_6 [15]),
        .I3(\dev_00_req_o[addr] [0]),
        .O(\request_reg_enabled.device_req_o_reg[addr][3]_3 [15]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \bus_rsp_o[data][15]_i_1__2 
       (.I0(\dev_00_req_o[rw] ),
        .I1(\request_reg_enabled.device_req_o_reg[addr][17]_0 ),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\bus_rsp_o_reg[data][15] [9]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_0 [15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_rsp_o[data][16]_i_1 
       (.I0(\bus_rsp_o[data][31]_i_2_n_0 ),
        .I1(\bus_rsp_o_reg[data][31]_0 [16]),
        .I2(\bus_rsp_o[data][31]_i_3_n_0 ),
        .I3(\bus_rsp_o_reg[data][31]_1 [16]),
        .I4(\bus_rsp_o_reg[data][16] ),
        .I5(\bus_rsp_o[data][31]_i_5_n_0 ),
        .O(\port_in_reg[31] [16]));
  LUT5 #(
    .INIT(32'h00000220)) 
    \bus_rsp_o[data][16]_i_1__0 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][16]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\bus_rsp_o_reg[data][16]_0 ),
        .I3(\bus_rsp_o_reg[data][16]_1 ),
        .I4(\dev_00_req_o[addr] [0]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_3 [10]));
  LUT6 #(
    .INIT(64'h2000200020222000)) 
    \bus_rsp_o[data][16]_i_1__1 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][17]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\bus_rsp_o_reg[data][31]_5 [15]),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\ctrl_reg[irq_rx_nempty]__0_1 ),
        .I5(\dev_00_req_o[addr] [0]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_5 [16]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \bus_rsp_o[data][16]_i_1__2 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][20]_0 ),
        .I1(\bus_rsp_o_reg[data][31]_6 [16]),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\dev_00_req_o[addr] [0]),
        .O(\request_reg_enabled.device_req_o_reg[addr][3]_3 [16]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \bus_rsp_o[data][16]_i_1__3 
       (.I0(\dev_00_req_o[rw] ),
        .I1(\request_reg_enabled.device_req_o_reg[addr][17]_0 ),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\rx_fifo[avail] ),
        .O(\request_reg_enabled.device_req_o_reg[rw]_0 [16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_rsp_o[data][17]_i_1 
       (.I0(\bus_rsp_o[data][31]_i_2_n_0 ),
        .I1(\bus_rsp_o_reg[data][31]_0 [17]),
        .I2(\bus_rsp_o[data][31]_i_3_n_0 ),
        .I3(\bus_rsp_o_reg[data][31]_1 [17]),
        .I4(\bus_rsp_o_reg[data][17]_0 ),
        .I5(\bus_rsp_o[data][31]_i_5_n_0 ),
        .O(\port_in_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h00002002)) 
    \bus_rsp_o[data][17]_i_1__0 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][16]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(r_pnt),
        .I3(w_pnt),
        .I4(\dev_00_req_o[addr] [0]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_3 [11]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \bus_rsp_o[data][17]_i_1__1 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][17]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\bus_rsp_o_reg[data][31]_5 [16]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_5 [17]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    \bus_rsp_o[data][17]_i_1__2 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][20]_0 ),
        .I1(\dev_00_req_o[addr] [1]),
        .I2(\bus_rsp_o_reg[data][31]_6 [17]),
        .I3(\dev_00_req_o[addr] [0]),
        .O(\request_reg_enabled.device_req_o_reg[addr][3]_3 [17]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \bus_rsp_o[data][17]_i_1__3 
       (.I0(\dev_00_req_o[rw] ),
        .I1(\request_reg_enabled.device_req_o_reg[addr][17]_0 ),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\bus_rsp_o_reg[data][17] ),
        .O(\request_reg_enabled.device_req_o_reg[rw]_0 [17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_rsp_o[data][18]_i_1 
       (.I0(\bus_rsp_o[data][31]_i_2_n_0 ),
        .I1(\bus_rsp_o_reg[data][31]_0 [18]),
        .I2(\bus_rsp_o[data][31]_i_3_n_0 ),
        .I3(\bus_rsp_o_reg[data][31]_1 [18]),
        .I4(\bus_rsp_o_reg[data][18] ),
        .I5(\bus_rsp_o[data][31]_i_5_n_0 ),
        .O(\port_in_reg[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h00000220)) 
    \bus_rsp_o[data][18]_i_1__0 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][16]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(r_pnt),
        .I3(w_pnt),
        .I4(\dev_00_req_o[addr] [0]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_3 [12]));
  LUT6 #(
    .INIT(64'h2000200020222000)) 
    \bus_rsp_o[data][18]_i_1__1 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][17]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\bus_rsp_o_reg[data][31]_5 [17]),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\ctrl_reg[irq_rx_full]__0_2 ),
        .I5(\dev_00_req_o[addr] [0]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_5 [18]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    \bus_rsp_o[data][18]_i_1__2 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][20]_0 ),
        .I1(\dev_00_req_o[addr] [1]),
        .I2(\bus_rsp_o_reg[data][31]_6 [18]),
        .I3(\dev_00_req_o[addr] [0]),
        .O(\request_reg_enabled.device_req_o_reg[addr][3]_3 [18]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \bus_rsp_o[data][18]_i_1__3 
       (.I0(\dev_00_req_o[rw] ),
        .I1(\request_reg_enabled.device_req_o_reg[addr][17]_0 ),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\tx_fifo[avail] ),
        .O(\request_reg_enabled.device_req_o_reg[rw]_0 [18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_rsp_o[data][19]_i_1 
       (.I0(\bus_rsp_o[data][31]_i_2_n_0 ),
        .I1(\bus_rsp_o_reg[data][31]_0 [19]),
        .I2(\bus_rsp_o[data][31]_i_3_n_0 ),
        .I3(\bus_rsp_o_reg[data][31]_1 [19]),
        .I4(\bus_rsp_o_reg[data][19]_0 ),
        .I5(\bus_rsp_o[data][31]_i_5_n_0 ),
        .O(\port_in_reg[31] [19]));
  LUT6 #(
    .INIT(64'h2000200020222000)) 
    \bus_rsp_o[data][19]_i_1__0 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][17]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\bus_rsp_o_reg[data][31]_5 [18]),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\ctrl_reg[irq_tx_empty]__0_3 ),
        .I5(\dev_00_req_o[addr] [0]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_5 [19]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \bus_rsp_o[data][19]_i_1__1 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][20]_0 ),
        .I1(\dev_00_req_o[addr] [1]),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\bus_rsp_o_reg[data][31]_6 [19]),
        .O(\request_reg_enabled.device_req_o_reg[addr][3]_3 [19]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \bus_rsp_o[data][19]_i_1__2 
       (.I0(\dev_00_req_o[rw] ),
        .I1(\request_reg_enabled.device_req_o_reg[addr][17]_0 ),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\bus_rsp_o_reg[data][19] ),
        .O(\request_reg_enabled.device_req_o_reg[rw]_0 [19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_rsp_o[data][1]_i_1 
       (.I0(\bus_rsp_o[data][31]_i_2_n_0 ),
        .I1(\bus_rsp_o_reg[data][31]_0 [1]),
        .I2(\bus_rsp_o[data][31]_i_3_n_0 ),
        .I3(\bus_rsp_o_reg[data][31]_1 [1]),
        .I4(\bus_rsp_o_reg[data][1] ),
        .I5(\bus_rsp_o[data][31]_i_5_n_0 ),
        .O(\port_in_reg[31] [1]));
  LUT5 #(
    .INIT(32'h20222000)) 
    \bus_rsp_o[data][1]_i_1__0 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][16]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\bus_rsp_o_reg[data][7]_0 [1]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\ctrl_reg[cpha]__0 ),
        .O(\request_reg_enabled.device_req_o_reg[rw]_3 [1]));
  LUT6 #(
    .INIT(64'h2022200020002000)) 
    \bus_rsp_o[data][1]_i_1__1 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][17]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\bus_rsp_o_reg[data][31]_5 [0]),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\dev_00_req_o[addr] [0]),
        .I5(\bus_rsp_o_reg[data][3]_0 [0]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_5 [1]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \bus_rsp_o[data][1]_i_1__2 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][20]_0 ),
        .I1(\bus_rsp_o_reg[data][31]_6 [1]),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\dev_00_req_o[addr] [1]),
        .O(\request_reg_enabled.device_req_o_reg[addr][3]_3 [1]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \bus_rsp_o[data][1]_i_1__3 
       (.I0(\dev_00_req_o[rw] ),
        .I1(\request_reg_enabled.device_req_o_reg[addr][17]_0 ),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(Q[1]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_rsp_o[data][20]_i_1 
       (.I0(\bus_rsp_o[data][31]_i_2_n_0 ),
        .I1(\bus_rsp_o_reg[data][31]_0 [20]),
        .I2(\bus_rsp_o[data][31]_i_3_n_0 ),
        .I3(\bus_rsp_o_reg[data][31]_1 [20]),
        .I4(\bus_rsp_o_reg[data][20] ),
        .I5(\bus_rsp_o[data][31]_i_5_n_0 ),
        .O(\port_in_reg[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \bus_rsp_o[data][20]_i_1__0 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][17]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\bus_rsp_o_reg[data][31]_5 [19]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_5 [20]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \bus_rsp_o[data][20]_i_1__1 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][20]_0 ),
        .I1(\dev_00_req_o[addr] [1]),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\bus_rsp_o_reg[data][31]_6 [20]),
        .O(\request_reg_enabled.device_req_o_reg[addr][3]_3 [20]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \bus_rsp_o[data][20]_i_1__2 
       (.I0(\dev_00_req_o[rw] ),
        .I1(\request_reg_enabled.device_req_o_reg[addr][17]_0 ),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\ctrl_reg[irq_rx_nempty]__0 ),
        .O(\request_reg_enabled.device_req_o_reg[rw]_0 [20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_rsp_o[data][21]_i_1 
       (.I0(\bus_rsp_o[data][31]_i_2_n_0 ),
        .I1(\bus_rsp_o_reg[data][31]_0 [21]),
        .I2(\bus_rsp_o[data][31]_i_3_n_0 ),
        .I3(\bus_rsp_o_reg[data][31]_1 [21]),
        .I4(\bus_rsp_o_reg[data][21] ),
        .I5(\bus_rsp_o[data][31]_i_5_n_0 ),
        .O(\port_in_reg[31] [21]));
  LUT6 #(
    .INIT(64'h2000200020222000)) 
    \bus_rsp_o[data][21]_i_1__0 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][17]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\bus_rsp_o_reg[data][31]_5 [20]),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\ctrl_reg[irq_tx_nfull]__0_4 ),
        .I5(\dev_00_req_o[addr] [0]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_5 [21]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \bus_rsp_o[data][21]_i_1__1 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][20]_0 ),
        .I1(\dev_00_req_o[addr] [1]),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\bus_rsp_o_reg[data][31]_6 [21]),
        .O(\request_reg_enabled.device_req_o_reg[addr][3]_3 [21]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \bus_rsp_o[data][21]_i_1__2 
       (.I0(\dev_00_req_o[rw] ),
        .I1(\request_reg_enabled.device_req_o_reg[addr][17]_0 ),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\ctrl_reg[irq_rx_full]__0 ),
        .O(\request_reg_enabled.device_req_o_reg[rw]_0 [21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_rsp_o[data][22]_i_1 
       (.I0(\bus_rsp_o[data][31]_i_2_n_0 ),
        .I1(\bus_rsp_o_reg[data][31]_0 [22]),
        .I2(\bus_rsp_o[data][31]_i_3_n_0 ),
        .I3(\bus_rsp_o_reg[data][31]_1 [22]),
        .I4(\bus_rsp_o_reg[data][22] ),
        .I5(\bus_rsp_o[data][31]_i_5_n_0 ),
        .O(\port_in_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \bus_rsp_o[data][22]_i_1__0 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][17]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\bus_rsp_o_reg[data][31]_5 [21]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_5 [22]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \bus_rsp_o[data][22]_i_1__1 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][20]_0 ),
        .I1(\dev_00_req_o[addr] [1]),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\bus_rsp_o_reg[data][31]_6 [22]),
        .O(\request_reg_enabled.device_req_o_reg[addr][3]_3 [22]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \bus_rsp_o[data][22]_i_1__2 
       (.I0(\dev_00_req_o[rw] ),
        .I1(\request_reg_enabled.device_req_o_reg[addr][17]_0 ),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\ctrl_reg[irq_tx_empty]__0 ),
        .O(\request_reg_enabled.device_req_o_reg[rw]_0 [22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_rsp_o[data][23]_i_1 
       (.I0(\bus_rsp_o[data][31]_i_2_n_0 ),
        .I1(\bus_rsp_o_reg[data][31]_0 [23]),
        .I2(\bus_rsp_o[data][31]_i_3_n_0 ),
        .I3(\bus_rsp_o_reg[data][31]_1 [23]),
        .I4(\bus_rsp_o_reg[data][23] ),
        .I5(\bus_rsp_o[data][31]_i_5_n_0 ),
        .O(\port_in_reg[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \bus_rsp_o[data][23]_i_1__0 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][17]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\bus_rsp_o_reg[data][31]_5 [22]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_5 [23]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \bus_rsp_o[data][23]_i_1__1 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][20]_0 ),
        .I1(\dev_00_req_o[addr] [1]),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\bus_rsp_o_reg[data][31]_6 [23]),
        .O(\request_reg_enabled.device_req_o_reg[addr][3]_3 [23]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \bus_rsp_o[data][23]_i_1__2 
       (.I0(\dev_00_req_o[rw] ),
        .I1(\request_reg_enabled.device_req_o_reg[addr][17]_0 ),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\ctrl_reg[irq_tx_nfull]__0 ),
        .O(\request_reg_enabled.device_req_o_reg[rw]_0 [23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_rsp_o[data][24]_i_1 
       (.I0(\bus_rsp_o[data][31]_i_2_n_0 ),
        .I1(\bus_rsp_o_reg[data][31]_0 [24]),
        .I2(\bus_rsp_o[data][31]_i_3_n_0 ),
        .I3(\bus_rsp_o_reg[data][31]_1 [24]),
        .I4(\bus_rsp_o_reg[data][24] ),
        .I5(\bus_rsp_o[data][31]_i_5_n_0 ),
        .O(\port_in_reg[31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \bus_rsp_o[data][24]_i_1__0 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][17]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\bus_rsp_o_reg[data][31]_5 [23]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_5 [24]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \bus_rsp_o[data][24]_i_1__1 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][20]_0 ),
        .I1(\bus_rsp_o_reg[data][31]_6 [24]),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\dev_00_req_o[addr] [0]),
        .O(\request_reg_enabled.device_req_o_reg[addr][3]_3 [24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_rsp_o[data][25]_i_1 
       (.I0(\bus_rsp_o[data][31]_i_2_n_0 ),
        .I1(\bus_rsp_o_reg[data][31]_0 [25]),
        .I2(\bus_rsp_o[data][31]_i_3_n_0 ),
        .I3(\bus_rsp_o_reg[data][31]_1 [25]),
        .I4(\bus_rsp_o_reg[data][25] ),
        .I5(\bus_rsp_o[data][31]_i_5_n_0 ),
        .O(\port_in_reg[31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \bus_rsp_o[data][25]_i_1__0 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][17]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\bus_rsp_o_reg[data][31]_5 [24]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_5 [25]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \bus_rsp_o[data][25]_i_1__1 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][20]_0 ),
        .I1(\dev_00_req_o[addr] [1]),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\bus_rsp_o_reg[data][31]_6 [25]),
        .O(\request_reg_enabled.device_req_o_reg[addr][3]_3 [25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_rsp_o[data][26]_i_1 
       (.I0(\bus_rsp_o[data][31]_i_2_n_0 ),
        .I1(\bus_rsp_o_reg[data][31]_0 [26]),
        .I2(\bus_rsp_o[data][31]_i_3_n_0 ),
        .I3(\bus_rsp_o_reg[data][31]_1 [26]),
        .I4(\bus_rsp_o_reg[data][26] ),
        .I5(\bus_rsp_o[data][31]_i_5_n_0 ),
        .O(\port_in_reg[31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \bus_rsp_o[data][26]_i_1__0 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][17]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\bus_rsp_o_reg[data][31]_5 [25]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_5 [26]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \bus_rsp_o[data][26]_i_1__1 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][20]_0 ),
        .I1(\dev_00_req_o[addr] [1]),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\bus_rsp_o_reg[data][31]_6 [26]),
        .O(\request_reg_enabled.device_req_o_reg[addr][3]_3 [26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_rsp_o[data][27]_i_1 
       (.I0(\bus_rsp_o[data][31]_i_2_n_0 ),
        .I1(\bus_rsp_o_reg[data][31]_0 [27]),
        .I2(\bus_rsp_o[data][31]_i_3_n_0 ),
        .I3(\bus_rsp_o_reg[data][31]_1 [27]),
        .I4(\bus_rsp_o_reg[data][27] ),
        .I5(\bus_rsp_o[data][31]_i_5_n_0 ),
        .O(\port_in_reg[31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \bus_rsp_o[data][27]_i_1__0 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][17]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\bus_rsp_o_reg[data][31]_5 [26]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_5 [27]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    \bus_rsp_o[data][27]_i_1__1 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][20]_0 ),
        .I1(\dev_00_req_o[addr] [0]),
        .I2(\bus_rsp_o_reg[data][31]_6 [27]),
        .I3(\dev_00_req_o[addr] [1]),
        .O(\request_reg_enabled.device_req_o_reg[addr][3]_3 [27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_rsp_o[data][28]_i_1 
       (.I0(\bus_rsp_o[data][31]_i_2_n_0 ),
        .I1(\bus_rsp_o_reg[data][31]_0 [28]),
        .I2(\bus_rsp_o[data][31]_i_3_n_0 ),
        .I3(\bus_rsp_o_reg[data][31]_1 [28]),
        .I4(\bus_rsp_o_reg[data][28] ),
        .I5(\bus_rsp_o[data][31]_i_5_n_0 ),
        .O(\port_in_reg[31] [28]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \bus_rsp_o[data][28]_i_1__0 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][17]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\bus_rsp_o_reg[data][31]_5 [27]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_5 [28]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    \bus_rsp_o[data][28]_i_1__1 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][20]_0 ),
        .I1(\dev_00_req_o[addr] [0]),
        .I2(\bus_rsp_o_reg[data][31]_6 [28]),
        .I3(\dev_00_req_o[addr] [1]),
        .O(\request_reg_enabled.device_req_o_reg[addr][3]_3 [28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_rsp_o[data][29]_i_1 
       (.I0(\bus_rsp_o[data][31]_i_2_n_0 ),
        .I1(\bus_rsp_o_reg[data][31]_0 [29]),
        .I2(\bus_rsp_o[data][31]_i_3_n_0 ),
        .I3(\bus_rsp_o_reg[data][31]_1 [29]),
        .I4(\bus_rsp_o_reg[data][29] ),
        .I5(\bus_rsp_o[data][31]_i_5_n_0 ),
        .O(\port_in_reg[31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \bus_rsp_o[data][29]_i_1__0 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][17]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\bus_rsp_o_reg[data][31]_5 [28]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_5 [29]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    \bus_rsp_o[data][29]_i_1__1 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][20]_0 ),
        .I1(\dev_00_req_o[addr] [1]),
        .I2(\bus_rsp_o_reg[data][31]_6 [29]),
        .I3(\dev_00_req_o[addr] [0]),
        .O(\request_reg_enabled.device_req_o_reg[addr][3]_3 [29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_rsp_o[data][2]_i_1 
       (.I0(\bus_rsp_o[data][31]_i_2_n_0 ),
        .I1(\bus_rsp_o_reg[data][31]_0 [2]),
        .I2(\bus_rsp_o[data][31]_i_3_n_0 ),
        .I3(\bus_rsp_o_reg[data][31]_1 [2]),
        .I4(\bus_rsp_o_reg[data][2] ),
        .I5(\bus_rsp_o[data][31]_i_5_n_0 ),
        .O(\port_in_reg[31] [2]));
  LUT5 #(
    .INIT(32'h20222000)) 
    \bus_rsp_o[data][2]_i_1__0 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][16]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\bus_rsp_o_reg[data][7]_0 [2]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\bus_rsp_o_reg[data][2]_0 ),
        .O(\request_reg_enabled.device_req_o_reg[rw]_3 [2]));
  LUT6 #(
    .INIT(64'h2022200020002000)) 
    \bus_rsp_o[data][2]_i_1__1 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][17]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\bus_rsp_o_reg[data][31]_5 [1]),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\dev_00_req_o[addr] [0]),
        .I5(\bus_rsp_o_reg[data][3]_0 [1]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_5 [2]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \bus_rsp_o[data][2]_i_1__2 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][20]_0 ),
        .I1(\bus_rsp_o_reg[data][31]_6 [2]),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\dev_00_req_o[addr] [1]),
        .O(\request_reg_enabled.device_req_o_reg[addr][3]_3 [2]));
  LUT5 #(
    .INIT(32'h44400400)) 
    \bus_rsp_o[data][2]_i_1__3 
       (.I0(\dev_00_req_o[rw] ),
        .I1(\request_reg_enabled.device_req_o_reg[addr][17]_0 ),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\ctrl_reg[hwfc_en]__0 ),
        .I4(Q[2]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_rsp_o[data][30]_i_1 
       (.I0(\bus_rsp_o[data][31]_i_2_n_0 ),
        .I1(\bus_rsp_o_reg[data][31]_0 [30]),
        .I2(\bus_rsp_o[data][31]_i_3_n_0 ),
        .I3(\bus_rsp_o_reg[data][31]_1 [30]),
        .I4(\bus_rsp_o_reg[data][30]_0 ),
        .I5(\bus_rsp_o[data][31]_i_5_n_0 ),
        .O(\port_in_reg[31] [30]));
  LUT4 #(
    .INIT(16'h0020)) 
    \bus_rsp_o[data][30]_i_1__0 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][16]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\bus_rsp_o_reg[data][30]_1 ),
        .I3(\dev_00_req_o[addr] [0]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_3 [13]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \bus_rsp_o[data][30]_i_1__1 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][17]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\bus_rsp_o_reg[data][31]_5 [29]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_5 [30]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    \bus_rsp_o[data][30]_i_1__2 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][20]_0 ),
        .I1(\dev_00_req_o[addr] [0]),
        .I2(\bus_rsp_o_reg[data][31]_6 [30]),
        .I3(\dev_00_req_o[addr] [1]),
        .O(\request_reg_enabled.device_req_o_reg[addr][3]_3 [30]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \bus_rsp_o[data][30]_i_1__3 
       (.I0(\dev_00_req_o[rw] ),
        .I1(\request_reg_enabled.device_req_o_reg[addr][17]_0 ),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\bus_rsp_o_reg[data][30] ),
        .O(\request_reg_enabled.device_req_o_reg[rw]_0 [24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_rsp_o[data][31]_i_1 
       (.I0(\bus_rsp_o[data][31]_i_2_n_0 ),
        .I1(\bus_rsp_o_reg[data][31]_0 [31]),
        .I2(\bus_rsp_o[data][31]_i_3_n_0 ),
        .I3(\bus_rsp_o_reg[data][31]_1 [31]),
        .I4(\bus_rsp_o_reg[data][31]_2 ),
        .I5(\bus_rsp_o[data][31]_i_5_n_0 ),
        .O(\port_in_reg[31] [31]));
  LUT6 #(
    .INIT(64'h0000000022222202)) 
    \bus_rsp_o[data][31]_i_1__0 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][16]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(empty),
        .I3(\bus_rsp_o_reg[data][31]_3 ),
        .I4(\bus_rsp_o_reg[data][31]_4 ),
        .I5(\dev_00_req_o[addr] [0]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_3 [14]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \bus_rsp_o[data][31]_i_1__1 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][17]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\bus_rsp_o_reg[data][31]_5 [30]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_5 [31]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \bus_rsp_o[data][31]_i_1__2 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][20]_0 ),
        .I1(\dev_00_req_o[addr] [1]),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\bus_rsp_o_reg[data][31]_6 [31]),
        .O(\request_reg_enabled.device_req_o_reg[addr][3]_3 [31]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h04040400)) 
    \bus_rsp_o[data][31]_i_1__3 
       (.I0(\dev_00_req_o[rw] ),
        .I1(\request_reg_enabled.device_req_o_reg[addr][17]_0 ),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\tx_fifo[avail] ),
        .I4(\bus_rsp_o_reg[data][31] ),
        .O(\request_reg_enabled.device_req_o_reg[rw]_0 [25]));
  LUT5 #(
    .INIT(32'h04040004)) 
    \bus_rsp_o[data][31]_i_2 
       (.I0(\dev_00_req_o[rw] ),
        .I1(\request_reg_enabled.device_req_o_reg[addr][16]_0 ),
        .I2(\dev_00_req_o[addr] [2]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\dev_00_req_o[addr] [1]),
        .O(\bus_rsp_o[data][31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \bus_rsp_o[data][31]_i_3 
       (.I0(\dev_00_req_o[addr] [0]),
        .I1(\request_reg_enabled.device_req_o_reg[addr][16]_0 ),
        .I2(\dev_00_req_o[rw] ),
        .I3(\dev_00_req_o[addr] [2]),
        .I4(\dev_00_req_o[addr] [1]),
        .O(\bus_rsp_o[data][31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \bus_rsp_o[data][31]_i_5 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][16]_0 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\dev_00_req_o[addr] [2]),
        .O(\bus_rsp_o[data][31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_rsp_o[data][3]_i_1 
       (.I0(\bus_rsp_o[data][31]_i_2_n_0 ),
        .I1(\bus_rsp_o_reg[data][31]_0 [3]),
        .I2(\bus_rsp_o[data][31]_i_3_n_0 ),
        .I3(\bus_rsp_o_reg[data][31]_1 [3]),
        .I4(\bus_rsp_o_reg[data][3] ),
        .I5(\bus_rsp_o[data][31]_i_5_n_0 ),
        .O(\port_in_reg[31] [3]));
  LUT5 #(
    .INIT(32'h20222000)) 
    \bus_rsp_o[data][3]_i_1__0 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][16]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\bus_rsp_o_reg[data][7]_0 [3]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\bus_rsp_o_reg[data][5]_1 [0]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_3 [3]));
  LUT6 #(
    .INIT(64'h2022200020002000)) 
    \bus_rsp_o[data][3]_i_1__1 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][17]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\bus_rsp_o_reg[data][31]_5 [2]),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\dev_00_req_o[addr] [0]),
        .I5(\bus_rsp_o_reg[data][3]_0 [2]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_5 [3]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    \bus_rsp_o[data][3]_i_1__2 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][20]_0 ),
        .I1(\dev_00_req_o[addr] [0]),
        .I2(\bus_rsp_o_reg[data][31]_6 [3]),
        .I3(\dev_00_req_o[addr] [1]),
        .O(\request_reg_enabled.device_req_o_reg[addr][3]_3 [3]));
  LUT5 #(
    .INIT(32'h44400400)) 
    \bus_rsp_o[data][3]_i_1__3 
       (.I0(\dev_00_req_o[rw] ),
        .I1(\request_reg_enabled.device_req_o_reg[addr][17]_0 ),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\bus_rsp_o_reg[data][5] [0]),
        .I4(Q[3]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_rsp_o[data][4]_i_1 
       (.I0(\bus_rsp_o[data][31]_i_2_n_0 ),
        .I1(\bus_rsp_o_reg[data][31]_0 [4]),
        .I2(\bus_rsp_o[data][31]_i_3_n_0 ),
        .I3(\bus_rsp_o_reg[data][31]_1 [4]),
        .I4(\bus_rsp_o_reg[data][4] ),
        .I5(\bus_rsp_o[data][31]_i_5_n_0 ),
        .O(\port_in_reg[31] [4]));
  LUT5 #(
    .INIT(32'h20222000)) 
    \bus_rsp_o[data][4]_i_1__0 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][16]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\bus_rsp_o_reg[data][7]_0 [4]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\bus_rsp_o_reg[data][5]_1 [1]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_3 [4]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \bus_rsp_o[data][4]_i_1__1 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][17]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\bus_rsp_o_reg[data][31]_5 [3]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_5 [4]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \bus_rsp_o[data][4]_i_1__2 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][20]_0 ),
        .I1(\dev_00_req_o[addr] [1]),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\bus_rsp_o_reg[data][31]_6 [4]),
        .O(\request_reg_enabled.device_req_o_reg[addr][3]_3 [4]));
  LUT5 #(
    .INIT(32'h44400400)) 
    \bus_rsp_o[data][4]_i_1__3 
       (.I0(\dev_00_req_o[rw] ),
        .I1(\request_reg_enabled.device_req_o_reg[addr][17]_0 ),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\bus_rsp_o_reg[data][5] [1]),
        .I4(Q[4]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_rsp_o[data][5]_i_1 
       (.I0(\bus_rsp_o[data][31]_i_2_n_0 ),
        .I1(\bus_rsp_o_reg[data][31]_0 [5]),
        .I2(\bus_rsp_o[data][31]_i_3_n_0 ),
        .I3(\bus_rsp_o_reg[data][31]_1 [5]),
        .I4(\bus_rsp_o_reg[data][5]_0 ),
        .I5(\bus_rsp_o[data][31]_i_5_n_0 ),
        .O(\port_in_reg[31] [5]));
  LUT5 #(
    .INIT(32'h20222000)) 
    \bus_rsp_o[data][5]_i_1__0 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][16]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\bus_rsp_o_reg[data][7]_0 [5]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\bus_rsp_o_reg[data][5]_1 [2]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_3 [5]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \bus_rsp_o[data][5]_i_1__1 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][17]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\bus_rsp_o_reg[data][31]_5 [4]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_5 [5]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \bus_rsp_o[data][5]_i_1__2 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][20]_0 ),
        .I1(\bus_rsp_o_reg[data][31]_6 [5]),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\dev_00_req_o[addr] [1]),
        .O(\request_reg_enabled.device_req_o_reg[addr][3]_3 [5]));
  LUT5 #(
    .INIT(32'h44400400)) 
    \bus_rsp_o[data][5]_i_1__3 
       (.I0(\dev_00_req_o[rw] ),
        .I1(\request_reg_enabled.device_req_o_reg[addr][17]_0 ),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\bus_rsp_o_reg[data][5] [2]),
        .I4(Q[5]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_rsp_o[data][6]_i_1 
       (.I0(\bus_rsp_o[data][31]_i_2_n_0 ),
        .I1(\bus_rsp_o_reg[data][31]_0 [6]),
        .I2(\bus_rsp_o[data][31]_i_3_n_0 ),
        .I3(\bus_rsp_o_reg[data][31]_1 [6]),
        .I4(\bus_rsp_o_reg[data][6] ),
        .I5(\bus_rsp_o[data][31]_i_5_n_0 ),
        .O(\port_in_reg[31] [6]));
  LUT5 #(
    .INIT(32'h20222000)) 
    \bus_rsp_o[data][6]_i_1__0 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][16]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\bus_rsp_o_reg[data][7]_0 [6]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\bus_rsp_o_reg[data][9]_0 [0]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_3 [6]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \bus_rsp_o[data][6]_i_1__1 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][17]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\bus_rsp_o_reg[data][31]_5 [5]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_5 [6]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    \bus_rsp_o[data][6]_i_1__2 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][20]_0 ),
        .I1(\dev_00_req_o[addr] [1]),
        .I2(\bus_rsp_o_reg[data][31]_6 [6]),
        .I3(\dev_00_req_o[addr] [0]),
        .O(\request_reg_enabled.device_req_o_reg[addr][3]_3 [6]));
  LUT5 #(
    .INIT(32'h44400400)) 
    \bus_rsp_o[data][6]_i_1__3 
       (.I0(\dev_00_req_o[rw] ),
        .I1(\request_reg_enabled.device_req_o_reg[addr][17]_0 ),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\bus_rsp_o_reg[data][15] [0]),
        .I4(Q[6]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_rsp_o[data][7]_i_1 
       (.I0(\bus_rsp_o[data][31]_i_2_n_0 ),
        .I1(\bus_rsp_o_reg[data][31]_0 [7]),
        .I2(\bus_rsp_o[data][31]_i_3_n_0 ),
        .I3(\bus_rsp_o_reg[data][31]_1 [7]),
        .I4(\bus_rsp_o_reg[data][7] ),
        .I5(\bus_rsp_o[data][31]_i_5_n_0 ),
        .O(\port_in_reg[31] [7]));
  LUT5 #(
    .INIT(32'h20222000)) 
    \bus_rsp_o[data][7]_i_1__0 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][16]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\bus_rsp_o_reg[data][7]_0 [7]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\bus_rsp_o_reg[data][9]_0 [1]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_3 [7]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \bus_rsp_o[data][7]_i_1__1 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][17]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\bus_rsp_o_reg[data][31]_5 [6]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_5 [7]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \bus_rsp_o[data][7]_i_1__2 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][20]_0 ),
        .I1(\dev_00_req_o[addr] [1]),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\bus_rsp_o_reg[data][31]_6 [7]),
        .O(\request_reg_enabled.device_req_o_reg[addr][3]_3 [7]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h44400400)) 
    \bus_rsp_o[data][7]_i_1__3 
       (.I0(\dev_00_req_o[rw] ),
        .I1(\request_reg_enabled.device_req_o_reg[addr][17]_0 ),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\bus_rsp_o_reg[data][15] [1]),
        .I4(Q[7]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_0 [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_rsp_o[data][8]_i_1 
       (.I0(\bus_rsp_o[data][31]_i_2_n_0 ),
        .I1(\bus_rsp_o_reg[data][31]_0 [8]),
        .I2(\bus_rsp_o[data][31]_i_3_n_0 ),
        .I3(\bus_rsp_o_reg[data][31]_1 [8]),
        .I4(\bus_rsp_o_reg[data][8] ),
        .I5(\bus_rsp_o[data][31]_i_5_n_0 ),
        .O(\port_in_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \bus_rsp_o[data][8]_i_1__0 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][16]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\bus_rsp_o_reg[data][9]_0 [2]),
        .I3(\dev_00_req_o[addr] [0]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_3 [8]));
  LUT6 #(
    .INIT(64'h2000200020222000)) 
    \bus_rsp_o[data][8]_i_1__1 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][17]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\bus_rsp_o_reg[data][31]_5 [7]),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\bus_rsp_o_reg[data][9]_1 ),
        .I5(\dev_00_req_o[addr] [0]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_5 [8]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \bus_rsp_o[data][8]_i_1__2 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][20]_0 ),
        .I1(\dev_00_req_o[addr] [1]),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\bus_rsp_o_reg[data][31]_6 [8]),
        .O(\request_reg_enabled.device_req_o_reg[addr][3]_3 [8]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \bus_rsp_o[data][8]_i_1__3 
       (.I0(\dev_00_req_o[rw] ),
        .I1(\request_reg_enabled.device_req_o_reg[addr][17]_0 ),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\bus_rsp_o_reg[data][15] [2]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_0 [8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus_rsp_o[data][9]_i_1 
       (.I0(\bus_rsp_o[data][31]_i_2_n_0 ),
        .I1(\bus_rsp_o_reg[data][31]_0 [9]),
        .I2(\bus_rsp_o[data][31]_i_3_n_0 ),
        .I3(\bus_rsp_o_reg[data][31]_1 [9]),
        .I4(\bus_rsp_o_reg[data][9] ),
        .I5(\bus_rsp_o[data][31]_i_5_n_0 ),
        .O(\port_in_reg[31] [9]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \bus_rsp_o[data][9]_i_1__0 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][16]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\bus_rsp_o_reg[data][9]_0 [3]),
        .I3(\dev_00_req_o[addr] [0]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_3 [9]));
  LUT6 #(
    .INIT(64'h2000200020002022)) 
    \bus_rsp_o[data][9]_i_1__1 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][17]_1 ),
        .I1(\dev_00_req_o[rw] ),
        .I2(\bus_rsp_o_reg[data][31]_5 [8]),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\bus_rsp_o_reg[data][9]_1 ),
        .I5(\dev_00_req_o[addr] [0]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_5 [9]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h8820)) 
    \bus_rsp_o[data][9]_i_1__2 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][20]_0 ),
        .I1(\dev_00_req_o[addr] [1]),
        .I2(\bus_rsp_o_reg[data][31]_6 [9]),
        .I3(\dev_00_req_o[addr] [0]),
        .O(\request_reg_enabled.device_req_o_reg[addr][3]_3 [9]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \bus_rsp_o[data][9]_i_1__3 
       (.I0(\dev_00_req_o[rw] ),
        .I1(\request_reg_enabled.device_req_o_reg[addr][17]_0 ),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\bus_rsp_o_reg[data][15] [3]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \bus_rsp_o[err]_i_1 
       (.I0(\dev_00_req_o[rw] ),
        .I1(\request_reg_enabled.device_req_o_reg[addr][20]_0 ),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\dev_00_req_o[addr] [1]),
        .O(\request_reg_enabled.device_req_o_reg[rw]_7 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \ctrl[cpha]_i_1 
       (.I0(\dev_12_req_o[data] [1]),
        .I1(\dev_00_req_o[rw] ),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\request_reg_enabled.device_req_o_reg[addr][16]_1 ),
        .I4(\ctrl_reg[cpha]__0 ),
        .O(\request_reg_enabled.device_req_o_reg[data][1]_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \ctrl[cpol]_i_1 
       (.I0(\dev_12_req_o[data] [2]),
        .I1(\dev_00_req_o[rw] ),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\request_reg_enabled.device_req_o_reg[addr][16]_1 ),
        .I4(\bus_rsp_o_reg[data][2]_0 ),
        .O(\request_reg_enabled.device_req_o_reg[data][2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \ctrl[enable]_i_1 
       (.I0(\dev_12_req_o[data] [0]),
        .I1(\dev_00_req_o[rw] ),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\request_reg_enabled.device_req_o_reg[addr][16]_1 ),
        .I4(\ctrl_reg[enable]__0_0 ),
        .O(\request_reg_enabled.device_req_o_reg[data][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \ctrl[enable]_i_1__0 
       (.I0(\dev_00_req_o[addr] [1]),
        .I1(\dev_00_req_o[addr] [0]),
        .I2(\request_reg_enabled.device_req_o_reg[addr][17]_1 ),
        .I3(\dev_00_req_o[rw] ),
        .O(\ctrl[enable] ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ctrl[enable]_i_1__1 
       (.I0(\dev_00_req_o[addr] [0]),
        .I1(\dev_00_req_o[rw] ),
        .I2(\request_reg_enabled.device_req_o_reg[addr][17]_0 ),
        .O(\request_reg_enabled.device_req_o_reg[addr][2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ctrl[prsc][2]_i_1 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][16]_1 ),
        .I1(\dev_00_req_o[addr] [0]),
        .I2(\dev_00_req_o[rw] ),
        .O(\request_reg_enabled.device_req_o_reg[addr][2]_2 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \fifo_memory_large.fifo_reg_0_63_0_2_i_1 
       (.I0(\bus_rsp_o_reg[data][19] ),
        .I1(\dev_00_req_o[addr] [0]),
        .I2(\request_reg_enabled.device_req_o_reg[addr][17]_0 ),
        .I3(\dev_00_req_o[rw] ),
        .O(we));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h80000080)) 
    \fifo_memory_small.fifo[0][35]_i_1 
       (.I0(\dev_00_req_o[rw] ),
        .I1(\dev_00_req_o[addr] [1]),
        .I2(\request_reg_enabled.device_req_o_reg[addr][17]_1 ),
        .I3(\w_pnt_reg[0] ),
        .I4(\w_pnt_reg[0]_0 ),
        .O(\request_reg_enabled.device_req_o_reg[rw]_6 ));
  LUT5 #(
    .INIT(32'h80000080)) 
    \fifo_memory_small.fifo[0][8]_i_1 
       (.I0(\dev_00_req_o[rw] ),
        .I1(\dev_00_req_o[addr] [0]),
        .I2(\request_reg_enabled.device_req_o_reg[addr][16]_1 ),
        .I3(r_pnt),
        .I4(w_pnt),
        .O(\request_reg_enabled.device_req_o_reg[rw]_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \irq_clrn[0]_i_1 
       (.I0(\dev_00_req_o[addr] [2]),
        .I1(\request_reg_enabled.device_req_o_reg[addr][16]_0 ),
        .I2(\dev_00_req_o[rw] ),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\dev_00_req_o[addr] [0]),
        .I5(\dev_12_req_o[data] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \irq_clrn[10]_i_1 
       (.I0(\dev_00_req_o[addr] [2]),
        .I1(\request_reg_enabled.device_req_o_reg[addr][16]_0 ),
        .I2(\dev_00_req_o[rw] ),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\dev_00_req_o[addr] [0]),
        .I5(\dev_12_req_o[data] [10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \irq_clrn[11]_i_1 
       (.I0(\dev_00_req_o[addr] [2]),
        .I1(\request_reg_enabled.device_req_o_reg[addr][16]_0 ),
        .I2(\dev_00_req_o[rw] ),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\dev_00_req_o[addr] [0]),
        .I5(\dev_12_req_o[data] [11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \irq_clrn[12]_i_1 
       (.I0(\dev_00_req_o[addr] [2]),
        .I1(\request_reg_enabled.device_req_o_reg[addr][16]_0 ),
        .I2(\dev_00_req_o[rw] ),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\dev_00_req_o[addr] [0]),
        .I5(\dev_12_req_o[data] [12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \irq_clrn[13]_i_1 
       (.I0(\dev_00_req_o[addr] [2]),
        .I1(\request_reg_enabled.device_req_o_reg[addr][16]_0 ),
        .I2(\dev_00_req_o[rw] ),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\dev_00_req_o[addr] [0]),
        .I5(\dev_12_req_o[data] [13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \irq_clrn[14]_i_1 
       (.I0(\dev_00_req_o[addr] [2]),
        .I1(\request_reg_enabled.device_req_o_reg[addr][16]_0 ),
        .I2(\dev_00_req_o[rw] ),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\dev_00_req_o[addr] [0]),
        .I5(\dev_12_req_o[data] [14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \irq_clrn[15]_i_1 
       (.I0(\dev_00_req_o[addr] [2]),
        .I1(\request_reg_enabled.device_req_o_reg[addr][16]_0 ),
        .I2(\dev_00_req_o[rw] ),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\dev_00_req_o[addr] [0]),
        .I5(\dev_12_req_o[data] [15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \irq_clrn[16]_i_1 
       (.I0(\dev_00_req_o[addr] [2]),
        .I1(\request_reg_enabled.device_req_o_reg[addr][16]_0 ),
        .I2(\dev_00_req_o[rw] ),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\dev_00_req_o[addr] [0]),
        .I5(\dev_12_req_o[data] [16]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \irq_clrn[17]_i_1 
       (.I0(\dev_00_req_o[addr] [2]),
        .I1(\request_reg_enabled.device_req_o_reg[addr][16]_0 ),
        .I2(\dev_00_req_o[rw] ),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\dev_00_req_o[addr] [0]),
        .I5(\dev_12_req_o[data] [17]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \irq_clrn[18]_i_1 
       (.I0(\dev_00_req_o[addr] [2]),
        .I1(\request_reg_enabled.device_req_o_reg[addr][16]_0 ),
        .I2(\dev_00_req_o[rw] ),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\dev_00_req_o[addr] [0]),
        .I5(\dev_12_req_o[data] [18]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \irq_clrn[19]_i_1 
       (.I0(\dev_00_req_o[addr] [2]),
        .I1(\request_reg_enabled.device_req_o_reg[addr][16]_0 ),
        .I2(\dev_00_req_o[rw] ),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\dev_00_req_o[addr] [0]),
        .I5(\dev_12_req_o[data] [19]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \irq_clrn[1]_i_1 
       (.I0(\dev_00_req_o[addr] [2]),
        .I1(\request_reg_enabled.device_req_o_reg[addr][16]_0 ),
        .I2(\dev_00_req_o[rw] ),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\dev_00_req_o[addr] [0]),
        .I5(\dev_12_req_o[data] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \irq_clrn[20]_i_1 
       (.I0(\dev_00_req_o[addr] [2]),
        .I1(\request_reg_enabled.device_req_o_reg[addr][16]_0 ),
        .I2(\dev_00_req_o[rw] ),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\dev_00_req_o[addr] [0]),
        .I5(\dev_12_req_o[data] [20]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \irq_clrn[21]_i_1 
       (.I0(\dev_00_req_o[addr] [2]),
        .I1(\request_reg_enabled.device_req_o_reg[addr][16]_0 ),
        .I2(\dev_00_req_o[rw] ),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\dev_00_req_o[addr] [0]),
        .I5(\dev_12_req_o[data] [21]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \irq_clrn[22]_i_1 
       (.I0(\dev_00_req_o[addr] [2]),
        .I1(\request_reg_enabled.device_req_o_reg[addr][16]_0 ),
        .I2(\dev_00_req_o[rw] ),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\dev_00_req_o[addr] [0]),
        .I5(\dev_12_req_o[data] [22]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \irq_clrn[23]_i_1 
       (.I0(\dev_00_req_o[addr] [2]),
        .I1(\request_reg_enabled.device_req_o_reg[addr][16]_0 ),
        .I2(\dev_00_req_o[rw] ),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\dev_00_req_o[addr] [0]),
        .I5(\dev_12_req_o[data] [23]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \irq_clrn[24]_i_1 
       (.I0(\dev_00_req_o[addr] [2]),
        .I1(\request_reg_enabled.device_req_o_reg[addr][16]_0 ),
        .I2(\dev_00_req_o[rw] ),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\dev_00_req_o[addr] [0]),
        .I5(\dev_12_req_o[data] [24]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \irq_clrn[25]_i_1 
       (.I0(\dev_00_req_o[addr] [2]),
        .I1(\request_reg_enabled.device_req_o_reg[addr][16]_0 ),
        .I2(\dev_00_req_o[rw] ),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\dev_00_req_o[addr] [0]),
        .I5(\dev_12_req_o[data] [25]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \irq_clrn[26]_i_1 
       (.I0(\dev_00_req_o[addr] [2]),
        .I1(\request_reg_enabled.device_req_o_reg[addr][16]_0 ),
        .I2(\dev_00_req_o[rw] ),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\dev_00_req_o[addr] [0]),
        .I5(\dev_12_req_o[data] [26]),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \irq_clrn[27]_i_1 
       (.I0(\dev_00_req_o[addr] [2]),
        .I1(\request_reg_enabled.device_req_o_reg[addr][16]_0 ),
        .I2(\dev_00_req_o[rw] ),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\dev_00_req_o[addr] [0]),
        .I5(\dev_12_req_o[data] [27]),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \irq_clrn[28]_i_1 
       (.I0(\dev_00_req_o[addr] [2]),
        .I1(\request_reg_enabled.device_req_o_reg[addr][16]_0 ),
        .I2(\dev_00_req_o[rw] ),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\dev_00_req_o[addr] [0]),
        .I5(\dev_12_req_o[data] [28]),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \irq_clrn[29]_i_1 
       (.I0(\dev_00_req_o[addr] [2]),
        .I1(\request_reg_enabled.device_req_o_reg[addr][16]_0 ),
        .I2(\dev_00_req_o[rw] ),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\dev_00_req_o[addr] [0]),
        .I5(\dev_12_req_o[data] [29]),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \irq_clrn[2]_i_1 
       (.I0(\dev_00_req_o[addr] [2]),
        .I1(\request_reg_enabled.device_req_o_reg[addr][16]_0 ),
        .I2(\dev_00_req_o[rw] ),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\dev_00_req_o[addr] [0]),
        .I5(\dev_12_req_o[data] [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \irq_clrn[30]_i_1 
       (.I0(\dev_00_req_o[addr] [2]),
        .I1(\request_reg_enabled.device_req_o_reg[addr][16]_0 ),
        .I2(\dev_00_req_o[rw] ),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\dev_00_req_o[addr] [0]),
        .I5(\dev_12_req_o[data] [30]),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \irq_clrn[31]_i_1 
       (.I0(\dev_00_req_o[addr] [2]),
        .I1(\request_reg_enabled.device_req_o_reg[addr][16]_0 ),
        .I2(\dev_00_req_o[rw] ),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\dev_00_req_o[addr] [0]),
        .I5(\dev_12_req_o[data] [31]),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \irq_clrn[3]_i_1 
       (.I0(\dev_00_req_o[addr] [2]),
        .I1(\request_reg_enabled.device_req_o_reg[addr][16]_0 ),
        .I2(\dev_00_req_o[rw] ),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\dev_00_req_o[addr] [0]),
        .I5(\dev_12_req_o[data] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \irq_clrn[4]_i_1 
       (.I0(\dev_00_req_o[addr] [2]),
        .I1(\request_reg_enabled.device_req_o_reg[addr][16]_0 ),
        .I2(\dev_00_req_o[rw] ),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\dev_00_req_o[addr] [0]),
        .I5(\dev_12_req_o[data] [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \irq_clrn[5]_i_1 
       (.I0(\dev_00_req_o[addr] [2]),
        .I1(\request_reg_enabled.device_req_o_reg[addr][16]_0 ),
        .I2(\dev_00_req_o[rw] ),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\dev_00_req_o[addr] [0]),
        .I5(\dev_12_req_o[data] [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \irq_clrn[6]_i_1 
       (.I0(\dev_00_req_o[addr] [2]),
        .I1(\request_reg_enabled.device_req_o_reg[addr][16]_0 ),
        .I2(\dev_00_req_o[rw] ),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\dev_00_req_o[addr] [0]),
        .I5(\dev_12_req_o[data] [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \irq_clrn[7]_i_1 
       (.I0(\dev_00_req_o[addr] [2]),
        .I1(\request_reg_enabled.device_req_o_reg[addr][16]_0 ),
        .I2(\dev_00_req_o[rw] ),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\dev_00_req_o[addr] [0]),
        .I5(\dev_12_req_o[data] [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \irq_clrn[8]_i_1 
       (.I0(\dev_00_req_o[addr] [2]),
        .I1(\request_reg_enabled.device_req_o_reg[addr][16]_0 ),
        .I2(\dev_00_req_o[rw] ),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\dev_00_req_o[addr] [0]),
        .I5(\dev_12_req_o[data] [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \irq_clrn[9]_i_1 
       (.I0(\dev_00_req_o[addr] [2]),
        .I1(\request_reg_enabled.device_req_o_reg[addr][16]_0 ),
        .I2(\dev_00_req_o[rw] ),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\dev_00_req_o[addr] [0]),
        .I5(\dev_12_req_o[data] [9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \irq_en[31]_i_1 
       (.I0(\dev_00_req_o[addr] [0]),
        .I1(\dev_00_req_o[addr] [1]),
        .I2(\dev_00_req_o[addr] [2]),
        .I3(\request_reg_enabled.device_req_o_reg[addr][16]_0 ),
        .I4(\dev_00_req_o[rw] ),
        .O(\request_reg_enabled.device_req_o_reg[addr][2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \irq_pol[31]_i_1 
       (.I0(\dev_00_req_o[addr] [1]),
        .I1(\dev_00_req_o[addr] [0]),
        .I2(\dev_00_req_o[addr] [2]),
        .I3(\request_reg_enabled.device_req_o_reg[addr][16]_0 ),
        .I4(\dev_00_req_o[rw] ),
        .O(\request_reg_enabled.device_req_o_reg[addr][3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \irq_typ[31]_i_1 
       (.I0(\dev_00_req_o[addr] [1]),
        .I1(\dev_00_req_o[addr] [0]),
        .I2(\dev_00_req_o[addr] [2]),
        .I3(\request_reg_enabled.device_req_o_reg[addr][16]_0 ),
        .I4(\dev_00_req_o[rw] ),
        .O(\request_reg_enabled.device_req_o_reg[addr][3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \port_out[15]_i_1 
       (.I0(\dev_00_req_o[addr] [2]),
        .I1(\request_reg_enabled.device_req_o_reg[addr][16]_0 ),
        .I2(\dev_00_req_o[rw] ),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\dev_00_req_o[addr] [0]),
        .O(\request_reg_enabled.device_req_o_reg[addr][4]_0 ));
  LUT6 #(
    .INIT(64'hFFFF4000FFFFFFFF)) 
    \r_pnt[6]_i_1 
       (.I0(\dev_00_req_o[rw] ),
        .I1(\request_reg_enabled.device_req_o_reg[addr][17]_0 ),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(re0),
        .I4(\ctrl_reg[sim_mode]__0 ),
        .I5(\ctrl_reg[enable]__0 ),
        .O(\request_reg_enabled.device_req_o_reg[rw]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    rdata_reg_i_1
       (.I0(\request_reg_enabled.device_req_o_reg[addr_n_0_][16] ),
        .I1(\request_reg_enabled.device_req_o_reg[addr_n_0_][20] ),
        .I2(\request_reg_enabled.device_req_o_reg[addr_n_0_][17] ),
        .I3(\main_req[stb] ),
        .I4(\request_reg_enabled.device_req_o_reg[addr_n_0_][19] ),
        .I5(\request_reg_enabled.device_req_o_reg[addr_n_0_][18] ),
        .O(\bus_req_i[stb] ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h2)) 
    rden_i_1
       (.I0(\bus_req_i[stb] ),
        .I1(\dev_00_req_o[rw] ),
        .O(I48));
  FDCE \request_reg_enabled.device_req_o_reg[addr][10] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[addr] [8]),
        .Q(\dev_00_req_o[addr] [8]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][11] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[addr] [9]),
        .Q(\dev_00_req_o[addr] [9]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][16] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[addr] [10]),
        .Q(\request_reg_enabled.device_req_o_reg[addr_n_0_][16] ));
  FDCE \request_reg_enabled.device_req_o_reg[addr][17] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[addr] [11]),
        .Q(\request_reg_enabled.device_req_o_reg[addr_n_0_][17] ));
  FDCE \request_reg_enabled.device_req_o_reg[addr][18] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[addr] [12]),
        .Q(\request_reg_enabled.device_req_o_reg[addr_n_0_][18] ));
  FDCE \request_reg_enabled.device_req_o_reg[addr][19] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[addr] [13]),
        .Q(\request_reg_enabled.device_req_o_reg[addr_n_0_][19] ));
  FDCE \request_reg_enabled.device_req_o_reg[addr][20] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[addr] [14]),
        .Q(\request_reg_enabled.device_req_o_reg[addr_n_0_][20] ));
  FDCE \request_reg_enabled.device_req_o_reg[addr][2] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[addr] [0]),
        .Q(\dev_00_req_o[addr] [0]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][3] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[addr] [1]),
        .Q(\dev_00_req_o[addr] [1]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][4] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[addr] [2]),
        .Q(\dev_00_req_o[addr] [2]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][5] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[addr] [3]),
        .Q(\dev_00_req_o[addr] [3]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][6] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[addr] [4]),
        .Q(\dev_00_req_o[addr] [4]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][7] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[addr] [5]),
        .Q(\dev_00_req_o[addr] [5]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][8] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[addr] [6]),
        .Q(\dev_00_req_o[addr] [6]));
  FDCE \request_reg_enabled.device_req_o_reg[addr][9] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[addr] [7]),
        .Q(\dev_00_req_o[addr] [7]));
  FDCE \request_reg_enabled.device_req_o_reg[data][0] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[data] [0]),
        .Q(\dev_12_req_o[data] [0]));
  FDCE \request_reg_enabled.device_req_o_reg[data][10] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[data] [10]),
        .Q(\dev_12_req_o[data] [10]));
  FDCE \request_reg_enabled.device_req_o_reg[data][11] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[data] [11]),
        .Q(\dev_12_req_o[data] [11]));
  FDCE \request_reg_enabled.device_req_o_reg[data][12] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[data] [12]),
        .Q(\dev_12_req_o[data] [12]));
  FDCE \request_reg_enabled.device_req_o_reg[data][13] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[data] [13]),
        .Q(\dev_12_req_o[data] [13]));
  FDCE \request_reg_enabled.device_req_o_reg[data][14] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[data] [14]),
        .Q(\dev_12_req_o[data] [14]));
  FDCE \request_reg_enabled.device_req_o_reg[data][15] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[data] [15]),
        .Q(\dev_12_req_o[data] [15]));
  FDCE \request_reg_enabled.device_req_o_reg[data][16] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[data] [16]),
        .Q(\dev_12_req_o[data] [16]));
  FDCE \request_reg_enabled.device_req_o_reg[data][17] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[data] [17]),
        .Q(\dev_12_req_o[data] [17]));
  FDCE \request_reg_enabled.device_req_o_reg[data][18] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[data] [18]),
        .Q(\dev_12_req_o[data] [18]));
  FDCE \request_reg_enabled.device_req_o_reg[data][19] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[data] [19]),
        .Q(\dev_12_req_o[data] [19]));
  FDCE \request_reg_enabled.device_req_o_reg[data][1] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[data] [1]),
        .Q(\dev_12_req_o[data] [1]));
  FDCE \request_reg_enabled.device_req_o_reg[data][20] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[data] [20]),
        .Q(\dev_12_req_o[data] [20]));
  FDCE \request_reg_enabled.device_req_o_reg[data][21] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[data] [21]),
        .Q(\dev_12_req_o[data] [21]));
  FDCE \request_reg_enabled.device_req_o_reg[data][22] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[data] [22]),
        .Q(\dev_12_req_o[data] [22]));
  FDCE \request_reg_enabled.device_req_o_reg[data][23] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[data] [23]),
        .Q(\dev_12_req_o[data] [23]));
  FDCE \request_reg_enabled.device_req_o_reg[data][24] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[data] [24]),
        .Q(\dev_12_req_o[data] [24]));
  FDCE \request_reg_enabled.device_req_o_reg[data][25] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[data] [25]),
        .Q(\dev_12_req_o[data] [25]));
  FDCE \request_reg_enabled.device_req_o_reg[data][26] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[data] [26]),
        .Q(\dev_12_req_o[data] [26]));
  FDCE \request_reg_enabled.device_req_o_reg[data][27] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[data] [27]),
        .Q(\dev_12_req_o[data] [27]));
  FDCE \request_reg_enabled.device_req_o_reg[data][28] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[data] [28]),
        .Q(\dev_12_req_o[data] [28]));
  FDCE \request_reg_enabled.device_req_o_reg[data][29] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[data] [29]),
        .Q(\dev_12_req_o[data] [29]));
  FDCE \request_reg_enabled.device_req_o_reg[data][2] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[data] [2]),
        .Q(\dev_12_req_o[data] [2]));
  FDCE \request_reg_enabled.device_req_o_reg[data][30] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[data] [30]),
        .Q(\dev_12_req_o[data] [30]));
  FDCE \request_reg_enabled.device_req_o_reg[data][31] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[data] [31]),
        .Q(\dev_12_req_o[data] [31]));
  FDCE \request_reg_enabled.device_req_o_reg[data][3] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[data] [3]),
        .Q(\dev_12_req_o[data] [3]));
  FDCE \request_reg_enabled.device_req_o_reg[data][4] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[data] [4]),
        .Q(\dev_12_req_o[data] [4]));
  FDCE \request_reg_enabled.device_req_o_reg[data][5] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[data] [5]),
        .Q(\dev_12_req_o[data] [5]));
  FDCE \request_reg_enabled.device_req_o_reg[data][6] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[data] [6]),
        .Q(\dev_12_req_o[data] [6]));
  FDCE \request_reg_enabled.device_req_o_reg[data][7] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[data] [7]),
        .Q(\dev_12_req_o[data] [7]));
  FDCE \request_reg_enabled.device_req_o_reg[data][8] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[data] [8]),
        .Q(\dev_12_req_o[data] [8]));
  FDCE \request_reg_enabled.device_req_o_reg[data][9] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\main_req_i[data] [9]),
        .Q(\dev_12_req_o[data] [9]));
  FDCE \request_reg_enabled.device_req_o_reg[rw] 
       (.C(clk),
        .CE(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .CLR(rstn_sys),
        .D(\bus_req_i[rw] ),
        .Q(\dev_00_req_o[rw] ));
  FDCE \request_reg_enabled.device_req_o_reg[stb] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\request_reg_enabled.device_req_o_reg[rw]_8 ),
        .Q(\main_req[stb] ));
  FDCE \response_reg_enabled.host_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\device_rsp_i[ack] ),
        .Q(\main_rsp_o[ack] ));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\device_rsp_i[data] [0]),
        .Q(\main_rsp_o[data] [0]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\device_rsp_i[data] [10]),
        .Q(\main_rsp_o[data] [10]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\device_rsp_i[data] [11]),
        .Q(\main_rsp_o[data] [11]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\device_rsp_i[data] [12]),
        .Q(\main_rsp_o[data] [12]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\device_rsp_i[data] [13]),
        .Q(\main_rsp_o[data] [13]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\device_rsp_i[data] [14]),
        .Q(\main_rsp_o[data] [14]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\device_rsp_i[data] [15]),
        .Q(\main_rsp_o[data] [15]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\device_rsp_i[data] [16]),
        .Q(\main_rsp_o[data] [16]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\device_rsp_i[data] [17]),
        .Q(\main_rsp_o[data] [17]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\device_rsp_i[data] [18]),
        .Q(\main_rsp_o[data] [18]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\device_rsp_i[data] [19]),
        .Q(\main_rsp_o[data] [19]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\device_rsp_i[data] [1]),
        .Q(\main_rsp_o[data] [1]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\device_rsp_i[data] [20]),
        .Q(\main_rsp_o[data] [20]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\device_rsp_i[data] [21]),
        .Q(\main_rsp_o[data] [21]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\device_rsp_i[data] [22]),
        .Q(\main_rsp_o[data] [22]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\device_rsp_i[data] [23]),
        .Q(\main_rsp_o[data] [23]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\device_rsp_i[data] [24]),
        .Q(\main_rsp_o[data] [24]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\device_rsp_i[data] [25]),
        .Q(\main_rsp_o[data] [25]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\device_rsp_i[data] [26]),
        .Q(\main_rsp_o[data] [26]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\device_rsp_i[data] [27]),
        .Q(\main_rsp_o[data] [27]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\device_rsp_i[data] [28]),
        .Q(\main_rsp_o[data] [28]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\device_rsp_i[data] [29]),
        .Q(\main_rsp_o[data] [29]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\device_rsp_i[data] [2]),
        .Q(\main_rsp_o[data] [2]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\device_rsp_i[data] [30]),
        .Q(\main_rsp_o[data] [30]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\device_rsp_i[data] [31]),
        .Q(\main_rsp_o[data] [31]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\device_rsp_i[data] [3]),
        .Q(\main_rsp_o[data] [3]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\device_rsp_i[data] [4]),
        .Q(\main_rsp_o[data] [4]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\device_rsp_i[data] [5]),
        .Q(\main_rsp_o[data] [5]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\device_rsp_i[data] [6]),
        .Q(\main_rsp_o[data] [6]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\device_rsp_i[data] [7]),
        .Q(\main_rsp_o[data] [7]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\device_rsp_i[data] [8]),
        .Q(\main_rsp_o[data] [8]));
  FDCE \response_reg_enabled.host_rsp_o_reg[data][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\device_rsp_i[data] [9]),
        .Q(\main_rsp_o[data] [9]));
  FDCE \response_reg_enabled.host_rsp_o_reg[err] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\dev_30_rsp_i[err] ),
        .Q(\main_rsp_o[err] ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h08)) 
    rx_last_i_1
       (.I0(\request_reg_enabled.device_req_o_reg[addr][17]_1 ),
        .I1(\dev_00_req_o[addr] [1]),
        .I2(\dev_00_req_o[rw] ),
        .O(\request_reg_enabled.device_req_o_reg[addr][3]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \sysinfo[0][31]_i_1 
       (.I0(\dev_00_req_o[rw] ),
        .I1(\request_reg_enabled.device_req_o_reg[addr][20]_0 ),
        .I2(\dev_00_req_o[addr] [0]),
        .I3(\dev_00_req_o[addr] [1]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \tx_route[3]_i_1 
       (.I0(\request_reg_enabled.device_req_o_reg[addr][17]_1 ),
        .I1(\dev_00_req_o[addr] [0]),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\dev_00_req_o[rw] ),
        .O(\request_reg_enabled.device_req_o_reg[addr][2]_3 ));
  LUT6 #(
    .INIT(64'h7FFF008000000000)) 
    \w_pnt[0]_i_1__3 
       (.I0(\dev_00_req_o[rw] ),
        .I1(\dev_00_req_o[addr] [1]),
        .I2(\request_reg_enabled.device_req_o_reg[addr][17]_1 ),
        .I3(\w_pnt_reg[0] ),
        .I4(\w_pnt_reg[0]_0 ),
        .I5(p_1_in),
        .O(\request_reg_enabled.device_req_o_reg[rw]_2 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_bus_switch
   (p_1_in,
    \locked_reg[0]_0 ,
    b_req_reg_0,
    \FSM_onehot_state_reg[1]_0 ,
    E,
    \core_req[0][stb] ,
    \FSM_onehot_state_reg[2]_0 ,
    D,
    \icache_rsp[0][err] ,
    \locked_reg[1]_0 ,
    clk,
    rstn_sys,
    \locked_reg[0]_1 ,
    b_req_reg_1,
    \request_reg_enabled.device_req_o_reg[rw] ,
    \FSM_onehot_state_reg[2]_1 ,
    \amo_rsp[ack] ,
    \FSM_onehot_state_reg[2]_2 ,
    \dcache_req[0][stb] ,
    \icache_req[0][stb] ,
    \dbus_req_o[meta] ,
    xbus_terminate,
    \main_rsp_o[err] ,
    \bus_rsp_o[err] ,
    state_nxt0);
  output p_1_in;
  output \locked_reg[0]_0 ;
  output b_req_reg_0;
  output \FSM_onehot_state_reg[1]_0 ;
  output [0:0]E;
  output \core_req[0][stb] ;
  output \FSM_onehot_state_reg[2]_0 ;
  output [1:0]D;
  output \icache_rsp[0][err] ;
  input \locked_reg[1]_0 ;
  input clk;
  input rstn_sys;
  input \locked_reg[0]_1 ;
  input b_req_reg_1;
  input \request_reg_enabled.device_req_o_reg[rw] ;
  input \FSM_onehot_state_reg[2]_1 ;
  input \amo_rsp[ack] ;
  input \FSM_onehot_state_reg[2]_2 ;
  input \dcache_req[0][stb] ;
  input \icache_req[0][stb] ;
  input [0:0]\dbus_req_o[meta] ;
  input xbus_terminate;
  input \main_rsp_o[err] ;
  input \bus_rsp_o[err] ;
  input state_nxt0;

  wire [1:0]D;
  wire [0:0]E;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_3_n_0 ;
  wire \FSM_onehot_state[2]_i_5_n_0 ;
  wire \FSM_onehot_state_reg[1]_0 ;
  wire \FSM_onehot_state_reg[2]_0 ;
  wire \FSM_onehot_state_reg[2]_1 ;
  wire \FSM_onehot_state_reg[2]_2 ;
  wire a_req_i_1_n_0;
  wire a_req_reg_n_0;
  wire \amo_rsp[ack] ;
  wire b_req_reg_0;
  wire b_req_reg_1;
  wire \bus_rsp_o[err] ;
  wire clk;
  wire \core_req[0][stb] ;
  wire [0:0]\dbus_req_o[meta] ;
  wire \dcache_req[0][stb] ;
  wire \icache_req[0][stb] ;
  wire \icache_rsp[0][err] ;
  wire \locked_reg[0]_0 ;
  wire \locked_reg[0]_1 ;
  wire \locked_reg[1]_0 ;
  wire \main_rsp_o[err] ;
  wire p_1_in;
  wire \request_reg_enabled.device_req_o[addr][31]_i_10_n_0 ;
  wire \request_reg_enabled.device_req_o_reg[rw] ;
  wire rstn_sys;
  wire state_nxt0;
  wire state_nxt1;
  wire xbus_terminate;

  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0F20)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(state_nxt1),
        .I1(\FSM_onehot_state_reg[2]_0 ),
        .I2(\FSM_onehot_state[2]_i_3_n_0 ),
        .I3(\FSM_onehot_state_reg[1]_0 ),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0F10)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(state_nxt1),
        .I1(\FSM_onehot_state_reg[1]_0 ),
        .I2(\FSM_onehot_state[2]_i_3_n_0 ),
        .I3(\FSM_onehot_state_reg[2]_0 ),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_state[2]_i_2 
       (.I0(a_req_reg_n_0),
        .I1(\dcache_req[0][stb] ),
        .O(state_nxt1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    \FSM_onehot_state[2]_i_3 
       (.I0(\FSM_onehot_state_reg[1]_0 ),
        .I1(\FSM_onehot_state_reg[2]_1 ),
        .I2(\locked_reg[0]_0 ),
        .I3(\amo_rsp[ack] ),
        .I4(\FSM_onehot_state[2]_i_5_n_0 ),
        .I5(\FSM_onehot_state_reg[2]_2 ),
        .O(\FSM_onehot_state[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    \FSM_onehot_state[2]_i_5 
       (.I0(state_nxt0),
        .I1(state_nxt1),
        .I2(\FSM_onehot_state_reg[2]_0 ),
        .I3(\FSM_onehot_state_reg[1]_0 ),
        .O(\FSM_onehot_state[2]_i_5_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:0001,iSTATE0:1000,s_busy_b:0100,s_busy_a:0010" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:0001,iSTATE0:1000,s_busy_b:0100,s_busy_a:0010" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h2)) 
    a_req_i_1
       (.I0(state_nxt1),
        .I1(\FSM_onehot_state_reg[1]_0 ),
        .O(a_req_i_1_n_0));
  FDCE a_req_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(a_req_i_1_n_0),
        .Q(a_req_reg_n_0));
  FDCE b_req_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(b_req_reg_1),
        .Q(b_req_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    ipb_reg_0_1_12_16_i_10
       (.I0(D[0]),
        .I1(xbus_terminate),
        .I2(\main_rsp_o[err] ),
        .I3(\bus_rsp_o[err] ),
        .O(\icache_rsp[0][err] ));
  FDCE \locked_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\locked_reg[0]_1 ),
        .Q(\locked_reg[0]_0 ));
  FDCE \locked_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\locked_reg[1]_0 ),
        .Q(p_1_in));
  LUT2 #(
    .INIT(4'h8)) 
    \request_reg_enabled.device_req_o[addr][20]_i_1__0 
       (.I0(\core_req[0][stb] ),
        .I1(\request_reg_enabled.device_req_o_reg[rw] ),
        .O(E));
  LUT6 #(
    .INIT(64'hA3A30303A3A30300)) 
    \request_reg_enabled.device_req_o[addr][31]_i_10 
       (.I0(p_1_in),
        .I1(\FSM_onehot_state_reg[1]_0 ),
        .I2(\FSM_onehot_state_reg[2]_0 ),
        .I3(state_nxt1),
        .I4(\icache_req[0][stb] ),
        .I5(b_req_reg_0),
        .O(\request_reg_enabled.device_req_o[addr][31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \request_reg_enabled.device_req_o[addr][31]_i_3 
       (.I0(\FSM_onehot_state_reg[1]_0 ),
        .I1(\locked_reg[0]_0 ),
        .I2(\dcache_req[0][stb] ),
        .I3(\request_reg_enabled.device_req_o[addr][31]_i_10_n_0 ),
        .O(\core_req[0][stb] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hAAAAAABA)) 
    \request_reg_enabled.device_req_o[meta][0]_i_1 
       (.I0(\FSM_onehot_state_reg[2]_0 ),
        .I1(\FSM_onehot_state_reg[1]_0 ),
        .I2(state_nxt0),
        .I3(\dcache_req[0][stb] ),
        .I4(a_req_reg_n_0),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \request_reg_enabled.device_req_o[meta][1]_i_1 
       (.I0(D[0]),
        .I1(\dbus_req_o[meta] ),
        .O(D[1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cache
   (\ctrl_reg[buf_req]__0 ,
    \FSM_onehot_state_reg[2] ,
    state_nxt0,
    \FSM_sequential_ctrl_reg[state][2]_0 ,
    \bus_req_i[lock] ,
    addr_i,
    \fetch_reg[pc][31] ,
    \locked_reg[1] ,
    \cpu_i_rsp[0][data] ,
    \FSM_sequential_ctrl_reg[state][0]_0 ,
    E,
    \FSM_sequential_ctrl_reg[state][0]_1 ,
    wdata_i,
    \ctrl_reg[buf_sync]_0 ,
    \icache_req[0][stb] ,
    we_i,
    clk,
    rstn_sys,
    \ctrl_nxt[buf_dir] ,
    \locked_reg[1]_0 ,
    \locked_reg[1]_1 ,
    p_1_in,
    D,
    \request_reg_enabled.device_req_o_reg[lock] ,
    \request_reg_enabled.device_req_o_reg[addr][7] ,
    \amo_rsp[ack] ,
    b_req_reg,
    \ctrl_nxt[state]0 ,
    \icache_rsp[0][ack] ,
    \ibus_req_o[stb]1 ,
    \FSM_sequential_ctrl[state][2]_i_4_0 ,
    \amo_rsp[data] ,
    Q,
    \icache_rsp[0][err] ,
    \ctrl_o[if_fence] ,
    \exe_engine_reg[ir][29] ,
    data_i,
    \rdata_reg[7] ,
    \rdata_reg[7]_0 ,
    \rdata_reg[7]_1 );
  output \ctrl_reg[buf_req]__0 ;
  output \FSM_onehot_state_reg[2] ;
  output state_nxt0;
  output \FSM_sequential_ctrl_reg[state][2]_0 ;
  output \bus_req_i[lock] ;
  output [1:0]addr_i;
  output [27:0]\fetch_reg[pc][31] ;
  output \locked_reg[1] ;
  output [31:0]\cpu_i_rsp[0][data] ;
  output \FSM_sequential_ctrl_reg[state][0]_0 ;
  output [0:0]E;
  output \FSM_sequential_ctrl_reg[state][0]_1 ;
  output [0:0]wdata_i;
  output \ctrl_reg[buf_sync]_0 ;
  output \icache_req[0][stb] ;
  output we_i;
  input clk;
  input rstn_sys;
  input \ctrl_nxt[buf_dir] ;
  input \locked_reg[1]_0 ;
  input \locked_reg[1]_1 ;
  input p_1_in;
  input [0:0]D;
  input \request_reg_enabled.device_req_o_reg[lock] ;
  input [1:0]\request_reg_enabled.device_req_o_reg[addr][7] ;
  input \amo_rsp[ack] ;
  input b_req_reg;
  input \ctrl_nxt[state]0 ;
  input \icache_rsp[0][ack] ;
  input \ibus_req_o[stb]1 ;
  input \FSM_sequential_ctrl[state][2]_i_4_0 ;
  input [31:0]\amo_rsp[data] ;
  input [29:0]Q;
  input \icache_rsp[0][err] ;
  input \ctrl_o[if_fence] ;
  input \exe_engine_reg[ir][29] ;
  input [8:0]data_i;
  input [7:0]\rdata_reg[7] ;
  input [7:0]\rdata_reg[7]_0 ;
  input [7:0]\rdata_reg[7]_1 ;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_onehot_state_reg[2] ;
  wire \FSM_sequential_ctrl[state][0]_i_1_n_0 ;
  wire \FSM_sequential_ctrl[state][1]_i_1_n_0 ;
  wire \FSM_sequential_ctrl[state][2]_i_4_0 ;
  wire \FSM_sequential_ctrl[state][2]_i_4_n_0 ;
  wire \FSM_sequential_ctrl[state][2]_i_5_n_0 ;
  wire \FSM_sequential_ctrl_reg[state][0]_0 ;
  wire \FSM_sequential_ctrl_reg[state][0]_1 ;
  wire \FSM_sequential_ctrl_reg[state][2]_0 ;
  wire [29:0]Q;
  wire [1:0]addr_i;
  wire \amo_rsp[ack] ;
  wire [31:0]\amo_rsp[data] ;
  wire b_req_reg;
  wire \bus_req_i[lock] ;
  wire clk;
  wire [31:0]\cpu_i_rsp[0][data] ;
  wire \ctrl[ofs_ext][4]_i_1_n_0 ;
  wire \ctrl[ofs_int][3]_i_1_n_0 ;
  wire \ctrl_nxt[buf_dir] ;
  wire \ctrl_nxt[buf_req] ;
  wire \ctrl_nxt[buf_sync] ;
  wire [4:0]\ctrl_nxt[ofs_ext] ;
  wire [3:0]\ctrl_nxt[ofs_int] ;
  wire \ctrl_nxt[state]0 ;
  wire [1:0]\ctrl_nxt[state]__0 ;
  wire \ctrl_nxt[tag] ;
  wire \ctrl_o[if_fence] ;
  wire \ctrl_reg[buf_dir_n_0_] ;
  wire \ctrl_reg[buf_req]__0 ;
  wire \ctrl_reg[buf_sync]_0 ;
  wire \ctrl_reg[buf_sync]__0 ;
  wire [4:0]\ctrl_reg[ofs_ext] ;
  wire [2:0]\ctrl_reg[state] ;
  wire [8:0]data_i;
  wire \exe_engine_reg[ir][29] ;
  wire [27:0]\fetch_reg[pc][31] ;
  wire \ibus_req_o[stb]1 ;
  wire [7:6]\icache_req[0][addr] ;
  wire \icache_req[0][stb] ;
  wire \icache_rsp[0][ack] ;
  wire \icache_rsp[0][err] ;
  wire [31:6]in9;
  wire ipb_reg_0_1_0_5_i_9_n_0;
  wire \locked_reg[1] ;
  wire \locked_reg[1]_0 ;
  wire \locked_reg[1]_1 ;
  wire neorv32_cache_memory_inst_n_62;
  wire [5:2]p_0_in;
  wire p_0_in5_out;
  wire p_1_in;
  wire [7:0]\rdata_reg[7] ;
  wire [7:0]\rdata_reg[7]_0 ;
  wire [7:0]\rdata_reg[7]_1 ;
  wire [1:0]\request_reg_enabled.device_req_o_reg[addr][7] ;
  wire \request_reg_enabled.device_req_o_reg[lock] ;
  wire rstn_sys;
  wire state_nxt0;
  wire [0:0]wdata_i;
  wire we_i;

  LUT6 #(
    .INIT(64'hEE2E2E2E00000000)) 
    \FSM_onehot_state[2]_i_6 
       (.I0(\amo_rsp[ack] ),
        .I1(p_1_in),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [0]),
        .I5(\locked_reg[1]_0 ),
        .O(\locked_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_sequential_ctrl[state][0]_i_1 
       (.I0(\ctrl_nxt[state]__0 [0]),
        .I1(\FSM_sequential_ctrl[state][2]_i_4_n_0 ),
        .I2(\ctrl_reg[state] [0]),
        .O(\FSM_sequential_ctrl[state][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2222333333003030)) 
    \FSM_sequential_ctrl[state][0]_i_2 
       (.I0(p_0_in5_out),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[buf_sync]__0 ),
        .I3(\ctrl_reg[buf_dir_n_0_] ),
        .I4(\ctrl_reg[state] [1]),
        .I5(\ctrl_reg[state] [2]),
        .O(\ctrl_nxt[state]__0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_sequential_ctrl[state][1]_i_1 
       (.I0(\ctrl_nxt[state]__0 [1]),
        .I1(\FSM_sequential_ctrl[state][2]_i_4_n_0 ),
        .I2(\ctrl_reg[state] [1]),
        .O(\FSM_sequential_ctrl[state][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCFF0000AA000F)) 
    \FSM_sequential_ctrl[state][1]_i_2 
       (.I0(\ctrl_reg[buf_dir_n_0_] ),
        .I1(p_0_in5_out),
        .I2(\ctrl_reg[buf_sync]__0 ),
        .I3(\ctrl_reg[state] [0]),
        .I4(\ctrl_reg[state] [1]),
        .I5(\ctrl_reg[state] [2]),
        .O(\ctrl_nxt[state]__0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_sequential_ctrl[state][2]_i_3 
       (.I0(p_0_in[3]),
        .I1(p_0_in[2]),
        .I2(p_0_in[5]),
        .I3(p_0_in[4]),
        .O(p_0_in5_out));
  LUT6 #(
    .INIT(64'hFFFEE33EFF3EE33E)) 
    \FSM_sequential_ctrl[state][2]_i_4 
       (.I0(\FSM_sequential_ctrl[state][2]_i_5_n_0 ),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [0]),
        .I4(\icache_rsp[0][ack] ),
        .I5(p_0_in5_out),
        .O(\FSM_sequential_ctrl[state][2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h33323232)) 
    \FSM_sequential_ctrl[state][2]_i_5 
       (.I0(\ctrl_reg[buf_sync]__0 ),
        .I1(\ctrl_reg[state] [2]),
        .I2(\ctrl_reg[buf_req]__0 ),
        .I3(\ibus_req_o[stb]1 ),
        .I4(\FSM_sequential_ctrl[state][2]_i_4_0 ),
        .O(\FSM_sequential_ctrl[state][2]_i_5_n_0 ));
  (* FSM_ENCODED_STATES = "s_download_wait:101,s_download_run:110,s_check:010,s_clear:001,s_direct_rsp:011,s_download_start:100,s_idle:000,s_done:111" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_ctrl_reg[state][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_sequential_ctrl[state][0]_i_1_n_0 ),
        .Q(\ctrl_reg[state] [0]));
  (* FSM_ENCODED_STATES = "s_download_wait:101,s_download_run:110,s_check:010,s_clear:001,s_direct_rsp:011,s_download_start:100,s_idle:000,s_done:111" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_ctrl_reg[state][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_sequential_ctrl[state][1]_i_1_n_0 ),
        .Q(\ctrl_reg[state] [1]));
  (* FSM_ENCODED_STATES = "s_download_wait:101,s_download_run:110,s_check:010,s_clear:001,s_direct_rsp:011,s_download_start:100,s_idle:000,s_done:111" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_ctrl_reg[state][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(neorv32_cache_memory_inst_n_62),
        .Q(\ctrl_reg[state] [2]));
  LUT2 #(
    .INIT(4'h2)) 
    b_req_i_1
       (.I0(state_nxt0),
        .I1(\locked_reg[1]_0 ),
        .O(\FSM_onehot_state_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ctrl[buf_dir]_i_3 
       (.I0(\ctrl_reg[buf_sync]__0 ),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [2]),
        .O(\ctrl_reg[buf_sync]_0 ));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \ctrl[buf_req]_i_1 
       (.I0(\ctrl_nxt[state]0 ),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [2]),
        .O(\ctrl_nxt[buf_req] ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'hEEE0EEEE)) 
    \ctrl[buf_sync]_i_1 
       (.I0(\ctrl_reg[buf_sync]__0 ),
        .I1(\ctrl_o[if_fence] ),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\ctrl_reg[state] [0]),
        .O(\ctrl_nxt[buf_sync] ));
  LUT3 #(
    .INIT(8'h04)) 
    \ctrl[idx][1]_i_1 
       (.I0(\ctrl_reg[state] [2]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .O(\ctrl_nxt[tag] ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ctrl[ofs_ext][0]_i_1 
       (.I0(\ctrl_reg[state] [2]),
        .I1(\ctrl_reg[ofs_ext] [0]),
        .O(\ctrl_nxt[ofs_ext] [0]));
  LUT3 #(
    .INIT(8'h28)) 
    \ctrl[ofs_ext][1]_i_1 
       (.I0(\ctrl_reg[state] [2]),
        .I1(\ctrl_reg[ofs_ext] [0]),
        .I2(\ctrl_reg[ofs_ext] [1]),
        .O(\ctrl_nxt[ofs_ext] [1]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \ctrl[ofs_ext][2]_i_1 
       (.I0(\ctrl_reg[ofs_ext] [1]),
        .I1(\ctrl_reg[ofs_ext] [0]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[ofs_ext] [2]),
        .O(\ctrl_nxt[ofs_ext] [2]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \ctrl[ofs_ext][3]_i_1 
       (.I0(\ctrl_reg[ofs_ext] [2]),
        .I1(\ctrl_reg[ofs_ext] [0]),
        .I2(\ctrl_reg[ofs_ext] [1]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\ctrl_reg[ofs_ext] [3]),
        .O(\ctrl_nxt[ofs_ext] [3]));
  LUT5 #(
    .INIT(32'h05800F80)) 
    \ctrl[ofs_ext][4]_i_1 
       (.I0(\ctrl_reg[state] [2]),
        .I1(\icache_rsp[0][ack] ),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[ofs_ext] [4]),
        .O(\ctrl[ofs_ext][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \ctrl[ofs_ext][4]_i_2 
       (.I0(\ctrl_reg[ofs_ext] [3]),
        .I1(\ctrl_reg[ofs_ext] [1]),
        .I2(\ctrl_reg[ofs_ext] [0]),
        .I3(\ctrl_reg[ofs_ext] [2]),
        .I4(\ctrl_reg[state] [2]),
        .I5(\ctrl_reg[ofs_ext] [4]),
        .O(\ctrl_nxt[ofs_ext] [4]));
  LUT2 #(
    .INIT(4'h2)) 
    \ctrl[ofs_int][0]_i_1 
       (.I0(\ctrl_reg[state] [2]),
        .I1(p_0_in[2]),
        .O(\ctrl_nxt[ofs_int] [0]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \ctrl[ofs_int][1]_i_1 
       (.I0(p_0_in[2]),
        .I1(\ctrl_reg[state] [2]),
        .I2(p_0_in[3]),
        .O(\ctrl_nxt[ofs_int] [1]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \ctrl[ofs_int][2]_i_1 
       (.I0(p_0_in[3]),
        .I1(p_0_in[2]),
        .I2(\ctrl_reg[state] [2]),
        .I3(p_0_in[4]),
        .O(\ctrl_nxt[ofs_int] [2]));
  LUT4 #(
    .INIT(16'h08B0)) 
    \ctrl[ofs_int][3]_i_1 
       (.I0(\icache_rsp[0][ack] ),
        .I1(\ctrl_reg[state] [2]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [0]),
        .O(\ctrl[ofs_int][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \ctrl[ofs_int][3]_i_2 
       (.I0(p_0_in[4]),
        .I1(p_0_in[2]),
        .I2(p_0_in[3]),
        .I3(\ctrl_reg[state] [2]),
        .I4(p_0_in[5]),
        .O(\ctrl_nxt[ofs_int] [3]));
  FDCE \ctrl_reg[buf_dir] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[buf_dir] ),
        .Q(\ctrl_reg[buf_dir_n_0_] ));
  FDCE \ctrl_reg[buf_req] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[buf_req] ),
        .Q(\ctrl_reg[buf_req]__0 ));
  FDCE \ctrl_reg[buf_sync] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[buf_sync] ),
        .Q(\ctrl_reg[buf_sync]__0 ));
  FDCE \ctrl_reg[idx][0] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(Q[4]),
        .Q(in9[6]));
  FDCE \ctrl_reg[idx][1] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(Q[5]),
        .Q(in9[7]));
  FDCE \ctrl_reg[ofs_ext][0] 
       (.C(clk),
        .CE(\ctrl[ofs_ext][4]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[ofs_ext] [0]),
        .Q(\ctrl_reg[ofs_ext] [0]));
  FDCE \ctrl_reg[ofs_ext][1] 
       (.C(clk),
        .CE(\ctrl[ofs_ext][4]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[ofs_ext] [1]),
        .Q(\ctrl_reg[ofs_ext] [1]));
  FDCE \ctrl_reg[ofs_ext][2] 
       (.C(clk),
        .CE(\ctrl[ofs_ext][4]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[ofs_ext] [2]),
        .Q(\ctrl_reg[ofs_ext] [2]));
  FDCE \ctrl_reg[ofs_ext][3] 
       (.C(clk),
        .CE(\ctrl[ofs_ext][4]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[ofs_ext] [3]),
        .Q(\ctrl_reg[ofs_ext] [3]));
  FDCE \ctrl_reg[ofs_ext][4] 
       (.C(clk),
        .CE(\ctrl[ofs_ext][4]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[ofs_ext] [4]),
        .Q(\ctrl_reg[ofs_ext] [4]));
  FDCE \ctrl_reg[ofs_int][0] 
       (.C(clk),
        .CE(\ctrl[ofs_int][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[ofs_int] [0]),
        .Q(p_0_in[2]));
  FDCE \ctrl_reg[ofs_int][1] 
       (.C(clk),
        .CE(\ctrl[ofs_int][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[ofs_int] [1]),
        .Q(p_0_in[3]));
  FDCE \ctrl_reg[ofs_int][2] 
       (.C(clk),
        .CE(\ctrl[ofs_int][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[ofs_int] [2]),
        .Q(p_0_in[4]));
  FDCE \ctrl_reg[ofs_int][3] 
       (.C(clk),
        .CE(\ctrl[ofs_int][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[ofs_int] [3]),
        .Q(p_0_in[5]));
  FDCE \ctrl_reg[tag][0] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(Q[6]),
        .Q(in9[8]));
  FDCE \ctrl_reg[tag][10] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(Q[16]),
        .Q(in9[18]));
  FDCE \ctrl_reg[tag][11] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(Q[17]),
        .Q(in9[19]));
  FDCE \ctrl_reg[tag][12] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(Q[18]),
        .Q(in9[20]));
  FDCE \ctrl_reg[tag][13] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(Q[19]),
        .Q(in9[21]));
  FDCE \ctrl_reg[tag][14] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(Q[20]),
        .Q(in9[22]));
  FDCE \ctrl_reg[tag][15] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(Q[21]),
        .Q(in9[23]));
  FDCE \ctrl_reg[tag][16] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(Q[22]),
        .Q(in9[24]));
  FDCE \ctrl_reg[tag][17] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(Q[23]),
        .Q(in9[25]));
  FDCE \ctrl_reg[tag][18] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(Q[24]),
        .Q(in9[26]));
  FDCE \ctrl_reg[tag][19] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(Q[25]),
        .Q(in9[27]));
  FDCE \ctrl_reg[tag][1] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(Q[7]),
        .Q(in9[9]));
  FDCE \ctrl_reg[tag][20] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(Q[26]),
        .Q(in9[28]));
  FDCE \ctrl_reg[tag][21] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(Q[27]),
        .Q(in9[29]));
  FDCE \ctrl_reg[tag][22] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(Q[28]),
        .Q(in9[30]));
  FDCE \ctrl_reg[tag][23] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(Q[29]),
        .Q(in9[31]));
  FDCE \ctrl_reg[tag][2] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(Q[8]),
        .Q(in9[10]));
  FDCE \ctrl_reg[tag][3] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(Q[9]),
        .Q(in9[11]));
  FDCE \ctrl_reg[tag][4] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(Q[10]),
        .Q(in9[12]));
  FDCE \ctrl_reg[tag][5] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(Q[11]),
        .Q(in9[13]));
  FDCE \ctrl_reg[tag][6] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(Q[12]),
        .Q(in9[14]));
  FDCE \ctrl_reg[tag][7] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(Q[13]),
        .Q(in9[15]));
  FDCE \ctrl_reg[tag][8] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(Q[14]),
        .Q(in9[16]));
  FDCE \ctrl_reg[tag][9] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(Q[15]),
        .Q(in9[17]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ipb_reg_0_1_0_5_i_9
       (.I0(\ctrl_reg[state] [1]),
        .I1(\ctrl_reg[state] [2]),
        .O(ipb_reg_0_1_0_5_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \keeper[lock]_i_2 
       (.I0(\ctrl_reg[state] [0]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [2]),
        .O(\FSM_sequential_ctrl_reg[state][0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFF2A0000002A)) 
    \locked[1]_i_1 
       (.I0(\ctrl_reg[state] [2]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\locked_reg[1]_0 ),
        .I4(\locked_reg[1]_1 ),
        .I5(p_1_in),
        .O(\FSM_sequential_ctrl_reg[state][2]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cache_memory neorv32_cache_memory_inst
       (.E(E),
        .\FSM_sequential_ctrl_reg[state][0] (\FSM_sequential_ctrl_reg[state][0]_0 ),
        .\FSM_sequential_ctrl_reg[state][0]_0 (neorv32_cache_memory_inst_n_62),
        .\FSM_sequential_ctrl_reg[state][2] (\ctrl_reg[buf_dir_n_0_] ),
        .\FSM_sequential_ctrl_reg[state][2]_0 (\FSM_sequential_ctrl[state][2]_i_4_n_0 ),
        .Q(Q),
        .\amo_rsp[data] (\amo_rsp[data] ),
        .clk(clk),
        .\cpu_i_rsp[0][data] (\cpu_i_rsp[0][data] ),
        .\ctrl_reg[state] (\ctrl_reg[state] ),
        .data_i(data_i),
        .\exe_engine_reg[ir][29] (ipb_reg_0_1_0_5_i_9_n_0),
        .\exe_engine_reg[ir][29]_0 (\exe_engine_reg[ir][29] ),
        .\fetch_reg[pc][31] (\fetch_reg[pc][31] [27:4]),
        .\icache_req[0][addr] (\icache_req[0][addr] ),
        .\icache_rsp[0][ack] (\icache_rsp[0][ack] ),
        .\icache_rsp[0][err] (\icache_rsp[0][err] ),
        .in9(in9),
        .p_0_in5_out(p_0_in5_out),
        .\rdata_reg[0] (p_0_in),
        .\rdata_reg[7] (\rdata_reg[7] ),
        .\rdata_reg[7]_0 (\rdata_reg[7]_0 ),
        .\rdata_reg[7]_1 (\rdata_reg[7]_1 ),
        .rstn_sys(rstn_sys),
        .wdata_i(wdata_i),
        .we_i(we_i));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \request_reg_enabled.device_req_o[addr][2]_i_2 
       (.I0(Q[0]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\ctrl_reg[ofs_ext] [0]),
        .O(\fetch_reg[pc][31] [0]));
  LUT5 #(
    .INIT(32'h14541050)) 
    \request_reg_enabled.device_req_o[addr][31]_i_16 
       (.I0(\ctrl_reg[state] [0]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[ofs_ext] [4]),
        .I4(\ctrl_reg[buf_dir_n_0_] ),
        .O(\icache_req[0][stb] ));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \request_reg_enabled.device_req_o[addr][3]_i_2 
       (.I0(Q[1]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\ctrl_reg[ofs_ext] [1]),
        .O(\fetch_reg[pc][31] [1]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \request_reg_enabled.device_req_o[addr][4]_i_2 
       (.I0(Q[2]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\ctrl_reg[ofs_ext] [2]),
        .O(\fetch_reg[pc][31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \request_reg_enabled.device_req_o[addr][5]_i_2 
       (.I0(Q[3]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\ctrl_reg[ofs_ext] [3]),
        .O(\fetch_reg[pc][31] [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \request_reg_enabled.device_req_o[addr][6]_i_1 
       (.I0(\icache_req[0][addr] [6]),
        .I1(\request_reg_enabled.device_req_o_reg[addr][7] [0]),
        .I2(D),
        .O(addr_i[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \request_reg_enabled.device_req_o[addr][7]_i_1 
       (.I0(\icache_req[0][addr] [7]),
        .I1(\request_reg_enabled.device_req_o_reg[addr][7] [1]),
        .I2(D),
        .O(addr_i[1]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h2A002AFF)) 
    \request_reg_enabled.device_req_o[lock]_i_1 
       (.I0(\ctrl_reg[state] [2]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(D),
        .I4(\request_reg_enabled.device_req_o_reg[lock] ),
        .O(\bus_req_i[lock] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAFEEFFAA)) 
    \request_reg_enabled.device_req_o[meta][0]_i_2 
       (.I0(b_req_reg),
        .I1(\ctrl_reg[buf_dir_n_0_] ),
        .I2(\ctrl_reg[ofs_ext] [4]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\ctrl_reg[state] [1]),
        .I5(\ctrl_reg[state] [0]),
        .O(state_nxt0));
endmodule

(* ORIG_REF_NAME = "neorv32_cache" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cache__parameterized0
   (D,
    \bus_req_i[rw] ,
    \FSM_onehot_keeper_reg[state][0] ,
    \mar_reg[30] ,
    E,
    \mar_reg[7] ,
    \FSM_sequential_ctrl_reg[state][2]_0 ,
    \bus_req_i[burst] ,
    \FSM_sequential_ctrl_reg[state][1]_0 ,
    \dbus_req_o_reg[ben][3] ,
    \cpu_d_rsp[0][ack] ,
    \cpu_d_rsp[0][err] ,
    \cpu_d_rsp[0][data] ,
    \dcache_req[0][stb] ,
    \FSM_sequential_ctrl_reg[state][1]_1 ,
    \rdata_reg[6] ,
    \mar_reg[1] ,
    \mar_reg[1]_0 ,
    en,
    \FSM_onehot_state_reg[1] ,
    wack0,
    clk,
    rstn_sys,
    \ctrl_nxt[buf_dir] ,
    \ctrl_reg[tag][23]_0 ,
    \request_reg_enabled.device_req_o_reg[burst] ,
    \cpu_d_req[0][rw] ,
    \keeper[lock] ,
    \keeper_reg[ext]__0 ,
    \core_req[0][stb] ,
    \icache_req[0][addr] ,
    \locked_reg[0] ,
    \locked_reg[0]_0 ,
    \locked_reg[0]_1 ,
    \request_reg_enabled.device_req_o_reg[burst]_0 ,
    \rdata_reg[8] ,
    \ctrl_reg[ofs_ext][0]_0 ,
    \trap_ctrl_reg[exc_buf][8] ,
    \amo_rsp[data] ,
    \main_req_i[data] ,
    \ctrl_o[lsu_req] ,
    misaligned,
    \ctrl_o[lsu_fence] ,
    \rdata_o_reg[0] ,
    \rdata_o_reg[0]_0 ,
    \rdata_o_reg[1] ,
    \rdata_o_reg[2] ,
    \rdata_o_reg[3] ,
    \rdata_o_reg[4] ,
    \rdata_o_reg[5] ,
    \rdata_o_reg[6] ,
    \rdata_o_reg[24] ,
    \rdata_o_reg[24]_0 );
  output [29:0]D;
  output \bus_req_i[rw] ;
  output \FSM_onehot_keeper_reg[state][0] ;
  output \mar_reg[30] ;
  output [0:0]E;
  output [1:0]\mar_reg[7] ;
  output \FSM_sequential_ctrl_reg[state][2]_0 ;
  output \bus_req_i[burst] ;
  output \FSM_sequential_ctrl_reg[state][1]_0 ;
  output [3:0]\dbus_req_o_reg[ben][3] ;
  output \cpu_d_rsp[0][ack] ;
  output \cpu_d_rsp[0][err] ;
  output [24:0]\cpu_d_rsp[0][data] ;
  output \dcache_req[0][stb] ;
  output \FSM_sequential_ctrl_reg[state][1]_1 ;
  output [20:0]\rdata_reg[6] ;
  output \mar_reg[1] ;
  output \mar_reg[1]_0 ;
  output [3:0]en;
  output [0:0]\FSM_onehot_state_reg[1] ;
  output wack0;
  input clk;
  input rstn_sys;
  input \ctrl_nxt[buf_dir] ;
  input [31:0]\ctrl_reg[tag][23]_0 ;
  input [0:0]\request_reg_enabled.device_req_o_reg[burst] ;
  input \cpu_d_req[0][rw] ;
  input \keeper[lock] ;
  input \keeper_reg[ext]__0 ;
  input \core_req[0][stb] ;
  input [27:0]\icache_req[0][addr] ;
  input \locked_reg[0] ;
  input \locked_reg[0]_0 ;
  input \locked_reg[0]_1 ;
  input \request_reg_enabled.device_req_o_reg[burst]_0 ;
  input [3:0]\rdata_reg[8] ;
  input \ctrl_reg[ofs_ext][0]_0 ;
  input \trap_ctrl_reg[exc_buf][8] ;
  input [31:0]\amo_rsp[data] ;
  input [31:0]\main_req_i[data] ;
  input \ctrl_o[lsu_req] ;
  input misaligned;
  input \ctrl_o[lsu_fence] ;
  input \rdata_o_reg[0] ;
  input \rdata_o_reg[0]_0 ;
  input \rdata_o_reg[1] ;
  input \rdata_o_reg[2] ;
  input \rdata_o_reg[3] ;
  input \rdata_o_reg[4] ;
  input \rdata_o_reg[5] ;
  input \rdata_o_reg[6] ;
  input \rdata_o_reg[24] ;
  input \rdata_o_reg[24]_0 ;

  wire [29:0]D;
  wire [0:0]E;
  wire \FSM_onehot_keeper_reg[state][0] ;
  wire [0:0]\FSM_onehot_state_reg[1] ;
  wire \FSM_sequential_ctrl[state][0]_i_1__0_n_0 ;
  wire \FSM_sequential_ctrl[state][0]_i_2__0_n_0 ;
  wire \FSM_sequential_ctrl[state][0]_i_3_n_0 ;
  wire \FSM_sequential_ctrl[state][1]_i_1__0_n_0 ;
  wire \FSM_sequential_ctrl[state][1]_i_2__0_n_0 ;
  wire \FSM_sequential_ctrl[state][2]_i_3__0_n_0 ;
  wire \FSM_sequential_ctrl[state][2]_i_4__0_n_0 ;
  wire \FSM_sequential_ctrl[state][2]_i_5__0_n_0 ;
  wire \FSM_sequential_ctrl_reg[state][1]_0 ;
  wire \FSM_sequential_ctrl_reg[state][1]_1 ;
  wire \FSM_sequential_ctrl_reg[state][2]_0 ;
  wire [31:0]\amo_rsp[data] ;
  wire \bus_req_i[burst] ;
  wire \bus_req_i[rw] ;
  wire clk;
  wire \core_req[0][stb] ;
  wire \cpu_d_req[0][rw] ;
  wire \cpu_d_rsp[0][ack] ;
  wire [24:0]\cpu_d_rsp[0][data] ;
  wire \cpu_d_rsp[0][err] ;
  wire \ctrl[buf_dir]_i_3__0_n_0 ;
  wire \ctrl[ofs_ext][4]_i_1__0_n_0 ;
  wire \ctrl[ofs_int][3]_i_1__0_n_0 ;
  wire \ctrl_nxt[buf_dir] ;
  wire \ctrl_nxt[buf_req] ;
  wire \ctrl_nxt[buf_sync] ;
  wire [4:0]\ctrl_nxt[ofs_ext] ;
  wire [3:0]\ctrl_nxt[ofs_int] ;
  wire \ctrl_nxt[tag] ;
  wire \ctrl_o[lsu_fence] ;
  wire \ctrl_o[lsu_req] ;
  wire \ctrl_reg[buf_dir_n_0_] ;
  wire \ctrl_reg[buf_req]__0 ;
  wire \ctrl_reg[buf_sync]__0 ;
  wire [4:0]\ctrl_reg[ofs_ext] ;
  wire \ctrl_reg[ofs_ext][0]_0 ;
  wire [2:0]\ctrl_reg[state] ;
  wire [31:0]\ctrl_reg[tag][23]_0 ;
  wire [3:0]\dbus_req_o_reg[ben][3] ;
  wire [31:15]\dcache_req[0][addr] ;
  wire \dcache_req[0][stb] ;
  wire [3:0]en;
  wire [27:0]\icache_req[0][addr] ;
  wire [31:6]in10;
  wire \keeper[ext]_i_2_n_0 ;
  wire \keeper[ext]_i_3_n_0 ;
  wire \keeper[ext]_i_4_n_0 ;
  wire \keeper[lock] ;
  wire \keeper_reg[ext]__0 ;
  wire \locked_reg[0] ;
  wire \locked_reg[0]_0 ;
  wire \locked_reg[0]_1 ;
  wire [31:0]\main_req_i[data] ;
  wire \mar_reg[1] ;
  wire \mar_reg[1]_0 ;
  wire \mar_reg[30] ;
  wire [1:0]\mar_reg[7] ;
  wire misaligned;
  wire neorv32_cache_memory_inst_n_64;
  wire [5:2]p_0_in;
  wire \rdata_o[30]_i_2_n_0 ;
  wire \rdata_o[30]_i_3_n_0 ;
  wire \rdata_o_reg[0] ;
  wire \rdata_o_reg[0]_0 ;
  wire \rdata_o_reg[1] ;
  wire \rdata_o_reg[24] ;
  wire \rdata_o_reg[24]_0 ;
  wire \rdata_o_reg[2] ;
  wire \rdata_o_reg[3] ;
  wire \rdata_o_reg[4] ;
  wire \rdata_o_reg[5] ;
  wire \rdata_o_reg[6] ;
  wire [20:0]\rdata_reg[6] ;
  wire [3:0]\rdata_reg[8] ;
  wire \request_reg_enabled.device_req_o[addr][31]_i_11_n_0 ;
  wire \request_reg_enabled.device_req_o[addr][31]_i_12_n_0 ;
  wire \request_reg_enabled.device_req_o[addr][31]_i_13_n_0 ;
  wire \request_reg_enabled.device_req_o[addr][31]_i_14_n_0 ;
  wire \request_reg_enabled.device_req_o[addr][31]_i_15_n_0 ;
  wire \request_reg_enabled.device_req_o[addr][31]_i_5_n_0 ;
  wire \request_reg_enabled.device_req_o[addr][31]_i_6_n_0 ;
  wire \request_reg_enabled.device_req_o[addr][31]_i_7_n_0 ;
  wire \request_reg_enabled.device_req_o[addr][31]_i_8_n_0 ;
  wire [0:0]\request_reg_enabled.device_req_o_reg[burst] ;
  wire \request_reg_enabled.device_req_o_reg[burst]_0 ;
  wire rstn_sys;
  wire \trap_ctrl_reg[exc_buf][8] ;
  wire wack0;

  LUT6 #(
    .INIT(64'hFFAAFFFFFFBA0000)) 
    \FSM_sequential_ctrl[state][0]_i_1__0 
       (.I0(\FSM_sequential_ctrl[state][0]_i_2__0_n_0 ),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[buf_sync]__0 ),
        .I3(\FSM_sequential_ctrl[state][0]_i_3_n_0 ),
        .I4(\FSM_sequential_ctrl[state][2]_i_4__0_n_0 ),
        .I5(\ctrl_reg[state] [0]),
        .O(\FSM_sequential_ctrl[state][0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h000F0E00)) 
    \FSM_sequential_ctrl[state][0]_i_2__0 
       (.I0(\ctrl_reg[buf_dir_n_0_] ),
        .I1(\cpu_d_req[0][rw] ),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [2]),
        .O(\FSM_sequential_ctrl[state][0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \FSM_sequential_ctrl[state][0]_i_3 
       (.I0(p_0_in[2]),
        .I1(p_0_in[3]),
        .I2(p_0_in[4]),
        .I3(p_0_in[5]),
        .I4(\ctrl_reg[state] [0]),
        .I5(\ctrl_reg[state] [2]),
        .O(\FSM_sequential_ctrl[state][0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAFFAA00)) 
    \FSM_sequential_ctrl[state][1]_i_1__0 
       (.I0(\FSM_sequential_ctrl[state][1]_i_2__0_n_0 ),
        .I1(\FSM_sequential_ctrl[state][2]_i_3__0_n_0 ),
        .I2(\ctrl_reg[state] [2]),
        .I3(\FSM_sequential_ctrl[state][2]_i_4__0_n_0 ),
        .I4(\ctrl_reg[state] [1]),
        .O(\FSM_sequential_ctrl[state][1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hC3C1C3C1C3C1C0C1)) 
    \FSM_sequential_ctrl[state][1]_i_2__0 
       (.I0(\ctrl_reg[buf_sync]__0 ),
        .I1(\ctrl_reg[state] [2]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[buf_dir_n_0_] ),
        .I5(\cpu_d_req[0][rw] ),
        .O(\FSM_sequential_ctrl[state][1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_sequential_ctrl[state][2]_i_3__0 
       (.I0(p_0_in[5]),
        .I1(p_0_in[4]),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .O(\FSM_sequential_ctrl[state][2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEFBFEFBFBEEBBEE)) 
    \FSM_sequential_ctrl[state][2]_i_4__0 
       (.I0(\FSM_sequential_ctrl[state][2]_i_5__0_n_0 ),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[ofs_ext][0]_0 ),
        .I3(\ctrl_reg[state] [2]),
        .I4(\FSM_sequential_ctrl[state][2]_i_3__0_n_0 ),
        .I5(\ctrl_reg[state] [0]),
        .O(\FSM_sequential_ctrl[state][2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0302030303020302)) 
    \FSM_sequential_ctrl[state][2]_i_5__0 
       (.I0(\ctrl_reg[buf_sync]__0 ),
        .I1(\ctrl_reg[state] [2]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[buf_req]__0 ),
        .I4(misaligned),
        .I5(\ctrl_o[lsu_req] ),
        .O(\FSM_sequential_ctrl[state][2]_i_5__0_n_0 ));
  (* FSM_ENCODED_STATES = "s_download_wait:101,s_download_run:110,s_check:010,s_clear:001,s_direct_rsp:011,s_download_start:100,s_idle:000,s_done:111" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_ctrl_reg[state][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_sequential_ctrl[state][0]_i_1__0_n_0 ),
        .Q(\ctrl_reg[state] [0]));
  (* FSM_ENCODED_STATES = "s_download_wait:101,s_download_run:110,s_check:010,s_clear:001,s_direct_rsp:011,s_download_start:100,s_idle:000,s_done:111" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_ctrl_reg[state][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_sequential_ctrl[state][1]_i_1__0_n_0 ),
        .Q(\ctrl_reg[state] [1]));
  (* FSM_ENCODED_STATES = "s_download_wait:101,s_download_run:110,s_check:010,s_clear:001,s_direct_rsp:011,s_download_start:100,s_idle:000,s_done:111" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_ctrl_reg[state][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(neorv32_cache_memory_inst_n_64),
        .Q(\ctrl_reg[state] [2]));
  LUT6 #(
    .INIT(64'h1010101000001000)) 
    \ctrl[buf_dir]_i_2__0 
       (.I0(\ctrl_reg[state] [1]),
        .I1(\ctrl_reg[buf_sync]__0 ),
        .I2(\ctrl[buf_dir]_i_3__0_n_0 ),
        .I3(\ctrl_o[lsu_req] ),
        .I4(misaligned),
        .I5(\ctrl_reg[buf_req]__0 ),
        .O(\FSM_sequential_ctrl_reg[state][1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ctrl[buf_dir]_i_3__0 
       (.I0(\ctrl_reg[state] [0]),
        .I1(\ctrl_reg[state] [2]),
        .O(\ctrl[buf_dir]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hF2F2F2F2F2F200F2)) 
    \ctrl[buf_req]_i_1__0 
       (.I0(\ctrl_o[lsu_req] ),
        .I1(misaligned),
        .I2(\ctrl_reg[buf_req]__0 ),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [0]),
        .I5(\ctrl_reg[state] [2]),
        .O(\ctrl_nxt[buf_req] ));
  LUT5 #(
    .INIT(32'hFFF3AAA2)) 
    \ctrl[buf_sync]_i_1__0 
       (.I0(\ctrl_reg[buf_sync]__0 ),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\ctrl_o[lsu_fence] ),
        .O(\ctrl_nxt[buf_sync] ));
  LUT3 #(
    .INIT(8'h10)) 
    \ctrl[idx][1]_i_1__0 
       (.I0(\ctrl_reg[state] [2]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .O(\ctrl_nxt[tag] ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ctrl[ofs_ext][0]_i_1__0 
       (.I0(\ctrl_reg[state] [2]),
        .I1(\ctrl_reg[ofs_ext] [0]),
        .O(\ctrl_nxt[ofs_ext] [0]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \ctrl[ofs_ext][1]_i_1__0 
       (.I0(\ctrl_reg[state] [2]),
        .I1(\ctrl_reg[ofs_ext] [0]),
        .I2(\ctrl_reg[ofs_ext] [1]),
        .O(\ctrl_nxt[ofs_ext] [1]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \ctrl[ofs_ext][2]_i_1__0 
       (.I0(\ctrl_reg[ofs_ext] [0]),
        .I1(\ctrl_reg[ofs_ext] [1]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[ofs_ext] [2]),
        .O(\ctrl_nxt[ofs_ext] [2]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \ctrl[ofs_ext][3]_i_1__0 
       (.I0(\ctrl_reg[ofs_ext] [1]),
        .I1(\ctrl_reg[ofs_ext] [0]),
        .I2(\ctrl_reg[ofs_ext] [2]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\ctrl_reg[ofs_ext] [3]),
        .O(\ctrl_nxt[ofs_ext] [3]));
  LUT5 #(
    .INIT(32'h050FC000)) 
    \ctrl[ofs_ext][4]_i_1__0 
       (.I0(\ctrl_reg[ofs_ext] [4]),
        .I1(\ctrl_reg[ofs_ext][0]_0 ),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\ctrl_reg[state] [1]),
        .O(\ctrl[ofs_ext][4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \ctrl[ofs_ext][4]_i_2__0 
       (.I0(\ctrl_reg[ofs_ext] [2]),
        .I1(\ctrl_reg[ofs_ext] [0]),
        .I2(\ctrl_reg[ofs_ext] [1]),
        .I3(\ctrl_reg[ofs_ext] [3]),
        .I4(\ctrl_reg[state] [2]),
        .I5(\ctrl_reg[ofs_ext] [4]),
        .O(\ctrl_nxt[ofs_ext] [4]));
  LUT2 #(
    .INIT(4'h2)) 
    \ctrl[ofs_int][0]_i_1__0 
       (.I0(\ctrl_reg[state] [2]),
        .I1(p_0_in[2]),
        .O(\ctrl_nxt[ofs_int] [0]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \ctrl[ofs_int][1]_i_1__0 
       (.I0(p_0_in[2]),
        .I1(\ctrl_reg[state] [2]),
        .I2(p_0_in[3]),
        .O(\ctrl_nxt[ofs_int] [1]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \ctrl[ofs_int][2]_i_1__0 
       (.I0(p_0_in[3]),
        .I1(p_0_in[2]),
        .I2(\ctrl_reg[state] [2]),
        .I3(p_0_in[4]),
        .O(\ctrl_nxt[ofs_int] [2]));
  LUT4 #(
    .INIT(16'h08B0)) 
    \ctrl[ofs_int][3]_i_1__0 
       (.I0(\ctrl_reg[ofs_ext][0]_0 ),
        .I1(\ctrl_reg[state] [2]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [0]),
        .O(\ctrl[ofs_int][3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \ctrl[ofs_int][3]_i_2__0 
       (.I0(p_0_in[2]),
        .I1(p_0_in[3]),
        .I2(p_0_in[4]),
        .I3(\ctrl_reg[state] [2]),
        .I4(p_0_in[5]),
        .O(\ctrl_nxt[ofs_int] [3]));
  FDCE \ctrl_reg[buf_dir] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[buf_dir] ),
        .Q(\ctrl_reg[buf_dir_n_0_] ));
  FDCE \ctrl_reg[buf_req] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[buf_req] ),
        .Q(\ctrl_reg[buf_req]__0 ));
  FDCE \ctrl_reg[buf_sync] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[buf_sync] ),
        .Q(\ctrl_reg[buf_sync]__0 ));
  FDCE \ctrl_reg[idx][0] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[tag][23]_0 [6]),
        .Q(in10[6]));
  FDCE \ctrl_reg[idx][1] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[tag][23]_0 [7]),
        .Q(in10[7]));
  FDCE \ctrl_reg[ofs_ext][0] 
       (.C(clk),
        .CE(\ctrl[ofs_ext][4]_i_1__0_n_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[ofs_ext] [0]),
        .Q(\ctrl_reg[ofs_ext] [0]));
  FDCE \ctrl_reg[ofs_ext][1] 
       (.C(clk),
        .CE(\ctrl[ofs_ext][4]_i_1__0_n_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[ofs_ext] [1]),
        .Q(\ctrl_reg[ofs_ext] [1]));
  FDCE \ctrl_reg[ofs_ext][2] 
       (.C(clk),
        .CE(\ctrl[ofs_ext][4]_i_1__0_n_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[ofs_ext] [2]),
        .Q(\ctrl_reg[ofs_ext] [2]));
  FDCE \ctrl_reg[ofs_ext][3] 
       (.C(clk),
        .CE(\ctrl[ofs_ext][4]_i_1__0_n_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[ofs_ext] [3]),
        .Q(\ctrl_reg[ofs_ext] [3]));
  FDCE \ctrl_reg[ofs_ext][4] 
       (.C(clk),
        .CE(\ctrl[ofs_ext][4]_i_1__0_n_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[ofs_ext] [4]),
        .Q(\ctrl_reg[ofs_ext] [4]));
  FDCE \ctrl_reg[ofs_int][0] 
       (.C(clk),
        .CE(\ctrl[ofs_int][3]_i_1__0_n_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[ofs_int] [0]),
        .Q(p_0_in[2]));
  FDCE \ctrl_reg[ofs_int][1] 
       (.C(clk),
        .CE(\ctrl[ofs_int][3]_i_1__0_n_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[ofs_int] [1]),
        .Q(p_0_in[3]));
  FDCE \ctrl_reg[ofs_int][2] 
       (.C(clk),
        .CE(\ctrl[ofs_int][3]_i_1__0_n_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[ofs_int] [2]),
        .Q(p_0_in[4]));
  FDCE \ctrl_reg[ofs_int][3] 
       (.C(clk),
        .CE(\ctrl[ofs_int][3]_i_1__0_n_0 ),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[ofs_int] [3]),
        .Q(p_0_in[5]));
  FDCE \ctrl_reg[tag][0] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[tag][23]_0 [8]),
        .Q(in10[8]));
  FDCE \ctrl_reg[tag][10] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[tag][23]_0 [18]),
        .Q(in10[18]));
  FDCE \ctrl_reg[tag][11] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[tag][23]_0 [19]),
        .Q(in10[19]));
  FDCE \ctrl_reg[tag][12] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[tag][23]_0 [20]),
        .Q(in10[20]));
  FDCE \ctrl_reg[tag][13] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[tag][23]_0 [21]),
        .Q(in10[21]));
  FDCE \ctrl_reg[tag][14] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[tag][23]_0 [22]),
        .Q(in10[22]));
  FDCE \ctrl_reg[tag][15] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[tag][23]_0 [23]),
        .Q(in10[23]));
  FDCE \ctrl_reg[tag][16] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[tag][23]_0 [24]),
        .Q(in10[24]));
  FDCE \ctrl_reg[tag][17] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[tag][23]_0 [25]),
        .Q(in10[25]));
  FDCE \ctrl_reg[tag][18] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[tag][23]_0 [26]),
        .Q(in10[26]));
  FDCE \ctrl_reg[tag][19] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[tag][23]_0 [27]),
        .Q(in10[27]));
  FDCE \ctrl_reg[tag][1] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[tag][23]_0 [9]),
        .Q(in10[9]));
  FDCE \ctrl_reg[tag][20] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[tag][23]_0 [28]),
        .Q(in10[28]));
  FDCE \ctrl_reg[tag][21] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[tag][23]_0 [29]),
        .Q(in10[29]));
  FDCE \ctrl_reg[tag][22] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[tag][23]_0 [30]),
        .Q(in10[30]));
  FDCE \ctrl_reg[tag][23] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[tag][23]_0 [31]),
        .Q(in10[31]));
  FDCE \ctrl_reg[tag][2] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[tag][23]_0 [10]),
        .Q(in10[10]));
  FDCE \ctrl_reg[tag][3] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[tag][23]_0 [11]),
        .Q(in10[11]));
  FDCE \ctrl_reg[tag][4] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[tag][23]_0 [12]),
        .Q(in10[12]));
  FDCE \ctrl_reg[tag][5] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[tag][23]_0 [13]),
        .Q(in10[13]));
  FDCE \ctrl_reg[tag][6] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[tag][23]_0 [14]),
        .Q(in10[14]));
  FDCE \ctrl_reg[tag][7] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[tag][23]_0 [15]),
        .Q(in10[15]));
  FDCE \ctrl_reg[tag][8] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[tag][23]_0 [16]),
        .Q(in10[16]));
  FDCE \ctrl_reg[tag][9] 
       (.C(clk),
        .CE(\ctrl_nxt[tag] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[tag][23]_0 [17]),
        .Q(in10[17]));
  LUT6 #(
    .INIT(64'h00FEFFFF00FE0000)) 
    \keeper[ext]_i_1 
       (.I0(\request_reg_enabled.device_req_o[addr][31]_i_8_n_0 ),
        .I1(\keeper[ext]_i_2_n_0 ),
        .I2(\request_reg_enabled.device_req_o[addr][31]_i_5_n_0 ),
        .I3(\mar_reg[30] ),
        .I4(\keeper[lock] ),
        .I5(\keeper_reg[ext]__0 ),
        .O(\FSM_onehot_keeper_reg[state][0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \keeper[ext]_i_2 
       (.I0(D[20]),
        .I1(D[24]),
        .I2(D[14]),
        .I3(D[28]),
        .I4(\keeper[ext]_i_3_n_0 ),
        .I5(\keeper[ext]_i_4_n_0 ),
        .O(\keeper[ext]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \keeper[ext]_i_3 
       (.I0(\dcache_req[0][addr] [23]),
        .I1(\icache_req[0][addr] [19]),
        .I2(\request_reg_enabled.device_req_o_reg[burst] ),
        .I3(\dcache_req[0][addr] [25]),
        .I4(\icache_req[0][addr] [21]),
        .O(\keeper[ext]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \keeper[ext]_i_4 
       (.I0(\dcache_req[0][addr] [18]),
        .I1(\icache_req[0][addr] [14]),
        .I2(\request_reg_enabled.device_req_o_reg[burst] ),
        .I3(\dcache_req[0][addr] [28]),
        .I4(\icache_req[0][addr] [24]),
        .O(\keeper[ext]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF2A0000002A)) 
    \locked[0]_i_1 
       (.I0(\ctrl_reg[state] [2]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\locked_reg[0] ),
        .I4(\locked_reg[0]_0 ),
        .I5(\locked_reg[0]_1 ),
        .O(\FSM_sequential_ctrl_reg[state][2]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cache_memory_8 neorv32_cache_memory_inst
       (.\FSM_sequential_ctrl_reg[state][1] (neorv32_cache_memory_inst_n_64),
        .\FSM_sequential_ctrl_reg[state][2] (\ctrl_reg[buf_dir_n_0_] ),
        .\FSM_sequential_ctrl_reg[state][2]_0 (\FSM_sequential_ctrl[state][2]_i_3__0_n_0 ),
        .\FSM_sequential_ctrl_reg[state][2]_1 (\FSM_sequential_ctrl[state][2]_i_4__0_n_0 ),
        .Q(p_0_in),
        .addr_i(\mar_reg[7] ),
        .\amo_rsp[data] (\amo_rsp[data] ),
        .clk(clk),
        .\cpu_d_req[0][rw] (\cpu_d_req[0][rw] ),
        .\cpu_d_rsp[0][ack] (\cpu_d_rsp[0][ack] ),
        .\cpu_d_rsp[0][data] (\cpu_d_rsp[0][data] ),
        .\cpu_d_rsp[0][err] (\cpu_d_rsp[0][err] ),
        .\ctrl_reg[rf_wb_en] (\ctrl_reg[ofs_ext][0]_0 ),
        .\ctrl_reg[state] (\ctrl_reg[state] ),
        .data_i({\dcache_req[0][addr] [31],\dcache_req[0][addr] [29:21],\dcache_req[0][addr] [18],\dcache_req[0][addr] [15]}),
        .in10(in10),
        .\main_req_i[data] (\main_req_i[data] ),
        .\mar_reg[1] (\mar_reg[1] ),
        .\mar_reg[1]_0 (\mar_reg[1]_0 ),
        .\rdata_o_reg[0] (\rdata_o_reg[0] ),
        .\rdata_o_reg[0]_0 (\rdata_o_reg[0]_0 ),
        .\rdata_o_reg[1] (\rdata_o_reg[1] ),
        .\rdata_o_reg[24] (\rdata_o_reg[24] ),
        .\rdata_o_reg[24]_0 (\rdata_o_reg[24]_0 ),
        .\rdata_o_reg[2] (\rdata_o_reg[2] ),
        .\rdata_o_reg[30] (\rdata_o[30]_i_2_n_0 ),
        .\rdata_o_reg[30]_0 (\rdata_o[30]_i_3_n_0 ),
        .\rdata_o_reg[3] (\rdata_o_reg[3] ),
        .\rdata_o_reg[4] (\rdata_o_reg[4] ),
        .\rdata_o_reg[5] (\rdata_o_reg[5] ),
        .\rdata_o_reg[6] (\rdata_o_reg[6] ),
        .\rdata_reg[6] (\rdata_reg[6] ),
        .\rdata_reg[8] (\rdata_reg[8] ),
        .rstn_sys(rstn_sys),
        .\tag_ff_reg[23]_0 (\ctrl_reg[tag][23]_0 [31:1]),
        .\trap_ctrl_reg[exc_buf][8] (\trap_ctrl_reg[exc_buf][8] ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \rdata_o[30]_i_2 
       (.I0(\ctrl_reg[state] [0]),
        .I1(\ctrl_reg[state] [2]),
        .I2(\ctrl_reg[state] [1]),
        .O(\rdata_o[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \rdata_o[30]_i_3 
       (.I0(\ctrl_reg[state] [1]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [2]),
        .O(\rdata_o[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \rden[0]_i_1 
       (.I0(\request_reg_enabled.device_req_o[addr][31]_i_5_n_0 ),
        .I1(\request_reg_enabled.device_req_o[addr][31]_i_6_n_0 ),
        .I2(\request_reg_enabled.device_req_o[addr][31]_i_7_n_0 ),
        .I3(\request_reg_enabled.device_req_o[addr][31]_i_8_n_0 ),
        .I4(\core_req[0][stb] ),
        .I5(\bus_req_i[rw] ),
        .O(\FSM_onehot_state_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h000080AA)) 
    \request_reg_enabled.device_req_o[addr][0]_i_1 
       (.I0(\ctrl_reg[tag][23]_0 [0]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\request_reg_enabled.device_req_o_reg[burst] ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \request_reg_enabled.device_req_o[addr][10]_i_1 
       (.I0(\icache_req[0][addr] [6]),
        .I1(\ctrl_reg[tag][23]_0 [10]),
        .I2(\FSM_sequential_ctrl_reg[state][1]_0 ),
        .I3(in10[10]),
        .I4(\request_reg_enabled.device_req_o_reg[burst] ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \request_reg_enabled.device_req_o[addr][11]_i_1 
       (.I0(\icache_req[0][addr] [7]),
        .I1(\ctrl_reg[tag][23]_0 [11]),
        .I2(\FSM_sequential_ctrl_reg[state][1]_0 ),
        .I3(in10[11]),
        .I4(\request_reg_enabled.device_req_o_reg[burst] ),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \request_reg_enabled.device_req_o[addr][12]_i_1 
       (.I0(\icache_req[0][addr] [8]),
        .I1(\ctrl_reg[tag][23]_0 [12]),
        .I2(\FSM_sequential_ctrl_reg[state][1]_0 ),
        .I3(in10[12]),
        .I4(\request_reg_enabled.device_req_o_reg[burst] ),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \request_reg_enabled.device_req_o[addr][13]_i_1 
       (.I0(\icache_req[0][addr] [9]),
        .I1(\ctrl_reg[tag][23]_0 [13]),
        .I2(\FSM_sequential_ctrl_reg[state][1]_0 ),
        .I3(in10[13]),
        .I4(\request_reg_enabled.device_req_o_reg[burst] ),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \request_reg_enabled.device_req_o[addr][14]_i_1 
       (.I0(\icache_req[0][addr] [10]),
        .I1(\ctrl_reg[tag][23]_0 [14]),
        .I2(\FSM_sequential_ctrl_reg[state][1]_0 ),
        .I3(in10[14]),
        .I4(\request_reg_enabled.device_req_o_reg[burst] ),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \request_reg_enabled.device_req_o[addr][15]_i_1 
       (.I0(\icache_req[0][addr] [11]),
        .I1(\ctrl_reg[tag][23]_0 [15]),
        .I2(\FSM_sequential_ctrl_reg[state][1]_0 ),
        .I3(in10[15]),
        .I4(\request_reg_enabled.device_req_o_reg[burst] ),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \request_reg_enabled.device_req_o[addr][16]_i_1 
       (.I0(\icache_req[0][addr] [12]),
        .I1(\ctrl_reg[tag][23]_0 [16]),
        .I2(\FSM_sequential_ctrl_reg[state][1]_0 ),
        .I3(in10[16]),
        .I4(\request_reg_enabled.device_req_o_reg[burst] ),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \request_reg_enabled.device_req_o[addr][17]_i_1 
       (.I0(\icache_req[0][addr] [13]),
        .I1(\ctrl_reg[tag][23]_0 [17]),
        .I2(\FSM_sequential_ctrl_reg[state][1]_0 ),
        .I3(in10[17]),
        .I4(\request_reg_enabled.device_req_o_reg[burst] ),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \request_reg_enabled.device_req_o[addr][18]_i_1 
       (.I0(\icache_req[0][addr] [14]),
        .I1(\ctrl_reg[tag][23]_0 [18]),
        .I2(\FSM_sequential_ctrl_reg[state][1]_0 ),
        .I3(in10[18]),
        .I4(\request_reg_enabled.device_req_o_reg[burst] ),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \request_reg_enabled.device_req_o[addr][19]_i_1 
       (.I0(\icache_req[0][addr] [15]),
        .I1(\ctrl_reg[tag][23]_0 [19]),
        .I2(\FSM_sequential_ctrl_reg[state][1]_0 ),
        .I3(in10[19]),
        .I4(\request_reg_enabled.device_req_o_reg[burst] ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h000080AA)) 
    \request_reg_enabled.device_req_o[addr][1]_i_1 
       (.I0(\ctrl_reg[tag][23]_0 [1]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\request_reg_enabled.device_req_o_reg[burst] ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \request_reg_enabled.device_req_o[addr][20]_i_1 
       (.I0(\icache_req[0][addr] [16]),
        .I1(\ctrl_reg[tag][23]_0 [20]),
        .I2(\FSM_sequential_ctrl_reg[state][1]_0 ),
        .I3(in10[20]),
        .I4(\request_reg_enabled.device_req_o_reg[burst] ),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \request_reg_enabled.device_req_o[addr][21]_i_1 
       (.I0(\icache_req[0][addr] [17]),
        .I1(\ctrl_reg[tag][23]_0 [21]),
        .I2(\FSM_sequential_ctrl_reg[state][1]_0 ),
        .I3(in10[21]),
        .I4(\request_reg_enabled.device_req_o_reg[burst] ),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \request_reg_enabled.device_req_o[addr][22]_i_1 
       (.I0(\icache_req[0][addr] [18]),
        .I1(\ctrl_reg[tag][23]_0 [22]),
        .I2(\FSM_sequential_ctrl_reg[state][1]_0 ),
        .I3(in10[22]),
        .I4(\request_reg_enabled.device_req_o_reg[burst] ),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \request_reg_enabled.device_req_o[addr][23]_i_1 
       (.I0(\icache_req[0][addr] [19]),
        .I1(\ctrl_reg[tag][23]_0 [23]),
        .I2(\FSM_sequential_ctrl_reg[state][1]_0 ),
        .I3(in10[23]),
        .I4(\request_reg_enabled.device_req_o_reg[burst] ),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \request_reg_enabled.device_req_o[addr][24]_i_1 
       (.I0(\icache_req[0][addr] [20]),
        .I1(\ctrl_reg[tag][23]_0 [24]),
        .I2(\FSM_sequential_ctrl_reg[state][1]_0 ),
        .I3(in10[24]),
        .I4(\request_reg_enabled.device_req_o_reg[burst] ),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \request_reg_enabled.device_req_o[addr][25]_i_1 
       (.I0(\icache_req[0][addr] [21]),
        .I1(\ctrl_reg[tag][23]_0 [25]),
        .I2(\FSM_sequential_ctrl_reg[state][1]_0 ),
        .I3(in10[25]),
        .I4(\request_reg_enabled.device_req_o_reg[burst] ),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \request_reg_enabled.device_req_o[addr][26]_i_1 
       (.I0(\icache_req[0][addr] [22]),
        .I1(\ctrl_reg[tag][23]_0 [26]),
        .I2(\FSM_sequential_ctrl_reg[state][1]_0 ),
        .I3(in10[26]),
        .I4(\request_reg_enabled.device_req_o_reg[burst] ),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \request_reg_enabled.device_req_o[addr][27]_i_1 
       (.I0(\icache_req[0][addr] [23]),
        .I1(\ctrl_reg[tag][23]_0 [27]),
        .I2(\FSM_sequential_ctrl_reg[state][1]_0 ),
        .I3(in10[27]),
        .I4(\request_reg_enabled.device_req_o_reg[burst] ),
        .O(D[25]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \request_reg_enabled.device_req_o[addr][28]_i_1 
       (.I0(\icache_req[0][addr] [24]),
        .I1(\ctrl_reg[tag][23]_0 [28]),
        .I2(\FSM_sequential_ctrl_reg[state][1]_0 ),
        .I3(in10[28]),
        .I4(\request_reg_enabled.device_req_o_reg[burst] ),
        .O(D[26]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \request_reg_enabled.device_req_o[addr][29]_i_1 
       (.I0(\icache_req[0][addr] [25]),
        .I1(\ctrl_reg[tag][23]_0 [29]),
        .I2(\FSM_sequential_ctrl_reg[state][1]_0 ),
        .I3(in10[29]),
        .I4(\request_reg_enabled.device_req_o_reg[burst] ),
        .O(D[27]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \request_reg_enabled.device_req_o[addr][2]_i_1 
       (.I0(\icache_req[0][addr] [0]),
        .I1(\ctrl_reg[tag][23]_0 [2]),
        .I2(\FSM_sequential_ctrl_reg[state][1]_0 ),
        .I3(\ctrl_reg[ofs_ext] [0]),
        .I4(\request_reg_enabled.device_req_o_reg[burst] ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \request_reg_enabled.device_req_o[addr][30]_i_1 
       (.I0(\icache_req[0][addr] [26]),
        .I1(\ctrl_reg[tag][23]_0 [30]),
        .I2(\FSM_sequential_ctrl_reg[state][1]_0 ),
        .I3(in10[30]),
        .I4(\request_reg_enabled.device_req_o_reg[burst] ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'h2222222222222220)) 
    \request_reg_enabled.device_req_o[addr][31]_i_1 
       (.I0(\core_req[0][stb] ),
        .I1(\mar_reg[30] ),
        .I2(\request_reg_enabled.device_req_o[addr][31]_i_5_n_0 ),
        .I3(\request_reg_enabled.device_req_o[addr][31]_i_6_n_0 ),
        .I4(\request_reg_enabled.device_req_o[addr][31]_i_7_n_0 ),
        .I5(\request_reg_enabled.device_req_o[addr][31]_i_8_n_0 ),
        .O(E));
  LUT5 #(
    .INIT(32'h353FF5FF)) 
    \request_reg_enabled.device_req_o[addr][31]_i_11 
       (.I0(\dcache_req[0][addr] [22]),
        .I1(\icache_req[0][addr] [18]),
        .I2(\request_reg_enabled.device_req_o_reg[burst] ),
        .I3(\dcache_req[0][addr] [28]),
        .I4(\icache_req[0][addr] [24]),
        .O(\request_reg_enabled.device_req_o[addr][31]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h353FF5FF)) 
    \request_reg_enabled.device_req_o[addr][31]_i_12 
       (.I0(\dcache_req[0][addr] [26]),
        .I1(\icache_req[0][addr] [22]),
        .I2(\request_reg_enabled.device_req_o_reg[burst] ),
        .I3(\dcache_req[0][addr] [24]),
        .I4(\icache_req[0][addr] [20]),
        .O(\request_reg_enabled.device_req_o[addr][31]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h353FF5FF)) 
    \request_reg_enabled.device_req_o[addr][31]_i_13 
       (.I0(\dcache_req[0][addr] [27]),
        .I1(\icache_req[0][addr] [23]),
        .I2(\request_reg_enabled.device_req_o_reg[burst] ),
        .I3(\dcache_req[0][addr] [31]),
        .I4(\icache_req[0][addr] [27]),
        .O(\request_reg_enabled.device_req_o[addr][31]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h353FF5FF)) 
    \request_reg_enabled.device_req_o[addr][31]_i_14 
       (.I0(\dcache_req[0][addr] [25]),
        .I1(\icache_req[0][addr] [21]),
        .I2(\request_reg_enabled.device_req_o_reg[burst] ),
        .I3(\dcache_req[0][addr] [29]),
        .I4(\icache_req[0][addr] [25]),
        .O(\request_reg_enabled.device_req_o[addr][31]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h353FF5FF)) 
    \request_reg_enabled.device_req_o[addr][31]_i_15 
       (.I0(\dcache_req[0][addr] [23]),
        .I1(\icache_req[0][addr] [19]),
        .I2(\request_reg_enabled.device_req_o_reg[burst] ),
        .I3(\dcache_req[0][addr] [21]),
        .I4(\icache_req[0][addr] [17]),
        .O(\request_reg_enabled.device_req_o[addr][31]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \request_reg_enabled.device_req_o[addr][31]_i_2 
       (.I0(\icache_req[0][addr] [27]),
        .I1(\ctrl_reg[tag][23]_0 [31]),
        .I2(\FSM_sequential_ctrl_reg[state][1]_0 ),
        .I3(in10[31]),
        .I4(\request_reg_enabled.device_req_o_reg[burst] ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \request_reg_enabled.device_req_o[addr][31]_i_4 
       (.I0(\request_reg_enabled.device_req_o[addr][31]_i_11_n_0 ),
        .I1(D[28]),
        .I2(\request_reg_enabled.device_req_o[addr][31]_i_12_n_0 ),
        .I3(\request_reg_enabled.device_req_o[addr][31]_i_13_n_0 ),
        .I4(\request_reg_enabled.device_req_o[addr][31]_i_14_n_0 ),
        .I5(\request_reg_enabled.device_req_o[addr][31]_i_15_n_0 ),
        .O(\mar_reg[30] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \request_reg_enabled.device_req_o[addr][31]_i_5 
       (.I0(D[27]),
        .I1(D[18]),
        .I2(D[22]),
        .I3(D[29]),
        .I4(D[17]),
        .I5(D[25]),
        .O(\request_reg_enabled.device_req_o[addr][31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \request_reg_enabled.device_req_o[addr][31]_i_6 
       (.I0(D[28]),
        .I1(D[14]),
        .I2(D[24]),
        .I3(D[20]),
        .O(\request_reg_enabled.device_req_o[addr][31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \request_reg_enabled.device_req_o[addr][31]_i_7 
       (.I0(D[26]),
        .I1(D[16]),
        .I2(D[23]),
        .I3(D[21]),
        .O(\request_reg_enabled.device_req_o[addr][31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFE4)) 
    \request_reg_enabled.device_req_o[addr][31]_i_8 
       (.I0(\request_reg_enabled.device_req_o_reg[burst] ),
        .I1(\dcache_req[0][addr] [15]),
        .I2(\icache_req[0][addr] [11]),
        .I3(D[19]),
        .I4(D[15]),
        .O(\request_reg_enabled.device_req_o[addr][31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \request_reg_enabled.device_req_o[addr][31]_i_9 
       (.I0(\ctrl_reg[state] [1]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [2]),
        .O(\FSM_sequential_ctrl_reg[state][1]_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \request_reg_enabled.device_req_o[addr][3]_i_1 
       (.I0(\icache_req[0][addr] [1]),
        .I1(\ctrl_reg[tag][23]_0 [3]),
        .I2(\FSM_sequential_ctrl_reg[state][1]_0 ),
        .I3(\ctrl_reg[ofs_ext] [1]),
        .I4(\request_reg_enabled.device_req_o_reg[burst] ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \request_reg_enabled.device_req_o[addr][4]_i_1 
       (.I0(\icache_req[0][addr] [2]),
        .I1(\ctrl_reg[tag][23]_0 [4]),
        .I2(\FSM_sequential_ctrl_reg[state][1]_0 ),
        .I3(\ctrl_reg[ofs_ext] [2]),
        .I4(\request_reg_enabled.device_req_o_reg[burst] ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \request_reg_enabled.device_req_o[addr][5]_i_1 
       (.I0(\icache_req[0][addr] [3]),
        .I1(\ctrl_reg[tag][23]_0 [5]),
        .I2(\FSM_sequential_ctrl_reg[state][1]_0 ),
        .I3(\ctrl_reg[ofs_ext] [3]),
        .I4(\request_reg_enabled.device_req_o_reg[burst] ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \request_reg_enabled.device_req_o[addr][8]_i_1 
       (.I0(\icache_req[0][addr] [4]),
        .I1(\ctrl_reg[tag][23]_0 [8]),
        .I2(\FSM_sequential_ctrl_reg[state][1]_0 ),
        .I3(in10[8]),
        .I4(\request_reg_enabled.device_req_o_reg[burst] ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \request_reg_enabled.device_req_o[addr][9]_i_1 
       (.I0(\icache_req[0][addr] [5]),
        .I1(\ctrl_reg[tag][23]_0 [9]),
        .I2(\FSM_sequential_ctrl_reg[state][1]_0 ),
        .I3(in10[9]),
        .I4(\request_reg_enabled.device_req_o_reg[burst] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'hEFEEFFEE)) 
    \request_reg_enabled.device_req_o[ben][0]_i_1 
       (.I0(\request_reg_enabled.device_req_o_reg[burst] ),
        .I1(\rdata_reg[8] [0]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\ctrl_reg[state] [1]),
        .O(\dbus_req_o_reg[ben][3] [0]));
  LUT5 #(
    .INIT(32'hEFEEFFEE)) 
    \request_reg_enabled.device_req_o[ben][1]_i_1 
       (.I0(\request_reg_enabled.device_req_o_reg[burst] ),
        .I1(\rdata_reg[8] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\ctrl_reg[state] [1]),
        .O(\dbus_req_o_reg[ben][3] [1]));
  LUT5 #(
    .INIT(32'hEFEEFFEE)) 
    \request_reg_enabled.device_req_o[ben][2]_i_1 
       (.I0(\request_reg_enabled.device_req_o_reg[burst] ),
        .I1(\rdata_reg[8] [2]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\ctrl_reg[state] [1]),
        .O(\dbus_req_o_reg[ben][3] [2]));
  LUT5 #(
    .INIT(32'hEFEEFFEE)) 
    \request_reg_enabled.device_req_o[ben][3]_i_1 
       (.I0(\request_reg_enabled.device_req_o_reg[burst] ),
        .I1(\rdata_reg[8] [3]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\ctrl_reg[state] [1]),
        .O(\dbus_req_o_reg[ben][3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h47447744)) 
    \request_reg_enabled.device_req_o[burst]_i_1 
       (.I0(\request_reg_enabled.device_req_o_reg[burst]_0 ),
        .I1(\request_reg_enabled.device_req_o_reg[burst] ),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\ctrl_reg[state] [1]),
        .O(\bus_req_i[burst] ));
  LUT6 #(
    .INIT(64'h007C007C007C004C)) 
    \request_reg_enabled.device_req_o[meta][0]_i_3 
       (.I0(\ctrl_reg[ofs_ext] [4]),
        .I1(\ctrl_reg[state] [2]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [0]),
        .I4(\cpu_d_req[0][rw] ),
        .I5(\ctrl_reg[buf_dir_n_0_] ),
        .O(\dcache_req[0][stb] ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    spram_reg_0_i_1
       (.I0(\request_reg_enabled.device_req_o[addr][31]_i_5_n_0 ),
        .I1(\request_reg_enabled.device_req_o[addr][31]_i_6_n_0 ),
        .I2(\request_reg_enabled.device_req_o[addr][31]_i_7_n_0 ),
        .I3(\request_reg_enabled.device_req_o[addr][31]_i_8_n_0 ),
        .I4(\core_req[0][stb] ),
        .I5(\dbus_req_o_reg[ben][3] [3]),
        .O(en[3]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    spram_reg_0_i_1__0
       (.I0(\request_reg_enabled.device_req_o[addr][31]_i_5_n_0 ),
        .I1(\request_reg_enabled.device_req_o[addr][31]_i_6_n_0 ),
        .I2(\request_reg_enabled.device_req_o[addr][31]_i_7_n_0 ),
        .I3(\request_reg_enabled.device_req_o[addr][31]_i_8_n_0 ),
        .I4(\core_req[0][stb] ),
        .I5(\dbus_req_o_reg[ben][3] [2]),
        .O(en[2]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    spram_reg_0_i_1__1
       (.I0(\request_reg_enabled.device_req_o[addr][31]_i_5_n_0 ),
        .I1(\request_reg_enabled.device_req_o[addr][31]_i_6_n_0 ),
        .I2(\request_reg_enabled.device_req_o[addr][31]_i_7_n_0 ),
        .I3(\request_reg_enabled.device_req_o[addr][31]_i_8_n_0 ),
        .I4(\core_req[0][stb] ),
        .I5(\dbus_req_o_reg[ben][3] [1]),
        .O(en[1]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    spram_reg_0_i_1__2
       (.I0(\request_reg_enabled.device_req_o[addr][31]_i_5_n_0 ),
        .I1(\request_reg_enabled.device_req_o[addr][31]_i_6_n_0 ),
        .I2(\request_reg_enabled.device_req_o[addr][31]_i_7_n_0 ),
        .I3(\request_reg_enabled.device_req_o[addr][31]_i_8_n_0 ),
        .I4(\core_req[0][stb] ),
        .I5(\dbus_req_o_reg[ben][3] [0]),
        .O(en[0]));
  LUT5 #(
    .INIT(32'h000080AA)) 
    spram_reg_0_i_2
       (.I0(\cpu_d_req[0][rw] ),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\request_reg_enabled.device_req_o_reg[burst] ),
        .O(\bus_req_i[rw] ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    wack_i_1
       (.I0(\request_reg_enabled.device_req_o[addr][31]_i_5_n_0 ),
        .I1(\request_reg_enabled.device_req_o[addr][31]_i_6_n_0 ),
        .I2(\request_reg_enabled.device_req_o[addr][31]_i_7_n_0 ),
        .I3(\request_reg_enabled.device_req_o[addr][31]_i_8_n_0 ),
        .I4(\core_req[0][stb] ),
        .I5(\bus_req_i[rw] ),
        .O(wack0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cache_memory
   (\cpu_i_rsp[0][data] ,
    \FSM_sequential_ctrl_reg[state][0] ,
    E,
    \fetch_reg[pc][31] ,
    \icache_req[0][addr] ,
    wdata_i,
    we_i,
    \FSM_sequential_ctrl_reg[state][0]_0 ,
    clk,
    rstn_sys,
    \ctrl_reg[state] ,
    \FSM_sequential_ctrl_reg[state][2] ,
    \amo_rsp[data] ,
    Q,
    in9,
    \rdata_reg[0] ,
    \icache_rsp[0][err] ,
    \exe_engine_reg[ir][29] ,
    \exe_engine_reg[ir][29]_0 ,
    \icache_rsp[0][ack] ,
    p_0_in5_out,
    \FSM_sequential_ctrl_reg[state][2]_0 ,
    data_i,
    \rdata_reg[7] ,
    \rdata_reg[7]_0 ,
    \rdata_reg[7]_1 );
  output [31:0]\cpu_i_rsp[0][data] ;
  output \FSM_sequential_ctrl_reg[state][0] ;
  output [0:0]E;
  output [23:0]\fetch_reg[pc][31] ;
  output [1:0]\icache_req[0][addr] ;
  output [0:0]wdata_i;
  output we_i;
  output \FSM_sequential_ctrl_reg[state][0]_0 ;
  input clk;
  input rstn_sys;
  input [2:0]\ctrl_reg[state] ;
  input \FSM_sequential_ctrl_reg[state][2] ;
  input [31:0]\amo_rsp[data] ;
  input [29:0]Q;
  input [25:0]in9;
  input [3:0]\rdata_reg[0] ;
  input \icache_rsp[0][err] ;
  input \exe_engine_reg[ir][29] ;
  input \exe_engine_reg[ir][29]_0 ;
  input \icache_rsp[0][ack] ;
  input p_0_in5_out;
  input \FSM_sequential_ctrl_reg[state][2]_0 ;
  input [8:0]data_i;
  input [7:0]\rdata_reg[7] ;
  input [7:0]\rdata_reg[7]_0 ;
  input [7:0]\rdata_reg[7]_1 ;

  wire [0:0]E;
  wire \FSM_sequential_ctrl_reg[state][0] ;
  wire \FSM_sequential_ctrl_reg[state][0]_0 ;
  wire \FSM_sequential_ctrl_reg[state][2] ;
  wire \FSM_sequential_ctrl_reg[state][2]_0 ;
  wire [29:0]Q;
  wire [31:0]\amo_rsp[data] ;
  wire \cache_i[sta_hit] ;
  wire [1:1]\cache_o[we] ;
  wire clk;
  wire [31:0]\cpu_i_rsp[0][data] ;
  wire [2:0]\ctrl_reg[state] ;
  wire [8:0]data_i;
  wire data_stat_mem_n_11;
  wire data_stat_mem_n_12;
  wire data_stat_mem_n_13;
  wire data_stat_mem_n_14;
  wire \exe_engine_reg[ir][29] ;
  wire \exe_engine_reg[ir][29]_0 ;
  wire [23:0]\fetch_reg[pc][31] ;
  wire hit_o1;
  wire hit_o1_carry__0_n_1;
  wire hit_o1_carry__0_n_2;
  wire hit_o1_carry__0_n_3;
  wire hit_o1_carry_n_0;
  wire hit_o1_carry_n_1;
  wire hit_o1_carry_n_2;
  wire hit_o1_carry_n_3;
  wire [1:0]\icache_req[0][addr] ;
  wire \icache_rsp[0][ack] ;
  wire \icache_rsp[0][err] ;
  wire [25:0]in9;
  wire p_0_in5_out;
  wire [3:0]\rdata_reg[0] ;
  wire [7:0]\rdata_reg[7] ;
  wire [7:0]\rdata_reg[7]_0 ;
  wire [7:0]\rdata_reg[7]_1 ;
  wire rstn_sys;
  wire [23:0]tag_ff;
  wire tag_memory_n_0;
  wire tag_memory_n_1;
  wire tag_memory_n_2;
  wire tag_memory_n_3;
  wire tag_memory_n_4;
  wire tag_memory_n_5;
  wire tag_memory_n_6;
  wire tag_memory_n_7;
  wire \valid_mem[0]_i_1_n_0 ;
  wire \valid_mem[1]_i_1_n_0 ;
  wire \valid_mem[2]_i_1_n_0 ;
  wire \valid_mem[3]_i_1_n_0 ;
  wire valid_mem_rd;
  wire valid_mem_rd_i_1_n_0;
  wire \valid_mem_reg_n_0_[0] ;
  wire \valid_mem_reg_n_0_[1] ;
  wire \valid_mem_reg_n_0_[2] ;
  wire \valid_mem_reg_n_0_[3] ;
  wire [0:0]wdata_i;
  wire we_i;
  wire [3:0]NLW_hit_o1_carry_O_UNCONNECTED;
  wire [3:0]NLW_hit_o1_carry__0_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_spram__parameterized0 \data_mem_gen[0].data_mem 
       (.E(E),
        .addr_i(\icache_req[0][addr] ),
        .\amo_rsp[data] (\amo_rsp[data] [7:0]),
        .\cache_o[we] (\cache_o[we] ),
        .clk(clk),
        .\cpu_i_rsp[0][data] (\cpu_i_rsp[0][data] [7:0]),
        .\ctrl_reg[state] (\ctrl_reg[state] ),
        .\rdata_reg[7]_0 (\rdata_reg[7] ),
        .\rdata_reg[7]_1 (data_stat_mem_n_14),
        .\rdata_reg[7]_2 (data_stat_mem_n_13),
        .\rdata_reg[7]_3 (data_stat_mem_n_12),
        .\rdata_reg[7]_4 (data_stat_mem_n_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_spram__parameterized0_6 \data_mem_gen[1].data_mem 
       (.E(E),
        .addr_i(\icache_req[0][addr] ),
        .\amo_rsp[data] (\amo_rsp[data] [15:8]),
        .\cache_o[we] (\cache_o[we] ),
        .clk(clk),
        .\cpu_i_rsp[0][data] (\cpu_i_rsp[0][data] [15:8]),
        .\ctrl_reg[state] (\ctrl_reg[state] ),
        .\rdata_reg[0]_0 (data_stat_mem_n_14),
        .\rdata_reg[0]_1 (data_stat_mem_n_13),
        .\rdata_reg[0]_2 (data_stat_mem_n_12),
        .\rdata_reg[0]_3 (data_stat_mem_n_11),
        .\rdata_reg[7]_0 (\rdata_reg[7]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_spram__parameterized0_7 \data_mem_gen[2].data_mem 
       (.E(E),
        .addr_i(\icache_req[0][addr] ),
        .\amo_rsp[data] (\amo_rsp[data] [23:16]),
        .\cache_o[we] (\cache_o[we] ),
        .clk(clk),
        .\cpu_i_rsp[0][data] (\cpu_i_rsp[0][data] [23:16]),
        .\ctrl_reg[state] (\ctrl_reg[state] ),
        .\rdata_reg[7]_0 (\rdata_reg[7]_1 ),
        .\rdata_reg[7]_1 (data_stat_mem_n_14),
        .\rdata_reg[7]_2 (data_stat_mem_n_13),
        .\rdata_reg[7]_3 (data_stat_mem_n_12),
        .\rdata_reg[7]_4 (data_stat_mem_n_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_spram__parameterized1 data_stat_mem
       (.E(E),
        .\FSM_sequential_ctrl_reg[state][0] (\FSM_sequential_ctrl_reg[state][0] ),
        .Q(Q[3:0]),
        .addr_i(\icache_req[0][addr] ),
        .\amo_rsp[data] (\amo_rsp[data] [31:24]),
        .\cache_i[sta_hit] (\cache_i[sta_hit] ),
        .\cache_o[we] (\cache_o[we] ),
        .clk(clk),
        .\cpu_i_rsp[0][data] (\cpu_i_rsp[0][data] [31:24]),
        .\ctrl_reg[state] (\ctrl_reg[state] ),
        .data_i(data_i),
        .\exe_engine_reg[ir][13] (\exe_engine_reg[ir][29] ),
        .\exe_engine_reg[ir][13]_0 (\FSM_sequential_ctrl_reg[state][2] ),
        .\fetch_reg[pc][2] (data_stat_mem_n_14),
        .\fetch_reg[pc][3] (data_stat_mem_n_13),
        .\fetch_reg[pc][4] (data_stat_mem_n_12),
        .\fetch_reg[pc][5] (data_stat_mem_n_11),
        .\icache_rsp[0][err] (\icache_rsp[0][err] ),
        .\rdata_reg[0]_0 (\rdata_reg[0] ),
        .wdata_i(wdata_i));
  CARRY4 hit_o1_carry
       (.CI(1'b0),
        .CO({hit_o1_carry_n_0,hit_o1_carry_n_1,hit_o1_carry_n_2,hit_o1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_o1_carry_O_UNCONNECTED[3:0]),
        .S({tag_memory_n_0,tag_memory_n_1,tag_memory_n_2,tag_memory_n_3}));
  CARRY4 hit_o1_carry__0
       (.CI(hit_o1_carry_n_0),
        .CO({hit_o1,hit_o1_carry__0_n_1,hit_o1_carry__0_n_2,hit_o1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_o1_carry__0_O_UNCONNECTED[3:0]),
        .S({tag_memory_n_4,tag_memory_n_5,tag_memory_n_6,tag_memory_n_7}));
  FDCE \tag_ff_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fetch_reg[pc][31] [0]),
        .Q(tag_ff[0]));
  FDCE \tag_ff_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fetch_reg[pc][31] [10]),
        .Q(tag_ff[10]));
  FDCE \tag_ff_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fetch_reg[pc][31] [11]),
        .Q(tag_ff[11]));
  FDCE \tag_ff_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fetch_reg[pc][31] [12]),
        .Q(tag_ff[12]));
  FDCE \tag_ff_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fetch_reg[pc][31] [13]),
        .Q(tag_ff[13]));
  FDCE \tag_ff_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fetch_reg[pc][31] [14]),
        .Q(tag_ff[14]));
  FDCE \tag_ff_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fetch_reg[pc][31] [15]),
        .Q(tag_ff[15]));
  FDCE \tag_ff_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fetch_reg[pc][31] [16]),
        .Q(tag_ff[16]));
  FDCE \tag_ff_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fetch_reg[pc][31] [17]),
        .Q(tag_ff[17]));
  FDCE \tag_ff_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fetch_reg[pc][31] [18]),
        .Q(tag_ff[18]));
  FDCE \tag_ff_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fetch_reg[pc][31] [19]),
        .Q(tag_ff[19]));
  FDCE \tag_ff_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fetch_reg[pc][31] [1]),
        .Q(tag_ff[1]));
  FDCE \tag_ff_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fetch_reg[pc][31] [20]),
        .Q(tag_ff[20]));
  FDCE \tag_ff_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fetch_reg[pc][31] [21]),
        .Q(tag_ff[21]));
  FDCE \tag_ff_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fetch_reg[pc][31] [22]),
        .Q(tag_ff[22]));
  FDCE \tag_ff_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fetch_reg[pc][31] [23]),
        .Q(tag_ff[23]));
  FDCE \tag_ff_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fetch_reg[pc][31] [2]),
        .Q(tag_ff[2]));
  FDCE \tag_ff_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fetch_reg[pc][31] [3]),
        .Q(tag_ff[3]));
  FDCE \tag_ff_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fetch_reg[pc][31] [4]),
        .Q(tag_ff[4]));
  FDCE \tag_ff_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fetch_reg[pc][31] [5]),
        .Q(tag_ff[5]));
  FDCE \tag_ff_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fetch_reg[pc][31] [6]),
        .Q(tag_ff[6]));
  FDCE \tag_ff_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fetch_reg[pc][31] [7]),
        .Q(tag_ff[7]));
  FDCE \tag_ff_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fetch_reg[pc][31] [8]),
        .Q(tag_ff[8]));
  FDCE \tag_ff_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fetch_reg[pc][31] [9]),
        .Q(tag_ff[9]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_spram tag_memory
       (.CO(hit_o1),
        .\FSM_sequential_ctrl_reg[state][0] (\FSM_sequential_ctrl_reg[state][0]_0 ),
        .\FSM_sequential_ctrl_reg[state][2] (\FSM_sequential_ctrl_reg[state][2] ),
        .\FSM_sequential_ctrl_reg[state][2]_0 (\FSM_sequential_ctrl_reg[state][2]_0 ),
        .Q(tag_ff),
        .S({tag_memory_n_0,tag_memory_n_1,tag_memory_n_2,tag_memory_n_3}),
        .addr_i(\icache_req[0][addr] ),
        .\cache_i[sta_hit] (\cache_i[sta_hit] ),
        .clk(clk),
        .\ctrl_reg[state] (\ctrl_reg[state] ),
        .\exe_engine_reg[ir][29] (\exe_engine_reg[ir][29]_0 ),
        .\exe_engine_reg[ir][29]_0 (\exe_engine_reg[ir][29] ),
        .\fetch_reg[pc][31] (\fetch_reg[pc][31] ),
        .\icache_rsp[0][ack] (\icache_rsp[0][ack] ),
        .in9(in9),
        .p_0_in5_out(p_0_in5_out),
        .\rdata_reg[22]_0 ({tag_memory_n_4,tag_memory_n_5,tag_memory_n_6,tag_memory_n_7}),
        .\tag_ff_reg[23] (Q[29:4]),
        .valid_mem_rd(valid_mem_rd),
        .we_i(we_i));
  LUT6 #(
    .INIT(64'hFFFFFF0F00000100)) 
    \valid_mem[0]_i_1 
       (.I0(\icache_req[0][addr] [0]),
        .I1(\icache_req[0][addr] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\ctrl_reg[state] [1]),
        .I5(\valid_mem_reg_n_0_[0] ),
        .O(\valid_mem[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF0F00000200)) 
    \valid_mem[1]_i_1 
       (.I0(\icache_req[0][addr] [0]),
        .I1(\icache_req[0][addr] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\ctrl_reg[state] [1]),
        .I5(\valid_mem_reg_n_0_[1] ),
        .O(\valid_mem[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF0F00000400)) 
    \valid_mem[2]_i_1 
       (.I0(\icache_req[0][addr] [0]),
        .I1(\icache_req[0][addr] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\ctrl_reg[state] [1]),
        .I5(\valid_mem_reg_n_0_[2] ),
        .O(\valid_mem[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF0F00000800)) 
    \valid_mem[3]_i_1 
       (.I0(\icache_req[0][addr] [0]),
        .I1(\icache_req[0][addr] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\ctrl_reg[state] [1]),
        .I5(\valid_mem_reg_n_0_[3] ),
        .O(\valid_mem[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCACAFFF0CACA0F00)) 
    valid_mem_rd_i_1
       (.I0(\valid_mem_reg_n_0_[1] ),
        .I1(\valid_mem_reg_n_0_[3] ),
        .I2(\icache_req[0][addr] [1]),
        .I3(\valid_mem_reg_n_0_[0] ),
        .I4(\icache_req[0][addr] [0]),
        .I5(\valid_mem_reg_n_0_[2] ),
        .O(valid_mem_rd_i_1_n_0));
  FDCE valid_mem_rd_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(valid_mem_rd_i_1_n_0),
        .Q(valid_mem_rd));
  FDCE \valid_mem_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\valid_mem[0]_i_1_n_0 ),
        .Q(\valid_mem_reg_n_0_[0] ));
  FDCE \valid_mem_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\valid_mem[1]_i_1_n_0 ),
        .Q(\valid_mem_reg_n_0_[1] ));
  FDCE \valid_mem_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\valid_mem[2]_i_1_n_0 ),
        .Q(\valid_mem_reg_n_0_[2] ));
  FDCE \valid_mem_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\valid_mem[3]_i_1_n_0 ),
        .Q(\valid_mem_reg_n_0_[3] ));
endmodule

(* ORIG_REF_NAME = "neorv32_cache_memory" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cache_memory_8
   (\cpu_d_rsp[0][ack] ,
    \cpu_d_rsp[0][err] ,
    \cpu_d_rsp[0][data] ,
    data_i,
    addr_i,
    \rdata_reg[6] ,
    \mar_reg[1] ,
    \mar_reg[1]_0 ,
    \FSM_sequential_ctrl_reg[state][1] ,
    clk,
    rstn_sys,
    \ctrl_reg[rf_wb_en] ,
    \ctrl_reg[state] ,
    \cpu_d_req[0][rw] ,
    \trap_ctrl_reg[exc_buf][8] ,
    \amo_rsp[data] ,
    \main_req_i[data] ,
    \rdata_reg[8] ,
    \FSM_sequential_ctrl_reg[state][2] ,
    \tag_ff_reg[23]_0 ,
    in10,
    Q,
    \rdata_o_reg[30] ,
    \rdata_o_reg[30]_0 ,
    \rdata_o_reg[0] ,
    \rdata_o_reg[0]_0 ,
    \rdata_o_reg[1] ,
    \rdata_o_reg[2] ,
    \rdata_o_reg[3] ,
    \rdata_o_reg[4] ,
    \rdata_o_reg[5] ,
    \rdata_o_reg[6] ,
    \rdata_o_reg[24] ,
    \rdata_o_reg[24]_0 ,
    \FSM_sequential_ctrl_reg[state][2]_0 ,
    \FSM_sequential_ctrl_reg[state][2]_1 );
  output \cpu_d_rsp[0][ack] ;
  output \cpu_d_rsp[0][err] ;
  output [24:0]\cpu_d_rsp[0][data] ;
  output [11:0]data_i;
  output [1:0]addr_i;
  output [20:0]\rdata_reg[6] ;
  output \mar_reg[1] ;
  output \mar_reg[1]_0 ;
  output \FSM_sequential_ctrl_reg[state][1] ;
  input clk;
  input rstn_sys;
  input \ctrl_reg[rf_wb_en] ;
  input [2:0]\ctrl_reg[state] ;
  input \cpu_d_req[0][rw] ;
  input \trap_ctrl_reg[exc_buf][8] ;
  input [31:0]\amo_rsp[data] ;
  input [31:0]\main_req_i[data] ;
  input [3:0]\rdata_reg[8] ;
  input \FSM_sequential_ctrl_reg[state][2] ;
  input [30:0]\tag_ff_reg[23]_0 ;
  input [25:0]in10;
  input [3:0]Q;
  input \rdata_o_reg[30] ;
  input \rdata_o_reg[30]_0 ;
  input \rdata_o_reg[0] ;
  input \rdata_o_reg[0]_0 ;
  input \rdata_o_reg[1] ;
  input \rdata_o_reg[2] ;
  input \rdata_o_reg[3] ;
  input \rdata_o_reg[4] ;
  input \rdata_o_reg[5] ;
  input \rdata_o_reg[6] ;
  input \rdata_o_reg[24] ;
  input \rdata_o_reg[24]_0 ;
  input \FSM_sequential_ctrl_reg[state][2]_0 ;
  input \FSM_sequential_ctrl_reg[state][2]_1 ;

  wire \FSM_sequential_ctrl_reg[state][1] ;
  wire \FSM_sequential_ctrl_reg[state][2] ;
  wire \FSM_sequential_ctrl_reg[state][2]_0 ;
  wire \FSM_sequential_ctrl_reg[state][2]_1 ;
  wire [3:0]Q;
  wire [1:0]addr_i;
  wire [31:0]\amo_rsp[data] ;
  wire [3:0]\cache_o[we] ;
  wire clk;
  wire \cpu_d_req[0][rw] ;
  wire \cpu_d_rsp[0][ack] ;
  wire [24:0]\cpu_d_rsp[0][data] ;
  wire \cpu_d_rsp[0][err] ;
  wire \ctrl_reg[rf_wb_en] ;
  wire [2:0]\ctrl_reg[state] ;
  wire [11:0]data_i;
  wire data_stat_mem_n_10;
  wire data_stat_mem_n_11;
  wire data_stat_mem_n_12;
  wire data_stat_mem_n_13;
  wire data_stat_mem_n_9;
  wire [30:8]\dcache_req[0][addr] ;
  wire hit_o1;
  wire hit_o1_carry__0_n_1;
  wire hit_o1_carry__0_n_2;
  wire hit_o1_carry__0_n_3;
  wire hit_o1_carry_n_0;
  wire hit_o1_carry_n_1;
  wire hit_o1_carry_n_2;
  wire hit_o1_carry_n_3;
  wire [25:0]in10;
  wire [15:7]in16;
  wire [31:0]\main_req_i[data] ;
  wire \mar_reg[1] ;
  wire \mar_reg[1]_0 ;
  wire rdata1;
  wire rdata1__1;
  wire rdata1__2;
  wire rdata1__3;
  wire \rdata_o_reg[0] ;
  wire \rdata_o_reg[0]_0 ;
  wire \rdata_o_reg[1] ;
  wire \rdata_o_reg[24] ;
  wire \rdata_o_reg[24]_0 ;
  wire \rdata_o_reg[2] ;
  wire \rdata_o_reg[30] ;
  wire \rdata_o_reg[30]_0 ;
  wire \rdata_o_reg[3] ;
  wire \rdata_o_reg[4] ;
  wire \rdata_o_reg[5] ;
  wire \rdata_o_reg[6] ;
  wire [20:0]\rdata_reg[6] ;
  wire [3:0]\rdata_reg[8] ;
  wire rstn_sys;
  wire [23:0]tag_ff;
  wire [30:0]\tag_ff_reg[23]_0 ;
  wire tag_memory_n_10;
  wire tag_memory_n_11;
  wire tag_memory_n_12;
  wire tag_memory_n_13;
  wire tag_memory_n_14;
  wire tag_memory_n_15;
  wire tag_memory_n_16;
  wire tag_memory_n_9;
  wire \trap_ctrl_reg[exc_buf][8] ;
  wire \valid_mem[0]_i_1__0_n_0 ;
  wire \valid_mem[1]_i_1__0_n_0 ;
  wire \valid_mem[2]_i_1__0_n_0 ;
  wire \valid_mem[3]_i_1__0_n_0 ;
  wire valid_mem_rd;
  wire valid_mem_rd_i_1__0_n_0;
  wire \valid_mem_reg_n_0_[0] ;
  wire \valid_mem_reg_n_0_[1] ;
  wire \valid_mem_reg_n_0_[2] ;
  wire \valid_mem_reg_n_0_[3] ;
  wire [3:0]NLW_hit_o1_carry_O_UNCONNECTED;
  wire [3:0]NLW_hit_o1_carry__0_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_spram__parameterized0_9 \data_mem_gen[0].data_mem 
       (.E(rdata1__1),
        .\amo_rsp[data] (\amo_rsp[data] [7:0]),
        .\cache_o[we] (\cache_o[we] [0]),
        .clk(clk),
        .\cpu_d_rsp[0][data] (\cpu_d_rsp[0][data] [0]),
        .\ctrl_reg[state] (\ctrl_reg[state] ),
        .\main_req_i[data] (\main_req_i[data] [7:0]),
        .rdata(in16[7]),
        .\rdata_o_reg[0] (\rdata_o_reg[0] ),
        .\rdata_o_reg[0]_0 (\rdata_o_reg[0]_0 ),
        .\rdata_o_reg[1] (\rdata_o_reg[1] ),
        .\rdata_o_reg[2] (\rdata_o_reg[2] ),
        .\rdata_o_reg[3] (\rdata_o_reg[3] ),
        .\rdata_o_reg[4] (\rdata_o_reg[4] ),
        .\rdata_o_reg[5] (\rdata_o_reg[5] ),
        .\rdata_o_reg[6] (\rdata_o_reg[30] ),
        .\rdata_o_reg[6]_0 (\rdata_o_reg[30]_0 ),
        .\rdata_o_reg[6]_1 (\rdata_o_reg[6] ),
        .\rdata_reg[6]_0 (\rdata_reg[6] [6:0]),
        .\rdata_reg[7]_0 (data_stat_mem_n_13),
        .\rdata_reg[7]_1 (data_stat_mem_n_12),
        .\rdata_reg[7]_2 (data_stat_mem_n_11),
        .\rdata_reg[7]_3 (data_stat_mem_n_10),
        .\rdata_reg[7]_4 (addr_i[0]),
        .\rdata_reg[7]_5 (addr_i[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_spram__parameterized0_10 \data_mem_gen[1].data_mem 
       (.E(rdata1__2),
        .\amo_rsp[data] (\amo_rsp[data] [15:8]),
        .\cache_o[we] (\cache_o[we] [1]),
        .clk(clk),
        .\cpu_d_rsp[0][data] (\cpu_d_rsp[0][data] [8:1]),
        .\ctrl_reg[state] (\ctrl_reg[state] ),
        .\main_req_i[data] (\main_req_i[data] [15:8]),
        .rdata(in16[15]),
        .\rdata_reg[0]_0 (data_stat_mem_n_13),
        .\rdata_reg[0]_1 (data_stat_mem_n_12),
        .\rdata_reg[0]_2 (data_stat_mem_n_11),
        .\rdata_reg[0]_3 (data_stat_mem_n_10),
        .\rdata_reg[7]_0 (addr_i[0]),
        .\rdata_reg[7]_1 (addr_i[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_spram__parameterized0_11 \data_mem_gen[2].data_mem 
       (.E(rdata1__3),
        .\amo_rsp[data] ({\amo_rsp[data] [23:16],\amo_rsp[data] [7]}),
        .\cache_o[we] (\cache_o[we] [2]),
        .clk(clk),
        .\cpu_d_rsp[0][data] (\cpu_d_rsp[0][data] [16:9]),
        .\ctrl_reg[state] (\ctrl_reg[state] ),
        .\main_req_i[data] (\main_req_i[data] [23:16]),
        .\mar_reg[1] (\mar_reg[1] ),
        .rdata(in16[7]),
        .\rdata_o_reg[16] (\rdata_o_reg[24] ),
        .\rdata_o_reg[16]_0 (\rdata_o_reg[24]_0 ),
        .\rdata_o_reg[22] (\rdata_o_reg[30] ),
        .\rdata_o_reg[22]_0 (\rdata_o_reg[30]_0 ),
        .\rdata_o_reg[31] (\tag_ff_reg[23]_0 [0]),
        .\rdata_reg[6]_0 (\rdata_reg[6] [13:7]),
        .\rdata_reg[7]_0 (data_stat_mem_n_13),
        .\rdata_reg[7]_1 (data_stat_mem_n_12),
        .\rdata_reg[7]_2 (data_stat_mem_n_11),
        .\rdata_reg[7]_3 (data_stat_mem_n_10),
        .\rdata_reg[7]_4 (addr_i[0]),
        .\rdata_reg[7]_5 (addr_i[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_spram__parameterized1_12 data_stat_mem
       (.CO(hit_o1),
        .E(rdata1),
        .\FSM_sequential_ctrl_reg[state][1] (data_stat_mem_n_9),
        .Q(Q),
        .\amo_rsp[data] ({\amo_rsp[data] [31:24],\amo_rsp[data] [15]}),
        .\cache_o[we] (\cache_o[we] [3]),
        .clk(clk),
        .\cpu_d_req[0][rw] (\cpu_d_req[0][rw] ),
        .\cpu_d_rsp[0][data] (\cpu_d_rsp[0][data] [24:17]),
        .\cpu_d_rsp[0][err] (\cpu_d_rsp[0][err] ),
        .\ctrl_reg[state] (\ctrl_reg[state] ),
        .\main_req_i[data] (\main_req_i[data] [31:24]),
        .\mar_reg[1] (\mar_reg[1]_0 ),
        .\mar_reg[2] (data_stat_mem_n_13),
        .\mar_reg[3] (data_stat_mem_n_12),
        .\mar_reg[4] (data_stat_mem_n_11),
        .\mar_reg[5] (data_stat_mem_n_10),
        .rdata(in16[15]),
        .\rdata_o_reg[24] (\rdata_o_reg[24] ),
        .\rdata_o_reg[24]_0 (\rdata_o_reg[24]_0 ),
        .\rdata_o_reg[30] (\rdata_o_reg[30] ),
        .\rdata_o_reg[30]_0 (\rdata_o_reg[30]_0 ),
        .\rdata_reg[0]_0 (\tag_ff_reg[23]_0 [4:0]),
        .\rdata_reg[6]_0 (\rdata_reg[6] [20:14]),
        .\rdata_reg[8]_0 (addr_i[0]),
        .\rdata_reg[8]_1 (addr_i[1]),
        .\trap_ctrl[exc_buf][8]_i_2_0 (\FSM_sequential_ctrl_reg[state][2] ),
        .\trap_ctrl_reg[exc_buf][8] (\trap_ctrl_reg[exc_buf][8] ),
        .valid_mem_rd(valid_mem_rd));
  CARRY4 hit_o1_carry
       (.CI(1'b0),
        .CO({hit_o1_carry_n_0,hit_o1_carry_n_1,hit_o1_carry_n_2,hit_o1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_o1_carry_O_UNCONNECTED[3:0]),
        .S({tag_memory_n_9,tag_memory_n_10,tag_memory_n_11,tag_memory_n_12}));
  CARRY4 hit_o1_carry__0
       (.CI(hit_o1_carry_n_0),
        .CO({hit_o1,hit_o1_carry__0_n_1,hit_o1_carry__0_n_2,hit_o1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_o1_carry__0_O_UNCONNECTED[3:0]),
        .S({tag_memory_n_13,tag_memory_n_14,tag_memory_n_15,tag_memory_n_16}));
  FDCE \tag_ff_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\dcache_req[0][addr] [8]),
        .Q(tag_ff[0]));
  FDCE \tag_ff_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(data_i[1]),
        .Q(tag_ff[10]));
  FDCE \tag_ff_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\dcache_req[0][addr] [19]),
        .Q(tag_ff[11]));
  FDCE \tag_ff_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\dcache_req[0][addr] [20]),
        .Q(tag_ff[12]));
  FDCE \tag_ff_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(data_i[2]),
        .Q(tag_ff[13]));
  FDCE \tag_ff_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(data_i[3]),
        .Q(tag_ff[14]));
  FDCE \tag_ff_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(data_i[4]),
        .Q(tag_ff[15]));
  FDCE \tag_ff_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(data_i[5]),
        .Q(tag_ff[16]));
  FDCE \tag_ff_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(data_i[6]),
        .Q(tag_ff[17]));
  FDCE \tag_ff_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(data_i[7]),
        .Q(tag_ff[18]));
  FDCE \tag_ff_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(data_i[8]),
        .Q(tag_ff[19]));
  FDCE \tag_ff_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\dcache_req[0][addr] [9]),
        .Q(tag_ff[1]));
  FDCE \tag_ff_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(data_i[9]),
        .Q(tag_ff[20]));
  FDCE \tag_ff_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(data_i[10]),
        .Q(tag_ff[21]));
  FDCE \tag_ff_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\dcache_req[0][addr] [30]),
        .Q(tag_ff[22]));
  FDCE \tag_ff_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(data_i[11]),
        .Q(tag_ff[23]));
  FDCE \tag_ff_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\dcache_req[0][addr] [10]),
        .Q(tag_ff[2]));
  FDCE \tag_ff_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\dcache_req[0][addr] [11]),
        .Q(tag_ff[3]));
  FDCE \tag_ff_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\dcache_req[0][addr] [12]),
        .Q(tag_ff[4]));
  FDCE \tag_ff_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\dcache_req[0][addr] [13]),
        .Q(tag_ff[5]));
  FDCE \tag_ff_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\dcache_req[0][addr] [14]),
        .Q(tag_ff[6]));
  FDCE \tag_ff_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(data_i[0]),
        .Q(tag_ff[7]));
  FDCE \tag_ff_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\dcache_req[0][addr] [16]),
        .Q(tag_ff[8]));
  FDCE \tag_ff_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\dcache_req[0][addr] [17]),
        .Q(tag_ff[9]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_spram_13 tag_memory
       (.CO(hit_o1),
        .D({data_i[11],\dcache_req[0][addr] [30],data_i[10:2],\dcache_req[0][addr] [20:19],data_i[1],\dcache_req[0][addr] [17:16],data_i[0],\dcache_req[0][addr] [14:8]}),
        .E(rdata1__3),
        .\FSM_sequential_ctrl_reg[state][1] (\FSM_sequential_ctrl_reg[state][1] ),
        .\FSM_sequential_ctrl_reg[state][2] (rdata1__2),
        .\FSM_sequential_ctrl_reg[state][2]_0 (rdata1__1),
        .\FSM_sequential_ctrl_reg[state][2]_1 (rdata1),
        .\FSM_sequential_ctrl_reg[state][2]_2 (\FSM_sequential_ctrl_reg[state][2] ),
        .\FSM_sequential_ctrl_reg[state][2]_3 (\FSM_sequential_ctrl_reg[state][2]_0 ),
        .\FSM_sequential_ctrl_reg[state][2]_4 (\FSM_sequential_ctrl_reg[state][2]_1 ),
        .Q(tag_ff),
        .S({tag_memory_n_9,tag_memory_n_10,tag_memory_n_11,tag_memory_n_12}),
        .\cache_o[we] (\cache_o[we] ),
        .clk(clk),
        .\cpu_d_req[0][rw] (\cpu_d_req[0][rw] ),
        .\cpu_d_rsp[0][ack] (\cpu_d_rsp[0][ack] ),
        .\ctrl_reg[rf_wb_en] (\ctrl_reg[rf_wb_en] ),
        .\ctrl_reg[state] (\ctrl_reg[state] ),
        .in10(in10),
        .\mar_reg[6] (addr_i[0]),
        .\mar_reg[7] (addr_i[1]),
        .\rdata_reg[21]_0 ({tag_memory_n_13,tag_memory_n_14,tag_memory_n_15,tag_memory_n_16}),
        .\rdata_reg[8]_0 (\rdata_reg[8] ),
        .\rdata_reg[8]_1 (data_stat_mem_n_9),
        .\tag_ff_reg[23] (\tag_ff_reg[23]_0 [30:5]),
        .valid_mem_rd(valid_mem_rd));
  LUT6 #(
    .INIT(64'hFFF0FFFF00000010)) 
    \valid_mem[0]_i_1__0 
       (.I0(addr_i[0]),
        .I1(addr_i[1]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [0]),
        .I5(\valid_mem_reg_n_0_[0] ),
        .O(\valid_mem[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFFF00000020)) 
    \valid_mem[1]_i_1__0 
       (.I0(addr_i[0]),
        .I1(addr_i[1]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [0]),
        .I5(\valid_mem_reg_n_0_[1] ),
        .O(\valid_mem[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFFF00000040)) 
    \valid_mem[2]_i_1__0 
       (.I0(addr_i[0]),
        .I1(addr_i[1]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [0]),
        .I5(\valid_mem_reg_n_0_[2] ),
        .O(\valid_mem[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFFF00000080)) 
    \valid_mem[3]_i_1__0 
       (.I0(addr_i[0]),
        .I1(addr_i[1]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [0]),
        .I5(\valid_mem_reg_n_0_[3] ),
        .O(\valid_mem[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCACAFFF0CACA0F00)) 
    valid_mem_rd_i_1__0
       (.I0(\valid_mem_reg_n_0_[1] ),
        .I1(\valid_mem_reg_n_0_[3] ),
        .I2(addr_i[1]),
        .I3(\valid_mem_reg_n_0_[0] ),
        .I4(addr_i[0]),
        .I5(\valid_mem_reg_n_0_[2] ),
        .O(valid_mem_rd_i_1__0_n_0));
  FDCE valid_mem_rd_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(valid_mem_rd_i_1__0_n_0),
        .Q(valid_mem_rd));
  FDCE \valid_mem_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\valid_mem[0]_i_1__0_n_0 ),
        .Q(\valid_mem_reg_n_0_[0] ));
  FDCE \valid_mem_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\valid_mem[1]_i_1__0_n_0 ),
        .Q(\valid_mem_reg_n_0_[1] ));
  FDCE \valid_mem_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\valid_mem[2]_i_1__0_n_0 ),
        .Q(\valid_mem_reg_n_0_[2] ));
  FDCE \valid_mem_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\valid_mem[3]_i_1__0_n_0 ),
        .Q(\valid_mem_reg_n_0_[3] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu
   (misaligned,
    \dbus_req_o[meta] ,
    \cpu_d_req[0][rw] ,
    \ctrl_nxt[buf_dir] ,
    \ctrl_nxt[state]0 ,
    Q,
    \ibus_req_o[stb]1 ,
    \FSM_onehot_fetch_reg[state][1] ,
    \ctrl_nxt[buf_dir]_0 ,
    \mar_reg[31] ,
    \FSM_onehot_fetch_reg[state][2] ,
    \mar_reg[1] ,
    \mar_reg[1]_0 ,
    \mar_reg[1]_1 ,
    \mar_reg[1]_2 ,
    \mar_reg[1]_3 ,
    \mar_reg[1]_4 ,
    \mar_reg[1]_5 ,
    \exe_engine_reg[ir][12] ,
    \exe_engine_reg[ir][12]_0 ,
    \exe_engine_reg[ir][13]_rep__0 ,
    \ctrl_o[lsu_req] ,
    \dbus_req_o_reg[data][31] ,
    \dbus_req_o_reg[ben][3] ,
    \ctrl_o[if_fence] ,
    \ctrl_o[lsu_fence] ,
    clk,
    rstn_sys,
    \ctrl_reg[buf_dir] ,
    \ctrl_reg[buf_req]__0 ,
    \ctrl_reg[buf_dir]_0 ,
    we_i,
    \cpu_d_rsp[0][data] ,
    \rdata_o_reg[23] ,
    \rdata_o_reg[31] ,
    \cpu_i_rsp[0][data] ,
    wdata_i,
    \cpu_d_rsp[0][ack] ,
    D,
    irq_fast_i,
    \trap_ctrl_reg[irq_pnd][2] ,
    \cpu_d_rsp[0][err] );
  output misaligned;
  output [0:0]\dbus_req_o[meta] ;
  output \cpu_d_req[0][rw] ;
  output \ctrl_nxt[buf_dir] ;
  output \ctrl_nxt[state]0 ;
  output [29:0]Q;
  output \ibus_req_o[stb]1 ;
  output \FSM_onehot_fetch_reg[state][1] ;
  output \ctrl_nxt[buf_dir]_0 ;
  output [31:0]\mar_reg[31] ;
  output \FSM_onehot_fetch_reg[state][2] ;
  output \mar_reg[1] ;
  output \mar_reg[1]_0 ;
  output \mar_reg[1]_1 ;
  output \mar_reg[1]_2 ;
  output \mar_reg[1]_3 ;
  output \mar_reg[1]_4 ;
  output \mar_reg[1]_5 ;
  output \exe_engine_reg[ir][12] ;
  output \exe_engine_reg[ir][12]_0 ;
  output \exe_engine_reg[ir][13]_rep__0 ;
  output \ctrl_o[lsu_req] ;
  output [31:0]\dbus_req_o_reg[data][31] ;
  output [3:0]\dbus_req_o_reg[ben][3] ;
  output \ctrl_o[if_fence] ;
  output \ctrl_o[lsu_fence] ;
  input clk;
  input rstn_sys;
  input \ctrl_reg[buf_dir] ;
  input \ctrl_reg[buf_req]__0 ;
  input \ctrl_reg[buf_dir]_0 ;
  input we_i;
  input [24:0]\cpu_d_rsp[0][data] ;
  input \rdata_o_reg[23] ;
  input \rdata_o_reg[31] ;
  input [31:0]\cpu_i_rsp[0][data] ;
  input [0:0]wdata_i;
  input \cpu_d_rsp[0][ack] ;
  input [20:0]D;
  input [3:0]irq_fast_i;
  input [2:0]\trap_ctrl_reg[irq_pnd][2] ;
  input \cpu_d_rsp[0][err] ;

  wire [20:0]D;
  wire \FSM_onehot_fetch_reg[state][1] ;
  wire \FSM_onehot_fetch_reg[state][2] ;
  wire [29:0]Q;
  wire [31:0]alu_add;
  wire [1:0]alu_cmp;
  wire alu_cp_done;
  wire clk;
  wire cp_valid_1;
  wire \cpu_d_req[0][rw] ;
  wire \cpu_d_rsp[0][ack] ;
  wire [24:0]\cpu_d_rsp[0][data] ;
  wire \cpu_d_rsp[0][err] ;
  wire [31:0]\cpu_i_rsp[0][data] ;
  wire [31:0]csr_rdata;
  wire [2:0]\ctrl[alu_op] ;
  wire \ctrl[alu_opa_mux] ;
  wire \ctrl[alu_unsigned] ;
  wire [0:0]\ctrl[ir_funct3] ;
  wire \ctrl[lsu_mo_we] ;
  wire \ctrl[lsu_rw] ;
  wire [31:1]\ctrl[pc_nxt] ;
  wire [31:1]\ctrl[pc_ret] ;
  wire [4:0]\ctrl[rf_rs2] ;
  wire \ctrl_nxt[buf_dir] ;
  wire \ctrl_nxt[buf_dir]_0 ;
  wire \ctrl_nxt[state]0 ;
  wire \ctrl_o[if_fence] ;
  wire \ctrl_o[lsu_fence] ;
  wire \ctrl_o[lsu_req] ;
  wire \ctrl_reg[buf_dir] ;
  wire \ctrl_reg[buf_dir]_0 ;
  wire \ctrl_reg[buf_req]__0 ;
  wire \ctrl_reg[out_en] ;
  wire [0:0]\dbus_req_o[meta] ;
  wire [3:0]\dbus_req_o_reg[ben][3] ;
  wire [31:0]\dbus_req_o_reg[data][31] ;
  wire \exe_engine_reg[ir][12] ;
  wire \exe_engine_reg[ir][12]_0 ;
  wire \exe_engine_reg[ir][13]_rep__0 ;
  wire [2:1]\exe_engine_reg[state] ;
  wire \frontend[fault] ;
  wire [31:0]\frontend[instr] ;
  wire \ibus_req_o[stb]1 ;
  wire [3:0]irq_fast_i;
  wire [31:0]lsu_rdata;
  wire \mar_reg[1] ;
  wire \mar_reg[1]_0 ;
  wire \mar_reg[1]_1 ;
  wire \mar_reg[1]_2 ;
  wire \mar_reg[1]_3 ;
  wire \mar_reg[1]_4 ;
  wire \mar_reg[1]_5 ;
  wire [31:0]\mar_reg[31] ;
  wire misaligned;
  wire [32:0]\mul[add] ;
  wire neorv32_cpu_alu_inst_n_100;
  wire neorv32_cpu_alu_inst_n_101;
  wire neorv32_cpu_alu_inst_n_102;
  wire neorv32_cpu_alu_inst_n_104;
  wire neorv32_cpu_alu_inst_n_106;
  wire neorv32_cpu_alu_inst_n_139;
  wire neorv32_cpu_alu_inst_n_140;
  wire neorv32_cpu_alu_inst_n_141;
  wire neorv32_cpu_alu_inst_n_142;
  wire neorv32_cpu_alu_inst_n_143;
  wire neorv32_cpu_alu_inst_n_144;
  wire neorv32_cpu_alu_inst_n_145;
  wire neorv32_cpu_alu_inst_n_146;
  wire neorv32_cpu_alu_inst_n_147;
  wire neorv32_cpu_alu_inst_n_148;
  wire neorv32_cpu_alu_inst_n_149;
  wire neorv32_cpu_alu_inst_n_150;
  wire neorv32_cpu_alu_inst_n_151;
  wire neorv32_cpu_alu_inst_n_152;
  wire neorv32_cpu_alu_inst_n_153;
  wire neorv32_cpu_alu_inst_n_154;
  wire neorv32_cpu_alu_inst_n_155;
  wire neorv32_cpu_alu_inst_n_156;
  wire neorv32_cpu_alu_inst_n_157;
  wire neorv32_cpu_alu_inst_n_158;
  wire neorv32_cpu_alu_inst_n_159;
  wire neorv32_cpu_alu_inst_n_160;
  wire neorv32_cpu_alu_inst_n_161;
  wire neorv32_cpu_alu_inst_n_162;
  wire neorv32_cpu_alu_inst_n_163;
  wire neorv32_cpu_alu_inst_n_164;
  wire neorv32_cpu_alu_inst_n_165;
  wire neorv32_cpu_alu_inst_n_166;
  wire neorv32_cpu_alu_inst_n_167;
  wire neorv32_cpu_alu_inst_n_168;
  wire neorv32_cpu_alu_inst_n_169;
  wire neorv32_cpu_alu_inst_n_170;
  wire neorv32_cpu_alu_inst_n_171;
  wire neorv32_cpu_alu_inst_n_172;
  wire neorv32_cpu_alu_inst_n_173;
  wire neorv32_cpu_alu_inst_n_174;
  wire neorv32_cpu_alu_inst_n_175;
  wire neorv32_cpu_alu_inst_n_176;
  wire neorv32_cpu_alu_inst_n_177;
  wire neorv32_cpu_alu_inst_n_178;
  wire neorv32_cpu_alu_inst_n_179;
  wire neorv32_cpu_alu_inst_n_180;
  wire neorv32_cpu_alu_inst_n_181;
  wire neorv32_cpu_alu_inst_n_182;
  wire neorv32_cpu_alu_inst_n_183;
  wire neorv32_cpu_alu_inst_n_184;
  wire neorv32_cpu_alu_inst_n_185;
  wire neorv32_cpu_alu_inst_n_186;
  wire neorv32_cpu_alu_inst_n_187;
  wire neorv32_cpu_alu_inst_n_188;
  wire neorv32_cpu_alu_inst_n_189;
  wire neorv32_cpu_alu_inst_n_190;
  wire neorv32_cpu_alu_inst_n_191;
  wire neorv32_cpu_alu_inst_n_192;
  wire neorv32_cpu_alu_inst_n_193;
  wire neorv32_cpu_alu_inst_n_194;
  wire neorv32_cpu_alu_inst_n_195;
  wire neorv32_cpu_alu_inst_n_196;
  wire neorv32_cpu_alu_inst_n_197;
  wire neorv32_cpu_alu_inst_n_198;
  wire neorv32_cpu_alu_inst_n_199;
  wire neorv32_cpu_alu_inst_n_200;
  wire neorv32_cpu_alu_inst_n_201;
  wire neorv32_cpu_alu_inst_n_67;
  wire neorv32_cpu_alu_inst_n_68;
  wire neorv32_cpu_alu_inst_n_69;
  wire neorv32_cpu_alu_inst_n_70;
  wire neorv32_cpu_alu_inst_n_71;
  wire neorv32_cpu_alu_inst_n_72;
  wire neorv32_cpu_alu_inst_n_73;
  wire neorv32_cpu_alu_inst_n_74;
  wire neorv32_cpu_alu_inst_n_75;
  wire neorv32_cpu_alu_inst_n_76;
  wire neorv32_cpu_alu_inst_n_77;
  wire neorv32_cpu_alu_inst_n_78;
  wire neorv32_cpu_alu_inst_n_79;
  wire neorv32_cpu_alu_inst_n_80;
  wire neorv32_cpu_alu_inst_n_81;
  wire neorv32_cpu_alu_inst_n_82;
  wire neorv32_cpu_alu_inst_n_83;
  wire neorv32_cpu_alu_inst_n_84;
  wire neorv32_cpu_alu_inst_n_85;
  wire neorv32_cpu_alu_inst_n_86;
  wire neorv32_cpu_alu_inst_n_87;
  wire neorv32_cpu_alu_inst_n_88;
  wire neorv32_cpu_alu_inst_n_89;
  wire neorv32_cpu_alu_inst_n_90;
  wire neorv32_cpu_alu_inst_n_91;
  wire neorv32_cpu_alu_inst_n_92;
  wire neorv32_cpu_alu_inst_n_93;
  wire neorv32_cpu_alu_inst_n_94;
  wire neorv32_cpu_alu_inst_n_95;
  wire neorv32_cpu_alu_inst_n_96;
  wire neorv32_cpu_alu_inst_n_97;
  wire neorv32_cpu_alu_inst_n_98;
  wire neorv32_cpu_alu_inst_n_99;
  wire neorv32_cpu_control_inst_n_100;
  wire neorv32_cpu_control_inst_n_101;
  wire neorv32_cpu_control_inst_n_102;
  wire neorv32_cpu_control_inst_n_103;
  wire neorv32_cpu_control_inst_n_104;
  wire neorv32_cpu_control_inst_n_105;
  wire neorv32_cpu_control_inst_n_106;
  wire neorv32_cpu_control_inst_n_107;
  wire neorv32_cpu_control_inst_n_108;
  wire neorv32_cpu_control_inst_n_109;
  wire neorv32_cpu_control_inst_n_110;
  wire neorv32_cpu_control_inst_n_111;
  wire neorv32_cpu_control_inst_n_112;
  wire neorv32_cpu_control_inst_n_113;
  wire neorv32_cpu_control_inst_n_114;
  wire neorv32_cpu_control_inst_n_115;
  wire neorv32_cpu_control_inst_n_116;
  wire neorv32_cpu_control_inst_n_117;
  wire neorv32_cpu_control_inst_n_118;
  wire neorv32_cpu_control_inst_n_119;
  wire neorv32_cpu_control_inst_n_120;
  wire neorv32_cpu_control_inst_n_121;
  wire neorv32_cpu_control_inst_n_122;
  wire neorv32_cpu_control_inst_n_123;
  wire neorv32_cpu_control_inst_n_124;
  wire neorv32_cpu_control_inst_n_125;
  wire neorv32_cpu_control_inst_n_126;
  wire neorv32_cpu_control_inst_n_127;
  wire neorv32_cpu_control_inst_n_128;
  wire neorv32_cpu_control_inst_n_129;
  wire neorv32_cpu_control_inst_n_13;
  wire neorv32_cpu_control_inst_n_130;
  wire neorv32_cpu_control_inst_n_131;
  wire neorv32_cpu_control_inst_n_132;
  wire neorv32_cpu_control_inst_n_133;
  wire neorv32_cpu_control_inst_n_134;
  wire neorv32_cpu_control_inst_n_135;
  wire neorv32_cpu_control_inst_n_136;
  wire neorv32_cpu_control_inst_n_137;
  wire neorv32_cpu_control_inst_n_138;
  wire neorv32_cpu_control_inst_n_139;
  wire neorv32_cpu_control_inst_n_14;
  wire neorv32_cpu_control_inst_n_140;
  wire neorv32_cpu_control_inst_n_141;
  wire neorv32_cpu_control_inst_n_142;
  wire neorv32_cpu_control_inst_n_143;
  wire neorv32_cpu_control_inst_n_144;
  wire neorv32_cpu_control_inst_n_145;
  wire neorv32_cpu_control_inst_n_146;
  wire neorv32_cpu_control_inst_n_147;
  wire neorv32_cpu_control_inst_n_148;
  wire neorv32_cpu_control_inst_n_149;
  wire neorv32_cpu_control_inst_n_15;
  wire neorv32_cpu_control_inst_n_150;
  wire neorv32_cpu_control_inst_n_153;
  wire neorv32_cpu_control_inst_n_16;
  wire neorv32_cpu_control_inst_n_17;
  wire neorv32_cpu_control_inst_n_18;
  wire neorv32_cpu_control_inst_n_186;
  wire neorv32_cpu_control_inst_n_187;
  wire neorv32_cpu_control_inst_n_188;
  wire neorv32_cpu_control_inst_n_189;
  wire neorv32_cpu_control_inst_n_19;
  wire neorv32_cpu_control_inst_n_190;
  wire neorv32_cpu_control_inst_n_191;
  wire neorv32_cpu_control_inst_n_192;
  wire neorv32_cpu_control_inst_n_195;
  wire neorv32_cpu_control_inst_n_196;
  wire neorv32_cpu_control_inst_n_197;
  wire neorv32_cpu_control_inst_n_20;
  wire neorv32_cpu_control_inst_n_21;
  wire neorv32_cpu_control_inst_n_22;
  wire neorv32_cpu_control_inst_n_23;
  wire neorv32_cpu_control_inst_n_24;
  wire neorv32_cpu_control_inst_n_25;
  wire neorv32_cpu_control_inst_n_26;
  wire neorv32_cpu_control_inst_n_262;
  wire neorv32_cpu_control_inst_n_263;
  wire neorv32_cpu_control_inst_n_265;
  wire neorv32_cpu_control_inst_n_266;
  wire neorv32_cpu_control_inst_n_267;
  wire neorv32_cpu_control_inst_n_268;
  wire neorv32_cpu_control_inst_n_269;
  wire neorv32_cpu_control_inst_n_27;
  wire neorv32_cpu_control_inst_n_270;
  wire neorv32_cpu_control_inst_n_271;
  wire neorv32_cpu_control_inst_n_272;
  wire neorv32_cpu_control_inst_n_273;
  wire neorv32_cpu_control_inst_n_274;
  wire neorv32_cpu_control_inst_n_275;
  wire neorv32_cpu_control_inst_n_276;
  wire neorv32_cpu_control_inst_n_277;
  wire neorv32_cpu_control_inst_n_278;
  wire neorv32_cpu_control_inst_n_279;
  wire neorv32_cpu_control_inst_n_28;
  wire neorv32_cpu_control_inst_n_280;
  wire neorv32_cpu_control_inst_n_281;
  wire neorv32_cpu_control_inst_n_282;
  wire neorv32_cpu_control_inst_n_283;
  wire neorv32_cpu_control_inst_n_284;
  wire neorv32_cpu_control_inst_n_285;
  wire neorv32_cpu_control_inst_n_286;
  wire neorv32_cpu_control_inst_n_287;
  wire neorv32_cpu_control_inst_n_288;
  wire neorv32_cpu_control_inst_n_289;
  wire neorv32_cpu_control_inst_n_29;
  wire neorv32_cpu_control_inst_n_290;
  wire neorv32_cpu_control_inst_n_291;
  wire neorv32_cpu_control_inst_n_292;
  wire neorv32_cpu_control_inst_n_293;
  wire neorv32_cpu_control_inst_n_294;
  wire neorv32_cpu_control_inst_n_295;
  wire neorv32_cpu_control_inst_n_296;
  wire neorv32_cpu_control_inst_n_297;
  wire neorv32_cpu_control_inst_n_298;
  wire neorv32_cpu_control_inst_n_299;
  wire neorv32_cpu_control_inst_n_30;
  wire neorv32_cpu_control_inst_n_300;
  wire neorv32_cpu_control_inst_n_301;
  wire neorv32_cpu_control_inst_n_305;
  wire neorv32_cpu_control_inst_n_306;
  wire neorv32_cpu_control_inst_n_307;
  wire neorv32_cpu_control_inst_n_308;
  wire neorv32_cpu_control_inst_n_309;
  wire neorv32_cpu_control_inst_n_31;
  wire neorv32_cpu_control_inst_n_310;
  wire neorv32_cpu_control_inst_n_311;
  wire neorv32_cpu_control_inst_n_312;
  wire neorv32_cpu_control_inst_n_313;
  wire neorv32_cpu_control_inst_n_314;
  wire neorv32_cpu_control_inst_n_315;
  wire neorv32_cpu_control_inst_n_316;
  wire neorv32_cpu_control_inst_n_317;
  wire neorv32_cpu_control_inst_n_318;
  wire neorv32_cpu_control_inst_n_319;
  wire neorv32_cpu_control_inst_n_32;
  wire neorv32_cpu_control_inst_n_320;
  wire neorv32_cpu_control_inst_n_321;
  wire neorv32_cpu_control_inst_n_322;
  wire neorv32_cpu_control_inst_n_323;
  wire neorv32_cpu_control_inst_n_324;
  wire neorv32_cpu_control_inst_n_325;
  wire neorv32_cpu_control_inst_n_326;
  wire neorv32_cpu_control_inst_n_327;
  wire neorv32_cpu_control_inst_n_328;
  wire neorv32_cpu_control_inst_n_329;
  wire neorv32_cpu_control_inst_n_33;
  wire neorv32_cpu_control_inst_n_330;
  wire neorv32_cpu_control_inst_n_331;
  wire neorv32_cpu_control_inst_n_332;
  wire neorv32_cpu_control_inst_n_333;
  wire neorv32_cpu_control_inst_n_334;
  wire neorv32_cpu_control_inst_n_335;
  wire neorv32_cpu_control_inst_n_336;
  wire neorv32_cpu_control_inst_n_337;
  wire neorv32_cpu_control_inst_n_338;
  wire neorv32_cpu_control_inst_n_339;
  wire neorv32_cpu_control_inst_n_34;
  wire neorv32_cpu_control_inst_n_340;
  wire neorv32_cpu_control_inst_n_341;
  wire neorv32_cpu_control_inst_n_342;
  wire neorv32_cpu_control_inst_n_343;
  wire neorv32_cpu_control_inst_n_344;
  wire neorv32_cpu_control_inst_n_345;
  wire neorv32_cpu_control_inst_n_346;
  wire neorv32_cpu_control_inst_n_347;
  wire neorv32_cpu_control_inst_n_348;
  wire neorv32_cpu_control_inst_n_349;
  wire neorv32_cpu_control_inst_n_35;
  wire neorv32_cpu_control_inst_n_350;
  wire neorv32_cpu_control_inst_n_351;
  wire neorv32_cpu_control_inst_n_352;
  wire neorv32_cpu_control_inst_n_353;
  wire neorv32_cpu_control_inst_n_354;
  wire neorv32_cpu_control_inst_n_355;
  wire neorv32_cpu_control_inst_n_356;
  wire neorv32_cpu_control_inst_n_357;
  wire neorv32_cpu_control_inst_n_358;
  wire neorv32_cpu_control_inst_n_359;
  wire neorv32_cpu_control_inst_n_36;
  wire neorv32_cpu_control_inst_n_360;
  wire neorv32_cpu_control_inst_n_361;
  wire neorv32_cpu_control_inst_n_362;
  wire neorv32_cpu_control_inst_n_363;
  wire neorv32_cpu_control_inst_n_364;
  wire neorv32_cpu_control_inst_n_365;
  wire neorv32_cpu_control_inst_n_366;
  wire neorv32_cpu_control_inst_n_367;
  wire neorv32_cpu_control_inst_n_368;
  wire neorv32_cpu_control_inst_n_369;
  wire neorv32_cpu_control_inst_n_37;
  wire neorv32_cpu_control_inst_n_370;
  wire neorv32_cpu_control_inst_n_371;
  wire neorv32_cpu_control_inst_n_372;
  wire neorv32_cpu_control_inst_n_38;
  wire neorv32_cpu_control_inst_n_39;
  wire neorv32_cpu_control_inst_n_40;
  wire neorv32_cpu_control_inst_n_41;
  wire neorv32_cpu_control_inst_n_42;
  wire neorv32_cpu_control_inst_n_43;
  wire neorv32_cpu_control_inst_n_44;
  wire neorv32_cpu_control_inst_n_45;
  wire neorv32_cpu_control_inst_n_46;
  wire neorv32_cpu_control_inst_n_47;
  wire neorv32_cpu_control_inst_n_48;
  wire neorv32_cpu_control_inst_n_49;
  wire neorv32_cpu_control_inst_n_50;
  wire neorv32_cpu_control_inst_n_51;
  wire neorv32_cpu_control_inst_n_52;
  wire neorv32_cpu_control_inst_n_53;
  wire neorv32_cpu_control_inst_n_54;
  wire neorv32_cpu_control_inst_n_55;
  wire neorv32_cpu_control_inst_n_56;
  wire neorv32_cpu_control_inst_n_57;
  wire neorv32_cpu_control_inst_n_58;
  wire neorv32_cpu_control_inst_n_59;
  wire neorv32_cpu_control_inst_n_6;
  wire neorv32_cpu_control_inst_n_60;
  wire neorv32_cpu_control_inst_n_61;
  wire neorv32_cpu_control_inst_n_62;
  wire neorv32_cpu_control_inst_n_63;
  wire neorv32_cpu_control_inst_n_64;
  wire neorv32_cpu_control_inst_n_65;
  wire neorv32_cpu_control_inst_n_66;
  wire neorv32_cpu_control_inst_n_67;
  wire neorv32_cpu_control_inst_n_68;
  wire neorv32_cpu_control_inst_n_69;
  wire neorv32_cpu_control_inst_n_70;
  wire neorv32_cpu_control_inst_n_71;
  wire neorv32_cpu_control_inst_n_72;
  wire neorv32_cpu_control_inst_n_73;
  wire neorv32_cpu_control_inst_n_74;
  wire neorv32_cpu_control_inst_n_75;
  wire neorv32_cpu_control_inst_n_76;
  wire neorv32_cpu_control_inst_n_77;
  wire neorv32_cpu_control_inst_n_78;
  wire neorv32_cpu_control_inst_n_79;
  wire neorv32_cpu_control_inst_n_80;
  wire neorv32_cpu_control_inst_n_81;
  wire neorv32_cpu_control_inst_n_82;
  wire neorv32_cpu_control_inst_n_85;
  wire neorv32_cpu_control_inst_n_86;
  wire neorv32_cpu_control_inst_n_87;
  wire neorv32_cpu_control_inst_n_88;
  wire neorv32_cpu_control_inst_n_89;
  wire neorv32_cpu_control_inst_n_90;
  wire neorv32_cpu_control_inst_n_91;
  wire neorv32_cpu_control_inst_n_92;
  wire neorv32_cpu_control_inst_n_93;
  wire neorv32_cpu_control_inst_n_94;
  wire neorv32_cpu_control_inst_n_95;
  wire neorv32_cpu_control_inst_n_96;
  wire neorv32_cpu_control_inst_n_97;
  wire neorv32_cpu_control_inst_n_98;
  wire neorv32_cpu_control_inst_n_99;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/div[quotient] ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/div[start] ;
  wire [31:1]\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/p_0_in__0 ;
  wire \neorv32_cpu_cp_shifter_inst/p_2_in ;
  wire \neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[busy]__0 ;
  wire \neorv32_cpu_cp_shifter_inst/valid_cmd ;
  wire neorv32_cpu_frontend_inst_n_0;
  wire neorv32_cpu_frontend_inst_n_1;
  wire neorv32_cpu_lsu_inst_n_3;
  wire neorv32_cpu_regfile_inst_n_100;
  wire neorv32_cpu_regfile_inst_n_101;
  wire neorv32_cpu_regfile_inst_n_102;
  wire neorv32_cpu_regfile_inst_n_103;
  wire neorv32_cpu_regfile_inst_n_104;
  wire neorv32_cpu_regfile_inst_n_105;
  wire neorv32_cpu_regfile_inst_n_106;
  wire neorv32_cpu_regfile_inst_n_107;
  wire neorv32_cpu_regfile_inst_n_108;
  wire neorv32_cpu_regfile_inst_n_109;
  wire neorv32_cpu_regfile_inst_n_110;
  wire neorv32_cpu_regfile_inst_n_111;
  wire neorv32_cpu_regfile_inst_n_112;
  wire neorv32_cpu_regfile_inst_n_113;
  wire neorv32_cpu_regfile_inst_n_114;
  wire neorv32_cpu_regfile_inst_n_115;
  wire neorv32_cpu_regfile_inst_n_116;
  wire neorv32_cpu_regfile_inst_n_117;
  wire neorv32_cpu_regfile_inst_n_118;
  wire neorv32_cpu_regfile_inst_n_119;
  wire neorv32_cpu_regfile_inst_n_120;
  wire neorv32_cpu_regfile_inst_n_121;
  wire neorv32_cpu_regfile_inst_n_124;
  wire neorv32_cpu_regfile_inst_n_64;
  wire neorv32_cpu_regfile_inst_n_65;
  wire neorv32_cpu_regfile_inst_n_66;
  wire neorv32_cpu_regfile_inst_n_67;
  wire neorv32_cpu_regfile_inst_n_68;
  wire neorv32_cpu_regfile_inst_n_69;
  wire neorv32_cpu_regfile_inst_n_70;
  wire neorv32_cpu_regfile_inst_n_71;
  wire neorv32_cpu_regfile_inst_n_72;
  wire neorv32_cpu_regfile_inst_n_73;
  wire neorv32_cpu_regfile_inst_n_74;
  wire neorv32_cpu_regfile_inst_n_75;
  wire neorv32_cpu_regfile_inst_n_76;
  wire neorv32_cpu_regfile_inst_n_77;
  wire neorv32_cpu_regfile_inst_n_78;
  wire neorv32_cpu_regfile_inst_n_79;
  wire neorv32_cpu_regfile_inst_n_80;
  wire neorv32_cpu_regfile_inst_n_81;
  wire neorv32_cpu_regfile_inst_n_82;
  wire neorv32_cpu_regfile_inst_n_83;
  wire neorv32_cpu_regfile_inst_n_84;
  wire neorv32_cpu_regfile_inst_n_85;
  wire neorv32_cpu_regfile_inst_n_86;
  wire neorv32_cpu_regfile_inst_n_87;
  wire neorv32_cpu_regfile_inst_n_88;
  wire neorv32_cpu_regfile_inst_n_89;
  wire neorv32_cpu_regfile_inst_n_91;
  wire neorv32_cpu_regfile_inst_n_92;
  wire neorv32_cpu_regfile_inst_n_93;
  wire neorv32_cpu_regfile_inst_n_94;
  wire neorv32_cpu_regfile_inst_n_95;
  wire neorv32_cpu_regfile_inst_n_96;
  wire neorv32_cpu_regfile_inst_n_97;
  wire neorv32_cpu_regfile_inst_n_98;
  wire neorv32_cpu_regfile_inst_n_99;
  wire [0:0]opa;
  wire [4:0]opa_addr;
  wire \rdata_o_reg[23] ;
  wire \rdata_o_reg[31] ;
  wire [31:0]rf_wdata;
  wire rf_we;
  wire [31:0]rs1;
  wire [31:0]rs2;
  wire rstn_sys;
  wire [31:0]\serial_shifter.shifter_reg[sreg] ;
  wire [2:0]\trap_ctrl_reg[irq_pnd][2] ;
  wire [0:0]wdata_i;
  wire we_i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_alu neorv32_cpu_alu_inst
       (.CO(neorv32_cpu_alu_inst_n_100),
        .D({neorv32_cpu_control_inst_n_262,neorv32_cpu_control_inst_n_263}),
        .DI(neorv32_cpu_control_inst_n_15),
        .E(\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/div[start] ),
        .\FSM_onehot_ctrl_reg[state][0] (neorv32_cpu_alu_inst_n_201),
        .\FSM_onehot_ctrl_reg[state][1] (neorv32_cpu_alu_inst_n_99),
        .\FSM_onehot_ctrl_reg[state][2] (neorv32_cpu_control_inst_n_196),
        .\FSM_sequential_exe_engine_reg[state][0] (\exe_engine_reg[state] ),
        .\FSM_sequential_exe_engine_reg[state][2] (neorv32_cpu_alu_inst_n_101),
        .Q({\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/p_0_in__0 ,neorv32_cpu_alu_inst_n_67,neorv32_cpu_alu_inst_n_68,neorv32_cpu_alu_inst_n_69,neorv32_cpu_alu_inst_n_70,neorv32_cpu_alu_inst_n_71,neorv32_cpu_alu_inst_n_72,neorv32_cpu_alu_inst_n_73,neorv32_cpu_alu_inst_n_74,neorv32_cpu_alu_inst_n_75,neorv32_cpu_alu_inst_n_76,neorv32_cpu_alu_inst_n_77,neorv32_cpu_alu_inst_n_78,neorv32_cpu_alu_inst_n_79,neorv32_cpu_alu_inst_n_80,neorv32_cpu_alu_inst_n_81,neorv32_cpu_alu_inst_n_82,neorv32_cpu_alu_inst_n_83,neorv32_cpu_alu_inst_n_84,neorv32_cpu_alu_inst_n_85,neorv32_cpu_alu_inst_n_86,neorv32_cpu_alu_inst_n_87,neorv32_cpu_alu_inst_n_88,neorv32_cpu_alu_inst_n_89,neorv32_cpu_alu_inst_n_90,neorv32_cpu_alu_inst_n_91,neorv32_cpu_alu_inst_n_92,neorv32_cpu_alu_inst_n_93,neorv32_cpu_alu_inst_n_94,neorv32_cpu_alu_inst_n_95,neorv32_cpu_alu_inst_n_96,neorv32_cpu_alu_inst_n_97,neorv32_cpu_alu_inst_n_98}),
        .S(neorv32_cpu_regfile_inst_n_124),
        .\_inferred__4/i__carry (neorv32_cpu_control_inst_n_297),
        .\_inferred__4/i__carry__7 (neorv32_cpu_control_inst_n_298),
        .alu_add(alu_add[31:1]),
        .alu_cp_done(alu_cp_done),
        .clk(clk),
        .cp_valid_1(cp_valid_1),
        .\ctrl_reg[out_en] (\ctrl_reg[out_en] ),
        .\ctrl_reg[out_en]__0 (neorv32_cpu_alu_inst_n_106),
        .\divider_core_serial.div_reg[quotient][30] ({neorv32_cpu_alu_inst_n_139,neorv32_cpu_alu_inst_n_140,neorv32_cpu_alu_inst_n_141,neorv32_cpu_alu_inst_n_142,neorv32_cpu_alu_inst_n_143,neorv32_cpu_alu_inst_n_144,neorv32_cpu_alu_inst_n_145,neorv32_cpu_alu_inst_n_146,neorv32_cpu_alu_inst_n_147,neorv32_cpu_alu_inst_n_148,neorv32_cpu_alu_inst_n_149,neorv32_cpu_alu_inst_n_150,neorv32_cpu_alu_inst_n_151,neorv32_cpu_alu_inst_n_152,neorv32_cpu_alu_inst_n_153,neorv32_cpu_alu_inst_n_154,neorv32_cpu_alu_inst_n_155,neorv32_cpu_alu_inst_n_156,neorv32_cpu_alu_inst_n_157,neorv32_cpu_alu_inst_n_158,neorv32_cpu_alu_inst_n_159,neorv32_cpu_alu_inst_n_160,neorv32_cpu_alu_inst_n_161,neorv32_cpu_alu_inst_n_162,neorv32_cpu_alu_inst_n_163,neorv32_cpu_alu_inst_n_164,neorv32_cpu_alu_inst_n_165,neorv32_cpu_alu_inst_n_166,neorv32_cpu_alu_inst_n_167,neorv32_cpu_alu_inst_n_168,neorv32_cpu_alu_inst_n_169}),
        .\divider_core_serial.div_reg[quotient][31] ({neorv32_cpu_control_inst_n_50,neorv32_cpu_control_inst_n_51,neorv32_cpu_control_inst_n_52,neorv32_cpu_control_inst_n_53,neorv32_cpu_control_inst_n_54,neorv32_cpu_control_inst_n_55,neorv32_cpu_control_inst_n_56,neorv32_cpu_control_inst_n_57,neorv32_cpu_control_inst_n_58,neorv32_cpu_control_inst_n_59,neorv32_cpu_control_inst_n_60,neorv32_cpu_control_inst_n_61,neorv32_cpu_control_inst_n_62,neorv32_cpu_control_inst_n_63,neorv32_cpu_control_inst_n_64,neorv32_cpu_control_inst_n_65,neorv32_cpu_control_inst_n_66,neorv32_cpu_control_inst_n_67,neorv32_cpu_control_inst_n_68,neorv32_cpu_control_inst_n_69,neorv32_cpu_control_inst_n_70,neorv32_cpu_control_inst_n_71,neorv32_cpu_control_inst_n_72,neorv32_cpu_control_inst_n_73,neorv32_cpu_control_inst_n_74,neorv32_cpu_control_inst_n_75,neorv32_cpu_control_inst_n_76,neorv32_cpu_control_inst_n_77,neorv32_cpu_control_inst_n_78,neorv32_cpu_control_inst_n_79,neorv32_cpu_control_inst_n_80,neorv32_cpu_control_inst_n_81}),
        .\divider_core_serial.div_reg[remainder][0] (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/div[quotient] ),
        .\divider_core_serial.div_reg[remainder][31] (neorv32_cpu_control_inst_n_82),
        .\divider_core_serial.div_reg[remainder][31]_0 (neorv32_cpu_control_inst_n_14),
        .\divider_core_serial.div_reg[rs2_abs][31] ({neorv32_cpu_control_inst_n_340,neorv32_cpu_control_inst_n_341,neorv32_cpu_control_inst_n_342,neorv32_cpu_control_inst_n_343,neorv32_cpu_control_inst_n_344,neorv32_cpu_control_inst_n_345,neorv32_cpu_control_inst_n_346,neorv32_cpu_control_inst_n_347,neorv32_cpu_control_inst_n_348,neorv32_cpu_control_inst_n_349,neorv32_cpu_control_inst_n_350,neorv32_cpu_control_inst_n_351,neorv32_cpu_control_inst_n_352,neorv32_cpu_control_inst_n_353,neorv32_cpu_control_inst_n_354,neorv32_cpu_control_inst_n_355,neorv32_cpu_control_inst_n_356,neorv32_cpu_control_inst_n_357,neorv32_cpu_control_inst_n_358,neorv32_cpu_control_inst_n_359,neorv32_cpu_control_inst_n_360,neorv32_cpu_control_inst_n_361,neorv32_cpu_control_inst_n_362,neorv32_cpu_control_inst_n_363,neorv32_cpu_control_inst_n_364,neorv32_cpu_control_inst_n_365,neorv32_cpu_control_inst_n_366,neorv32_cpu_control_inst_n_367,neorv32_cpu_control_inst_n_368,neorv32_cpu_control_inst_n_369,neorv32_cpu_control_inst_n_370,neorv32_cpu_control_inst_n_371}),
        .\divider_core_serial.div_reg[sign_mod] (neorv32_cpu_regfile_inst_n_89),
        .\mul[add] (\mul[add] ),
        .\multiplier_core_serial.mul_reg[res][0] (neorv32_cpu_control_inst_n_149),
        .\multiplier_core_serial.mul_reg[res][63] ({neorv32_cpu_control_inst_n_85,neorv32_cpu_control_inst_n_86,neorv32_cpu_control_inst_n_87,neorv32_cpu_control_inst_n_88,neorv32_cpu_control_inst_n_89,neorv32_cpu_control_inst_n_90,neorv32_cpu_control_inst_n_91,neorv32_cpu_control_inst_n_92,neorv32_cpu_control_inst_n_93,neorv32_cpu_control_inst_n_94,neorv32_cpu_control_inst_n_95,neorv32_cpu_control_inst_n_96,neorv32_cpu_control_inst_n_97,neorv32_cpu_control_inst_n_98,neorv32_cpu_control_inst_n_99,neorv32_cpu_control_inst_n_100,neorv32_cpu_control_inst_n_101,neorv32_cpu_control_inst_n_102,neorv32_cpu_control_inst_n_103,neorv32_cpu_control_inst_n_104,neorv32_cpu_control_inst_n_105,neorv32_cpu_control_inst_n_106,neorv32_cpu_control_inst_n_107,neorv32_cpu_control_inst_n_108,neorv32_cpu_control_inst_n_109,neorv32_cpu_control_inst_n_110,neorv32_cpu_control_inst_n_111,neorv32_cpu_control_inst_n_112,neorv32_cpu_control_inst_n_113,neorv32_cpu_control_inst_n_114,neorv32_cpu_control_inst_n_115,neorv32_cpu_control_inst_n_116,neorv32_cpu_control_inst_n_117,neorv32_cpu_control_inst_n_118,neorv32_cpu_control_inst_n_119,neorv32_cpu_control_inst_n_120,neorv32_cpu_control_inst_n_121,neorv32_cpu_control_inst_n_122,neorv32_cpu_control_inst_n_123,neorv32_cpu_control_inst_n_124,neorv32_cpu_control_inst_n_125,neorv32_cpu_control_inst_n_126,neorv32_cpu_control_inst_n_127,neorv32_cpu_control_inst_n_128,neorv32_cpu_control_inst_n_129,neorv32_cpu_control_inst_n_130,neorv32_cpu_control_inst_n_131,neorv32_cpu_control_inst_n_132,neorv32_cpu_control_inst_n_133,neorv32_cpu_control_inst_n_134,neorv32_cpu_control_inst_n_135,neorv32_cpu_control_inst_n_136,neorv32_cpu_control_inst_n_137,neorv32_cpu_control_inst_n_138,neorv32_cpu_control_inst_n_139,neorv32_cpu_control_inst_n_140,neorv32_cpu_control_inst_n_141,neorv32_cpu_control_inst_n_142,neorv32_cpu_control_inst_n_143,neorv32_cpu_control_inst_n_144,neorv32_cpu_control_inst_n_145,neorv32_cpu_control_inst_n_146,neorv32_cpu_control_inst_n_147,neorv32_cpu_control_inst_n_148}),
        .rs2_o(rs2[31:1]),
        .rstn_sys(rstn_sys),
        .sdpram_reg(\ctrl[alu_op] [1:0]),
        .sdpram_reg_i_101(neorv32_cpu_control_inst_n_49),
        .sdpram_reg_i_128(neorv32_cpu_control_inst_n_42),
        .sdpram_reg_i_137(\ctrl[ir_funct3] ),
        .sdpram_reg_i_190(neorv32_cpu_control_inst_n_17),
        .sdpram_reg_i_199(neorv32_cpu_control_inst_n_6),
        .sdpram_reg_i_199_0(neorv32_cpu_control_inst_n_13),
        .sdpram_reg_i_41(neorv32_cpu_control_inst_n_16),
        .sdpram_reg_i_43(neorv32_cpu_control_inst_n_18),
        .sdpram_reg_i_45(neorv32_cpu_control_inst_n_19),
        .sdpram_reg_i_47(neorv32_cpu_control_inst_n_20),
        .sdpram_reg_i_49(neorv32_cpu_control_inst_n_21),
        .sdpram_reg_i_51(neorv32_cpu_control_inst_n_22),
        .sdpram_reg_i_53(neorv32_cpu_control_inst_n_23),
        .sdpram_reg_i_55(neorv32_cpu_control_inst_n_24),
        .sdpram_reg_i_57(neorv32_cpu_control_inst_n_25),
        .sdpram_reg_i_59(neorv32_cpu_control_inst_n_26),
        .sdpram_reg_i_61(neorv32_cpu_control_inst_n_27),
        .sdpram_reg_i_63(neorv32_cpu_control_inst_n_28),
        .sdpram_reg_i_65(neorv32_cpu_control_inst_n_29),
        .sdpram_reg_i_67(neorv32_cpu_control_inst_n_30),
        .sdpram_reg_i_69(neorv32_cpu_control_inst_n_31),
        .sdpram_reg_i_71(neorv32_cpu_control_inst_n_32),
        .sdpram_reg_i_73(neorv32_cpu_control_inst_n_33),
        .sdpram_reg_i_75(neorv32_cpu_control_inst_n_34),
        .sdpram_reg_i_77(neorv32_cpu_control_inst_n_35),
        .sdpram_reg_i_79(neorv32_cpu_control_inst_n_36),
        .sdpram_reg_i_81(neorv32_cpu_control_inst_n_37),
        .sdpram_reg_i_83(neorv32_cpu_control_inst_n_39),
        .sdpram_reg_i_83_0(neorv32_cpu_control_inst_n_38),
        .sdpram_reg_i_85(neorv32_cpu_control_inst_n_40),
        .sdpram_reg_i_87(neorv32_cpu_control_inst_n_41),
        .sdpram_reg_i_89(neorv32_cpu_control_inst_n_43),
        .sdpram_reg_i_91(neorv32_cpu_control_inst_n_44),
        .sdpram_reg_i_93(neorv32_cpu_control_inst_n_45),
        .sdpram_reg_i_95(neorv32_cpu_control_inst_n_46),
        .sdpram_reg_i_97(neorv32_cpu_control_inst_n_47),
        .sdpram_reg_i_99(neorv32_cpu_control_inst_n_48),
        .\serial_shifter.shifter_reg[busy] (neorv32_cpu_control_inst_n_372),
        .\serial_shifter.shifter_reg[busy]__0 (\neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[busy]__0 ),
        .\serial_shifter.shifter_reg[cnt][1] ({\neorv32_cpu_cp_shifter_inst/p_2_in ,neorv32_cpu_alu_inst_n_104}),
        .\serial_shifter.shifter_reg[cnt][2] (neorv32_cpu_alu_inst_n_102),
        .\serial_shifter.shifter_reg[cnt][2]_0 (neorv32_cpu_control_inst_n_336),
        .\serial_shifter.shifter_reg[cnt][3] (neorv32_cpu_control_inst_n_334),
        .\serial_shifter.shifter_reg[cnt][4] (neorv32_cpu_control_inst_n_332),
        .\serial_shifter.shifter_reg[done_ff]__0 (neorv32_cpu_alu_inst_n_170),
        .\serial_shifter.shifter_reg[done_ff]__0_0 (neorv32_cpu_alu_inst_n_171),
        .\serial_shifter.shifter_reg[done_ff]__0_1 (neorv32_cpu_alu_inst_n_172),
        .\serial_shifter.shifter_reg[done_ff]__0_10 (neorv32_cpu_alu_inst_n_181),
        .\serial_shifter.shifter_reg[done_ff]__0_11 (neorv32_cpu_alu_inst_n_182),
        .\serial_shifter.shifter_reg[done_ff]__0_12 (neorv32_cpu_alu_inst_n_183),
        .\serial_shifter.shifter_reg[done_ff]__0_13 (neorv32_cpu_alu_inst_n_184),
        .\serial_shifter.shifter_reg[done_ff]__0_14 (neorv32_cpu_alu_inst_n_185),
        .\serial_shifter.shifter_reg[done_ff]__0_15 (neorv32_cpu_alu_inst_n_186),
        .\serial_shifter.shifter_reg[done_ff]__0_16 (neorv32_cpu_alu_inst_n_187),
        .\serial_shifter.shifter_reg[done_ff]__0_17 (neorv32_cpu_alu_inst_n_188),
        .\serial_shifter.shifter_reg[done_ff]__0_18 (neorv32_cpu_alu_inst_n_189),
        .\serial_shifter.shifter_reg[done_ff]__0_19 (neorv32_cpu_alu_inst_n_190),
        .\serial_shifter.shifter_reg[done_ff]__0_2 (neorv32_cpu_alu_inst_n_173),
        .\serial_shifter.shifter_reg[done_ff]__0_20 (neorv32_cpu_alu_inst_n_191),
        .\serial_shifter.shifter_reg[done_ff]__0_21 (neorv32_cpu_alu_inst_n_192),
        .\serial_shifter.shifter_reg[done_ff]__0_22 (neorv32_cpu_alu_inst_n_193),
        .\serial_shifter.shifter_reg[done_ff]__0_23 (neorv32_cpu_alu_inst_n_194),
        .\serial_shifter.shifter_reg[done_ff]__0_24 (neorv32_cpu_alu_inst_n_195),
        .\serial_shifter.shifter_reg[done_ff]__0_25 (neorv32_cpu_alu_inst_n_196),
        .\serial_shifter.shifter_reg[done_ff]__0_26 (neorv32_cpu_alu_inst_n_197),
        .\serial_shifter.shifter_reg[done_ff]__0_27 (neorv32_cpu_alu_inst_n_198),
        .\serial_shifter.shifter_reg[done_ff]__0_28 (neorv32_cpu_alu_inst_n_199),
        .\serial_shifter.shifter_reg[done_ff]__0_29 (neorv32_cpu_alu_inst_n_200),
        .\serial_shifter.shifter_reg[done_ff]__0_3 (neorv32_cpu_alu_inst_n_174),
        .\serial_shifter.shifter_reg[done_ff]__0_4 (neorv32_cpu_alu_inst_n_175),
        .\serial_shifter.shifter_reg[done_ff]__0_5 (neorv32_cpu_alu_inst_n_176),
        .\serial_shifter.shifter_reg[done_ff]__0_6 (neorv32_cpu_alu_inst_n_177),
        .\serial_shifter.shifter_reg[done_ff]__0_7 (neorv32_cpu_alu_inst_n_178),
        .\serial_shifter.shifter_reg[done_ff]__0_8 (neorv32_cpu_alu_inst_n_179),
        .\serial_shifter.shifter_reg[done_ff]__0_9 (neorv32_cpu_alu_inst_n_180),
        .\serial_shifter.shifter_reg[sreg][31] (\serial_shifter.shifter_reg[sreg] ),
        .\serial_shifter.shifter_reg[sreg][31]_0 ({neorv32_cpu_control_inst_n_265,neorv32_cpu_control_inst_n_266,neorv32_cpu_control_inst_n_267,neorv32_cpu_control_inst_n_268,neorv32_cpu_control_inst_n_269,neorv32_cpu_control_inst_n_270,neorv32_cpu_control_inst_n_271,neorv32_cpu_control_inst_n_272,neorv32_cpu_control_inst_n_273,neorv32_cpu_control_inst_n_274,neorv32_cpu_control_inst_n_275,neorv32_cpu_control_inst_n_276,neorv32_cpu_control_inst_n_277,neorv32_cpu_control_inst_n_278,neorv32_cpu_control_inst_n_279,neorv32_cpu_control_inst_n_280,neorv32_cpu_control_inst_n_281,neorv32_cpu_control_inst_n_282,neorv32_cpu_control_inst_n_283,neorv32_cpu_control_inst_n_284,neorv32_cpu_control_inst_n_285,neorv32_cpu_control_inst_n_286,neorv32_cpu_control_inst_n_287,neorv32_cpu_control_inst_n_288,neorv32_cpu_control_inst_n_289,neorv32_cpu_control_inst_n_290,neorv32_cpu_control_inst_n_291,neorv32_cpu_control_inst_n_292,neorv32_cpu_control_inst_n_293,neorv32_cpu_control_inst_n_294,neorv32_cpu_control_inst_n_295,neorv32_cpu_control_inst_n_296}),
        .valid_cmd(\neorv32_cpu_cp_shifter_inst/valid_cmd ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_control neorv32_cpu_control_inst
       (.ADDRARDADDR(opa_addr),
        .CO(neorv32_cpu_alu_inst_n_100),
        .D({neorv32_cpu_control_inst_n_186,neorv32_cpu_control_inst_n_187,neorv32_cpu_control_inst_n_188,neorv32_cpu_control_inst_n_189}),
        .DI(neorv32_cpu_control_inst_n_15),
        .DOADO(rs1),
        .DOBDO(rs2),
        .E(\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/div[start] ),
        .\FSM_onehot_ctrl_reg[state][2] (neorv32_cpu_control_inst_n_297),
        .\FSM_onehot_fetch_reg[state][0] (neorv32_cpu_frontend_inst_n_1),
        .\FSM_sequential_exe_engine_reg[state][0]_0 (neorv32_cpu_alu_inst_n_101),
        .\FSM_sequential_exe_engine_reg[state][2]_0 (\exe_engine_reg[state] ),
        .\FSM_sequential_exe_engine_reg[state][2]_1 (neorv32_cpu_control_inst_n_196),
        .\FSM_sequential_exe_engine_reg[state][2]_2 (neorv32_cpu_control_inst_n_197),
        .\FSM_sequential_exe_engine_reg[state][2]_3 (\ctrl[lsu_mo_we] ),
        .O({neorv32_cpu_regfile_inst_n_91,neorv32_cpu_regfile_inst_n_92,neorv32_cpu_regfile_inst_n_93,neorv32_cpu_regfile_inst_n_94}),
        .Q({\ctrl[rf_rs2] ,\ctrl[ir_funct3] }),
        .S(neorv32_cpu_regfile_inst_n_64),
        .WEA(rf_we),
        .alu_add(alu_add),
        .alu_cmp(alu_cmp),
        .alu_cp_done(alu_cp_done),
        .clk(clk),
        .cp_valid_1(cp_valid_1),
        .\cpu_d_rsp[0][ack] (\cpu_d_rsp[0][ack] ),
        .\cpu_d_rsp[0][err] (\cpu_d_rsp[0][err] ),
        .\csr_reg[mtval][31]_0 (\mar_reg[31] ),
        .\csr_reg[rdata][31]_0 (csr_rdata),
        .\ctrl[alu_opa_mux] (\ctrl[alu_opa_mux] ),
        .\ctrl[alu_unsigned] (\ctrl[alu_unsigned] ),
        .\ctrl[lsu_rw] (\ctrl[lsu_rw] ),
        .\ctrl_o[if_fence] (\ctrl_o[if_fence] ),
        .\ctrl_o[lsu_fence] (\ctrl_o[lsu_fence] ),
        .\ctrl_o[lsu_req] (\ctrl_o[lsu_req] ),
        .\ctrl_reg[alu_op][0]_0 (neorv32_cpu_control_inst_n_339),
        .\ctrl_reg[alu_op][1]_0 (neorv32_cpu_control_inst_n_301),
        .\ctrl_reg[alu_op][1]_1 (neorv32_cpu_control_inst_n_305),
        .\ctrl_reg[alu_op][1]_10 (neorv32_cpu_control_inst_n_314),
        .\ctrl_reg[alu_op][1]_11 (neorv32_cpu_control_inst_n_315),
        .\ctrl_reg[alu_op][1]_12 (neorv32_cpu_control_inst_n_316),
        .\ctrl_reg[alu_op][1]_13 (neorv32_cpu_control_inst_n_317),
        .\ctrl_reg[alu_op][1]_14 (neorv32_cpu_control_inst_n_318),
        .\ctrl_reg[alu_op][1]_15 (neorv32_cpu_control_inst_n_319),
        .\ctrl_reg[alu_op][1]_16 (neorv32_cpu_control_inst_n_320),
        .\ctrl_reg[alu_op][1]_17 (neorv32_cpu_control_inst_n_321),
        .\ctrl_reg[alu_op][1]_18 (neorv32_cpu_control_inst_n_322),
        .\ctrl_reg[alu_op][1]_19 (neorv32_cpu_control_inst_n_323),
        .\ctrl_reg[alu_op][1]_2 (neorv32_cpu_control_inst_n_306),
        .\ctrl_reg[alu_op][1]_20 (neorv32_cpu_control_inst_n_324),
        .\ctrl_reg[alu_op][1]_21 (neorv32_cpu_control_inst_n_325),
        .\ctrl_reg[alu_op][1]_22 (neorv32_cpu_control_inst_n_326),
        .\ctrl_reg[alu_op][1]_23 (neorv32_cpu_control_inst_n_327),
        .\ctrl_reg[alu_op][1]_24 (neorv32_cpu_control_inst_n_328),
        .\ctrl_reg[alu_op][1]_25 (neorv32_cpu_control_inst_n_329),
        .\ctrl_reg[alu_op][1]_26 (neorv32_cpu_control_inst_n_330),
        .\ctrl_reg[alu_op][1]_27 (neorv32_cpu_control_inst_n_331),
        .\ctrl_reg[alu_op][1]_28 (neorv32_cpu_control_inst_n_333),
        .\ctrl_reg[alu_op][1]_29 (neorv32_cpu_control_inst_n_335),
        .\ctrl_reg[alu_op][1]_3 (neorv32_cpu_control_inst_n_307),
        .\ctrl_reg[alu_op][1]_30 (neorv32_cpu_control_inst_n_337),
        .\ctrl_reg[alu_op][1]_31 (neorv32_cpu_control_inst_n_338),
        .\ctrl_reg[alu_op][1]_4 (neorv32_cpu_control_inst_n_308),
        .\ctrl_reg[alu_op][1]_5 (neorv32_cpu_control_inst_n_309),
        .\ctrl_reg[alu_op][1]_6 (neorv32_cpu_control_inst_n_310),
        .\ctrl_reg[alu_op][1]_7 (neorv32_cpu_control_inst_n_311),
        .\ctrl_reg[alu_op][1]_8 (neorv32_cpu_control_inst_n_312),
        .\ctrl_reg[alu_op][1]_9 (neorv32_cpu_control_inst_n_313),
        .\ctrl_reg[alu_op][2]_0 (\ctrl[alu_op] ),
        .\ctrl_reg[lsu_req]_0 (neorv32_cpu_control_inst_n_195),
        .\ctrl_reg[out_en] (\ctrl_reg[out_en] ),
        .\divider_core_serial.div_reg[quotient][12] ({neorv32_cpu_regfile_inst_n_99,neorv32_cpu_regfile_inst_n_100,neorv32_cpu_regfile_inst_n_101,neorv32_cpu_regfile_inst_n_102}),
        .\divider_core_serial.div_reg[quotient][16] ({neorv32_cpu_regfile_inst_n_103,neorv32_cpu_regfile_inst_n_104,neorv32_cpu_regfile_inst_n_105,neorv32_cpu_regfile_inst_n_106}),
        .\divider_core_serial.div_reg[quotient][20] ({neorv32_cpu_regfile_inst_n_107,neorv32_cpu_regfile_inst_n_108,neorv32_cpu_regfile_inst_n_109,neorv32_cpu_regfile_inst_n_110}),
        .\divider_core_serial.div_reg[quotient][24] ({neorv32_cpu_regfile_inst_n_111,neorv32_cpu_regfile_inst_n_112,neorv32_cpu_regfile_inst_n_113,neorv32_cpu_regfile_inst_n_114}),
        .\divider_core_serial.div_reg[quotient][28] ({neorv32_cpu_regfile_inst_n_115,neorv32_cpu_regfile_inst_n_116,neorv32_cpu_regfile_inst_n_117,neorv32_cpu_regfile_inst_n_118}),
        .\divider_core_serial.div_reg[quotient][31] ({neorv32_cpu_alu_inst_n_139,neorv32_cpu_alu_inst_n_140,neorv32_cpu_alu_inst_n_141,neorv32_cpu_alu_inst_n_142,neorv32_cpu_alu_inst_n_143,neorv32_cpu_alu_inst_n_144,neorv32_cpu_alu_inst_n_145,neorv32_cpu_alu_inst_n_146,neorv32_cpu_alu_inst_n_147,neorv32_cpu_alu_inst_n_148,neorv32_cpu_alu_inst_n_149,neorv32_cpu_alu_inst_n_150,neorv32_cpu_alu_inst_n_151,neorv32_cpu_alu_inst_n_152,neorv32_cpu_alu_inst_n_153,neorv32_cpu_alu_inst_n_154,neorv32_cpu_alu_inst_n_155,neorv32_cpu_alu_inst_n_156,neorv32_cpu_alu_inst_n_157,neorv32_cpu_alu_inst_n_158,neorv32_cpu_alu_inst_n_159,neorv32_cpu_alu_inst_n_160,neorv32_cpu_alu_inst_n_161,neorv32_cpu_alu_inst_n_162,neorv32_cpu_alu_inst_n_163,neorv32_cpu_alu_inst_n_164,neorv32_cpu_alu_inst_n_165,neorv32_cpu_alu_inst_n_166,neorv32_cpu_alu_inst_n_167,neorv32_cpu_alu_inst_n_168,neorv32_cpu_alu_inst_n_169}),
        .\divider_core_serial.div_reg[quotient][31]_0 ({neorv32_cpu_regfile_inst_n_119,neorv32_cpu_regfile_inst_n_120,neorv32_cpu_regfile_inst_n_121}),
        .\divider_core_serial.div_reg[quotient][8] ({neorv32_cpu_regfile_inst_n_95,neorv32_cpu_regfile_inst_n_96,neorv32_cpu_regfile_inst_n_97,neorv32_cpu_regfile_inst_n_98}),
        .\divider_core_serial.div_reg[remainder][0] (neorv32_cpu_alu_inst_n_99),
        .\exe_engine_reg[ir][12]_0 (neorv32_cpu_control_inst_n_153),
        .\exe_engine_reg[ir][12]_1 (\exe_engine_reg[ir][12]_0 ),
        .\exe_engine_reg[ir][12]_2 (neorv32_cpu_control_inst_n_300),
        .\exe_engine_reg[ir][12]_3 ({neorv32_cpu_control_inst_n_340,neorv32_cpu_control_inst_n_341,neorv32_cpu_control_inst_n_342,neorv32_cpu_control_inst_n_343,neorv32_cpu_control_inst_n_344,neorv32_cpu_control_inst_n_345,neorv32_cpu_control_inst_n_346,neorv32_cpu_control_inst_n_347,neorv32_cpu_control_inst_n_348,neorv32_cpu_control_inst_n_349,neorv32_cpu_control_inst_n_350,neorv32_cpu_control_inst_n_351,neorv32_cpu_control_inst_n_352,neorv32_cpu_control_inst_n_353,neorv32_cpu_control_inst_n_354,neorv32_cpu_control_inst_n_355,neorv32_cpu_control_inst_n_356,neorv32_cpu_control_inst_n_357,neorv32_cpu_control_inst_n_358,neorv32_cpu_control_inst_n_359,neorv32_cpu_control_inst_n_360,neorv32_cpu_control_inst_n_361,neorv32_cpu_control_inst_n_362,neorv32_cpu_control_inst_n_363,neorv32_cpu_control_inst_n_364,neorv32_cpu_control_inst_n_365,neorv32_cpu_control_inst_n_366,neorv32_cpu_control_inst_n_367,neorv32_cpu_control_inst_n_368,neorv32_cpu_control_inst_n_369,neorv32_cpu_control_inst_n_370,neorv32_cpu_control_inst_n_371}),
        .\exe_engine_reg[ir][13]_rep_0 (neorv32_cpu_control_inst_n_13),
        .\exe_engine_reg[ir][13]_rep__0_0 (neorv32_cpu_control_inst_n_42),
        .\exe_engine_reg[ir][13]_rep__0_1 (neorv32_cpu_control_inst_n_190),
        .\exe_engine_reg[ir][13]_rep__0_2 (neorv32_cpu_control_inst_n_192),
        .\exe_engine_reg[ir][13]_rep__0_3 (\exe_engine_reg[ir][13]_rep__0 ),
        .\exe_engine_reg[ir][13]_rep__0_4 (neorv32_cpu_frontend_inst_n_0),
        .\exe_engine_reg[ir][14]_0 ({neorv32_cpu_control_inst_n_85,neorv32_cpu_control_inst_n_86,neorv32_cpu_control_inst_n_87,neorv32_cpu_control_inst_n_88,neorv32_cpu_control_inst_n_89,neorv32_cpu_control_inst_n_90,neorv32_cpu_control_inst_n_91,neorv32_cpu_control_inst_n_92,neorv32_cpu_control_inst_n_93,neorv32_cpu_control_inst_n_94,neorv32_cpu_control_inst_n_95,neorv32_cpu_control_inst_n_96,neorv32_cpu_control_inst_n_97,neorv32_cpu_control_inst_n_98,neorv32_cpu_control_inst_n_99,neorv32_cpu_control_inst_n_100,neorv32_cpu_control_inst_n_101,neorv32_cpu_control_inst_n_102,neorv32_cpu_control_inst_n_103,neorv32_cpu_control_inst_n_104,neorv32_cpu_control_inst_n_105,neorv32_cpu_control_inst_n_106,neorv32_cpu_control_inst_n_107,neorv32_cpu_control_inst_n_108,neorv32_cpu_control_inst_n_109,neorv32_cpu_control_inst_n_110,neorv32_cpu_control_inst_n_111,neorv32_cpu_control_inst_n_112,neorv32_cpu_control_inst_n_113,neorv32_cpu_control_inst_n_114,neorv32_cpu_control_inst_n_115,neorv32_cpu_control_inst_n_116,neorv32_cpu_control_inst_n_117,neorv32_cpu_control_inst_n_118,neorv32_cpu_control_inst_n_119,neorv32_cpu_control_inst_n_120,neorv32_cpu_control_inst_n_121,neorv32_cpu_control_inst_n_122,neorv32_cpu_control_inst_n_123,neorv32_cpu_control_inst_n_124,neorv32_cpu_control_inst_n_125,neorv32_cpu_control_inst_n_126,neorv32_cpu_control_inst_n_127,neorv32_cpu_control_inst_n_128,neorv32_cpu_control_inst_n_129,neorv32_cpu_control_inst_n_130,neorv32_cpu_control_inst_n_131,neorv32_cpu_control_inst_n_132,neorv32_cpu_control_inst_n_133,neorv32_cpu_control_inst_n_134,neorv32_cpu_control_inst_n_135,neorv32_cpu_control_inst_n_136,neorv32_cpu_control_inst_n_137,neorv32_cpu_control_inst_n_138,neorv32_cpu_control_inst_n_139,neorv32_cpu_control_inst_n_140,neorv32_cpu_control_inst_n_141,neorv32_cpu_control_inst_n_142,neorv32_cpu_control_inst_n_143,neorv32_cpu_control_inst_n_144,neorv32_cpu_control_inst_n_145,neorv32_cpu_control_inst_n_146,neorv32_cpu_control_inst_n_147,neorv32_cpu_control_inst_n_148}),
        .\exe_engine_reg[ir][14]_1 (neorv32_cpu_control_inst_n_149),
        .\exe_engine_reg[ir][14]_2 (neorv32_cpu_control_inst_n_298),
        .\exe_engine_reg[ir][14]_rep_0 (neorv32_cpu_control_inst_n_14),
        .\exe_engine_reg[ir][14]_rep_1 ({neorv32_cpu_control_inst_n_50,neorv32_cpu_control_inst_n_51,neorv32_cpu_control_inst_n_52,neorv32_cpu_control_inst_n_53,neorv32_cpu_control_inst_n_54,neorv32_cpu_control_inst_n_55,neorv32_cpu_control_inst_n_56,neorv32_cpu_control_inst_n_57,neorv32_cpu_control_inst_n_58,neorv32_cpu_control_inst_n_59,neorv32_cpu_control_inst_n_60,neorv32_cpu_control_inst_n_61,neorv32_cpu_control_inst_n_62,neorv32_cpu_control_inst_n_63,neorv32_cpu_control_inst_n_64,neorv32_cpu_control_inst_n_65,neorv32_cpu_control_inst_n_66,neorv32_cpu_control_inst_n_67,neorv32_cpu_control_inst_n_68,neorv32_cpu_control_inst_n_69,neorv32_cpu_control_inst_n_70,neorv32_cpu_control_inst_n_71,neorv32_cpu_control_inst_n_72,neorv32_cpu_control_inst_n_73,neorv32_cpu_control_inst_n_74,neorv32_cpu_control_inst_n_75,neorv32_cpu_control_inst_n_76,neorv32_cpu_control_inst_n_77,neorv32_cpu_control_inst_n_78,neorv32_cpu_control_inst_n_79,neorv32_cpu_control_inst_n_80,neorv32_cpu_control_inst_n_81}),
        .\exe_engine_reg[ir][14]_rep_2 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/div[quotient] ),
        .\exe_engine_reg[ir][14]_rep__0_0 (neorv32_cpu_control_inst_n_6),
        .\exe_engine_reg[ir][14]_rep__1_0 (neorv32_cpu_control_inst_n_16),
        .\exe_engine_reg[ir][14]_rep__1_1 (neorv32_cpu_control_inst_n_17),
        .\exe_engine_reg[ir][14]_rep__1_10 (neorv32_cpu_control_inst_n_26),
        .\exe_engine_reg[ir][14]_rep__1_11 (neorv32_cpu_control_inst_n_27),
        .\exe_engine_reg[ir][14]_rep__1_12 (neorv32_cpu_control_inst_n_28),
        .\exe_engine_reg[ir][14]_rep__1_13 (neorv32_cpu_control_inst_n_29),
        .\exe_engine_reg[ir][14]_rep__1_14 (neorv32_cpu_control_inst_n_30),
        .\exe_engine_reg[ir][14]_rep__1_15 (neorv32_cpu_control_inst_n_31),
        .\exe_engine_reg[ir][14]_rep__1_16 (neorv32_cpu_control_inst_n_32),
        .\exe_engine_reg[ir][14]_rep__1_17 (neorv32_cpu_control_inst_n_33),
        .\exe_engine_reg[ir][14]_rep__1_18 (neorv32_cpu_control_inst_n_34),
        .\exe_engine_reg[ir][14]_rep__1_19 (neorv32_cpu_control_inst_n_35),
        .\exe_engine_reg[ir][14]_rep__1_2 (neorv32_cpu_control_inst_n_18),
        .\exe_engine_reg[ir][14]_rep__1_20 (neorv32_cpu_control_inst_n_36),
        .\exe_engine_reg[ir][14]_rep__1_21 (neorv32_cpu_control_inst_n_37),
        .\exe_engine_reg[ir][14]_rep__1_3 (neorv32_cpu_control_inst_n_19),
        .\exe_engine_reg[ir][14]_rep__1_4 (neorv32_cpu_control_inst_n_20),
        .\exe_engine_reg[ir][14]_rep__1_5 (neorv32_cpu_control_inst_n_21),
        .\exe_engine_reg[ir][14]_rep__1_6 (neorv32_cpu_control_inst_n_22),
        .\exe_engine_reg[ir][14]_rep__1_7 (neorv32_cpu_control_inst_n_23),
        .\exe_engine_reg[ir][14]_rep__1_8 (neorv32_cpu_control_inst_n_24),
        .\exe_engine_reg[ir][14]_rep__1_9 (neorv32_cpu_control_inst_n_25),
        .\exe_engine_reg[ir][14]_rep__2_0 (neorv32_cpu_control_inst_n_38),
        .\exe_engine_reg[ir][14]_rep__2_1 (neorv32_cpu_control_inst_n_39),
        .\exe_engine_reg[ir][14]_rep__2_10 (neorv32_cpu_control_inst_n_49),
        .\exe_engine_reg[ir][14]_rep__2_2 (neorv32_cpu_control_inst_n_40),
        .\exe_engine_reg[ir][14]_rep__2_3 (neorv32_cpu_control_inst_n_41),
        .\exe_engine_reg[ir][14]_rep__2_4 (neorv32_cpu_control_inst_n_43),
        .\exe_engine_reg[ir][14]_rep__2_5 (neorv32_cpu_control_inst_n_44),
        .\exe_engine_reg[ir][14]_rep__2_6 (neorv32_cpu_control_inst_n_45),
        .\exe_engine_reg[ir][14]_rep__2_7 (neorv32_cpu_control_inst_n_46),
        .\exe_engine_reg[ir][14]_rep__2_8 (neorv32_cpu_control_inst_n_47),
        .\exe_engine_reg[ir][14]_rep__2_9 (neorv32_cpu_control_inst_n_48),
        .\exe_engine_reg[ir][31]_0 (neorv32_cpu_control_inst_n_82),
        .\exe_engine_reg[ir][31]_1 (\frontend[instr] [31:16]),
        .\exe_engine_reg[pc2][31]_0 (\ctrl[pc_nxt] ),
        .\exe_engine_reg[ra][31]_0 (\ctrl[pc_ret] ),
        .\fetch_reg[restart] (neorv32_cpu_control_inst_n_150),
        .\immediate_reg[1]_0 ({neorv32_cpu_control_inst_n_262,neorv32_cpu_control_inst_n_263}),
        .\immediate_reg[2]_0 (neorv32_cpu_control_inst_n_336),
        .\immediate_reg[3]_0 (neorv32_cpu_control_inst_n_334),
        .\immediate_reg[4]_0 (neorv32_cpu_control_inst_n_332),
        .\mar_reg[0] (neorv32_cpu_control_inst_n_191),
        .\mar_reg[3] (opa),
        .misaligned(misaligned),
        .\mul[add] (\mul[add] ),
        .\multiplier_core_serial.mul_reg[res][0] (neorv32_cpu_alu_inst_n_201),
        .pending_reg(neorv32_cpu_lsu_inst_n_3),
        .rdata_o({\frontend[fault] ,\frontend[instr] [15:0]}),
        .\rdata_o_reg[24] (\rdata_o_reg[23] ),
        .\rdata_o_reg[24]_0 (\rdata_o_reg[31] ),
        .rstn_sys(rstn_sys),
        .sdpram_reg({neorv32_cpu_control_inst_n_265,neorv32_cpu_control_inst_n_266,neorv32_cpu_control_inst_n_267,neorv32_cpu_control_inst_n_268,neorv32_cpu_control_inst_n_269,neorv32_cpu_control_inst_n_270,neorv32_cpu_control_inst_n_271,neorv32_cpu_control_inst_n_272,neorv32_cpu_control_inst_n_273,neorv32_cpu_control_inst_n_274,neorv32_cpu_control_inst_n_275,neorv32_cpu_control_inst_n_276,neorv32_cpu_control_inst_n_277,neorv32_cpu_control_inst_n_278,neorv32_cpu_control_inst_n_279,neorv32_cpu_control_inst_n_280,neorv32_cpu_control_inst_n_281,neorv32_cpu_control_inst_n_282,neorv32_cpu_control_inst_n_283,neorv32_cpu_control_inst_n_284,neorv32_cpu_control_inst_n_285,neorv32_cpu_control_inst_n_286,neorv32_cpu_control_inst_n_287,neorv32_cpu_control_inst_n_288,neorv32_cpu_control_inst_n_289,neorv32_cpu_control_inst_n_290,neorv32_cpu_control_inst_n_291,neorv32_cpu_control_inst_n_292,neorv32_cpu_control_inst_n_293,neorv32_cpu_control_inst_n_294,neorv32_cpu_control_inst_n_295,neorv32_cpu_control_inst_n_296}),
        .sdpram_reg_0(neorv32_cpu_control_inst_n_299),
        .sdpram_reg_1(neorv32_cpu_alu_inst_n_106),
        .sdpram_reg_i_105({\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/p_0_in__0 ,neorv32_cpu_alu_inst_n_67,neorv32_cpu_alu_inst_n_68,neorv32_cpu_alu_inst_n_69,neorv32_cpu_alu_inst_n_70,neorv32_cpu_alu_inst_n_71,neorv32_cpu_alu_inst_n_72,neorv32_cpu_alu_inst_n_73,neorv32_cpu_alu_inst_n_74,neorv32_cpu_alu_inst_n_75,neorv32_cpu_alu_inst_n_76,neorv32_cpu_alu_inst_n_77,neorv32_cpu_alu_inst_n_78,neorv32_cpu_alu_inst_n_79,neorv32_cpu_alu_inst_n_80,neorv32_cpu_alu_inst_n_81,neorv32_cpu_alu_inst_n_82,neorv32_cpu_alu_inst_n_83,neorv32_cpu_alu_inst_n_84,neorv32_cpu_alu_inst_n_85,neorv32_cpu_alu_inst_n_86,neorv32_cpu_alu_inst_n_87,neorv32_cpu_alu_inst_n_88,neorv32_cpu_alu_inst_n_89,neorv32_cpu_alu_inst_n_90,neorv32_cpu_alu_inst_n_91,neorv32_cpu_alu_inst_n_92,neorv32_cpu_alu_inst_n_93,neorv32_cpu_alu_inst_n_94,neorv32_cpu_alu_inst_n_95,neorv32_cpu_alu_inst_n_96,neorv32_cpu_alu_inst_n_97,neorv32_cpu_alu_inst_n_98}),
        .\serial_shifter.shifter_reg[busy] (neorv32_cpu_control_inst_n_372),
        .\serial_shifter.shifter_reg[busy]_0 (neorv32_cpu_alu_inst_n_102),
        .\serial_shifter.shifter_reg[busy]__0 (\neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[busy]__0 ),
        .\serial_shifter.shifter_reg[cnt][1] ({\neorv32_cpu_cp_shifter_inst/p_2_in ,neorv32_cpu_alu_inst_n_104}),
        .\serial_shifter.shifter_reg[sreg][31] (\serial_shifter.shifter_reg[sreg] ),
        .\trap_ctrl_reg[irq_pnd][17]_0 ({irq_fast_i,\trap_ctrl_reg[irq_pnd][2] }),
        .valid_cmd(\neorv32_cpu_cp_shifter_inst/valid_cmd ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_frontend neorv32_cpu_frontend_inst
       (.\FSM_onehot_fetch_reg[state][0]_0 (neorv32_cpu_control_inst_n_150),
        .\FSM_onehot_fetch_reg[state][1]_0 (\FSM_onehot_fetch_reg[state][1] ),
        .\FSM_onehot_fetch_reg[state][2]_0 (\FSM_onehot_fetch_reg[state][2] ),
        .Q(Q),
        .clk(clk),
        .\cpu_i_rsp[0][data] (\cpu_i_rsp[0][data] ),
        .\ctrl_nxt[buf_dir] (\ctrl_nxt[buf_dir] ),
        .\ctrl_nxt[state]0 (\ctrl_nxt[state]0 ),
        .\ctrl_reg[buf_dir] (\ctrl_reg[buf_dir] ),
        .\ctrl_reg[buf_req]__0 (\ctrl_reg[buf_req]__0 ),
        .\fetch_reg[pc][31]_0 (\ctrl[pc_nxt] ),
        .\fetch_reg[restart]_0 (neorv32_cpu_frontend_inst_n_1),
        .\frontend[instr] (\frontend[instr] ),
        .\r_pnt_reg[0] (neorv32_cpu_control_inst_n_197),
        .\r_pnt_reg[1] (neorv32_cpu_frontend_inst_n_0),
        .rdata_o(\frontend[fault] ),
        .rstn_sys(rstn_sys),
        .\w_pnt_reg[0] (\ibus_req_o[stb]1 ),
        .wdata_i(wdata_i),
        .we_i(we_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_lsu neorv32_cpu_lsu_inst
       (.D(alu_add),
        .E(\ctrl[lsu_mo_we] ),
        .Q(\ctrl[ir_funct3] ),
        .clk(clk),
        .\cpu_d_req[0][rw] (\cpu_d_req[0][rw] ),
        .\cpu_d_rsp[0][data] (\cpu_d_rsp[0][data] ),
        .\ctrl[lsu_rw] (\ctrl[lsu_rw] ),
        .\ctrl_nxt[buf_dir]_0 (\ctrl_nxt[buf_dir]_0 ),
        .\ctrl_reg[buf_dir] (\ctrl_reg[buf_dir]_0 ),
        .\dbus_req_o[meta] (\dbus_req_o[meta] ),
        .\dbus_req_o_reg[ben][3]_0 (\dbus_req_o_reg[ben][3] ),
        .\dbus_req_o_reg[ben][3]_1 ({neorv32_cpu_control_inst_n_186,neorv32_cpu_control_inst_n_187,neorv32_cpu_control_inst_n_188,neorv32_cpu_control_inst_n_189}),
        .\dbus_req_o_reg[data][31]_0 (\dbus_req_o_reg[data][31] ),
        .\dbus_req_o_reg[data][31]_1 ({neorv32_cpu_regfile_inst_n_65,neorv32_cpu_regfile_inst_n_66,neorv32_cpu_regfile_inst_n_67,neorv32_cpu_regfile_inst_n_68,neorv32_cpu_regfile_inst_n_69,neorv32_cpu_regfile_inst_n_70,neorv32_cpu_regfile_inst_n_71,neorv32_cpu_regfile_inst_n_72,neorv32_cpu_regfile_inst_n_73,neorv32_cpu_regfile_inst_n_74,neorv32_cpu_regfile_inst_n_75,neorv32_cpu_regfile_inst_n_76,neorv32_cpu_regfile_inst_n_77,neorv32_cpu_regfile_inst_n_78,neorv32_cpu_regfile_inst_n_79,neorv32_cpu_regfile_inst_n_80,neorv32_cpu_regfile_inst_n_81,neorv32_cpu_regfile_inst_n_82,neorv32_cpu_regfile_inst_n_83,neorv32_cpu_regfile_inst_n_84,neorv32_cpu_regfile_inst_n_85,neorv32_cpu_regfile_inst_n_86,neorv32_cpu_regfile_inst_n_87,neorv32_cpu_regfile_inst_n_88,rs2[7:0]}),
        .\exe_engine_reg[ir][12] (\exe_engine_reg[ir][12] ),
        .\mar_reg[1]_0 (\mar_reg[1] ),
        .\mar_reg[1]_1 (\mar_reg[1]_0 ),
        .\mar_reg[1]_2 (\mar_reg[1]_1 ),
        .\mar_reg[1]_3 (\mar_reg[1]_2 ),
        .\mar_reg[1]_4 (\mar_reg[1]_3 ),
        .\mar_reg[1]_5 (\mar_reg[1]_4 ),
        .\mar_reg[1]_6 (\mar_reg[1]_5 ),
        .\mar_reg[31]_0 (\mar_reg[31] ),
        .misaligned(misaligned),
        .misaligned_reg_0(neorv32_cpu_control_inst_n_153),
        .pending_reg_0(neorv32_cpu_lsu_inst_n_3),
        .pending_reg_1(neorv32_cpu_control_inst_n_195),
        .\rdata_o_reg[15]_0 (neorv32_cpu_control_inst_n_42),
        .\rdata_o_reg[23]_0 (\rdata_o_reg[23] ),
        .\rdata_o_reg[23]_1 (neorv32_cpu_control_inst_n_192),
        .\rdata_o_reg[30]_0 (D),
        .\rdata_o_reg[31]_0 (lsu_rdata),
        .\rdata_o_reg[31]_1 (\rdata_o_reg[31] ),
        .\rdata_o_reg[31]_2 (neorv32_cpu_control_inst_n_6),
        .\rdata_o_reg[7]_0 (neorv32_cpu_control_inst_n_190),
        .\rdata_o_reg[8]_0 (neorv32_cpu_control_inst_n_191),
        .rstn_sys(rstn_sys));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_regfile neorv32_cpu_regfile_inst
       (.ADDRARDADDR(opa_addr),
        .DIADI(rf_wdata),
        .DOADO(rs1),
        .DOBDO(rs2),
        .O({neorv32_cpu_regfile_inst_n_91,neorv32_cpu_regfile_inst_n_92,neorv32_cpu_regfile_inst_n_93,neorv32_cpu_regfile_inst_n_94}),
        .Q({\ctrl[rf_rs2] ,\ctrl[ir_funct3] }),
        .S(neorv32_cpu_regfile_inst_n_64),
        .WEA(rf_we),
        .\_inferred__4/i__carry (neorv32_cpu_alu_inst_n_98),
        .alu_cmp(alu_cmp),
        .clk(clk),
        .\ctrl[alu_opa_mux] (\ctrl[alu_opa_mux] ),
        .\ctrl[alu_unsigned] (\ctrl[alu_unsigned] ),
        .\dbus_req_o_reg[data][15] (neorv32_cpu_control_inst_n_42),
        .\divider_core_serial.div_reg[sign_mod] (neorv32_cpu_control_inst_n_299),
        .\divider_core_serial.div_reg[sign_mod]_0 (neorv32_cpu_control_inst_n_300),
        .sdpram_reg({neorv32_cpu_regfile_inst_n_65,neorv32_cpu_regfile_inst_n_66,neorv32_cpu_regfile_inst_n_67,neorv32_cpu_regfile_inst_n_68,neorv32_cpu_regfile_inst_n_69,neorv32_cpu_regfile_inst_n_70,neorv32_cpu_regfile_inst_n_71,neorv32_cpu_regfile_inst_n_72,neorv32_cpu_regfile_inst_n_73,neorv32_cpu_regfile_inst_n_74,neorv32_cpu_regfile_inst_n_75,neorv32_cpu_regfile_inst_n_76,neorv32_cpu_regfile_inst_n_77,neorv32_cpu_regfile_inst_n_78,neorv32_cpu_regfile_inst_n_79,neorv32_cpu_regfile_inst_n_80,neorv32_cpu_regfile_inst_n_81,neorv32_cpu_regfile_inst_n_82,neorv32_cpu_regfile_inst_n_83,neorv32_cpu_regfile_inst_n_84,neorv32_cpu_regfile_inst_n_85,neorv32_cpu_regfile_inst_n_86,neorv32_cpu_regfile_inst_n_87,neorv32_cpu_regfile_inst_n_88}),
        .sdpram_reg_0(neorv32_cpu_regfile_inst_n_89),
        .sdpram_reg_1(opa),
        .sdpram_reg_2({neorv32_cpu_regfile_inst_n_95,neorv32_cpu_regfile_inst_n_96,neorv32_cpu_regfile_inst_n_97,neorv32_cpu_regfile_inst_n_98}),
        .sdpram_reg_3({neorv32_cpu_regfile_inst_n_99,neorv32_cpu_regfile_inst_n_100,neorv32_cpu_regfile_inst_n_101,neorv32_cpu_regfile_inst_n_102}),
        .sdpram_reg_4({neorv32_cpu_regfile_inst_n_103,neorv32_cpu_regfile_inst_n_104,neorv32_cpu_regfile_inst_n_105,neorv32_cpu_regfile_inst_n_106}),
        .sdpram_reg_5({neorv32_cpu_regfile_inst_n_107,neorv32_cpu_regfile_inst_n_108,neorv32_cpu_regfile_inst_n_109,neorv32_cpu_regfile_inst_n_110}),
        .sdpram_reg_6({neorv32_cpu_regfile_inst_n_111,neorv32_cpu_regfile_inst_n_112,neorv32_cpu_regfile_inst_n_113,neorv32_cpu_regfile_inst_n_114}),
        .sdpram_reg_7({neorv32_cpu_regfile_inst_n_115,neorv32_cpu_regfile_inst_n_116,neorv32_cpu_regfile_inst_n_117,neorv32_cpu_regfile_inst_n_118}),
        .sdpram_reg_8({neorv32_cpu_regfile_inst_n_119,neorv32_cpu_regfile_inst_n_120,neorv32_cpu_regfile_inst_n_121}),
        .sdpram_reg_9(neorv32_cpu_regfile_inst_n_124));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sdpram_reg_i_10
       (.I0(\ctrl[pc_ret] [27]),
        .I1(neorv32_cpu_control_inst_n_308),
        .I2(\ctrl[alu_op] [2]),
        .I3(neorv32_cpu_alu_inst_n_196),
        .I4(lsu_rdata[27]),
        .I5(csr_rdata[27]),
        .O(rf_wdata[27]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sdpram_reg_i_11
       (.I0(\ctrl[pc_ret] [26]),
        .I1(neorv32_cpu_control_inst_n_309),
        .I2(\ctrl[alu_op] [2]),
        .I3(neorv32_cpu_alu_inst_n_195),
        .I4(lsu_rdata[26]),
        .I5(csr_rdata[26]),
        .O(rf_wdata[26]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sdpram_reg_i_12
       (.I0(\ctrl[pc_ret] [25]),
        .I1(neorv32_cpu_control_inst_n_310),
        .I2(\ctrl[alu_op] [2]),
        .I3(neorv32_cpu_alu_inst_n_194),
        .I4(lsu_rdata[25]),
        .I5(csr_rdata[25]),
        .O(rf_wdata[25]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sdpram_reg_i_13
       (.I0(\ctrl[pc_ret] [24]),
        .I1(neorv32_cpu_control_inst_n_311),
        .I2(\ctrl[alu_op] [2]),
        .I3(neorv32_cpu_alu_inst_n_193),
        .I4(lsu_rdata[24]),
        .I5(csr_rdata[24]),
        .O(rf_wdata[24]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sdpram_reg_i_14
       (.I0(\ctrl[pc_ret] [23]),
        .I1(neorv32_cpu_control_inst_n_312),
        .I2(\ctrl[alu_op] [2]),
        .I3(neorv32_cpu_alu_inst_n_192),
        .I4(lsu_rdata[23]),
        .I5(csr_rdata[23]),
        .O(rf_wdata[23]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sdpram_reg_i_15
       (.I0(\ctrl[pc_ret] [22]),
        .I1(neorv32_cpu_control_inst_n_313),
        .I2(\ctrl[alu_op] [2]),
        .I3(neorv32_cpu_alu_inst_n_191),
        .I4(lsu_rdata[22]),
        .I5(csr_rdata[22]),
        .O(rf_wdata[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sdpram_reg_i_16
       (.I0(\ctrl[pc_ret] [21]),
        .I1(neorv32_cpu_control_inst_n_314),
        .I2(\ctrl[alu_op] [2]),
        .I3(neorv32_cpu_alu_inst_n_190),
        .I4(lsu_rdata[21]),
        .I5(csr_rdata[21]),
        .O(rf_wdata[21]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sdpram_reg_i_17
       (.I0(\ctrl[pc_ret] [20]),
        .I1(neorv32_cpu_control_inst_n_315),
        .I2(\ctrl[alu_op] [2]),
        .I3(neorv32_cpu_alu_inst_n_189),
        .I4(lsu_rdata[20]),
        .I5(csr_rdata[20]),
        .O(rf_wdata[20]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sdpram_reg_i_18
       (.I0(\ctrl[pc_ret] [19]),
        .I1(neorv32_cpu_control_inst_n_316),
        .I2(\ctrl[alu_op] [2]),
        .I3(neorv32_cpu_alu_inst_n_188),
        .I4(lsu_rdata[19]),
        .I5(csr_rdata[19]),
        .O(rf_wdata[19]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sdpram_reg_i_19
       (.I0(\ctrl[pc_ret] [18]),
        .I1(neorv32_cpu_control_inst_n_317),
        .I2(\ctrl[alu_op] [2]),
        .I3(neorv32_cpu_alu_inst_n_187),
        .I4(lsu_rdata[18]),
        .I5(csr_rdata[18]),
        .O(rf_wdata[18]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sdpram_reg_i_20
       (.I0(\ctrl[pc_ret] [17]),
        .I1(neorv32_cpu_control_inst_n_318),
        .I2(\ctrl[alu_op] [2]),
        .I3(neorv32_cpu_alu_inst_n_186),
        .I4(lsu_rdata[17]),
        .I5(csr_rdata[17]),
        .O(rf_wdata[17]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sdpram_reg_i_21
       (.I0(\ctrl[pc_ret] [16]),
        .I1(neorv32_cpu_control_inst_n_319),
        .I2(\ctrl[alu_op] [2]),
        .I3(neorv32_cpu_alu_inst_n_185),
        .I4(lsu_rdata[16]),
        .I5(csr_rdata[16]),
        .O(rf_wdata[16]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sdpram_reg_i_22
       (.I0(\ctrl[pc_ret] [15]),
        .I1(neorv32_cpu_control_inst_n_320),
        .I2(\ctrl[alu_op] [2]),
        .I3(neorv32_cpu_alu_inst_n_184),
        .I4(lsu_rdata[15]),
        .I5(csr_rdata[15]),
        .O(rf_wdata[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sdpram_reg_i_23
       (.I0(\ctrl[pc_ret] [14]),
        .I1(neorv32_cpu_control_inst_n_321),
        .I2(\ctrl[alu_op] [2]),
        .I3(neorv32_cpu_alu_inst_n_183),
        .I4(lsu_rdata[14]),
        .I5(csr_rdata[14]),
        .O(rf_wdata[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sdpram_reg_i_24
       (.I0(\ctrl[pc_ret] [13]),
        .I1(neorv32_cpu_control_inst_n_322),
        .I2(\ctrl[alu_op] [2]),
        .I3(neorv32_cpu_alu_inst_n_182),
        .I4(lsu_rdata[13]),
        .I5(csr_rdata[13]),
        .O(rf_wdata[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sdpram_reg_i_25
       (.I0(\ctrl[pc_ret] [12]),
        .I1(neorv32_cpu_control_inst_n_323),
        .I2(\ctrl[alu_op] [2]),
        .I3(neorv32_cpu_alu_inst_n_181),
        .I4(lsu_rdata[12]),
        .I5(csr_rdata[12]),
        .O(rf_wdata[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sdpram_reg_i_26
       (.I0(\ctrl[pc_ret] [11]),
        .I1(neorv32_cpu_control_inst_n_324),
        .I2(\ctrl[alu_op] [2]),
        .I3(neorv32_cpu_alu_inst_n_180),
        .I4(lsu_rdata[11]),
        .I5(csr_rdata[11]),
        .O(rf_wdata[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sdpram_reg_i_27
       (.I0(\ctrl[pc_ret] [10]),
        .I1(neorv32_cpu_control_inst_n_325),
        .I2(\ctrl[alu_op] [2]),
        .I3(neorv32_cpu_alu_inst_n_179),
        .I4(lsu_rdata[10]),
        .I5(csr_rdata[10]),
        .O(rf_wdata[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sdpram_reg_i_28
       (.I0(\ctrl[pc_ret] [9]),
        .I1(neorv32_cpu_control_inst_n_326),
        .I2(\ctrl[alu_op] [2]),
        .I3(neorv32_cpu_alu_inst_n_178),
        .I4(lsu_rdata[9]),
        .I5(csr_rdata[9]),
        .O(rf_wdata[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sdpram_reg_i_29
       (.I0(\ctrl[pc_ret] [8]),
        .I1(neorv32_cpu_control_inst_n_327),
        .I2(\ctrl[alu_op] [2]),
        .I3(neorv32_cpu_alu_inst_n_177),
        .I4(lsu_rdata[8]),
        .I5(csr_rdata[8]),
        .O(rf_wdata[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sdpram_reg_i_30
       (.I0(\ctrl[pc_ret] [7]),
        .I1(neorv32_cpu_control_inst_n_328),
        .I2(\ctrl[alu_op] [2]),
        .I3(neorv32_cpu_alu_inst_n_176),
        .I4(lsu_rdata[7]),
        .I5(csr_rdata[7]),
        .O(rf_wdata[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sdpram_reg_i_31
       (.I0(\ctrl[pc_ret] [6]),
        .I1(neorv32_cpu_control_inst_n_329),
        .I2(\ctrl[alu_op] [2]),
        .I3(neorv32_cpu_alu_inst_n_175),
        .I4(lsu_rdata[6]),
        .I5(csr_rdata[6]),
        .O(rf_wdata[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sdpram_reg_i_32
       (.I0(\ctrl[pc_ret] [5]),
        .I1(neorv32_cpu_control_inst_n_330),
        .I2(\ctrl[alu_op] [2]),
        .I3(neorv32_cpu_alu_inst_n_174),
        .I4(lsu_rdata[5]),
        .I5(csr_rdata[5]),
        .O(rf_wdata[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sdpram_reg_i_33
       (.I0(\ctrl[pc_ret] [4]),
        .I1(neorv32_cpu_control_inst_n_331),
        .I2(\ctrl[alu_op] [2]),
        .I3(neorv32_cpu_alu_inst_n_173),
        .I4(lsu_rdata[4]),
        .I5(csr_rdata[4]),
        .O(rf_wdata[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sdpram_reg_i_34
       (.I0(\ctrl[pc_ret] [3]),
        .I1(neorv32_cpu_control_inst_n_333),
        .I2(\ctrl[alu_op] [2]),
        .I3(neorv32_cpu_alu_inst_n_172),
        .I4(lsu_rdata[3]),
        .I5(csr_rdata[3]),
        .O(rf_wdata[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sdpram_reg_i_35
       (.I0(\ctrl[pc_ret] [2]),
        .I1(neorv32_cpu_control_inst_n_335),
        .I2(\ctrl[alu_op] [2]),
        .I3(neorv32_cpu_alu_inst_n_171),
        .I4(lsu_rdata[2]),
        .I5(csr_rdata[2]),
        .O(rf_wdata[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sdpram_reg_i_36
       (.I0(\ctrl[pc_ret] [1]),
        .I1(neorv32_cpu_control_inst_n_337),
        .I2(\ctrl[alu_op] [2]),
        .I3(neorv32_cpu_alu_inst_n_170),
        .I4(lsu_rdata[1]),
        .I5(csr_rdata[1]),
        .O(rf_wdata[1]));
  LUT5 #(
    .INIT(32'hFFFFFFE2)) 
    sdpram_reg_i_37
       (.I0(neorv32_cpu_control_inst_n_339),
        .I1(\ctrl[alu_op] [2]),
        .I2(neorv32_cpu_control_inst_n_338),
        .I3(lsu_rdata[0]),
        .I4(csr_rdata[0]),
        .O(rf_wdata[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sdpram_reg_i_6
       (.I0(\ctrl[pc_ret] [31]),
        .I1(neorv32_cpu_control_inst_n_301),
        .I2(\ctrl[alu_op] [2]),
        .I3(neorv32_cpu_alu_inst_n_200),
        .I4(lsu_rdata[31]),
        .I5(csr_rdata[31]),
        .O(rf_wdata[31]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sdpram_reg_i_7
       (.I0(\ctrl[pc_ret] [30]),
        .I1(neorv32_cpu_control_inst_n_305),
        .I2(\ctrl[alu_op] [2]),
        .I3(neorv32_cpu_alu_inst_n_199),
        .I4(lsu_rdata[30]),
        .I5(csr_rdata[30]),
        .O(rf_wdata[30]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sdpram_reg_i_8
       (.I0(\ctrl[pc_ret] [29]),
        .I1(neorv32_cpu_control_inst_n_306),
        .I2(\ctrl[alu_op] [2]),
        .I3(neorv32_cpu_alu_inst_n_198),
        .I4(lsu_rdata[29]),
        .I5(csr_rdata[29]),
        .O(rf_wdata[29]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sdpram_reg_i_9
       (.I0(\ctrl[pc_ret] [28]),
        .I1(neorv32_cpu_control_inst_n_307),
        .I2(\ctrl[alu_op] [2]),
        .I3(neorv32_cpu_alu_inst_n_197),
        .I4(lsu_rdata[28]),
        .I5(csr_rdata[28]),
        .O(rf_wdata[28]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_alu
   (\serial_shifter.shifter_reg[busy]__0 ,
    \ctrl_reg[out_en] ,
    cp_valid_1,
    \mul[add] ,
    Q,
    \FSM_onehot_ctrl_reg[state][1] ,
    CO,
    \FSM_sequential_exe_engine_reg[state][2] ,
    \serial_shifter.shifter_reg[cnt][2] ,
    \serial_shifter.shifter_reg[cnt][1] ,
    alu_cp_done,
    \ctrl_reg[out_en]__0 ,
    \serial_shifter.shifter_reg[sreg][31] ,
    \divider_core_serial.div_reg[quotient][30] ,
    \serial_shifter.shifter_reg[done_ff]__0 ,
    \serial_shifter.shifter_reg[done_ff]__0_0 ,
    \serial_shifter.shifter_reg[done_ff]__0_1 ,
    \serial_shifter.shifter_reg[done_ff]__0_2 ,
    \serial_shifter.shifter_reg[done_ff]__0_3 ,
    \serial_shifter.shifter_reg[done_ff]__0_4 ,
    \serial_shifter.shifter_reg[done_ff]__0_5 ,
    \serial_shifter.shifter_reg[done_ff]__0_6 ,
    \serial_shifter.shifter_reg[done_ff]__0_7 ,
    \serial_shifter.shifter_reg[done_ff]__0_8 ,
    \serial_shifter.shifter_reg[done_ff]__0_9 ,
    \serial_shifter.shifter_reg[done_ff]__0_10 ,
    \serial_shifter.shifter_reg[done_ff]__0_11 ,
    \serial_shifter.shifter_reg[done_ff]__0_12 ,
    \serial_shifter.shifter_reg[done_ff]__0_13 ,
    \serial_shifter.shifter_reg[done_ff]__0_14 ,
    \serial_shifter.shifter_reg[done_ff]__0_15 ,
    \serial_shifter.shifter_reg[done_ff]__0_16 ,
    \serial_shifter.shifter_reg[done_ff]__0_17 ,
    \serial_shifter.shifter_reg[done_ff]__0_18 ,
    \serial_shifter.shifter_reg[done_ff]__0_19 ,
    \serial_shifter.shifter_reg[done_ff]__0_20 ,
    \serial_shifter.shifter_reg[done_ff]__0_21 ,
    \serial_shifter.shifter_reg[done_ff]__0_22 ,
    \serial_shifter.shifter_reg[done_ff]__0_23 ,
    \serial_shifter.shifter_reg[done_ff]__0_24 ,
    \serial_shifter.shifter_reg[done_ff]__0_25 ,
    \serial_shifter.shifter_reg[done_ff]__0_26 ,
    \serial_shifter.shifter_reg[done_ff]__0_27 ,
    \serial_shifter.shifter_reg[done_ff]__0_28 ,
    \serial_shifter.shifter_reg[done_ff]__0_29 ,
    \FSM_onehot_ctrl_reg[state][0] ,
    \serial_shifter.shifter_reg[busy] ,
    clk,
    rstn_sys,
    E,
    \divider_core_serial.div_reg[sign_mod] ,
    DI,
    S,
    \divider_core_serial.div_reg[remainder][31] ,
    \divider_core_serial.div_reg[remainder][31]_0 ,
    \FSM_sequential_exe_engine_reg[state][0] ,
    \FSM_onehot_ctrl_reg[state][2] ,
    valid_cmd,
    \serial_shifter.shifter_reg[cnt][4] ,
    \serial_shifter.shifter_reg[cnt][3] ,
    \serial_shifter.shifter_reg[cnt][2]_0 ,
    rs2_o,
    \_inferred__4/i__carry__7 ,
    \_inferred__4/i__carry ,
    sdpram_reg,
    sdpram_reg_i_199,
    sdpram_reg_i_199_0,
    sdpram_reg_i_137,
    alu_add,
    sdpram_reg_i_83,
    sdpram_reg_i_101,
    sdpram_reg_i_128,
    sdpram_reg_i_99,
    sdpram_reg_i_97,
    sdpram_reg_i_95,
    sdpram_reg_i_93,
    sdpram_reg_i_91,
    sdpram_reg_i_89,
    sdpram_reg_i_87,
    sdpram_reg_i_85,
    sdpram_reg_i_83_0,
    sdpram_reg_i_190,
    sdpram_reg_i_81,
    sdpram_reg_i_79,
    sdpram_reg_i_77,
    sdpram_reg_i_75,
    sdpram_reg_i_73,
    sdpram_reg_i_71,
    sdpram_reg_i_69,
    sdpram_reg_i_67,
    sdpram_reg_i_65,
    sdpram_reg_i_63,
    sdpram_reg_i_61,
    sdpram_reg_i_59,
    sdpram_reg_i_57,
    sdpram_reg_i_55,
    sdpram_reg_i_53,
    sdpram_reg_i_51,
    sdpram_reg_i_49,
    sdpram_reg_i_47,
    sdpram_reg_i_45,
    sdpram_reg_i_43,
    sdpram_reg_i_41,
    D,
    \serial_shifter.shifter_reg[sreg][31]_0 ,
    \divider_core_serial.div_reg[remainder][0] ,
    \divider_core_serial.div_reg[quotient][31] ,
    \divider_core_serial.div_reg[rs2_abs][31] ,
    \multiplier_core_serial.mul_reg[res][0] ,
    \multiplier_core_serial.mul_reg[res][63] );
  output \serial_shifter.shifter_reg[busy]__0 ;
  output \ctrl_reg[out_en] ;
  output cp_valid_1;
  output [32:0]\mul[add] ;
  output [62:0]Q;
  output \FSM_onehot_ctrl_reg[state][1] ;
  output [0:0]CO;
  output \FSM_sequential_exe_engine_reg[state][2] ;
  output \serial_shifter.shifter_reg[cnt][2] ;
  output [1:0]\serial_shifter.shifter_reg[cnt][1] ;
  output alu_cp_done;
  output \ctrl_reg[out_en]__0 ;
  output [31:0]\serial_shifter.shifter_reg[sreg][31] ;
  output [30:0]\divider_core_serial.div_reg[quotient][30] ;
  output \serial_shifter.shifter_reg[done_ff]__0 ;
  output \serial_shifter.shifter_reg[done_ff]__0_0 ;
  output \serial_shifter.shifter_reg[done_ff]__0_1 ;
  output \serial_shifter.shifter_reg[done_ff]__0_2 ;
  output \serial_shifter.shifter_reg[done_ff]__0_3 ;
  output \serial_shifter.shifter_reg[done_ff]__0_4 ;
  output \serial_shifter.shifter_reg[done_ff]__0_5 ;
  output \serial_shifter.shifter_reg[done_ff]__0_6 ;
  output \serial_shifter.shifter_reg[done_ff]__0_7 ;
  output \serial_shifter.shifter_reg[done_ff]__0_8 ;
  output \serial_shifter.shifter_reg[done_ff]__0_9 ;
  output \serial_shifter.shifter_reg[done_ff]__0_10 ;
  output \serial_shifter.shifter_reg[done_ff]__0_11 ;
  output \serial_shifter.shifter_reg[done_ff]__0_12 ;
  output \serial_shifter.shifter_reg[done_ff]__0_13 ;
  output \serial_shifter.shifter_reg[done_ff]__0_14 ;
  output \serial_shifter.shifter_reg[done_ff]__0_15 ;
  output \serial_shifter.shifter_reg[done_ff]__0_16 ;
  output \serial_shifter.shifter_reg[done_ff]__0_17 ;
  output \serial_shifter.shifter_reg[done_ff]__0_18 ;
  output \serial_shifter.shifter_reg[done_ff]__0_19 ;
  output \serial_shifter.shifter_reg[done_ff]__0_20 ;
  output \serial_shifter.shifter_reg[done_ff]__0_21 ;
  output \serial_shifter.shifter_reg[done_ff]__0_22 ;
  output \serial_shifter.shifter_reg[done_ff]__0_23 ;
  output \serial_shifter.shifter_reg[done_ff]__0_24 ;
  output \serial_shifter.shifter_reg[done_ff]__0_25 ;
  output \serial_shifter.shifter_reg[done_ff]__0_26 ;
  output \serial_shifter.shifter_reg[done_ff]__0_27 ;
  output \serial_shifter.shifter_reg[done_ff]__0_28 ;
  output \serial_shifter.shifter_reg[done_ff]__0_29 ;
  output \FSM_onehot_ctrl_reg[state][0] ;
  input \serial_shifter.shifter_reg[busy] ;
  input clk;
  input rstn_sys;
  input [0:0]E;
  input \divider_core_serial.div_reg[sign_mod] ;
  input [0:0]DI;
  input [0:0]S;
  input \divider_core_serial.div_reg[remainder][31] ;
  input \divider_core_serial.div_reg[remainder][31]_0 ;
  input [1:0]\FSM_sequential_exe_engine_reg[state][0] ;
  input \FSM_onehot_ctrl_reg[state][2] ;
  input valid_cmd;
  input \serial_shifter.shifter_reg[cnt][4] ;
  input \serial_shifter.shifter_reg[cnt][3] ;
  input \serial_shifter.shifter_reg[cnt][2]_0 ;
  input [30:0]rs2_o;
  input \_inferred__4/i__carry__7 ;
  input \_inferred__4/i__carry ;
  input [1:0]sdpram_reg;
  input sdpram_reg_i_199;
  input sdpram_reg_i_199_0;
  input [0:0]sdpram_reg_i_137;
  input [30:0]alu_add;
  input sdpram_reg_i_83;
  input sdpram_reg_i_101;
  input sdpram_reg_i_128;
  input sdpram_reg_i_99;
  input sdpram_reg_i_97;
  input sdpram_reg_i_95;
  input sdpram_reg_i_93;
  input sdpram_reg_i_91;
  input sdpram_reg_i_89;
  input sdpram_reg_i_87;
  input sdpram_reg_i_85;
  input sdpram_reg_i_83_0;
  input sdpram_reg_i_190;
  input sdpram_reg_i_81;
  input sdpram_reg_i_79;
  input sdpram_reg_i_77;
  input sdpram_reg_i_75;
  input sdpram_reg_i_73;
  input sdpram_reg_i_71;
  input sdpram_reg_i_69;
  input sdpram_reg_i_67;
  input sdpram_reg_i_65;
  input sdpram_reg_i_63;
  input sdpram_reg_i_61;
  input sdpram_reg_i_59;
  input sdpram_reg_i_57;
  input sdpram_reg_i_55;
  input sdpram_reg_i_53;
  input sdpram_reg_i_51;
  input sdpram_reg_i_49;
  input sdpram_reg_i_47;
  input sdpram_reg_i_45;
  input sdpram_reg_i_43;
  input sdpram_reg_i_41;
  input [1:0]D;
  input [31:0]\serial_shifter.shifter_reg[sreg][31]_0 ;
  input [0:0]\divider_core_serial.div_reg[remainder][0] ;
  input [31:0]\divider_core_serial.div_reg[quotient][31] ;
  input [31:0]\divider_core_serial.div_reg[rs2_abs][31] ;
  input [0:0]\multiplier_core_serial.mul_reg[res][0] ;
  input [63:0]\multiplier_core_serial.mul_reg[res][63] ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire \FSM_onehot_ctrl_reg[state][0] ;
  wire \FSM_onehot_ctrl_reg[state][1] ;
  wire \FSM_onehot_ctrl_reg[state][2] ;
  wire [1:0]\FSM_sequential_exe_engine_reg[state][0] ;
  wire \FSM_sequential_exe_engine_reg[state][2] ;
  wire [62:0]Q;
  wire [0:0]S;
  wire \_inferred__4/i__carry ;
  wire \_inferred__4/i__carry__7 ;
  wire [30:0]alu_add;
  wire alu_cp_done;
  wire clk;
  wire cp_valid_1;
  wire \ctrl_reg[out_en] ;
  wire \ctrl_reg[out_en]__0 ;
  wire [30:0]\divider_core_serial.div_reg[quotient][30] ;
  wire [31:0]\divider_core_serial.div_reg[quotient][31] ;
  wire [0:0]\divider_core_serial.div_reg[remainder][0] ;
  wire \divider_core_serial.div_reg[remainder][31] ;
  wire \divider_core_serial.div_reg[remainder][31]_0 ;
  wire [31:0]\divider_core_serial.div_reg[rs2_abs][31] ;
  wire \divider_core_serial.div_reg[sign_mod] ;
  wire [32:0]\mul[add] ;
  wire [0:0]\multiplier_core_serial.mul_reg[res][0] ;
  wire [63:0]\multiplier_core_serial.mul_reg[res][63] ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_132 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_133 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_134 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_135 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_136 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_137 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_138 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_139 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_140 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_141 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_142 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_143 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_144 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_145 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_146 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_147 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_148 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_149 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_150 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_151 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_152 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_153 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_154 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_155 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_156 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_157 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_158 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_159 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_160 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_161 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_162 ;
  wire [30:0]rs2_o;
  wire rstn_sys;
  wire [1:0]sdpram_reg;
  wire sdpram_reg_i_101;
  wire sdpram_reg_i_128;
  wire [0:0]sdpram_reg_i_137;
  wire sdpram_reg_i_190;
  wire sdpram_reg_i_199;
  wire sdpram_reg_i_199_0;
  wire sdpram_reg_i_41;
  wire sdpram_reg_i_43;
  wire sdpram_reg_i_45;
  wire sdpram_reg_i_47;
  wire sdpram_reg_i_49;
  wire sdpram_reg_i_51;
  wire sdpram_reg_i_53;
  wire sdpram_reg_i_55;
  wire sdpram_reg_i_57;
  wire sdpram_reg_i_59;
  wire sdpram_reg_i_61;
  wire sdpram_reg_i_63;
  wire sdpram_reg_i_65;
  wire sdpram_reg_i_67;
  wire sdpram_reg_i_69;
  wire sdpram_reg_i_71;
  wire sdpram_reg_i_73;
  wire sdpram_reg_i_75;
  wire sdpram_reg_i_77;
  wire sdpram_reg_i_79;
  wire sdpram_reg_i_81;
  wire sdpram_reg_i_83;
  wire sdpram_reg_i_83_0;
  wire sdpram_reg_i_85;
  wire sdpram_reg_i_87;
  wire sdpram_reg_i_89;
  wire sdpram_reg_i_91;
  wire sdpram_reg_i_93;
  wire sdpram_reg_i_95;
  wire sdpram_reg_i_97;
  wire sdpram_reg_i_99;
  wire \serial_shifter.shifter_reg[busy] ;
  wire \serial_shifter.shifter_reg[busy]__0 ;
  wire [1:0]\serial_shifter.shifter_reg[cnt][1] ;
  wire \serial_shifter.shifter_reg[cnt][2] ;
  wire \serial_shifter.shifter_reg[cnt][2]_0 ;
  wire \serial_shifter.shifter_reg[cnt][3] ;
  wire \serial_shifter.shifter_reg[cnt][4] ;
  wire \serial_shifter.shifter_reg[done_ff] ;
  wire \serial_shifter.shifter_reg[done_ff]__0 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_0 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_1 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_10 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_11 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_12 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_13 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_14 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_15 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_16 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_17 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_18 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_19 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_2 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_20 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_21 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_22 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_23 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_24 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_25 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_26 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_27 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_28 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_29 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_3 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_4 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_5 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_6 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_7 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_8 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_9 ;
  wire [31:0]\serial_shifter.shifter_reg[sreg][31] ;
  wire [31:0]\serial_shifter.shifter_reg[sreg][31]_0 ;
  wire valid_cmd;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_cp_muldiv \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst 
       (.CO(CO),
        .DI(DI),
        .E(E),
        .\FSM_onehot_ctrl_reg[state][0]_0 (\FSM_onehot_ctrl_reg[state][0] ),
        .\FSM_onehot_ctrl_reg[state][1]_0 (\FSM_onehot_ctrl_reg[state][1] ),
        .\FSM_onehot_ctrl_reg[state][2]_0 (cp_valid_1),
        .\FSM_onehot_ctrl_reg[state][2]_1 (\FSM_onehot_ctrl_reg[state][2] ),
        .Q(Q),
        .S(S),
        .\_inferred__4/i__carry_0 (\_inferred__4/i__carry ),
        .\_inferred__4/i__carry__7_0 (\_inferred__4/i__carry__7 ),
        .clk(clk),
        .\ctrl_reg[out_en] (\ctrl_reg[out_en] ),
        .\ctrl_reg[out_en]__0_0 (\ctrl_reg[out_en]__0 ),
        .\divider_core_serial.div_reg[quotient][30]_0 (\divider_core_serial.div_reg[quotient][30] ),
        .\divider_core_serial.div_reg[quotient][31]_0 (\divider_core_serial.div_reg[quotient][31] ),
        .\divider_core_serial.div_reg[remainder][0]_0 (\divider_core_serial.div_reg[remainder][0] ),
        .\divider_core_serial.div_reg[remainder][31]_0 (\divider_core_serial.div_reg[remainder][31] ),
        .\divider_core_serial.div_reg[remainder][31]_1 (\divider_core_serial.div_reg[remainder][31]_0 ),
        .\divider_core_serial.div_reg[rs2_abs][31]_0 (\divider_core_serial.div_reg[rs2_abs][31] ),
        .\divider_core_serial.div_reg[sign_mod]_0 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_132 ),
        .\divider_core_serial.div_reg[sign_mod]_1 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_133 ),
        .\divider_core_serial.div_reg[sign_mod]_10 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_142 ),
        .\divider_core_serial.div_reg[sign_mod]_11 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_143 ),
        .\divider_core_serial.div_reg[sign_mod]_12 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_144 ),
        .\divider_core_serial.div_reg[sign_mod]_13 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_145 ),
        .\divider_core_serial.div_reg[sign_mod]_14 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_146 ),
        .\divider_core_serial.div_reg[sign_mod]_15 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_147 ),
        .\divider_core_serial.div_reg[sign_mod]_16 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_148 ),
        .\divider_core_serial.div_reg[sign_mod]_17 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_149 ),
        .\divider_core_serial.div_reg[sign_mod]_18 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_150 ),
        .\divider_core_serial.div_reg[sign_mod]_19 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_151 ),
        .\divider_core_serial.div_reg[sign_mod]_2 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_134 ),
        .\divider_core_serial.div_reg[sign_mod]_20 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_152 ),
        .\divider_core_serial.div_reg[sign_mod]_21 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_153 ),
        .\divider_core_serial.div_reg[sign_mod]_22 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_154 ),
        .\divider_core_serial.div_reg[sign_mod]_23 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_155 ),
        .\divider_core_serial.div_reg[sign_mod]_24 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_156 ),
        .\divider_core_serial.div_reg[sign_mod]_25 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_157 ),
        .\divider_core_serial.div_reg[sign_mod]_26 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_158 ),
        .\divider_core_serial.div_reg[sign_mod]_27 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_159 ),
        .\divider_core_serial.div_reg[sign_mod]_28 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_160 ),
        .\divider_core_serial.div_reg[sign_mod]_29 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_161 ),
        .\divider_core_serial.div_reg[sign_mod]_3 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_135 ),
        .\divider_core_serial.div_reg[sign_mod]_30 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_162 ),
        .\divider_core_serial.div_reg[sign_mod]_31 (\divider_core_serial.div_reg[sign_mod] ),
        .\divider_core_serial.div_reg[sign_mod]_4 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_136 ),
        .\divider_core_serial.div_reg[sign_mod]_5 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_137 ),
        .\divider_core_serial.div_reg[sign_mod]_6 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_138 ),
        .\divider_core_serial.div_reg[sign_mod]_7 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_139 ),
        .\divider_core_serial.div_reg[sign_mod]_8 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_140 ),
        .\divider_core_serial.div_reg[sign_mod]_9 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_141 ),
        .\mul[add] (\mul[add] ),
        .\multiplier_core_serial.mul_reg[res][0]_0 (\multiplier_core_serial.mul_reg[res][0] ),
        .\multiplier_core_serial.mul_reg[res][63]_0 (\multiplier_core_serial.mul_reg[res][63] ),
        .rs2_o(rs2_o),
        .rstn_sys(rstn_sys),
        .sdpram_reg_i_101(sdpram_reg_i_101),
        .sdpram_reg_i_102(\serial_shifter.shifter_reg[sreg][31] [0]),
        .sdpram_reg_i_102_0(sdpram_reg[0]),
        .sdpram_reg_i_128_0(sdpram_reg_i_128),
        .sdpram_reg_i_137_0(sdpram_reg_i_137),
        .sdpram_reg_i_190_0(sdpram_reg_i_190),
        .sdpram_reg_i_199_0(sdpram_reg_i_199),
        .sdpram_reg_i_199_1(sdpram_reg_i_199_0),
        .sdpram_reg_i_41(sdpram_reg_i_41),
        .sdpram_reg_i_43(sdpram_reg_i_43),
        .sdpram_reg_i_45(sdpram_reg_i_45),
        .sdpram_reg_i_47(sdpram_reg_i_47),
        .sdpram_reg_i_49(sdpram_reg_i_49),
        .sdpram_reg_i_51(sdpram_reg_i_51),
        .sdpram_reg_i_53(sdpram_reg_i_53),
        .sdpram_reg_i_55(sdpram_reg_i_55),
        .sdpram_reg_i_57(sdpram_reg_i_57),
        .sdpram_reg_i_59(sdpram_reg_i_59),
        .sdpram_reg_i_61(sdpram_reg_i_61),
        .sdpram_reg_i_63(sdpram_reg_i_63),
        .sdpram_reg_i_65(sdpram_reg_i_65),
        .sdpram_reg_i_67(sdpram_reg_i_67),
        .sdpram_reg_i_69(sdpram_reg_i_69),
        .sdpram_reg_i_71(sdpram_reg_i_71),
        .sdpram_reg_i_73(sdpram_reg_i_73),
        .sdpram_reg_i_75(sdpram_reg_i_75),
        .sdpram_reg_i_77(sdpram_reg_i_77),
        .sdpram_reg_i_79(sdpram_reg_i_79),
        .sdpram_reg_i_81(sdpram_reg_i_81),
        .sdpram_reg_i_83(sdpram_reg_i_83),
        .sdpram_reg_i_83_0(sdpram_reg_i_83_0),
        .sdpram_reg_i_85(sdpram_reg_i_85),
        .sdpram_reg_i_87(sdpram_reg_i_87),
        .sdpram_reg_i_89(sdpram_reg_i_89),
        .sdpram_reg_i_91(sdpram_reg_i_91),
        .sdpram_reg_i_93(sdpram_reg_i_93),
        .sdpram_reg_i_95(sdpram_reg_i_95),
        .sdpram_reg_i_97(sdpram_reg_i_97),
        .sdpram_reg_i_99(sdpram_reg_i_99),
        .\serial_shifter.shifter_reg[done_ff] (\serial_shifter.shifter_reg[done_ff] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_cp_shifter neorv32_cpu_cp_shifter_inst
       (.D(D),
        .\FSM_sequential_exe_engine_reg[state][0] (\FSM_sequential_exe_engine_reg[state][0] ),
        .\FSM_sequential_exe_engine_reg[state][2] (\FSM_sequential_exe_engine_reg[state][2] ),
        .Q(\serial_shifter.shifter_reg[cnt][1] ),
        .alu_add(alu_add),
        .alu_cp_done(alu_cp_done),
        .clk(clk),
        .cp_valid_1(cp_valid_1),
        .rstn_sys(rstn_sys),
        .sdpram_reg(\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_132 ),
        .sdpram_reg_0(sdpram_reg),
        .sdpram_reg_1(\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_133 ),
        .sdpram_reg_10(\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_142 ),
        .sdpram_reg_11(\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_143 ),
        .sdpram_reg_12(\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_144 ),
        .sdpram_reg_13(\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_145 ),
        .sdpram_reg_14(\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_146 ),
        .sdpram_reg_15(\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_147 ),
        .sdpram_reg_16(\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_148 ),
        .sdpram_reg_17(\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_149 ),
        .sdpram_reg_18(\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_150 ),
        .sdpram_reg_19(\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_151 ),
        .sdpram_reg_2(\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_134 ),
        .sdpram_reg_20(\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_152 ),
        .sdpram_reg_21(\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_153 ),
        .sdpram_reg_22(\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_154 ),
        .sdpram_reg_23(\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_155 ),
        .sdpram_reg_24(\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_156 ),
        .sdpram_reg_25(\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_157 ),
        .sdpram_reg_26(\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_158 ),
        .sdpram_reg_27(\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_159 ),
        .sdpram_reg_28(\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_160 ),
        .sdpram_reg_29(\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_161 ),
        .sdpram_reg_3(\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_135 ),
        .sdpram_reg_30(\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_162 ),
        .sdpram_reg_4(\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_136 ),
        .sdpram_reg_5(\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_137 ),
        .sdpram_reg_6(\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_138 ),
        .sdpram_reg_7(\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_139 ),
        .sdpram_reg_8(\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_140 ),
        .sdpram_reg_9(\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_141 ),
        .\serial_shifter.shifter_reg[busy]_0 (\serial_shifter.shifter_reg[busy]__0 ),
        .\serial_shifter.shifter_reg[busy]_1 (\serial_shifter.shifter_reg[busy] ),
        .\serial_shifter.shifter_reg[cnt][2]_0 (\serial_shifter.shifter_reg[cnt][2] ),
        .\serial_shifter.shifter_reg[cnt][2]_1 (\serial_shifter.shifter_reg[cnt][2]_0 ),
        .\serial_shifter.shifter_reg[cnt][3]_0 (\serial_shifter.shifter_reg[cnt][3] ),
        .\serial_shifter.shifter_reg[cnt][4]_0 (\serial_shifter.shifter_reg[cnt][4] ),
        .\serial_shifter.shifter_reg[done_ff] (\serial_shifter.shifter_reg[done_ff] ),
        .\serial_shifter.shifter_reg[done_ff]__0_0 (\serial_shifter.shifter_reg[done_ff]__0 ),
        .\serial_shifter.shifter_reg[done_ff]__0_1 (\serial_shifter.shifter_reg[done_ff]__0_0 ),
        .\serial_shifter.shifter_reg[done_ff]__0_10 (\serial_shifter.shifter_reg[done_ff]__0_9 ),
        .\serial_shifter.shifter_reg[done_ff]__0_11 (\serial_shifter.shifter_reg[done_ff]__0_10 ),
        .\serial_shifter.shifter_reg[done_ff]__0_12 (\serial_shifter.shifter_reg[done_ff]__0_11 ),
        .\serial_shifter.shifter_reg[done_ff]__0_13 (\serial_shifter.shifter_reg[done_ff]__0_12 ),
        .\serial_shifter.shifter_reg[done_ff]__0_14 (\serial_shifter.shifter_reg[done_ff]__0_13 ),
        .\serial_shifter.shifter_reg[done_ff]__0_15 (\serial_shifter.shifter_reg[done_ff]__0_14 ),
        .\serial_shifter.shifter_reg[done_ff]__0_16 (\serial_shifter.shifter_reg[done_ff]__0_15 ),
        .\serial_shifter.shifter_reg[done_ff]__0_17 (\serial_shifter.shifter_reg[done_ff]__0_16 ),
        .\serial_shifter.shifter_reg[done_ff]__0_18 (\serial_shifter.shifter_reg[done_ff]__0_17 ),
        .\serial_shifter.shifter_reg[done_ff]__0_19 (\serial_shifter.shifter_reg[done_ff]__0_18 ),
        .\serial_shifter.shifter_reg[done_ff]__0_2 (\serial_shifter.shifter_reg[done_ff]__0_1 ),
        .\serial_shifter.shifter_reg[done_ff]__0_20 (\serial_shifter.shifter_reg[done_ff]__0_19 ),
        .\serial_shifter.shifter_reg[done_ff]__0_21 (\serial_shifter.shifter_reg[done_ff]__0_20 ),
        .\serial_shifter.shifter_reg[done_ff]__0_22 (\serial_shifter.shifter_reg[done_ff]__0_21 ),
        .\serial_shifter.shifter_reg[done_ff]__0_23 (\serial_shifter.shifter_reg[done_ff]__0_22 ),
        .\serial_shifter.shifter_reg[done_ff]__0_24 (\serial_shifter.shifter_reg[done_ff]__0_23 ),
        .\serial_shifter.shifter_reg[done_ff]__0_25 (\serial_shifter.shifter_reg[done_ff]__0_24 ),
        .\serial_shifter.shifter_reg[done_ff]__0_26 (\serial_shifter.shifter_reg[done_ff]__0_25 ),
        .\serial_shifter.shifter_reg[done_ff]__0_27 (\serial_shifter.shifter_reg[done_ff]__0_26 ),
        .\serial_shifter.shifter_reg[done_ff]__0_28 (\serial_shifter.shifter_reg[done_ff]__0_27 ),
        .\serial_shifter.shifter_reg[done_ff]__0_29 (\serial_shifter.shifter_reg[done_ff]__0_28 ),
        .\serial_shifter.shifter_reg[done_ff]__0_3 (\serial_shifter.shifter_reg[done_ff]__0_2 ),
        .\serial_shifter.shifter_reg[done_ff]__0_30 (\serial_shifter.shifter_reg[done_ff]__0_29 ),
        .\serial_shifter.shifter_reg[done_ff]__0_4 (\serial_shifter.shifter_reg[done_ff]__0_3 ),
        .\serial_shifter.shifter_reg[done_ff]__0_5 (\serial_shifter.shifter_reg[done_ff]__0_4 ),
        .\serial_shifter.shifter_reg[done_ff]__0_6 (\serial_shifter.shifter_reg[done_ff]__0_5 ),
        .\serial_shifter.shifter_reg[done_ff]__0_7 (\serial_shifter.shifter_reg[done_ff]__0_6 ),
        .\serial_shifter.shifter_reg[done_ff]__0_8 (\serial_shifter.shifter_reg[done_ff]__0_7 ),
        .\serial_shifter.shifter_reg[done_ff]__0_9 (\serial_shifter.shifter_reg[done_ff]__0_8 ),
        .\serial_shifter.shifter_reg[sreg][31]_0 (\serial_shifter.shifter_reg[sreg][31] ),
        .\serial_shifter.shifter_reg[sreg][31]_1 (\serial_shifter.shifter_reg[sreg][31]_0 ),
        .valid_cmd(valid_cmd));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_control
   (\ctrl[lsu_rw] ,
    \ctrl_o[if_fence] ,
    \ctrl[alu_opa_mux] ,
    \ctrl[alu_unsigned] ,
    \ctrl_o[lsu_req] ,
    \ctrl_o[lsu_fence] ,
    \exe_engine_reg[ir][14]_rep__0_0 ,
    Q,
    \exe_engine_reg[ir][13]_rep_0 ,
    \exe_engine_reg[ir][14]_rep_0 ,
    DI,
    \exe_engine_reg[ir][14]_rep__1_0 ,
    \exe_engine_reg[ir][14]_rep__1_1 ,
    \exe_engine_reg[ir][14]_rep__1_2 ,
    \exe_engine_reg[ir][14]_rep__1_3 ,
    \exe_engine_reg[ir][14]_rep__1_4 ,
    \exe_engine_reg[ir][14]_rep__1_5 ,
    \exe_engine_reg[ir][14]_rep__1_6 ,
    \exe_engine_reg[ir][14]_rep__1_7 ,
    \exe_engine_reg[ir][14]_rep__1_8 ,
    \exe_engine_reg[ir][14]_rep__1_9 ,
    \exe_engine_reg[ir][14]_rep__1_10 ,
    \exe_engine_reg[ir][14]_rep__1_11 ,
    \exe_engine_reg[ir][14]_rep__1_12 ,
    \exe_engine_reg[ir][14]_rep__1_13 ,
    \exe_engine_reg[ir][14]_rep__1_14 ,
    \exe_engine_reg[ir][14]_rep__1_15 ,
    \exe_engine_reg[ir][14]_rep__1_16 ,
    \exe_engine_reg[ir][14]_rep__1_17 ,
    \exe_engine_reg[ir][14]_rep__1_18 ,
    \exe_engine_reg[ir][14]_rep__1_19 ,
    \exe_engine_reg[ir][14]_rep__1_20 ,
    \exe_engine_reg[ir][14]_rep__1_21 ,
    \exe_engine_reg[ir][14]_rep__2_0 ,
    \exe_engine_reg[ir][14]_rep__2_1 ,
    \exe_engine_reg[ir][14]_rep__2_2 ,
    \exe_engine_reg[ir][14]_rep__2_3 ,
    \exe_engine_reg[ir][13]_rep__0_0 ,
    \exe_engine_reg[ir][14]_rep__2_4 ,
    \exe_engine_reg[ir][14]_rep__2_5 ,
    \exe_engine_reg[ir][14]_rep__2_6 ,
    \exe_engine_reg[ir][14]_rep__2_7 ,
    \exe_engine_reg[ir][14]_rep__2_8 ,
    \exe_engine_reg[ir][14]_rep__2_9 ,
    \exe_engine_reg[ir][14]_rep__2_10 ,
    \exe_engine_reg[ir][14]_rep_1 ,
    \exe_engine_reg[ir][31]_0 ,
    \exe_engine_reg[ir][14]_rep_2 ,
    E,
    \exe_engine_reg[ir][14]_0 ,
    \exe_engine_reg[ir][14]_1 ,
    \fetch_reg[restart] ,
    \FSM_sequential_exe_engine_reg[state][2]_0 ,
    \exe_engine_reg[ir][12]_0 ,
    alu_add,
    D,
    \exe_engine_reg[ir][13]_rep__0_1 ,
    \mar_reg[0] ,
    \exe_engine_reg[ir][13]_rep__0_2 ,
    \exe_engine_reg[ir][12]_1 ,
    \exe_engine_reg[ir][13]_rep__0_3 ,
    \ctrl_reg[lsu_req]_0 ,
    \FSM_sequential_exe_engine_reg[state][2]_1 ,
    \FSM_sequential_exe_engine_reg[state][2]_2 ,
    \FSM_sequential_exe_engine_reg[state][2]_3 ,
    \csr_reg[rdata][31]_0 ,
    \exe_engine_reg[pc2][31]_0 ,
    \immediate_reg[1]_0 ,
    valid_cmd,
    sdpram_reg,
    \FSM_onehot_ctrl_reg[state][2] ,
    \exe_engine_reg[ir][14]_2 ,
    sdpram_reg_0,
    \exe_engine_reg[ir][12]_2 ,
    \ctrl_reg[alu_op][1]_0 ,
    \ctrl_reg[alu_op][2]_0 ,
    \ctrl_reg[alu_op][1]_1 ,
    \ctrl_reg[alu_op][1]_2 ,
    \ctrl_reg[alu_op][1]_3 ,
    \ctrl_reg[alu_op][1]_4 ,
    \ctrl_reg[alu_op][1]_5 ,
    \ctrl_reg[alu_op][1]_6 ,
    \ctrl_reg[alu_op][1]_7 ,
    \ctrl_reg[alu_op][1]_8 ,
    \ctrl_reg[alu_op][1]_9 ,
    \ctrl_reg[alu_op][1]_10 ,
    \ctrl_reg[alu_op][1]_11 ,
    \ctrl_reg[alu_op][1]_12 ,
    \ctrl_reg[alu_op][1]_13 ,
    \ctrl_reg[alu_op][1]_14 ,
    \ctrl_reg[alu_op][1]_15 ,
    \ctrl_reg[alu_op][1]_16 ,
    \ctrl_reg[alu_op][1]_17 ,
    \ctrl_reg[alu_op][1]_18 ,
    \ctrl_reg[alu_op][1]_19 ,
    \ctrl_reg[alu_op][1]_20 ,
    \ctrl_reg[alu_op][1]_21 ,
    \ctrl_reg[alu_op][1]_22 ,
    \ctrl_reg[alu_op][1]_23 ,
    \ctrl_reg[alu_op][1]_24 ,
    \ctrl_reg[alu_op][1]_25 ,
    \ctrl_reg[alu_op][1]_26 ,
    \ctrl_reg[alu_op][1]_27 ,
    \immediate_reg[4]_0 ,
    \ctrl_reg[alu_op][1]_28 ,
    \immediate_reg[3]_0 ,
    \ctrl_reg[alu_op][1]_29 ,
    \immediate_reg[2]_0 ,
    \ctrl_reg[alu_op][1]_30 ,
    \ctrl_reg[alu_op][1]_31 ,
    \ctrl_reg[alu_op][0]_0 ,
    \exe_engine_reg[ir][12]_3 ,
    \serial_shifter.shifter_reg[busy] ,
    \exe_engine_reg[ra][31]_0 ,
    ADDRARDADDR,
    WEA,
    clk,
    rstn_sys,
    DOBDO,
    DOADO,
    cp_valid_1,
    sdpram_reg_i_105,
    \ctrl_reg[out_en] ,
    CO,
    \divider_core_serial.div_reg[quotient][31] ,
    O,
    \divider_core_serial.div_reg[quotient][8] ,
    \divider_core_serial.div_reg[quotient][12] ,
    \divider_core_serial.div_reg[quotient][16] ,
    \divider_core_serial.div_reg[quotient][20] ,
    \divider_core_serial.div_reg[quotient][24] ,
    \divider_core_serial.div_reg[quotient][28] ,
    \divider_core_serial.div_reg[quotient][31]_0 ,
    \divider_core_serial.div_reg[remainder][0] ,
    \mul[add] ,
    \multiplier_core_serial.mul_reg[res][0] ,
    \FSM_onehot_fetch_reg[state][0] ,
    pending_reg,
    \csr_reg[mtval][31]_0 ,
    \rdata_o_reg[24] ,
    \rdata_o_reg[24]_0 ,
    \cpu_d_rsp[0][ack] ,
    \exe_engine_reg[ir][13]_rep__0_4 ,
    \FSM_sequential_exe_engine_reg[state][0]_0 ,
    rdata_o,
    misaligned,
    \cpu_d_rsp[0][err] ,
    alu_cmp,
    alu_cp_done,
    \serial_shifter.shifter_reg[cnt][1] ,
    \serial_shifter.shifter_reg[sreg][31] ,
    \mar_reg[3] ,
    sdpram_reg_1,
    S,
    \serial_shifter.shifter_reg[busy]_0 ,
    \serial_shifter.shifter_reg[busy]__0 ,
    \exe_engine_reg[ir][31]_1 ,
    \trap_ctrl_reg[irq_pnd][17]_0 );
  output \ctrl[lsu_rw] ;
  output \ctrl_o[if_fence] ;
  output \ctrl[alu_opa_mux] ;
  output \ctrl[alu_unsigned] ;
  output \ctrl_o[lsu_req] ;
  output \ctrl_o[lsu_fence] ;
  output \exe_engine_reg[ir][14]_rep__0_0 ;
  output [5:0]Q;
  output \exe_engine_reg[ir][13]_rep_0 ;
  output \exe_engine_reg[ir][14]_rep_0 ;
  output [0:0]DI;
  output \exe_engine_reg[ir][14]_rep__1_0 ;
  output \exe_engine_reg[ir][14]_rep__1_1 ;
  output \exe_engine_reg[ir][14]_rep__1_2 ;
  output \exe_engine_reg[ir][14]_rep__1_3 ;
  output \exe_engine_reg[ir][14]_rep__1_4 ;
  output \exe_engine_reg[ir][14]_rep__1_5 ;
  output \exe_engine_reg[ir][14]_rep__1_6 ;
  output \exe_engine_reg[ir][14]_rep__1_7 ;
  output \exe_engine_reg[ir][14]_rep__1_8 ;
  output \exe_engine_reg[ir][14]_rep__1_9 ;
  output \exe_engine_reg[ir][14]_rep__1_10 ;
  output \exe_engine_reg[ir][14]_rep__1_11 ;
  output \exe_engine_reg[ir][14]_rep__1_12 ;
  output \exe_engine_reg[ir][14]_rep__1_13 ;
  output \exe_engine_reg[ir][14]_rep__1_14 ;
  output \exe_engine_reg[ir][14]_rep__1_15 ;
  output \exe_engine_reg[ir][14]_rep__1_16 ;
  output \exe_engine_reg[ir][14]_rep__1_17 ;
  output \exe_engine_reg[ir][14]_rep__1_18 ;
  output \exe_engine_reg[ir][14]_rep__1_19 ;
  output \exe_engine_reg[ir][14]_rep__1_20 ;
  output \exe_engine_reg[ir][14]_rep__1_21 ;
  output \exe_engine_reg[ir][14]_rep__2_0 ;
  output \exe_engine_reg[ir][14]_rep__2_1 ;
  output \exe_engine_reg[ir][14]_rep__2_2 ;
  output \exe_engine_reg[ir][14]_rep__2_3 ;
  output \exe_engine_reg[ir][13]_rep__0_0 ;
  output \exe_engine_reg[ir][14]_rep__2_4 ;
  output \exe_engine_reg[ir][14]_rep__2_5 ;
  output \exe_engine_reg[ir][14]_rep__2_6 ;
  output \exe_engine_reg[ir][14]_rep__2_7 ;
  output \exe_engine_reg[ir][14]_rep__2_8 ;
  output \exe_engine_reg[ir][14]_rep__2_9 ;
  output \exe_engine_reg[ir][14]_rep__2_10 ;
  output [31:0]\exe_engine_reg[ir][14]_rep_1 ;
  output \exe_engine_reg[ir][31]_0 ;
  output [0:0]\exe_engine_reg[ir][14]_rep_2 ;
  output [0:0]E;
  output [63:0]\exe_engine_reg[ir][14]_0 ;
  output [0:0]\exe_engine_reg[ir][14]_1 ;
  output \fetch_reg[restart] ;
  output [1:0]\FSM_sequential_exe_engine_reg[state][2]_0 ;
  output \exe_engine_reg[ir][12]_0 ;
  output [31:0]alu_add;
  output [3:0]D;
  output \exe_engine_reg[ir][13]_rep__0_1 ;
  output \mar_reg[0] ;
  output \exe_engine_reg[ir][13]_rep__0_2 ;
  output \exe_engine_reg[ir][12]_1 ;
  output \exe_engine_reg[ir][13]_rep__0_3 ;
  output \ctrl_reg[lsu_req]_0 ;
  output \FSM_sequential_exe_engine_reg[state][2]_1 ;
  output \FSM_sequential_exe_engine_reg[state][2]_2 ;
  output [0:0]\FSM_sequential_exe_engine_reg[state][2]_3 ;
  output [31:0]\csr_reg[rdata][31]_0 ;
  output [30:0]\exe_engine_reg[pc2][31]_0 ;
  output [1:0]\immediate_reg[1]_0 ;
  output valid_cmd;
  output [31:0]sdpram_reg;
  output \FSM_onehot_ctrl_reg[state][2] ;
  output \exe_engine_reg[ir][14]_2 ;
  output sdpram_reg_0;
  output \exe_engine_reg[ir][12]_2 ;
  output \ctrl_reg[alu_op][1]_0 ;
  output [2:0]\ctrl_reg[alu_op][2]_0 ;
  output \ctrl_reg[alu_op][1]_1 ;
  output \ctrl_reg[alu_op][1]_2 ;
  output \ctrl_reg[alu_op][1]_3 ;
  output \ctrl_reg[alu_op][1]_4 ;
  output \ctrl_reg[alu_op][1]_5 ;
  output \ctrl_reg[alu_op][1]_6 ;
  output \ctrl_reg[alu_op][1]_7 ;
  output \ctrl_reg[alu_op][1]_8 ;
  output \ctrl_reg[alu_op][1]_9 ;
  output \ctrl_reg[alu_op][1]_10 ;
  output \ctrl_reg[alu_op][1]_11 ;
  output \ctrl_reg[alu_op][1]_12 ;
  output \ctrl_reg[alu_op][1]_13 ;
  output \ctrl_reg[alu_op][1]_14 ;
  output \ctrl_reg[alu_op][1]_15 ;
  output \ctrl_reg[alu_op][1]_16 ;
  output \ctrl_reg[alu_op][1]_17 ;
  output \ctrl_reg[alu_op][1]_18 ;
  output \ctrl_reg[alu_op][1]_19 ;
  output \ctrl_reg[alu_op][1]_20 ;
  output \ctrl_reg[alu_op][1]_21 ;
  output \ctrl_reg[alu_op][1]_22 ;
  output \ctrl_reg[alu_op][1]_23 ;
  output \ctrl_reg[alu_op][1]_24 ;
  output \ctrl_reg[alu_op][1]_25 ;
  output \ctrl_reg[alu_op][1]_26 ;
  output \ctrl_reg[alu_op][1]_27 ;
  output \immediate_reg[4]_0 ;
  output \ctrl_reg[alu_op][1]_28 ;
  output \immediate_reg[3]_0 ;
  output \ctrl_reg[alu_op][1]_29 ;
  output \immediate_reg[2]_0 ;
  output \ctrl_reg[alu_op][1]_30 ;
  output \ctrl_reg[alu_op][1]_31 ;
  output \ctrl_reg[alu_op][0]_0 ;
  output [31:0]\exe_engine_reg[ir][12]_3 ;
  output \serial_shifter.shifter_reg[busy] ;
  output [30:0]\exe_engine_reg[ra][31]_0 ;
  output [4:0]ADDRARDADDR;
  output [0:0]WEA;
  input clk;
  input rstn_sys;
  input [31:0]DOBDO;
  input [31:0]DOADO;
  input cp_valid_1;
  input [62:0]sdpram_reg_i_105;
  input \ctrl_reg[out_en] ;
  input [0:0]CO;
  input [30:0]\divider_core_serial.div_reg[quotient][31] ;
  input [3:0]O;
  input [3:0]\divider_core_serial.div_reg[quotient][8] ;
  input [3:0]\divider_core_serial.div_reg[quotient][12] ;
  input [3:0]\divider_core_serial.div_reg[quotient][16] ;
  input [3:0]\divider_core_serial.div_reg[quotient][20] ;
  input [3:0]\divider_core_serial.div_reg[quotient][24] ;
  input [3:0]\divider_core_serial.div_reg[quotient][28] ;
  input [2:0]\divider_core_serial.div_reg[quotient][31]_0 ;
  input \divider_core_serial.div_reg[remainder][0] ;
  input [32:0]\mul[add] ;
  input \multiplier_core_serial.mul_reg[res][0] ;
  input \FSM_onehot_fetch_reg[state][0] ;
  input pending_reg;
  input [31:0]\csr_reg[mtval][31]_0 ;
  input \rdata_o_reg[24] ;
  input \rdata_o_reg[24]_0 ;
  input \cpu_d_rsp[0][ack] ;
  input \exe_engine_reg[ir][13]_rep__0_4 ;
  input \FSM_sequential_exe_engine_reg[state][0]_0 ;
  input [16:0]rdata_o;
  input misaligned;
  input \cpu_d_rsp[0][err] ;
  input [1:0]alu_cmp;
  input alu_cp_done;
  input [1:0]\serial_shifter.shifter_reg[cnt][1] ;
  input [31:0]\serial_shifter.shifter_reg[sreg][31] ;
  input [0:0]\mar_reg[3] ;
  input sdpram_reg_1;
  input [0:0]S;
  input \serial_shifter.shifter_reg[busy]_0 ;
  input \serial_shifter.shifter_reg[busy]__0 ;
  input [15:0]\exe_engine_reg[ir][31]_1 ;
  input [6:0]\trap_ctrl_reg[irq_pnd][17]_0 ;

  wire [4:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [3:0]D;
  wire [0:0]DI;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [0:0]E;
  wire \FSM_onehot_ctrl_reg[state][2] ;
  wire \FSM_onehot_fetch_reg[state][0] ;
  wire \FSM_sequential_exe_engine[state][0]_i_10_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_2_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_3_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_4_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_5_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_6_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_9_n_0 ;
  wire \FSM_sequential_exe_engine[state][1]_i_2_n_0 ;
  wire \FSM_sequential_exe_engine[state][1]_i_3_n_0 ;
  wire \FSM_sequential_exe_engine[state][1]_i_4_n_0 ;
  wire \FSM_sequential_exe_engine[state][1]_i_5_n_0 ;
  wire \FSM_sequential_exe_engine[state][1]_i_6_n_0 ;
  wire \FSM_sequential_exe_engine[state][2]_i_2_n_0 ;
  wire \FSM_sequential_exe_engine[state][2]_i_3_n_0 ;
  wire \FSM_sequential_exe_engine[state][2]_i_4_n_0 ;
  wire \FSM_sequential_exe_engine[state][3]_i_10_n_0 ;
  wire \FSM_sequential_exe_engine[state][3]_i_12_n_0 ;
  wire \FSM_sequential_exe_engine[state][3]_i_13_n_0 ;
  wire \FSM_sequential_exe_engine[state][3]_i_14_n_0 ;
  wire \FSM_sequential_exe_engine[state][3]_i_15_n_0 ;
  wire \FSM_sequential_exe_engine[state][3]_i_17_n_0 ;
  wire \FSM_sequential_exe_engine[state][3]_i_1_n_0 ;
  wire \FSM_sequential_exe_engine[state][3]_i_3_n_0 ;
  wire \FSM_sequential_exe_engine[state][3]_i_4_n_0 ;
  wire \FSM_sequential_exe_engine[state][3]_i_5_n_0 ;
  wire \FSM_sequential_exe_engine[state][3]_i_8_n_0 ;
  wire \FSM_sequential_exe_engine[state][3]_i_9_n_0 ;
  wire \FSM_sequential_exe_engine_reg[state][0]_0 ;
  wire [1:0]\FSM_sequential_exe_engine_reg[state][2]_0 ;
  wire \FSM_sequential_exe_engine_reg[state][2]_1 ;
  wire \FSM_sequential_exe_engine_reg[state][2]_2 ;
  wire [0:0]\FSM_sequential_exe_engine_reg[state][2]_3 ;
  wire [3:0]O;
  wire [5:0]Q;
  wire [0:0]S;
  wire [0:0]WEA;
  wire [31:0]alu_add;
  wire [1:0]alu_cmp;
  wire alu_cp_done;
  wire clk;
  wire cp_valid_1;
  wire \cpu_d_rsp[0][ack] ;
  wire \cpu_d_rsp[0][err] ;
  wire \csr[addr] ;
  wire \csr[mcause] ;
  wire \csr[mepc][10]_i_2_n_0 ;
  wire \csr[mepc][11]_i_2_n_0 ;
  wire \csr[mepc][12]_i_2_n_0 ;
  wire \csr[mepc][13]_i_2_n_0 ;
  wire \csr[mepc][14]_i_2_n_0 ;
  wire \csr[mepc][15]_i_2_n_0 ;
  wire \csr[mepc][16]_i_2_n_0 ;
  wire \csr[mepc][17]_i_2_n_0 ;
  wire \csr[mepc][18]_i_2_n_0 ;
  wire \csr[mepc][19]_i_2_n_0 ;
  wire \csr[mepc][20]_i_2_n_0 ;
  wire \csr[mepc][21]_i_2_n_0 ;
  wire \csr[mepc][22]_i_2_n_0 ;
  wire \csr[mepc][23]_i_2_n_0 ;
  wire \csr[mepc][24]_i_2_n_0 ;
  wire \csr[mepc][25]_i_2_n_0 ;
  wire \csr[mepc][26]_i_2_n_0 ;
  wire \csr[mepc][27]_i_2_n_0 ;
  wire \csr[mepc][28]_i_2_n_0 ;
  wire \csr[mepc][29]_i_2_n_0 ;
  wire \csr[mepc][2]_i_2_n_0 ;
  wire \csr[mepc][2]_i_3_n_0 ;
  wire \csr[mepc][30]_i_2_n_0 ;
  wire \csr[mepc][31]_i_3_n_0 ;
  wire \csr[mepc][4]_i_2_n_0 ;
  wire \csr[mepc][4]_i_3_n_0 ;
  wire \csr[mepc][4]_i_4_n_0 ;
  wire \csr[mepc][5]_i_2_n_0 ;
  wire \csr[mepc][6]_i_2_n_0 ;
  wire \csr[mepc][8]_i_2_n_0 ;
  wire \csr[mepc][9]_i_2_n_0 ;
  wire \csr[mie_firq] ;
  wire \csr[mie_firq][0]_i_1_n_0 ;
  wire \csr[mie_firq][10]_i_1_n_0 ;
  wire \csr[mie_firq][11]_i_1_n_0 ;
  wire \csr[mie_firq][12]_i_1_n_0 ;
  wire \csr[mie_firq][13]_i_1_n_0 ;
  wire \csr[mie_firq][14]_i_1_n_0 ;
  wire \csr[mie_firq][15]_i_1_n_0 ;
  wire \csr[mie_firq][1]_i_1_n_0 ;
  wire \csr[mie_firq][2]_i_1_n_0 ;
  wire \csr[mie_firq][3]_i_1_n_0 ;
  wire \csr[mie_firq][4]_i_1_n_0 ;
  wire \csr[mie_firq][5]_i_1_n_0 ;
  wire \csr[mie_firq][6]_i_1_n_0 ;
  wire \csr[mie_firq][7]_i_1_n_0 ;
  wire \csr[mie_firq][8]_i_1_n_0 ;
  wire \csr[mie_firq][9]_i_1_n_0 ;
  wire \csr[mie_mei]_i_1_n_0 ;
  wire \csr[mie_mti]_i_2_n_0 ;
  wire \csr[mie_mti]_i_3_n_0 ;
  wire \csr[mie_mti]_i_4_n_0 ;
  wire \csr[mie_mti]_i_5_n_0 ;
  wire \csr[mscratch][1]_i_1_n_0 ;
  wire \csr[mscratch][31]_i_1_n_0 ;
  wire \csr[mstatus_mie]_i_1_n_0 ;
  wire \csr[mstatus_mie]_i_2_n_0 ;
  wire \csr[mstatus_mie]_i_4_n_0 ;
  wire \csr[mstatus_mie]_i_5_n_0 ;
  wire \csr[mstatus_mie]_i_6_n_0 ;
  wire \csr[mstatus_mpie]_i_1_n_0 ;
  wire \csr[mstatus_mpie]_i_2_n_0 ;
  wire \csr[mstatus_mpie]_i_3_n_0 ;
  wire \csr[mstatus_mpie]_i_4_n_0 ;
  wire \csr[mtval][0]_i_1_n_0 ;
  wire \csr[mtval][10]_i_1_n_0 ;
  wire \csr[mtval][11]_i_1_n_0 ;
  wire \csr[mtval][12]_i_1_n_0 ;
  wire \csr[mtval][13]_i_1_n_0 ;
  wire \csr[mtval][14]_i_1_n_0 ;
  wire \csr[mtval][15]_i_1_n_0 ;
  wire \csr[mtval][16]_i_1_n_0 ;
  wire \csr[mtval][17]_i_1_n_0 ;
  wire \csr[mtval][18]_i_1_n_0 ;
  wire \csr[mtval][19]_i_1_n_0 ;
  wire \csr[mtval][1]_i_1_n_0 ;
  wire \csr[mtval][20]_i_1_n_0 ;
  wire \csr[mtval][21]_i_1_n_0 ;
  wire \csr[mtval][22]_i_1_n_0 ;
  wire \csr[mtval][23]_i_1_n_0 ;
  wire \csr[mtval][24]_i_1_n_0 ;
  wire \csr[mtval][25]_i_1_n_0 ;
  wire \csr[mtval][26]_i_1_n_0 ;
  wire \csr[mtval][27]_i_1_n_0 ;
  wire \csr[mtval][28]_i_1_n_0 ;
  wire \csr[mtval][29]_i_1_n_0 ;
  wire \csr[mtval][2]_i_1_n_0 ;
  wire \csr[mtval][30]_i_1_n_0 ;
  wire \csr[mtval][31]_i_1_n_0 ;
  wire \csr[mtval][3]_i_1_n_0 ;
  wire \csr[mtval][4]_i_1_n_0 ;
  wire \csr[mtval][5]_i_1_n_0 ;
  wire \csr[mtval][6]_i_1_n_0 ;
  wire \csr[mtval][7]_i_1_n_0 ;
  wire \csr[mtval][8]_i_1_n_0 ;
  wire \csr[mtval][9]_i_1_n_0 ;
  wire \csr[mtvec][0]_i_1_n_0 ;
  wire \csr[mtvec][10]_i_1_n_0 ;
  wire \csr[mtvec][12]_i_1_n_0 ;
  wire \csr[mtvec][13]_i_1_n_0 ;
  wire \csr[mtvec][14]_i_1_n_0 ;
  wire \csr[mtvec][15]_i_1_n_0 ;
  wire \csr[mtvec][2]_i_1_n_0 ;
  wire \csr[mtvec][31]_i_1_n_0 ;
  wire \csr[mtvec][3]_i_1_n_0 ;
  wire \csr[mtvec][4]_i_1_n_0 ;
  wire \csr[mtvec][5]_i_1_n_0 ;
  wire \csr[mtvec][6]_i_1_n_0 ;
  wire \csr[mtvec][8]_i_1_n_0 ;
  wire \csr[mtvec][9]_i_1_n_0 ;
  wire \csr[rdata][0]_i_1_n_0 ;
  wire \csr[rdata][0]_i_2_n_0 ;
  wire \csr[rdata][0]_i_3_n_0 ;
  wire \csr[rdata][10]_i_1_n_0 ;
  wire \csr[rdata][10]_i_2_n_0 ;
  wire \csr[rdata][11]_i_1_n_0 ;
  wire \csr[rdata][11]_i_2_n_0 ;
  wire \csr[rdata][11]_i_3_n_0 ;
  wire \csr[rdata][11]_i_4_n_0 ;
  wire \csr[rdata][11]_i_5_n_0 ;
  wire \csr[rdata][11]_i_6_n_0 ;
  wire \csr[rdata][12]_i_1_n_0 ;
  wire \csr[rdata][12]_i_2_n_0 ;
  wire \csr[rdata][12]_i_3_n_0 ;
  wire \csr[rdata][13]_i_1_n_0 ;
  wire \csr[rdata][13]_i_2_n_0 ;
  wire \csr[rdata][14]_i_1_n_0 ;
  wire \csr[rdata][14]_i_2_n_0 ;
  wire \csr[rdata][15]_i_1_n_0 ;
  wire \csr[rdata][15]_i_2_n_0 ;
  wire \csr[rdata][15]_i_3_n_0 ;
  wire \csr[rdata][15]_i_4_n_0 ;
  wire \csr[rdata][16]_i_1_n_0 ;
  wire \csr[rdata][16]_i_2_n_0 ;
  wire \csr[rdata][16]_i_3_n_0 ;
  wire \csr[rdata][17]_i_1_n_0 ;
  wire \csr[rdata][17]_i_2_n_0 ;
  wire \csr[rdata][17]_i_3_n_0 ;
  wire \csr[rdata][18]_i_1_n_0 ;
  wire \csr[rdata][18]_i_2_n_0 ;
  wire \csr[rdata][18]_i_3_n_0 ;
  wire \csr[rdata][19]_i_1_n_0 ;
  wire \csr[rdata][19]_i_2_n_0 ;
  wire \csr[rdata][19]_i_3_n_0 ;
  wire \csr[rdata][1]_i_1_n_0 ;
  wire \csr[rdata][1]_i_2_n_0 ;
  wire \csr[rdata][1]_i_3_n_0 ;
  wire \csr[rdata][1]_i_4_n_0 ;
  wire \csr[rdata][1]_i_5_n_0 ;
  wire \csr[rdata][1]_i_6_n_0 ;
  wire \csr[rdata][20]_i_1_n_0 ;
  wire \csr[rdata][20]_i_2_n_0 ;
  wire \csr[rdata][20]_i_3_n_0 ;
  wire \csr[rdata][21]_i_1_n_0 ;
  wire \csr[rdata][21]_i_2_n_0 ;
  wire \csr[rdata][21]_i_3_n_0 ;
  wire \csr[rdata][22]_i_1_n_0 ;
  wire \csr[rdata][22]_i_2_n_0 ;
  wire \csr[rdata][22]_i_3_n_0 ;
  wire \csr[rdata][23]_i_1_n_0 ;
  wire \csr[rdata][23]_i_2_n_0 ;
  wire \csr[rdata][23]_i_3_n_0 ;
  wire \csr[rdata][24]_i_1_n_0 ;
  wire \csr[rdata][24]_i_2_n_0 ;
  wire \csr[rdata][24]_i_3_n_0 ;
  wire \csr[rdata][24]_i_4_n_0 ;
  wire \csr[rdata][24]_i_5_n_0 ;
  wire \csr[rdata][25]_i_1_n_0 ;
  wire \csr[rdata][25]_i_2_n_0 ;
  wire \csr[rdata][25]_i_3_n_0 ;
  wire \csr[rdata][26]_i_1_n_0 ;
  wire \csr[rdata][26]_i_2_n_0 ;
  wire \csr[rdata][26]_i_3_n_0 ;
  wire \csr[rdata][27]_i_1_n_0 ;
  wire \csr[rdata][27]_i_2_n_0 ;
  wire \csr[rdata][27]_i_3_n_0 ;
  wire \csr[rdata][28]_i_1_n_0 ;
  wire \csr[rdata][28]_i_2_n_0 ;
  wire \csr[rdata][28]_i_3_n_0 ;
  wire \csr[rdata][29]_i_1_n_0 ;
  wire \csr[rdata][29]_i_2_n_0 ;
  wire \csr[rdata][29]_i_3_n_0 ;
  wire \csr[rdata][2]_i_1_n_0 ;
  wire \csr[rdata][2]_i_2_n_0 ;
  wire \csr[rdata][2]_i_3_n_0 ;
  wire \csr[rdata][30]_i_1_n_0 ;
  wire \csr[rdata][30]_i_2_n_0 ;
  wire \csr[rdata][30]_i_3_n_0 ;
  wire \csr[rdata][30]_i_4_n_0 ;
  wire \csr[rdata][30]_i_5_n_0 ;
  wire \csr[rdata][30]_i_6_n_0 ;
  wire \csr[rdata][30]_i_7_n_0 ;
  wire \csr[rdata][31]_i_10_n_0 ;
  wire \csr[rdata][31]_i_1_n_0 ;
  wire \csr[rdata][31]_i_2_n_0 ;
  wire \csr[rdata][31]_i_3_n_0 ;
  wire \csr[rdata][31]_i_4_n_0 ;
  wire \csr[rdata][31]_i_5_n_0 ;
  wire \csr[rdata][31]_i_6_n_0 ;
  wire \csr[rdata][31]_i_7_n_0 ;
  wire \csr[rdata][31]_i_8_n_0 ;
  wire \csr[rdata][31]_i_9_n_0 ;
  wire \csr[rdata][3]_i_1_n_0 ;
  wire \csr[rdata][3]_i_2_n_0 ;
  wire \csr[rdata][3]_i_3_n_0 ;
  wire \csr[rdata][3]_i_4_n_0 ;
  wire \csr[rdata][4]_i_1_n_0 ;
  wire \csr[rdata][4]_i_2_n_0 ;
  wire \csr[rdata][4]_i_3_n_0 ;
  wire \csr[rdata][5]_i_1_n_0 ;
  wire \csr[rdata][5]_i_2_n_0 ;
  wire \csr[rdata][6]_i_1_n_0 ;
  wire \csr[rdata][6]_i_2_n_0 ;
  wire \csr[rdata][7]_i_1_n_0 ;
  wire \csr[rdata][7]_i_2_n_0 ;
  wire \csr[rdata][7]_i_3_n_0 ;
  wire \csr[rdata][7]_i_4_n_0 ;
  wire \csr[rdata][8]_i_1_n_0 ;
  wire \csr[rdata][8]_i_2_n_0 ;
  wire \csr[rdata][8]_i_3_n_0 ;
  wire \csr[rdata][8]_i_4_n_0 ;
  wire \csr[rdata][9]_i_1_n_0 ;
  wire \csr[rdata][9]_i_2_n_0 ;
  wire \csr[re]_i_2_n_0 ;
  wire \csr[re]_i_3_n_0 ;
  wire \csr[re]_i_4_n_0 ;
  wire \csr[we]_i_2_n_0 ;
  wire \csr[we]_i_3_n_0 ;
  wire \csr_reg[addr_n_0_][0] ;
  wire \csr_reg[addr_n_0_][10] ;
  wire \csr_reg[addr_n_0_][11] ;
  wire \csr_reg[addr_n_0_][1] ;
  wire \csr_reg[addr_n_0_][2] ;
  wire \csr_reg[addr_n_0_][3] ;
  wire \csr_reg[addr_n_0_][4] ;
  wire \csr_reg[addr_n_0_][5] ;
  wire \csr_reg[addr_n_0_][6] ;
  wire \csr_reg[addr_n_0_][7] ;
  wire \csr_reg[addr_n_0_][8] ;
  wire \csr_reg[addr_n_0_][9] ;
  wire [31:1]\csr_reg[mepc] ;
  wire \csr_reg[mepc]0 ;
  wire \csr_reg[mie_firq_n_0_][0] ;
  wire \csr_reg[mie_firq_n_0_][15] ;
  wire \csr_reg[mie_firq_n_0_][1] ;
  wire \csr_reg[mie_mei]__0 ;
  wire \csr_reg[mie_msi]__0 ;
  wire \csr_reg[mie_mti]__0 ;
  wire [31:0]\csr_reg[mscratch] ;
  wire \csr_reg[mstatus_mie]__0 ;
  wire \csr_reg[mstatus_mpie]0 ;
  wire \csr_reg[mstatus_mpie]__0 ;
  wire \csr_reg[mstatus_mpp_n_0_] ;
  wire [31:0]\csr_reg[mtinst] ;
  wire [31:0]\csr_reg[mtval] ;
  wire [31:0]\csr_reg[mtval][31]_0 ;
  wire \csr_reg[mtvec_n_0_][0] ;
  wire \csr_reg[mtvec_n_0_][10] ;
  wire \csr_reg[mtvec_n_0_][11] ;
  wire \csr_reg[mtvec_n_0_][12] ;
  wire \csr_reg[mtvec_n_0_][13] ;
  wire \csr_reg[mtvec_n_0_][14] ;
  wire \csr_reg[mtvec_n_0_][15] ;
  wire \csr_reg[mtvec_n_0_][16] ;
  wire \csr_reg[mtvec_n_0_][17] ;
  wire \csr_reg[mtvec_n_0_][18] ;
  wire \csr_reg[mtvec_n_0_][19] ;
  wire \csr_reg[mtvec_n_0_][20] ;
  wire \csr_reg[mtvec_n_0_][21] ;
  wire \csr_reg[mtvec_n_0_][22] ;
  wire \csr_reg[mtvec_n_0_][23] ;
  wire \csr_reg[mtvec_n_0_][24] ;
  wire \csr_reg[mtvec_n_0_][25] ;
  wire \csr_reg[mtvec_n_0_][26] ;
  wire \csr_reg[mtvec_n_0_][27] ;
  wire \csr_reg[mtvec_n_0_][28] ;
  wire \csr_reg[mtvec_n_0_][29] ;
  wire \csr_reg[mtvec_n_0_][2] ;
  wire \csr_reg[mtvec_n_0_][30] ;
  wire \csr_reg[mtvec_n_0_][31] ;
  wire \csr_reg[mtvec_n_0_][3] ;
  wire \csr_reg[mtvec_n_0_][4] ;
  wire \csr_reg[mtvec_n_0_][5] ;
  wire \csr_reg[mtvec_n_0_][6] ;
  wire \csr_reg[mtvec_n_0_][7] ;
  wire \csr_reg[mtvec_n_0_][8] ;
  wire \csr_reg[mtvec_n_0_][9] ;
  wire [31:0]\csr_reg[rdata][31]_0 ;
  wire \csr_reg[re]0 ;
  wire \csr_reg[re_n_0_] ;
  wire \csr_reg[we]0 ;
  wire \csr_reg[we_n_0_] ;
  wire \ctrl[alu_cp_alu] ;
  wire \ctrl[alu_cp_alu]_i_2_n_0 ;
  wire \ctrl[alu_cp_alu]_i_3_n_0 ;
  wire \ctrl[alu_cp_alu]_i_4_n_0 ;
  wire \ctrl[alu_cp_alu]_i_5_n_0 ;
  wire [31:0]\ctrl[alu_imm] ;
  wire \ctrl[alu_op][0]_i_2_n_0 ;
  wire \ctrl[alu_op][0]_i_3_n_0 ;
  wire \ctrl[alu_op][2]_i_2_n_0 ;
  wire \ctrl[alu_op][2]_i_3_n_0 ;
  wire \ctrl[alu_opa_mux] ;
  wire \ctrl[alu_opa_mux]_i_2_n_0 ;
  wire \ctrl[alu_opa_mux]_i_3_n_0 ;
  wire \ctrl[alu_opb_mux] ;
  wire \ctrl[alu_opb_mux]_i_2_n_0 ;
  wire \ctrl[alu_sub] ;
  wire \ctrl[alu_sub]_i_2_n_0 ;
  wire \ctrl[alu_sub]_i_3_n_0 ;
  wire \ctrl[alu_sub]_i_4_n_0 ;
  wire \ctrl[alu_unsigned] ;
  wire \ctrl[if_fence]_i_2_n_0 ;
  wire \ctrl[if_reset] ;
  wire [11:5]\ctrl[ir_funct12] ;
  wire [2:1]\ctrl[ir_funct3] ;
  wire [5:5]\ctrl[ir_opcode] ;
  wire \ctrl[lsu_rw] ;
  wire [31:1]\ctrl[pc_cur] ;
  wire [4:0]\ctrl[rf_rd] ;
  wire [4:0]\ctrl[rf_rs1] ;
  wire \ctrl[rf_wb_en] ;
  wire \ctrl[rf_wb_en]_i_2_n_0 ;
  wire \ctrl[rf_wb_en]_i_3_n_0 ;
  wire \ctrl[rf_wb_en]_i_4_n_0 ;
  wire \ctrl[rf_wb_en]_i_5_n_0 ;
  wire \ctrl[rf_wb_en]_i_6_n_0 ;
  wire \ctrl[rf_zero_we] ;
  wire \ctrl_nxt[alu_cp_alu] ;
  wire [2:0]\ctrl_nxt[alu_op] ;
  wire \ctrl_nxt[alu_opa_mux] ;
  wire \ctrl_nxt[alu_opb_mux] ;
  wire \ctrl_nxt[alu_sub] ;
  wire \ctrl_nxt[alu_unsigned] ;
  wire \ctrl_nxt[if_fence] ;
  wire \ctrl_nxt[lsu_fence] ;
  wire \ctrl_nxt[lsu_req] ;
  wire \ctrl_nxt[rf_wb_en] ;
  wire \ctrl_nxt[rf_zero_we] ;
  wire \ctrl_o[if_fence] ;
  wire \ctrl_o[lsu_fence] ;
  wire \ctrl_o[lsu_req] ;
  wire \ctrl_reg[alu_cp_alu]__0 ;
  wire \ctrl_reg[alu_op][0]_0 ;
  wire \ctrl_reg[alu_op][1]_0 ;
  wire \ctrl_reg[alu_op][1]_1 ;
  wire \ctrl_reg[alu_op][1]_10 ;
  wire \ctrl_reg[alu_op][1]_11 ;
  wire \ctrl_reg[alu_op][1]_12 ;
  wire \ctrl_reg[alu_op][1]_13 ;
  wire \ctrl_reg[alu_op][1]_14 ;
  wire \ctrl_reg[alu_op][1]_15 ;
  wire \ctrl_reg[alu_op][1]_16 ;
  wire \ctrl_reg[alu_op][1]_17 ;
  wire \ctrl_reg[alu_op][1]_18 ;
  wire \ctrl_reg[alu_op][1]_19 ;
  wire \ctrl_reg[alu_op][1]_2 ;
  wire \ctrl_reg[alu_op][1]_20 ;
  wire \ctrl_reg[alu_op][1]_21 ;
  wire \ctrl_reg[alu_op][1]_22 ;
  wire \ctrl_reg[alu_op][1]_23 ;
  wire \ctrl_reg[alu_op][1]_24 ;
  wire \ctrl_reg[alu_op][1]_25 ;
  wire \ctrl_reg[alu_op][1]_26 ;
  wire \ctrl_reg[alu_op][1]_27 ;
  wire \ctrl_reg[alu_op][1]_28 ;
  wire \ctrl_reg[alu_op][1]_29 ;
  wire \ctrl_reg[alu_op][1]_3 ;
  wire \ctrl_reg[alu_op][1]_30 ;
  wire \ctrl_reg[alu_op][1]_31 ;
  wire \ctrl_reg[alu_op][1]_4 ;
  wire \ctrl_reg[alu_op][1]_5 ;
  wire \ctrl_reg[alu_op][1]_6 ;
  wire \ctrl_reg[alu_op][1]_7 ;
  wire \ctrl_reg[alu_op][1]_8 ;
  wire \ctrl_reg[alu_op][1]_9 ;
  wire [2:0]\ctrl_reg[alu_op][2]_0 ;
  wire \ctrl_reg[lsu_req]_0 ;
  wire \ctrl_reg[out_en] ;
  wire \ctrl_reg[rf_wb_en]__0 ;
  wire [31:0]data5;
  wire \divider_core_serial.div[quotient][30]_i_2_n_0 ;
  wire \divider_core_serial.div[quotient][31]_i_4_n_0 ;
  wire \divider_core_serial.div[rs2_abs][11]_i_2_n_0 ;
  wire \divider_core_serial.div[rs2_abs][11]_i_3_n_0 ;
  wire \divider_core_serial.div[rs2_abs][11]_i_4_n_0 ;
  wire \divider_core_serial.div[rs2_abs][11]_i_5_n_0 ;
  wire \divider_core_serial.div[rs2_abs][15]_i_2_n_0 ;
  wire \divider_core_serial.div[rs2_abs][15]_i_3_n_0 ;
  wire \divider_core_serial.div[rs2_abs][15]_i_4_n_0 ;
  wire \divider_core_serial.div[rs2_abs][15]_i_5_n_0 ;
  wire \divider_core_serial.div[rs2_abs][19]_i_2_n_0 ;
  wire \divider_core_serial.div[rs2_abs][19]_i_3_n_0 ;
  wire \divider_core_serial.div[rs2_abs][19]_i_4_n_0 ;
  wire \divider_core_serial.div[rs2_abs][19]_i_5_n_0 ;
  wire \divider_core_serial.div[rs2_abs][23]_i_2_n_0 ;
  wire \divider_core_serial.div[rs2_abs][23]_i_3_n_0 ;
  wire \divider_core_serial.div[rs2_abs][23]_i_4_n_0 ;
  wire \divider_core_serial.div[rs2_abs][23]_i_5_n_0 ;
  wire \divider_core_serial.div[rs2_abs][27]_i_2_n_0 ;
  wire \divider_core_serial.div[rs2_abs][27]_i_3_n_0 ;
  wire \divider_core_serial.div[rs2_abs][27]_i_4_n_0 ;
  wire \divider_core_serial.div[rs2_abs][27]_i_5_n_0 ;
  wire \divider_core_serial.div[rs2_abs][31]_i_3_n_0 ;
  wire \divider_core_serial.div[rs2_abs][31]_i_4_n_0 ;
  wire \divider_core_serial.div[rs2_abs][31]_i_5_n_0 ;
  wire \divider_core_serial.div[rs2_abs][31]_i_6_n_0 ;
  wire \divider_core_serial.div[rs2_abs][3]_i_3_n_0 ;
  wire \divider_core_serial.div[rs2_abs][3]_i_4_n_0 ;
  wire \divider_core_serial.div[rs2_abs][3]_i_5_n_0 ;
  wire \divider_core_serial.div[rs2_abs][7]_i_2_n_0 ;
  wire \divider_core_serial.div[rs2_abs][7]_i_3_n_0 ;
  wire \divider_core_serial.div[rs2_abs][7]_i_4_n_0 ;
  wire \divider_core_serial.div[rs2_abs][7]_i_5_n_0 ;
  wire [3:0]\divider_core_serial.div_reg[quotient][12] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][16] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][20] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][24] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][28] ;
  wire [30:0]\divider_core_serial.div_reg[quotient][31] ;
  wire [2:0]\divider_core_serial.div_reg[quotient][31]_0 ;
  wire [3:0]\divider_core_serial.div_reg[quotient][8] ;
  wire \divider_core_serial.div_reg[remainder][0] ;
  wire \divider_core_serial.div_reg[rs2_abs][11]_i_1_n_0 ;
  wire \divider_core_serial.div_reg[rs2_abs][11]_i_1_n_1 ;
  wire \divider_core_serial.div_reg[rs2_abs][11]_i_1_n_2 ;
  wire \divider_core_serial.div_reg[rs2_abs][11]_i_1_n_3 ;
  wire \divider_core_serial.div_reg[rs2_abs][15]_i_1_n_0 ;
  wire \divider_core_serial.div_reg[rs2_abs][15]_i_1_n_1 ;
  wire \divider_core_serial.div_reg[rs2_abs][15]_i_1_n_2 ;
  wire \divider_core_serial.div_reg[rs2_abs][15]_i_1_n_3 ;
  wire \divider_core_serial.div_reg[rs2_abs][19]_i_1_n_0 ;
  wire \divider_core_serial.div_reg[rs2_abs][19]_i_1_n_1 ;
  wire \divider_core_serial.div_reg[rs2_abs][19]_i_1_n_2 ;
  wire \divider_core_serial.div_reg[rs2_abs][19]_i_1_n_3 ;
  wire \divider_core_serial.div_reg[rs2_abs][23]_i_1_n_0 ;
  wire \divider_core_serial.div_reg[rs2_abs][23]_i_1_n_1 ;
  wire \divider_core_serial.div_reg[rs2_abs][23]_i_1_n_2 ;
  wire \divider_core_serial.div_reg[rs2_abs][23]_i_1_n_3 ;
  wire \divider_core_serial.div_reg[rs2_abs][27]_i_1_n_0 ;
  wire \divider_core_serial.div_reg[rs2_abs][27]_i_1_n_1 ;
  wire \divider_core_serial.div_reg[rs2_abs][27]_i_1_n_2 ;
  wire \divider_core_serial.div_reg[rs2_abs][27]_i_1_n_3 ;
  wire \divider_core_serial.div_reg[rs2_abs][31]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[rs2_abs][31]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[rs2_abs][31]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[rs2_abs][3]_i_1_n_0 ;
  wire \divider_core_serial.div_reg[rs2_abs][3]_i_1_n_1 ;
  wire \divider_core_serial.div_reg[rs2_abs][3]_i_1_n_2 ;
  wire \divider_core_serial.div_reg[rs2_abs][3]_i_1_n_3 ;
  wire \divider_core_serial.div_reg[rs2_abs][7]_i_1_n_0 ;
  wire \divider_core_serial.div_reg[rs2_abs][7]_i_1_n_1 ;
  wire \divider_core_serial.div_reg[rs2_abs][7]_i_1_n_2 ;
  wire \divider_core_serial.div_reg[rs2_abs][7]_i_1_n_3 ;
  wire \exe_engine[ir][31]_i_3_n_0 ;
  wire \exe_engine[pc2][2]_i_2_n_0 ;
  wire \exe_engine[pc2][31]_i_1_n_0 ;
  wire \exe_engine[pc2][31]_i_3_n_0 ;
  wire \exe_engine[pc2][3]_i_2_n_0 ;
  wire \exe_engine[pc2][4]_i_2_n_0 ;
  wire \exe_engine[pc2][5]_i_2_n_0 ;
  wire \exe_engine[pc2][6]_i_2_n_0 ;
  wire \exe_engine_nxt[ir] ;
  wire [31:1]\exe_engine_nxt[pc2]0_in ;
  wire [31:1]\exe_engine_nxt[ra] ;
  wire [3:0]\exe_engine_nxt[state] ;
  wire \exe_engine_reg[ir][12]_0 ;
  wire \exe_engine_reg[ir][12]_1 ;
  wire \exe_engine_reg[ir][12]_2 ;
  wire [31:0]\exe_engine_reg[ir][12]_3 ;
  wire \exe_engine_reg[ir][13]_rep_0 ;
  wire \exe_engine_reg[ir][13]_rep__0_0 ;
  wire \exe_engine_reg[ir][13]_rep__0_1 ;
  wire \exe_engine_reg[ir][13]_rep__0_2 ;
  wire \exe_engine_reg[ir][13]_rep__0_3 ;
  wire \exe_engine_reg[ir][13]_rep__0_4 ;
  wire [63:0]\exe_engine_reg[ir][14]_0 ;
  wire [0:0]\exe_engine_reg[ir][14]_1 ;
  wire \exe_engine_reg[ir][14]_2 ;
  wire \exe_engine_reg[ir][14]_rep_0 ;
  wire [31:0]\exe_engine_reg[ir][14]_rep_1 ;
  wire [0:0]\exe_engine_reg[ir][14]_rep_2 ;
  wire \exe_engine_reg[ir][14]_rep__0_0 ;
  wire \exe_engine_reg[ir][14]_rep__1_0 ;
  wire \exe_engine_reg[ir][14]_rep__1_1 ;
  wire \exe_engine_reg[ir][14]_rep__1_10 ;
  wire \exe_engine_reg[ir][14]_rep__1_11 ;
  wire \exe_engine_reg[ir][14]_rep__1_12 ;
  wire \exe_engine_reg[ir][14]_rep__1_13 ;
  wire \exe_engine_reg[ir][14]_rep__1_14 ;
  wire \exe_engine_reg[ir][14]_rep__1_15 ;
  wire \exe_engine_reg[ir][14]_rep__1_16 ;
  wire \exe_engine_reg[ir][14]_rep__1_17 ;
  wire \exe_engine_reg[ir][14]_rep__1_18 ;
  wire \exe_engine_reg[ir][14]_rep__1_19 ;
  wire \exe_engine_reg[ir][14]_rep__1_2 ;
  wire \exe_engine_reg[ir][14]_rep__1_20 ;
  wire \exe_engine_reg[ir][14]_rep__1_21 ;
  wire \exe_engine_reg[ir][14]_rep__1_3 ;
  wire \exe_engine_reg[ir][14]_rep__1_4 ;
  wire \exe_engine_reg[ir][14]_rep__1_5 ;
  wire \exe_engine_reg[ir][14]_rep__1_6 ;
  wire \exe_engine_reg[ir][14]_rep__1_7 ;
  wire \exe_engine_reg[ir][14]_rep__1_8 ;
  wire \exe_engine_reg[ir][14]_rep__1_9 ;
  wire \exe_engine_reg[ir][14]_rep__2_0 ;
  wire \exe_engine_reg[ir][14]_rep__2_1 ;
  wire \exe_engine_reg[ir][14]_rep__2_10 ;
  wire \exe_engine_reg[ir][14]_rep__2_2 ;
  wire \exe_engine_reg[ir][14]_rep__2_3 ;
  wire \exe_engine_reg[ir][14]_rep__2_4 ;
  wire \exe_engine_reg[ir][14]_rep__2_5 ;
  wire \exe_engine_reg[ir][14]_rep__2_6 ;
  wire \exe_engine_reg[ir][14]_rep__2_7 ;
  wire \exe_engine_reg[ir][14]_rep__2_8 ;
  wire \exe_engine_reg[ir][14]_rep__2_9 ;
  wire \exe_engine_reg[ir][31]_0 ;
  wire [15:0]\exe_engine_reg[ir][31]_1 ;
  wire \exe_engine_reg[ir_n_0_][0] ;
  wire \exe_engine_reg[ir_n_0_][1] ;
  wire \exe_engine_reg[ir_n_0_][2] ;
  wire \exe_engine_reg[ir_n_0_][3] ;
  wire \exe_engine_reg[ir_n_0_][4] ;
  wire \exe_engine_reg[ir_n_0_][6] ;
  wire [30:0]\exe_engine_reg[pc2][31]_0 ;
  wire [30:0]\exe_engine_reg[ra][31]_0 ;
  wire [3:0]\exe_engine_reg[state] ;
  wire \fetch_reg[restart] ;
  wire \immediate[0]_i_1_n_0 ;
  wire \immediate[10]_i_1_n_0 ;
  wire \immediate[11]_i_1_n_0 ;
  wire \immediate[11]_i_2_n_0 ;
  wire \immediate[11]_i_3_n_0 ;
  wire \immediate[11]_i_4_n_0 ;
  wire \immediate[11]_i_5_n_0 ;
  wire \immediate[12]_i_1_n_0 ;
  wire \immediate[13]_i_1_n_0 ;
  wire \immediate[14]_i_1_n_0 ;
  wire \immediate[15]_i_1_n_0 ;
  wire \immediate[16]_i_1_n_0 ;
  wire \immediate[17]_i_1_n_0 ;
  wire \immediate[18]_i_1_n_0 ;
  wire \immediate[19]_i_1_n_0 ;
  wire \immediate[19]_i_2_n_0 ;
  wire \immediate[19]_i_3_n_0 ;
  wire \immediate[1]_i_1_n_0 ;
  wire \immediate[20]_i_1_n_0 ;
  wire \immediate[21]_i_1_n_0 ;
  wire \immediate[22]_i_1_n_0 ;
  wire \immediate[23]_i_1_n_0 ;
  wire \immediate[24]_i_1_n_0 ;
  wire \immediate[25]_i_1_n_0 ;
  wire \immediate[26]_i_1_n_0 ;
  wire \immediate[27]_i_1_n_0 ;
  wire \immediate[28]_i_1_n_0 ;
  wire \immediate[29]_i_1_n_0 ;
  wire \immediate[2]_i_1_n_0 ;
  wire \immediate[2]_i_2_n_0 ;
  wire \immediate[30]_i_1_n_0 ;
  wire \immediate[30]_i_2_n_0 ;
  wire \immediate[30]_i_3_n_0 ;
  wire \immediate[31]_i_1_n_0 ;
  wire \immediate[3]_i_1_n_0 ;
  wire \immediate[4]_i_1_n_0 ;
  wire \immediate[4]_i_2_n_0 ;
  wire \immediate[5]_i_1_n_0 ;
  wire \immediate[6]_i_1_n_0 ;
  wire \immediate[7]_i_1_n_0 ;
  wire \immediate[8]_i_1_n_0 ;
  wire \immediate[9]_i_1_n_0 ;
  wire [1:0]\immediate_reg[1]_0 ;
  wire \immediate_reg[2]_0 ;
  wire \immediate_reg[3]_0 ;
  wire \immediate_reg[4]_0 ;
  wire \mar[11]_i_10_n_0 ;
  wire \mar[11]_i_11_n_0 ;
  wire \mar[11]_i_12_n_0 ;
  wire \mar[11]_i_13_n_0 ;
  wire \mar[11]_i_6_n_0 ;
  wire \mar[11]_i_7_n_0 ;
  wire \mar[11]_i_8_n_0 ;
  wire \mar[11]_i_9_n_0 ;
  wire \mar[15]_i_10_n_0 ;
  wire \mar[15]_i_11_n_0 ;
  wire \mar[15]_i_12_n_0 ;
  wire \mar[15]_i_13_n_0 ;
  wire \mar[15]_i_6_n_0 ;
  wire \mar[15]_i_7_n_0 ;
  wire \mar[15]_i_8_n_0 ;
  wire \mar[15]_i_9_n_0 ;
  wire \mar[19]_i_10_n_0 ;
  wire \mar[19]_i_11_n_0 ;
  wire \mar[19]_i_12_n_0 ;
  wire \mar[19]_i_13_n_0 ;
  wire \mar[19]_i_6_n_0 ;
  wire \mar[19]_i_7_n_0 ;
  wire \mar[19]_i_8_n_0 ;
  wire \mar[19]_i_9_n_0 ;
  wire \mar[23]_i_10_n_0 ;
  wire \mar[23]_i_11_n_0 ;
  wire \mar[23]_i_12_n_0 ;
  wire \mar[23]_i_13_n_0 ;
  wire \mar[23]_i_6_n_0 ;
  wire \mar[23]_i_7_n_0 ;
  wire \mar[23]_i_8_n_0 ;
  wire \mar[23]_i_9_n_0 ;
  wire \mar[27]_i_10_n_0 ;
  wire \mar[27]_i_11_n_0 ;
  wire \mar[27]_i_12_n_0 ;
  wire \mar[27]_i_13_n_0 ;
  wire \mar[27]_i_6_n_0 ;
  wire \mar[27]_i_7_n_0 ;
  wire \mar[27]_i_8_n_0 ;
  wire \mar[27]_i_9_n_0 ;
  wire \mar[31]_i_10_n_0 ;
  wire \mar[31]_i_11_n_0 ;
  wire \mar[31]_i_12_n_0 ;
  wire \mar[31]_i_13_n_0 ;
  wire \mar[31]_i_14_n_0 ;
  wire \mar[31]_i_7_n_0 ;
  wire \mar[31]_i_8_n_0 ;
  wire \mar[31]_i_9_n_0 ;
  wire \mar[3]_i_10_n_0 ;
  wire \mar[3]_i_6_n_0 ;
  wire \mar[3]_i_7_n_0 ;
  wire \mar[3]_i_8_n_0 ;
  wire \mar[3]_i_9_n_0 ;
  wire \mar[7]_i_10_n_0 ;
  wire \mar[7]_i_11_n_0 ;
  wire \mar[7]_i_12_n_0 ;
  wire \mar[7]_i_6_n_0 ;
  wire \mar[7]_i_7_n_0 ;
  wire \mar[7]_i_8_n_0 ;
  wire \mar[7]_i_9_n_0 ;
  wire \mar_reg[0] ;
  wire \mar_reg[11]_i_1_n_0 ;
  wire \mar_reg[11]_i_1_n_1 ;
  wire \mar_reg[11]_i_1_n_2 ;
  wire \mar_reg[11]_i_1_n_3 ;
  wire \mar_reg[15]_i_1_n_0 ;
  wire \mar_reg[15]_i_1_n_1 ;
  wire \mar_reg[15]_i_1_n_2 ;
  wire \mar_reg[15]_i_1_n_3 ;
  wire \mar_reg[19]_i_1_n_0 ;
  wire \mar_reg[19]_i_1_n_1 ;
  wire \mar_reg[19]_i_1_n_2 ;
  wire \mar_reg[19]_i_1_n_3 ;
  wire \mar_reg[23]_i_1_n_0 ;
  wire \mar_reg[23]_i_1_n_1 ;
  wire \mar_reg[23]_i_1_n_2 ;
  wire \mar_reg[23]_i_1_n_3 ;
  wire \mar_reg[27]_i_1_n_0 ;
  wire \mar_reg[27]_i_1_n_1 ;
  wire \mar_reg[27]_i_1_n_2 ;
  wire \mar_reg[27]_i_1_n_3 ;
  wire \mar_reg[31]_i_2_n_0 ;
  wire \mar_reg[31]_i_2_n_1 ;
  wire \mar_reg[31]_i_2_n_2 ;
  wire \mar_reg[31]_i_2_n_3 ;
  wire [0:0]\mar_reg[3] ;
  wire \mar_reg[3]_i_1_n_0 ;
  wire \mar_reg[3]_i_1_n_1 ;
  wire \mar_reg[3]_i_1_n_2 ;
  wire \mar_reg[3]_i_1_n_3 ;
  wire \mar_reg[7]_i_1_n_0 ;
  wire \mar_reg[7]_i_1_n_1 ;
  wire \mar_reg[7]_i_1_n_2 ;
  wire \mar_reg[7]_i_1_n_3 ;
  wire misaligned;
  wire [9:0]monitor_cnt;
  wire \monitor_cnt[5]_i_2_n_0 ;
  wire \monitor_cnt[9]_i_2_n_0 ;
  wire \monitor_cnt[9]_i_3_n_0 ;
  wire \monitor_cnt_reg_n_0_[0] ;
  wire \monitor_cnt_reg_n_0_[1] ;
  wire \monitor_cnt_reg_n_0_[2] ;
  wire \monitor_cnt_reg_n_0_[3] ;
  wire \monitor_cnt_reg_n_0_[4] ;
  wire \monitor_cnt_reg_n_0_[5] ;
  wire \monitor_cnt_reg_n_0_[6] ;
  wire \monitor_cnt_reg_n_0_[7] ;
  wire \monitor_cnt_reg_n_0_[8] ;
  wire monitor_exc;
  wire [32:0]\mul[add] ;
  wire \multiplier_core_serial.mul_reg[res][0] ;
  wire [32:32]\neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/p_0_in ;
  wire [31:1]\neorv32_cpu_alu_inst/opa ;
  wire \neorv32_cpu_regfile_inst/rd_zero__3 ;
  wire p_0_in0_in;
  wire p_0_in122_in;
  wire p_0_in12_in;
  wire p_12_in;
  wire p_13_in24_in;
  wire p_14_in25_in;
  wire p_15_in23_in;
  wire p_16_in;
  wire p_16_in29_in;
  wire [8:0]p_16_out;
  wire p_19_in;
  wire [31:1]p_1_in__0;
  wire p_22_in;
  wire p_25_in;
  wire p_26_in;
  wire p_28_in;
  wire p_31_in;
  wire p_32_in;
  wire p_34_in;
  wire p_37_in;
  wire p_3_in;
  wire p_40_in;
  wire p_43_in;
  wire p_46_in;
  wire p_49_in;
  wire p_4_in;
  wire p_50_in;
  wire [17:0]p_53_out;
  wire p_5_in;
  wire p_6_in;
  wire p_6_in18_in;
  wire p_7_in;
  wire p_8_in;
  wire p_8_in20_in;
  wire p_9_in;
  wire pending_reg;
  wire [16:0]rdata_o;
  wire \rdata_o_reg[24] ;
  wire \rdata_o_reg[24]_0 ;
  wire rstn_sys;
  wire [31:0]sdpram_reg;
  wire sdpram_reg_0;
  wire sdpram_reg_1;
  wire [62:0]sdpram_reg_i_105;
  wire sdpram_reg_i_136_n_7;
  wire sdpram_reg_i_208_n_0;
  wire \serial_shifter.shifter[cnt][4]_i_6_n_0 ;
  wire \serial_shifter.shifter[cnt][4]_i_7_n_0 ;
  wire \serial_shifter.shifter_reg[busy] ;
  wire \serial_shifter.shifter_reg[busy]_0 ;
  wire \serial_shifter.shifter_reg[busy]__0 ;
  wire [1:0]\serial_shifter.shifter_reg[cnt][1] ;
  wire [31:0]\serial_shifter.shifter_reg[sreg][31] ;
  wire [6:0]\trap_ctrl[cause] ;
  wire \trap_ctrl[cause][0]_i_2_n_0 ;
  wire \trap_ctrl[cause][0]_i_3_n_0 ;
  wire \trap_ctrl[cause][1]_i_2_n_0 ;
  wire \trap_ctrl[cause][1]_i_3_n_0 ;
  wire \trap_ctrl[cause][1]_i_4_n_0 ;
  wire \trap_ctrl[cause][2]_i_2_n_0 ;
  wire \trap_ctrl[cause][2]_i_3_n_0 ;
  wire \trap_ctrl[cause][3]_i_2_n_0 ;
  wire \trap_ctrl[cause][6]_i_2_n_0 ;
  wire \trap_ctrl[env_pending]_i_1_n_0 ;
  wire \trap_ctrl[env_pending]_i_2_n_0 ;
  wire \trap_ctrl[env_pending]_i_3_n_0 ;
  wire \trap_ctrl[env_pending]_i_4_n_0 ;
  wire \trap_ctrl[exc_buf][0]_i_2_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_10_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_11_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_12_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_13_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_14_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_15_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_16_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_17_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_18_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_19_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_20_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_21_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_22_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_23_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_24_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_25_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_26_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_27_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_28_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_29_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_2_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_30_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_31_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_32_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_33_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_34_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_35_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_36_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_3_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_4_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_5_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_6_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_7_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_8_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_9_n_0 ;
  wire \trap_ctrl[exc_buf][2]_i_2_n_0 ;
  wire \trap_ctrl[exc_buf][3]_i_2_n_0 ;
  wire \trap_ctrl[exc_buf][4]_i_2_n_0 ;
  wire \trap_ctrl[exc_buf][4]_i_3_n_0 ;
  wire \trap_ctrl[exc_buf][4]_i_4_n_0 ;
  wire \trap_ctrl_reg[cause_n_0_][0] ;
  wire \trap_ctrl_reg[cause_n_0_][1] ;
  wire \trap_ctrl_reg[cause_n_0_][2] ;
  wire \trap_ctrl_reg[cause_n_0_][3] ;
  wire \trap_ctrl_reg[cause_n_0_][4] ;
  wire \trap_ctrl_reg[env_pending]__0 ;
  wire \trap_ctrl_reg[exc_buf_n_0_][0] ;
  wire \trap_ctrl_reg[exc_buf_n_0_][5] ;
  wire \trap_ctrl_reg[exc_buf_n_0_][8] ;
  wire \trap_ctrl_reg[irq_buf_n_0_][0] ;
  wire [6:0]\trap_ctrl_reg[irq_pnd][17]_0 ;
  wire \trap_ctrl_reg[irq_pnd_n_0_][0] ;
  wire valid_cmd;
  wire [3:3]\NLW_divider_core_serial.div_reg[rs2_abs][31]_i_2_CO_UNCONNECTED ;
  wire [3:0]NLW_sdpram_reg_i_136_CO_UNCONNECTED;
  wire [3:1]NLW_sdpram_reg_i_136_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAABABAAAAAAABAAA)) 
    \FSM_onehot_fetch[state][2]_i_3 
       (.I0(\FSM_onehot_fetch_reg[state][0] ),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\exe_engine_reg[state] [0]),
        .I4(\exe_engine_reg[state] [3]),
        .I5(\FSM_sequential_exe_engine[state][0]_i_5_n_0 ),
        .O(\fetch_reg[restart] ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFEFF)) 
    \FSM_sequential_exe_engine[state][0]_i_1 
       (.I0(\FSM_sequential_exe_engine[state][0]_i_2_n_0 ),
        .I1(\FSM_sequential_exe_engine[state][0]_i_3_n_0 ),
        .I2(\FSM_sequential_exe_engine[state][0]_i_4_n_0 ),
        .I3(\FSM_sequential_exe_engine[state][0]_i_5_n_0 ),
        .I4(\exe_engine_reg[state] [0]),
        .I5(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .O(\exe_engine_nxt[state] [0]));
  LUT6 #(
    .INIT(64'h75755555F5F5F555)) 
    \FSM_sequential_exe_engine[state][0]_i_10 
       (.I0(\trap_ctrl[env_pending]_i_3_n_0 ),
        .I1(\exe_engine_reg[ir_n_0_][2] ),
        .I2(\FSM_sequential_exe_engine[state][3]_i_5_n_0 ),
        .I3(\exe_engine_reg[ir_n_0_][6] ),
        .I4(\exe_engine_reg[ir_n_0_][3] ),
        .I5(\ctrl[ir_opcode] ),
        .O(\FSM_sequential_exe_engine[state][0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hABABAEAFAAABAEAF)) 
    \FSM_sequential_exe_engine[state][0]_i_2 
       (.I0(\FSM_sequential_exe_engine[state][0]_i_6_n_0 ),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\exe_engine_reg[state] [0]),
        .I4(\exe_engine_reg[state] [3]),
        .I5(\trap_ctrl[exc_buf][4]_i_2_n_0 ),
        .O(\FSM_sequential_exe_engine[state][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000088880000888F)) 
    \FSM_sequential_exe_engine[state][0]_i_3 
       (.I0(\exe_engine_reg[ir_n_0_][4] ),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\exe_engine[ir][31]_i_3_n_0 ),
        .I3(\trap_ctrl_reg[env_pending]__0 ),
        .I4(\exe_engine_reg[state] [3]),
        .I5(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .O(\FSM_sequential_exe_engine[state][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000004500000000)) 
    \FSM_sequential_exe_engine[state][0]_i_4 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I4(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I5(\exe_engine_reg[state] [3]),
        .O(\FSM_sequential_exe_engine[state][0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBEBBBEEE)) 
    \FSM_sequential_exe_engine[state][0]_i_5 
       (.I0(\exe_engine_reg[ir_n_0_][2] ),
        .I1(Q[0]),
        .I2(alu_cmp[1]),
        .I3(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I4(alu_cmp[0]),
        .O(\FSM_sequential_exe_engine[state][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAAAE)) 
    \FSM_sequential_exe_engine[state][0]_i_6 
       (.I0(\monitor_cnt[9]_i_3_n_0 ),
        .I1(\FSM_sequential_exe_engine[state][3]_i_5_n_0 ),
        .I2(\ctrl[if_fence]_i_2_n_0 ),
        .I3(\exe_engine_reg[ir_n_0_][3] ),
        .I4(\FSM_sequential_exe_engine[state][0]_i_9_n_0 ),
        .I5(\FSM_sequential_exe_engine[state][0]_i_10_n_0 ),
        .O(\FSM_sequential_exe_engine[state][0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000008A00000000)) 
    \FSM_sequential_exe_engine[state][0]_i_9 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I4(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I5(\exe_engine_reg[state] [3]),
        .O(\FSM_sequential_exe_engine[state][0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \FSM_sequential_exe_engine[state][1]_i_1 
       (.I0(\FSM_sequential_exe_engine[state][1]_i_2_n_0 ),
        .I1(\FSM_sequential_exe_engine[state][2]_i_3_n_0 ),
        .I2(\FSM_sequential_exe_engine[state][1]_i_3_n_0 ),
        .I3(\FSM_sequential_exe_engine[state][1]_i_4_n_0 ),
        .I4(\FSM_sequential_exe_engine[state][1]_i_5_n_0 ),
        .I5(\FSM_sequential_exe_engine[state][1]_i_6_n_0 ),
        .O(\exe_engine_nxt[state] [1]));
  LUT6 #(
    .INIT(64'hFF01010101010101)) 
    \FSM_sequential_exe_engine[state][1]_i_2 
       (.I0(\exe_engine[ir][31]_i_3_n_0 ),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_2 ),
        .I2(\trap_ctrl_reg[env_pending]__0 ),
        .I3(\FSM_sequential_exe_engine[state][2]_i_2_n_0 ),
        .I4(\ctrl[alu_cp_alu]_i_4_n_0 ),
        .I5(\ctrl[ir_opcode] ),
        .O(\FSM_sequential_exe_engine[state][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \FSM_sequential_exe_engine[state][1]_i_3 
       (.I0(\exe_engine_reg[ir_n_0_][2] ),
        .I1(\exe_engine_reg[ir_n_0_][3] ),
        .I2(\exe_engine_reg[ir_n_0_][4] ),
        .I3(\ctrl[ir_opcode] ),
        .O(\FSM_sequential_exe_engine[state][1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h0110)) 
    \FSM_sequential_exe_engine[state][1]_i_4 
       (.I0(\exe_engine_reg[state] [0]),
        .I1(\exe_engine_reg[state] [3]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .O(\FSM_sequential_exe_engine[state][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h888F888888888888)) 
    \FSM_sequential_exe_engine[state][1]_i_5 
       (.I0(\ctrl[alu_cp_alu]_i_2_n_0 ),
        .I1(\FSM_sequential_exe_engine[state][2]_i_2_n_0 ),
        .I2(\trap_ctrl[exc_buf][4]_i_2_n_0 ),
        .I3(\trap_ctrl[exc_buf][3]_i_2_n_0 ),
        .I4(Q[2]),
        .I5(\trap_ctrl[exc_buf][4]_i_4_n_0 ),
        .O(\FSM_sequential_exe_engine[state][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000C000C0800480C)) 
    \FSM_sequential_exe_engine[state][1]_i_6 
       (.I0(\ctrl[ir_opcode] ),
        .I1(\FSM_sequential_exe_engine[state][2]_i_3_n_0 ),
        .I2(\exe_engine_reg[ir_n_0_][4] ),
        .I3(\exe_engine_reg[ir_n_0_][6] ),
        .I4(\exe_engine_reg[ir_n_0_][2] ),
        .I5(\exe_engine_reg[ir_n_0_][3] ),
        .O(\FSM_sequential_exe_engine[state][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F4FFFFFFFF)) 
    \FSM_sequential_exe_engine[state][2]_i_1 
       (.I0(\exe_engine_reg[ir_n_0_][4] ),
        .I1(\FSM_sequential_exe_engine[state][2]_i_2_n_0 ),
        .I2(\FSM_sequential_exe_engine[state][2]_i_3_n_0 ),
        .I3(\FSM_sequential_exe_engine[state][2]_i_4_n_0 ),
        .I4(\ctrl_nxt[lsu_req] ),
        .I5(\FSM_sequential_exe_engine_reg[state][2]_2 ),
        .O(\exe_engine_nxt[state] [2]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_sequential_exe_engine[state][2]_i_2 
       (.I0(\exe_engine_reg[ir_n_0_][6] ),
        .I1(\FSM_sequential_exe_engine[state][2]_i_3_n_0 ),
        .I2(\exe_engine_reg[ir_n_0_][3] ),
        .I3(\exe_engine_reg[ir_n_0_][2] ),
        .O(\FSM_sequential_exe_engine[state][2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \FSM_sequential_exe_engine[state][2]_i_3 
       (.I0(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I2(\exe_engine_reg[state] [0]),
        .I3(\exe_engine_reg[state] [3]),
        .O(\FSM_sequential_exe_engine[state][2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hFFFFDFFF)) 
    \FSM_sequential_exe_engine[state][2]_i_4 
       (.I0(\exe_engine_reg[ir_n_0_][3] ),
        .I1(\exe_engine_reg[ir_n_0_][4] ),
        .I2(\ctrl[ir_opcode] ),
        .I3(\exe_engine_reg[ir_n_0_][2] ),
        .I4(\exe_engine_reg[ir_n_0_][6] ),
        .O(\FSM_sequential_exe_engine[state][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \FSM_sequential_exe_engine[state][3]_i_1 
       (.I0(\FSM_sequential_exe_engine[state][3]_i_3_n_0 ),
        .I1(\FSM_sequential_exe_engine[state][3]_i_4_n_0 ),
        .I2(\FSM_sequential_exe_engine[state][3]_i_5_n_0 ),
        .I3(\cpu_d_rsp[0][ack] ),
        .I4(\FSM_sequential_exe_engine_reg[state][0]_0 ),
        .I5(\FSM_sequential_exe_engine[state][3]_i_8_n_0 ),
        .O(\FSM_sequential_exe_engine[state][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_exe_engine[state][3]_i_10 
       (.I0(\exe_engine_reg[ir_n_0_][3] ),
        .I1(\exe_engine_reg[ir_n_0_][4] ),
        .O(\FSM_sequential_exe_engine[state][3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h00003800)) 
    \FSM_sequential_exe_engine[state][3]_i_11 
       (.I0(\FSM_sequential_exe_engine[state][0]_i_5_n_0 ),
        .I1(\exe_engine_reg[state] [3]),
        .I2(\exe_engine_reg[state] [0]),
        .I3(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I4(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .O(\ctrl[if_reset] ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h1C)) 
    \FSM_sequential_exe_engine[state][3]_i_12 
       (.I0(\exe_engine_reg[ir_n_0_][4] ),
        .I1(\exe_engine_reg[ir_n_0_][3] ),
        .I2(\exe_engine_reg[ir_n_0_][2] ),
        .O(\FSM_sequential_exe_engine[state][3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0E000A0000000000)) 
    \FSM_sequential_exe_engine[state][3]_i_13 
       (.I0(\ctrl[alu_cp_alu]_i_2_n_0 ),
        .I1(\ctrl[alu_cp_alu]_i_4_n_0 ),
        .I2(\exe_engine_reg[ir_n_0_][2] ),
        .I3(\exe_engine_reg[ir_n_0_][4] ),
        .I4(\ctrl[ir_opcode] ),
        .I5(\FSM_sequential_exe_engine[state][3]_i_9_n_0 ),
        .O(\FSM_sequential_exe_engine[state][3]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_exe_engine[state][3]_i_14 
       (.I0(\trap_ctrl[cause][6]_i_2_n_0 ),
        .I1(p_16_in),
        .I2(\trap_ctrl_reg[irq_buf_n_0_][0] ),
        .I3(p_15_in23_in),
        .O(\FSM_sequential_exe_engine[state][3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0033AA000033FA00)) 
    \FSM_sequential_exe_engine[state][3]_i_15 
       (.I0(\csr[we]_i_2_n_0 ),
        .I1(\exe_engine_reg[state] [3]),
        .I2(\FSM_sequential_exe_engine[state][3]_i_17_n_0 ),
        .I3(\exe_engine_reg[state] [0]),
        .I4(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I5(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .O(\FSM_sequential_exe_engine[state][3]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_exe_engine[state][3]_i_17 
       (.I0(\trap_ctrl_reg[env_pending]__0 ),
        .I1(p_7_in),
        .I2(p_6_in),
        .I3(\exe_engine_reg[ir][13]_rep__0_4 ),
        .O(\FSM_sequential_exe_engine[state][3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFAFAFAF8)) 
    \FSM_sequential_exe_engine[state][3]_i_2 
       (.I0(\FSM_sequential_exe_engine[state][3]_i_9_n_0 ),
        .I1(\FSM_sequential_exe_engine[state][3]_i_10_n_0 ),
        .I2(\ctrl[if_reset] ),
        .I3(\FSM_sequential_exe_engine[state][3]_i_12_n_0 ),
        .I4(\exe_engine_reg[ir_n_0_][6] ),
        .I5(\FSM_sequential_exe_engine[state][3]_i_13_n_0 ),
        .O(\exe_engine_nxt[state] [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF333F0202)) 
    \FSM_sequential_exe_engine[state][3]_i_3 
       (.I0(\FSM_sequential_exe_engine[state][3]_i_14_n_0 ),
        .I1(\exe_engine_reg[state] [3]),
        .I2(\exe_engine_reg[state] [0]),
        .I3(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I4(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I5(\FSM_sequential_exe_engine[state][3]_i_15_n_0 ),
        .O(\FSM_sequential_exe_engine[state][3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_sequential_exe_engine[state][3]_i_4 
       (.I0(\exe_engine_reg[state] [3]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .O(\FSM_sequential_exe_engine[state][3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_exe_engine[state][3]_i_5 
       (.I0(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I1(\exe_engine_reg[state] [3]),
        .O(\FSM_sequential_exe_engine[state][3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \FSM_sequential_exe_engine[state][3]_i_8 
       (.I0(p_4_in),
        .I1(\trap_ctrl_reg[exc_buf_n_0_][8] ),
        .I2(\trap_ctrl_reg[exc_buf_n_0_][5] ),
        .I3(p_0_in0_in),
        .I4(\exe_engine_reg[state] [0]),
        .I5(\exe_engine_reg[state] [3]),
        .O(\FSM_sequential_exe_engine[state][3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_sequential_exe_engine[state][3]_i_9 
       (.I0(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I1(\exe_engine_reg[state] [0]),
        .I2(\exe_engine_reg[state] [3]),
        .O(\FSM_sequential_exe_engine[state][3]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "ex_trap_exit:0010,ex_sleep:0000,ex_trap_enter:0100,ex_mem_rsp:0101,ex_mem_req:0110,ex_dispatch:0001,ex_restart:0011,ex_branch:1010,ex_system:1001,ex_branched:1000,ex_alu_wait:1011,ex_execute:0111" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_sequential_exe_engine_reg[state][0] 
       (.C(clk),
        .CE(\FSM_sequential_exe_engine[state][3]_i_1_n_0 ),
        .D(\exe_engine_nxt[state] [0]),
        .PRE(rstn_sys),
        .Q(\exe_engine_reg[state] [0]));
  (* FSM_ENCODED_STATES = "ex_trap_exit:0010,ex_sleep:0000,ex_trap_enter:0100,ex_mem_rsp:0101,ex_mem_req:0110,ex_dispatch:0001,ex_restart:0011,ex_branch:1010,ex_system:1001,ex_branched:1000,ex_alu_wait:1011,ex_execute:0111" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_sequential_exe_engine_reg[state][1] 
       (.C(clk),
        .CE(\FSM_sequential_exe_engine[state][3]_i_1_n_0 ),
        .D(\exe_engine_nxt[state] [1]),
        .PRE(rstn_sys),
        .Q(\FSM_sequential_exe_engine_reg[state][2]_0 [0]));
  (* FSM_ENCODED_STATES = "ex_trap_exit:0010,ex_sleep:0000,ex_trap_enter:0100,ex_mem_rsp:0101,ex_mem_req:0110,ex_dispatch:0001,ex_restart:0011,ex_branch:1010,ex_system:1001,ex_branched:1000,ex_alu_wait:1011,ex_execute:0111" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_exe_engine_reg[state][2] 
       (.C(clk),
        .CE(\FSM_sequential_exe_engine[state][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[state] [2]),
        .Q(\FSM_sequential_exe_engine_reg[state][2]_0 [1]));
  (* FSM_ENCODED_STATES = "ex_trap_exit:0010,ex_sleep:0000,ex_trap_enter:0100,ex_mem_rsp:0101,ex_mem_req:0110,ex_dispatch:0001,ex_restart:0011,ex_branch:1010,ex_system:1001,ex_branched:1000,ex_alu_wait:1011,ex_execute:0111" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_exe_engine_reg[state][3] 
       (.C(clk),
        .CE(\FSM_sequential_exe_engine[state][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[state] [3]),
        .Q(\exe_engine_reg[state] [3]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \csr[addr][11]_i_1 
       (.I0(\exe_engine_reg[ir_n_0_][2] ),
        .I1(\exe_engine_reg[ir_n_0_][6] ),
        .I2(\exe_engine_reg[ir_n_0_][3] ),
        .I3(\ctrl[ir_opcode] ),
        .I4(\exe_engine_reg[ir_n_0_][4] ),
        .O(\csr[addr] ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \csr[mcause][5]_i_1 
       (.I0(\exe_engine_reg[state] [0]),
        .I1(\exe_engine_reg[state] [3]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I4(\csr_reg[we_n_0_] ),
        .O(\csr[mcause] ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \csr[mepc][10]_i_1 
       (.I0(\csr[mepc][10]_i_2_n_0 ),
        .I1(\ctrl[pc_cur] [10]),
        .I2(\exe_engine_reg[pc2][31]_0 [9]),
        .I3(p_0_in122_in),
        .I4(\csr_reg[we_n_0_] ),
        .O(p_1_in__0[10]));
  LUT6 #(
    .INIT(64'hA2AE0C0C00000000)) 
    \csr[mepc][10]_i_2 
       (.I0(\csr_reg[rdata][31]_0 [10]),
        .I1(DOADO[10]),
        .I2(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I3(Q[0]),
        .I4(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[we_n_0_] ),
        .O(\csr[mepc][10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \csr[mepc][11]_i_1 
       (.I0(\csr[mepc][11]_i_2_n_0 ),
        .I1(\ctrl[pc_cur] [11]),
        .I2(\exe_engine_reg[pc2][31]_0 [10]),
        .I3(p_0_in122_in),
        .I4(\csr_reg[we_n_0_] ),
        .O(p_1_in__0[11]));
  LUT6 #(
    .INIT(64'hA2AE0C0C00000000)) 
    \csr[mepc][11]_i_2 
       (.I0(\csr_reg[rdata][31]_0 [11]),
        .I1(DOADO[11]),
        .I2(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I3(Q[0]),
        .I4(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[we_n_0_] ),
        .O(\csr[mepc][11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \csr[mepc][12]_i_1 
       (.I0(\csr[mepc][12]_i_2_n_0 ),
        .I1(\ctrl[pc_cur] [12]),
        .I2(\exe_engine_reg[pc2][31]_0 [11]),
        .I3(p_0_in122_in),
        .I4(\csr_reg[we_n_0_] ),
        .O(p_1_in__0[12]));
  LUT6 #(
    .INIT(64'hA2AE0C0C00000000)) 
    \csr[mepc][12]_i_2 
       (.I0(\csr_reg[rdata][31]_0 [12]),
        .I1(DOADO[12]),
        .I2(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I3(Q[0]),
        .I4(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[we_n_0_] ),
        .O(\csr[mepc][12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \csr[mepc][13]_i_1 
       (.I0(\csr[mepc][13]_i_2_n_0 ),
        .I1(\ctrl[pc_cur] [13]),
        .I2(\exe_engine_reg[pc2][31]_0 [12]),
        .I3(p_0_in122_in),
        .I4(\csr_reg[we_n_0_] ),
        .O(p_1_in__0[13]));
  LUT6 #(
    .INIT(64'hA2AE0C0C00000000)) 
    \csr[mepc][13]_i_2 
       (.I0(\csr_reg[rdata][31]_0 [13]),
        .I1(DOADO[13]),
        .I2(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I3(Q[0]),
        .I4(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[we_n_0_] ),
        .O(\csr[mepc][13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \csr[mepc][14]_i_1 
       (.I0(\csr[mepc][14]_i_2_n_0 ),
        .I1(\ctrl[pc_cur] [14]),
        .I2(\exe_engine_reg[pc2][31]_0 [13]),
        .I3(p_0_in122_in),
        .I4(\csr_reg[we_n_0_] ),
        .O(p_1_in__0[14]));
  LUT6 #(
    .INIT(64'hA2AE0C0C00000000)) 
    \csr[mepc][14]_i_2 
       (.I0(\csr_reg[rdata][31]_0 [14]),
        .I1(DOADO[14]),
        .I2(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I3(Q[0]),
        .I4(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[we_n_0_] ),
        .O(\csr[mepc][14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \csr[mepc][15]_i_1 
       (.I0(\csr[mepc][15]_i_2_n_0 ),
        .I1(\ctrl[pc_cur] [15]),
        .I2(\exe_engine_reg[pc2][31]_0 [14]),
        .I3(p_0_in122_in),
        .I4(\csr_reg[we_n_0_] ),
        .O(p_1_in__0[15]));
  LUT6 #(
    .INIT(64'hA2AE0C0C00000000)) 
    \csr[mepc][15]_i_2 
       (.I0(\csr_reg[rdata][31]_0 [15]),
        .I1(DOADO[15]),
        .I2(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I3(Q[0]),
        .I4(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[we_n_0_] ),
        .O(\csr[mepc][15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \csr[mepc][16]_i_1 
       (.I0(\csr[mepc][16]_i_2_n_0 ),
        .I1(\ctrl[pc_cur] [16]),
        .I2(\exe_engine_reg[pc2][31]_0 [15]),
        .I3(p_0_in122_in),
        .I4(\csr_reg[we_n_0_] ),
        .O(p_1_in__0[16]));
  LUT6 #(
    .INIT(64'hA2AE0C0C00000000)) 
    \csr[mepc][16]_i_2 
       (.I0(\csr_reg[rdata][31]_0 [16]),
        .I1(DOADO[16]),
        .I2(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I3(Q[0]),
        .I4(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[we_n_0_] ),
        .O(\csr[mepc][16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \csr[mepc][17]_i_1 
       (.I0(\csr[mepc][17]_i_2_n_0 ),
        .I1(\ctrl[pc_cur] [17]),
        .I2(\exe_engine_reg[pc2][31]_0 [16]),
        .I3(p_0_in122_in),
        .I4(\csr_reg[we_n_0_] ),
        .O(p_1_in__0[17]));
  LUT6 #(
    .INIT(64'hA2AE0C0C00000000)) 
    \csr[mepc][17]_i_2 
       (.I0(\csr_reg[rdata][31]_0 [17]),
        .I1(DOADO[17]),
        .I2(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I3(Q[0]),
        .I4(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[we_n_0_] ),
        .O(\csr[mepc][17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \csr[mepc][18]_i_1 
       (.I0(\csr[mepc][18]_i_2_n_0 ),
        .I1(\ctrl[pc_cur] [18]),
        .I2(\exe_engine_reg[pc2][31]_0 [17]),
        .I3(p_0_in122_in),
        .I4(\csr_reg[we_n_0_] ),
        .O(p_1_in__0[18]));
  LUT6 #(
    .INIT(64'hA2AE0C0C00000000)) 
    \csr[mepc][18]_i_2 
       (.I0(\csr_reg[rdata][31]_0 [18]),
        .I1(DOADO[18]),
        .I2(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I3(Q[0]),
        .I4(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[we_n_0_] ),
        .O(\csr[mepc][18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \csr[mepc][19]_i_1 
       (.I0(\csr[mepc][19]_i_2_n_0 ),
        .I1(\ctrl[pc_cur] [19]),
        .I2(\exe_engine_reg[pc2][31]_0 [18]),
        .I3(p_0_in122_in),
        .I4(\csr_reg[we_n_0_] ),
        .O(p_1_in__0[19]));
  LUT6 #(
    .INIT(64'hA2AE0C0C00000000)) 
    \csr[mepc][19]_i_2 
       (.I0(\csr_reg[rdata][31]_0 [19]),
        .I1(DOADO[19]),
        .I2(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I3(Q[0]),
        .I4(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[we_n_0_] ),
        .O(\csr[mepc][19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \csr[mepc][1]_i_1 
       (.I0(\exe_engine_reg[pc2][31]_0 [0]),
        .I1(\ctrl[pc_cur] [1]),
        .I2(p_0_in122_in),
        .I3(\csr_reg[we_n_0_] ),
        .O(p_1_in__0[1]));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \csr[mepc][20]_i_1 
       (.I0(\csr[mepc][20]_i_2_n_0 ),
        .I1(\ctrl[pc_cur] [20]),
        .I2(\exe_engine_reg[pc2][31]_0 [19]),
        .I3(p_0_in122_in),
        .I4(\csr_reg[we_n_0_] ),
        .O(p_1_in__0[20]));
  LUT6 #(
    .INIT(64'hA2AE0C0C00000000)) 
    \csr[mepc][20]_i_2 
       (.I0(\csr_reg[rdata][31]_0 [20]),
        .I1(DOADO[20]),
        .I2(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I3(Q[0]),
        .I4(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[we_n_0_] ),
        .O(\csr[mepc][20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \csr[mepc][21]_i_1 
       (.I0(\csr[mepc][21]_i_2_n_0 ),
        .I1(\ctrl[pc_cur] [21]),
        .I2(\exe_engine_reg[pc2][31]_0 [20]),
        .I3(p_0_in122_in),
        .I4(\csr_reg[we_n_0_] ),
        .O(p_1_in__0[21]));
  LUT6 #(
    .INIT(64'hA2AE0C0C00000000)) 
    \csr[mepc][21]_i_2 
       (.I0(\csr_reg[rdata][31]_0 [21]),
        .I1(DOADO[21]),
        .I2(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I3(Q[0]),
        .I4(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[we_n_0_] ),
        .O(\csr[mepc][21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \csr[mepc][22]_i_1 
       (.I0(\csr[mepc][22]_i_2_n_0 ),
        .I1(\ctrl[pc_cur] [22]),
        .I2(\exe_engine_reg[pc2][31]_0 [21]),
        .I3(p_0_in122_in),
        .I4(\csr_reg[we_n_0_] ),
        .O(p_1_in__0[22]));
  LUT6 #(
    .INIT(64'hA2AE0C0C00000000)) 
    \csr[mepc][22]_i_2 
       (.I0(\csr_reg[rdata][31]_0 [22]),
        .I1(DOADO[22]),
        .I2(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I3(Q[0]),
        .I4(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[we_n_0_] ),
        .O(\csr[mepc][22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \csr[mepc][23]_i_1 
       (.I0(\csr[mepc][23]_i_2_n_0 ),
        .I1(\ctrl[pc_cur] [23]),
        .I2(\exe_engine_reg[pc2][31]_0 [22]),
        .I3(p_0_in122_in),
        .I4(\csr_reg[we_n_0_] ),
        .O(p_1_in__0[23]));
  LUT6 #(
    .INIT(64'hA2AE0C0C00000000)) 
    \csr[mepc][23]_i_2 
       (.I0(\csr_reg[rdata][31]_0 [23]),
        .I1(DOADO[23]),
        .I2(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I3(Q[0]),
        .I4(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[we_n_0_] ),
        .O(\csr[mepc][23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \csr[mepc][24]_i_1 
       (.I0(\csr[mepc][24]_i_2_n_0 ),
        .I1(\ctrl[pc_cur] [24]),
        .I2(\exe_engine_reg[pc2][31]_0 [23]),
        .I3(p_0_in122_in),
        .I4(\csr_reg[we_n_0_] ),
        .O(p_1_in__0[24]));
  LUT6 #(
    .INIT(64'hA2AE0C0C00000000)) 
    \csr[mepc][24]_i_2 
       (.I0(\csr_reg[rdata][31]_0 [24]),
        .I1(DOADO[24]),
        .I2(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I3(Q[0]),
        .I4(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[we_n_0_] ),
        .O(\csr[mepc][24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \csr[mepc][25]_i_1 
       (.I0(\csr[mepc][25]_i_2_n_0 ),
        .I1(\ctrl[pc_cur] [25]),
        .I2(\exe_engine_reg[pc2][31]_0 [24]),
        .I3(p_0_in122_in),
        .I4(\csr_reg[we_n_0_] ),
        .O(p_1_in__0[25]));
  LUT6 #(
    .INIT(64'hA2AE0C0C00000000)) 
    \csr[mepc][25]_i_2 
       (.I0(\csr_reg[rdata][31]_0 [25]),
        .I1(DOADO[25]),
        .I2(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I3(Q[0]),
        .I4(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[we_n_0_] ),
        .O(\csr[mepc][25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \csr[mepc][26]_i_1 
       (.I0(\csr[mepc][26]_i_2_n_0 ),
        .I1(\ctrl[pc_cur] [26]),
        .I2(\exe_engine_reg[pc2][31]_0 [25]),
        .I3(p_0_in122_in),
        .I4(\csr_reg[we_n_0_] ),
        .O(p_1_in__0[26]));
  LUT6 #(
    .INIT(64'hA2AE0C0C00000000)) 
    \csr[mepc][26]_i_2 
       (.I0(\csr_reg[rdata][31]_0 [26]),
        .I1(DOADO[26]),
        .I2(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I3(Q[0]),
        .I4(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[we_n_0_] ),
        .O(\csr[mepc][26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \csr[mepc][27]_i_1 
       (.I0(\csr[mepc][27]_i_2_n_0 ),
        .I1(\ctrl[pc_cur] [27]),
        .I2(\exe_engine_reg[pc2][31]_0 [26]),
        .I3(p_0_in122_in),
        .I4(\csr_reg[we_n_0_] ),
        .O(p_1_in__0[27]));
  LUT6 #(
    .INIT(64'hA2AE0C0C00000000)) 
    \csr[mepc][27]_i_2 
       (.I0(\csr_reg[rdata][31]_0 [27]),
        .I1(DOADO[27]),
        .I2(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I3(Q[0]),
        .I4(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[we_n_0_] ),
        .O(\csr[mepc][27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \csr[mepc][28]_i_1 
       (.I0(\csr[mepc][28]_i_2_n_0 ),
        .I1(\ctrl[pc_cur] [28]),
        .I2(\exe_engine_reg[pc2][31]_0 [27]),
        .I3(p_0_in122_in),
        .I4(\csr_reg[we_n_0_] ),
        .O(p_1_in__0[28]));
  LUT6 #(
    .INIT(64'hA2AE0C0C00000000)) 
    \csr[mepc][28]_i_2 
       (.I0(\csr_reg[rdata][31]_0 [28]),
        .I1(DOADO[28]),
        .I2(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I3(Q[0]),
        .I4(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[we_n_0_] ),
        .O(\csr[mepc][28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \csr[mepc][29]_i_1 
       (.I0(\csr[mepc][29]_i_2_n_0 ),
        .I1(\ctrl[pc_cur] [29]),
        .I2(\exe_engine_reg[pc2][31]_0 [28]),
        .I3(p_0_in122_in),
        .I4(\csr_reg[we_n_0_] ),
        .O(p_1_in__0[29]));
  LUT6 #(
    .INIT(64'hA2AE0C0C00000000)) 
    \csr[mepc][29]_i_2 
       (.I0(\csr_reg[rdata][31]_0 [29]),
        .I1(DOADO[29]),
        .I2(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I3(Q[0]),
        .I4(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[we_n_0_] ),
        .O(\csr[mepc][29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEAAA)) 
    \csr[mepc][2]_i_1 
       (.I0(\csr[mepc][2]_i_2_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\csr[mepc][4]_i_3_n_0 ),
        .I3(\ctrl[rf_rs1] [2]),
        .I4(\csr[mepc][2]_i_3_n_0 ),
        .O(p_1_in__0[2]));
  LUT6 #(
    .INIT(64'h88888888FF00F0F0)) 
    \csr[mepc][2]_i_2 
       (.I0(\csr[mstatus_mie]_i_5_n_0 ),
        .I1(DOADO[2]),
        .I2(\ctrl[pc_cur] [2]),
        .I3(\exe_engine_reg[pc2][31]_0 [1]),
        .I4(p_0_in122_in),
        .I5(\csr_reg[we_n_0_] ),
        .O(\csr[mepc][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h04000000C4000000)) 
    \csr[mepc][2]_i_3 
       (.I0(DOADO[2]),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I3(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [2]),
        .I5(\ctrl[rf_rs1] [2]),
        .O(\csr[mepc][2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \csr[mepc][30]_i_1 
       (.I0(\csr[mepc][30]_i_2_n_0 ),
        .I1(\ctrl[pc_cur] [30]),
        .I2(\exe_engine_reg[pc2][31]_0 [29]),
        .I3(p_0_in122_in),
        .I4(\csr_reg[we_n_0_] ),
        .O(p_1_in__0[30]));
  LUT6 #(
    .INIT(64'hA2AE0C0C00000000)) 
    \csr[mepc][30]_i_2 
       (.I0(\csr_reg[rdata][31]_0 [30]),
        .I1(DOADO[30]),
        .I2(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I3(Q[0]),
        .I4(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[we_n_0_] ),
        .O(\csr[mepc][30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    \csr[mepc][31]_i_1 
       (.I0(\csr[mie_mti]_i_3_n_0 ),
        .I1(\csr_reg[addr_n_0_][2] ),
        .I2(\csr_reg[addr_n_0_][6] ),
        .I3(\csr_reg[addr_n_0_][0] ),
        .I4(\csr[mcause] ),
        .O(\csr_reg[mepc]0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \csr[mepc][31]_i_2 
       (.I0(\csr[mepc][31]_i_3_n_0 ),
        .I1(\ctrl[pc_cur] [31]),
        .I2(\exe_engine_reg[pc2][31]_0 [30]),
        .I3(p_0_in122_in),
        .I4(\csr_reg[we_n_0_] ),
        .O(p_1_in__0[31]));
  LUT6 #(
    .INIT(64'hA2AE0C0C00000000)) 
    \csr[mepc][31]_i_3 
       (.I0(\csr_reg[rdata][31]_0 [31]),
        .I1(DOADO[31]),
        .I2(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I3(Q[0]),
        .I4(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[we_n_0_] ),
        .O(\csr[mepc][31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \csr[mepc][3]_i_1 
       (.I0(\csr[mstatus_mie]_i_2_n_0 ),
        .I1(\ctrl[pc_cur] [3]),
        .I2(\exe_engine_reg[pc2][31]_0 [2]),
        .I3(p_0_in122_in),
        .I4(\csr_reg[we_n_0_] ),
        .O(p_1_in__0[3]));
  LUT5 #(
    .INIT(32'hFFFFEAAA)) 
    \csr[mepc][4]_i_1 
       (.I0(\csr[mepc][4]_i_2_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\csr[mepc][4]_i_3_n_0 ),
        .I3(\ctrl[rf_rs1] [4]),
        .I4(\csr[mepc][4]_i_4_n_0 ),
        .O(p_1_in__0[4]));
  LUT6 #(
    .INIT(64'h88888888FF00F0F0)) 
    \csr[mepc][4]_i_2 
       (.I0(\csr[mstatus_mie]_i_5_n_0 ),
        .I1(DOADO[4]),
        .I2(\ctrl[pc_cur] [4]),
        .I3(\exe_engine_reg[pc2][31]_0 [3]),
        .I4(p_0_in122_in),
        .I5(\csr_reg[we_n_0_] ),
        .O(\csr[mepc][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \csr[mepc][4]_i_3 
       (.I0(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I1(Q[0]),
        .I2(\exe_engine_reg[ir][14]_rep__2_1 ),
        .O(\csr[mepc][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h04000000C4000000)) 
    \csr[mepc][4]_i_4 
       (.I0(DOADO[4]),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I3(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [4]),
        .I5(\ctrl[rf_rs1] [4]),
        .O(\csr[mepc][4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \csr[mepc][5]_i_1 
       (.I0(\csr[mepc][5]_i_2_n_0 ),
        .I1(\ctrl[pc_cur] [5]),
        .I2(\exe_engine_reg[pc2][31]_0 [4]),
        .I3(p_0_in122_in),
        .I4(\csr_reg[we_n_0_] ),
        .O(p_1_in__0[5]));
  LUT6 #(
    .INIT(64'hA2AE0C0C00000000)) 
    \csr[mepc][5]_i_2 
       (.I0(\csr_reg[rdata][31]_0 [5]),
        .I1(DOADO[5]),
        .I2(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I3(Q[0]),
        .I4(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[we_n_0_] ),
        .O(\csr[mepc][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \csr[mepc][6]_i_1 
       (.I0(\csr[mepc][6]_i_2_n_0 ),
        .I1(\ctrl[pc_cur] [6]),
        .I2(\exe_engine_reg[pc2][31]_0 [5]),
        .I3(p_0_in122_in),
        .I4(\csr_reg[we_n_0_] ),
        .O(p_1_in__0[6]));
  LUT6 #(
    .INIT(64'hA2AE0C0C00000000)) 
    \csr[mepc][6]_i_2 
       (.I0(\csr_reg[rdata][31]_0 [6]),
        .I1(DOADO[6]),
        .I2(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I3(Q[0]),
        .I4(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[we_n_0_] ),
        .O(\csr[mepc][6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \csr[mepc][7]_i_1 
       (.I0(\csr[mstatus_mpie]_i_2_n_0 ),
        .I1(\ctrl[pc_cur] [7]),
        .I2(\exe_engine_reg[pc2][31]_0 [6]),
        .I3(p_0_in122_in),
        .I4(\csr_reg[we_n_0_] ),
        .O(p_1_in__0[7]));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \csr[mepc][8]_i_1 
       (.I0(\csr[mepc][8]_i_2_n_0 ),
        .I1(\ctrl[pc_cur] [8]),
        .I2(\exe_engine_reg[pc2][31]_0 [7]),
        .I3(p_0_in122_in),
        .I4(\csr_reg[we_n_0_] ),
        .O(p_1_in__0[8]));
  LUT6 #(
    .INIT(64'hA2AE0C0C00000000)) 
    \csr[mepc][8]_i_2 
       (.I0(\csr_reg[rdata][31]_0 [8]),
        .I1(DOADO[8]),
        .I2(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I3(Q[0]),
        .I4(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[we_n_0_] ),
        .O(\csr[mepc][8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \csr[mepc][9]_i_1 
       (.I0(\csr[mepc][9]_i_2_n_0 ),
        .I1(\ctrl[pc_cur] [9]),
        .I2(\exe_engine_reg[pc2][31]_0 [8]),
        .I3(p_0_in122_in),
        .I4(\csr_reg[we_n_0_] ),
        .O(p_1_in__0[9]));
  LUT6 #(
    .INIT(64'hA2AE0C0C00000000)) 
    \csr[mepc][9]_i_2 
       (.I0(\csr_reg[rdata][31]_0 [9]),
        .I1(DOADO[9]),
        .I2(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I3(Q[0]),
        .I4(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[we_n_0_] ),
        .O(\csr[mepc][9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB155F000)) 
    \csr[mie_firq][0]_i_1 
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(Q[0]),
        .I2(\csr_reg[rdata][31]_0 [16]),
        .I3(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I4(DOADO[16]),
        .O(\csr[mie_firq][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB155F000)) 
    \csr[mie_firq][10]_i_1 
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(Q[0]),
        .I2(\csr_reg[rdata][31]_0 [26]),
        .I3(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I4(DOADO[26]),
        .O(\csr[mie_firq][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB155F000)) 
    \csr[mie_firq][11]_i_1 
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(Q[0]),
        .I2(\csr_reg[rdata][31]_0 [27]),
        .I3(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I4(DOADO[27]),
        .O(\csr[mie_firq][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB155F000)) 
    \csr[mie_firq][12]_i_1 
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(Q[0]),
        .I2(\csr_reg[rdata][31]_0 [28]),
        .I3(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I4(DOADO[28]),
        .O(\csr[mie_firq][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB155F000)) 
    \csr[mie_firq][13]_i_1 
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(Q[0]),
        .I2(\csr_reg[rdata][31]_0 [29]),
        .I3(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I4(DOADO[29]),
        .O(\csr[mie_firq][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB155F000)) 
    \csr[mie_firq][14]_i_1 
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(Q[0]),
        .I2(\csr_reg[rdata][31]_0 [30]),
        .I3(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I4(DOADO[30]),
        .O(\csr[mie_firq][14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB155F000)) 
    \csr[mie_firq][15]_i_1 
       (.I0(\exe_engine_reg[ir][14]_rep_0 ),
        .I1(Q[0]),
        .I2(\csr_reg[rdata][31]_0 [31]),
        .I3(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I4(DOADO[31]),
        .O(\csr[mie_firq][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB155F000)) 
    \csr[mie_firq][1]_i_1 
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(Q[0]),
        .I2(\csr_reg[rdata][31]_0 [17]),
        .I3(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I4(DOADO[17]),
        .O(\csr[mie_firq][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB155F000)) 
    \csr[mie_firq][2]_i_1 
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(Q[0]),
        .I2(\csr_reg[rdata][31]_0 [18]),
        .I3(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I4(DOADO[18]),
        .O(\csr[mie_firq][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB155F000)) 
    \csr[mie_firq][3]_i_1 
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(Q[0]),
        .I2(\csr_reg[rdata][31]_0 [19]),
        .I3(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I4(DOADO[19]),
        .O(\csr[mie_firq][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB155F000)) 
    \csr[mie_firq][4]_i_1 
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(Q[0]),
        .I2(\csr_reg[rdata][31]_0 [20]),
        .I3(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I4(DOADO[20]),
        .O(\csr[mie_firq][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB155F000)) 
    \csr[mie_firq][5]_i_1 
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(Q[0]),
        .I2(\csr_reg[rdata][31]_0 [21]),
        .I3(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I4(DOADO[21]),
        .O(\csr[mie_firq][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB155F000)) 
    \csr[mie_firq][6]_i_1 
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(Q[0]),
        .I2(\csr_reg[rdata][31]_0 [22]),
        .I3(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I4(DOADO[22]),
        .O(\csr[mie_firq][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB155F000)) 
    \csr[mie_firq][7]_i_1 
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(Q[0]),
        .I2(\csr_reg[rdata][31]_0 [23]),
        .I3(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I4(DOADO[23]),
        .O(\csr[mie_firq][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB155F000)) 
    \csr[mie_firq][8]_i_1 
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(Q[0]),
        .I2(\csr_reg[rdata][31]_0 [24]),
        .I3(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I4(DOADO[24]),
        .O(\csr[mie_firq][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB155F000)) 
    \csr[mie_firq][9]_i_1 
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(Q[0]),
        .I2(\csr_reg[rdata][31]_0 [25]),
        .I3(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I4(DOADO[25]),
        .O(\csr[mie_firq][9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB155F000)) 
    \csr[mie_mei]_i_1 
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(Q[0]),
        .I2(\csr_reg[rdata][31]_0 [11]),
        .I3(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I4(DOADO[11]),
        .O(\csr[mie_mei]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \csr[mie_mti]_i_1 
       (.I0(\csr_reg[addr_n_0_][0] ),
        .I1(\csr_reg[addr_n_0_][2] ),
        .I2(\csr_reg[addr_n_0_][6] ),
        .I3(\csr[mie_mti]_i_3_n_0 ),
        .O(\csr[mie_firq] ));
  LUT5 #(
    .INIT(32'hB155F000)) 
    \csr[mie_mti]_i_2 
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(Q[0]),
        .I2(\csr_reg[rdata][31]_0 [7]),
        .I3(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I4(DOADO[7]),
        .O(\csr[mie_mti]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \csr[mie_mti]_i_3 
       (.I0(\csr_reg[addr_n_0_][1] ),
        .I1(\csr_reg[addr_n_0_][3] ),
        .I2(\csr[mie_mti]_i_4_n_0 ),
        .I3(\csr_reg[we_n_0_] ),
        .I4(\csr[mie_mti]_i_5_n_0 ),
        .O(\csr[mie_mti]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \csr[mie_mti]_i_4 
       (.I0(\csr_reg[addr_n_0_][10] ),
        .I1(\csr_reg[addr_n_0_][4] ),
        .I2(\csr_reg[addr_n_0_][11] ),
        .O(\csr[mie_mti]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \csr[mie_mti]_i_5 
       (.I0(\csr_reg[addr_n_0_][9] ),
        .I1(\csr_reg[addr_n_0_][8] ),
        .I2(\csr_reg[addr_n_0_][5] ),
        .I3(\csr_reg[addr_n_0_][7] ),
        .O(\csr[mie_mti]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h3FB57AF03F152A00)) 
    \csr[mscratch][1]_i_1 
       (.I0(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I1(Q[0]),
        .I2(\exe_engine_reg[ir][13]_rep_0 ),
        .I3(\ctrl[rf_rs1] [1]),
        .I4(DOADO[1]),
        .I5(\csr_reg[rdata][31]_0 [1]),
        .O(\csr[mscratch][1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \csr[mscratch][31]_i_1 
       (.I0(\csr[mie_mti]_i_3_n_0 ),
        .I1(\csr_reg[addr_n_0_][0] ),
        .I2(\csr_reg[addr_n_0_][6] ),
        .I3(\csr_reg[addr_n_0_][2] ),
        .O(\csr[mscratch][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF08FFFFFF080000)) 
    \csr[mstatus_mie]_i_1 
       (.I0(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .I1(\csr_reg[mstatus_mpie]__0 ),
        .I2(\csr_reg[we_n_0_] ),
        .I3(\csr[mstatus_mie]_i_2_n_0 ),
        .I4(\csr_reg[mstatus_mpie]0 ),
        .I5(\csr_reg[mstatus_mie]__0 ),
        .O(\csr[mstatus_mie]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEAAAEAAAEAAA)) 
    \csr[mstatus_mie]_i_2 
       (.I0(\csr[mstatus_mie]_i_4_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\csr[mepc][4]_i_3_n_0 ),
        .I3(\ctrl[rf_rs1] [3]),
        .I4(\csr[mstatus_mie]_i_5_n_0 ),
        .I5(DOADO[3]),
        .O(\csr[mstatus_mie]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08FF080808FF08FF)) 
    \csr[mstatus_mie]_i_3 
       (.I0(\csr[mie_mti]_i_3_n_0 ),
        .I1(\csr[mstatus_mie]_i_6_n_0 ),
        .I2(\csr_reg[addr_n_0_][0] ),
        .I3(\csr_reg[we_n_0_] ),
        .I4(\csr[mstatus_mpie]_i_4_n_0 ),
        .I5(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .O(\csr_reg[mstatus_mpie]0 ));
  LUT6 #(
    .INIT(64'h008020A000000000)) 
    \csr[mstatus_mie]_i_4 
       (.I0(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I1(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I2(\csr_reg[we_n_0_] ),
        .I3(\ctrl[rf_rs1] [3]),
        .I4(DOADO[3]),
        .I5(\csr_reg[rdata][31]_0 [3]),
        .O(\csr[mstatus_mie]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \csr[mstatus_mie]_i_5 
       (.I0(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I1(Q[0]),
        .I2(\exe_engine_reg[ir][14]_rep__2_1 ),
        .O(\csr[mstatus_mie]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \csr[mstatus_mie]_i_6 
       (.I0(\csr_reg[addr_n_0_][2] ),
        .I1(\csr_reg[addr_n_0_][6] ),
        .O(\csr[mstatus_mie]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEE0000)) 
    \csr[mstatus_mpie]_i_1 
       (.I0(\csr[mstatus_mpie]_i_2_n_0 ),
        .I1(\csr[mstatus_mpie]_i_3_n_0 ),
        .I2(\csr_reg[we_n_0_] ),
        .I3(\csr[mstatus_mpie]_i_4_n_0 ),
        .I4(\csr_reg[mstatus_mpie]0 ),
        .I5(\csr_reg[mstatus_mpie]__0 ),
        .O(\csr[mstatus_mpie]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2AE0C0C00000000)) 
    \csr[mstatus_mpie]_i_2 
       (.I0(\csr_reg[rdata][31]_0 [7]),
        .I1(DOADO[7]),
        .I2(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I3(Q[0]),
        .I4(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[we_n_0_] ),
        .O(\csr[mstatus_mpie]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \csr[mstatus_mpie]_i_3 
       (.I0(\csr_reg[we_n_0_] ),
        .I1(\csr_reg[mstatus_mie]__0 ),
        .I2(\exe_engine_reg[state] [0]),
        .I3(\exe_engine_reg[state] [3]),
        .I4(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I5(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .O(\csr[mstatus_mpie]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \csr[mstatus_mpie]_i_4 
       (.I0(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I2(\exe_engine_reg[state] [3]),
        .I3(\exe_engine_reg[state] [0]),
        .O(\csr[mstatus_mpie]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \csr[mtval][0]_i_1 
       (.I0(p_0_in122_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\csr_reg[mtval][31]_0 [0]),
        .O(\csr[mtval][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \csr[mtval][10]_i_1 
       (.I0(p_0_in122_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\csr_reg[mtval][31]_0 [10]),
        .O(\csr[mtval][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \csr[mtval][11]_i_1 
       (.I0(p_0_in122_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\csr_reg[mtval][31]_0 [11]),
        .O(\csr[mtval][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \csr[mtval][12]_i_1 
       (.I0(p_0_in122_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\csr_reg[mtval][31]_0 [12]),
        .O(\csr[mtval][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \csr[mtval][13]_i_1 
       (.I0(p_0_in122_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\csr_reg[mtval][31]_0 [13]),
        .O(\csr[mtval][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \csr[mtval][14]_i_1 
       (.I0(p_0_in122_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\csr_reg[mtval][31]_0 [14]),
        .O(\csr[mtval][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \csr[mtval][15]_i_1 
       (.I0(p_0_in122_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\csr_reg[mtval][31]_0 [15]),
        .O(\csr[mtval][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \csr[mtval][16]_i_1 
       (.I0(p_0_in122_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\csr_reg[mtval][31]_0 [16]),
        .O(\csr[mtval][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \csr[mtval][17]_i_1 
       (.I0(p_0_in122_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\csr_reg[mtval][31]_0 [17]),
        .O(\csr[mtval][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \csr[mtval][18]_i_1 
       (.I0(p_0_in122_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\csr_reg[mtval][31]_0 [18]),
        .O(\csr[mtval][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \csr[mtval][19]_i_1 
       (.I0(p_0_in122_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\csr_reg[mtval][31]_0 [19]),
        .O(\csr[mtval][19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \csr[mtval][1]_i_1 
       (.I0(p_0_in122_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\csr_reg[mtval][31]_0 [1]),
        .O(\csr[mtval][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \csr[mtval][20]_i_1 
       (.I0(p_0_in122_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\csr_reg[mtval][31]_0 [20]),
        .O(\csr[mtval][20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \csr[mtval][21]_i_1 
       (.I0(p_0_in122_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\csr_reg[mtval][31]_0 [21]),
        .O(\csr[mtval][21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \csr[mtval][22]_i_1 
       (.I0(p_0_in122_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\csr_reg[mtval][31]_0 [22]),
        .O(\csr[mtval][22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \csr[mtval][23]_i_1 
       (.I0(p_0_in122_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\csr_reg[mtval][31]_0 [23]),
        .O(\csr[mtval][23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \csr[mtval][24]_i_1 
       (.I0(p_0_in122_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\csr_reg[mtval][31]_0 [24]),
        .O(\csr[mtval][24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \csr[mtval][25]_i_1 
       (.I0(p_0_in122_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\csr_reg[mtval][31]_0 [25]),
        .O(\csr[mtval][25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \csr[mtval][26]_i_1 
       (.I0(p_0_in122_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\csr_reg[mtval][31]_0 [26]),
        .O(\csr[mtval][26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \csr[mtval][27]_i_1 
       (.I0(p_0_in122_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\csr_reg[mtval][31]_0 [27]),
        .O(\csr[mtval][27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \csr[mtval][28]_i_1 
       (.I0(p_0_in122_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\csr_reg[mtval][31]_0 [28]),
        .O(\csr[mtval][28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \csr[mtval][29]_i_1 
       (.I0(p_0_in122_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\csr_reg[mtval][31]_0 [29]),
        .O(\csr[mtval][29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \csr[mtval][2]_i_1 
       (.I0(p_0_in122_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\csr_reg[mtval][31]_0 [2]),
        .O(\csr[mtval][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \csr[mtval][30]_i_1 
       (.I0(p_0_in122_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\csr_reg[mtval][31]_0 [30]),
        .O(\csr[mtval][30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \csr[mtval][31]_i_1 
       (.I0(p_0_in122_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\csr_reg[mtval][31]_0 [31]),
        .O(\csr[mtval][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \csr[mtval][3]_i_1 
       (.I0(p_0_in122_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\csr_reg[mtval][31]_0 [3]),
        .O(\csr[mtval][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \csr[mtval][4]_i_1 
       (.I0(p_0_in122_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\csr_reg[mtval][31]_0 [4]),
        .O(\csr[mtval][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \csr[mtval][5]_i_1 
       (.I0(p_0_in122_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\csr_reg[mtval][31]_0 [5]),
        .O(\csr[mtval][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \csr[mtval][6]_i_1 
       (.I0(p_0_in122_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\csr_reg[mtval][31]_0 [6]),
        .O(\csr[mtval][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \csr[mtval][7]_i_1 
       (.I0(p_0_in122_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\csr_reg[mtval][31]_0 [7]),
        .O(\csr[mtval][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \csr[mtval][8]_i_1 
       (.I0(p_0_in122_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\csr_reg[mtval][31]_0 [8]),
        .O(\csr[mtval][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \csr[mtval][9]_i_1 
       (.I0(p_0_in122_in),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(\csr_reg[mtval][31]_0 [9]),
        .O(\csr[mtval][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3FB57AF03F152A00)) 
    \csr[mtvec][0]_i_1 
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(Q[0]),
        .I2(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I3(\ctrl[rf_rs1] [0]),
        .I4(DOADO[0]),
        .I5(\csr_reg[rdata][31]_0 [0]),
        .O(\csr[mtvec][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB155F000)) 
    \csr[mtvec][10]_i_1 
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(Q[0]),
        .I2(\csr_reg[rdata][31]_0 [10]),
        .I3(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I4(DOADO[10]),
        .O(\csr[mtvec][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB155F000)) 
    \csr[mtvec][12]_i_1 
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(Q[0]),
        .I2(\csr_reg[rdata][31]_0 [12]),
        .I3(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I4(DOADO[12]),
        .O(\csr[mtvec][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB155F000)) 
    \csr[mtvec][13]_i_1 
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(Q[0]),
        .I2(\csr_reg[rdata][31]_0 [13]),
        .I3(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I4(DOADO[13]),
        .O(\csr[mtvec][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB155F000)) 
    \csr[mtvec][14]_i_1 
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(Q[0]),
        .I2(\csr_reg[rdata][31]_0 [14]),
        .I3(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I4(DOADO[14]),
        .O(\csr[mtvec][14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB155F000)) 
    \csr[mtvec][15]_i_1 
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(Q[0]),
        .I2(\csr_reg[rdata][31]_0 [15]),
        .I3(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I4(DOADO[15]),
        .O(\csr[mtvec][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3FB57AF03F152A00)) 
    \csr[mtvec][2]_i_1 
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(Q[0]),
        .I2(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I3(\ctrl[rf_rs1] [2]),
        .I4(DOADO[2]),
        .I5(\csr_reg[rdata][31]_0 [2]),
        .O(\csr[mtvec][2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \csr[mtvec][31]_i_1 
       (.I0(\csr_reg[addr_n_0_][0] ),
        .I1(\csr_reg[addr_n_0_][2] ),
        .I2(\csr_reg[addr_n_0_][6] ),
        .I3(\csr[mie_mti]_i_3_n_0 ),
        .O(\csr[mtvec][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3FB57AF03F152A00)) 
    \csr[mtvec][3]_i_1 
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(Q[0]),
        .I2(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I3(\ctrl[rf_rs1] [3]),
        .I4(DOADO[3]),
        .I5(\csr_reg[rdata][31]_0 [3]),
        .O(\csr[mtvec][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3FB57AF03F152A00)) 
    \csr[mtvec][4]_i_1 
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(Q[0]),
        .I2(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I3(\ctrl[rf_rs1] [4]),
        .I4(DOADO[4]),
        .I5(\csr_reg[rdata][31]_0 [4]),
        .O(\csr[mtvec][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hB155F000)) 
    \csr[mtvec][5]_i_1 
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(Q[0]),
        .I2(\csr_reg[rdata][31]_0 [5]),
        .I3(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I4(DOADO[5]),
        .O(\csr[mtvec][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hB155F000)) 
    \csr[mtvec][6]_i_1 
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(Q[0]),
        .I2(\csr_reg[rdata][31]_0 [6]),
        .I3(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I4(DOADO[6]),
        .O(\csr[mtvec][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB155F000)) 
    \csr[mtvec][8]_i_1 
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(Q[0]),
        .I2(\csr_reg[rdata][31]_0 [8]),
        .I3(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I4(DOADO[8]),
        .O(\csr[mtvec][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB155F000)) 
    \csr[mtvec][9]_i_1 
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(Q[0]),
        .I2(\csr_reg[rdata][31]_0 [9]),
        .I3(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I4(DOADO[9]),
        .O(\csr[mtvec][9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \csr[rdata][0]_i_1 
       (.I0(\csr[rdata][0]_i_2_n_0 ),
        .I1(\csr[rdata][0]_i_3_n_0 ),
        .I2(\csr[rdata][1]_i_4_n_0 ),
        .O(\csr[rdata][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][0]_i_2 
       (.I0(\csr[rdata][31]_i_5_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][0] ),
        .I2(\csr[rdata][31]_i_6_n_0 ),
        .I3(\csr_reg[mscratch] [0]),
        .I4(data5[0]),
        .I5(\csr[rdata][31]_i_8_n_0 ),
        .O(\csr[rdata][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][0]_i_3 
       (.I0(\csr[rdata][15]_i_3_n_0 ),
        .I1(\csr_reg[mtval] [0]),
        .I2(\csr[rdata][31]_i_4_n_0 ),
        .I3(\csr_reg[mtinst] [0]),
        .I4(\csr_reg[addr_n_0_][1] ),
        .I5(\csr[rdata][24]_i_5_n_0 ),
        .O(\csr[rdata][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \csr[rdata][10]_i_1 
       (.I0(\csr[rdata][10]_i_2_n_0 ),
        .I1(\csr[rdata][15]_i_3_n_0 ),
        .I2(\csr_reg[mtval] [10]),
        .I3(\csr[rdata][24]_i_4_n_0 ),
        .I4(\csr[rdata][31]_i_4_n_0 ),
        .I5(\csr_reg[mtinst] [10]),
        .O(\csr[rdata][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][10]_i_2 
       (.I0(\csr[rdata][31]_i_5_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][10] ),
        .I2(\csr[rdata][31]_i_6_n_0 ),
        .I3(\csr_reg[mscratch] [10]),
        .I4(\csr_reg[mepc] [10]),
        .I5(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \csr[rdata][11]_i_1 
       (.I0(\csr_reg[mie_mei]__0 ),
        .I1(\csr[rdata][11]_i_2_n_0 ),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(\csr[rdata][11]_i_4_n_0 ),
        .I4(\csr[rdata][11]_i_5_n_0 ),
        .I5(\csr[rdata][11]_i_6_n_0 ),
        .O(\csr[rdata][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \csr[rdata][11]_i_2 
       (.I0(\csr_reg[addr_n_0_][0] ),
        .I1(\csr[rdata][30]_i_7_n_0 ),
        .I2(\csr_reg[addr_n_0_][6] ),
        .I3(\csr_reg[addr_n_0_][2] ),
        .O(\csr[rdata][11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \csr[rdata][11]_i_3 
       (.I0(\csr[rdata][30]_i_7_n_0 ),
        .I1(\csr_reg[addr_n_0_][0] ),
        .O(\csr[rdata][11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \csr[rdata][11]_i_4 
       (.I0(\csr_reg[addr_n_0_][6] ),
        .I1(\csr_reg[addr_n_0_][2] ),
        .I2(\csr_reg[mstatus_mpp_n_0_] ),
        .O(\csr[rdata][11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][11]_i_5 
       (.I0(\csr[rdata][15]_i_3_n_0 ),
        .I1(\csr_reg[mtval] [11]),
        .I2(\csr[rdata][31]_i_4_n_0 ),
        .I3(\csr_reg[mtinst] [11]),
        .I4(p_5_in),
        .I5(\csr[rdata][30]_i_6_n_0 ),
        .O(\csr[rdata][11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][11]_i_6 
       (.I0(\csr[rdata][31]_i_5_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][11] ),
        .I2(\csr[rdata][31]_i_6_n_0 ),
        .I3(\csr_reg[mscratch] [11]),
        .I4(\csr_reg[mepc] [11]),
        .I5(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][11]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hEEEEFEEE)) 
    \csr[rdata][12]_i_1 
       (.I0(\csr[rdata][12]_i_2_n_0 ),
        .I1(\csr[rdata][12]_i_3_n_0 ),
        .I2(\csr_reg[mepc] [12]),
        .I3(\csr[rdata][30]_i_4_n_0 ),
        .I4(\csr_reg[addr_n_0_][2] ),
        .O(\csr[rdata][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F5440000)) 
    \csr[rdata][12]_i_2 
       (.I0(\csr_reg[addr_n_0_][2] ),
        .I1(\csr_reg[mstatus_mpp_n_0_] ),
        .I2(\csr_reg[mtvec_n_0_][12] ),
        .I3(\csr_reg[addr_n_0_][0] ),
        .I4(\csr[rdata][30]_i_7_n_0 ),
        .I5(\csr_reg[addr_n_0_][6] ),
        .O(\csr[rdata][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][12]_i_3 
       (.I0(\csr[rdata][31]_i_6_n_0 ),
        .I1(\csr_reg[mscratch] [12]),
        .I2(\csr[rdata][15]_i_3_n_0 ),
        .I3(\csr_reg[mtval] [12]),
        .I4(\csr_reg[mtinst] [12]),
        .I5(\csr[rdata][31]_i_4_n_0 ),
        .O(\csr[rdata][12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \csr[rdata][13]_i_1 
       (.I0(\csr[rdata][13]_i_2_n_0 ),
        .I1(\csr[rdata][15]_i_3_n_0 ),
        .I2(\csr_reg[mtval] [13]),
        .I3(\csr_reg[mtinst] [13]),
        .I4(\csr[rdata][31]_i_4_n_0 ),
        .O(\csr[rdata][13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][13]_i_2 
       (.I0(\csr[rdata][31]_i_5_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][13] ),
        .I2(\csr[rdata][31]_i_6_n_0 ),
        .I3(\csr_reg[mscratch] [13]),
        .I4(\csr_reg[mepc] [13]),
        .I5(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \csr[rdata][14]_i_1 
       (.I0(\csr[rdata][14]_i_2_n_0 ),
        .I1(\csr[rdata][15]_i_3_n_0 ),
        .I2(\csr_reg[mtval] [14]),
        .I3(\csr_reg[mtinst] [14]),
        .I4(\csr[rdata][31]_i_4_n_0 ),
        .O(\csr[rdata][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][14]_i_2 
       (.I0(\csr[rdata][31]_i_5_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][14] ),
        .I2(\csr[rdata][31]_i_6_n_0 ),
        .I3(\csr_reg[mscratch] [14]),
        .I4(\csr_reg[mepc] [14]),
        .I5(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \csr[rdata][15]_i_1 
       (.I0(\csr[rdata][15]_i_2_n_0 ),
        .I1(\csr[rdata][15]_i_3_n_0 ),
        .I2(\csr_reg[mtval] [15]),
        .I3(\csr_reg[mtinst] [15]),
        .I4(\csr[rdata][31]_i_4_n_0 ),
        .O(\csr[rdata][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][15]_i_2 
       (.I0(\csr[rdata][31]_i_5_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][15] ),
        .I2(\csr[rdata][31]_i_6_n_0 ),
        .I3(\csr_reg[mscratch] [15]),
        .I4(\csr_reg[mepc] [15]),
        .I5(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \csr[rdata][15]_i_3 
       (.I0(\csr_reg[addr_n_0_][6] ),
        .I1(\csr_reg[addr_n_0_][2] ),
        .I2(\csr_reg[addr_n_0_][0] ),
        .I3(\csr_reg[addr_n_0_][1] ),
        .I4(\csr[rdata][15]_i_4_n_0 ),
        .O(\csr[rdata][15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \csr[rdata][15]_i_4 
       (.I0(\csr[rdata][31]_i_10_n_0 ),
        .I1(\csr_reg[addr_n_0_][10] ),
        .I2(\csr_reg[addr_n_0_][4] ),
        .I3(\csr_reg[addr_n_0_][11] ),
        .I4(\csr_reg[addr_n_0_][3] ),
        .O(\csr[rdata][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \csr[rdata][16]_i_1 
       (.I0(\csr[rdata][16]_i_2_n_0 ),
        .I1(\csr[rdata][16]_i_3_n_0 ),
        .O(\csr[rdata][16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][16]_i_2 
       (.I0(\csr[rdata][31]_i_7_n_0 ),
        .I1(\csr_reg[mepc] [16]),
        .I2(\csr[rdata][15]_i_3_n_0 ),
        .I3(\csr_reg[mtval] [16]),
        .I4(\csr_reg[mtinst] [16]),
        .I5(\csr[rdata][31]_i_4_n_0 ),
        .O(\csr[rdata][16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][16]_i_3 
       (.I0(\csr[rdata][11]_i_2_n_0 ),
        .I1(\csr_reg[mie_firq_n_0_][0] ),
        .I2(\csr[rdata][31]_i_5_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][16] ),
        .I4(\csr_reg[mscratch] [16]),
        .I5(\csr[rdata][31]_i_6_n_0 ),
        .O(\csr[rdata][16]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \csr[rdata][17]_i_1 
       (.I0(\csr[rdata][24]_i_4_n_0 ),
        .I1(\csr[rdata][17]_i_2_n_0 ),
        .I2(\csr[rdata][17]_i_3_n_0 ),
        .O(\csr[rdata][17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][17]_i_2 
       (.I0(\csr[rdata][11]_i_2_n_0 ),
        .I1(\csr_reg[mie_firq_n_0_][1] ),
        .I2(\csr[rdata][31]_i_5_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][17] ),
        .I4(\csr_reg[mscratch] [17]),
        .I5(\csr[rdata][31]_i_6_n_0 ),
        .O(\csr[rdata][17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][17]_i_3 
       (.I0(\csr[rdata][31]_i_7_n_0 ),
        .I1(\csr_reg[mepc] [17]),
        .I2(\csr[rdata][15]_i_3_n_0 ),
        .I3(\csr_reg[mtval] [17]),
        .I4(\csr_reg[mtinst] [17]),
        .I5(\csr[rdata][31]_i_4_n_0 ),
        .O(\csr[rdata][17]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \csr[rdata][18]_i_1 
       (.I0(\csr[rdata][18]_i_2_n_0 ),
        .I1(\csr[rdata][18]_i_3_n_0 ),
        .I2(\csr_reg[mtinst] [18]),
        .I3(\csr[rdata][31]_i_4_n_0 ),
        .O(\csr[rdata][18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][18]_i_2 
       (.I0(\csr[rdata][11]_i_2_n_0 ),
        .I1(p_13_in24_in),
        .I2(\csr[rdata][31]_i_5_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][18] ),
        .I4(\csr_reg[mscratch] [18]),
        .I5(\csr[rdata][31]_i_6_n_0 ),
        .O(\csr[rdata][18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][18]_i_3 
       (.I0(\csr[rdata][31]_i_7_n_0 ),
        .I1(\csr_reg[mepc] [18]),
        .I2(\csr[rdata][15]_i_3_n_0 ),
        .I3(\csr_reg[mtval] [18]),
        .I4(p_14_in25_in),
        .I5(\csr[rdata][30]_i_6_n_0 ),
        .O(\csr[rdata][18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \csr[rdata][19]_i_1 
       (.I0(\csr[rdata][19]_i_2_n_0 ),
        .I1(\csr[rdata][19]_i_3_n_0 ),
        .O(\csr[rdata][19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][19]_i_2 
       (.I0(\csr[rdata][31]_i_7_n_0 ),
        .I1(\csr_reg[mepc] [19]),
        .I2(\csr[rdata][15]_i_3_n_0 ),
        .I3(\csr_reg[mtval] [19]),
        .I4(\csr_reg[mtinst] [19]),
        .I5(\csr[rdata][31]_i_4_n_0 ),
        .O(\csr[rdata][19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][19]_i_3 
       (.I0(\csr[rdata][11]_i_2_n_0 ),
        .I1(p_16_in29_in),
        .I2(\csr[rdata][31]_i_5_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][19] ),
        .I4(\csr_reg[mscratch] [19]),
        .I5(\csr[rdata][31]_i_6_n_0 ),
        .O(\csr[rdata][19]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \csr[rdata][1]_i_1 
       (.I0(\csr[rdata][1]_i_2_n_0 ),
        .I1(\csr[rdata][1]_i_3_n_0 ),
        .I2(\csr[rdata][1]_i_4_n_0 ),
        .O(\csr[rdata][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][1]_i_2 
       (.I0(\csr[rdata][31]_i_6_n_0 ),
        .I1(\csr_reg[mscratch] [1]),
        .I2(\csr[rdata][31]_i_8_n_0 ),
        .I3(data5[1]),
        .I4(\csr_reg[mepc] [1]),
        .I5(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][1]_i_3 
       (.I0(\csr[rdata][15]_i_3_n_0 ),
        .I1(\csr_reg[mtval] [1]),
        .I2(\csr[rdata][31]_i_4_n_0 ),
        .I3(\csr_reg[mtinst] [1]),
        .I4(\csr_reg[addr_n_0_][1] ),
        .I5(\csr[rdata][24]_i_5_n_0 ),
        .O(\csr[rdata][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \csr[rdata][1]_i_4 
       (.I0(\csr[rdata][1]_i_5_n_0 ),
        .I1(\csr_reg[addr_n_0_][11] ),
        .I2(\csr_reg[addr_n_0_][10] ),
        .I3(\csr_reg[addr_n_0_][3] ),
        .I4(\csr[rdata][1]_i_6_n_0 ),
        .I5(\csr_reg[addr_n_0_][1] ),
        .O(\csr[rdata][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \csr[rdata][1]_i_5 
       (.I0(\csr_reg[re_n_0_] ),
        .I1(\csr_reg[addr_n_0_][7] ),
        .I2(\csr_reg[addr_n_0_][4] ),
        .I3(\csr_reg[addr_n_0_][9] ),
        .I4(\csr_reg[addr_n_0_][8] ),
        .I5(\csr_reg[addr_n_0_][5] ),
        .O(\csr[rdata][1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \csr[rdata][1]_i_6 
       (.I0(\csr_reg[addr_n_0_][2] ),
        .I1(\csr_reg[addr_n_0_][6] ),
        .I2(\csr_reg[addr_n_0_][0] ),
        .O(\csr[rdata][1]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \csr[rdata][20]_i_1 
       (.I0(\csr[rdata][24]_i_4_n_0 ),
        .I1(\csr[rdata][20]_i_2_n_0 ),
        .I2(\csr[rdata][20]_i_3_n_0 ),
        .O(\csr[rdata][20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][20]_i_2 
       (.I0(\csr[rdata][11]_i_2_n_0 ),
        .I1(p_19_in),
        .I2(\csr[rdata][31]_i_5_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][20] ),
        .I4(\csr_reg[mscratch] [20]),
        .I5(\csr[rdata][31]_i_6_n_0 ),
        .O(\csr[rdata][20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][20]_i_3 
       (.I0(\csr[rdata][31]_i_7_n_0 ),
        .I1(\csr_reg[mepc] [20]),
        .I2(\csr[rdata][15]_i_3_n_0 ),
        .I3(\csr_reg[mtval] [20]),
        .I4(\csr_reg[mtinst] [20]),
        .I5(\csr[rdata][31]_i_4_n_0 ),
        .O(\csr[rdata][20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \csr[rdata][21]_i_1 
       (.I0(\csr[rdata][21]_i_2_n_0 ),
        .I1(\csr[rdata][21]_i_3_n_0 ),
        .O(\csr[rdata][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][21]_i_2 
       (.I0(\csr[rdata][31]_i_7_n_0 ),
        .I1(\csr_reg[mepc] [21]),
        .I2(\csr[rdata][15]_i_3_n_0 ),
        .I3(\csr_reg[mtval] [21]),
        .I4(\csr_reg[mtinst] [21]),
        .I5(\csr[rdata][31]_i_4_n_0 ),
        .O(\csr[rdata][21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][21]_i_3 
       (.I0(\csr[rdata][11]_i_2_n_0 ),
        .I1(p_22_in),
        .I2(\csr[rdata][31]_i_5_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][21] ),
        .I4(\csr_reg[mscratch] [21]),
        .I5(\csr[rdata][31]_i_6_n_0 ),
        .O(\csr[rdata][21]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \csr[rdata][22]_i_1 
       (.I0(\csr[rdata][22]_i_2_n_0 ),
        .I1(\csr[rdata][22]_i_3_n_0 ),
        .I2(\csr_reg[mtinst] [22]),
        .I3(\csr[rdata][31]_i_4_n_0 ),
        .O(\csr[rdata][22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][22]_i_2 
       (.I0(\csr[rdata][11]_i_2_n_0 ),
        .I1(p_25_in),
        .I2(\csr[rdata][31]_i_5_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][22] ),
        .I4(\csr_reg[mscratch] [22]),
        .I5(\csr[rdata][31]_i_6_n_0 ),
        .O(\csr[rdata][22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][22]_i_3 
       (.I0(\csr[rdata][31]_i_7_n_0 ),
        .I1(\csr_reg[mepc] [22]),
        .I2(\csr[rdata][15]_i_3_n_0 ),
        .I3(\csr_reg[mtval] [22]),
        .I4(p_26_in),
        .I5(\csr[rdata][30]_i_6_n_0 ),
        .O(\csr[rdata][22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF30FF10)) 
    \csr[rdata][23]_i_1 
       (.I0(\csr_reg[addr_n_0_][6] ),
        .I1(\csr_reg[addr_n_0_][2] ),
        .I2(\csr[rdata][30]_i_4_n_0 ),
        .I3(\csr[rdata][23]_i_2_n_0 ),
        .I4(\csr_reg[mepc] [23]),
        .I5(\csr[rdata][23]_i_3_n_0 ),
        .O(\csr[rdata][23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \csr[rdata][23]_i_2 
       (.I0(\csr_reg[mtinst] [23]),
        .I1(\csr[rdata][31]_i_4_n_0 ),
        .I2(\csr_reg[mtval] [23]),
        .I3(\csr[rdata][15]_i_3_n_0 ),
        .O(\csr[rdata][23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][23]_i_3 
       (.I0(\csr[rdata][11]_i_2_n_0 ),
        .I1(p_28_in),
        .I2(\csr[rdata][30]_i_5_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][23] ),
        .I4(\csr_reg[mscratch] [23]),
        .I5(\csr[rdata][31]_i_6_n_0 ),
        .O(\csr[rdata][23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \csr[rdata][24]_i_1 
       (.I0(\csr[rdata][24]_i_2_n_0 ),
        .I1(\csr[rdata][24]_i_3_n_0 ),
        .I2(\csr[rdata][24]_i_4_n_0 ),
        .I3(\csr[rdata][31]_i_4_n_0 ),
        .I4(\csr_reg[mtinst] [24]),
        .O(\csr[rdata][24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][24]_i_2 
       (.I0(\csr[rdata][11]_i_2_n_0 ),
        .I1(p_31_in),
        .I2(\csr[rdata][31]_i_5_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][24] ),
        .I4(\csr_reg[mscratch] [24]),
        .I5(\csr[rdata][31]_i_6_n_0 ),
        .O(\csr[rdata][24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][24]_i_3 
       (.I0(\csr[rdata][31]_i_7_n_0 ),
        .I1(\csr_reg[mepc] [24]),
        .I2(\csr[rdata][15]_i_3_n_0 ),
        .I3(\csr_reg[mtval] [24]),
        .I4(p_32_in),
        .I5(\csr[rdata][30]_i_6_n_0 ),
        .O(\csr[rdata][24]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \csr[rdata][24]_i_4 
       (.I0(\csr[rdata][24]_i_5_n_0 ),
        .I1(\csr_reg[addr_n_0_][1] ),
        .I2(\csr_reg[addr_n_0_][0] ),
        .O(\csr[rdata][24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \csr[rdata][24]_i_5 
       (.I0(\csr[rdata][31]_i_10_n_0 ),
        .I1(\csr_reg[addr_n_0_][3] ),
        .I2(\csr_reg[addr_n_0_][10] ),
        .I3(\csr_reg[addr_n_0_][11] ),
        .I4(\csr_reg[addr_n_0_][4] ),
        .I5(\csr[mstatus_mie]_i_6_n_0 ),
        .O(\csr[rdata][24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \csr[rdata][25]_i_1 
       (.I0(\csr[rdata][25]_i_2_n_0 ),
        .I1(\csr[rdata][25]_i_3_n_0 ),
        .O(\csr[rdata][25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][25]_i_2 
       (.I0(\csr[rdata][31]_i_7_n_0 ),
        .I1(\csr_reg[mepc] [25]),
        .I2(\csr[rdata][15]_i_3_n_0 ),
        .I3(\csr_reg[mtval] [25]),
        .I4(\csr_reg[mtinst] [25]),
        .I5(\csr[rdata][31]_i_4_n_0 ),
        .O(\csr[rdata][25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][25]_i_3 
       (.I0(\csr[rdata][11]_i_2_n_0 ),
        .I1(p_34_in),
        .I2(\csr[rdata][31]_i_5_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][25] ),
        .I4(\csr_reg[mscratch] [25]),
        .I5(\csr[rdata][31]_i_6_n_0 ),
        .O(\csr[rdata][25]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \csr[rdata][26]_i_1 
       (.I0(\csr[rdata][26]_i_2_n_0 ),
        .I1(\csr[rdata][26]_i_3_n_0 ),
        .O(\csr[rdata][26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][26]_i_2 
       (.I0(\csr[rdata][31]_i_7_n_0 ),
        .I1(\csr_reg[mepc] [26]),
        .I2(\csr[rdata][15]_i_3_n_0 ),
        .I3(\csr_reg[mtval] [26]),
        .I4(\csr_reg[mtinst] [26]),
        .I5(\csr[rdata][31]_i_4_n_0 ),
        .O(\csr[rdata][26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][26]_i_3 
       (.I0(\csr[rdata][11]_i_2_n_0 ),
        .I1(p_37_in),
        .I2(\csr[rdata][31]_i_5_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][26] ),
        .I4(\csr_reg[mscratch] [26]),
        .I5(\csr[rdata][31]_i_6_n_0 ),
        .O(\csr[rdata][26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \csr[rdata][27]_i_1 
       (.I0(\csr[rdata][27]_i_2_n_0 ),
        .I1(\csr[rdata][27]_i_3_n_0 ),
        .O(\csr[rdata][27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][27]_i_2 
       (.I0(\csr[rdata][31]_i_7_n_0 ),
        .I1(\csr_reg[mepc] [27]),
        .I2(\csr[rdata][15]_i_3_n_0 ),
        .I3(\csr_reg[mtval] [27]),
        .I4(\csr_reg[mtinst] [27]),
        .I5(\csr[rdata][31]_i_4_n_0 ),
        .O(\csr[rdata][27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][27]_i_3 
       (.I0(\csr[rdata][11]_i_2_n_0 ),
        .I1(p_40_in),
        .I2(\csr[rdata][31]_i_5_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][27] ),
        .I4(\csr_reg[mscratch] [27]),
        .I5(\csr[rdata][31]_i_6_n_0 ),
        .O(\csr[rdata][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \csr[rdata][28]_i_1 
       (.I0(\csr[rdata][28]_i_2_n_0 ),
        .I1(\csr[rdata][28]_i_3_n_0 ),
        .O(\csr[rdata][28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][28]_i_2 
       (.I0(\csr[rdata][31]_i_7_n_0 ),
        .I1(\csr_reg[mepc] [28]),
        .I2(\csr[rdata][15]_i_3_n_0 ),
        .I3(\csr_reg[mtval] [28]),
        .I4(\csr_reg[mtinst] [28]),
        .I5(\csr[rdata][31]_i_4_n_0 ),
        .O(\csr[rdata][28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][28]_i_3 
       (.I0(\csr[rdata][11]_i_2_n_0 ),
        .I1(p_43_in),
        .I2(\csr[rdata][31]_i_5_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][28] ),
        .I4(\csr_reg[mscratch] [28]),
        .I5(\csr[rdata][31]_i_6_n_0 ),
        .O(\csr[rdata][28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \csr[rdata][29]_i_1 
       (.I0(\csr[rdata][29]_i_2_n_0 ),
        .I1(\csr[rdata][29]_i_3_n_0 ),
        .O(\csr[rdata][29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][29]_i_2 
       (.I0(\csr[rdata][31]_i_7_n_0 ),
        .I1(\csr_reg[mepc] [29]),
        .I2(\csr[rdata][15]_i_3_n_0 ),
        .I3(\csr_reg[mtval] [29]),
        .I4(\csr_reg[mtinst] [29]),
        .I5(\csr[rdata][31]_i_4_n_0 ),
        .O(\csr[rdata][29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][29]_i_3 
       (.I0(\csr[rdata][11]_i_2_n_0 ),
        .I1(p_46_in),
        .I2(\csr[rdata][31]_i_5_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][29] ),
        .I4(\csr_reg[mscratch] [29]),
        .I5(\csr[rdata][31]_i_6_n_0 ),
        .O(\csr[rdata][29]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \csr[rdata][2]_i_1 
       (.I0(\csr[rdata][24]_i_4_n_0 ),
        .I1(\csr[rdata][2]_i_2_n_0 ),
        .I2(\csr[rdata][2]_i_3_n_0 ),
        .O(\csr[rdata][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][2]_i_2 
       (.I0(\csr[rdata][31]_i_8_n_0 ),
        .I1(data5[2]),
        .I2(\csr[rdata][15]_i_3_n_0 ),
        .I3(\csr_reg[mtval] [2]),
        .I4(\csr_reg[mtinst] [2]),
        .I5(\csr[rdata][31]_i_4_n_0 ),
        .O(\csr[rdata][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][2]_i_3 
       (.I0(\csr[rdata][31]_i_5_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][2] ),
        .I2(\csr[rdata][31]_i_6_n_0 ),
        .I3(\csr_reg[mscratch] [2]),
        .I4(\csr_reg[mepc] [2]),
        .I5(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEFFEEEEEEEFEEEE)) 
    \csr[rdata][30]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][30]_i_3_n_0 ),
        .I2(\csr_reg[addr_n_0_][6] ),
        .I3(\csr_reg[addr_n_0_][2] ),
        .I4(\csr[rdata][30]_i_4_n_0 ),
        .I5(\csr_reg[mepc] [30]),
        .O(\csr[rdata][30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][30]_i_2 
       (.I0(\csr[rdata][11]_i_2_n_0 ),
        .I1(p_49_in),
        .I2(\csr[rdata][30]_i_5_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][30] ),
        .I4(\csr_reg[mscratch] [30]),
        .I5(\csr[rdata][31]_i_6_n_0 ),
        .O(\csr[rdata][30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][30]_i_3 
       (.I0(\csr[rdata][15]_i_3_n_0 ),
        .I1(\csr_reg[mtval] [30]),
        .I2(\csr[rdata][31]_i_4_n_0 ),
        .I3(\csr_reg[mtinst] [30]),
        .I4(p_50_in),
        .I5(\csr[rdata][30]_i_6_n_0 ),
        .O(\csr[rdata][30]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \csr[rdata][30]_i_4 
       (.I0(\csr[rdata][30]_i_7_n_0 ),
        .I1(\csr_reg[addr_n_0_][0] ),
        .O(\csr[rdata][30]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[rdata][30]_i_5 
       (.I0(\csr_reg[addr_n_0_][0] ),
        .I1(\csr[rdata][30]_i_7_n_0 ),
        .I2(\csr_reg[addr_n_0_][6] ),
        .O(\csr[rdata][30]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \csr[rdata][30]_i_6 
       (.I0(\csr_reg[addr_n_0_][6] ),
        .I1(\csr_reg[addr_n_0_][2] ),
        .I2(\csr_reg[addr_n_0_][0] ),
        .I3(\csr[rdata][30]_i_7_n_0 ),
        .O(\csr[rdata][30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \csr[rdata][30]_i_7 
       (.I0(\csr_reg[addr_n_0_][3] ),
        .I1(\csr_reg[addr_n_0_][11] ),
        .I2(\csr_reg[addr_n_0_][4] ),
        .I3(\csr_reg[addr_n_0_][10] ),
        .I4(\csr[rdata][31]_i_10_n_0 ),
        .I5(\csr_reg[addr_n_0_][1] ),
        .O(\csr[rdata][30]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \csr[rdata][31]_i_1 
       (.I0(\csr[rdata][31]_i_2_n_0 ),
        .I1(\csr[rdata][31]_i_3_n_0 ),
        .I2(\csr_reg[mtinst] [31]),
        .I3(\csr[rdata][31]_i_4_n_0 ),
        .O(\csr[rdata][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \csr[rdata][31]_i_10 
       (.I0(\csr_reg[addr_n_0_][7] ),
        .I1(\csr_reg[addr_n_0_][5] ),
        .I2(\csr_reg[addr_n_0_][8] ),
        .I3(\csr_reg[addr_n_0_][9] ),
        .I4(\csr_reg[re_n_0_] ),
        .O(\csr[rdata][31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][31]_i_2 
       (.I0(\csr[rdata][11]_i_2_n_0 ),
        .I1(\csr_reg[mie_firq_n_0_][15] ),
        .I2(\csr[rdata][31]_i_5_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][31] ),
        .I4(\csr_reg[mscratch] [31]),
        .I5(\csr[rdata][31]_i_6_n_0 ),
        .O(\csr[rdata][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][31]_i_3 
       (.I0(\csr[rdata][31]_i_7_n_0 ),
        .I1(\csr_reg[mepc] [31]),
        .I2(\csr[rdata][31]_i_8_n_0 ),
        .I3(data5[31]),
        .I4(\csr_reg[mtval] [31]),
        .I5(\csr[rdata][15]_i_3_n_0 ),
        .O(\csr[rdata][31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \csr[rdata][31]_i_4 
       (.I0(\csr_reg[addr_n_0_][3] ),
        .I1(\csr_reg[addr_n_0_][0] ),
        .I2(\csr_reg[addr_n_0_][6] ),
        .I3(\csr_reg[addr_n_0_][2] ),
        .I4(\csr_reg[addr_n_0_][1] ),
        .I5(\csr[rdata][31]_i_9_n_0 ),
        .O(\csr[rdata][31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \csr[rdata][31]_i_5 
       (.I0(\csr_reg[addr_n_0_][6] ),
        .I1(\csr_reg[addr_n_0_][2] ),
        .I2(\csr_reg[addr_n_0_][0] ),
        .I3(\csr[rdata][30]_i_7_n_0 ),
        .O(\csr[rdata][31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \csr[rdata][31]_i_6 
       (.I0(\csr_reg[addr_n_0_][0] ),
        .I1(\csr_reg[addr_n_0_][6] ),
        .I2(\csr_reg[addr_n_0_][2] ),
        .I3(\csr[rdata][30]_i_7_n_0 ),
        .O(\csr[rdata][31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \csr[rdata][31]_i_7 
       (.I0(\csr_reg[addr_n_0_][0] ),
        .I1(\csr[rdata][30]_i_7_n_0 ),
        .I2(\csr_reg[addr_n_0_][2] ),
        .I3(\csr_reg[addr_n_0_][6] ),
        .O(\csr[rdata][31]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \csr[rdata][31]_i_8 
       (.I0(\csr_reg[addr_n_0_][1] ),
        .I1(\csr_reg[addr_n_0_][2] ),
        .I2(\csr_reg[addr_n_0_][6] ),
        .I3(\csr_reg[addr_n_0_][0] ),
        .I4(\csr[rdata][15]_i_4_n_0 ),
        .O(\csr[rdata][31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \csr[rdata][31]_i_9 
       (.I0(\csr_reg[addr_n_0_][11] ),
        .I1(\csr_reg[addr_n_0_][4] ),
        .I2(\csr_reg[addr_n_0_][10] ),
        .I3(\csr[rdata][31]_i_10_n_0 ),
        .O(\csr[rdata][31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \csr[rdata][3]_i_1 
       (.I0(\csr[rdata][3]_i_2_n_0 ),
        .I1(\csr[rdata][31]_i_4_n_0 ),
        .I2(\csr_reg[mtinst] [3]),
        .I3(\csr[rdata][3]_i_3_n_0 ),
        .I4(\csr[rdata][3]_i_4_n_0 ),
        .O(\csr[rdata][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][3]_i_2 
       (.I0(\csr[rdata][31]_i_5_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][3] ),
        .I2(\csr[rdata][31]_i_6_n_0 ),
        .I3(\csr_reg[mscratch] [3]),
        .I4(\csr_reg[mepc] [3]),
        .I5(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h080C0800)) 
    \csr[rdata][3]_i_3 
       (.I0(\csr_reg[mie_msi]__0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr_reg[addr_n_0_][6] ),
        .I3(\csr_reg[addr_n_0_][2] ),
        .I4(\csr_reg[mstatus_mie]__0 ),
        .O(\csr[rdata][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][3]_i_4 
       (.I0(\csr[rdata][31]_i_8_n_0 ),
        .I1(data5[3]),
        .I2(\csr[rdata][15]_i_3_n_0 ),
        .I3(\csr_reg[mtval] [3]),
        .I4(\trap_ctrl_reg[irq_pnd_n_0_][0] ),
        .I5(\csr[rdata][30]_i_6_n_0 ),
        .O(\csr[rdata][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \csr[rdata][4]_i_1 
       (.I0(\csr[rdata][15]_i_3_n_0 ),
        .I1(\csr_reg[mtval] [4]),
        .I2(\csr[rdata][31]_i_4_n_0 ),
        .I3(\csr_reg[mtinst] [4]),
        .I4(\csr[rdata][4]_i_2_n_0 ),
        .I5(\csr[rdata][4]_i_3_n_0 ),
        .O(\csr[rdata][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h8888F888)) 
    \csr[rdata][4]_i_2 
       (.I0(\csr_reg[mtvec_n_0_][4] ),
        .I1(\csr[rdata][31]_i_5_n_0 ),
        .I2(\csr[rdata][24]_i_5_n_0 ),
        .I3(\csr_reg[addr_n_0_][1] ),
        .I4(\csr_reg[addr_n_0_][0] ),
        .O(\csr[rdata][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][4]_i_3 
       (.I0(\csr[rdata][31]_i_6_n_0 ),
        .I1(\csr_reg[mscratch] [4]),
        .I2(\csr[rdata][31]_i_8_n_0 ),
        .I3(data5[4]),
        .I4(\csr_reg[mepc] [4]),
        .I5(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \csr[rdata][5]_i_1 
       (.I0(\csr[rdata][5]_i_2_n_0 ),
        .I1(\csr[rdata][15]_i_3_n_0 ),
        .I2(\csr_reg[mtval] [5]),
        .I3(\csr_reg[mtinst] [5]),
        .I4(\csr[rdata][31]_i_4_n_0 ),
        .O(\csr[rdata][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][5]_i_2 
       (.I0(\csr[rdata][31]_i_5_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][5] ),
        .I2(\csr[rdata][31]_i_6_n_0 ),
        .I3(\csr_reg[mscratch] [5]),
        .I4(\csr_reg[mepc] [5]),
        .I5(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \csr[rdata][6]_i_1 
       (.I0(\csr[rdata][6]_i_2_n_0 ),
        .I1(\csr[rdata][15]_i_3_n_0 ),
        .I2(\csr_reg[mtval] [6]),
        .I3(\csr_reg[mtinst] [6]),
        .I4(\csr[rdata][31]_i_4_n_0 ),
        .O(\csr[rdata][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][6]_i_2 
       (.I0(\csr[rdata][31]_i_5_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][6] ),
        .I2(\csr[rdata][31]_i_6_n_0 ),
        .I3(\csr_reg[mscratch] [6]),
        .I4(\csr_reg[mepc] [6]),
        .I5(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \csr[rdata][7]_i_1 
       (.I0(\csr[rdata][7]_i_2_n_0 ),
        .I1(\csr[rdata][7]_i_3_n_0 ),
        .I2(\csr[rdata][7]_i_4_n_0 ),
        .O(\csr[rdata][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h080C0800)) 
    \csr[rdata][7]_i_2 
       (.I0(\csr_reg[mie_mti]__0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr_reg[addr_n_0_][6] ),
        .I3(\csr_reg[addr_n_0_][2] ),
        .I4(\csr_reg[mstatus_mpie]__0 ),
        .O(\csr[rdata][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][7]_i_3 
       (.I0(\csr[rdata][15]_i_3_n_0 ),
        .I1(\csr_reg[mtval] [7]),
        .I2(\csr[rdata][31]_i_4_n_0 ),
        .I3(\csr_reg[mtinst] [7]),
        .I4(p_3_in),
        .I5(\csr[rdata][30]_i_6_n_0 ),
        .O(\csr[rdata][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][7]_i_4 
       (.I0(\csr[rdata][31]_i_5_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][7] ),
        .I2(\csr[rdata][31]_i_6_n_0 ),
        .I3(\csr_reg[mscratch] [7]),
        .I4(\csr_reg[mepc] [7]),
        .I5(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \csr[rdata][8]_i_1 
       (.I0(\csr[rdata][8]_i_2_n_0 ),
        .I1(\csr[rdata][8]_i_3_n_0 ),
        .I2(\csr_reg[mepc] [8]),
        .I3(\csr[rdata][8]_i_4_n_0 ),
        .I4(\csr[rdata][31]_i_4_n_0 ),
        .I5(\csr_reg[mtinst] [8]),
        .O(\csr[rdata][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][8]_i_2 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][8] ),
        .I2(\csr[rdata][31]_i_6_n_0 ),
        .I3(\csr_reg[mscratch] [8]),
        .I4(\csr_reg[mtval] [8]),
        .I5(\csr[rdata][15]_i_3_n_0 ),
        .O(\csr[rdata][8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[rdata][8]_i_3 
       (.I0(\csr[rdata][30]_i_4_n_0 ),
        .I1(\csr_reg[addr_n_0_][2] ),
        .O(\csr[rdata][8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \csr[rdata][8]_i_4 
       (.I0(\csr_reg[addr_n_0_][6] ),
        .I1(\csr_reg[addr_n_0_][2] ),
        .I2(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \csr[rdata][9]_i_1 
       (.I0(\csr[rdata][9]_i_2_n_0 ),
        .I1(\csr[rdata][15]_i_3_n_0 ),
        .I2(\csr_reg[mtval] [9]),
        .I3(\csr_reg[mtinst] [9]),
        .I4(\csr[rdata][31]_i_4_n_0 ),
        .O(\csr[rdata][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \csr[rdata][9]_i_2 
       (.I0(\csr[rdata][31]_i_5_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][9] ),
        .I2(\csr[rdata][31]_i_6_n_0 ),
        .I3(\csr_reg[mscratch] [9]),
        .I4(\csr_reg[mepc] [9]),
        .I5(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4040F04000000000)) 
    \csr[re]_i_1 
       (.I0(\csr[we]_i_2_n_0 ),
        .I1(\csr[re]_i_2_n_0 ),
        .I2(\csr[re]_i_3_n_0 ),
        .I3(\csr[re]_i_4_n_0 ),
        .I4(\exe_engine_reg[ir_n_0_][3] ),
        .I5(\FSM_sequential_exe_engine[state][2]_i_3_n_0 ),
        .O(\csr_reg[re]0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hF7F0E300)) 
    \csr[re]_i_2 
       (.I0(\exe_engine_reg[ir_n_0_][2] ),
        .I1(\ctrl[ir_opcode] ),
        .I2(\exe_engine_reg[ir_n_0_][4] ),
        .I3(\exe_engine_reg[ir_n_0_][6] ),
        .I4(\exe_engine_reg[ir_n_0_][3] ),
        .O(\csr[re]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \csr[re]_i_3 
       (.I0(Q[0]),
        .I1(\csr[we]_i_3_n_0 ),
        .I2(\exe_engine_reg[ir][13]_rep_0 ),
        .O(\csr[re]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \csr[re]_i_4 
       (.I0(\exe_engine_reg[ir_n_0_][4] ),
        .I1(\exe_engine_reg[ir_n_0_][6] ),
        .I2(\exe_engine_reg[ir_n_0_][2] ),
        .I3(p_9_in),
        .I4(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I5(p_8_in),
        .O(\csr[re]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h04004440)) 
    \csr[we]_i_1 
       (.I0(\csr[we]_i_2_n_0 ),
        .I1(\trap_ctrl[exc_buf][4]_i_4_n_0 ),
        .I2(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I3(Q[0]),
        .I4(\csr[we]_i_3_n_0 ),
        .O(\csr_reg[we]0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \csr[we]_i_2 
       (.I0(p_8_in),
        .I1(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I2(p_9_in),
        .O(\csr[we]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \csr[we]_i_3 
       (.I0(\ctrl[rf_rd] [0]),
        .I1(\ctrl[rf_rd] [3]),
        .I2(\ctrl[rf_rd] [4]),
        .I3(\ctrl[rf_rd] [2]),
        .I4(\ctrl[rf_rd] [1]),
        .O(\csr[we]_i_3_n_0 ));
  FDCE \csr_reg[addr][0] 
       (.C(clk),
        .CE(\csr[addr] ),
        .CLR(rstn_sys),
        .D(Q[1]),
        .Q(\csr_reg[addr_n_0_][0] ));
  FDCE \csr_reg[addr][10] 
       (.C(clk),
        .CE(\csr[addr] ),
        .CLR(rstn_sys),
        .D(\ctrl[ir_funct12] [10]),
        .Q(\csr_reg[addr_n_0_][10] ));
  FDCE \csr_reg[addr][11] 
       (.C(clk),
        .CE(\csr[addr] ),
        .CLR(rstn_sys),
        .D(\ctrl[ir_funct12] [11]),
        .Q(\csr_reg[addr_n_0_][11] ));
  FDCE \csr_reg[addr][1] 
       (.C(clk),
        .CE(\csr[addr] ),
        .CLR(rstn_sys),
        .D(Q[2]),
        .Q(\csr_reg[addr_n_0_][1] ));
  FDCE \csr_reg[addr][2] 
       (.C(clk),
        .CE(\csr[addr] ),
        .CLR(rstn_sys),
        .D(Q[3]),
        .Q(\csr_reg[addr_n_0_][2] ));
  FDCE \csr_reg[addr][3] 
       (.C(clk),
        .CE(\csr[addr] ),
        .CLR(rstn_sys),
        .D(Q[4]),
        .Q(\csr_reg[addr_n_0_][3] ));
  FDCE \csr_reg[addr][4] 
       (.C(clk),
        .CE(\csr[addr] ),
        .CLR(rstn_sys),
        .D(Q[5]),
        .Q(\csr_reg[addr_n_0_][4] ));
  FDCE \csr_reg[addr][5] 
       (.C(clk),
        .CE(\csr[addr] ),
        .CLR(rstn_sys),
        .D(\ctrl[ir_funct12] [5]),
        .Q(\csr_reg[addr_n_0_][5] ));
  FDCE \csr_reg[addr][6] 
       (.C(clk),
        .CE(\csr[addr] ),
        .CLR(rstn_sys),
        .D(\ctrl[ir_funct12] [6]),
        .Q(\csr_reg[addr_n_0_][6] ));
  FDCE \csr_reg[addr][7] 
       (.C(clk),
        .CE(\csr[addr] ),
        .CLR(rstn_sys),
        .D(\ctrl[ir_funct12] [7]),
        .Q(\csr_reg[addr_n_0_][7] ));
  FDCE \csr_reg[addr][8] 
       (.C(clk),
        .CE(\csr[addr] ),
        .CLR(rstn_sys),
        .D(\ctrl[ir_funct12] [8]),
        .Q(\csr_reg[addr_n_0_][8] ));
  FDCE \csr_reg[addr][9] 
       (.C(clk),
        .CE(\csr[addr] ),
        .CLR(rstn_sys),
        .D(\ctrl[ir_funct12] [9]),
        .Q(\csr_reg[addr_n_0_][9] ));
  FDCE \csr_reg[mcause][0] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[cause_n_0_][0] ),
        .Q(data5[0]));
  FDCE \csr_reg[mcause][1] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[cause_n_0_][1] ),
        .Q(data5[1]));
  FDCE \csr_reg[mcause][2] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[cause_n_0_][2] ),
        .Q(data5[2]));
  FDCE \csr_reg[mcause][3] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[cause_n_0_][3] ),
        .Q(data5[3]));
  FDCE \csr_reg[mcause][4] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[cause_n_0_][4] ),
        .Q(data5[4]));
  FDCE \csr_reg[mcause][5] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(p_0_in122_in),
        .Q(data5[31]));
  FDCE \csr_reg[mepc][10] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[10]),
        .Q(\csr_reg[mepc] [10]));
  FDCE \csr_reg[mepc][11] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[11]),
        .Q(\csr_reg[mepc] [11]));
  FDCE \csr_reg[mepc][12] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[12]),
        .Q(\csr_reg[mepc] [12]));
  FDCE \csr_reg[mepc][13] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[13]),
        .Q(\csr_reg[mepc] [13]));
  FDCE \csr_reg[mepc][14] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[14]),
        .Q(\csr_reg[mepc] [14]));
  FDCE \csr_reg[mepc][15] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[15]),
        .Q(\csr_reg[mepc] [15]));
  FDCE \csr_reg[mepc][16] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[16]),
        .Q(\csr_reg[mepc] [16]));
  FDCE \csr_reg[mepc][17] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[17]),
        .Q(\csr_reg[mepc] [17]));
  FDCE \csr_reg[mepc][18] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[18]),
        .Q(\csr_reg[mepc] [18]));
  FDCE \csr_reg[mepc][19] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[19]),
        .Q(\csr_reg[mepc] [19]));
  FDCE \csr_reg[mepc][1] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[1]),
        .Q(\csr_reg[mepc] [1]));
  FDCE \csr_reg[mepc][20] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[20]),
        .Q(\csr_reg[mepc] [20]));
  FDCE \csr_reg[mepc][21] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[21]),
        .Q(\csr_reg[mepc] [21]));
  FDCE \csr_reg[mepc][22] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[22]),
        .Q(\csr_reg[mepc] [22]));
  FDCE \csr_reg[mepc][23] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[23]),
        .Q(\csr_reg[mepc] [23]));
  FDCE \csr_reg[mepc][24] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[24]),
        .Q(\csr_reg[mepc] [24]));
  FDCE \csr_reg[mepc][25] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[25]),
        .Q(\csr_reg[mepc] [25]));
  FDCE \csr_reg[mepc][26] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[26]),
        .Q(\csr_reg[mepc] [26]));
  FDCE \csr_reg[mepc][27] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[27]),
        .Q(\csr_reg[mepc] [27]));
  FDCE \csr_reg[mepc][28] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[28]),
        .Q(\csr_reg[mepc] [28]));
  FDCE \csr_reg[mepc][29] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[29]),
        .Q(\csr_reg[mepc] [29]));
  FDCE \csr_reg[mepc][2] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[2]),
        .Q(\csr_reg[mepc] [2]));
  FDCE \csr_reg[mepc][30] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[30]),
        .Q(\csr_reg[mepc] [30]));
  FDCE \csr_reg[mepc][31] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[31]),
        .Q(\csr_reg[mepc] [31]));
  FDCE \csr_reg[mepc][3] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[3]),
        .Q(\csr_reg[mepc] [3]));
  FDCE \csr_reg[mepc][4] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[4]),
        .Q(\csr_reg[mepc] [4]));
  FDCE \csr_reg[mepc][5] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[5]),
        .Q(\csr_reg[mepc] [5]));
  FDCE \csr_reg[mepc][6] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[6]),
        .Q(\csr_reg[mepc] [6]));
  FDCE \csr_reg[mepc][7] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[7]),
        .Q(\csr_reg[mepc] [7]));
  FDCE \csr_reg[mepc][8] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[8]),
        .Q(\csr_reg[mepc] [8]));
  FDCE \csr_reg[mepc][9] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(p_1_in__0[9]),
        .Q(\csr_reg[mepc] [9]));
  FDCE \csr_reg[mie_firq][0] 
       (.C(clk),
        .CE(\csr[mie_firq] ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][0]_i_1_n_0 ),
        .Q(\csr_reg[mie_firq_n_0_][0] ));
  FDCE \csr_reg[mie_firq][10] 
       (.C(clk),
        .CE(\csr[mie_firq] ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][10]_i_1_n_0 ),
        .Q(p_37_in));
  FDCE \csr_reg[mie_firq][11] 
       (.C(clk),
        .CE(\csr[mie_firq] ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][11]_i_1_n_0 ),
        .Q(p_40_in));
  FDCE \csr_reg[mie_firq][12] 
       (.C(clk),
        .CE(\csr[mie_firq] ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][12]_i_1_n_0 ),
        .Q(p_43_in));
  FDCE \csr_reg[mie_firq][13] 
       (.C(clk),
        .CE(\csr[mie_firq] ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][13]_i_1_n_0 ),
        .Q(p_46_in));
  FDCE \csr_reg[mie_firq][14] 
       (.C(clk),
        .CE(\csr[mie_firq] ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][14]_i_1_n_0 ),
        .Q(p_49_in));
  FDCE \csr_reg[mie_firq][15] 
       (.C(clk),
        .CE(\csr[mie_firq] ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][15]_i_1_n_0 ),
        .Q(\csr_reg[mie_firq_n_0_][15] ));
  FDCE \csr_reg[mie_firq][1] 
       (.C(clk),
        .CE(\csr[mie_firq] ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][1]_i_1_n_0 ),
        .Q(\csr_reg[mie_firq_n_0_][1] ));
  FDCE \csr_reg[mie_firq][2] 
       (.C(clk),
        .CE(\csr[mie_firq] ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][2]_i_1_n_0 ),
        .Q(p_13_in24_in));
  FDCE \csr_reg[mie_firq][3] 
       (.C(clk),
        .CE(\csr[mie_firq] ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][3]_i_1_n_0 ),
        .Q(p_16_in29_in));
  FDCE \csr_reg[mie_firq][4] 
       (.C(clk),
        .CE(\csr[mie_firq] ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][4]_i_1_n_0 ),
        .Q(p_19_in));
  FDCE \csr_reg[mie_firq][5] 
       (.C(clk),
        .CE(\csr[mie_firq] ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][5]_i_1_n_0 ),
        .Q(p_22_in));
  FDCE \csr_reg[mie_firq][6] 
       (.C(clk),
        .CE(\csr[mie_firq] ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][6]_i_1_n_0 ),
        .Q(p_25_in));
  FDCE \csr_reg[mie_firq][7] 
       (.C(clk),
        .CE(\csr[mie_firq] ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][7]_i_1_n_0 ),
        .Q(p_28_in));
  FDCE \csr_reg[mie_firq][8] 
       (.C(clk),
        .CE(\csr[mie_firq] ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][8]_i_1_n_0 ),
        .Q(p_31_in));
  FDCE \csr_reg[mie_firq][9] 
       (.C(clk),
        .CE(\csr[mie_firq] ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][9]_i_1_n_0 ),
        .Q(p_34_in));
  FDCE \csr_reg[mie_mei] 
       (.C(clk),
        .CE(\csr[mie_firq] ),
        .CLR(rstn_sys),
        .D(\csr[mie_mei]_i_1_n_0 ),
        .Q(\csr_reg[mie_mei]__0 ));
  FDCE \csr_reg[mie_msi] 
       (.C(clk),
        .CE(\csr[mie_firq] ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][3]_i_1_n_0 ),
        .Q(\csr_reg[mie_msi]__0 ));
  FDCE \csr_reg[mie_mti] 
       (.C(clk),
        .CE(\csr[mie_firq] ),
        .CLR(rstn_sys),
        .D(\csr[mie_mti]_i_2_n_0 ),
        .Q(\csr_reg[mie_mti]__0 ));
  FDCE \csr_reg[mscratch][0] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][0]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [0]));
  FDCE \csr_reg[mscratch][10] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][10]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [10]));
  FDCE \csr_reg[mscratch][11] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_mei]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [11]));
  FDCE \csr_reg[mscratch][12] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][12]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [12]));
  FDCE \csr_reg[mscratch][13] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][13]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [13]));
  FDCE \csr_reg[mscratch][14] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][14]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [14]));
  FDCE \csr_reg[mscratch][15] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][15]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [15]));
  FDCE \csr_reg[mscratch][16] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][0]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [16]));
  FDCE \csr_reg[mscratch][17] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][1]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [17]));
  FDCE \csr_reg[mscratch][18] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][2]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [18]));
  FDCE \csr_reg[mscratch][19] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][3]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [19]));
  FDCE \csr_reg[mscratch][1] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mscratch][1]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [1]));
  FDCE \csr_reg[mscratch][20] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][4]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [20]));
  FDCE \csr_reg[mscratch][21] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][5]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [21]));
  FDCE \csr_reg[mscratch][22] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][6]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [22]));
  FDCE \csr_reg[mscratch][23] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][7]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [23]));
  FDCE \csr_reg[mscratch][24] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][8]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [24]));
  FDCE \csr_reg[mscratch][25] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][9]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [25]));
  FDCE \csr_reg[mscratch][26] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][10]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [26]));
  FDCE \csr_reg[mscratch][27] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][11]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [27]));
  FDCE \csr_reg[mscratch][28] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][12]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [28]));
  FDCE \csr_reg[mscratch][29] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][13]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [29]));
  FDCE \csr_reg[mscratch][2] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][2]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [2]));
  FDCE \csr_reg[mscratch][30] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][14]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [30]));
  FDCE \csr_reg[mscratch][31] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][15]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [31]));
  FDCE \csr_reg[mscratch][3] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][3]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [3]));
  FDCE \csr_reg[mscratch][4] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][4]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [4]));
  FDCE \csr_reg[mscratch][5] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][5]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [5]));
  FDCE \csr_reg[mscratch][6] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][6]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [6]));
  FDCE \csr_reg[mscratch][7] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_mti]_i_2_n_0 ),
        .Q(\csr_reg[mscratch] [7]));
  FDCE \csr_reg[mscratch][8] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][8]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [8]));
  FDCE \csr_reg[mscratch][9] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][9]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [9]));
  FDCE \csr_reg[mstatus_mie] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[mstatus_mie]_i_1_n_0 ),
        .Q(\csr_reg[mstatus_mie]__0 ));
  FDCE \csr_reg[mstatus_mpie] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[mstatus_mpie]_i_1_n_0 ),
        .Q(\csr_reg[mstatus_mpie]__0 ));
  FDCE \csr_reg[mstatus_mpp] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(1'b1),
        .Q(\csr_reg[mstatus_mpp_n_0_] ));
  FDCE \csr_reg[mtinst][0] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[ir_n_0_][0] ),
        .Q(\csr_reg[mtinst] [0]));
  FDCE \csr_reg[mtinst][10] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\ctrl[rf_rd] [3]),
        .Q(\csr_reg[mtinst] [10]));
  FDCE \csr_reg[mtinst][11] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\ctrl[rf_rd] [4]),
        .Q(\csr_reg[mtinst] [11]));
  FDCE \csr_reg[mtinst][12] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(Q[0]),
        .Q(\csr_reg[mtinst] [12]));
  FDCE \csr_reg[mtinst][13] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[ir][13]_rep__0_0 ),
        .Q(\csr_reg[mtinst] [13]));
  FDCE \csr_reg[mtinst][14] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[ir][14]_rep__0_0 ),
        .Q(\csr_reg[mtinst] [14]));
  FDCE \csr_reg[mtinst][15] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\ctrl[rf_rs1] [0]),
        .Q(\csr_reg[mtinst] [15]));
  FDCE \csr_reg[mtinst][16] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\ctrl[rf_rs1] [1]),
        .Q(\csr_reg[mtinst] [16]));
  FDCE \csr_reg[mtinst][17] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\ctrl[rf_rs1] [2]),
        .Q(\csr_reg[mtinst] [17]));
  FDCE \csr_reg[mtinst][18] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\ctrl[rf_rs1] [3]),
        .Q(\csr_reg[mtinst] [18]));
  FDCE \csr_reg[mtinst][19] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\ctrl[rf_rs1] [4]),
        .Q(\csr_reg[mtinst] [19]));
  FDCE \csr_reg[mtinst][1] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[ir_n_0_][1] ),
        .Q(\csr_reg[mtinst] [1]));
  FDCE \csr_reg[mtinst][20] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(Q[1]),
        .Q(\csr_reg[mtinst] [20]));
  FDCE \csr_reg[mtinst][21] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(Q[2]),
        .Q(\csr_reg[mtinst] [21]));
  FDCE \csr_reg[mtinst][22] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(Q[3]),
        .Q(\csr_reg[mtinst] [22]));
  FDCE \csr_reg[mtinst][23] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(Q[4]),
        .Q(\csr_reg[mtinst] [23]));
  FDCE \csr_reg[mtinst][24] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(Q[5]),
        .Q(\csr_reg[mtinst] [24]));
  FDCE \csr_reg[mtinst][25] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\ctrl[ir_funct12] [5]),
        .Q(\csr_reg[mtinst] [25]));
  FDCE \csr_reg[mtinst][26] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\ctrl[ir_funct12] [6]),
        .Q(\csr_reg[mtinst] [26]));
  FDCE \csr_reg[mtinst][27] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\ctrl[ir_funct12] [7]),
        .Q(\csr_reg[mtinst] [27]));
  FDCE \csr_reg[mtinst][28] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\ctrl[ir_funct12] [8]),
        .Q(\csr_reg[mtinst] [28]));
  FDCE \csr_reg[mtinst][29] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\ctrl[ir_funct12] [9]),
        .Q(\csr_reg[mtinst] [29]));
  FDCE \csr_reg[mtinst][2] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[ir_n_0_][2] ),
        .Q(\csr_reg[mtinst] [2]));
  FDCE \csr_reg[mtinst][30] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\ctrl[ir_funct12] [10]),
        .Q(\csr_reg[mtinst] [30]));
  FDCE \csr_reg[mtinst][31] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\ctrl[ir_funct12] [11]),
        .Q(\csr_reg[mtinst] [31]));
  FDCE \csr_reg[mtinst][3] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[ir_n_0_][3] ),
        .Q(\csr_reg[mtinst] [3]));
  FDCE \csr_reg[mtinst][4] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[ir_n_0_][4] ),
        .Q(\csr_reg[mtinst] [4]));
  FDCE \csr_reg[mtinst][5] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\ctrl[ir_opcode] ),
        .Q(\csr_reg[mtinst] [5]));
  FDCE \csr_reg[mtinst][6] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[ir_n_0_][6] ),
        .Q(\csr_reg[mtinst] [6]));
  FDCE \csr_reg[mtinst][7] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\ctrl[rf_rd] [0]),
        .Q(\csr_reg[mtinst] [7]));
  FDCE \csr_reg[mtinst][8] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\ctrl[rf_rd] [1]),
        .Q(\csr_reg[mtinst] [8]));
  FDCE \csr_reg[mtinst][9] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\ctrl[rf_rd] [2]),
        .Q(\csr_reg[mtinst] [9]));
  FDCE \csr_reg[mtval][0] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][0]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [0]));
  FDCE \csr_reg[mtval][10] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][10]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [10]));
  FDCE \csr_reg[mtval][11] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][11]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [11]));
  FDCE \csr_reg[mtval][12] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][12]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [12]));
  FDCE \csr_reg[mtval][13] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][13]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [13]));
  FDCE \csr_reg[mtval][14] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][14]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [14]));
  FDCE \csr_reg[mtval][15] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][15]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [15]));
  FDCE \csr_reg[mtval][16] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][16]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [16]));
  FDCE \csr_reg[mtval][17] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][17]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [17]));
  FDCE \csr_reg[mtval][18] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][18]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [18]));
  FDCE \csr_reg[mtval][19] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][19]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [19]));
  FDCE \csr_reg[mtval][1] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][1]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [1]));
  FDCE \csr_reg[mtval][20] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][20]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [20]));
  FDCE \csr_reg[mtval][21] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][21]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [21]));
  FDCE \csr_reg[mtval][22] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][22]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [22]));
  FDCE \csr_reg[mtval][23] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][23]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [23]));
  FDCE \csr_reg[mtval][24] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][24]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [24]));
  FDCE \csr_reg[mtval][25] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][25]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [25]));
  FDCE \csr_reg[mtval][26] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][26]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [26]));
  FDCE \csr_reg[mtval][27] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][27]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [27]));
  FDCE \csr_reg[mtval][28] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][28]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [28]));
  FDCE \csr_reg[mtval][29] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][29]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [29]));
  FDCE \csr_reg[mtval][2] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][2]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [2]));
  FDCE \csr_reg[mtval][30] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][30]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [30]));
  FDCE \csr_reg[mtval][31] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][31]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [31]));
  FDCE \csr_reg[mtval][3] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][3]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [3]));
  FDCE \csr_reg[mtval][4] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][4]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [4]));
  FDCE \csr_reg[mtval][5] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][5]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [5]));
  FDCE \csr_reg[mtval][6] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][6]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [6]));
  FDCE \csr_reg[mtval][7] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][7]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [7]));
  FDCE \csr_reg[mtval][8] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][8]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [8]));
  FDCE \csr_reg[mtval][9] 
       (.C(clk),
        .CE(\csr[mcause] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][9]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [9]));
  FDCE \csr_reg[mtvec][0] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][0]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][0] ));
  FDCE \csr_reg[mtvec][10] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][10]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][10] ));
  FDCE \csr_reg[mtvec][11] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_mei]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][11] ));
  FDCE \csr_reg[mtvec][12] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][12]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][12] ));
  FDCE \csr_reg[mtvec][13] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][13]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][13] ));
  FDCE \csr_reg[mtvec][14] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][14]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][14] ));
  FDCE \csr_reg[mtvec][15] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][15]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][15] ));
  FDCE \csr_reg[mtvec][16] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][0]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][16] ));
  FDCE \csr_reg[mtvec][17] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][1]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][17] ));
  FDCE \csr_reg[mtvec][18] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][2]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][18] ));
  FDCE \csr_reg[mtvec][19] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][3]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][19] ));
  FDCE \csr_reg[mtvec][20] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][4]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][20] ));
  FDCE \csr_reg[mtvec][21] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][5]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][21] ));
  FDCE \csr_reg[mtvec][22] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][6]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][22] ));
  FDCE \csr_reg[mtvec][23] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][7]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][23] ));
  FDCE \csr_reg[mtvec][24] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][8]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][24] ));
  FDCE \csr_reg[mtvec][25] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][9]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][25] ));
  FDCE \csr_reg[mtvec][26] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][10]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][26] ));
  FDCE \csr_reg[mtvec][27] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][11]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][27] ));
  FDCE \csr_reg[mtvec][28] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][12]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][28] ));
  FDCE \csr_reg[mtvec][29] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][13]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][29] ));
  FDCE \csr_reg[mtvec][2] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][2]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][2] ));
  FDCE \csr_reg[mtvec][30] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][14]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][30] ));
  FDCE \csr_reg[mtvec][31] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][15]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][31] ));
  FDCE \csr_reg[mtvec][3] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][3]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][3] ));
  FDCE \csr_reg[mtvec][4] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][4]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][4] ));
  FDCE \csr_reg[mtvec][5] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][5]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][5] ));
  FDCE \csr_reg[mtvec][6] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][6]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][6] ));
  FDCE \csr_reg[mtvec][7] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_mti]_i_2_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][7] ));
  FDCE \csr_reg[mtvec][8] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][8]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][8] ));
  FDCE \csr_reg[mtvec][9] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][9]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][9] ));
  FDCE \csr_reg[rdata][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][0]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [0]));
  FDCE \csr_reg[rdata][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][10]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [10]));
  FDCE \csr_reg[rdata][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][11]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [11]));
  FDCE \csr_reg[rdata][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][12]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [12]));
  FDCE \csr_reg[rdata][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][13]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [13]));
  FDCE \csr_reg[rdata][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][14]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [14]));
  FDCE \csr_reg[rdata][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][15]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [15]));
  FDCE \csr_reg[rdata][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][16]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [16]));
  FDCE \csr_reg[rdata][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][17]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [17]));
  FDCE \csr_reg[rdata][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][18]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [18]));
  FDCE \csr_reg[rdata][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][19]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [19]));
  FDCE \csr_reg[rdata][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][1]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [1]));
  FDCE \csr_reg[rdata][20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][20]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [20]));
  FDCE \csr_reg[rdata][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][21]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [21]));
  FDCE \csr_reg[rdata][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][22]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [22]));
  FDCE \csr_reg[rdata][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][23]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [23]));
  FDCE \csr_reg[rdata][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][24]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [24]));
  FDCE \csr_reg[rdata][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][25]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [25]));
  FDCE \csr_reg[rdata][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][26]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [26]));
  FDCE \csr_reg[rdata][27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][27]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [27]));
  FDCE \csr_reg[rdata][28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][28]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [28]));
  FDCE \csr_reg[rdata][29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][29]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [29]));
  FDCE \csr_reg[rdata][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][2]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [2]));
  FDCE \csr_reg[rdata][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][30]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [30]));
  FDCE \csr_reg[rdata][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][31]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [31]));
  FDCE \csr_reg[rdata][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][3]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [3]));
  FDCE \csr_reg[rdata][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][4]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [4]));
  FDCE \csr_reg[rdata][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][5]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [5]));
  FDCE \csr_reg[rdata][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][6]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [6]));
  FDCE \csr_reg[rdata][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][7]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [7]));
  FDCE \csr_reg[rdata][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][8]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [8]));
  FDCE \csr_reg[rdata][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][9]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [9]));
  FDCE \csr_reg[re] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr_reg[re]0 ),
        .Q(\csr_reg[re_n_0_] ));
  FDCE \csr_reg[we] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr_reg[we]0 ),
        .Q(\csr_reg[we_n_0_] ));
  LUT6 #(
    .INIT(64'h0C08080800000000)) 
    \ctrl[alu_cp_alu]_i_1 
       (.I0(\ctrl[alu_cp_alu]_i_2_n_0 ),
        .I1(\ctrl[alu_cp_alu]_i_3_n_0 ),
        .I2(\exe_engine_reg[ir_n_0_][2] ),
        .I3(\ctrl[alu_cp_alu]_i_4_n_0 ),
        .I4(\ctrl[ir_opcode] ),
        .I5(\exe_engine_reg[ir_n_0_][4] ),
        .O(\ctrl_nxt[alu_cp_alu] ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ctrl[alu_cp_alu]_i_2 
       (.I0(Q[0]),
        .I1(\exe_engine_reg[ir][13]_rep_0 ),
        .O(\ctrl[alu_cp_alu]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \ctrl[alu_cp_alu]_i_3 
       (.I0(\exe_engine_reg[ir_n_0_][3] ),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\exe_engine_reg[state] [0]),
        .I4(\exe_engine_reg[state] [3]),
        .I5(\exe_engine_reg[ir_n_0_][6] ),
        .O(\ctrl[alu_cp_alu]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    \ctrl[alu_cp_alu]_i_4 
       (.I0(\ctrl[ir_funct12] [10]),
        .I1(\exe_engine_reg[ir][13]_rep_0 ),
        .I2(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I3(\ctrl[alu_cp_alu]_i_5_n_0 ),
        .O(\ctrl[alu_cp_alu]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ctrl[alu_cp_alu]_i_5 
       (.I0(\ctrl[ir_funct12] [7]),
        .I1(\ctrl[ir_funct12] [8]),
        .I2(\ctrl[ir_funct12] [9]),
        .I3(\ctrl[ir_funct12] [11]),
        .I4(\ctrl[ir_funct12] [5]),
        .I5(\ctrl[ir_funct12] [6]),
        .O(\ctrl[alu_cp_alu]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF9D009D009D00)) 
    \ctrl[alu_op][0]_i_1 
       (.I0(Q[0]),
        .I1(\exe_engine_reg[ir][13]_rep_0 ),
        .I2(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I3(\ctrl[alu_op][2]_i_2_n_0 ),
        .I4(\ctrl[alu_op][0]_i_2_n_0 ),
        .I5(\ctrl[alu_op][0]_i_3_n_0 ),
        .O(\ctrl_nxt[alu_op] [0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \ctrl[alu_op][0]_i_2 
       (.I0(\exe_engine_reg[ir_n_0_][6] ),
        .I1(\exe_engine_reg[ir_n_0_][2] ),
        .I2(\exe_engine_reg[ir_n_0_][4] ),
        .I3(\ctrl[ir_opcode] ),
        .O(\ctrl[alu_op][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \ctrl[alu_op][0]_i_3 
       (.I0(\exe_engine_reg[state] [3]),
        .I1(\exe_engine_reg[state] [0]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I4(\exe_engine_reg[ir_n_0_][3] ),
        .O(\ctrl[alu_op][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88F8888888888888)) 
    \ctrl[alu_op][1]_i_1 
       (.I0(\exe_engine_reg[ir][13]_rep_0 ),
        .I1(\ctrl[alu_op][2]_i_2_n_0 ),
        .I2(\exe_engine_reg[state] [0]),
        .I3(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I4(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I5(\exe_engine_reg[state] [3]),
        .O(\ctrl_nxt[alu_op] [1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hFFFFB000)) 
    \ctrl[alu_op][2]_i_1 
       (.I0(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I1(Q[0]),
        .I2(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I3(\ctrl[alu_op][2]_i_2_n_0 ),
        .I4(\ctrl[alu_op][2]_i_3_n_0 ),
        .O(\ctrl_nxt[alu_op] [2]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \ctrl[alu_op][2]_i_2 
       (.I0(\exe_engine_reg[ir_n_0_][6] ),
        .I1(\FSM_sequential_exe_engine[state][2]_i_3_n_0 ),
        .I2(\exe_engine_reg[ir_n_0_][3] ),
        .I3(\exe_engine_reg[ir_n_0_][4] ),
        .I4(\exe_engine_reg[ir_n_0_][2] ),
        .O(\ctrl[alu_op][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \ctrl[alu_op][2]_i_3 
       (.I0(\exe_engine_reg[ir_n_0_][6] ),
        .I1(\exe_engine_reg[ir_n_0_][2] ),
        .I2(\exe_engine_reg[ir_n_0_][4] ),
        .I3(\ctrl[ir_opcode] ),
        .I4(\exe_engine_reg[ir_n_0_][3] ),
        .I5(\FSM_sequential_exe_engine[state][2]_i_3_n_0 ),
        .O(\ctrl[alu_op][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hD5D55555FFD55555)) 
    \ctrl[alu_opa_mux]_i_1 
       (.I0(\FSM_sequential_exe_engine_reg[state][2]_2 ),
        .I1(\exe_engine_reg[ir_n_0_][6] ),
        .I2(\FSM_sequential_exe_engine[state][1]_i_3_n_0 ),
        .I3(\ctrl[alu_opa_mux]_i_2_n_0 ),
        .I4(\ctrl[alu_opa_mux]_i_3_n_0 ),
        .I5(\exe_engine_reg[ir_n_0_][3] ),
        .O(\ctrl_nxt[alu_opa_mux] ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h1008)) 
    \ctrl[alu_opa_mux]_i_2 
       (.I0(\exe_engine_reg[ir_n_0_][6] ),
        .I1(\ctrl[ir_opcode] ),
        .I2(\exe_engine_reg[ir_n_0_][4] ),
        .I3(\exe_engine_reg[ir_n_0_][2] ),
        .O(\ctrl[alu_opa_mux]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ctrl[alu_opa_mux]_i_3 
       (.I0(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I1(\exe_engine_reg[state] [3]),
        .O(\ctrl[alu_opa_mux]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55FF0010)) 
    \ctrl[alu_opb_mux]_i_1 
       (.I0(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I2(\exe_engine_reg[state] [0]),
        .I3(\exe_engine_reg[state] [3]),
        .I4(\FSM_sequential_exe_engine[state][1]_i_3_n_0 ),
        .I5(\ctrl[alu_opb_mux]_i_2_n_0 ),
        .O(\ctrl_nxt[alu_opb_mux] ));
  LUT6 #(
    .INIT(64'h000000004040884C)) 
    \ctrl[alu_opb_mux]_i_2 
       (.I0(\exe_engine_reg[ir_n_0_][4] ),
        .I1(\ctrl[alu_opa_mux]_i_3_n_0 ),
        .I2(\ctrl[ir_opcode] ),
        .I3(\exe_engine_reg[ir_n_0_][2] ),
        .I4(\exe_engine_reg[ir_n_0_][6] ),
        .I5(\exe_engine_reg[ir_n_0_][3] ),
        .O(\ctrl[alu_opb_mux]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88888888F8888888)) 
    \ctrl[alu_sub]_i_1 
       (.I0(\ctrl[alu_sub]_i_2_n_0 ),
        .I1(\ctrl[alu_op][2]_i_2_n_0 ),
        .I2(\FSM_sequential_exe_engine[state][2]_i_2_n_0 ),
        .I3(\ctrl[ir_funct12] [10]),
        .I4(\ctrl[alu_sub]_i_3_n_0 ),
        .I5(\ctrl[alu_sub]_i_4_n_0 ),
        .O(\ctrl_nxt[alu_sub] ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ctrl[alu_sub]_i_2 
       (.I0(\exe_engine_reg[ir][13]_rep_0 ),
        .I1(\exe_engine_reg[ir][14]_rep__0_0 ),
        .O(\ctrl[alu_sub]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ctrl[alu_sub]_i_3 
       (.I0(\exe_engine_reg[ir_n_0_][4] ),
        .I1(\ctrl[ir_opcode] ),
        .O(\ctrl[alu_sub]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ctrl[alu_sub]_i_4 
       (.I0(Q[0]),
        .I1(\exe_engine_reg[ir][14]_rep__0_0 ),
        .O(\ctrl[alu_sub]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ctrl[alu_unsigned]_i_1 
       (.I0(Q[0]),
        .I1(\exe_engine_reg[ir_n_0_][4] ),
        .I2(\exe_engine_reg[ir][13]_rep_0 ),
        .O(\ctrl_nxt[alu_unsigned] ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \ctrl[if_fence]_i_1 
       (.I0(\ctrl[if_fence]_i_2_n_0 ),
        .I1(\exe_engine_reg[ir_n_0_][4] ),
        .I2(\exe_engine_reg[ir_n_0_][3] ),
        .I3(\ctrl[ir_opcode] ),
        .I4(Q[0]),
        .I5(\FSM_sequential_exe_engine[state][2]_i_3_n_0 ),
        .O(\ctrl_nxt[if_fence] ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ctrl[if_fence]_i_2 
       (.I0(\exe_engine_reg[ir_n_0_][6] ),
        .I1(\exe_engine_reg[ir_n_0_][2] ),
        .O(\ctrl[if_fence]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \ctrl[lsu_fence]_i_1 
       (.I0(\ctrl[if_fence]_i_2_n_0 ),
        .I1(\exe_engine_reg[ir_n_0_][4] ),
        .I2(\exe_engine_reg[ir_n_0_][3] ),
        .I3(Q[0]),
        .I4(\ctrl[ir_opcode] ),
        .I5(\FSM_sequential_exe_engine[state][2]_i_3_n_0 ),
        .O(\ctrl_nxt[lsu_fence] ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ctrl[lsu_req]_i_1 
       (.I0(\FSM_sequential_exe_engine_reg[state][2]_3 ),
        .I1(p_9_in),
        .I2(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I3(p_8_in),
        .O(\ctrl_nxt[lsu_req] ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFEFE)) 
    \ctrl[rf_wb_en]_i_1 
       (.I0(\ctrl[rf_wb_en]_i_2_n_0 ),
        .I1(\trap_ctrl[exc_buf][4]_i_4_n_0 ),
        .I2(\ctrl[rf_wb_en]_i_3_n_0 ),
        .I3(\trap_ctrl[cause][2]_i_3_n_0 ),
        .I4(\cpu_d_rsp[0][ack] ),
        .I5(\ctrl[rf_wb_en]_i_4_n_0 ),
        .O(\ctrl_nxt[rf_wb_en] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \ctrl[rf_wb_en]_i_2 
       (.I0(\ctrl[rf_wb_en]_i_5_n_0 ),
        .I1(\exe_engine_reg[ir_n_0_][6] ),
        .I2(\FSM_sequential_exe_engine[state][2]_i_3_n_0 ),
        .I3(\exe_engine_reg[ir_n_0_][3] ),
        .I4(\exe_engine_reg[ir_n_0_][4] ),
        .I5(\ctrl[rf_wb_en]_i_6_n_0 ),
        .O(\ctrl[rf_wb_en]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \ctrl[rf_wb_en]_i_3 
       (.I0(\exe_engine_reg[ir_n_0_][6] ),
        .I1(\exe_engine_reg[ir_n_0_][2] ),
        .I2(\exe_engine_reg[ir_n_0_][4] ),
        .I3(\exe_engine_reg[ir_n_0_][3] ),
        .I4(\FSM_sequential_exe_engine[state][2]_i_3_n_0 ),
        .O(\ctrl[rf_wb_en]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \ctrl[rf_wb_en]_i_4 
       (.I0(\ctrl[lsu_rw] ),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I3(\exe_engine_reg[state] [0]),
        .I4(\exe_engine_reg[state] [3]),
        .O(\ctrl[rf_wb_en]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h11FF000011FF15FF)) 
    \ctrl[rf_wb_en]_i_5 
       (.I0(\ctrl[alu_cp_alu]_i_5_n_0 ),
        .I1(\ctrl[ir_funct12] [10]),
        .I2(\exe_engine_reg[ir][14]_rep_0 ),
        .I3(\ctrl[ir_opcode] ),
        .I4(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I5(Q[0]),
        .O(\ctrl[rf_wb_en]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F0008080)) 
    \ctrl[rf_wb_en]_i_6 
       (.I0(\exe_engine_reg[ir_n_0_][2] ),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I2(\exe_engine_reg[state] [3]),
        .I3(alu_cp_done),
        .I4(\exe_engine_reg[state] [0]),
        .I5(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .O(\ctrl[rf_wb_en]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \ctrl[rf_zero_we]_i_1 
       (.I0(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I2(\exe_engine_reg[state] [0]),
        .I3(\exe_engine_reg[state] [3]),
        .O(\ctrl_nxt[rf_zero_we] ));
  FDCE \ctrl_reg[alu_cp_alu] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_cp_alu] ),
        .Q(\ctrl_reg[alu_cp_alu]__0 ));
  FDCE \ctrl_reg[alu_op][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_op] [0]),
        .Q(\ctrl_reg[alu_op][2]_0 [0]));
  FDCE \ctrl_reg[alu_op][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_op] [1]),
        .Q(\ctrl_reg[alu_op][2]_0 [1]));
  FDCE \ctrl_reg[alu_op][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_op] [2]),
        .Q(\ctrl_reg[alu_op][2]_0 [2]));
  FDCE \ctrl_reg[alu_opa_mux] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_opa_mux] ),
        .Q(\ctrl[alu_opa_mux] ));
  FDCE \ctrl_reg[alu_opb_mux] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_opb_mux] ),
        .Q(\ctrl[alu_opb_mux] ));
  FDCE \ctrl_reg[alu_sub] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_sub] ),
        .Q(\ctrl[alu_sub] ));
  FDCE \ctrl_reg[alu_unsigned] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_unsigned] ),
        .Q(\ctrl[alu_unsigned] ));
  FDCE \ctrl_reg[if_fence] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[if_fence] ),
        .Q(\ctrl_o[if_fence] ));
  FDCE \ctrl_reg[lsu_fence] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[lsu_fence] ),
        .Q(\ctrl_o[lsu_fence] ));
  FDCE \ctrl_reg[lsu_req] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[lsu_req] ),
        .Q(\ctrl_o[lsu_req] ));
  FDCE \ctrl_reg[lsu_rw] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl[ir_opcode] ),
        .Q(\ctrl[lsu_rw] ));
  FDCE \ctrl_reg[rf_wb_en] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[rf_wb_en] ),
        .Q(\ctrl_reg[rf_wb_en]__0 ));
  FDCE \ctrl_reg[rf_zero_we] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[rf_zero_we] ),
        .Q(\ctrl[rf_zero_we] ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hFF45)) 
    \dbus_req_o[ben][0]_i_1 
       (.I0(alu_add[1]),
        .I1(Q[0]),
        .I2(alu_add[0]),
        .I3(\exe_engine_reg[ir][13]_rep__0_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hFF54)) 
    \dbus_req_o[ben][1]_i_1 
       (.I0(alu_add[1]),
        .I1(alu_add[0]),
        .I2(Q[0]),
        .I3(\exe_engine_reg[ir][13]_rep__0_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hFF8A)) 
    \dbus_req_o[ben][2]_i_1 
       (.I0(alu_add[1]),
        .I1(Q[0]),
        .I2(alu_add[0]),
        .I3(\exe_engine_reg[ir][13]_rep__0_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    \dbus_req_o[ben][3]_i_1 
       (.I0(alu_add[1]),
        .I1(alu_add[0]),
        .I2(Q[0]),
        .I3(\exe_engine_reg[ir][13]_rep__0_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hF4B0)) 
    \divider_core_serial.div[quotient][0]_i_1 
       (.I0(\exe_engine_reg[ir][31]_0 ),
        .I1(\exe_engine_reg[ir][14]_rep_0 ),
        .I2(CO),
        .I3(DOADO[0]),
        .O(\exe_engine_reg[ir][14]_rep_1 [0]));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \divider_core_serial.div[quotient][10]_i_1 
       (.I0(\exe_engine_reg[ir][31]_0 ),
        .I1(\exe_engine_reg[ir][14]_rep_0 ),
        .I2(\divider_core_serial.div_reg[quotient][31] [9]),
        .I3(DOADO[10]),
        .I4(\divider_core_serial.div[quotient][30]_i_2_n_0 ),
        .I5(\divider_core_serial.div_reg[quotient][12] [1]),
        .O(\exe_engine_reg[ir][14]_rep_1 [10]));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \divider_core_serial.div[quotient][11]_i_1 
       (.I0(\exe_engine_reg[ir][31]_0 ),
        .I1(\exe_engine_reg[ir][14]_rep_0 ),
        .I2(\divider_core_serial.div_reg[quotient][31] [10]),
        .I3(DOADO[11]),
        .I4(\divider_core_serial.div[quotient][30]_i_2_n_0 ),
        .I5(\divider_core_serial.div_reg[quotient][12] [2]),
        .O(\exe_engine_reg[ir][14]_rep_1 [11]));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \divider_core_serial.div[quotient][12]_i_1 
       (.I0(\exe_engine_reg[ir][31]_0 ),
        .I1(\exe_engine_reg[ir][14]_rep_0 ),
        .I2(\divider_core_serial.div_reg[quotient][31] [11]),
        .I3(DOADO[12]),
        .I4(\divider_core_serial.div[quotient][30]_i_2_n_0 ),
        .I5(\divider_core_serial.div_reg[quotient][12] [3]),
        .O(\exe_engine_reg[ir][14]_rep_1 [12]));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \divider_core_serial.div[quotient][13]_i_1 
       (.I0(\exe_engine_reg[ir][31]_0 ),
        .I1(\exe_engine_reg[ir][14]_rep_0 ),
        .I2(\divider_core_serial.div_reg[quotient][31] [12]),
        .I3(DOADO[13]),
        .I4(\divider_core_serial.div[quotient][30]_i_2_n_0 ),
        .I5(\divider_core_serial.div_reg[quotient][16] [0]),
        .O(\exe_engine_reg[ir][14]_rep_1 [13]));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \divider_core_serial.div[quotient][14]_i_1 
       (.I0(\exe_engine_reg[ir][31]_0 ),
        .I1(\exe_engine_reg[ir][14]_rep_0 ),
        .I2(\divider_core_serial.div_reg[quotient][31] [13]),
        .I3(DOADO[14]),
        .I4(\divider_core_serial.div[quotient][30]_i_2_n_0 ),
        .I5(\divider_core_serial.div_reg[quotient][16] [1]),
        .O(\exe_engine_reg[ir][14]_rep_1 [14]));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \divider_core_serial.div[quotient][15]_i_1 
       (.I0(\exe_engine_reg[ir][31]_0 ),
        .I1(\exe_engine_reg[ir][14]_rep_0 ),
        .I2(\divider_core_serial.div_reg[quotient][31] [14]),
        .I3(DOADO[15]),
        .I4(\divider_core_serial.div[quotient][30]_i_2_n_0 ),
        .I5(\divider_core_serial.div_reg[quotient][16] [2]),
        .O(\exe_engine_reg[ir][14]_rep_1 [15]));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \divider_core_serial.div[quotient][16]_i_1 
       (.I0(\exe_engine_reg[ir][31]_0 ),
        .I1(\exe_engine_reg[ir][14]_rep_0 ),
        .I2(\divider_core_serial.div_reg[quotient][31] [15]),
        .I3(DOADO[16]),
        .I4(\divider_core_serial.div[quotient][30]_i_2_n_0 ),
        .I5(\divider_core_serial.div_reg[quotient][16] [3]),
        .O(\exe_engine_reg[ir][14]_rep_1 [16]));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \divider_core_serial.div[quotient][17]_i_1 
       (.I0(\exe_engine_reg[ir][31]_0 ),
        .I1(\exe_engine_reg[ir][14]_rep_0 ),
        .I2(\divider_core_serial.div_reg[quotient][31] [16]),
        .I3(DOADO[17]),
        .I4(\divider_core_serial.div[quotient][30]_i_2_n_0 ),
        .I5(\divider_core_serial.div_reg[quotient][20] [0]),
        .O(\exe_engine_reg[ir][14]_rep_1 [17]));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \divider_core_serial.div[quotient][18]_i_1 
       (.I0(\exe_engine_reg[ir][31]_0 ),
        .I1(\exe_engine_reg[ir][14]_rep_0 ),
        .I2(\divider_core_serial.div_reg[quotient][31] [17]),
        .I3(DOADO[18]),
        .I4(\divider_core_serial.div[quotient][30]_i_2_n_0 ),
        .I5(\divider_core_serial.div_reg[quotient][20] [1]),
        .O(\exe_engine_reg[ir][14]_rep_1 [18]));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \divider_core_serial.div[quotient][19]_i_1 
       (.I0(\exe_engine_reg[ir][31]_0 ),
        .I1(\exe_engine_reg[ir][14]_rep_0 ),
        .I2(\divider_core_serial.div_reg[quotient][31] [18]),
        .I3(DOADO[19]),
        .I4(\divider_core_serial.div[quotient][30]_i_2_n_0 ),
        .I5(\divider_core_serial.div_reg[quotient][20] [2]),
        .O(\exe_engine_reg[ir][14]_rep_1 [19]));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \divider_core_serial.div[quotient][1]_i_1 
       (.I0(\exe_engine_reg[ir][31]_0 ),
        .I1(\exe_engine_reg[ir][14]_rep_0 ),
        .I2(\divider_core_serial.div_reg[quotient][31] [0]),
        .I3(DOADO[1]),
        .I4(\divider_core_serial.div[quotient][30]_i_2_n_0 ),
        .I5(O[0]),
        .O(\exe_engine_reg[ir][14]_rep_1 [1]));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \divider_core_serial.div[quotient][20]_i_1 
       (.I0(\exe_engine_reg[ir][31]_0 ),
        .I1(\exe_engine_reg[ir][14]_rep_0 ),
        .I2(\divider_core_serial.div_reg[quotient][31] [19]),
        .I3(DOADO[20]),
        .I4(\divider_core_serial.div[quotient][30]_i_2_n_0 ),
        .I5(\divider_core_serial.div_reg[quotient][20] [3]),
        .O(\exe_engine_reg[ir][14]_rep_1 [20]));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \divider_core_serial.div[quotient][21]_i_1 
       (.I0(\exe_engine_reg[ir][31]_0 ),
        .I1(\exe_engine_reg[ir][14]_rep_0 ),
        .I2(\divider_core_serial.div_reg[quotient][31] [20]),
        .I3(DOADO[21]),
        .I4(\divider_core_serial.div[quotient][30]_i_2_n_0 ),
        .I5(\divider_core_serial.div_reg[quotient][24] [0]),
        .O(\exe_engine_reg[ir][14]_rep_1 [21]));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \divider_core_serial.div[quotient][22]_i_1 
       (.I0(\exe_engine_reg[ir][31]_0 ),
        .I1(\exe_engine_reg[ir][14]_rep_0 ),
        .I2(\divider_core_serial.div_reg[quotient][31] [21]),
        .I3(DOADO[22]),
        .I4(\divider_core_serial.div[quotient][30]_i_2_n_0 ),
        .I5(\divider_core_serial.div_reg[quotient][24] [1]),
        .O(\exe_engine_reg[ir][14]_rep_1 [22]));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \divider_core_serial.div[quotient][23]_i_1 
       (.I0(\exe_engine_reg[ir][31]_0 ),
        .I1(\exe_engine_reg[ir][14]_rep_0 ),
        .I2(\divider_core_serial.div_reg[quotient][31] [22]),
        .I3(DOADO[23]),
        .I4(\divider_core_serial.div[quotient][30]_i_2_n_0 ),
        .I5(\divider_core_serial.div_reg[quotient][24] [2]),
        .O(\exe_engine_reg[ir][14]_rep_1 [23]));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \divider_core_serial.div[quotient][24]_i_1 
       (.I0(\exe_engine_reg[ir][31]_0 ),
        .I1(\exe_engine_reg[ir][14]_rep_0 ),
        .I2(\divider_core_serial.div_reg[quotient][31] [23]),
        .I3(DOADO[24]),
        .I4(\divider_core_serial.div[quotient][30]_i_2_n_0 ),
        .I5(\divider_core_serial.div_reg[quotient][24] [3]),
        .O(\exe_engine_reg[ir][14]_rep_1 [24]));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \divider_core_serial.div[quotient][25]_i_1 
       (.I0(\exe_engine_reg[ir][31]_0 ),
        .I1(\exe_engine_reg[ir][14]_rep_0 ),
        .I2(\divider_core_serial.div_reg[quotient][31] [24]),
        .I3(DOADO[25]),
        .I4(\divider_core_serial.div[quotient][30]_i_2_n_0 ),
        .I5(\divider_core_serial.div_reg[quotient][28] [0]),
        .O(\exe_engine_reg[ir][14]_rep_1 [25]));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \divider_core_serial.div[quotient][26]_i_1 
       (.I0(\exe_engine_reg[ir][31]_0 ),
        .I1(\exe_engine_reg[ir][14]_rep_0 ),
        .I2(\divider_core_serial.div_reg[quotient][31] [25]),
        .I3(DOADO[26]),
        .I4(\divider_core_serial.div[quotient][30]_i_2_n_0 ),
        .I5(\divider_core_serial.div_reg[quotient][28] [1]),
        .O(\exe_engine_reg[ir][14]_rep_1 [26]));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \divider_core_serial.div[quotient][27]_i_1 
       (.I0(\exe_engine_reg[ir][31]_0 ),
        .I1(\exe_engine_reg[ir][14]_rep_0 ),
        .I2(\divider_core_serial.div_reg[quotient][31] [26]),
        .I3(DOADO[27]),
        .I4(\divider_core_serial.div[quotient][30]_i_2_n_0 ),
        .I5(\divider_core_serial.div_reg[quotient][28] [2]),
        .O(\exe_engine_reg[ir][14]_rep_1 [27]));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \divider_core_serial.div[quotient][28]_i_1 
       (.I0(\exe_engine_reg[ir][31]_0 ),
        .I1(\exe_engine_reg[ir][14]_rep_0 ),
        .I2(\divider_core_serial.div_reg[quotient][31] [27]),
        .I3(DOADO[28]),
        .I4(\divider_core_serial.div[quotient][30]_i_2_n_0 ),
        .I5(\divider_core_serial.div_reg[quotient][28] [3]),
        .O(\exe_engine_reg[ir][14]_rep_1 [28]));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \divider_core_serial.div[quotient][29]_i_1 
       (.I0(\exe_engine_reg[ir][31]_0 ),
        .I1(\exe_engine_reg[ir][14]_rep_0 ),
        .I2(\divider_core_serial.div_reg[quotient][31] [28]),
        .I3(DOADO[29]),
        .I4(\divider_core_serial.div[quotient][30]_i_2_n_0 ),
        .I5(\divider_core_serial.div_reg[quotient][31]_0 [0]),
        .O(\exe_engine_reg[ir][14]_rep_1 [29]));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \divider_core_serial.div[quotient][2]_i_1 
       (.I0(\exe_engine_reg[ir][31]_0 ),
        .I1(\exe_engine_reg[ir][14]_rep_0 ),
        .I2(\divider_core_serial.div_reg[quotient][31] [1]),
        .I3(DOADO[2]),
        .I4(\divider_core_serial.div[quotient][30]_i_2_n_0 ),
        .I5(O[1]),
        .O(\exe_engine_reg[ir][14]_rep_1 [2]));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \divider_core_serial.div[quotient][30]_i_1 
       (.I0(\exe_engine_reg[ir][31]_0 ),
        .I1(\exe_engine_reg[ir][14]_rep_0 ),
        .I2(\divider_core_serial.div_reg[quotient][31] [29]),
        .I3(DOADO[30]),
        .I4(\divider_core_serial.div[quotient][30]_i_2_n_0 ),
        .I5(\divider_core_serial.div_reg[quotient][31]_0 [1]),
        .O(\exe_engine_reg[ir][14]_rep_1 [30]));
  LUT4 #(
    .INIT(16'hE1FF)) 
    \divider_core_serial.div[quotient][30]_i_2 
       (.I0(\exe_engine_reg[ir][14]_rep_0 ),
        .I1(\exe_engine_reg[ir][13]_rep_0 ),
        .I2(Q[0]),
        .I3(DOADO[31]),
        .O(\divider_core_serial.div[quotient][30]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFF4)) 
    \divider_core_serial.div[quotient][31]_i_1 
       (.I0(\exe_engine_reg[ir][31]_0 ),
        .I1(\exe_engine_reg[ir][14]_rep_0 ),
        .I2(cp_valid_1),
        .I3(\divider_core_serial.div_reg[remainder][0] ),
        .O(\exe_engine_reg[ir][14]_rep_2 ));
  LUT6 #(
    .INIT(64'hF4B0F4B0F4B0B0B0)) 
    \divider_core_serial.div[quotient][31]_i_2 
       (.I0(\exe_engine_reg[ir][31]_0 ),
        .I1(\exe_engine_reg[ir][14]_rep_0 ),
        .I2(\divider_core_serial.div_reg[quotient][31] [30]),
        .I3(DOADO[31]),
        .I4(\divider_core_serial.div[quotient][31]_i_4_n_0 ),
        .I5(\divider_core_serial.div_reg[quotient][31]_0 [2]),
        .O(\exe_engine_reg[ir][14]_rep_1 [31]));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFFFFFF)) 
    \divider_core_serial.div[quotient][31]_i_3 
       (.I0(\serial_shifter.shifter[cnt][4]_i_6_n_0 ),
        .I1(\ctrl[alu_cp_alu] ),
        .I2(\ctrl[ir_funct12] [11]),
        .I3(\ctrl[ir_opcode] ),
        .I4(\ctrl[ir_funct12] [10]),
        .I5(\ctrl[ir_funct12] [5]),
        .O(\exe_engine_reg[ir][31]_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \divider_core_serial.div[quotient][31]_i_4 
       (.I0(Q[0]),
        .I1(\exe_engine_reg[ir][13]_rep_0 ),
        .I2(\exe_engine_reg[ir][14]_rep_0 ),
        .O(\divider_core_serial.div[quotient][31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \divider_core_serial.div[quotient][31]_i_6 
       (.I0(\ctrl_reg[alu_cp_alu]__0 ),
        .I1(p_9_in),
        .I2(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I3(p_8_in),
        .O(\ctrl[alu_cp_alu] ));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \divider_core_serial.div[quotient][3]_i_1 
       (.I0(\exe_engine_reg[ir][31]_0 ),
        .I1(\exe_engine_reg[ir][14]_rep_0 ),
        .I2(\divider_core_serial.div_reg[quotient][31] [2]),
        .I3(DOADO[3]),
        .I4(\divider_core_serial.div[quotient][30]_i_2_n_0 ),
        .I5(O[2]),
        .O(\exe_engine_reg[ir][14]_rep_1 [3]));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \divider_core_serial.div[quotient][4]_i_1 
       (.I0(\exe_engine_reg[ir][31]_0 ),
        .I1(\exe_engine_reg[ir][14]_rep_0 ),
        .I2(\divider_core_serial.div_reg[quotient][31] [3]),
        .I3(DOADO[4]),
        .I4(\divider_core_serial.div[quotient][30]_i_2_n_0 ),
        .I5(O[3]),
        .O(\exe_engine_reg[ir][14]_rep_1 [4]));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \divider_core_serial.div[quotient][5]_i_1 
       (.I0(\exe_engine_reg[ir][31]_0 ),
        .I1(\exe_engine_reg[ir][14]_rep_0 ),
        .I2(\divider_core_serial.div_reg[quotient][31] [4]),
        .I3(DOADO[5]),
        .I4(\divider_core_serial.div[quotient][30]_i_2_n_0 ),
        .I5(\divider_core_serial.div_reg[quotient][8] [0]),
        .O(\exe_engine_reg[ir][14]_rep_1 [5]));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \divider_core_serial.div[quotient][6]_i_1 
       (.I0(\exe_engine_reg[ir][31]_0 ),
        .I1(\exe_engine_reg[ir][14]_rep_0 ),
        .I2(\divider_core_serial.div_reg[quotient][31] [5]),
        .I3(DOADO[6]),
        .I4(\divider_core_serial.div[quotient][30]_i_2_n_0 ),
        .I5(\divider_core_serial.div_reg[quotient][8] [1]),
        .O(\exe_engine_reg[ir][14]_rep_1 [6]));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \divider_core_serial.div[quotient][7]_i_1 
       (.I0(\exe_engine_reg[ir][31]_0 ),
        .I1(\exe_engine_reg[ir][14]_rep_0 ),
        .I2(\divider_core_serial.div_reg[quotient][31] [6]),
        .I3(DOADO[7]),
        .I4(\divider_core_serial.div[quotient][30]_i_2_n_0 ),
        .I5(\divider_core_serial.div_reg[quotient][8] [2]),
        .O(\exe_engine_reg[ir][14]_rep_1 [7]));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \divider_core_serial.div[quotient][8]_i_1 
       (.I0(\exe_engine_reg[ir][31]_0 ),
        .I1(\exe_engine_reg[ir][14]_rep_0 ),
        .I2(\divider_core_serial.div_reg[quotient][31] [7]),
        .I3(DOADO[8]),
        .I4(\divider_core_serial.div[quotient][30]_i_2_n_0 ),
        .I5(\divider_core_serial.div_reg[quotient][8] [3]),
        .O(\exe_engine_reg[ir][14]_rep_1 [8]));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \divider_core_serial.div[quotient][9]_i_1 
       (.I0(\exe_engine_reg[ir][31]_0 ),
        .I1(\exe_engine_reg[ir][14]_rep_0 ),
        .I2(\divider_core_serial.div_reg[quotient][31] [8]),
        .I3(DOADO[9]),
        .I4(\divider_core_serial.div[quotient][30]_i_2_n_0 ),
        .I5(\divider_core_serial.div_reg[quotient][12] [0]),
        .O(\exe_engine_reg[ir][14]_rep_1 [9]));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \divider_core_serial.div[rs2_abs][11]_i_2 
       (.I0(DOBDO[31]),
        .I1(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I2(\exe_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[11]),
        .O(\divider_core_serial.div[rs2_abs][11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \divider_core_serial.div[rs2_abs][11]_i_3 
       (.I0(DOBDO[31]),
        .I1(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I2(\exe_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[10]),
        .O(\divider_core_serial.div[rs2_abs][11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \divider_core_serial.div[rs2_abs][11]_i_4 
       (.I0(DOBDO[31]),
        .I1(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I2(\exe_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[9]),
        .O(\divider_core_serial.div[rs2_abs][11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \divider_core_serial.div[rs2_abs][11]_i_5 
       (.I0(DOBDO[31]),
        .I1(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I2(\exe_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[8]),
        .O(\divider_core_serial.div[rs2_abs][11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \divider_core_serial.div[rs2_abs][15]_i_2 
       (.I0(DOBDO[31]),
        .I1(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I2(\exe_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[15]),
        .O(\divider_core_serial.div[rs2_abs][15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \divider_core_serial.div[rs2_abs][15]_i_3 
       (.I0(DOBDO[31]),
        .I1(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I2(\exe_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[14]),
        .O(\divider_core_serial.div[rs2_abs][15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \divider_core_serial.div[rs2_abs][15]_i_4 
       (.I0(DOBDO[31]),
        .I1(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I2(\exe_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[13]),
        .O(\divider_core_serial.div[rs2_abs][15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \divider_core_serial.div[rs2_abs][15]_i_5 
       (.I0(DOBDO[31]),
        .I1(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I2(\exe_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[12]),
        .O(\divider_core_serial.div[rs2_abs][15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \divider_core_serial.div[rs2_abs][19]_i_2 
       (.I0(DOBDO[31]),
        .I1(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I2(\ctrl[ir_funct3] [1]),
        .I3(Q[0]),
        .I4(DOBDO[19]),
        .O(\divider_core_serial.div[rs2_abs][19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \divider_core_serial.div[rs2_abs][19]_i_3 
       (.I0(DOBDO[31]),
        .I1(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I2(\ctrl[ir_funct3] [1]),
        .I3(Q[0]),
        .I4(DOBDO[18]),
        .O(\divider_core_serial.div[rs2_abs][19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \divider_core_serial.div[rs2_abs][19]_i_4 
       (.I0(DOBDO[31]),
        .I1(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I2(\ctrl[ir_funct3] [1]),
        .I3(Q[0]),
        .I4(DOBDO[17]),
        .O(\divider_core_serial.div[rs2_abs][19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \divider_core_serial.div[rs2_abs][19]_i_5 
       (.I0(DOBDO[31]),
        .I1(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I2(\ctrl[ir_funct3] [1]),
        .I3(Q[0]),
        .I4(DOBDO[16]),
        .O(\divider_core_serial.div[rs2_abs][19]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \divider_core_serial.div[rs2_abs][23]_i_2 
       (.I0(DOBDO[31]),
        .I1(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I2(\ctrl[ir_funct3] [1]),
        .I3(Q[0]),
        .I4(DOBDO[23]),
        .O(\divider_core_serial.div[rs2_abs][23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \divider_core_serial.div[rs2_abs][23]_i_3 
       (.I0(DOBDO[31]),
        .I1(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I2(\ctrl[ir_funct3] [1]),
        .I3(Q[0]),
        .I4(DOBDO[22]),
        .O(\divider_core_serial.div[rs2_abs][23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \divider_core_serial.div[rs2_abs][23]_i_4 
       (.I0(DOBDO[31]),
        .I1(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I2(\ctrl[ir_funct3] [1]),
        .I3(Q[0]),
        .I4(DOBDO[21]),
        .O(\divider_core_serial.div[rs2_abs][23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \divider_core_serial.div[rs2_abs][23]_i_5 
       (.I0(DOBDO[31]),
        .I1(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I2(\ctrl[ir_funct3] [1]),
        .I3(Q[0]),
        .I4(DOBDO[20]),
        .O(\divider_core_serial.div[rs2_abs][23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \divider_core_serial.div[rs2_abs][27]_i_2 
       (.I0(DOBDO[31]),
        .I1(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I2(\ctrl[ir_funct3] [1]),
        .I3(Q[0]),
        .I4(DOBDO[27]),
        .O(\divider_core_serial.div[rs2_abs][27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \divider_core_serial.div[rs2_abs][27]_i_3 
       (.I0(DOBDO[31]),
        .I1(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I2(\ctrl[ir_funct3] [1]),
        .I3(Q[0]),
        .I4(DOBDO[26]),
        .O(\divider_core_serial.div[rs2_abs][27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \divider_core_serial.div[rs2_abs][27]_i_4 
       (.I0(DOBDO[31]),
        .I1(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I2(\ctrl[ir_funct3] [1]),
        .I3(Q[0]),
        .I4(DOBDO[25]),
        .O(\divider_core_serial.div[rs2_abs][27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \divider_core_serial.div[rs2_abs][27]_i_5 
       (.I0(DOBDO[31]),
        .I1(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I2(\ctrl[ir_funct3] [1]),
        .I3(Q[0]),
        .I4(DOBDO[24]),
        .O(\divider_core_serial.div[rs2_abs][27]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \divider_core_serial.div[rs2_abs][31]_i_1 
       (.I0(\exe_engine_reg[ir][31]_0 ),
        .I1(\exe_engine_reg[ir][14]_rep__1_1 ),
        .O(E));
  LUT4 #(
    .INIT(16'hAD00)) 
    \divider_core_serial.div[rs2_abs][31]_i_3 
       (.I0(Q[0]),
        .I1(\ctrl[ir_funct3] [1]),
        .I2(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I3(DOBDO[31]),
        .O(\divider_core_serial.div[rs2_abs][31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \divider_core_serial.div[rs2_abs][31]_i_4 
       (.I0(DOBDO[31]),
        .I1(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I2(\ctrl[ir_funct3] [1]),
        .I3(Q[0]),
        .I4(DOBDO[30]),
        .O(\divider_core_serial.div[rs2_abs][31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \divider_core_serial.div[rs2_abs][31]_i_5 
       (.I0(DOBDO[31]),
        .I1(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I2(\ctrl[ir_funct3] [1]),
        .I3(Q[0]),
        .I4(DOBDO[29]),
        .O(\divider_core_serial.div[rs2_abs][31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \divider_core_serial.div[rs2_abs][31]_i_6 
       (.I0(DOBDO[31]),
        .I1(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I2(\ctrl[ir_funct3] [1]),
        .I3(Q[0]),
        .I4(DOBDO[28]),
        .O(\divider_core_serial.div[rs2_abs][31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0288)) 
    \divider_core_serial.div[rs2_abs][3]_i_2 
       (.I0(DOBDO[31]),
        .I1(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I2(\exe_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .O(\neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/p_0_in ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \divider_core_serial.div[rs2_abs][3]_i_3 
       (.I0(DOBDO[31]),
        .I1(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I2(\exe_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[3]),
        .O(\divider_core_serial.div[rs2_abs][3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \divider_core_serial.div[rs2_abs][3]_i_4 
       (.I0(DOBDO[31]),
        .I1(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I2(\exe_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[2]),
        .O(\divider_core_serial.div[rs2_abs][3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \divider_core_serial.div[rs2_abs][3]_i_5 
       (.I0(DOBDO[31]),
        .I1(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I2(\exe_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[1]),
        .O(\divider_core_serial.div[rs2_abs][3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \divider_core_serial.div[rs2_abs][7]_i_2 
       (.I0(DOBDO[31]),
        .I1(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I2(\exe_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[7]),
        .O(\divider_core_serial.div[rs2_abs][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \divider_core_serial.div[rs2_abs][7]_i_3 
       (.I0(DOBDO[31]),
        .I1(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I2(\exe_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[6]),
        .O(\divider_core_serial.div[rs2_abs][7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \divider_core_serial.div[rs2_abs][7]_i_4 
       (.I0(DOBDO[31]),
        .I1(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I2(\exe_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[5]),
        .O(\divider_core_serial.div[rs2_abs][7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \divider_core_serial.div[rs2_abs][7]_i_5 
       (.I0(DOBDO[31]),
        .I1(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I2(\exe_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[4]),
        .O(\divider_core_serial.div[rs2_abs][7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \divider_core_serial.div[sign_mod]_i_2 
       (.I0(DOADO[31]),
        .I1(\exe_engine_reg[ir][13]_rep_0 ),
        .I2(Q[0]),
        .O(sdpram_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hFEEF)) 
    \divider_core_serial.div[sign_mod]_i_3 
       (.I0(Q[0]),
        .I1(\exe_engine_reg[ir][13]_rep_0 ),
        .I2(DOADO[31]),
        .I3(DOBDO[31]),
        .O(\exe_engine_reg[ir][12]_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[rs2_abs][11]_i_1 
       (.CI(\divider_core_serial.div_reg[rs2_abs][7]_i_1_n_0 ),
        .CO({\divider_core_serial.div_reg[rs2_abs][11]_i_1_n_0 ,\divider_core_serial.div_reg[rs2_abs][11]_i_1_n_1 ,\divider_core_serial.div_reg[rs2_abs][11]_i_1_n_2 ,\divider_core_serial.div_reg[rs2_abs][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\exe_engine_reg[ir][12]_3 [11:8]),
        .S({\divider_core_serial.div[rs2_abs][11]_i_2_n_0 ,\divider_core_serial.div[rs2_abs][11]_i_3_n_0 ,\divider_core_serial.div[rs2_abs][11]_i_4_n_0 ,\divider_core_serial.div[rs2_abs][11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[rs2_abs][15]_i_1 
       (.CI(\divider_core_serial.div_reg[rs2_abs][11]_i_1_n_0 ),
        .CO({\divider_core_serial.div_reg[rs2_abs][15]_i_1_n_0 ,\divider_core_serial.div_reg[rs2_abs][15]_i_1_n_1 ,\divider_core_serial.div_reg[rs2_abs][15]_i_1_n_2 ,\divider_core_serial.div_reg[rs2_abs][15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\exe_engine_reg[ir][12]_3 [15:12]),
        .S({\divider_core_serial.div[rs2_abs][15]_i_2_n_0 ,\divider_core_serial.div[rs2_abs][15]_i_3_n_0 ,\divider_core_serial.div[rs2_abs][15]_i_4_n_0 ,\divider_core_serial.div[rs2_abs][15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[rs2_abs][19]_i_1 
       (.CI(\divider_core_serial.div_reg[rs2_abs][15]_i_1_n_0 ),
        .CO({\divider_core_serial.div_reg[rs2_abs][19]_i_1_n_0 ,\divider_core_serial.div_reg[rs2_abs][19]_i_1_n_1 ,\divider_core_serial.div_reg[rs2_abs][19]_i_1_n_2 ,\divider_core_serial.div_reg[rs2_abs][19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\exe_engine_reg[ir][12]_3 [19:16]),
        .S({\divider_core_serial.div[rs2_abs][19]_i_2_n_0 ,\divider_core_serial.div[rs2_abs][19]_i_3_n_0 ,\divider_core_serial.div[rs2_abs][19]_i_4_n_0 ,\divider_core_serial.div[rs2_abs][19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[rs2_abs][23]_i_1 
       (.CI(\divider_core_serial.div_reg[rs2_abs][19]_i_1_n_0 ),
        .CO({\divider_core_serial.div_reg[rs2_abs][23]_i_1_n_0 ,\divider_core_serial.div_reg[rs2_abs][23]_i_1_n_1 ,\divider_core_serial.div_reg[rs2_abs][23]_i_1_n_2 ,\divider_core_serial.div_reg[rs2_abs][23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\exe_engine_reg[ir][12]_3 [23:20]),
        .S({\divider_core_serial.div[rs2_abs][23]_i_2_n_0 ,\divider_core_serial.div[rs2_abs][23]_i_3_n_0 ,\divider_core_serial.div[rs2_abs][23]_i_4_n_0 ,\divider_core_serial.div[rs2_abs][23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[rs2_abs][27]_i_1 
       (.CI(\divider_core_serial.div_reg[rs2_abs][23]_i_1_n_0 ),
        .CO({\divider_core_serial.div_reg[rs2_abs][27]_i_1_n_0 ,\divider_core_serial.div_reg[rs2_abs][27]_i_1_n_1 ,\divider_core_serial.div_reg[rs2_abs][27]_i_1_n_2 ,\divider_core_serial.div_reg[rs2_abs][27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\exe_engine_reg[ir][12]_3 [27:24]),
        .S({\divider_core_serial.div[rs2_abs][27]_i_2_n_0 ,\divider_core_serial.div[rs2_abs][27]_i_3_n_0 ,\divider_core_serial.div[rs2_abs][27]_i_4_n_0 ,\divider_core_serial.div[rs2_abs][27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[rs2_abs][31]_i_2 
       (.CI(\divider_core_serial.div_reg[rs2_abs][27]_i_1_n_0 ),
        .CO({\NLW_divider_core_serial.div_reg[rs2_abs][31]_i_2_CO_UNCONNECTED [3],\divider_core_serial.div_reg[rs2_abs][31]_i_2_n_1 ,\divider_core_serial.div_reg[rs2_abs][31]_i_2_n_2 ,\divider_core_serial.div_reg[rs2_abs][31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\exe_engine_reg[ir][12]_3 [31:28]),
        .S({\divider_core_serial.div[rs2_abs][31]_i_3_n_0 ,\divider_core_serial.div[rs2_abs][31]_i_4_n_0 ,\divider_core_serial.div[rs2_abs][31]_i_5_n_0 ,\divider_core_serial.div[rs2_abs][31]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[rs2_abs][3]_i_1 
       (.CI(1'b0),
        .CO({\divider_core_serial.div_reg[rs2_abs][3]_i_1_n_0 ,\divider_core_serial.div_reg[rs2_abs][3]_i_1_n_1 ,\divider_core_serial.div_reg[rs2_abs][3]_i_1_n_2 ,\divider_core_serial.div_reg[rs2_abs][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/p_0_in }),
        .O(\exe_engine_reg[ir][12]_3 [3:0]),
        .S({\divider_core_serial.div[rs2_abs][3]_i_3_n_0 ,\divider_core_serial.div[rs2_abs][3]_i_4_n_0 ,\divider_core_serial.div[rs2_abs][3]_i_5_n_0 ,S}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[rs2_abs][7]_i_1 
       (.CI(\divider_core_serial.div_reg[rs2_abs][3]_i_1_n_0 ),
        .CO({\divider_core_serial.div_reg[rs2_abs][7]_i_1_n_0 ,\divider_core_serial.div_reg[rs2_abs][7]_i_1_n_1 ,\divider_core_serial.div_reg[rs2_abs][7]_i_1_n_2 ,\divider_core_serial.div_reg[rs2_abs][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\exe_engine_reg[ir][12]_3 [7:4]),
        .S({\divider_core_serial.div[rs2_abs][7]_i_2_n_0 ,\divider_core_serial.div[rs2_abs][7]_i_3_n_0 ,\divider_core_serial.div[rs2_abs][7]_i_4_n_0 ,\divider_core_serial.div[rs2_abs][7]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'h0004)) 
    \exe_engine[ir][31]_i_1 
       (.I0(\FSM_sequential_exe_engine_reg[state][2]_2 ),
        .I1(\exe_engine_reg[ir][13]_rep__0_4 ),
        .I2(\trap_ctrl_reg[env_pending]__0 ),
        .I3(\exe_engine[ir][31]_i_3_n_0 ),
        .O(\exe_engine_nxt[ir] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \exe_engine[ir][31]_i_3 
       (.I0(p_8_in),
        .I1(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I2(p_9_in),
        .I3(p_7_in),
        .I4(p_6_in),
        .I5(\trap_ctrl[cause][2]_i_3_n_0 ),
        .O(\exe_engine[ir][31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \exe_engine[pc2][10]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][10] ),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .I2(\csr[mstatus_mpie]_i_4_n_0 ),
        .I3(\csr_reg[mepc] [10]),
        .I4(alu_add[10]),
        .I5(\exe_engine[pc2][31]_i_3_n_0 ),
        .O(\exe_engine_nxt[pc2]0_in [10]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \exe_engine[pc2][11]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][11] ),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .I2(\csr[mstatus_mpie]_i_4_n_0 ),
        .I3(\csr_reg[mepc] [11]),
        .I4(alu_add[11]),
        .I5(\exe_engine[pc2][31]_i_3_n_0 ),
        .O(\exe_engine_nxt[pc2]0_in [11]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \exe_engine[pc2][12]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][12] ),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .I2(\csr[mstatus_mpie]_i_4_n_0 ),
        .I3(\csr_reg[mepc] [12]),
        .I4(alu_add[12]),
        .I5(\exe_engine[pc2][31]_i_3_n_0 ),
        .O(\exe_engine_nxt[pc2]0_in [12]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \exe_engine[pc2][13]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][13] ),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .I2(\csr[mstatus_mpie]_i_4_n_0 ),
        .I3(\csr_reg[mepc] [13]),
        .I4(alu_add[13]),
        .I5(\exe_engine[pc2][31]_i_3_n_0 ),
        .O(\exe_engine_nxt[pc2]0_in [13]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \exe_engine[pc2][14]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][14] ),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .I2(\csr[mstatus_mpie]_i_4_n_0 ),
        .I3(\csr_reg[mepc] [14]),
        .I4(alu_add[14]),
        .I5(\exe_engine[pc2][31]_i_3_n_0 ),
        .O(\exe_engine_nxt[pc2]0_in [14]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \exe_engine[pc2][15]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][15] ),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .I2(\csr[mstatus_mpie]_i_4_n_0 ),
        .I3(\csr_reg[mepc] [15]),
        .I4(alu_add[15]),
        .I5(\exe_engine[pc2][31]_i_3_n_0 ),
        .O(\exe_engine_nxt[pc2]0_in [15]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \exe_engine[pc2][16]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][16] ),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .I2(\csr[mstatus_mpie]_i_4_n_0 ),
        .I3(\csr_reg[mepc] [16]),
        .I4(alu_add[16]),
        .I5(\exe_engine[pc2][31]_i_3_n_0 ),
        .O(\exe_engine_nxt[pc2]0_in [16]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \exe_engine[pc2][17]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][17] ),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .I2(\csr[mstatus_mpie]_i_4_n_0 ),
        .I3(\csr_reg[mepc] [17]),
        .I4(alu_add[17]),
        .I5(\exe_engine[pc2][31]_i_3_n_0 ),
        .O(\exe_engine_nxt[pc2]0_in [17]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \exe_engine[pc2][18]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][18] ),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .I2(\csr[mstatus_mpie]_i_4_n_0 ),
        .I3(\csr_reg[mepc] [18]),
        .I4(alu_add[18]),
        .I5(\exe_engine[pc2][31]_i_3_n_0 ),
        .O(\exe_engine_nxt[pc2]0_in [18]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \exe_engine[pc2][19]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][19] ),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .I2(\csr[mstatus_mpie]_i_4_n_0 ),
        .I3(\csr_reg[mepc] [19]),
        .I4(alu_add[19]),
        .I5(\exe_engine[pc2][31]_i_3_n_0 ),
        .O(\exe_engine_nxt[pc2]0_in [19]));
  LUT6 #(
    .INIT(64'hF1E4FDFFF0E0E0F0)) 
    \exe_engine[pc2][1]_i_1 
       (.I0(\exe_engine_reg[state] [3]),
        .I1(\exe_engine_reg[state] [0]),
        .I2(alu_add[1]),
        .I3(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I4(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I5(\csr_reg[mepc] [1]),
        .O(\exe_engine_nxt[pc2]0_in [1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \exe_engine[pc2][20]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][20] ),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .I2(\csr[mstatus_mpie]_i_4_n_0 ),
        .I3(\csr_reg[mepc] [20]),
        .I4(alu_add[20]),
        .I5(\exe_engine[pc2][31]_i_3_n_0 ),
        .O(\exe_engine_nxt[pc2]0_in [20]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \exe_engine[pc2][21]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][21] ),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .I2(\csr[mstatus_mpie]_i_4_n_0 ),
        .I3(\csr_reg[mepc] [21]),
        .I4(alu_add[21]),
        .I5(\exe_engine[pc2][31]_i_3_n_0 ),
        .O(\exe_engine_nxt[pc2]0_in [21]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \exe_engine[pc2][22]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][22] ),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .I2(\csr[mstatus_mpie]_i_4_n_0 ),
        .I3(\csr_reg[mepc] [22]),
        .I4(alu_add[22]),
        .I5(\exe_engine[pc2][31]_i_3_n_0 ),
        .O(\exe_engine_nxt[pc2]0_in [22]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \exe_engine[pc2][23]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][23] ),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .I2(\csr[mstatus_mpie]_i_4_n_0 ),
        .I3(\csr_reg[mepc] [23]),
        .I4(alu_add[23]),
        .I5(\exe_engine[pc2][31]_i_3_n_0 ),
        .O(\exe_engine_nxt[pc2]0_in [23]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \exe_engine[pc2][24]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][24] ),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .I2(\csr[mstatus_mpie]_i_4_n_0 ),
        .I3(\csr_reg[mepc] [24]),
        .I4(alu_add[24]),
        .I5(\exe_engine[pc2][31]_i_3_n_0 ),
        .O(\exe_engine_nxt[pc2]0_in [24]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \exe_engine[pc2][25]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][25] ),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .I2(\csr[mstatus_mpie]_i_4_n_0 ),
        .I3(\csr_reg[mepc] [25]),
        .I4(alu_add[25]),
        .I5(\exe_engine[pc2][31]_i_3_n_0 ),
        .O(\exe_engine_nxt[pc2]0_in [25]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \exe_engine[pc2][26]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][26] ),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .I2(\csr[mstatus_mpie]_i_4_n_0 ),
        .I3(\csr_reg[mepc] [26]),
        .I4(alu_add[26]),
        .I5(\exe_engine[pc2][31]_i_3_n_0 ),
        .O(\exe_engine_nxt[pc2]0_in [26]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \exe_engine[pc2][27]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][27] ),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .I2(\csr[mstatus_mpie]_i_4_n_0 ),
        .I3(\csr_reg[mepc] [27]),
        .I4(alu_add[27]),
        .I5(\exe_engine[pc2][31]_i_3_n_0 ),
        .O(\exe_engine_nxt[pc2]0_in [27]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \exe_engine[pc2][28]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][28] ),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .I2(\csr[mstatus_mpie]_i_4_n_0 ),
        .I3(\csr_reg[mepc] [28]),
        .I4(alu_add[28]),
        .I5(\exe_engine[pc2][31]_i_3_n_0 ),
        .O(\exe_engine_nxt[pc2]0_in [28]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \exe_engine[pc2][29]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][29] ),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .I2(\csr[mstatus_mpie]_i_4_n_0 ),
        .I3(\csr_reg[mepc] [29]),
        .I4(alu_add[29]),
        .I5(\exe_engine[pc2][31]_i_3_n_0 ),
        .O(\exe_engine_nxt[pc2]0_in [29]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \exe_engine[pc2][2]_i_1 
       (.I0(\csr_reg[mepc] [2]),
        .I1(\csr[mstatus_mpie]_i_4_n_0 ),
        .I2(\exe_engine[pc2][31]_i_3_n_0 ),
        .I3(alu_add[2]),
        .I4(\exe_engine[pc2][2]_i_2_n_0 ),
        .O(\exe_engine_nxt[pc2]0_in [2]));
  LUT5 #(
    .INIT(32'h0000CAAA)) 
    \exe_engine[pc2][2]_i_2 
       (.I0(\csr_reg[mtvec_n_0_][2] ),
        .I1(\trap_ctrl_reg[cause_n_0_][0] ),
        .I2(p_0_in122_in),
        .I3(\csr_reg[mtvec_n_0_][0] ),
        .I4(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .O(\exe_engine[pc2][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \exe_engine[pc2][30]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][30] ),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .I2(\csr[mstatus_mpie]_i_4_n_0 ),
        .I3(\csr_reg[mepc] [30]),
        .I4(alu_add[30]),
        .I5(\exe_engine[pc2][31]_i_3_n_0 ),
        .O(\exe_engine_nxt[pc2]0_in [30]));
  LUT5 #(
    .INIT(32'h50000D50)) 
    \exe_engine[pc2][31]_i_1 
       (.I0(\exe_engine_reg[state] [3]),
        .I1(\FSM_sequential_exe_engine[state][0]_i_5_n_0 ),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I3(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I4(\exe_engine_reg[state] [0]),
        .O(\exe_engine[pc2][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \exe_engine[pc2][31]_i_2 
       (.I0(\csr_reg[mtvec_n_0_][31] ),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .I2(\csr[mstatus_mpie]_i_4_n_0 ),
        .I3(\csr_reg[mepc] [31]),
        .I4(alu_add[31]),
        .I5(\exe_engine[pc2][31]_i_3_n_0 ),
        .O(\exe_engine_nxt[pc2]0_in [31]));
  LUT4 #(
    .INIT(16'hFFF9)) 
    \exe_engine[pc2][31]_i_3 
       (.I0(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\exe_engine_reg[state] [3]),
        .I3(\exe_engine_reg[state] [0]),
        .O(\exe_engine[pc2][31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \exe_engine[pc2][3]_i_1 
       (.I0(\csr_reg[mepc] [3]),
        .I1(\csr[mstatus_mpie]_i_4_n_0 ),
        .I2(\exe_engine[pc2][31]_i_3_n_0 ),
        .I3(alu_add[3]),
        .I4(\exe_engine[pc2][3]_i_2_n_0 ),
        .O(\exe_engine_nxt[pc2]0_in [3]));
  LUT5 #(
    .INIT(32'h0000CAAA)) 
    \exe_engine[pc2][3]_i_2 
       (.I0(\csr_reg[mtvec_n_0_][3] ),
        .I1(\trap_ctrl_reg[cause_n_0_][1] ),
        .I2(p_0_in122_in),
        .I3(\csr_reg[mtvec_n_0_][0] ),
        .I4(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .O(\exe_engine[pc2][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \exe_engine[pc2][4]_i_1 
       (.I0(\csr_reg[mepc] [4]),
        .I1(\csr[mstatus_mpie]_i_4_n_0 ),
        .I2(\exe_engine[pc2][31]_i_3_n_0 ),
        .I3(alu_add[4]),
        .I4(\exe_engine[pc2][4]_i_2_n_0 ),
        .O(\exe_engine_nxt[pc2]0_in [4]));
  LUT5 #(
    .INIT(32'h0000CAAA)) 
    \exe_engine[pc2][4]_i_2 
       (.I0(\csr_reg[mtvec_n_0_][4] ),
        .I1(\trap_ctrl_reg[cause_n_0_][2] ),
        .I2(p_0_in122_in),
        .I3(\csr_reg[mtvec_n_0_][0] ),
        .I4(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .O(\exe_engine[pc2][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \exe_engine[pc2][5]_i_1 
       (.I0(\csr_reg[mepc] [5]),
        .I1(\csr[mstatus_mpie]_i_4_n_0 ),
        .I2(\exe_engine[pc2][31]_i_3_n_0 ),
        .I3(alu_add[5]),
        .I4(\exe_engine[pc2][5]_i_2_n_0 ),
        .O(\exe_engine_nxt[pc2]0_in [5]));
  LUT5 #(
    .INIT(32'h0000CAAA)) 
    \exe_engine[pc2][5]_i_2 
       (.I0(\csr_reg[mtvec_n_0_][5] ),
        .I1(\trap_ctrl_reg[cause_n_0_][3] ),
        .I2(p_0_in122_in),
        .I3(\csr_reg[mtvec_n_0_][0] ),
        .I4(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .O(\exe_engine[pc2][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \exe_engine[pc2][6]_i_1 
       (.I0(\csr_reg[mepc] [6]),
        .I1(\csr[mstatus_mpie]_i_4_n_0 ),
        .I2(\exe_engine[pc2][31]_i_3_n_0 ),
        .I3(alu_add[6]),
        .I4(\exe_engine[pc2][6]_i_2_n_0 ),
        .O(\exe_engine_nxt[pc2]0_in [6]));
  LUT5 #(
    .INIT(32'h0000CAAA)) 
    \exe_engine[pc2][6]_i_2 
       (.I0(\csr_reg[mtvec_n_0_][6] ),
        .I1(\trap_ctrl_reg[cause_n_0_][4] ),
        .I2(p_0_in122_in),
        .I3(\csr_reg[mtvec_n_0_][0] ),
        .I4(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .O(\exe_engine[pc2][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \exe_engine[pc2][7]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][7] ),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .I2(\csr[mstatus_mpie]_i_4_n_0 ),
        .I3(\csr_reg[mepc] [7]),
        .I4(alu_add[7]),
        .I5(\exe_engine[pc2][31]_i_3_n_0 ),
        .O(\exe_engine_nxt[pc2]0_in [7]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \exe_engine[pc2][8]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][8] ),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .I2(\csr[mstatus_mpie]_i_4_n_0 ),
        .I3(\csr_reg[mepc] [8]),
        .I4(alu_add[8]),
        .I5(\exe_engine[pc2][31]_i_3_n_0 ),
        .O(\exe_engine_nxt[pc2]0_in [8]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \exe_engine[pc2][9]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][9] ),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .I2(\csr[mstatus_mpie]_i_4_n_0 ),
        .I3(\csr_reg[mepc] [9]),
        .I4(alu_add[9]),
        .I5(\exe_engine[pc2][31]_i_3_n_0 ),
        .O(\exe_engine_nxt[pc2]0_in [9]));
  LUT5 #(
    .INIT(32'h10000000)) 
    \exe_engine[ra][10]_i_1 
       (.I0(\exe_engine_reg[state] [0]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\exe_engine_reg[state] [3]),
        .I4(\exe_engine_reg[pc2][31]_0 [9]),
        .O(\exe_engine_nxt[ra] [10]));
  LUT5 #(
    .INIT(32'h10000000)) 
    \exe_engine[ra][11]_i_1 
       (.I0(\exe_engine_reg[state] [0]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\exe_engine_reg[state] [3]),
        .I4(\exe_engine_reg[pc2][31]_0 [10]),
        .O(\exe_engine_nxt[ra] [11]));
  LUT5 #(
    .INIT(32'h10000000)) 
    \exe_engine[ra][12]_i_1 
       (.I0(\exe_engine_reg[state] [0]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\exe_engine_reg[state] [3]),
        .I4(\exe_engine_reg[pc2][31]_0 [11]),
        .O(\exe_engine_nxt[ra] [12]));
  LUT5 #(
    .INIT(32'h10000000)) 
    \exe_engine[ra][13]_i_1 
       (.I0(\exe_engine_reg[state] [0]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\exe_engine_reg[state] [3]),
        .I4(\exe_engine_reg[pc2][31]_0 [12]),
        .O(\exe_engine_nxt[ra] [13]));
  LUT5 #(
    .INIT(32'h10000000)) 
    \exe_engine[ra][14]_i_1 
       (.I0(\exe_engine_reg[state] [0]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\exe_engine_reg[state] [3]),
        .I4(\exe_engine_reg[pc2][31]_0 [13]),
        .O(\exe_engine_nxt[ra] [14]));
  LUT5 #(
    .INIT(32'h10000000)) 
    \exe_engine[ra][15]_i_1 
       (.I0(\exe_engine_reg[state] [0]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\exe_engine_reg[state] [3]),
        .I4(\exe_engine_reg[pc2][31]_0 [14]),
        .O(\exe_engine_nxt[ra] [15]));
  LUT5 #(
    .INIT(32'h10000000)) 
    \exe_engine[ra][16]_i_1 
       (.I0(\exe_engine_reg[state] [0]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\exe_engine_reg[state] [3]),
        .I4(\exe_engine_reg[pc2][31]_0 [15]),
        .O(\exe_engine_nxt[ra] [16]));
  LUT5 #(
    .INIT(32'h10000000)) 
    \exe_engine[ra][17]_i_1 
       (.I0(\exe_engine_reg[state] [0]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\exe_engine_reg[state] [3]),
        .I4(\exe_engine_reg[pc2][31]_0 [16]),
        .O(\exe_engine_nxt[ra] [17]));
  LUT5 #(
    .INIT(32'h10000000)) 
    \exe_engine[ra][18]_i_1 
       (.I0(\exe_engine_reg[state] [0]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\exe_engine_reg[state] [3]),
        .I4(\exe_engine_reg[pc2][31]_0 [17]),
        .O(\exe_engine_nxt[ra] [18]));
  LUT5 #(
    .INIT(32'h10000000)) 
    \exe_engine[ra][19]_i_1 
       (.I0(\exe_engine_reg[state] [0]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\exe_engine_reg[state] [3]),
        .I4(\exe_engine_reg[pc2][31]_0 [18]),
        .O(\exe_engine_nxt[ra] [19]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \exe_engine[ra][1]_i_1 
       (.I0(\exe_engine_reg[state] [0]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\exe_engine_reg[state] [3]),
        .I4(\exe_engine_reg[pc2][31]_0 [0]),
        .O(\exe_engine_nxt[ra] [1]));
  LUT5 #(
    .INIT(32'h10000000)) 
    \exe_engine[ra][20]_i_1 
       (.I0(\exe_engine_reg[state] [0]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\exe_engine_reg[state] [3]),
        .I4(\exe_engine_reg[pc2][31]_0 [19]),
        .O(\exe_engine_nxt[ra] [20]));
  LUT5 #(
    .INIT(32'h10000000)) 
    \exe_engine[ra][21]_i_1 
       (.I0(\exe_engine_reg[state] [0]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\exe_engine_reg[state] [3]),
        .I4(\exe_engine_reg[pc2][31]_0 [20]),
        .O(\exe_engine_nxt[ra] [21]));
  LUT5 #(
    .INIT(32'h10000000)) 
    \exe_engine[ra][22]_i_1 
       (.I0(\exe_engine_reg[state] [0]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\exe_engine_reg[state] [3]),
        .I4(\exe_engine_reg[pc2][31]_0 [21]),
        .O(\exe_engine_nxt[ra] [22]));
  LUT5 #(
    .INIT(32'h10000000)) 
    \exe_engine[ra][23]_i_1 
       (.I0(\exe_engine_reg[state] [0]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\exe_engine_reg[state] [3]),
        .I4(\exe_engine_reg[pc2][31]_0 [22]),
        .O(\exe_engine_nxt[ra] [23]));
  LUT5 #(
    .INIT(32'h10000000)) 
    \exe_engine[ra][24]_i_1 
       (.I0(\exe_engine_reg[state] [0]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\exe_engine_reg[state] [3]),
        .I4(\exe_engine_reg[pc2][31]_0 [23]),
        .O(\exe_engine_nxt[ra] [24]));
  LUT5 #(
    .INIT(32'h10000000)) 
    \exe_engine[ra][25]_i_1 
       (.I0(\exe_engine_reg[state] [0]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\exe_engine_reg[state] [3]),
        .I4(\exe_engine_reg[pc2][31]_0 [24]),
        .O(\exe_engine_nxt[ra] [25]));
  LUT5 #(
    .INIT(32'h10000000)) 
    \exe_engine[ra][26]_i_1 
       (.I0(\exe_engine_reg[state] [0]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\exe_engine_reg[state] [3]),
        .I4(\exe_engine_reg[pc2][31]_0 [25]),
        .O(\exe_engine_nxt[ra] [26]));
  LUT5 #(
    .INIT(32'h10000000)) 
    \exe_engine[ra][27]_i_1 
       (.I0(\exe_engine_reg[state] [0]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\exe_engine_reg[state] [3]),
        .I4(\exe_engine_reg[pc2][31]_0 [26]),
        .O(\exe_engine_nxt[ra] [27]));
  LUT5 #(
    .INIT(32'h10000000)) 
    \exe_engine[ra][28]_i_1 
       (.I0(\exe_engine_reg[state] [0]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\exe_engine_reg[state] [3]),
        .I4(\exe_engine_reg[pc2][31]_0 [27]),
        .O(\exe_engine_nxt[ra] [28]));
  LUT5 #(
    .INIT(32'h10000000)) 
    \exe_engine[ra][29]_i_1 
       (.I0(\exe_engine_reg[state] [0]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\exe_engine_reg[state] [3]),
        .I4(\exe_engine_reg[pc2][31]_0 [28]),
        .O(\exe_engine_nxt[ra] [29]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \exe_engine[ra][2]_i_1 
       (.I0(\exe_engine_reg[state] [0]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\exe_engine_reg[state] [3]),
        .I4(\exe_engine_reg[pc2][31]_0 [1]),
        .O(\exe_engine_nxt[ra] [2]));
  LUT5 #(
    .INIT(32'h10000000)) 
    \exe_engine[ra][30]_i_1 
       (.I0(\exe_engine_reg[state] [0]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\exe_engine_reg[state] [3]),
        .I4(\exe_engine_reg[pc2][31]_0 [29]),
        .O(\exe_engine_nxt[ra] [30]));
  LUT5 #(
    .INIT(32'h10000000)) 
    \exe_engine[ra][31]_i_1 
       (.I0(\exe_engine_reg[state] [0]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\exe_engine_reg[state] [3]),
        .I4(\exe_engine_reg[pc2][31]_0 [30]),
        .O(\exe_engine_nxt[ra] [31]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \exe_engine[ra][3]_i_1 
       (.I0(\exe_engine_reg[state] [0]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\exe_engine_reg[state] [3]),
        .I4(\exe_engine_reg[pc2][31]_0 [2]),
        .O(\exe_engine_nxt[ra] [3]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \exe_engine[ra][4]_i_1 
       (.I0(\exe_engine_reg[state] [0]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\exe_engine_reg[state] [3]),
        .I4(\exe_engine_reg[pc2][31]_0 [3]),
        .O(\exe_engine_nxt[ra] [4]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \exe_engine[ra][5]_i_1 
       (.I0(\exe_engine_reg[state] [0]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\exe_engine_reg[state] [3]),
        .I4(\exe_engine_reg[pc2][31]_0 [4]),
        .O(\exe_engine_nxt[ra] [5]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \exe_engine[ra][6]_i_1 
       (.I0(\exe_engine_reg[state] [0]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\exe_engine_reg[state] [3]),
        .I4(\exe_engine_reg[pc2][31]_0 [5]),
        .O(\exe_engine_nxt[ra] [6]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \exe_engine[ra][7]_i_1 
       (.I0(\exe_engine_reg[state] [0]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\exe_engine_reg[state] [3]),
        .I4(\exe_engine_reg[pc2][31]_0 [6]),
        .O(\exe_engine_nxt[ra] [7]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \exe_engine[ra][8]_i_1 
       (.I0(\exe_engine_reg[state] [0]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\exe_engine_reg[state] [3]),
        .I4(\exe_engine_reg[pc2][31]_0 [7]),
        .O(\exe_engine_nxt[ra] [8]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \exe_engine[ra][9]_i_1 
       (.I0(\exe_engine_reg[state] [0]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\exe_engine_reg[state] [3]),
        .I4(\exe_engine_reg[pc2][31]_0 [8]),
        .O(\exe_engine_nxt[ra] [9]));
  FDCE \exe_engine_reg[ir][0] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(rdata_o[0]),
        .Q(\exe_engine_reg[ir_n_0_][0] ));
  FDCE \exe_engine_reg[ir][10] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(rdata_o[10]),
        .Q(\ctrl[rf_rd] [3]));
  FDCE \exe_engine_reg[ir][11] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(rdata_o[11]),
        .Q(\ctrl[rf_rd] [4]));
  FDCE \exe_engine_reg[ir][12] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(rdata_o[12]),
        .Q(Q[0]));
  (* ORIG_CELL_NAME = "exe_engine_reg[ir][13]" *) 
  FDCE \exe_engine_reg[ir][13] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(rdata_o[13]),
        .Q(\ctrl[ir_funct3] [1]));
  (* ORIG_CELL_NAME = "exe_engine_reg[ir][13]" *) 
  FDCE \exe_engine_reg[ir][13]_rep 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(rdata_o[13]),
        .Q(\exe_engine_reg[ir][13]_rep_0 ));
  (* ORIG_CELL_NAME = "exe_engine_reg[ir][13]" *) 
  FDCE \exe_engine_reg[ir][13]_rep__0 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(rdata_o[13]),
        .Q(\exe_engine_reg[ir][13]_rep__0_0 ));
  (* ORIG_CELL_NAME = "exe_engine_reg[ir][14]" *) 
  FDCE \exe_engine_reg[ir][14] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(rdata_o[14]),
        .Q(\ctrl[ir_funct3] [2]));
  (* ORIG_CELL_NAME = "exe_engine_reg[ir][14]" *) 
  FDCE \exe_engine_reg[ir][14]_rep 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(rdata_o[14]),
        .Q(\exe_engine_reg[ir][14]_rep_0 ));
  (* ORIG_CELL_NAME = "exe_engine_reg[ir][14]" *) 
  FDCE \exe_engine_reg[ir][14]_rep__0 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(rdata_o[14]),
        .Q(\exe_engine_reg[ir][14]_rep__0_0 ));
  (* ORIG_CELL_NAME = "exe_engine_reg[ir][14]" *) 
  FDCE \exe_engine_reg[ir][14]_rep__1 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(rdata_o[14]),
        .Q(\exe_engine_reg[ir][14]_rep__1_1 ));
  (* ORIG_CELL_NAME = "exe_engine_reg[ir][14]" *) 
  FDCE \exe_engine_reg[ir][14]_rep__2 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(rdata_o[14]),
        .Q(\exe_engine_reg[ir][14]_rep__2_1 ));
  FDCE \exe_engine_reg[ir][15] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(rdata_o[15]),
        .Q(\ctrl[rf_rs1] [0]));
  FDCE \exe_engine_reg[ir][16] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[ir][31]_1 [0]),
        .Q(\ctrl[rf_rs1] [1]));
  FDCE \exe_engine_reg[ir][17] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[ir][31]_1 [1]),
        .Q(\ctrl[rf_rs1] [2]));
  FDCE \exe_engine_reg[ir][18] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[ir][31]_1 [2]),
        .Q(\ctrl[rf_rs1] [3]));
  FDCE \exe_engine_reg[ir][19] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[ir][31]_1 [3]),
        .Q(\ctrl[rf_rs1] [4]));
  FDCE \exe_engine_reg[ir][1] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(rdata_o[1]),
        .Q(\exe_engine_reg[ir_n_0_][1] ));
  FDCE \exe_engine_reg[ir][20] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[ir][31]_1 [4]),
        .Q(Q[1]));
  FDCE \exe_engine_reg[ir][21] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[ir][31]_1 [5]),
        .Q(Q[2]));
  FDCE \exe_engine_reg[ir][22] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[ir][31]_1 [6]),
        .Q(Q[3]));
  FDCE \exe_engine_reg[ir][23] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[ir][31]_1 [7]),
        .Q(Q[4]));
  FDCE \exe_engine_reg[ir][24] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[ir][31]_1 [8]),
        .Q(Q[5]));
  FDCE \exe_engine_reg[ir][25] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[ir][31]_1 [9]),
        .Q(\ctrl[ir_funct12] [5]));
  FDCE \exe_engine_reg[ir][26] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[ir][31]_1 [10]),
        .Q(\ctrl[ir_funct12] [6]));
  FDCE \exe_engine_reg[ir][27] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[ir][31]_1 [11]),
        .Q(\ctrl[ir_funct12] [7]));
  FDCE \exe_engine_reg[ir][28] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[ir][31]_1 [12]),
        .Q(\ctrl[ir_funct12] [8]));
  FDCE \exe_engine_reg[ir][29] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[ir][31]_1 [13]),
        .Q(\ctrl[ir_funct12] [9]));
  FDCE \exe_engine_reg[ir][2] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(rdata_o[2]),
        .Q(\exe_engine_reg[ir_n_0_][2] ));
  FDCE \exe_engine_reg[ir][30] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[ir][31]_1 [14]),
        .Q(\ctrl[ir_funct12] [10]));
  FDCE \exe_engine_reg[ir][31] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[ir][31]_1 [15]),
        .Q(\ctrl[ir_funct12] [11]));
  FDCE \exe_engine_reg[ir][3] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(rdata_o[3]),
        .Q(\exe_engine_reg[ir_n_0_][3] ));
  FDCE \exe_engine_reg[ir][4] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(rdata_o[4]),
        .Q(\exe_engine_reg[ir_n_0_][4] ));
  FDCE \exe_engine_reg[ir][5] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(rdata_o[5]),
        .Q(\ctrl[ir_opcode] ));
  FDCE \exe_engine_reg[ir][6] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(rdata_o[6]),
        .Q(\exe_engine_reg[ir_n_0_][6] ));
  FDCE \exe_engine_reg[ir][7] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(rdata_o[7]),
        .Q(\ctrl[rf_rd] [0]));
  FDCE \exe_engine_reg[ir][8] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(rdata_o[8]),
        .Q(\ctrl[rf_rd] [1]));
  FDCE \exe_engine_reg[ir][9] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(rdata_o[9]),
        .Q(\ctrl[rf_rd] [2]));
  FDCE \exe_engine_reg[pc2][10] 
       (.C(clk),
        .CE(\exe_engine[pc2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[pc2]0_in [10]),
        .Q(\exe_engine_reg[pc2][31]_0 [9]));
  FDCE \exe_engine_reg[pc2][11] 
       (.C(clk),
        .CE(\exe_engine[pc2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[pc2]0_in [11]),
        .Q(\exe_engine_reg[pc2][31]_0 [10]));
  FDCE \exe_engine_reg[pc2][12] 
       (.C(clk),
        .CE(\exe_engine[pc2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[pc2]0_in [12]),
        .Q(\exe_engine_reg[pc2][31]_0 [11]));
  FDCE \exe_engine_reg[pc2][13] 
       (.C(clk),
        .CE(\exe_engine[pc2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[pc2]0_in [13]),
        .Q(\exe_engine_reg[pc2][31]_0 [12]));
  FDCE \exe_engine_reg[pc2][14] 
       (.C(clk),
        .CE(\exe_engine[pc2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[pc2]0_in [14]),
        .Q(\exe_engine_reg[pc2][31]_0 [13]));
  FDCE \exe_engine_reg[pc2][15] 
       (.C(clk),
        .CE(\exe_engine[pc2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[pc2]0_in [15]),
        .Q(\exe_engine_reg[pc2][31]_0 [14]));
  FDCE \exe_engine_reg[pc2][16] 
       (.C(clk),
        .CE(\exe_engine[pc2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[pc2]0_in [16]),
        .Q(\exe_engine_reg[pc2][31]_0 [15]));
  FDCE \exe_engine_reg[pc2][17] 
       (.C(clk),
        .CE(\exe_engine[pc2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[pc2]0_in [17]),
        .Q(\exe_engine_reg[pc2][31]_0 [16]));
  FDCE \exe_engine_reg[pc2][18] 
       (.C(clk),
        .CE(\exe_engine[pc2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[pc2]0_in [18]),
        .Q(\exe_engine_reg[pc2][31]_0 [17]));
  FDCE \exe_engine_reg[pc2][19] 
       (.C(clk),
        .CE(\exe_engine[pc2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[pc2]0_in [19]),
        .Q(\exe_engine_reg[pc2][31]_0 [18]));
  FDCE \exe_engine_reg[pc2][1] 
       (.C(clk),
        .CE(\exe_engine[pc2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[pc2]0_in [1]),
        .Q(\exe_engine_reg[pc2][31]_0 [0]));
  FDCE \exe_engine_reg[pc2][20] 
       (.C(clk),
        .CE(\exe_engine[pc2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[pc2]0_in [20]),
        .Q(\exe_engine_reg[pc2][31]_0 [19]));
  FDPE \exe_engine_reg[pc2][21] 
       (.C(clk),
        .CE(\exe_engine[pc2][31]_i_1_n_0 ),
        .D(\exe_engine_nxt[pc2]0_in [21]),
        .PRE(rstn_sys),
        .Q(\exe_engine_reg[pc2][31]_0 [20]));
  FDPE \exe_engine_reg[pc2][22] 
       (.C(clk),
        .CE(\exe_engine[pc2][31]_i_1_n_0 ),
        .D(\exe_engine_nxt[pc2]0_in [22]),
        .PRE(rstn_sys),
        .Q(\exe_engine_reg[pc2][31]_0 [21]));
  FDPE \exe_engine_reg[pc2][23] 
       (.C(clk),
        .CE(\exe_engine[pc2][31]_i_1_n_0 ),
        .D(\exe_engine_nxt[pc2]0_in [23]),
        .PRE(rstn_sys),
        .Q(\exe_engine_reg[pc2][31]_0 [22]));
  FDPE \exe_engine_reg[pc2][24] 
       (.C(clk),
        .CE(\exe_engine[pc2][31]_i_1_n_0 ),
        .D(\exe_engine_nxt[pc2]0_in [24]),
        .PRE(rstn_sys),
        .Q(\exe_engine_reg[pc2][31]_0 [23]));
  FDPE \exe_engine_reg[pc2][25] 
       (.C(clk),
        .CE(\exe_engine[pc2][31]_i_1_n_0 ),
        .D(\exe_engine_nxt[pc2]0_in [25]),
        .PRE(rstn_sys),
        .Q(\exe_engine_reg[pc2][31]_0 [24]));
  FDPE \exe_engine_reg[pc2][26] 
       (.C(clk),
        .CE(\exe_engine[pc2][31]_i_1_n_0 ),
        .D(\exe_engine_nxt[pc2]0_in [26]),
        .PRE(rstn_sys),
        .Q(\exe_engine_reg[pc2][31]_0 [25]));
  FDPE \exe_engine_reg[pc2][27] 
       (.C(clk),
        .CE(\exe_engine[pc2][31]_i_1_n_0 ),
        .D(\exe_engine_nxt[pc2]0_in [27]),
        .PRE(rstn_sys),
        .Q(\exe_engine_reg[pc2][31]_0 [26]));
  FDPE \exe_engine_reg[pc2][28] 
       (.C(clk),
        .CE(\exe_engine[pc2][31]_i_1_n_0 ),
        .D(\exe_engine_nxt[pc2]0_in [28]),
        .PRE(rstn_sys),
        .Q(\exe_engine_reg[pc2][31]_0 [27]));
  FDPE \exe_engine_reg[pc2][29] 
       (.C(clk),
        .CE(\exe_engine[pc2][31]_i_1_n_0 ),
        .D(\exe_engine_nxt[pc2]0_in [29]),
        .PRE(rstn_sys),
        .Q(\exe_engine_reg[pc2][31]_0 [28]));
  FDCE \exe_engine_reg[pc2][2] 
       (.C(clk),
        .CE(\exe_engine[pc2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[pc2]0_in [2]),
        .Q(\exe_engine_reg[pc2][31]_0 [1]));
  FDPE \exe_engine_reg[pc2][30] 
       (.C(clk),
        .CE(\exe_engine[pc2][31]_i_1_n_0 ),
        .D(\exe_engine_nxt[pc2]0_in [30]),
        .PRE(rstn_sys),
        .Q(\exe_engine_reg[pc2][31]_0 [29]));
  FDPE \exe_engine_reg[pc2][31] 
       (.C(clk),
        .CE(\exe_engine[pc2][31]_i_1_n_0 ),
        .D(\exe_engine_nxt[pc2]0_in [31]),
        .PRE(rstn_sys),
        .Q(\exe_engine_reg[pc2][31]_0 [30]));
  FDCE \exe_engine_reg[pc2][3] 
       (.C(clk),
        .CE(\exe_engine[pc2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[pc2]0_in [3]),
        .Q(\exe_engine_reg[pc2][31]_0 [2]));
  FDCE \exe_engine_reg[pc2][4] 
       (.C(clk),
        .CE(\exe_engine[pc2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[pc2]0_in [4]),
        .Q(\exe_engine_reg[pc2][31]_0 [3]));
  FDCE \exe_engine_reg[pc2][5] 
       (.C(clk),
        .CE(\exe_engine[pc2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[pc2]0_in [5]),
        .Q(\exe_engine_reg[pc2][31]_0 [4]));
  FDCE \exe_engine_reg[pc2][6] 
       (.C(clk),
        .CE(\exe_engine[pc2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[pc2]0_in [6]),
        .Q(\exe_engine_reg[pc2][31]_0 [5]));
  FDCE \exe_engine_reg[pc2][7] 
       (.C(clk),
        .CE(\exe_engine[pc2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[pc2]0_in [7]),
        .Q(\exe_engine_reg[pc2][31]_0 [6]));
  FDCE \exe_engine_reg[pc2][8] 
       (.C(clk),
        .CE(\exe_engine[pc2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[pc2]0_in [8]),
        .Q(\exe_engine_reg[pc2][31]_0 [7]));
  FDCE \exe_engine_reg[pc2][9] 
       (.C(clk),
        .CE(\exe_engine[pc2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[pc2]0_in [9]),
        .Q(\exe_engine_reg[pc2][31]_0 [8]));
  FDCE \exe_engine_reg[pc][10] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[pc2][31]_0 [9]),
        .Q(\ctrl[pc_cur] [10]));
  FDCE \exe_engine_reg[pc][11] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[pc2][31]_0 [10]),
        .Q(\ctrl[pc_cur] [11]));
  FDCE \exe_engine_reg[pc][12] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[pc2][31]_0 [11]),
        .Q(\ctrl[pc_cur] [12]));
  FDCE \exe_engine_reg[pc][13] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[pc2][31]_0 [12]),
        .Q(\ctrl[pc_cur] [13]));
  FDCE \exe_engine_reg[pc][14] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[pc2][31]_0 [13]),
        .Q(\ctrl[pc_cur] [14]));
  FDCE \exe_engine_reg[pc][15] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[pc2][31]_0 [14]),
        .Q(\ctrl[pc_cur] [15]));
  FDCE \exe_engine_reg[pc][16] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[pc2][31]_0 [15]),
        .Q(\ctrl[pc_cur] [16]));
  FDCE \exe_engine_reg[pc][17] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[pc2][31]_0 [16]),
        .Q(\ctrl[pc_cur] [17]));
  FDCE \exe_engine_reg[pc][18] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[pc2][31]_0 [17]),
        .Q(\ctrl[pc_cur] [18]));
  FDCE \exe_engine_reg[pc][19] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[pc2][31]_0 [18]),
        .Q(\ctrl[pc_cur] [19]));
  FDCE \exe_engine_reg[pc][1] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[pc2][31]_0 [0]),
        .Q(\ctrl[pc_cur] [1]));
  FDCE \exe_engine_reg[pc][20] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[pc2][31]_0 [19]),
        .Q(\ctrl[pc_cur] [20]));
  FDPE \exe_engine_reg[pc][21] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .D(\exe_engine_reg[pc2][31]_0 [20]),
        .PRE(rstn_sys),
        .Q(\ctrl[pc_cur] [21]));
  FDPE \exe_engine_reg[pc][22] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .D(\exe_engine_reg[pc2][31]_0 [21]),
        .PRE(rstn_sys),
        .Q(\ctrl[pc_cur] [22]));
  FDPE \exe_engine_reg[pc][23] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .D(\exe_engine_reg[pc2][31]_0 [22]),
        .PRE(rstn_sys),
        .Q(\ctrl[pc_cur] [23]));
  FDPE \exe_engine_reg[pc][24] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .D(\exe_engine_reg[pc2][31]_0 [23]),
        .PRE(rstn_sys),
        .Q(\ctrl[pc_cur] [24]));
  FDPE \exe_engine_reg[pc][25] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .D(\exe_engine_reg[pc2][31]_0 [24]),
        .PRE(rstn_sys),
        .Q(\ctrl[pc_cur] [25]));
  FDPE \exe_engine_reg[pc][26] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .D(\exe_engine_reg[pc2][31]_0 [25]),
        .PRE(rstn_sys),
        .Q(\ctrl[pc_cur] [26]));
  FDPE \exe_engine_reg[pc][27] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .D(\exe_engine_reg[pc2][31]_0 [26]),
        .PRE(rstn_sys),
        .Q(\ctrl[pc_cur] [27]));
  FDPE \exe_engine_reg[pc][28] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .D(\exe_engine_reg[pc2][31]_0 [27]),
        .PRE(rstn_sys),
        .Q(\ctrl[pc_cur] [28]));
  FDPE \exe_engine_reg[pc][29] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .D(\exe_engine_reg[pc2][31]_0 [28]),
        .PRE(rstn_sys),
        .Q(\ctrl[pc_cur] [29]));
  FDCE \exe_engine_reg[pc][2] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[pc2][31]_0 [1]),
        .Q(\ctrl[pc_cur] [2]));
  FDPE \exe_engine_reg[pc][30] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .D(\exe_engine_reg[pc2][31]_0 [29]),
        .PRE(rstn_sys),
        .Q(\ctrl[pc_cur] [30]));
  FDPE \exe_engine_reg[pc][31] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .D(\exe_engine_reg[pc2][31]_0 [30]),
        .PRE(rstn_sys),
        .Q(\ctrl[pc_cur] [31]));
  FDCE \exe_engine_reg[pc][3] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[pc2][31]_0 [2]),
        .Q(\ctrl[pc_cur] [3]));
  FDCE \exe_engine_reg[pc][4] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[pc2][31]_0 [3]),
        .Q(\ctrl[pc_cur] [4]));
  FDCE \exe_engine_reg[pc][5] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[pc2][31]_0 [4]),
        .Q(\ctrl[pc_cur] [5]));
  FDCE \exe_engine_reg[pc][6] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[pc2][31]_0 [5]),
        .Q(\ctrl[pc_cur] [6]));
  FDCE \exe_engine_reg[pc][7] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[pc2][31]_0 [6]),
        .Q(\ctrl[pc_cur] [7]));
  FDCE \exe_engine_reg[pc][8] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[pc2][31]_0 [7]),
        .Q(\ctrl[pc_cur] [8]));
  FDCE \exe_engine_reg[pc][9] 
       (.C(clk),
        .CE(\exe_engine_nxt[ir] ),
        .CLR(rstn_sys),
        .D(\exe_engine_reg[pc2][31]_0 [8]),
        .Q(\ctrl[pc_cur] [9]));
  FDCE \exe_engine_reg[ra][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[ra] [10]),
        .Q(\exe_engine_reg[ra][31]_0 [9]));
  FDCE \exe_engine_reg[ra][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[ra] [11]),
        .Q(\exe_engine_reg[ra][31]_0 [10]));
  FDCE \exe_engine_reg[ra][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[ra] [12]),
        .Q(\exe_engine_reg[ra][31]_0 [11]));
  FDCE \exe_engine_reg[ra][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[ra] [13]),
        .Q(\exe_engine_reg[ra][31]_0 [12]));
  FDCE \exe_engine_reg[ra][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[ra] [14]),
        .Q(\exe_engine_reg[ra][31]_0 [13]));
  FDCE \exe_engine_reg[ra][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[ra] [15]),
        .Q(\exe_engine_reg[ra][31]_0 [14]));
  FDCE \exe_engine_reg[ra][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[ra] [16]),
        .Q(\exe_engine_reg[ra][31]_0 [15]));
  FDCE \exe_engine_reg[ra][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[ra] [17]),
        .Q(\exe_engine_reg[ra][31]_0 [16]));
  FDCE \exe_engine_reg[ra][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[ra] [18]),
        .Q(\exe_engine_reg[ra][31]_0 [17]));
  FDCE \exe_engine_reg[ra][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[ra] [19]),
        .Q(\exe_engine_reg[ra][31]_0 [18]));
  FDCE \exe_engine_reg[ra][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[ra] [1]),
        .Q(\exe_engine_reg[ra][31]_0 [0]));
  FDCE \exe_engine_reg[ra][20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[ra] [20]),
        .Q(\exe_engine_reg[ra][31]_0 [19]));
  FDCE \exe_engine_reg[ra][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[ra] [21]),
        .Q(\exe_engine_reg[ra][31]_0 [20]));
  FDCE \exe_engine_reg[ra][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[ra] [22]),
        .Q(\exe_engine_reg[ra][31]_0 [21]));
  FDCE \exe_engine_reg[ra][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[ra] [23]),
        .Q(\exe_engine_reg[ra][31]_0 [22]));
  FDCE \exe_engine_reg[ra][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[ra] [24]),
        .Q(\exe_engine_reg[ra][31]_0 [23]));
  FDCE \exe_engine_reg[ra][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[ra] [25]),
        .Q(\exe_engine_reg[ra][31]_0 [24]));
  FDCE \exe_engine_reg[ra][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[ra] [26]),
        .Q(\exe_engine_reg[ra][31]_0 [25]));
  FDCE \exe_engine_reg[ra][27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[ra] [27]),
        .Q(\exe_engine_reg[ra][31]_0 [26]));
  FDCE \exe_engine_reg[ra][28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[ra] [28]),
        .Q(\exe_engine_reg[ra][31]_0 [27]));
  FDCE \exe_engine_reg[ra][29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[ra] [29]),
        .Q(\exe_engine_reg[ra][31]_0 [28]));
  FDCE \exe_engine_reg[ra][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[ra] [2]),
        .Q(\exe_engine_reg[ra][31]_0 [1]));
  FDCE \exe_engine_reg[ra][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[ra] [30]),
        .Q(\exe_engine_reg[ra][31]_0 [29]));
  FDCE \exe_engine_reg[ra][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[ra] [31]),
        .Q(\exe_engine_reg[ra][31]_0 [30]));
  FDCE \exe_engine_reg[ra][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[ra] [3]),
        .Q(\exe_engine_reg[ra][31]_0 [2]));
  FDCE \exe_engine_reg[ra][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[ra] [4]),
        .Q(\exe_engine_reg[ra][31]_0 [3]));
  FDCE \exe_engine_reg[ra][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[ra] [5]),
        .Q(\exe_engine_reg[ra][31]_0 [4]));
  FDCE \exe_engine_reg[ra][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[ra] [6]),
        .Q(\exe_engine_reg[ra][31]_0 [5]));
  FDCE \exe_engine_reg[ra][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[ra] [7]),
        .Q(\exe_engine_reg[ra][31]_0 [6]));
  FDCE \exe_engine_reg[ra][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[ra] [8]),
        .Q(\exe_engine_reg[ra][31]_0 [7]));
  FDCE \exe_engine_reg[ra][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\exe_engine_nxt[ra] [9]),
        .Q(\exe_engine_reg[ra][31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE5)) 
    i__carry__7_i_2
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][13]_rep_0 ),
        .I2(Q[0]),
        .O(\exe_engine_reg[ir][14]_2 ));
  LUT5 #(
    .INIT(32'h56000000)) 
    i__carry_i_1
       (.I0(Q[0]),
        .I1(\exe_engine_reg[ir][13]_rep_0 ),
        .I2(\ctrl[ir_funct3] [2]),
        .I3(cp_valid_1),
        .I4(sdpram_reg_i_105[0]),
        .O(DI));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h02A8)) 
    i__carry_i_6
       (.I0(cp_valid_1),
        .I1(\ctrl[ir_funct3] [2]),
        .I2(\exe_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .O(\FSM_onehot_ctrl_reg[state][2] ));
  LUT6 #(
    .INIT(64'hFF08080808080808)) 
    \immediate[0]_i_1 
       (.I0(\immediate[11]_i_3_n_0 ),
        .I1(\ctrl[rf_rd] [0]),
        .I2(\exe_engine_reg[ir_n_0_][6] ),
        .I3(\immediate[11]_i_5_n_0 ),
        .I4(\FSM_sequential_exe_engine_reg[state][2]_2 ),
        .I5(Q[1]),
        .O(\immediate[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA88AAA8A00000000)) 
    \immediate[10]_i_1 
       (.I0(\FSM_sequential_exe_engine_reg[state][2]_2 ),
        .I1(\ctrl[if_fence]_i_2_n_0 ),
        .I2(\exe_engine_reg[ir_n_0_][4] ),
        .I3(\exe_engine_reg[ir_n_0_][3] ),
        .I4(\ctrl[ir_opcode] ),
        .I5(\ctrl[ir_funct12] [10]),
        .O(\immediate[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \immediate[11]_i_1 
       (.I0(\immediate[11]_i_2_n_0 ),
        .I1(\ctrl[rf_rd] [0]),
        .I2(\exe_engine_reg[ir_n_0_][6] ),
        .I3(\immediate[11]_i_3_n_0 ),
        .I4(\immediate[11]_i_4_n_0 ),
        .I5(\immediate[11]_i_5_n_0 ),
        .O(\immediate[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000222200000000)) 
    \immediate[11]_i_2 
       (.I0(\ctrl[ir_funct12] [11]),
        .I1(\exe_engine_reg[ir_n_0_][2] ),
        .I2(\FSM_sequential_exe_engine[state][1]_i_3_n_0 ),
        .I3(Q[1]),
        .I4(\exe_engine_reg[ir_n_0_][6] ),
        .I5(\FSM_sequential_exe_engine_reg[state][2]_2 ),
        .O(\immediate[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \immediate[11]_i_3 
       (.I0(\exe_engine_reg[ir_n_0_][2] ),
        .I1(\exe_engine_reg[ir_n_0_][4] ),
        .I2(\ctrl[ir_opcode] ),
        .I3(\exe_engine_reg[ir_n_0_][3] ),
        .I4(\FSM_sequential_exe_engine_reg[state][2]_2 ),
        .O(\immediate[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \immediate[11]_i_4 
       (.I0(\exe_engine_reg[state] [3]),
        .I1(\exe_engine_reg[state] [0]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I4(\ctrl[ir_funct12] [11]),
        .O(\immediate[11]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hCBFCFBFF)) 
    \immediate[11]_i_5 
       (.I0(\exe_engine_reg[ir_n_0_][6] ),
        .I1(\exe_engine_reg[ir_n_0_][4] ),
        .I2(\exe_engine_reg[ir_n_0_][3] ),
        .I3(\exe_engine_reg[ir_n_0_][2] ),
        .I4(\ctrl[ir_opcode] ),
        .O(\immediate[11]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \immediate[12]_i_1 
       (.I0(Q[0]),
        .I1(\immediate[19]_i_2_n_0 ),
        .I2(\immediate[19]_i_3_n_0 ),
        .O(\immediate[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \immediate[13]_i_1 
       (.I0(\exe_engine_reg[ir][13]_rep_0 ),
        .I1(\immediate[19]_i_2_n_0 ),
        .I2(\immediate[19]_i_3_n_0 ),
        .O(\immediate[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \immediate[14]_i_1 
       (.I0(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I1(\immediate[19]_i_2_n_0 ),
        .I2(\immediate[19]_i_3_n_0 ),
        .O(\immediate[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \immediate[15]_i_1 
       (.I0(\ctrl[rf_rs1] [0]),
        .I1(\immediate[19]_i_2_n_0 ),
        .I2(\immediate[19]_i_3_n_0 ),
        .O(\immediate[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \immediate[16]_i_1 
       (.I0(\ctrl[rf_rs1] [1]),
        .I1(\immediate[19]_i_2_n_0 ),
        .I2(\immediate[19]_i_3_n_0 ),
        .O(\immediate[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \immediate[17]_i_1 
       (.I0(\ctrl[rf_rs1] [2]),
        .I1(\immediate[19]_i_2_n_0 ),
        .I2(\immediate[19]_i_3_n_0 ),
        .O(\immediate[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \immediate[18]_i_1 
       (.I0(\ctrl[rf_rs1] [3]),
        .I1(\immediate[19]_i_2_n_0 ),
        .I2(\immediate[19]_i_3_n_0 ),
        .O(\immediate[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \immediate[19]_i_1 
       (.I0(\ctrl[rf_rs1] [4]),
        .I1(\immediate[19]_i_2_n_0 ),
        .I2(\immediate[19]_i_3_n_0 ),
        .O(\immediate[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h008000000C000000)) 
    \immediate[19]_i_2 
       (.I0(\ctrl[ir_opcode] ),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_2 ),
        .I2(\exe_engine_reg[ir_n_0_][3] ),
        .I3(\exe_engine_reg[ir_n_0_][4] ),
        .I4(\exe_engine_reg[ir_n_0_][2] ),
        .I5(\exe_engine_reg[ir_n_0_][6] ),
        .O(\immediate[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF7C7FFFF00000000)) 
    \immediate[19]_i_3 
       (.I0(\ctrl[ir_opcode] ),
        .I1(\exe_engine_reg[ir_n_0_][3] ),
        .I2(\exe_engine_reg[ir_n_0_][4] ),
        .I3(\exe_engine_reg[ir_n_0_][6] ),
        .I4(\exe_engine_reg[ir_n_0_][2] ),
        .I5(\immediate[11]_i_4_n_0 ),
        .O(\immediate[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \immediate[1]_i_1 
       (.I0(\ctrl[rf_rd] [1]),
        .I1(\immediate[11]_i_3_n_0 ),
        .I2(\immediate[4]_i_2_n_0 ),
        .I3(\FSM_sequential_exe_engine_reg[state][2]_2 ),
        .I4(Q[2]),
        .O(\immediate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \immediate[20]_i_1 
       (.I0(Q[1]),
        .I1(\immediate[30]_i_2_n_0 ),
        .I2(\immediate[30]_i_3_n_0 ),
        .O(\immediate[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \immediate[21]_i_1 
       (.I0(Q[2]),
        .I1(\immediate[30]_i_2_n_0 ),
        .I2(\immediate[30]_i_3_n_0 ),
        .O(\immediate[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \immediate[22]_i_1 
       (.I0(Q[3]),
        .I1(\immediate[30]_i_2_n_0 ),
        .I2(\immediate[30]_i_3_n_0 ),
        .O(\immediate[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \immediate[23]_i_1 
       (.I0(Q[4]),
        .I1(\immediate[30]_i_2_n_0 ),
        .I2(\immediate[30]_i_3_n_0 ),
        .O(\immediate[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \immediate[24]_i_1 
       (.I0(Q[5]),
        .I1(\immediate[30]_i_2_n_0 ),
        .I2(\immediate[30]_i_3_n_0 ),
        .O(\immediate[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \immediate[25]_i_1 
       (.I0(\ctrl[ir_funct12] [5]),
        .I1(\immediate[30]_i_2_n_0 ),
        .I2(\immediate[30]_i_3_n_0 ),
        .O(\immediate[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \immediate[26]_i_1 
       (.I0(\ctrl[ir_funct12] [6]),
        .I1(\immediate[30]_i_2_n_0 ),
        .I2(\immediate[30]_i_3_n_0 ),
        .O(\immediate[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \immediate[27]_i_1 
       (.I0(\ctrl[ir_funct12] [7]),
        .I1(\immediate[30]_i_2_n_0 ),
        .I2(\immediate[30]_i_3_n_0 ),
        .O(\immediate[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \immediate[28]_i_1 
       (.I0(\ctrl[ir_funct12] [8]),
        .I1(\immediate[30]_i_2_n_0 ),
        .I2(\immediate[30]_i_3_n_0 ),
        .O(\immediate[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \immediate[29]_i_1 
       (.I0(\ctrl[ir_funct12] [9]),
        .I1(\immediate[30]_i_2_n_0 ),
        .I2(\immediate[30]_i_3_n_0 ),
        .O(\immediate[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF755575557555)) 
    \immediate[2]_i_1 
       (.I0(\FSM_sequential_exe_engine_reg[state][2]_2 ),
        .I1(\exe_engine_reg[ir_n_0_][3] ),
        .I2(\ctrl[rf_rd] [2]),
        .I3(\immediate[2]_i_2_n_0 ),
        .I4(Q[3]),
        .I5(\immediate[4]_i_2_n_0 ),
        .O(\immediate[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \immediate[2]_i_2 
       (.I0(\ctrl[ir_opcode] ),
        .I1(\exe_engine_reg[ir_n_0_][4] ),
        .I2(\exe_engine_reg[ir_n_0_][2] ),
        .O(\immediate[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \immediate[30]_i_1 
       (.I0(\ctrl[ir_funct12] [10]),
        .I1(\immediate[30]_i_2_n_0 ),
        .I2(\immediate[30]_i_3_n_0 ),
        .O(\immediate[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \immediate[30]_i_2 
       (.I0(\exe_engine_reg[ir_n_0_][6] ),
        .I1(\exe_engine_reg[ir_n_0_][2] ),
        .I2(\exe_engine_reg[ir_n_0_][4] ),
        .I3(\exe_engine_reg[ir_n_0_][3] ),
        .I4(\FSM_sequential_exe_engine_reg[state][2]_2 ),
        .O(\immediate[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFC7000000000000)) 
    \immediate[30]_i_3 
       (.I0(\ctrl[ir_opcode] ),
        .I1(\exe_engine_reg[ir_n_0_][3] ),
        .I2(\exe_engine_reg[ir_n_0_][4] ),
        .I3(\ctrl[if_fence]_i_2_n_0 ),
        .I4(\ctrl[ir_funct12] [11]),
        .I5(\FSM_sequential_exe_engine_reg[state][2]_2 ),
        .O(\immediate[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFBFF000000000000)) 
    \immediate[31]_i_1 
       (.I0(\ctrl[if_fence]_i_2_n_0 ),
        .I1(\ctrl[ir_opcode] ),
        .I2(\exe_engine_reg[ir_n_0_][4] ),
        .I3(\exe_engine_reg[ir_n_0_][3] ),
        .I4(\ctrl[ir_funct12] [11]),
        .I5(\FSM_sequential_exe_engine_reg[state][2]_2 ),
        .O(\immediate[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \immediate[3]_i_1 
       (.I0(\ctrl[rf_rd] [3]),
        .I1(\immediate[11]_i_3_n_0 ),
        .I2(\immediate[4]_i_2_n_0 ),
        .I3(\FSM_sequential_exe_engine_reg[state][2]_2 ),
        .I4(Q[4]),
        .O(\immediate[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \immediate[4]_i_1 
       (.I0(\ctrl[rf_rd] [4]),
        .I1(\immediate[11]_i_3_n_0 ),
        .I2(\immediate[4]_i_2_n_0 ),
        .I3(\FSM_sequential_exe_engine_reg[state][2]_2 ),
        .I4(Q[5]),
        .O(\immediate[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hEBFCFBFF)) 
    \immediate[4]_i_2 
       (.I0(\exe_engine_reg[ir_n_0_][6] ),
        .I1(\exe_engine_reg[ir_n_0_][4] ),
        .I2(\exe_engine_reg[ir_n_0_][3] ),
        .I3(\exe_engine_reg[ir_n_0_][2] ),
        .I4(\ctrl[ir_opcode] ),
        .O(\immediate[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA88AAA8A00000000)) 
    \immediate[5]_i_1 
       (.I0(\FSM_sequential_exe_engine_reg[state][2]_2 ),
        .I1(\ctrl[if_fence]_i_2_n_0 ),
        .I2(\exe_engine_reg[ir_n_0_][4] ),
        .I3(\exe_engine_reg[ir_n_0_][3] ),
        .I4(\ctrl[ir_opcode] ),
        .I5(\ctrl[ir_funct12] [5]),
        .O(\immediate[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA88AAA8A00000000)) 
    \immediate[6]_i_1 
       (.I0(\FSM_sequential_exe_engine_reg[state][2]_2 ),
        .I1(\ctrl[if_fence]_i_2_n_0 ),
        .I2(\exe_engine_reg[ir_n_0_][4] ),
        .I3(\exe_engine_reg[ir_n_0_][3] ),
        .I4(\ctrl[ir_opcode] ),
        .I5(\ctrl[ir_funct12] [6]),
        .O(\immediate[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA88AAA8A00000000)) 
    \immediate[7]_i_1 
       (.I0(\FSM_sequential_exe_engine_reg[state][2]_2 ),
        .I1(\ctrl[if_fence]_i_2_n_0 ),
        .I2(\exe_engine_reg[ir_n_0_][4] ),
        .I3(\exe_engine_reg[ir_n_0_][3] ),
        .I4(\ctrl[ir_opcode] ),
        .I5(\ctrl[ir_funct12] [7]),
        .O(\immediate[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA88AAA8A00000000)) 
    \immediate[8]_i_1 
       (.I0(\FSM_sequential_exe_engine_reg[state][2]_2 ),
        .I1(\ctrl[if_fence]_i_2_n_0 ),
        .I2(\exe_engine_reg[ir_n_0_][4] ),
        .I3(\exe_engine_reg[ir_n_0_][3] ),
        .I4(\ctrl[ir_opcode] ),
        .I5(\ctrl[ir_funct12] [8]),
        .O(\immediate[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA88AAA8A00000000)) 
    \immediate[9]_i_1 
       (.I0(\FSM_sequential_exe_engine_reg[state][2]_2 ),
        .I1(\ctrl[if_fence]_i_2_n_0 ),
        .I2(\exe_engine_reg[ir_n_0_][4] ),
        .I3(\exe_engine_reg[ir_n_0_][3] ),
        .I4(\ctrl[ir_opcode] ),
        .I5(\ctrl[ir_funct12] [9]),
        .O(\immediate[9]_i_1_n_0 ));
  FDCE \immediate_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\immediate[0]_i_1_n_0 ),
        .Q(\ctrl[alu_imm] [0]));
  FDCE \immediate_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\immediate[10]_i_1_n_0 ),
        .Q(\ctrl[alu_imm] [10]));
  FDCE \immediate_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\immediate[11]_i_1_n_0 ),
        .Q(\ctrl[alu_imm] [11]));
  FDCE \immediate_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\immediate[12]_i_1_n_0 ),
        .Q(\ctrl[alu_imm] [12]));
  FDCE \immediate_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\immediate[13]_i_1_n_0 ),
        .Q(\ctrl[alu_imm] [13]));
  FDCE \immediate_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\immediate[14]_i_1_n_0 ),
        .Q(\ctrl[alu_imm] [14]));
  FDCE \immediate_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\immediate[15]_i_1_n_0 ),
        .Q(\ctrl[alu_imm] [15]));
  FDCE \immediate_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\immediate[16]_i_1_n_0 ),
        .Q(\ctrl[alu_imm] [16]));
  FDCE \immediate_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\immediate[17]_i_1_n_0 ),
        .Q(\ctrl[alu_imm] [17]));
  FDCE \immediate_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\immediate[18]_i_1_n_0 ),
        .Q(\ctrl[alu_imm] [18]));
  FDCE \immediate_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\immediate[19]_i_1_n_0 ),
        .Q(\ctrl[alu_imm] [19]));
  FDCE \immediate_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\immediate[1]_i_1_n_0 ),
        .Q(\ctrl[alu_imm] [1]));
  FDCE \immediate_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\immediate[20]_i_1_n_0 ),
        .Q(\ctrl[alu_imm] [20]));
  FDCE \immediate_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\immediate[21]_i_1_n_0 ),
        .Q(\ctrl[alu_imm] [21]));
  FDCE \immediate_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\immediate[22]_i_1_n_0 ),
        .Q(\ctrl[alu_imm] [22]));
  FDCE \immediate_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\immediate[23]_i_1_n_0 ),
        .Q(\ctrl[alu_imm] [23]));
  FDCE \immediate_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\immediate[24]_i_1_n_0 ),
        .Q(\ctrl[alu_imm] [24]));
  FDCE \immediate_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\immediate[25]_i_1_n_0 ),
        .Q(\ctrl[alu_imm] [25]));
  FDCE \immediate_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\immediate[26]_i_1_n_0 ),
        .Q(\ctrl[alu_imm] [26]));
  FDCE \immediate_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\immediate[27]_i_1_n_0 ),
        .Q(\ctrl[alu_imm] [27]));
  FDCE \immediate_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\immediate[28]_i_1_n_0 ),
        .Q(\ctrl[alu_imm] [28]));
  FDCE \immediate_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\immediate[29]_i_1_n_0 ),
        .Q(\ctrl[alu_imm] [29]));
  FDCE \immediate_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\immediate[2]_i_1_n_0 ),
        .Q(\ctrl[alu_imm] [2]));
  FDCE \immediate_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\immediate[30]_i_1_n_0 ),
        .Q(\ctrl[alu_imm] [30]));
  FDCE \immediate_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\immediate[31]_i_1_n_0 ),
        .Q(\ctrl[alu_imm] [31]));
  FDCE \immediate_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\immediate[3]_i_1_n_0 ),
        .Q(\ctrl[alu_imm] [3]));
  FDCE \immediate_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\immediate[4]_i_1_n_0 ),
        .Q(\ctrl[alu_imm] [4]));
  FDCE \immediate_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\immediate[5]_i_1_n_0 ),
        .Q(\ctrl[alu_imm] [5]));
  FDCE \immediate_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\immediate[6]_i_1_n_0 ),
        .Q(\ctrl[alu_imm] [6]));
  FDCE \immediate_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\immediate[7]_i_1_n_0 ),
        .Q(\ctrl[alu_imm] [7]));
  FDCE \immediate_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\immediate[8]_i_1_n_0 ),
        .Q(\ctrl[alu_imm] [8]));
  FDCE \immediate_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\immediate[9]_i_1_n_0 ),
        .Q(\ctrl[alu_imm] [9]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_10 
       (.I0(\ctrl[alu_imm] [11]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[11]),
        .O(\mar[11]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_11 
       (.I0(\ctrl[alu_imm] [10]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[10]),
        .O(\mar[11]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_12 
       (.I0(\ctrl[alu_imm] [9]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[9]),
        .O(\mar[11]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_13 
       (.I0(\ctrl[alu_imm] [8]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[8]),
        .O(\mar[11]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_2 
       (.I0(\ctrl[pc_cur] [11]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[11]),
        .O(\neorv32_cpu_alu_inst/opa [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_3 
       (.I0(\ctrl[pc_cur] [10]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[10]),
        .O(\neorv32_cpu_alu_inst/opa [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_4 
       (.I0(\ctrl[pc_cur] [9]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[9]),
        .O(\neorv32_cpu_alu_inst/opa [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_5 
       (.I0(\ctrl[pc_cur] [8]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[8]),
        .O(\neorv32_cpu_alu_inst/opa [8]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[11]_i_6 
       (.I0(DOADO[11]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(\ctrl[pc_cur] [11]),
        .I3(\mar[11]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[11]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[11]_i_7 
       (.I0(DOADO[10]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(\ctrl[pc_cur] [10]),
        .I3(\mar[11]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[11]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[11]_i_8 
       (.I0(DOADO[9]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(\ctrl[pc_cur] [9]),
        .I3(\mar[11]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[11]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[11]_i_9 
       (.I0(DOADO[8]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(\ctrl[pc_cur] [8]),
        .I3(\mar[11]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[11]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_10 
       (.I0(\ctrl[alu_imm] [15]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[15]),
        .O(\mar[15]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_11 
       (.I0(\ctrl[alu_imm] [14]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[14]),
        .O(\mar[15]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_12 
       (.I0(\ctrl[alu_imm] [13]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[13]),
        .O(\mar[15]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_13 
       (.I0(\ctrl[alu_imm] [12]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[12]),
        .O(\mar[15]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_2 
       (.I0(\ctrl[pc_cur] [15]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[15]),
        .O(\neorv32_cpu_alu_inst/opa [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_3 
       (.I0(\ctrl[pc_cur] [14]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[14]),
        .O(\neorv32_cpu_alu_inst/opa [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_4 
       (.I0(\ctrl[pc_cur] [13]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[13]),
        .O(\neorv32_cpu_alu_inst/opa [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_5 
       (.I0(\ctrl[pc_cur] [12]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[12]),
        .O(\neorv32_cpu_alu_inst/opa [12]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[15]_i_6 
       (.I0(DOADO[15]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(\ctrl[pc_cur] [15]),
        .I3(\mar[15]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[15]_i_7 
       (.I0(DOADO[14]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(\ctrl[pc_cur] [14]),
        .I3(\mar[15]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[15]_i_8 
       (.I0(DOADO[13]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(\ctrl[pc_cur] [13]),
        .I3(\mar[15]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[15]_i_9 
       (.I0(DOADO[12]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(\ctrl[pc_cur] [12]),
        .I3(\mar[15]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_10 
       (.I0(\ctrl[alu_imm] [19]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[19]),
        .O(\mar[19]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_11 
       (.I0(\ctrl[alu_imm] [18]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[18]),
        .O(\mar[19]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_12 
       (.I0(\ctrl[alu_imm] [17]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[17]),
        .O(\mar[19]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_13 
       (.I0(\ctrl[alu_imm] [16]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[16]),
        .O(\mar[19]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_2 
       (.I0(\ctrl[pc_cur] [19]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[19]),
        .O(\neorv32_cpu_alu_inst/opa [19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_3 
       (.I0(\ctrl[pc_cur] [18]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[18]),
        .O(\neorv32_cpu_alu_inst/opa [18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_4 
       (.I0(\ctrl[pc_cur] [17]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[17]),
        .O(\neorv32_cpu_alu_inst/opa [17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_5 
       (.I0(\ctrl[pc_cur] [16]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[16]),
        .O(\neorv32_cpu_alu_inst/opa [16]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[19]_i_6 
       (.I0(DOADO[19]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(\ctrl[pc_cur] [19]),
        .I3(\mar[19]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[19]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[19]_i_7 
       (.I0(DOADO[18]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(\ctrl[pc_cur] [18]),
        .I3(\mar[19]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[19]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[19]_i_8 
       (.I0(DOADO[17]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(\ctrl[pc_cur] [17]),
        .I3(\mar[19]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[19]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[19]_i_9 
       (.I0(DOADO[16]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(\ctrl[pc_cur] [16]),
        .I3(\mar[19]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[19]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_10 
       (.I0(\ctrl[alu_imm] [23]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[23]),
        .O(\mar[23]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_11 
       (.I0(\ctrl[alu_imm] [22]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[22]),
        .O(\mar[23]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_12 
       (.I0(\ctrl[alu_imm] [21]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[21]),
        .O(\mar[23]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_13 
       (.I0(\ctrl[alu_imm] [20]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[20]),
        .O(\mar[23]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_2 
       (.I0(\ctrl[pc_cur] [23]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[23]),
        .O(\neorv32_cpu_alu_inst/opa [23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_3 
       (.I0(\ctrl[pc_cur] [22]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[22]),
        .O(\neorv32_cpu_alu_inst/opa [22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_4 
       (.I0(\ctrl[pc_cur] [21]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[21]),
        .O(\neorv32_cpu_alu_inst/opa [21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_5 
       (.I0(\ctrl[pc_cur] [20]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[20]),
        .O(\neorv32_cpu_alu_inst/opa [20]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[23]_i_6 
       (.I0(DOADO[23]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(\ctrl[pc_cur] [23]),
        .I3(\mar[23]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[23]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[23]_i_7 
       (.I0(DOADO[22]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(\ctrl[pc_cur] [22]),
        .I3(\mar[23]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[23]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[23]_i_8 
       (.I0(DOADO[21]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(\ctrl[pc_cur] [21]),
        .I3(\mar[23]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[23]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[23]_i_9 
       (.I0(DOADO[20]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(\ctrl[pc_cur] [20]),
        .I3(\mar[23]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[23]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_10 
       (.I0(\ctrl[alu_imm] [27]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[27]),
        .O(\mar[27]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_11 
       (.I0(\ctrl[alu_imm] [26]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[26]),
        .O(\mar[27]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_12 
       (.I0(\ctrl[alu_imm] [25]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[25]),
        .O(\mar[27]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_13 
       (.I0(\ctrl[alu_imm] [24]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[24]),
        .O(\mar[27]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_2 
       (.I0(\ctrl[pc_cur] [27]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[27]),
        .O(\neorv32_cpu_alu_inst/opa [27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_3 
       (.I0(\ctrl[pc_cur] [26]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[26]),
        .O(\neorv32_cpu_alu_inst/opa [26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_4 
       (.I0(\ctrl[pc_cur] [25]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[25]),
        .O(\neorv32_cpu_alu_inst/opa [25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_5 
       (.I0(\ctrl[pc_cur] [24]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[24]),
        .O(\neorv32_cpu_alu_inst/opa [24]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[27]_i_6 
       (.I0(DOADO[27]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(\ctrl[pc_cur] [27]),
        .I3(\mar[27]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[27]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[27]_i_7 
       (.I0(DOADO[26]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(\ctrl[pc_cur] [26]),
        .I3(\mar[27]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[27]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[27]_i_8 
       (.I0(DOADO[25]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(\ctrl[pc_cur] [25]),
        .I3(\mar[27]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[27]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[27]_i_9 
       (.I0(DOADO[24]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(\ctrl[pc_cur] [24]),
        .I3(\mar[27]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[27]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \mar[31]_i_1 
       (.I0(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I2(\exe_engine_reg[state] [3]),
        .I3(\exe_engine_reg[state] [0]),
        .O(\FSM_sequential_exe_engine_reg[state][2]_3 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[31]_i_10 
       (.I0(DOADO[28]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(\ctrl[pc_cur] [28]),
        .I3(\mar[31]_i_14_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_11 
       (.I0(\ctrl[alu_imm] [31]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[31]),
        .O(\mar[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_12 
       (.I0(\ctrl[alu_imm] [30]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[30]),
        .O(\mar[31]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_13 
       (.I0(\ctrl[alu_imm] [29]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[29]),
        .O(\mar[31]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_14 
       (.I0(\ctrl[alu_imm] [28]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[28]),
        .O(\mar[31]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_3 
       (.I0(\ctrl[pc_cur] [31]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[31]),
        .O(\neorv32_cpu_alu_inst/opa [31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_4 
       (.I0(\ctrl[pc_cur] [30]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[30]),
        .O(\neorv32_cpu_alu_inst/opa [30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_5 
       (.I0(\ctrl[pc_cur] [29]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[29]),
        .O(\neorv32_cpu_alu_inst/opa [29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_6 
       (.I0(\ctrl[pc_cur] [28]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[28]),
        .O(\neorv32_cpu_alu_inst/opa [28]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[31]_i_7 
       (.I0(DOADO[31]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(\ctrl[pc_cur] [31]),
        .I3(\mar[31]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[31]_i_8 
       (.I0(DOADO[30]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(\ctrl[pc_cur] [30]),
        .I3(\mar[31]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[31]_i_9 
       (.I0(DOADO[29]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(\ctrl[pc_cur] [29]),
        .I3(\mar[31]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[31]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[3]_i_10 
       (.I0(\ctrl[alu_imm] [1]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[1]),
        .O(\mar[3]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[3]_i_2 
       (.I0(\ctrl[pc_cur] [3]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[3]),
        .O(\neorv32_cpu_alu_inst/opa [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[3]_i_3 
       (.I0(\ctrl[pc_cur] [2]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[2]),
        .O(\neorv32_cpu_alu_inst/opa [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[3]_i_4 
       (.I0(\ctrl[pc_cur] [1]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[1]),
        .O(\neorv32_cpu_alu_inst/opa [1]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[3]_i_6 
       (.I0(DOADO[3]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(\ctrl[pc_cur] [3]),
        .I3(\immediate_reg[3]_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[3]_i_7 
       (.I0(DOADO[2]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(\ctrl[pc_cur] [2]),
        .I3(\immediate_reg[2]_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[3]_i_8 
       (.I0(DOADO[1]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(\ctrl[pc_cur] [1]),
        .I3(\mar[3]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h4B444BBBB4BBB444)) 
    \mar[3]_i_9 
       (.I0(\ctrl[alu_opa_mux] ),
        .I1(DOADO[0]),
        .I2(\ctrl[alu_imm] [0]),
        .I3(\ctrl[alu_opb_mux] ),
        .I4(DOBDO[0]),
        .I5(\ctrl[alu_sub] ),
        .O(\mar[3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_10 
       (.I0(\ctrl[alu_imm] [7]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[7]),
        .O(\mar[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_11 
       (.I0(\ctrl[alu_imm] [6]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[6]),
        .O(\mar[7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_12 
       (.I0(\ctrl[alu_imm] [5]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[5]),
        .O(\mar[7]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_2 
       (.I0(\ctrl[pc_cur] [7]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[7]),
        .O(\neorv32_cpu_alu_inst/opa [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_3 
       (.I0(\ctrl[pc_cur] [6]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[6]),
        .O(\neorv32_cpu_alu_inst/opa [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_4 
       (.I0(\ctrl[pc_cur] [5]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[5]),
        .O(\neorv32_cpu_alu_inst/opa [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_5 
       (.I0(\ctrl[pc_cur] [4]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[4]),
        .O(\neorv32_cpu_alu_inst/opa [4]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[7]_i_6 
       (.I0(DOADO[7]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(\ctrl[pc_cur] [7]),
        .I3(\mar[7]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[7]_i_7 
       (.I0(DOADO[6]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(\ctrl[pc_cur] [6]),
        .I3(\mar[7]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[7]_i_8 
       (.I0(DOADO[5]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(\ctrl[pc_cur] [5]),
        .I3(\mar[7]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[7]_i_9 
       (.I0(DOADO[4]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(\ctrl[pc_cur] [4]),
        .I3(\immediate_reg[4]_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[11]_i_1 
       (.CI(\mar_reg[7]_i_1_n_0 ),
        .CO({\mar_reg[11]_i_1_n_0 ,\mar_reg[11]_i_1_n_1 ,\mar_reg[11]_i_1_n_2 ,\mar_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [11:8]),
        .O(alu_add[11:8]),
        .S({\mar[11]_i_6_n_0 ,\mar[11]_i_7_n_0 ,\mar[11]_i_8_n_0 ,\mar[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[15]_i_1 
       (.CI(\mar_reg[11]_i_1_n_0 ),
        .CO({\mar_reg[15]_i_1_n_0 ,\mar_reg[15]_i_1_n_1 ,\mar_reg[15]_i_1_n_2 ,\mar_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [15:12]),
        .O(alu_add[15:12]),
        .S({\mar[15]_i_6_n_0 ,\mar[15]_i_7_n_0 ,\mar[15]_i_8_n_0 ,\mar[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[19]_i_1 
       (.CI(\mar_reg[15]_i_1_n_0 ),
        .CO({\mar_reg[19]_i_1_n_0 ,\mar_reg[19]_i_1_n_1 ,\mar_reg[19]_i_1_n_2 ,\mar_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [19:16]),
        .O(alu_add[19:16]),
        .S({\mar[19]_i_6_n_0 ,\mar[19]_i_7_n_0 ,\mar[19]_i_8_n_0 ,\mar[19]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[23]_i_1 
       (.CI(\mar_reg[19]_i_1_n_0 ),
        .CO({\mar_reg[23]_i_1_n_0 ,\mar_reg[23]_i_1_n_1 ,\mar_reg[23]_i_1_n_2 ,\mar_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [23:20]),
        .O(alu_add[23:20]),
        .S({\mar[23]_i_6_n_0 ,\mar[23]_i_7_n_0 ,\mar[23]_i_8_n_0 ,\mar[23]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[27]_i_1 
       (.CI(\mar_reg[23]_i_1_n_0 ),
        .CO({\mar_reg[27]_i_1_n_0 ,\mar_reg[27]_i_1_n_1 ,\mar_reg[27]_i_1_n_2 ,\mar_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [27:24]),
        .O(alu_add[27:24]),
        .S({\mar[27]_i_6_n_0 ,\mar[27]_i_7_n_0 ,\mar[27]_i_8_n_0 ,\mar[27]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[31]_i_2 
       (.CI(\mar_reg[27]_i_1_n_0 ),
        .CO({\mar_reg[31]_i_2_n_0 ,\mar_reg[31]_i_2_n_1 ,\mar_reg[31]_i_2_n_2 ,\mar_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [31:28]),
        .O(alu_add[31:28]),
        .S({\mar[31]_i_7_n_0 ,\mar[31]_i_8_n_0 ,\mar[31]_i_9_n_0 ,\mar[31]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\mar_reg[3]_i_1_n_0 ,\mar_reg[3]_i_1_n_1 ,\mar_reg[3]_i_1_n_2 ,\mar_reg[3]_i_1_n_3 }),
        .CYINIT(\ctrl[alu_sub] ),
        .DI({\neorv32_cpu_alu_inst/opa [3:1],\mar_reg[3] }),
        .O(alu_add[3:0]),
        .S({\mar[3]_i_6_n_0 ,\mar[3]_i_7_n_0 ,\mar[3]_i_8_n_0 ,\mar[3]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[7]_i_1 
       (.CI(\mar_reg[3]_i_1_n_0 ),
        .CO({\mar_reg[7]_i_1_n_0 ,\mar_reg[7]_i_1_n_1 ,\mar_reg[7]_i_1_n_2 ,\mar_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [7:4]),
        .O(alu_add[7:4]),
        .S({\mar[7]_i_6_n_0 ,\mar[7]_i_7_n_0 ,\mar[7]_i_8_n_0 ,\mar[7]_i_9_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hF8A8)) 
    misaligned_i_1
       (.I0(alu_add[0]),
        .I1(Q[0]),
        .I2(\ctrl[ir_funct3] [1]),
        .I3(alu_add[1]),
        .O(\exe_engine_reg[ir][12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \monitor_cnt[0]_i_1 
       (.I0(\exe_engine_reg[state] [0]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\exe_engine_reg[state] [3]),
        .I4(\monitor_cnt_reg_n_0_[0] ),
        .O(monitor_cnt[0]));
  LUT6 #(
    .INIT(64'h0000080008000000)) 
    \monitor_cnt[1]_i_1 
       (.I0(\exe_engine_reg[state] [3]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I3(\exe_engine_reg[state] [0]),
        .I4(\monitor_cnt_reg_n_0_[0] ),
        .I5(\monitor_cnt_reg_n_0_[1] ),
        .O(monitor_cnt[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \monitor_cnt[2]_i_1 
       (.I0(\monitor_cnt[9]_i_3_n_0 ),
        .I1(\monitor_cnt_reg_n_0_[1] ),
        .I2(\monitor_cnt_reg_n_0_[0] ),
        .I3(\monitor_cnt_reg_n_0_[2] ),
        .O(monitor_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \monitor_cnt[3]_i_1 
       (.I0(\monitor_cnt[9]_i_3_n_0 ),
        .I1(\monitor_cnt_reg_n_0_[2] ),
        .I2(\monitor_cnt_reg_n_0_[0] ),
        .I3(\monitor_cnt_reg_n_0_[1] ),
        .I4(\monitor_cnt_reg_n_0_[3] ),
        .O(monitor_cnt[3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \monitor_cnt[4]_i_1 
       (.I0(\monitor_cnt_reg_n_0_[2] ),
        .I1(\monitor_cnt_reg_n_0_[0] ),
        .I2(\monitor_cnt_reg_n_0_[1] ),
        .I3(\monitor_cnt_reg_n_0_[3] ),
        .I4(\monitor_cnt[9]_i_3_n_0 ),
        .I5(\monitor_cnt_reg_n_0_[4] ),
        .O(monitor_cnt[4]));
  LUT6 #(
    .INIT(64'h0800000004000000)) 
    \monitor_cnt[5]_i_1 
       (.I0(\monitor_cnt[5]_i_2_n_0 ),
        .I1(\exe_engine_reg[state] [0]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I3(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I4(\exe_engine_reg[state] [3]),
        .I5(\monitor_cnt_reg_n_0_[5] ),
        .O(monitor_cnt[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \monitor_cnt[5]_i_2 
       (.I0(\monitor_cnt_reg_n_0_[3] ),
        .I1(\monitor_cnt_reg_n_0_[1] ),
        .I2(\monitor_cnt_reg_n_0_[0] ),
        .I3(\monitor_cnt_reg_n_0_[2] ),
        .I4(\monitor_cnt_reg_n_0_[4] ),
        .O(\monitor_cnt[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0800000004000000)) 
    \monitor_cnt[6]_i_1 
       (.I0(\monitor_cnt[9]_i_2_n_0 ),
        .I1(\exe_engine_reg[state] [0]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I3(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I4(\exe_engine_reg[state] [3]),
        .I5(\monitor_cnt_reg_n_0_[6] ),
        .O(monitor_cnt[6]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hB040)) 
    \monitor_cnt[7]_i_1 
       (.I0(\monitor_cnt[9]_i_2_n_0 ),
        .I1(\monitor_cnt_reg_n_0_[6] ),
        .I2(\monitor_cnt[9]_i_3_n_0 ),
        .I3(\monitor_cnt_reg_n_0_[7] ),
        .O(monitor_cnt[7]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hDF002000)) 
    \monitor_cnt[8]_i_1 
       (.I0(\monitor_cnt_reg_n_0_[6] ),
        .I1(\monitor_cnt[9]_i_2_n_0 ),
        .I2(\monitor_cnt_reg_n_0_[7] ),
        .I3(\monitor_cnt[9]_i_3_n_0 ),
        .I4(\monitor_cnt_reg_n_0_[8] ),
        .O(monitor_cnt[8]));
  LUT6 #(
    .INIT(64'hDFFF000020000000)) 
    \monitor_cnt[9]_i_1 
       (.I0(\monitor_cnt_reg_n_0_[7] ),
        .I1(\monitor_cnt[9]_i_2_n_0 ),
        .I2(\monitor_cnt_reg_n_0_[6] ),
        .I3(\monitor_cnt_reg_n_0_[8] ),
        .I4(\monitor_cnt[9]_i_3_n_0 ),
        .I5(monitor_exc),
        .O(monitor_cnt[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \monitor_cnt[9]_i_2 
       (.I0(\monitor_cnt_reg_n_0_[4] ),
        .I1(\monitor_cnt_reg_n_0_[2] ),
        .I2(\monitor_cnt_reg_n_0_[0] ),
        .I3(\monitor_cnt_reg_n_0_[1] ),
        .I4(\monitor_cnt_reg_n_0_[3] ),
        .I5(\monitor_cnt_reg_n_0_[5] ),
        .O(\monitor_cnt[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \monitor_cnt[9]_i_3 
       (.I0(\exe_engine_reg[state] [3]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I3(\exe_engine_reg[state] [0]),
        .O(\monitor_cnt[9]_i_3_n_0 ));
  FDCE \monitor_cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(monitor_cnt[0]),
        .Q(\monitor_cnt_reg_n_0_[0] ));
  FDCE \monitor_cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(monitor_cnt[1]),
        .Q(\monitor_cnt_reg_n_0_[1] ));
  FDCE \monitor_cnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(monitor_cnt[2]),
        .Q(\monitor_cnt_reg_n_0_[2] ));
  FDCE \monitor_cnt_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(monitor_cnt[3]),
        .Q(\monitor_cnt_reg_n_0_[3] ));
  FDCE \monitor_cnt_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(monitor_cnt[4]),
        .Q(\monitor_cnt_reg_n_0_[4] ));
  FDCE \monitor_cnt_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(monitor_cnt[5]),
        .Q(\monitor_cnt_reg_n_0_[5] ));
  FDCE \monitor_cnt_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(monitor_cnt[6]),
        .Q(\monitor_cnt_reg_n_0_[6] ));
  FDCE \monitor_cnt_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(monitor_cnt[7]),
        .Q(\monitor_cnt_reg_n_0_[7] ));
  FDCE \monitor_cnt_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(monitor_cnt[8]),
        .Q(\monitor_cnt_reg_n_0_[8] ));
  FDCE \monitor_cnt_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(monitor_cnt[9]),
        .Q(monitor_exc));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \multiplier_core_serial.mul[res][0]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(DOADO[0]),
        .I3(sdpram_reg_i_105[1]),
        .O(\exe_engine_reg[ir][14]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \multiplier_core_serial.mul[res][10]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(DOADO[10]),
        .I3(sdpram_reg_i_105[11]),
        .O(\exe_engine_reg[ir][14]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \multiplier_core_serial.mul[res][11]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(DOADO[11]),
        .I3(sdpram_reg_i_105[12]),
        .O(\exe_engine_reg[ir][14]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \multiplier_core_serial.mul[res][12]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(DOADO[12]),
        .I3(sdpram_reg_i_105[13]),
        .O(\exe_engine_reg[ir][14]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \multiplier_core_serial.mul[res][13]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(DOADO[13]),
        .I3(sdpram_reg_i_105[14]),
        .O(\exe_engine_reg[ir][14]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \multiplier_core_serial.mul[res][14]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(DOADO[14]),
        .I3(sdpram_reg_i_105[15]),
        .O(\exe_engine_reg[ir][14]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \multiplier_core_serial.mul[res][15]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(DOADO[15]),
        .I3(sdpram_reg_i_105[16]),
        .O(\exe_engine_reg[ir][14]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \multiplier_core_serial.mul[res][16]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(DOADO[16]),
        .I3(sdpram_reg_i_105[17]),
        .O(\exe_engine_reg[ir][14]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \multiplier_core_serial.mul[res][17]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(DOADO[17]),
        .I3(sdpram_reg_i_105[18]),
        .O(\exe_engine_reg[ir][14]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \multiplier_core_serial.mul[res][18]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(DOADO[18]),
        .I3(sdpram_reg_i_105[19]),
        .O(\exe_engine_reg[ir][14]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \multiplier_core_serial.mul[res][19]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(DOADO[19]),
        .I3(sdpram_reg_i_105[20]),
        .O(\exe_engine_reg[ir][14]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \multiplier_core_serial.mul[res][1]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(DOADO[1]),
        .I3(sdpram_reg_i_105[2]),
        .O(\exe_engine_reg[ir][14]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \multiplier_core_serial.mul[res][20]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(DOADO[20]),
        .I3(sdpram_reg_i_105[21]),
        .O(\exe_engine_reg[ir][14]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \multiplier_core_serial.mul[res][21]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(DOADO[21]),
        .I3(sdpram_reg_i_105[22]),
        .O(\exe_engine_reg[ir][14]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \multiplier_core_serial.mul[res][22]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(DOADO[22]),
        .I3(sdpram_reg_i_105[23]),
        .O(\exe_engine_reg[ir][14]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \multiplier_core_serial.mul[res][23]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(DOADO[23]),
        .I3(sdpram_reg_i_105[24]),
        .O(\exe_engine_reg[ir][14]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \multiplier_core_serial.mul[res][24]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(DOADO[24]),
        .I3(sdpram_reg_i_105[25]),
        .O(\exe_engine_reg[ir][14]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \multiplier_core_serial.mul[res][25]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(DOADO[25]),
        .I3(sdpram_reg_i_105[26]),
        .O(\exe_engine_reg[ir][14]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \multiplier_core_serial.mul[res][26]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(DOADO[26]),
        .I3(sdpram_reg_i_105[27]),
        .O(\exe_engine_reg[ir][14]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \multiplier_core_serial.mul[res][27]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(DOADO[27]),
        .I3(sdpram_reg_i_105[28]),
        .O(\exe_engine_reg[ir][14]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \multiplier_core_serial.mul[res][28]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(DOADO[28]),
        .I3(sdpram_reg_i_105[29]),
        .O(\exe_engine_reg[ir][14]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \multiplier_core_serial.mul[res][29]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(DOADO[29]),
        .I3(sdpram_reg_i_105[30]),
        .O(\exe_engine_reg[ir][14]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \multiplier_core_serial.mul[res][2]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(DOADO[2]),
        .I3(sdpram_reg_i_105[3]),
        .O(\exe_engine_reg[ir][14]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \multiplier_core_serial.mul[res][30]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(DOADO[30]),
        .I3(sdpram_reg_i_105[31]),
        .O(\exe_engine_reg[ir][14]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \multiplier_core_serial.mul[res][31]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(DOADO[31]),
        .I3(\mul[add] [0]),
        .O(\exe_engine_reg[ir][14]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \multiplier_core_serial.mul[res][32]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(\mul[add] [1]),
        .O(\exe_engine_reg[ir][14]_0 [32]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \multiplier_core_serial.mul[res][33]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(\mul[add] [2]),
        .O(\exe_engine_reg[ir][14]_0 [33]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \multiplier_core_serial.mul[res][34]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(\mul[add] [3]),
        .O(\exe_engine_reg[ir][14]_0 [34]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \multiplier_core_serial.mul[res][35]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(\mul[add] [4]),
        .O(\exe_engine_reg[ir][14]_0 [35]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \multiplier_core_serial.mul[res][36]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(\mul[add] [5]),
        .O(\exe_engine_reg[ir][14]_0 [36]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \multiplier_core_serial.mul[res][37]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(\mul[add] [6]),
        .O(\exe_engine_reg[ir][14]_0 [37]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \multiplier_core_serial.mul[res][38]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(\mul[add] [7]),
        .O(\exe_engine_reg[ir][14]_0 [38]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \multiplier_core_serial.mul[res][39]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(\mul[add] [8]),
        .O(\exe_engine_reg[ir][14]_0 [39]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \multiplier_core_serial.mul[res][3]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(DOADO[3]),
        .I3(sdpram_reg_i_105[4]),
        .O(\exe_engine_reg[ir][14]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \multiplier_core_serial.mul[res][40]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(\mul[add] [9]),
        .O(\exe_engine_reg[ir][14]_0 [40]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \multiplier_core_serial.mul[res][41]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(\mul[add] [10]),
        .O(\exe_engine_reg[ir][14]_0 [41]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \multiplier_core_serial.mul[res][42]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(\mul[add] [11]),
        .O(\exe_engine_reg[ir][14]_0 [42]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \multiplier_core_serial.mul[res][43]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(\mul[add] [12]),
        .O(\exe_engine_reg[ir][14]_0 [43]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \multiplier_core_serial.mul[res][44]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(\mul[add] [13]),
        .O(\exe_engine_reg[ir][14]_0 [44]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \multiplier_core_serial.mul[res][45]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(\mul[add] [14]),
        .O(\exe_engine_reg[ir][14]_0 [45]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \multiplier_core_serial.mul[res][46]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(\mul[add] [15]),
        .O(\exe_engine_reg[ir][14]_0 [46]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \multiplier_core_serial.mul[res][47]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(\mul[add] [16]),
        .O(\exe_engine_reg[ir][14]_0 [47]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \multiplier_core_serial.mul[res][48]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(\mul[add] [17]),
        .O(\exe_engine_reg[ir][14]_0 [48]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \multiplier_core_serial.mul[res][49]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(\mul[add] [18]),
        .O(\exe_engine_reg[ir][14]_0 [49]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \multiplier_core_serial.mul[res][4]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(DOADO[4]),
        .I3(sdpram_reg_i_105[5]),
        .O(\exe_engine_reg[ir][14]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \multiplier_core_serial.mul[res][50]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(\mul[add] [19]),
        .O(\exe_engine_reg[ir][14]_0 [50]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \multiplier_core_serial.mul[res][51]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(\mul[add] [20]),
        .O(\exe_engine_reg[ir][14]_0 [51]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \multiplier_core_serial.mul[res][52]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(\mul[add] [21]),
        .O(\exe_engine_reg[ir][14]_0 [52]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \multiplier_core_serial.mul[res][53]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(\mul[add] [22]),
        .O(\exe_engine_reg[ir][14]_0 [53]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \multiplier_core_serial.mul[res][54]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(\mul[add] [23]),
        .O(\exe_engine_reg[ir][14]_0 [54]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \multiplier_core_serial.mul[res][55]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(\mul[add] [24]),
        .O(\exe_engine_reg[ir][14]_0 [55]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \multiplier_core_serial.mul[res][56]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(\mul[add] [25]),
        .O(\exe_engine_reg[ir][14]_0 [56]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \multiplier_core_serial.mul[res][57]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(\mul[add] [26]),
        .O(\exe_engine_reg[ir][14]_0 [57]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \multiplier_core_serial.mul[res][58]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(\mul[add] [27]),
        .O(\exe_engine_reg[ir][14]_0 [58]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \multiplier_core_serial.mul[res][59]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(\mul[add] [28]),
        .O(\exe_engine_reg[ir][14]_0 [59]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \multiplier_core_serial.mul[res][5]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(DOADO[5]),
        .I3(sdpram_reg_i_105[6]),
        .O(\exe_engine_reg[ir][14]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \multiplier_core_serial.mul[res][60]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(\mul[add] [29]),
        .O(\exe_engine_reg[ir][14]_0 [60]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \multiplier_core_serial.mul[res][61]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(\mul[add] [30]),
        .O(\exe_engine_reg[ir][14]_0 [61]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \multiplier_core_serial.mul[res][62]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(\mul[add] [31]),
        .O(\exe_engine_reg[ir][14]_0 [62]));
  LUT3 #(
    .INIT(8'h1F)) 
    \multiplier_core_serial.mul[res][63]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(\multiplier_core_serial.mul_reg[res][0] ),
        .O(\exe_engine_reg[ir][14]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \multiplier_core_serial.mul[res][63]_i_2 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(\mul[add] [32]),
        .O(\exe_engine_reg[ir][14]_0 [63]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \multiplier_core_serial.mul[res][6]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(DOADO[6]),
        .I3(sdpram_reg_i_105[7]),
        .O(\exe_engine_reg[ir][14]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \multiplier_core_serial.mul[res][7]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(DOADO[7]),
        .I3(sdpram_reg_i_105[8]),
        .O(\exe_engine_reg[ir][14]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \multiplier_core_serial.mul[res][8]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(DOADO[8]),
        .I3(sdpram_reg_i_105[9]),
        .O(\exe_engine_reg[ir][14]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \multiplier_core_serial.mul[res][9]_i_1 
       (.I0(\ctrl[ir_funct3] [2]),
        .I1(\exe_engine_reg[ir][31]_0 ),
        .I2(DOADO[9]),
        .I3(sdpram_reg_i_105[10]),
        .O(\exe_engine_reg[ir][14]_0 [9]));
  LUT4 #(
    .INIT(16'hAEAA)) 
    \neorv32_cpu_cp_shifter_inst/serial_shifter.shifter[busy]_i_1 
       (.I0(valid_cmd),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .I2(\serial_shifter.shifter_reg[busy]_0 ),
        .I3(\serial_shifter.shifter_reg[busy]__0 ),
        .O(\serial_shifter.shifter_reg[busy] ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h0CAA)) 
    pending_i_1
       (.I0(\ctrl_o[lsu_req] ),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .I2(\cpu_d_rsp[0][ack] ),
        .I3(pending_reg),
        .O(\ctrl_reg[lsu_req]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \r_pnt[1]_i_3 
       (.I0(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I2(\exe_engine_reg[state] [0]),
        .I3(\exe_engine_reg[state] [3]),
        .O(\FSM_sequential_exe_engine_reg[state][2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h0B080000)) 
    \rdata_o[14]_i_2 
       (.I0(\rdata_o_reg[24] ),
        .I1(\csr_reg[mtval][31]_0 [0]),
        .I2(Q[0]),
        .I3(\rdata_o_reg[24]_0 ),
        .I4(\exe_engine_reg[ir][13]_rep__0_2 ),
        .O(\mar_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata_o[30]_i_4 
       (.I0(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I1(pending_reg),
        .O(\exe_engine_reg[ir][13]_rep__0_3 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hAAA80008)) 
    \rdata_o[30]_i_5 
       (.I0(\exe_engine_reg[ir][13]_rep__0_2 ),
        .I1(\rdata_o_reg[24]_0 ),
        .I2(Q[0]),
        .I3(\csr_reg[mtval][31]_0 [0]),
        .I4(\rdata_o_reg[24] ),
        .O(\exe_engine_reg[ir][12]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \rdata_o[31]_i_4 
       (.I0(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I1(pending_reg),
        .I2(\exe_engine_reg[ir][14]_rep__0_0 ),
        .O(\exe_engine_reg[ir][13]_rep__0_2 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \rdata_o[7]_i_2 
       (.I0(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I1(pending_reg),
        .I2(\csr_reg[mtval][31]_0 [0]),
        .I3(Q[0]),
        .O(\exe_engine_reg[ir][13]_rep__0_1 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    sdpram_reg_i_1
       (.I0(\ctrl[rf_rs1] [4]),
        .I1(\ctrl[rf_wb_en] ),
        .I2(\ctrl[rf_rd] [4]),
        .I3(\ctrl[rf_zero_we] ),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    sdpram_reg_i_100
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[1]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(\ctrl[alu_imm] [1]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[1]),
        .O(\ctrl_reg[alu_op][1]_30 ));
  LUT5 #(
    .INIT(32'hCFA000A0)) 
    sdpram_reg_i_102
       (.I0(alu_add[0]),
        .I1(sdpram_reg_i_136_n_7),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(\ctrl_reg[alu_op][2]_0 [1]),
        .I4(sdpram_reg_1),
        .O(\ctrl_reg[alu_op][0]_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    sdpram_reg_i_103
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[0]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(\ctrl[alu_imm] [0]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[0]),
        .O(\ctrl_reg[alu_op][1]_31 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    sdpram_reg_i_104
       (.I0(\ctrl[rf_rd] [3]),
        .I1(\ctrl[rf_rd] [1]),
        .I2(\ctrl[rf_rd] [0]),
        .I3(\ctrl[rf_rd] [4]),
        .I4(\ctrl[rf_rd] [2]),
        .O(\neorv32_cpu_regfile_inst/rd_zero__3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sdpram_reg_i_136
       (.CI(\mar_reg[31]_i_2_n_0 ),
        .CO(NLW_sdpram_reg_i_136_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sdpram_reg_i_136_O_UNCONNECTED[3:1],sdpram_reg_i_136_n_7}),
        .S({1'b0,1'b0,1'b0,sdpram_reg_i_208_n_0}));
  LUT6 #(
    .INIT(64'h00540155FFFFFFFF)) 
    sdpram_reg_i_140
       (.I0(\exe_engine_reg[ir][14]_rep__1_1 ),
        .I1(\exe_engine_reg[ir][13]_rep_0 ),
        .I2(Q[0]),
        .I3(sdpram_reg_i_105[62]),
        .I4(sdpram_reg_i_105[31]),
        .I5(\ctrl_reg[out_en] ),
        .O(\exe_engine_reg[ir][14]_rep__1_0 ));
  LUT6 #(
    .INIT(64'h00540155FFFFFFFF)) 
    sdpram_reg_i_142
       (.I0(\exe_engine_reg[ir][14]_rep__1_1 ),
        .I1(\exe_engine_reg[ir][13]_rep_0 ),
        .I2(Q[0]),
        .I3(sdpram_reg_i_105[61]),
        .I4(sdpram_reg_i_105[30]),
        .I5(\ctrl_reg[out_en] ),
        .O(\exe_engine_reg[ir][14]_rep__1_2 ));
  LUT6 #(
    .INIT(64'h00540155FFFFFFFF)) 
    sdpram_reg_i_144
       (.I0(\exe_engine_reg[ir][14]_rep__1_1 ),
        .I1(\exe_engine_reg[ir][13]_rep_0 ),
        .I2(Q[0]),
        .I3(sdpram_reg_i_105[60]),
        .I4(sdpram_reg_i_105[29]),
        .I5(\ctrl_reg[out_en] ),
        .O(\exe_engine_reg[ir][14]_rep__1_3 ));
  LUT6 #(
    .INIT(64'h00540155FFFFFFFF)) 
    sdpram_reg_i_147
       (.I0(\exe_engine_reg[ir][14]_rep__1_1 ),
        .I1(\exe_engine_reg[ir][13]_rep_0 ),
        .I2(Q[0]),
        .I3(sdpram_reg_i_105[59]),
        .I4(sdpram_reg_i_105[28]),
        .I5(\ctrl_reg[out_en] ),
        .O(\exe_engine_reg[ir][14]_rep__1_4 ));
  LUT6 #(
    .INIT(64'h00540155FFFFFFFF)) 
    sdpram_reg_i_149
       (.I0(\exe_engine_reg[ir][14]_rep__1_1 ),
        .I1(\exe_engine_reg[ir][13]_rep_0 ),
        .I2(Q[0]),
        .I3(sdpram_reg_i_105[58]),
        .I4(sdpram_reg_i_105[27]),
        .I5(\ctrl_reg[out_en] ),
        .O(\exe_engine_reg[ir][14]_rep__1_5 ));
  LUT6 #(
    .INIT(64'h00540155FFFFFFFF)) 
    sdpram_reg_i_151
       (.I0(\exe_engine_reg[ir][14]_rep__1_1 ),
        .I1(\exe_engine_reg[ir][13]_rep_0 ),
        .I2(Q[0]),
        .I3(sdpram_reg_i_105[57]),
        .I4(sdpram_reg_i_105[26]),
        .I5(\ctrl_reg[out_en] ),
        .O(\exe_engine_reg[ir][14]_rep__1_6 ));
  LUT6 #(
    .INIT(64'h00540155FFFFFFFF)) 
    sdpram_reg_i_153
       (.I0(\exe_engine_reg[ir][14]_rep__1_1 ),
        .I1(\exe_engine_reg[ir][13]_rep_0 ),
        .I2(Q[0]),
        .I3(sdpram_reg_i_105[56]),
        .I4(sdpram_reg_i_105[25]),
        .I5(\ctrl_reg[out_en] ),
        .O(\exe_engine_reg[ir][14]_rep__1_7 ));
  LUT6 #(
    .INIT(64'h00540155FFFFFFFF)) 
    sdpram_reg_i_156
       (.I0(\exe_engine_reg[ir][14]_rep__1_1 ),
        .I1(\exe_engine_reg[ir][13]_rep_0 ),
        .I2(Q[0]),
        .I3(sdpram_reg_i_105[55]),
        .I4(sdpram_reg_i_105[24]),
        .I5(\ctrl_reg[out_en] ),
        .O(\exe_engine_reg[ir][14]_rep__1_8 ));
  LUT6 #(
    .INIT(64'h00540155FFFFFFFF)) 
    sdpram_reg_i_158
       (.I0(\exe_engine_reg[ir][14]_rep__1_1 ),
        .I1(\exe_engine_reg[ir][13]_rep_0 ),
        .I2(Q[0]),
        .I3(sdpram_reg_i_105[54]),
        .I4(sdpram_reg_i_105[23]),
        .I5(\ctrl_reg[out_en] ),
        .O(\exe_engine_reg[ir][14]_rep__1_9 ));
  LUT6 #(
    .INIT(64'h00540155FFFFFFFF)) 
    sdpram_reg_i_160
       (.I0(\exe_engine_reg[ir][14]_rep__1_1 ),
        .I1(\exe_engine_reg[ir][13]_rep_0 ),
        .I2(Q[0]),
        .I3(sdpram_reg_i_105[53]),
        .I4(sdpram_reg_i_105[22]),
        .I5(\ctrl_reg[out_en] ),
        .O(\exe_engine_reg[ir][14]_rep__1_10 ));
  LUT6 #(
    .INIT(64'h00540155FFFFFFFF)) 
    sdpram_reg_i_162
       (.I0(\exe_engine_reg[ir][14]_rep__1_1 ),
        .I1(\exe_engine_reg[ir][13]_rep_0 ),
        .I2(Q[0]),
        .I3(sdpram_reg_i_105[52]),
        .I4(sdpram_reg_i_105[21]),
        .I5(\ctrl_reg[out_en] ),
        .O(\exe_engine_reg[ir][14]_rep__1_11 ));
  LUT6 #(
    .INIT(64'h00540155FFFFFFFF)) 
    sdpram_reg_i_165
       (.I0(\exe_engine_reg[ir][14]_rep__1_1 ),
        .I1(\exe_engine_reg[ir][13]_rep_0 ),
        .I2(Q[0]),
        .I3(sdpram_reg_i_105[51]),
        .I4(sdpram_reg_i_105[20]),
        .I5(\ctrl_reg[out_en] ),
        .O(\exe_engine_reg[ir][14]_rep__1_12 ));
  LUT6 #(
    .INIT(64'h00540155FFFFFFFF)) 
    sdpram_reg_i_167
       (.I0(\exe_engine_reg[ir][14]_rep__1_1 ),
        .I1(\exe_engine_reg[ir][13]_rep_0 ),
        .I2(Q[0]),
        .I3(sdpram_reg_i_105[50]),
        .I4(sdpram_reg_i_105[19]),
        .I5(\ctrl_reg[out_en] ),
        .O(\exe_engine_reg[ir][14]_rep__1_13 ));
  LUT6 #(
    .INIT(64'h00540155FFFFFFFF)) 
    sdpram_reg_i_169
       (.I0(\exe_engine_reg[ir][14]_rep__1_1 ),
        .I1(\exe_engine_reg[ir][13]_rep_0 ),
        .I2(Q[0]),
        .I3(sdpram_reg_i_105[49]),
        .I4(sdpram_reg_i_105[18]),
        .I5(\ctrl_reg[out_en] ),
        .O(\exe_engine_reg[ir][14]_rep__1_14 ));
  LUT6 #(
    .INIT(64'h00540155FFFFFFFF)) 
    sdpram_reg_i_171
       (.I0(\exe_engine_reg[ir][14]_rep__1_1 ),
        .I1(\exe_engine_reg[ir][13]_rep_0 ),
        .I2(Q[0]),
        .I3(sdpram_reg_i_105[48]),
        .I4(sdpram_reg_i_105[17]),
        .I5(\ctrl_reg[out_en] ),
        .O(\exe_engine_reg[ir][14]_rep__1_15 ));
  LUT6 #(
    .INIT(64'h00540155FFFFFFFF)) 
    sdpram_reg_i_174
       (.I0(\exe_engine_reg[ir][14]_rep__1_1 ),
        .I1(\exe_engine_reg[ir][13]_rep_0 ),
        .I2(Q[0]),
        .I3(sdpram_reg_i_105[47]),
        .I4(sdpram_reg_i_105[16]),
        .I5(\ctrl_reg[out_en] ),
        .O(\exe_engine_reg[ir][14]_rep__1_16 ));
  LUT6 #(
    .INIT(64'h00540155FFFFFFFF)) 
    sdpram_reg_i_176
       (.I0(\exe_engine_reg[ir][14]_rep__1_1 ),
        .I1(\exe_engine_reg[ir][13]_rep_0 ),
        .I2(Q[0]),
        .I3(sdpram_reg_i_105[46]),
        .I4(sdpram_reg_i_105[15]),
        .I5(\ctrl_reg[out_en] ),
        .O(\exe_engine_reg[ir][14]_rep__1_17 ));
  LUT6 #(
    .INIT(64'h00540155FFFFFFFF)) 
    sdpram_reg_i_178
       (.I0(\exe_engine_reg[ir][14]_rep__1_1 ),
        .I1(\exe_engine_reg[ir][13]_rep_0 ),
        .I2(Q[0]),
        .I3(sdpram_reg_i_105[45]),
        .I4(sdpram_reg_i_105[14]),
        .I5(\ctrl_reg[out_en] ),
        .O(\exe_engine_reg[ir][14]_rep__1_18 ));
  LUT6 #(
    .INIT(64'h00540155FFFFFFFF)) 
    sdpram_reg_i_180
       (.I0(\exe_engine_reg[ir][14]_rep__1_1 ),
        .I1(\exe_engine_reg[ir][13]_rep_0 ),
        .I2(Q[0]),
        .I3(sdpram_reg_i_105[44]),
        .I4(sdpram_reg_i_105[13]),
        .I5(\ctrl_reg[out_en] ),
        .O(\exe_engine_reg[ir][14]_rep__1_19 ));
  LUT6 #(
    .INIT(64'h00540155FFFFFFFF)) 
    sdpram_reg_i_183
       (.I0(\exe_engine_reg[ir][14]_rep__1_1 ),
        .I1(\exe_engine_reg[ir][13]_rep_0 ),
        .I2(Q[0]),
        .I3(sdpram_reg_i_105[43]),
        .I4(sdpram_reg_i_105[12]),
        .I5(\ctrl_reg[out_en] ),
        .O(\exe_engine_reg[ir][14]_rep__1_20 ));
  LUT6 #(
    .INIT(64'h00540155FFFFFFFF)) 
    sdpram_reg_i_185
       (.I0(\exe_engine_reg[ir][14]_rep__1_1 ),
        .I1(\exe_engine_reg[ir][13]_rep_0 ),
        .I2(Q[0]),
        .I3(sdpram_reg_i_105[42]),
        .I4(sdpram_reg_i_105[11]),
        .I5(\ctrl_reg[out_en] ),
        .O(\exe_engine_reg[ir][14]_rep__1_21 ));
  LUT6 #(
    .INIT(64'h00540155FFFFFFFF)) 
    sdpram_reg_i_187
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(\exe_engine_reg[ir][13]_rep_0 ),
        .I2(Q[0]),
        .I3(sdpram_reg_i_105[41]),
        .I4(sdpram_reg_i_105[10]),
        .I5(\ctrl_reg[out_en] ),
        .O(\exe_engine_reg[ir][14]_rep__2_0 ));
  LUT6 #(
    .INIT(64'h00540155FFFFFFFF)) 
    sdpram_reg_i_189
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(\exe_engine_reg[ir][13]_rep_0 ),
        .I2(Q[0]),
        .I3(sdpram_reg_i_105[40]),
        .I4(sdpram_reg_i_105[9]),
        .I5(\ctrl_reg[out_en] ),
        .O(\exe_engine_reg[ir][14]_rep__2_2 ));
  LUT6 #(
    .INIT(64'h00540155FFFFFFFF)) 
    sdpram_reg_i_192
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I2(Q[0]),
        .I3(sdpram_reg_i_105[39]),
        .I4(sdpram_reg_i_105[8]),
        .I5(\ctrl_reg[out_en] ),
        .O(\exe_engine_reg[ir][14]_rep__2_3 ));
  LUT6 #(
    .INIT(64'h00540155FFFFFFFF)) 
    sdpram_reg_i_194
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I2(Q[0]),
        .I3(sdpram_reg_i_105[38]),
        .I4(sdpram_reg_i_105[7]),
        .I5(\ctrl_reg[out_en] ),
        .O(\exe_engine_reg[ir][14]_rep__2_4 ));
  LUT6 #(
    .INIT(64'h00540155FFFFFFFF)) 
    sdpram_reg_i_196
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I2(Q[0]),
        .I3(sdpram_reg_i_105[37]),
        .I4(sdpram_reg_i_105[6]),
        .I5(\ctrl_reg[out_en] ),
        .O(\exe_engine_reg[ir][14]_rep__2_5 ));
  LUT6 #(
    .INIT(64'h00540155FFFFFFFF)) 
    sdpram_reg_i_198
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I2(Q[0]),
        .I3(sdpram_reg_i_105[36]),
        .I4(sdpram_reg_i_105[5]),
        .I5(\ctrl_reg[out_en] ),
        .O(\exe_engine_reg[ir][14]_rep__2_6 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    sdpram_reg_i_2
       (.I0(\ctrl[rf_rs1] [3]),
        .I1(\ctrl[rf_wb_en] ),
        .I2(\ctrl[rf_rd] [3]),
        .I3(\ctrl[rf_zero_we] ),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'h00540155FFFFFFFF)) 
    sdpram_reg_i_201
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I2(Q[0]),
        .I3(sdpram_reg_i_105[35]),
        .I4(sdpram_reg_i_105[4]),
        .I5(\ctrl_reg[out_en] ),
        .O(\exe_engine_reg[ir][14]_rep__2_7 ));
  LUT6 #(
    .INIT(64'h00540155FFFFFFFF)) 
    sdpram_reg_i_203
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I2(Q[0]),
        .I3(sdpram_reg_i_105[34]),
        .I4(sdpram_reg_i_105[3]),
        .I5(\ctrl_reg[out_en] ),
        .O(\exe_engine_reg[ir][14]_rep__2_8 ));
  LUT6 #(
    .INIT(64'h00540155FFFFFFFF)) 
    sdpram_reg_i_205
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I2(Q[0]),
        .I3(sdpram_reg_i_105[33]),
        .I4(sdpram_reg_i_105[2]),
        .I5(\ctrl_reg[out_en] ),
        .O(\exe_engine_reg[ir][14]_rep__2_9 ));
  LUT6 #(
    .INIT(64'h00540155FFFFFFFF)) 
    sdpram_reg_i_207
       (.I0(\exe_engine_reg[ir][14]_rep__2_1 ),
        .I1(\exe_engine_reg[ir][13]_rep__0_0 ),
        .I2(Q[0]),
        .I3(sdpram_reg_i_105[32]),
        .I4(sdpram_reg_i_105[1]),
        .I5(\ctrl_reg[out_en] ),
        .O(\exe_engine_reg[ir][14]_rep__2_10 ));
  LUT6 #(
    .INIT(64'hC9C6C9C9C9C6C6C6)) 
    sdpram_reg_i_208
       (.I0(\mar[31]_i_11_n_0 ),
        .I1(\ctrl[alu_sub] ),
        .I2(\ctrl[alu_unsigned] ),
        .I3(\ctrl[pc_cur] [31]),
        .I4(\ctrl[alu_opa_mux] ),
        .I5(DOADO[31]),
        .O(sdpram_reg_i_208_n_0));
  LUT4 #(
    .INIT(16'h00E2)) 
    sdpram_reg_i_3
       (.I0(\ctrl[rf_rs1] [2]),
        .I1(\ctrl[rf_wb_en] ),
        .I2(\ctrl[rf_rd] [2]),
        .I3(\ctrl[rf_zero_we] ),
        .O(ADDRARDADDR[2]));
  LUT3 #(
    .INIT(8'hF4)) 
    sdpram_reg_i_38
       (.I0(\neorv32_cpu_regfile_inst/rd_zero__3 ),
        .I1(\ctrl[rf_wb_en] ),
        .I2(\ctrl[rf_zero_we] ),
        .O(WEA));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    sdpram_reg_i_39
       (.I0(\csr[we]_i_2_n_0 ),
        .I1(\ctrl_reg[rf_wb_en]__0 ),
        .I2(p_4_in),
        .I3(\trap_ctrl_reg[exc_buf_n_0_][8] ),
        .I4(\trap_ctrl_reg[exc_buf_n_0_][5] ),
        .I5(p_0_in0_in),
        .O(\ctrl[rf_wb_en] ));
  LUT4 #(
    .INIT(16'h00E2)) 
    sdpram_reg_i_4
       (.I0(\ctrl[rf_rs1] [1]),
        .I1(\ctrl[rf_wb_en] ),
        .I2(\ctrl[rf_rd] [1]),
        .I3(\ctrl[rf_zero_we] ),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    sdpram_reg_i_40
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[31]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(\ctrl[alu_imm] [31]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[31]),
        .O(\ctrl_reg[alu_op][1]_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    sdpram_reg_i_42
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[30]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(\ctrl[alu_imm] [30]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[30]),
        .O(\ctrl_reg[alu_op][1]_1 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    sdpram_reg_i_44
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[29]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(\ctrl[alu_imm] [29]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[29]),
        .O(\ctrl_reg[alu_op][1]_2 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    sdpram_reg_i_46
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[28]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(\ctrl[alu_imm] [28]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[28]),
        .O(\ctrl_reg[alu_op][1]_3 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    sdpram_reg_i_48
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[27]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(\ctrl[alu_imm] [27]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[27]),
        .O(\ctrl_reg[alu_op][1]_4 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    sdpram_reg_i_5
       (.I0(\ctrl[rf_rs1] [0]),
        .I1(\ctrl[rf_wb_en] ),
        .I2(\ctrl[rf_rd] [0]),
        .I3(\ctrl[rf_zero_we] ),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    sdpram_reg_i_50
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[26]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(\ctrl[alu_imm] [26]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[26]),
        .O(\ctrl_reg[alu_op][1]_5 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    sdpram_reg_i_52
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[25]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(\ctrl[alu_imm] [25]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[25]),
        .O(\ctrl_reg[alu_op][1]_6 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    sdpram_reg_i_54
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[24]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(\ctrl[alu_imm] [24]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[24]),
        .O(\ctrl_reg[alu_op][1]_7 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    sdpram_reg_i_56
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[23]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(\ctrl[alu_imm] [23]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[23]),
        .O(\ctrl_reg[alu_op][1]_8 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    sdpram_reg_i_58
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[22]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(\ctrl[alu_imm] [22]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[22]),
        .O(\ctrl_reg[alu_op][1]_9 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    sdpram_reg_i_60
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[21]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(\ctrl[alu_imm] [21]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[21]),
        .O(\ctrl_reg[alu_op][1]_10 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    sdpram_reg_i_62
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[20]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(\ctrl[alu_imm] [20]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[20]),
        .O(\ctrl_reg[alu_op][1]_11 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    sdpram_reg_i_64
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[19]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(\ctrl[alu_imm] [19]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[19]),
        .O(\ctrl_reg[alu_op][1]_12 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    sdpram_reg_i_66
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[18]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(\ctrl[alu_imm] [18]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[18]),
        .O(\ctrl_reg[alu_op][1]_13 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    sdpram_reg_i_68
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[17]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(\ctrl[alu_imm] [17]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[17]),
        .O(\ctrl_reg[alu_op][1]_14 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    sdpram_reg_i_70
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[16]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(\ctrl[alu_imm] [16]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[16]),
        .O(\ctrl_reg[alu_op][1]_15 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    sdpram_reg_i_72
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[15]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(\ctrl[alu_imm] [15]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[15]),
        .O(\ctrl_reg[alu_op][1]_16 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    sdpram_reg_i_74
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[14]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(\ctrl[alu_imm] [14]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[14]),
        .O(\ctrl_reg[alu_op][1]_17 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    sdpram_reg_i_76
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[13]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(\ctrl[alu_imm] [13]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[13]),
        .O(\ctrl_reg[alu_op][1]_18 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    sdpram_reg_i_78
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[12]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(\ctrl[alu_imm] [12]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[12]),
        .O(\ctrl_reg[alu_op][1]_19 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    sdpram_reg_i_80
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[11]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(\ctrl[alu_imm] [11]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[11]),
        .O(\ctrl_reg[alu_op][1]_20 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    sdpram_reg_i_82
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[10]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(\ctrl[alu_imm] [10]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[10]),
        .O(\ctrl_reg[alu_op][1]_21 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    sdpram_reg_i_84
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[9]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(\ctrl[alu_imm] [9]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[9]),
        .O(\ctrl_reg[alu_op][1]_22 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    sdpram_reg_i_86
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[8]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(\ctrl[alu_imm] [8]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[8]),
        .O(\ctrl_reg[alu_op][1]_23 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    sdpram_reg_i_88
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[7]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(\ctrl[alu_imm] [7]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[7]),
        .O(\ctrl_reg[alu_op][1]_24 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    sdpram_reg_i_90
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[6]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(\ctrl[alu_imm] [6]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[6]),
        .O(\ctrl_reg[alu_op][1]_25 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    sdpram_reg_i_92
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[5]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(\ctrl[alu_imm] [5]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[5]),
        .O(\ctrl_reg[alu_op][1]_26 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    sdpram_reg_i_94
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[4]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(\ctrl[alu_imm] [4]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[4]),
        .O(\ctrl_reg[alu_op][1]_27 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    sdpram_reg_i_96
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[3]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(\ctrl[alu_imm] [3]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[3]),
        .O(\ctrl_reg[alu_op][1]_28 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    sdpram_reg_i_98
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[2]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(\ctrl[alu_imm] [2]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[2]),
        .O(\ctrl_reg[alu_op][1]_29 ));
  LUT5 #(
    .INIT(32'hB800B8FF)) 
    \serial_shifter.shifter[cnt][0]_i_1 
       (.I0(\ctrl[alu_imm] [0]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[0]),
        .I3(valid_cmd),
        .I4(\serial_shifter.shifter_reg[cnt][1] [0]),
        .O(\immediate_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'hB8FFB800B800B8FF)) 
    \serial_shifter.shifter[cnt][1]_i_1 
       (.I0(\ctrl[alu_imm] [1]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[1]),
        .I3(valid_cmd),
        .I4(\serial_shifter.shifter_reg[cnt][1] [1]),
        .I5(\serial_shifter.shifter_reg[cnt][1] [0]),
        .O(\immediate_reg[1]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial_shifter.shifter[cnt][2]_i_2 
       (.I0(\ctrl[alu_imm] [2]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[2]),
        .O(\immediate_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial_shifter.shifter[cnt][3]_i_2 
       (.I0(\ctrl[alu_imm] [3]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[3]),
        .O(\immediate_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \serial_shifter.shifter[cnt][4]_i_3 
       (.I0(\serial_shifter.shifter[cnt][4]_i_6_n_0 ),
        .I1(\serial_shifter.shifter[cnt][4]_i_7_n_0 ),
        .I2(\exe_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(\ctrl[ir_funct12] [5]),
        .O(valid_cmd));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial_shifter.shifter[cnt][4]_i_4 
       (.I0(\ctrl[alu_imm] [4]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[4]),
        .O(\immediate_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \serial_shifter.shifter[cnt][4]_i_6 
       (.I0(\ctrl[ir_funct12] [7]),
        .I1(\ctrl[ir_funct12] [6]),
        .I2(\ctrl[ir_funct12] [9]),
        .I3(\ctrl[ir_funct12] [8]),
        .O(\serial_shifter.shifter[cnt][4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF4F)) 
    \serial_shifter.shifter[cnt][4]_i_7 
       (.I0(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I1(\ctrl[ir_funct12] [10]),
        .I2(\ctrl_reg[alu_cp_alu]__0 ),
        .I3(\csr[we]_i_2_n_0 ),
        .I4(\ctrl[ir_funct12] [11]),
        .O(\serial_shifter.shifter[cnt][4]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \serial_shifter.shifter[sreg][0]_i_1 
       (.I0(DOADO[0]),
        .I1(valid_cmd),
        .I2(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I3(\serial_shifter.shifter_reg[sreg][31] [1]),
        .O(sdpram_reg[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][10]_i_1 
       (.I0(DOADO[10]),
        .I1(valid_cmd),
        .I2(\serial_shifter.shifter_reg[sreg][31] [11]),
        .I3(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [9]),
        .O(sdpram_reg[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][11]_i_1 
       (.I0(DOADO[11]),
        .I1(valid_cmd),
        .I2(\serial_shifter.shifter_reg[sreg][31] [12]),
        .I3(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [10]),
        .O(sdpram_reg[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][12]_i_1 
       (.I0(DOADO[12]),
        .I1(valid_cmd),
        .I2(\serial_shifter.shifter_reg[sreg][31] [13]),
        .I3(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [11]),
        .O(sdpram_reg[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][13]_i_1 
       (.I0(DOADO[13]),
        .I1(valid_cmd),
        .I2(\serial_shifter.shifter_reg[sreg][31] [14]),
        .I3(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [12]),
        .O(sdpram_reg[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][14]_i_1 
       (.I0(DOADO[14]),
        .I1(valid_cmd),
        .I2(\serial_shifter.shifter_reg[sreg][31] [15]),
        .I3(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [13]),
        .O(sdpram_reg[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][15]_i_1 
       (.I0(DOADO[15]),
        .I1(valid_cmd),
        .I2(\serial_shifter.shifter_reg[sreg][31] [16]),
        .I3(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [14]),
        .O(sdpram_reg[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][16]_i_1 
       (.I0(DOADO[16]),
        .I1(valid_cmd),
        .I2(\serial_shifter.shifter_reg[sreg][31] [17]),
        .I3(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [15]),
        .O(sdpram_reg[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][17]_i_1 
       (.I0(DOADO[17]),
        .I1(valid_cmd),
        .I2(\serial_shifter.shifter_reg[sreg][31] [18]),
        .I3(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [16]),
        .O(sdpram_reg[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][18]_i_1 
       (.I0(DOADO[18]),
        .I1(valid_cmd),
        .I2(\serial_shifter.shifter_reg[sreg][31] [19]),
        .I3(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [17]),
        .O(sdpram_reg[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][19]_i_1 
       (.I0(DOADO[19]),
        .I1(valid_cmd),
        .I2(\serial_shifter.shifter_reg[sreg][31] [20]),
        .I3(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [18]),
        .O(sdpram_reg[19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][1]_i_1 
       (.I0(DOADO[1]),
        .I1(valid_cmd),
        .I2(\serial_shifter.shifter_reg[sreg][31] [2]),
        .I3(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [0]),
        .O(sdpram_reg[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][20]_i_1 
       (.I0(DOADO[20]),
        .I1(valid_cmd),
        .I2(\serial_shifter.shifter_reg[sreg][31] [21]),
        .I3(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [19]),
        .O(sdpram_reg[20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][21]_i_1 
       (.I0(DOADO[21]),
        .I1(valid_cmd),
        .I2(\serial_shifter.shifter_reg[sreg][31] [22]),
        .I3(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [20]),
        .O(sdpram_reg[21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][22]_i_1 
       (.I0(DOADO[22]),
        .I1(valid_cmd),
        .I2(\serial_shifter.shifter_reg[sreg][31] [23]),
        .I3(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [21]),
        .O(sdpram_reg[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][23]_i_1 
       (.I0(DOADO[23]),
        .I1(valid_cmd),
        .I2(\serial_shifter.shifter_reg[sreg][31] [24]),
        .I3(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [22]),
        .O(sdpram_reg[23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][24]_i_1 
       (.I0(DOADO[24]),
        .I1(valid_cmd),
        .I2(\serial_shifter.shifter_reg[sreg][31] [25]),
        .I3(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [23]),
        .O(sdpram_reg[24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][25]_i_1 
       (.I0(DOADO[25]),
        .I1(valid_cmd),
        .I2(\serial_shifter.shifter_reg[sreg][31] [26]),
        .I3(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [24]),
        .O(sdpram_reg[25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][26]_i_1 
       (.I0(DOADO[26]),
        .I1(valid_cmd),
        .I2(\serial_shifter.shifter_reg[sreg][31] [27]),
        .I3(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [25]),
        .O(sdpram_reg[26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][27]_i_1 
       (.I0(DOADO[27]),
        .I1(valid_cmd),
        .I2(\serial_shifter.shifter_reg[sreg][31] [28]),
        .I3(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [26]),
        .O(sdpram_reg[27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][28]_i_1 
       (.I0(DOADO[28]),
        .I1(valid_cmd),
        .I2(\serial_shifter.shifter_reg[sreg][31] [29]),
        .I3(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [27]),
        .O(sdpram_reg[28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][29]_i_1 
       (.I0(DOADO[29]),
        .I1(valid_cmd),
        .I2(\serial_shifter.shifter_reg[sreg][31] [30]),
        .I3(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [28]),
        .O(sdpram_reg[29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][2]_i_1 
       (.I0(DOADO[2]),
        .I1(valid_cmd),
        .I2(\serial_shifter.shifter_reg[sreg][31] [3]),
        .I3(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [1]),
        .O(sdpram_reg[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][30]_i_1 
       (.I0(DOADO[30]),
        .I1(valid_cmd),
        .I2(\serial_shifter.shifter_reg[sreg][31] [31]),
        .I3(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [29]),
        .O(sdpram_reg[30]));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \serial_shifter.shifter[sreg][31]_i_1 
       (.I0(DOADO[31]),
        .I1(valid_cmd),
        .I2(\ctrl[ir_funct12] [10]),
        .I3(\serial_shifter.shifter_reg[sreg][31] [31]),
        .I4(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I5(\serial_shifter.shifter_reg[sreg][31] [30]),
        .O(sdpram_reg[31]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][3]_i_1 
       (.I0(DOADO[3]),
        .I1(valid_cmd),
        .I2(\serial_shifter.shifter_reg[sreg][31] [4]),
        .I3(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [2]),
        .O(sdpram_reg[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][4]_i_1 
       (.I0(DOADO[4]),
        .I1(valid_cmd),
        .I2(\serial_shifter.shifter_reg[sreg][31] [5]),
        .I3(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [3]),
        .O(sdpram_reg[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][5]_i_1 
       (.I0(DOADO[5]),
        .I1(valid_cmd),
        .I2(\serial_shifter.shifter_reg[sreg][31] [6]),
        .I3(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [4]),
        .O(sdpram_reg[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][6]_i_1 
       (.I0(DOADO[6]),
        .I1(valid_cmd),
        .I2(\serial_shifter.shifter_reg[sreg][31] [7]),
        .I3(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [5]),
        .O(sdpram_reg[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][7]_i_1 
       (.I0(DOADO[7]),
        .I1(valid_cmd),
        .I2(\serial_shifter.shifter_reg[sreg][31] [8]),
        .I3(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [6]),
        .O(sdpram_reg[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][8]_i_1 
       (.I0(DOADO[8]),
        .I1(valid_cmd),
        .I2(\serial_shifter.shifter_reg[sreg][31] [9]),
        .I3(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [7]),
        .O(sdpram_reg[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][9]_i_1 
       (.I0(DOADO[9]),
        .I1(valid_cmd),
        .I2(\serial_shifter.shifter_reg[sreg][31] [10]),
        .I3(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [8]),
        .O(sdpram_reg[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFF000000FE)) 
    \trap_ctrl[cause][0]_i_1 
       (.I0(\trap_ctrl[cause][0]_i_2_n_0 ),
        .I1(p_6_in),
        .I2(p_7_in),
        .I3(p_9_in),
        .I4(p_8_in),
        .I5(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .O(\trap_ctrl[cause] [0]));
  LUT6 #(
    .INIT(64'h1110111011111110)) 
    \trap_ctrl[cause][0]_i_2 
       (.I0(p_4_in),
        .I1(\trap_ctrl_reg[exc_buf_n_0_][5] ),
        .I2(p_0_in0_in),
        .I3(\trap_ctrl_reg[exc_buf_n_0_][8] ),
        .I4(\trap_ctrl[cause][0]_i_3_n_0 ),
        .I5(\trap_ctrl[cause][6]_i_2_n_0 ),
        .O(\trap_ctrl[cause][0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \trap_ctrl[cause][0]_i_3 
       (.I0(p_15_in23_in),
        .I1(\trap_ctrl_reg[irq_buf_n_0_][0] ),
        .I2(p_16_in),
        .O(\trap_ctrl[cause][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAAAAFE)) 
    \trap_ctrl[cause][1]_i_1 
       (.I0(\trap_ctrl[cause][1]_i_2_n_0 ),
        .I1(p_6_in),
        .I2(p_7_in),
        .I3(p_8_in),
        .I4(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I5(p_9_in),
        .O(\trap_ctrl[cause] [1]));
  LUT6 #(
    .INIT(64'h0000FFFF00005510)) 
    \trap_ctrl[cause][1]_i_2 
       (.I0(p_4_in),
        .I1(\trap_ctrl_reg[exc_buf_n_0_][8] ),
        .I2(\trap_ctrl[cause][1]_i_3_n_0 ),
        .I3(p_0_in0_in),
        .I4(\trap_ctrl[cause][1]_i_4_n_0 ),
        .I5(\trap_ctrl_reg[exc_buf_n_0_][5] ),
        .O(\trap_ctrl[cause][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF54)) 
    \trap_ctrl[cause][1]_i_3 
       (.I0(p_6_in18_in),
        .I1(\trap_ctrl[cause][0]_i_3_n_0 ),
        .I2(p_0_in12_in),
        .I3(p_8_in20_in),
        .I4(p_12_in),
        .O(\trap_ctrl[cause][1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \trap_ctrl[cause][1]_i_4 
       (.I0(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I1(p_8_in),
        .O(\trap_ctrl[cause][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000F00000002)) 
    \trap_ctrl[cause][2]_i_1 
       (.I0(\trap_ctrl[cause][2]_i_2_n_0 ),
        .I1(p_12_in),
        .I2(p_6_in),
        .I3(p_7_in),
        .I4(\csr[we]_i_2_n_0 ),
        .I5(\trap_ctrl[cause][2]_i_3_n_0 ),
        .O(\trap_ctrl[cause] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF55550100)) 
    \trap_ctrl[cause][2]_i_2 
       (.I0(p_6_in18_in),
        .I1(\trap_ctrl_reg[irq_buf_n_0_][0] ),
        .I2(p_15_in23_in),
        .I3(p_16_in),
        .I4(p_0_in12_in),
        .I5(p_8_in20_in),
        .O(\trap_ctrl[cause][2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \trap_ctrl[cause][2]_i_3 
       (.I0(p_0_in0_in),
        .I1(\trap_ctrl_reg[exc_buf_n_0_][5] ),
        .I2(\trap_ctrl_reg[exc_buf_n_0_][8] ),
        .I3(p_4_in),
        .O(\trap_ctrl[cause][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEEEEEA)) 
    \trap_ctrl[cause][3]_i_1 
       (.I0(p_7_in),
        .I1(\trap_ctrl[cause][3]_i_2_n_0 ),
        .I2(p_15_in23_in),
        .I3(p_6_in18_in),
        .I4(p_0_in12_in),
        .I5(\csr[we]_i_2_n_0 ),
        .O(\trap_ctrl[cause] [3]));
  LUT4 #(
    .INIT(16'h0001)) 
    \trap_ctrl[cause][3]_i_2 
       (.I0(p_6_in),
        .I1(p_12_in),
        .I2(p_8_in20_in),
        .I3(\trap_ctrl[cause][2]_i_3_n_0 ),
        .O(\trap_ctrl[cause][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \trap_ctrl[cause][4]_i_1 
       (.I0(p_6_in18_in),
        .I1(p_0_in12_in),
        .I2(p_12_in),
        .I3(p_8_in20_in),
        .I4(\exe_engine[ir][31]_i_3_n_0 ),
        .O(\trap_ctrl[cause] [4]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \trap_ctrl[cause][6]_i_1 
       (.I0(p_15_in23_in),
        .I1(\trap_ctrl_reg[irq_buf_n_0_][0] ),
        .I2(p_16_in),
        .I3(\trap_ctrl[cause][6]_i_2_n_0 ),
        .I4(\exe_engine[ir][31]_i_3_n_0 ),
        .O(\trap_ctrl[cause] [6]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \trap_ctrl[cause][6]_i_2 
       (.I0(p_8_in20_in),
        .I1(p_12_in),
        .I2(p_0_in12_in),
        .I3(p_6_in18_in),
        .O(\trap_ctrl[cause][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFEFF0000)) 
    \trap_ctrl[env_pending]_i_1 
       (.I0(\exe_engine_reg[state] [0]),
        .I1(\exe_engine_reg[state] [3]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I4(\trap_ctrl_reg[env_pending]__0 ),
        .I5(\trap_ctrl[env_pending]_i_2_n_0 ),
        .O(\trap_ctrl[env_pending]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF888A0000)) 
    \trap_ctrl[env_pending]_i_2 
       (.I0(\FSM_sequential_exe_engine[state][3]_i_14_n_0 ),
        .I1(\FSM_sequential_exe_engine[state][2]_i_3_n_0 ),
        .I2(\trap_ctrl[env_pending]_i_3_n_0 ),
        .I3(\trap_ctrl[env_pending]_i_4_n_0 ),
        .I4(\csr_reg[mstatus_mie]__0 ),
        .I5(\exe_engine[ir][31]_i_3_n_0 ),
        .O(\trap_ctrl[env_pending]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \trap_ctrl[env_pending]_i_3 
       (.I0(\exe_engine_reg[state] [0]),
        .I1(\exe_engine_reg[state] [3]),
        .O(\trap_ctrl[env_pending]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \trap_ctrl[env_pending]_i_4 
       (.I0(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .O(\trap_ctrl[env_pending]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8888888F88888888)) 
    \trap_ctrl[exc_buf][0]_i_1 
       (.I0(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .I2(p_6_in),
        .I3(p_7_in),
        .I4(\trap_ctrl_reg[env_pending]__0 ),
        .I5(\trap_ctrl[exc_buf][0]_i_2_n_0 ),
        .O(p_16_out[0]));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \trap_ctrl[exc_buf][0]_i_2 
       (.I0(\trap_ctrl[cause][2]_i_3_n_0 ),
        .I1(\exe_engine_reg[ir][13]_rep__0_4 ),
        .I2(rdata_o[16]),
        .I3(p_8_in),
        .I4(p_9_in),
        .I5(\FSM_sequential_exe_engine_reg[state][2]_2 ),
        .O(\trap_ctrl[exc_buf][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \trap_ctrl[exc_buf][1]_i_1 
       (.I0(\trap_ctrl[exc_buf][1]_i_2_n_0 ),
        .I1(\trap_ctrl[exc_buf][1]_i_3_n_0 ),
        .I2(\trap_ctrl[exc_buf][1]_i_4_n_0 ),
        .I3(\trap_ctrl[exc_buf][1]_i_5_n_0 ),
        .I4(\trap_ctrl[exc_buf][1]_i_6_n_0 ),
        .I5(\trap_ctrl[exc_buf][1]_i_7_n_0 ),
        .O(p_16_out[1]));
  LUT6 #(
    .INIT(64'hFFFF0000FF0E0000)) 
    \trap_ctrl[exc_buf][1]_i_10 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(\ctrl[ir_funct12] [8]),
        .I3(\trap_ctrl[exc_buf][1]_i_30_n_0 ),
        .I4(\trap_ctrl[exc_buf][1]_i_9_n_0 ),
        .I5(\trap_ctrl[exc_buf][1]_i_31_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h2080)) 
    \trap_ctrl[exc_buf][1]_i_11 
       (.I0(\exe_engine_reg[state] [0]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I3(\exe_engine_reg[state] [3]),
        .O(\trap_ctrl[exc_buf][1]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \trap_ctrl[exc_buf][1]_i_12 
       (.I0(Q[0]),
        .I1(\trap_ctrl[exc_buf][1]_i_9_n_0 ),
        .I2(\exe_engine_reg[ir][13]_rep_0 ),
        .I3(\csr[we]_i_3_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hC0F0C0FE00000000)) 
    \trap_ctrl[exc_buf][1]_i_13 
       (.I0(\trap_ctrl[exc_buf][1]_i_32_n_0 ),
        .I1(\ctrl[rf_rs1] [4]),
        .I2(\ctrl[ir_funct12] [10]),
        .I3(\exe_engine_reg[ir][13]_rep_0 ),
        .I4(Q[0]),
        .I5(\trap_ctrl[exc_buf][1]_i_9_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hF0FEF0F0FFFEF0F0)) 
    \trap_ctrl[exc_buf][1]_i_14 
       (.I0(\exe_engine_reg[ir][13]_rep_0 ),
        .I1(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I2(\exe_engine_reg[ir_n_0_][4] ),
        .I3(\ctrl[ir_opcode] ),
        .I4(\exe_engine_reg[ir_n_0_][2] ),
        .I5(\exe_engine_reg[ir_n_0_][6] ),
        .O(\trap_ctrl[exc_buf][1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0808000800080008)) 
    \trap_ctrl[exc_buf][1]_i_15 
       (.I0(\trap_ctrl[exc_buf][1]_i_23_n_0 ),
        .I1(\ctrl[alu_sub]_i_2_n_0 ),
        .I2(\exe_engine_reg[ir_n_0_][3] ),
        .I3(\exe_engine_reg[ir_n_0_][4] ),
        .I4(\trap_ctrl[exc_buf][1]_i_21_n_0 ),
        .I5(\ctrl[ir_opcode] ),
        .O(\trap_ctrl[exc_buf][1]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hA2AA0000)) 
    \trap_ctrl[exc_buf][1]_i_16 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\ctrl[ir_funct12] [6]),
        .I4(\trap_ctrl[exc_buf][1]_i_9_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hAAA80000)) 
    \trap_ctrl[exc_buf][1]_i_17 
       (.I0(\ctrl[ir_funct12] [5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(\ctrl[ir_funct12] [6]),
        .I4(\trap_ctrl[exc_buf][1]_i_9_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000008A0000)) 
    \trap_ctrl[exc_buf][1]_i_18 
       (.I0(\ctrl[ir_funct12] [9]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\trap_ctrl[exc_buf][1]_i_9_n_0 ),
        .I5(\exe_engine_reg[ir][13]_rep_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h0444)) 
    \trap_ctrl[exc_buf][1]_i_19 
       (.I0(\ctrl[ir_funct12] [9]),
        .I1(\ctrl[ir_funct12] [8]),
        .I2(Q[3]),
        .I3(Q[1]),
        .O(\trap_ctrl[exc_buf][1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEEEAAAA)) 
    \trap_ctrl[exc_buf][1]_i_2 
       (.I0(\trap_ctrl[exc_buf][1]_i_8_n_0 ),
        .I1(Q[0]),
        .I2(\ctrl[ir_funct12] [8]),
        .I3(\ctrl[ir_funct12] [9]),
        .I4(\trap_ctrl[exc_buf][1]_i_9_n_0 ),
        .I5(\trap_ctrl[exc_buf][1]_i_10_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \trap_ctrl[exc_buf][1]_i_20 
       (.I0(\ctrl[ir_funct12] [11]),
        .I1(\ctrl[ir_funct12] [6]),
        .I2(\ctrl[ir_funct12] [7]),
        .O(\trap_ctrl[exc_buf][1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00007F00)) 
    \trap_ctrl[exc_buf][1]_i_21 
       (.I0(\ctrl[ir_funct12] [11]),
        .I1(\ctrl[ir_funct12] [10]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(\ctrl[ir_funct12] [6]),
        .I5(\trap_ctrl[exc_buf][1]_i_33_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h000020F000002020)) 
    \trap_ctrl[exc_buf][1]_i_22 
       (.I0(\trap_ctrl[exc_buf][1]_i_34_n_0 ),
        .I1(\exe_engine_reg[ir_n_0_][6] ),
        .I2(\trap_ctrl[exc_buf][1]_i_11_n_0 ),
        .I3(\exe_engine_reg[ir_n_0_][4] ),
        .I4(\exe_engine_reg[ir_n_0_][3] ),
        .I5(\trap_ctrl[exc_buf][1]_i_35_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h48000000)) 
    \trap_ctrl[exc_buf][1]_i_23 
       (.I0(\exe_engine_reg[state] [3]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I3(\exe_engine_reg[state] [0]),
        .I4(\exe_engine_reg[ir_n_0_][6] ),
        .O(\trap_ctrl[exc_buf][1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFF00000EEE00000)) 
    \trap_ctrl[exc_buf][1]_i_24 
       (.I0(\ctrl[rf_rs1] [2]),
        .I1(\ctrl[rf_rs1] [1]),
        .I2(\ctrl[ir_funct12] [10]),
        .I3(\trap_ctrl[exc_buf][1]_i_36_n_0 ),
        .I4(\trap_ctrl[exc_buf][1]_i_9_n_0 ),
        .I5(\ctrl[rf_rs1] [0]),
        .O(\trap_ctrl[exc_buf][1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hF080C080C080C080)) 
    \trap_ctrl[exc_buf][1]_i_25 
       (.I0(\ctrl[ir_funct12] [5]),
        .I1(Q[5]),
        .I2(\trap_ctrl[exc_buf][1]_i_9_n_0 ),
        .I3(\ctrl[ir_funct12] [6]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\trap_ctrl[exc_buf][1]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \trap_ctrl[exc_buf][1]_i_26 
       (.I0(\exe_engine_reg[ir][13]_rep_0 ),
        .I1(\trap_ctrl[exc_buf][1]_i_9_n_0 ),
        .I2(Q[0]),
        .O(\trap_ctrl[exc_buf][1]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hAB00)) 
    \trap_ctrl[exc_buf][1]_i_27 
       (.I0(\ctrl[ir_funct12] [10]),
        .I1(\exe_engine_reg[ir][13]_rep_0 ),
        .I2(Q[0]),
        .I3(\trap_ctrl[exc_buf][1]_i_9_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4F4F404)) 
    \trap_ctrl[exc_buf][1]_i_28 
       (.I0(\exe_engine_reg[ir][13]_rep_0 ),
        .I1(Q[0]),
        .I2(\ctrl[ir_funct12] [6]),
        .I3(\ctrl[ir_funct12] [11]),
        .I4(\ctrl[ir_funct12] [10]),
        .I5(Q[3]),
        .O(\trap_ctrl[exc_buf][1]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h4440000000000000)) 
    \trap_ctrl[exc_buf][1]_i_29 
       (.I0(\exe_engine_reg[ir_n_0_][3] ),
        .I1(\exe_engine_reg[ir_n_0_][2] ),
        .I2(Q[0]),
        .I3(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I4(\exe_engine_reg[ir_n_0_][6] ),
        .I5(\trap_ctrl[exc_buf][1]_i_11_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFCF4FCFC)) 
    \trap_ctrl[exc_buf][1]_i_3 
       (.I0(\exe_engine_reg[ir_n_0_][1] ),
        .I1(\trap_ctrl[exc_buf][1]_i_11_n_0 ),
        .I2(\trap_ctrl[exc_buf][1]_i_12_n_0 ),
        .I3(monitor_exc),
        .I4(\exe_engine_reg[ir_n_0_][0] ),
        .I5(\trap_ctrl[exc_buf][1]_i_13_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000000E)) 
    \trap_ctrl[exc_buf][1]_i_30 
       (.I0(\ctrl[ir_funct12] [10]),
        .I1(\ctrl[ir_funct12] [11]),
        .I2(Q[2]),
        .I3(\ctrl[ir_funct12] [7]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\trap_ctrl[exc_buf][1]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'h7E7E7E00)) 
    \trap_ctrl[exc_buf][1]_i_31 
       (.I0(\ctrl[ir_funct12] [11]),
        .I1(\ctrl[ir_funct12] [10]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[1]),
        .O(\trap_ctrl[exc_buf][1]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \trap_ctrl[exc_buf][1]_i_32 
       (.I0(\ctrl[ir_funct12] [6]),
        .I1(\ctrl[ir_funct12] [5]),
        .I2(\ctrl[ir_funct12] [11]),
        .O(\trap_ctrl[exc_buf][1]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \trap_ctrl[exc_buf][1]_i_33 
       (.I0(\ctrl[ir_funct12] [8]),
        .I1(\ctrl[ir_funct12] [9]),
        .O(\trap_ctrl[exc_buf][1]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h0F080808)) 
    \trap_ctrl[exc_buf][1]_i_34 
       (.I0(Q[0]),
        .I1(\exe_engine_reg[ir][13]_rep_0 ),
        .I2(\exe_engine_reg[ir_n_0_][4] ),
        .I3(\ctrl[ir_opcode] ),
        .I4(\exe_engine_reg[ir][14]_rep__0_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h4040FF40)) 
    \trap_ctrl[exc_buf][1]_i_35 
       (.I0(\ctrl[ir_opcode] ),
        .I1(\exe_engine_reg[ir][13]_rep_0 ),
        .I2(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I3(\exe_engine_reg[ir_n_0_][2] ),
        .I4(\exe_engine_reg[ir_n_0_][6] ),
        .O(\trap_ctrl[exc_buf][1]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \trap_ctrl[exc_buf][1]_i_36 
       (.I0(\exe_engine_reg[ir][13]_rep_0 ),
        .I1(Q[0]),
        .O(\trap_ctrl[exc_buf][1]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF80)) 
    \trap_ctrl[exc_buf][1]_i_4 
       (.I0(\trap_ctrl[exc_buf][1]_i_14_n_0 ),
        .I1(\trap_ctrl[exc_buf][1]_i_11_n_0 ),
        .I2(\exe_engine_reg[ir_n_0_][3] ),
        .I3(\trap_ctrl[exc_buf][1]_i_15_n_0 ),
        .I4(\trap_ctrl[exc_buf][1]_i_16_n_0 ),
        .I5(\trap_ctrl[exc_buf][1]_i_17_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFEAAFEAAFEAA)) 
    \trap_ctrl[exc_buf][1]_i_5 
       (.I0(\trap_ctrl[exc_buf][1]_i_18_n_0 ),
        .I1(\trap_ctrl[exc_buf][1]_i_19_n_0 ),
        .I2(\trap_ctrl[exc_buf][1]_i_20_n_0 ),
        .I3(\trap_ctrl[exc_buf][1]_i_9_n_0 ),
        .I4(\trap_ctrl[exc_buf][1]_i_21_n_0 ),
        .I5(\exe_engine_reg[ir][14]_rep__0_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEF4FFF0F0F0F0)) 
    \trap_ctrl[exc_buf][1]_i_6 
       (.I0(\exe_engine_reg[ir_n_0_][2] ),
        .I1(\exe_engine_reg[ir_n_0_][3] ),
        .I2(\trap_ctrl[exc_buf][1]_i_22_n_0 ),
        .I3(\ctrl[ir_opcode] ),
        .I4(\exe_engine_reg[ir_n_0_][4] ),
        .I5(\trap_ctrl[exc_buf][1]_i_23_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \trap_ctrl[exc_buf][1]_i_7 
       (.I0(\trap_ctrl[exc_buf][1]_i_24_n_0 ),
        .I1(\trap_ctrl[exc_buf][1]_i_25_n_0 ),
        .I2(Q[5]),
        .I3(\trap_ctrl[exc_buf][1]_i_26_n_0 ),
        .I4(\trap_ctrl[exc_buf][1]_i_27_n_0 ),
        .I5(\ctrl[rf_rs1] [3]),
        .O(\trap_ctrl[exc_buf][1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \trap_ctrl[exc_buf][1]_i_8 
       (.I0(p_9_in),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .I2(Q[2]),
        .I3(\trap_ctrl[exc_buf][1]_i_28_n_0 ),
        .I4(\trap_ctrl[exc_buf][1]_i_9_n_0 ),
        .I5(\trap_ctrl[exc_buf][1]_i_29_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \trap_ctrl[exc_buf][1]_i_9 
       (.I0(\exe_engine_reg[ir_n_0_][6] ),
        .I1(\trap_ctrl[exc_buf][1]_i_11_n_0 ),
        .I2(\ctrl[ir_opcode] ),
        .I3(\exe_engine_reg[ir_n_0_][4] ),
        .O(\trap_ctrl[exc_buf][1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \trap_ctrl[exc_buf][2]_i_1 
       (.I0(p_8_in),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .I2(\FSM_sequential_exe_engine[state][0]_i_5_n_0 ),
        .I3(\trap_ctrl[exc_buf][2]_i_2_n_0 ),
        .I4(alu_add[1]),
        .O(p_16_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \trap_ctrl[exc_buf][2]_i_2 
       (.I0(\exe_engine_reg[state] [3]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I2(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I3(\exe_engine_reg[state] [0]),
        .O(\trap_ctrl[exc_buf][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888888F88888888)) 
    \trap_ctrl[exc_buf][3]_i_1 
       (.I0(p_7_in),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .I2(\trap_ctrl[exc_buf][4]_i_2_n_0 ),
        .I3(Q[2]),
        .I4(\trap_ctrl[exc_buf][3]_i_2_n_0 ),
        .I5(\trap_ctrl[exc_buf][4]_i_4_n_0 ),
        .O(p_16_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \trap_ctrl[exc_buf][3]_i_2 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(\trap_ctrl[exc_buf][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h888F888888888888)) 
    \trap_ctrl[exc_buf][4]_i_1 
       (.I0(p_6_in),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .I2(\trap_ctrl[exc_buf][4]_i_2_n_0 ),
        .I3(\trap_ctrl[exc_buf][4]_i_3_n_0 ),
        .I4(Q[1]),
        .I5(\trap_ctrl[exc_buf][4]_i_4_n_0 ),
        .O(p_16_out[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \trap_ctrl[exc_buf][4]_i_2 
       (.I0(Q[0]),
        .I1(\exe_engine_reg[ir][13]_rep_0 ),
        .I2(\exe_engine_reg[ir][14]_rep__0_0 ),
        .I3(p_9_in),
        .I4(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I5(p_8_in),
        .O(\trap_ctrl[exc_buf][4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \trap_ctrl[exc_buf][4]_i_3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\trap_ctrl[exc_buf][4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \trap_ctrl[exc_buf][4]_i_4 
       (.I0(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I2(\exe_engine_reg[state] [3]),
        .I3(\exe_engine_reg[state] [0]),
        .O(\trap_ctrl[exc_buf][4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFF800000)) 
    \trap_ctrl[exc_buf][5]_i_1 
       (.I0(pending_reg),
        .I1(\ctrl[lsu_rw] ),
        .I2(misaligned),
        .I3(\trap_ctrl_reg[exc_buf_n_0_][5] ),
        .I4(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .O(p_16_out[5]));
  LUT5 #(
    .INIT(32'hFF400000)) 
    \trap_ctrl[exc_buf][6]_i_1 
       (.I0(\ctrl[lsu_rw] ),
        .I1(pending_reg),
        .I2(misaligned),
        .I3(p_4_in),
        .I4(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .O(p_16_out[6]));
  LUT5 #(
    .INIT(32'hFF800000)) 
    \trap_ctrl[exc_buf][7]_i_1 
       (.I0(pending_reg),
        .I1(\ctrl[lsu_rw] ),
        .I2(\cpu_d_rsp[0][err] ),
        .I3(p_0_in0_in),
        .I4(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .O(p_16_out[7]));
  LUT5 #(
    .INIT(32'hFF400000)) 
    \trap_ctrl[exc_buf][8]_i_1 
       (.I0(\ctrl[lsu_rw] ),
        .I1(pending_reg),
        .I2(\cpu_d_rsp[0][err] ),
        .I3(\trap_ctrl_reg[exc_buf_n_0_][8] ),
        .I4(\FSM_sequential_exe_engine_reg[state][2]_1 ),
        .O(p_16_out[8]));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \trap_ctrl[exc_buf][8]_i_3 
       (.I0(\FSM_sequential_exe_engine_reg[state][2]_0 [1]),
        .I1(\FSM_sequential_exe_engine_reg[state][2]_0 [0]),
        .I2(\exe_engine_reg[state] [3]),
        .I3(\exe_engine_reg[state] [0]),
        .O(\FSM_sequential_exe_engine_reg[state][2]_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][0]_i_1 
       (.I0(\csr_reg[mie_msi]__0 ),
        .I1(\trap_ctrl_reg[irq_pnd_n_0_][0] ),
        .I2(\trap_ctrl_reg[env_pending]__0 ),
        .I3(\trap_ctrl_reg[irq_buf_n_0_][0] ),
        .O(p_53_out[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][11]_i_1 
       (.I0(p_31_in),
        .I1(p_32_in),
        .I2(\trap_ctrl_reg[env_pending]__0 ),
        .I3(p_6_in18_in),
        .O(p_53_out[11]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][17]_i_1 
       (.I0(p_49_in),
        .I1(p_50_in),
        .I2(\trap_ctrl_reg[env_pending]__0 ),
        .I3(p_0_in12_in),
        .O(p_53_out[17]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][1]_i_1 
       (.I0(\csr_reg[mie_mti]__0 ),
        .I1(p_3_in),
        .I2(\trap_ctrl_reg[env_pending]__0 ),
        .I3(p_16_in),
        .O(p_53_out[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][2]_i_1 
       (.I0(\csr_reg[mie_mei]__0 ),
        .I1(p_5_in),
        .I2(\trap_ctrl_reg[env_pending]__0 ),
        .I3(p_15_in23_in),
        .O(p_53_out[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][5]_i_1 
       (.I0(p_13_in24_in),
        .I1(p_14_in25_in),
        .I2(\trap_ctrl_reg[env_pending]__0 ),
        .I3(p_12_in),
        .O(p_53_out[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][9]_i_1 
       (.I0(p_25_in),
        .I1(p_26_in),
        .I2(\trap_ctrl_reg[env_pending]__0 ),
        .I3(p_8_in20_in),
        .O(p_53_out[9]));
  FDCE \trap_ctrl_reg[cause][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause] [0]),
        .Q(\trap_ctrl_reg[cause_n_0_][0] ));
  FDCE \trap_ctrl_reg[cause][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause] [1]),
        .Q(\trap_ctrl_reg[cause_n_0_][1] ));
  FDCE \trap_ctrl_reg[cause][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause] [2]),
        .Q(\trap_ctrl_reg[cause_n_0_][2] ));
  FDCE \trap_ctrl_reg[cause][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause] [3]),
        .Q(\trap_ctrl_reg[cause_n_0_][3] ));
  FDCE \trap_ctrl_reg[cause][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause] [4]),
        .Q(\trap_ctrl_reg[cause_n_0_][4] ));
  FDCE \trap_ctrl_reg[cause][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause] [6]),
        .Q(p_0_in122_in));
  FDCE \trap_ctrl_reg[env_pending] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[env_pending]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[env_pending]__0 ));
  FDCE \trap_ctrl_reg[exc_buf][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_16_out[0]),
        .Q(\trap_ctrl_reg[exc_buf_n_0_][0] ));
  FDCE \trap_ctrl_reg[exc_buf][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_16_out[1]),
        .Q(p_9_in));
  FDCE \trap_ctrl_reg[exc_buf][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_16_out[2]),
        .Q(p_8_in));
  FDCE \trap_ctrl_reg[exc_buf][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_16_out[3]),
        .Q(p_7_in));
  FDCE \trap_ctrl_reg[exc_buf][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_16_out[4]),
        .Q(p_6_in));
  FDCE \trap_ctrl_reg[exc_buf][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_16_out[5]),
        .Q(\trap_ctrl_reg[exc_buf_n_0_][5] ));
  FDCE \trap_ctrl_reg[exc_buf][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_16_out[6]),
        .Q(p_4_in));
  FDCE \trap_ctrl_reg[exc_buf][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_16_out[7]),
        .Q(p_0_in0_in));
  FDCE \trap_ctrl_reg[exc_buf][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_16_out[8]),
        .Q(\trap_ctrl_reg[exc_buf_n_0_][8] ));
  FDCE \trap_ctrl_reg[irq_buf][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_53_out[0]),
        .Q(\trap_ctrl_reg[irq_buf_n_0_][0] ));
  FDCE \trap_ctrl_reg[irq_buf][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_53_out[11]),
        .Q(p_6_in18_in));
  FDCE \trap_ctrl_reg[irq_buf][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_53_out[17]),
        .Q(p_0_in12_in));
  FDCE \trap_ctrl_reg[irq_buf][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_53_out[1]),
        .Q(p_16_in));
  FDCE \trap_ctrl_reg[irq_buf][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_53_out[2]),
        .Q(p_15_in23_in));
  FDCE \trap_ctrl_reg[irq_buf][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_53_out[5]),
        .Q(p_12_in));
  FDCE \trap_ctrl_reg[irq_buf][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_53_out[9]),
        .Q(p_8_in20_in));
  FDCE \trap_ctrl_reg[irq_pnd][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][17]_0 [0]),
        .Q(\trap_ctrl_reg[irq_pnd_n_0_][0] ));
  FDCE \trap_ctrl_reg[irq_pnd][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][17]_0 [5]),
        .Q(p_32_in));
  FDCE \trap_ctrl_reg[irq_pnd][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][17]_0 [6]),
        .Q(p_50_in));
  FDCE \trap_ctrl_reg[irq_pnd][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][17]_0 [1]),
        .Q(p_3_in));
  FDCE \trap_ctrl_reg[irq_pnd][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][17]_0 [2]),
        .Q(p_5_in));
  FDCE \trap_ctrl_reg[irq_pnd][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][17]_0 [3]),
        .Q(p_14_in25_in));
  FDCE \trap_ctrl_reg[irq_pnd][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][17]_0 [4]),
        .Q(p_26_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_cp_muldiv
   (\ctrl_reg[out_en] ,
    \FSM_onehot_ctrl_reg[state][2]_0 ,
    \mul[add] ,
    Q,
    \FSM_onehot_ctrl_reg[state][1]_0 ,
    CO,
    \ctrl_reg[out_en]__0_0 ,
    \divider_core_serial.div_reg[quotient][30]_0 ,
    \divider_core_serial.div_reg[sign_mod]_0 ,
    \divider_core_serial.div_reg[sign_mod]_1 ,
    \divider_core_serial.div_reg[sign_mod]_2 ,
    \divider_core_serial.div_reg[sign_mod]_3 ,
    \divider_core_serial.div_reg[sign_mod]_4 ,
    \divider_core_serial.div_reg[sign_mod]_5 ,
    \divider_core_serial.div_reg[sign_mod]_6 ,
    \divider_core_serial.div_reg[sign_mod]_7 ,
    \divider_core_serial.div_reg[sign_mod]_8 ,
    \divider_core_serial.div_reg[sign_mod]_9 ,
    \divider_core_serial.div_reg[sign_mod]_10 ,
    \divider_core_serial.div_reg[sign_mod]_11 ,
    \divider_core_serial.div_reg[sign_mod]_12 ,
    \divider_core_serial.div_reg[sign_mod]_13 ,
    \divider_core_serial.div_reg[sign_mod]_14 ,
    \divider_core_serial.div_reg[sign_mod]_15 ,
    \divider_core_serial.div_reg[sign_mod]_16 ,
    \divider_core_serial.div_reg[sign_mod]_17 ,
    \divider_core_serial.div_reg[sign_mod]_18 ,
    \divider_core_serial.div_reg[sign_mod]_19 ,
    \divider_core_serial.div_reg[sign_mod]_20 ,
    \divider_core_serial.div_reg[sign_mod]_21 ,
    \divider_core_serial.div_reg[sign_mod]_22 ,
    \divider_core_serial.div_reg[sign_mod]_23 ,
    \divider_core_serial.div_reg[sign_mod]_24 ,
    \divider_core_serial.div_reg[sign_mod]_25 ,
    \divider_core_serial.div_reg[sign_mod]_26 ,
    \divider_core_serial.div_reg[sign_mod]_27 ,
    \divider_core_serial.div_reg[sign_mod]_28 ,
    \divider_core_serial.div_reg[sign_mod]_29 ,
    \divider_core_serial.div_reg[sign_mod]_30 ,
    \FSM_onehot_ctrl_reg[state][0]_0 ,
    E,
    \divider_core_serial.div_reg[sign_mod]_31 ,
    clk,
    rstn_sys,
    DI,
    S,
    \divider_core_serial.div_reg[remainder][31]_0 ,
    \divider_core_serial.div_reg[remainder][31]_1 ,
    \FSM_onehot_ctrl_reg[state][2]_1 ,
    rs2_o,
    \_inferred__4/i__carry__7_0 ,
    \_inferred__4/i__carry_0 ,
    sdpram_reg_i_102,
    \serial_shifter.shifter_reg[done_ff] ,
    sdpram_reg_i_102_0,
    sdpram_reg_i_199_0,
    sdpram_reg_i_199_1,
    sdpram_reg_i_137_0,
    sdpram_reg_i_83,
    sdpram_reg_i_101,
    sdpram_reg_i_128_0,
    sdpram_reg_i_99,
    sdpram_reg_i_97,
    sdpram_reg_i_95,
    sdpram_reg_i_93,
    sdpram_reg_i_91,
    sdpram_reg_i_89,
    sdpram_reg_i_87,
    sdpram_reg_i_85,
    sdpram_reg_i_83_0,
    sdpram_reg_i_190_0,
    sdpram_reg_i_81,
    sdpram_reg_i_79,
    sdpram_reg_i_77,
    sdpram_reg_i_75,
    sdpram_reg_i_73,
    sdpram_reg_i_71,
    sdpram_reg_i_69,
    sdpram_reg_i_67,
    sdpram_reg_i_65,
    sdpram_reg_i_63,
    sdpram_reg_i_61,
    sdpram_reg_i_59,
    sdpram_reg_i_57,
    sdpram_reg_i_55,
    sdpram_reg_i_53,
    sdpram_reg_i_51,
    sdpram_reg_i_49,
    sdpram_reg_i_47,
    sdpram_reg_i_45,
    sdpram_reg_i_43,
    sdpram_reg_i_41,
    \divider_core_serial.div_reg[remainder][0]_0 ,
    \divider_core_serial.div_reg[quotient][31]_0 ,
    \divider_core_serial.div_reg[rs2_abs][31]_0 ,
    \multiplier_core_serial.mul_reg[res][0]_0 ,
    \multiplier_core_serial.mul_reg[res][63]_0 );
  output \ctrl_reg[out_en] ;
  output \FSM_onehot_ctrl_reg[state][2]_0 ;
  output [32:0]\mul[add] ;
  output [62:0]Q;
  output \FSM_onehot_ctrl_reg[state][1]_0 ;
  output [0:0]CO;
  output \ctrl_reg[out_en]__0_0 ;
  output [30:0]\divider_core_serial.div_reg[quotient][30]_0 ;
  output \divider_core_serial.div_reg[sign_mod]_0 ;
  output \divider_core_serial.div_reg[sign_mod]_1 ;
  output \divider_core_serial.div_reg[sign_mod]_2 ;
  output \divider_core_serial.div_reg[sign_mod]_3 ;
  output \divider_core_serial.div_reg[sign_mod]_4 ;
  output \divider_core_serial.div_reg[sign_mod]_5 ;
  output \divider_core_serial.div_reg[sign_mod]_6 ;
  output \divider_core_serial.div_reg[sign_mod]_7 ;
  output \divider_core_serial.div_reg[sign_mod]_8 ;
  output \divider_core_serial.div_reg[sign_mod]_9 ;
  output \divider_core_serial.div_reg[sign_mod]_10 ;
  output \divider_core_serial.div_reg[sign_mod]_11 ;
  output \divider_core_serial.div_reg[sign_mod]_12 ;
  output \divider_core_serial.div_reg[sign_mod]_13 ;
  output \divider_core_serial.div_reg[sign_mod]_14 ;
  output \divider_core_serial.div_reg[sign_mod]_15 ;
  output \divider_core_serial.div_reg[sign_mod]_16 ;
  output \divider_core_serial.div_reg[sign_mod]_17 ;
  output \divider_core_serial.div_reg[sign_mod]_18 ;
  output \divider_core_serial.div_reg[sign_mod]_19 ;
  output \divider_core_serial.div_reg[sign_mod]_20 ;
  output \divider_core_serial.div_reg[sign_mod]_21 ;
  output \divider_core_serial.div_reg[sign_mod]_22 ;
  output \divider_core_serial.div_reg[sign_mod]_23 ;
  output \divider_core_serial.div_reg[sign_mod]_24 ;
  output \divider_core_serial.div_reg[sign_mod]_25 ;
  output \divider_core_serial.div_reg[sign_mod]_26 ;
  output \divider_core_serial.div_reg[sign_mod]_27 ;
  output \divider_core_serial.div_reg[sign_mod]_28 ;
  output \divider_core_serial.div_reg[sign_mod]_29 ;
  output \divider_core_serial.div_reg[sign_mod]_30 ;
  output \FSM_onehot_ctrl_reg[state][0]_0 ;
  input [0:0]E;
  input \divider_core_serial.div_reg[sign_mod]_31 ;
  input clk;
  input rstn_sys;
  input [0:0]DI;
  input [0:0]S;
  input \divider_core_serial.div_reg[remainder][31]_0 ;
  input \divider_core_serial.div_reg[remainder][31]_1 ;
  input \FSM_onehot_ctrl_reg[state][2]_1 ;
  input [30:0]rs2_o;
  input \_inferred__4/i__carry__7_0 ;
  input \_inferred__4/i__carry_0 ;
  input [0:0]sdpram_reg_i_102;
  input \serial_shifter.shifter_reg[done_ff] ;
  input [0:0]sdpram_reg_i_102_0;
  input sdpram_reg_i_199_0;
  input sdpram_reg_i_199_1;
  input [0:0]sdpram_reg_i_137_0;
  input sdpram_reg_i_83;
  input sdpram_reg_i_101;
  input sdpram_reg_i_128_0;
  input sdpram_reg_i_99;
  input sdpram_reg_i_97;
  input sdpram_reg_i_95;
  input sdpram_reg_i_93;
  input sdpram_reg_i_91;
  input sdpram_reg_i_89;
  input sdpram_reg_i_87;
  input sdpram_reg_i_85;
  input sdpram_reg_i_83_0;
  input sdpram_reg_i_190_0;
  input sdpram_reg_i_81;
  input sdpram_reg_i_79;
  input sdpram_reg_i_77;
  input sdpram_reg_i_75;
  input sdpram_reg_i_73;
  input sdpram_reg_i_71;
  input sdpram_reg_i_69;
  input sdpram_reg_i_67;
  input sdpram_reg_i_65;
  input sdpram_reg_i_63;
  input sdpram_reg_i_61;
  input sdpram_reg_i_59;
  input sdpram_reg_i_57;
  input sdpram_reg_i_55;
  input sdpram_reg_i_53;
  input sdpram_reg_i_51;
  input sdpram_reg_i_49;
  input sdpram_reg_i_47;
  input sdpram_reg_i_45;
  input sdpram_reg_i_43;
  input sdpram_reg_i_41;
  input [0:0]\divider_core_serial.div_reg[remainder][0]_0 ;
  input [31:0]\divider_core_serial.div_reg[quotient][31]_0 ;
  input [31:0]\divider_core_serial.div_reg[rs2_abs][31]_0 ;
  input [0:0]\multiplier_core_serial.mul_reg[res][0]_0 ;
  input [63:0]\multiplier_core_serial.mul_reg[res][63]_0 ;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]E;
  wire \FSM_onehot_ctrl[state][0]_i_1_n_0 ;
  wire \FSM_onehot_ctrl[state][1]_i_1_n_0 ;
  wire \FSM_onehot_ctrl[state][2]_i_1_n_0 ;
  wire \FSM_onehot_ctrl[state][2]_i_2_n_0 ;
  wire \FSM_onehot_ctrl_reg[state][0]_0 ;
  wire \FSM_onehot_ctrl_reg[state][1]_0 ;
  wire \FSM_onehot_ctrl_reg[state][2]_0 ;
  wire \FSM_onehot_ctrl_reg[state][2]_1 ;
  wire [62:0]Q;
  wire [0:0]S;
  wire \_inferred__4/i__carry_0 ;
  wire \_inferred__4/i__carry__0_n_0 ;
  wire \_inferred__4/i__carry__0_n_1 ;
  wire \_inferred__4/i__carry__0_n_2 ;
  wire \_inferred__4/i__carry__0_n_3 ;
  wire \_inferred__4/i__carry__1_n_0 ;
  wire \_inferred__4/i__carry__1_n_1 ;
  wire \_inferred__4/i__carry__1_n_2 ;
  wire \_inferred__4/i__carry__1_n_3 ;
  wire \_inferred__4/i__carry__2_n_0 ;
  wire \_inferred__4/i__carry__2_n_1 ;
  wire \_inferred__4/i__carry__2_n_2 ;
  wire \_inferred__4/i__carry__2_n_3 ;
  wire \_inferred__4/i__carry__3_n_0 ;
  wire \_inferred__4/i__carry__3_n_1 ;
  wire \_inferred__4/i__carry__3_n_2 ;
  wire \_inferred__4/i__carry__3_n_3 ;
  wire \_inferred__4/i__carry__4_n_0 ;
  wire \_inferred__4/i__carry__4_n_1 ;
  wire \_inferred__4/i__carry__4_n_2 ;
  wire \_inferred__4/i__carry__4_n_3 ;
  wire \_inferred__4/i__carry__5_n_0 ;
  wire \_inferred__4/i__carry__5_n_1 ;
  wire \_inferred__4/i__carry__5_n_2 ;
  wire \_inferred__4/i__carry__5_n_3 ;
  wire \_inferred__4/i__carry__6_n_0 ;
  wire \_inferred__4/i__carry__6_n_1 ;
  wire \_inferred__4/i__carry__6_n_2 ;
  wire \_inferred__4/i__carry__6_n_3 ;
  wire \_inferred__4/i__carry__7_0 ;
  wire \_inferred__4/i__carry_n_0 ;
  wire \_inferred__4/i__carry_n_1 ;
  wire \_inferred__4/i__carry_n_2 ;
  wire \_inferred__4/i__carry_n_3 ;
  wire clk;
  wire [4:0]\ctrl[cnt] ;
  wire \ctrl[cnt][1]_i_1_n_0 ;
  wire \ctrl[cnt][2]_i_1_n_0 ;
  wire \ctrl[cnt][4]_i_2_n_0 ;
  wire \ctrl_reg[cnt_n_0_][0] ;
  wire \ctrl_reg[cnt_n_0_][2] ;
  wire \ctrl_reg[cnt_n_0_][3] ;
  wire \ctrl_reg[out_en] ;
  wire \ctrl_reg[out_en]__0_0 ;
  wire \div[sub]_carry__0_i_1_n_0 ;
  wire \div[sub]_carry__0_i_2_n_0 ;
  wire \div[sub]_carry__0_i_3_n_0 ;
  wire \div[sub]_carry__0_i_4_n_0 ;
  wire \div[sub]_carry__0_n_0 ;
  wire \div[sub]_carry__0_n_1 ;
  wire \div[sub]_carry__0_n_2 ;
  wire \div[sub]_carry__0_n_3 ;
  wire \div[sub]_carry__0_n_4 ;
  wire \div[sub]_carry__0_n_5 ;
  wire \div[sub]_carry__0_n_6 ;
  wire \div[sub]_carry__0_n_7 ;
  wire \div[sub]_carry__1_i_1_n_0 ;
  wire \div[sub]_carry__1_i_2_n_0 ;
  wire \div[sub]_carry__1_i_3_n_0 ;
  wire \div[sub]_carry__1_i_4_n_0 ;
  wire \div[sub]_carry__1_n_0 ;
  wire \div[sub]_carry__1_n_1 ;
  wire \div[sub]_carry__1_n_2 ;
  wire \div[sub]_carry__1_n_3 ;
  wire \div[sub]_carry__1_n_4 ;
  wire \div[sub]_carry__1_n_5 ;
  wire \div[sub]_carry__1_n_6 ;
  wire \div[sub]_carry__1_n_7 ;
  wire \div[sub]_carry__2_i_1_n_0 ;
  wire \div[sub]_carry__2_i_2_n_0 ;
  wire \div[sub]_carry__2_i_3_n_0 ;
  wire \div[sub]_carry__2_i_4_n_0 ;
  wire \div[sub]_carry__2_n_0 ;
  wire \div[sub]_carry__2_n_1 ;
  wire \div[sub]_carry__2_n_2 ;
  wire \div[sub]_carry__2_n_3 ;
  wire \div[sub]_carry__2_n_4 ;
  wire \div[sub]_carry__2_n_5 ;
  wire \div[sub]_carry__2_n_6 ;
  wire \div[sub]_carry__2_n_7 ;
  wire \div[sub]_carry__3_i_1_n_0 ;
  wire \div[sub]_carry__3_i_2_n_0 ;
  wire \div[sub]_carry__3_i_3_n_0 ;
  wire \div[sub]_carry__3_i_4_n_0 ;
  wire \div[sub]_carry__3_n_0 ;
  wire \div[sub]_carry__3_n_1 ;
  wire \div[sub]_carry__3_n_2 ;
  wire \div[sub]_carry__3_n_3 ;
  wire \div[sub]_carry__3_n_4 ;
  wire \div[sub]_carry__3_n_5 ;
  wire \div[sub]_carry__3_n_6 ;
  wire \div[sub]_carry__3_n_7 ;
  wire \div[sub]_carry__4_i_1_n_0 ;
  wire \div[sub]_carry__4_i_2_n_0 ;
  wire \div[sub]_carry__4_i_3_n_0 ;
  wire \div[sub]_carry__4_i_4_n_0 ;
  wire \div[sub]_carry__4_n_0 ;
  wire \div[sub]_carry__4_n_1 ;
  wire \div[sub]_carry__4_n_2 ;
  wire \div[sub]_carry__4_n_3 ;
  wire \div[sub]_carry__4_n_4 ;
  wire \div[sub]_carry__4_n_5 ;
  wire \div[sub]_carry__4_n_6 ;
  wire \div[sub]_carry__4_n_7 ;
  wire \div[sub]_carry__5_i_1_n_0 ;
  wire \div[sub]_carry__5_i_2_n_0 ;
  wire \div[sub]_carry__5_i_3_n_0 ;
  wire \div[sub]_carry__5_i_4_n_0 ;
  wire \div[sub]_carry__5_n_0 ;
  wire \div[sub]_carry__5_n_1 ;
  wire \div[sub]_carry__5_n_2 ;
  wire \div[sub]_carry__5_n_3 ;
  wire \div[sub]_carry__5_n_4 ;
  wire \div[sub]_carry__5_n_5 ;
  wire \div[sub]_carry__5_n_6 ;
  wire \div[sub]_carry__5_n_7 ;
  wire \div[sub]_carry__6_i_1_n_0 ;
  wire \div[sub]_carry__6_i_2_n_0 ;
  wire \div[sub]_carry__6_i_3_n_0 ;
  wire \div[sub]_carry__6_i_4_n_0 ;
  wire \div[sub]_carry__6_n_0 ;
  wire \div[sub]_carry__6_n_1 ;
  wire \div[sub]_carry__6_n_2 ;
  wire \div[sub]_carry__6_n_3 ;
  wire \div[sub]_carry__6_n_4 ;
  wire \div[sub]_carry__6_n_5 ;
  wire \div[sub]_carry__6_n_6 ;
  wire \div[sub]_carry__6_n_7 ;
  wire \div[sub]_carry_i_1_n_0 ;
  wire \div[sub]_carry_i_2_n_0 ;
  wire \div[sub]_carry_i_3_n_0 ;
  wire \div[sub]_carry_i_4_n_0 ;
  wire \div[sub]_carry_n_0 ;
  wire \div[sub]_carry_n_1 ;
  wire \div[sub]_carry_n_2 ;
  wire \div[sub]_carry_n_3 ;
  wire \div[sub]_carry_n_4 ;
  wire \div[sub]_carry_n_5 ;
  wire \div[sub]_carry_n_6 ;
  wire \div[sub]_carry_n_7 ;
  wire \divider_core_serial.div[remainder][0]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][10]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][11]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][12]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][13]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][14]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][15]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][16]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][17]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][18]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][19]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][1]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][20]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][21]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][22]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][23]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][24]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][25]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][26]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][27]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][28]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][29]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][2]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][30]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][31]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][3]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][4]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][5]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][6]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][7]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][8]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][9]_i_1_n_0 ;
  wire [30:0]\divider_core_serial.div_reg[quotient][30]_0 ;
  wire [31:0]\divider_core_serial.div_reg[quotient][31]_0 ;
  wire [31:0]\divider_core_serial.div_reg[remainder] ;
  wire [0:0]\divider_core_serial.div_reg[remainder][0]_0 ;
  wire \divider_core_serial.div_reg[remainder][31]_0 ;
  wire \divider_core_serial.div_reg[remainder][31]_1 ;
  wire [31:0]\divider_core_serial.div_reg[rs2_abs] ;
  wire [31:0]\divider_core_serial.div_reg[rs2_abs][31]_0 ;
  wire \divider_core_serial.div_reg[sign_mod]_0 ;
  wire \divider_core_serial.div_reg[sign_mod]_1 ;
  wire \divider_core_serial.div_reg[sign_mod]_10 ;
  wire \divider_core_serial.div_reg[sign_mod]_11 ;
  wire \divider_core_serial.div_reg[sign_mod]_12 ;
  wire \divider_core_serial.div_reg[sign_mod]_13 ;
  wire \divider_core_serial.div_reg[sign_mod]_14 ;
  wire \divider_core_serial.div_reg[sign_mod]_15 ;
  wire \divider_core_serial.div_reg[sign_mod]_16 ;
  wire \divider_core_serial.div_reg[sign_mod]_17 ;
  wire \divider_core_serial.div_reg[sign_mod]_18 ;
  wire \divider_core_serial.div_reg[sign_mod]_19 ;
  wire \divider_core_serial.div_reg[sign_mod]_2 ;
  wire \divider_core_serial.div_reg[sign_mod]_20 ;
  wire \divider_core_serial.div_reg[sign_mod]_21 ;
  wire \divider_core_serial.div_reg[sign_mod]_22 ;
  wire \divider_core_serial.div_reg[sign_mod]_23 ;
  wire \divider_core_serial.div_reg[sign_mod]_24 ;
  wire \divider_core_serial.div_reg[sign_mod]_25 ;
  wire \divider_core_serial.div_reg[sign_mod]_26 ;
  wire \divider_core_serial.div_reg[sign_mod]_27 ;
  wire \divider_core_serial.div_reg[sign_mod]_28 ;
  wire \divider_core_serial.div_reg[sign_mod]_29 ;
  wire \divider_core_serial.div_reg[sign_mod]_3 ;
  wire \divider_core_serial.div_reg[sign_mod]_30 ;
  wire \divider_core_serial.div_reg[sign_mod]_31 ;
  wire \divider_core_serial.div_reg[sign_mod]_4 ;
  wire \divider_core_serial.div_reg[sign_mod]_5 ;
  wire \divider_core_serial.div_reg[sign_mod]_6 ;
  wire \divider_core_serial.div_reg[sign_mod]_7 ;
  wire \divider_core_serial.div_reg[sign_mod]_8 ;
  wire \divider_core_serial.div_reg[sign_mod]_9 ;
  wire \divider_core_serial.div_reg[sign_mod]__0 ;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__2_i_1_n_0;
  wire i__carry__2_i_2_n_0;
  wire i__carry__2_i_3_n_0;
  wire i__carry__2_i_4_n_0;
  wire i__carry__3_i_1_n_0;
  wire i__carry__3_i_2_n_0;
  wire i__carry__3_i_3_n_0;
  wire i__carry__3_i_4_n_0;
  wire i__carry__4_i_1_n_0;
  wire i__carry__4_i_2_n_0;
  wire i__carry__4_i_3_n_0;
  wire i__carry__4_i_4_n_0;
  wire i__carry__5_i_1_n_0;
  wire i__carry__5_i_2_n_0;
  wire i__carry__5_i_3_n_0;
  wire i__carry__5_i_4_n_0;
  wire i__carry__6_i_1_n_0;
  wire i__carry__6_i_2_n_0;
  wire i__carry__6_i_3_n_0;
  wire i__carry__6_i_4_n_0;
  wire i__carry__7_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire [32:0]\mul[add] ;
  wire [0:0]\multiplier_core_serial.mul_reg[res][0]_0 ;
  wire [63:0]\multiplier_core_serial.mul_reg[res][63]_0 ;
  wire p_0_in1_in;
  wire [0:0]p_0_in__0;
  wire p_1_in0;
  wire p_2_in;
  wire [30:0]rs2_o;
  wire rstn_sys;
  wire sdpram_reg_i_101;
  wire [0:0]sdpram_reg_i_102;
  wire [0:0]sdpram_reg_i_102_0;
  wire sdpram_reg_i_128_0;
  wire [0:0]sdpram_reg_i_137_0;
  wire sdpram_reg_i_138_n_2;
  wire sdpram_reg_i_138_n_3;
  wire sdpram_reg_i_138_n_5;
  wire sdpram_reg_i_138_n_6;
  wire sdpram_reg_i_138_n_7;
  wire sdpram_reg_i_139_n_0;
  wire sdpram_reg_i_141_n_0;
  wire sdpram_reg_i_143_n_0;
  wire sdpram_reg_i_145_n_0;
  wire sdpram_reg_i_145_n_1;
  wire sdpram_reg_i_145_n_2;
  wire sdpram_reg_i_145_n_3;
  wire sdpram_reg_i_145_n_4;
  wire sdpram_reg_i_145_n_5;
  wire sdpram_reg_i_145_n_6;
  wire sdpram_reg_i_145_n_7;
  wire sdpram_reg_i_146_n_0;
  wire sdpram_reg_i_148_n_0;
  wire sdpram_reg_i_150_n_0;
  wire sdpram_reg_i_152_n_0;
  wire sdpram_reg_i_154_n_0;
  wire sdpram_reg_i_154_n_1;
  wire sdpram_reg_i_154_n_2;
  wire sdpram_reg_i_154_n_3;
  wire sdpram_reg_i_154_n_4;
  wire sdpram_reg_i_154_n_5;
  wire sdpram_reg_i_154_n_6;
  wire sdpram_reg_i_154_n_7;
  wire sdpram_reg_i_155_n_0;
  wire sdpram_reg_i_157_n_0;
  wire sdpram_reg_i_159_n_0;
  wire sdpram_reg_i_161_n_0;
  wire sdpram_reg_i_163_n_0;
  wire sdpram_reg_i_163_n_1;
  wire sdpram_reg_i_163_n_2;
  wire sdpram_reg_i_163_n_3;
  wire sdpram_reg_i_163_n_4;
  wire sdpram_reg_i_163_n_5;
  wire sdpram_reg_i_163_n_6;
  wire sdpram_reg_i_163_n_7;
  wire sdpram_reg_i_164_n_0;
  wire sdpram_reg_i_166_n_0;
  wire sdpram_reg_i_168_n_0;
  wire sdpram_reg_i_170_n_0;
  wire sdpram_reg_i_172_n_0;
  wire sdpram_reg_i_172_n_1;
  wire sdpram_reg_i_172_n_2;
  wire sdpram_reg_i_172_n_3;
  wire sdpram_reg_i_172_n_4;
  wire sdpram_reg_i_172_n_5;
  wire sdpram_reg_i_172_n_6;
  wire sdpram_reg_i_172_n_7;
  wire sdpram_reg_i_173_n_0;
  wire sdpram_reg_i_175_n_0;
  wire sdpram_reg_i_177_n_0;
  wire sdpram_reg_i_179_n_0;
  wire sdpram_reg_i_181_n_0;
  wire sdpram_reg_i_181_n_1;
  wire sdpram_reg_i_181_n_2;
  wire sdpram_reg_i_181_n_3;
  wire sdpram_reg_i_181_n_4;
  wire sdpram_reg_i_181_n_5;
  wire sdpram_reg_i_181_n_6;
  wire sdpram_reg_i_181_n_7;
  wire sdpram_reg_i_182_n_0;
  wire sdpram_reg_i_184_n_0;
  wire sdpram_reg_i_186_n_0;
  wire sdpram_reg_i_188_n_0;
  wire sdpram_reg_i_190_0;
  wire sdpram_reg_i_190_n_0;
  wire sdpram_reg_i_190_n_1;
  wire sdpram_reg_i_190_n_2;
  wire sdpram_reg_i_190_n_3;
  wire sdpram_reg_i_190_n_4;
  wire sdpram_reg_i_190_n_5;
  wire sdpram_reg_i_190_n_6;
  wire sdpram_reg_i_190_n_7;
  wire sdpram_reg_i_191_n_0;
  wire sdpram_reg_i_193_n_0;
  wire sdpram_reg_i_195_n_0;
  wire sdpram_reg_i_197_n_0;
  wire sdpram_reg_i_199_0;
  wire sdpram_reg_i_199_1;
  wire sdpram_reg_i_199_n_0;
  wire sdpram_reg_i_199_n_1;
  wire sdpram_reg_i_199_n_2;
  wire sdpram_reg_i_199_n_3;
  wire sdpram_reg_i_199_n_4;
  wire sdpram_reg_i_199_n_5;
  wire sdpram_reg_i_199_n_6;
  wire sdpram_reg_i_199_n_7;
  wire sdpram_reg_i_200_n_0;
  wire sdpram_reg_i_202_n_0;
  wire sdpram_reg_i_204_n_0;
  wire sdpram_reg_i_206_n_0;
  wire sdpram_reg_i_209_n_0;
  wire sdpram_reg_i_210_n_0;
  wire sdpram_reg_i_211_n_0;
  wire sdpram_reg_i_212_n_0;
  wire sdpram_reg_i_213_n_0;
  wire sdpram_reg_i_214_n_0;
  wire sdpram_reg_i_215_n_0;
  wire sdpram_reg_i_216_n_0;
  wire sdpram_reg_i_217_n_0;
  wire sdpram_reg_i_218_n_0;
  wire sdpram_reg_i_219_n_0;
  wire sdpram_reg_i_220_n_0;
  wire sdpram_reg_i_221_n_0;
  wire sdpram_reg_i_222_n_0;
  wire sdpram_reg_i_223_n_0;
  wire sdpram_reg_i_224_n_0;
  wire sdpram_reg_i_225_n_0;
  wire sdpram_reg_i_226_n_0;
  wire sdpram_reg_i_227_n_0;
  wire sdpram_reg_i_228_n_0;
  wire sdpram_reg_i_229_n_0;
  wire sdpram_reg_i_230_n_0;
  wire sdpram_reg_i_231_n_0;
  wire sdpram_reg_i_232_n_0;
  wire sdpram_reg_i_233_n_0;
  wire sdpram_reg_i_234_n_0;
  wire sdpram_reg_i_235_n_0;
  wire sdpram_reg_i_236_n_0;
  wire sdpram_reg_i_237_n_0;
  wire sdpram_reg_i_238_n_0;
  wire sdpram_reg_i_239_n_0;
  wire sdpram_reg_i_240_n_0;
  wire sdpram_reg_i_241_n_0;
  wire sdpram_reg_i_41;
  wire sdpram_reg_i_43;
  wire sdpram_reg_i_45;
  wire sdpram_reg_i_47;
  wire sdpram_reg_i_49;
  wire sdpram_reg_i_51;
  wire sdpram_reg_i_53;
  wire sdpram_reg_i_55;
  wire sdpram_reg_i_57;
  wire sdpram_reg_i_59;
  wire sdpram_reg_i_61;
  wire sdpram_reg_i_63;
  wire sdpram_reg_i_65;
  wire sdpram_reg_i_67;
  wire sdpram_reg_i_69;
  wire sdpram_reg_i_71;
  wire sdpram_reg_i_73;
  wire sdpram_reg_i_75;
  wire sdpram_reg_i_77;
  wire sdpram_reg_i_79;
  wire sdpram_reg_i_81;
  wire sdpram_reg_i_83;
  wire sdpram_reg_i_83_0;
  wire sdpram_reg_i_85;
  wire sdpram_reg_i_87;
  wire sdpram_reg_i_89;
  wire sdpram_reg_i_91;
  wire sdpram_reg_i_93;
  wire sdpram_reg_i_95;
  wire sdpram_reg_i_97;
  wire sdpram_reg_i_99;
  wire \serial_shifter.shifter_reg[done_ff] ;
  wire [3:0]\NLW__inferred__4/i__carry__7_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__4/i__carry__7_O_UNCONNECTED ;
  wire [3:1]\NLW_divider_core_serial.div_reg[quotient][0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_divider_core_serial.div_reg[quotient][0]_i_2_O_UNCONNECTED ;
  wire [3:2]NLW_sdpram_reg_i_138_CO_UNCONNECTED;
  wire [3:3]NLW_sdpram_reg_i_138_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_ctrl[state][0]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state][2]_0 ),
        .I1(\FSM_onehot_ctrl[state][2]_i_2_n_0 ),
        .I2(\FSM_onehot_ctrl_reg[state][0]_0 ),
        .O(\FSM_onehot_ctrl[state][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \FSM_onehot_ctrl[state][1]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state][2]_0 ),
        .I1(\FSM_onehot_ctrl[state][2]_i_2_n_0 ),
        .I2(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .O(\FSM_onehot_ctrl[state][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_ctrl[state][2]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .I1(\FSM_onehot_ctrl[state][2]_i_2_n_0 ),
        .I2(\FSM_onehot_ctrl_reg[state][2]_0 ),
        .O(\FSM_onehot_ctrl[state][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF5700FFFF57FF)) 
    \FSM_onehot_ctrl[state][2]_i_2 
       (.I0(\FSM_onehot_ctrl_reg[state][2]_1 ),
        .I1(\ctrl[cnt][4]_i_2_n_0 ),
        .I2(p_0_in1_in),
        .I3(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .I4(\FSM_onehot_ctrl_reg[state][2]_0 ),
        .I5(\divider_core_serial.div_reg[remainder][31]_0 ),
        .O(\FSM_onehot_ctrl[state][2]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:001,s_busy:010,s_done:100," *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_ctrl_reg[state][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_ctrl[state][0]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\FSM_onehot_ctrl_reg[state][0]_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:001,s_busy:010,s_done:100," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_ctrl_reg[state][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_onehot_ctrl[state][1]_i_1_n_0 ),
        .Q(\FSM_onehot_ctrl_reg[state][1]_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:001,s_busy:010,s_done:100," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_ctrl_reg[state][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_onehot_ctrl[state][2]_i_1_n_0 ),
        .Q(\FSM_onehot_ctrl_reg[state][2]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__4/i__carry_n_0 ,\_inferred__4/i__carry_n_1 ,\_inferred__4/i__carry_n_2 ,\_inferred__4/i__carry_n_3 }),
        .CYINIT(p_0_in__0),
        .DI({Q[34:32],DI}),
        .O(\mul[add] [3:0]),
        .S({i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0,S}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__0 
       (.CI(\_inferred__4/i__carry_n_0 ),
        .CO({\_inferred__4/i__carry__0_n_0 ,\_inferred__4/i__carry__0_n_1 ,\_inferred__4/i__carry__0_n_2 ,\_inferred__4/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[38:35]),
        .O(\mul[add] [7:4]),
        .S({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__1 
       (.CI(\_inferred__4/i__carry__0_n_0 ),
        .CO({\_inferred__4/i__carry__1_n_0 ,\_inferred__4/i__carry__1_n_1 ,\_inferred__4/i__carry__1_n_2 ,\_inferred__4/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[42:39]),
        .O(\mul[add] [11:8]),
        .S({i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0,i__carry__1_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__2 
       (.CI(\_inferred__4/i__carry__1_n_0 ),
        .CO({\_inferred__4/i__carry__2_n_0 ,\_inferred__4/i__carry__2_n_1 ,\_inferred__4/i__carry__2_n_2 ,\_inferred__4/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[46:43]),
        .O(\mul[add] [15:12]),
        .S({i__carry__2_i_1_n_0,i__carry__2_i_2_n_0,i__carry__2_i_3_n_0,i__carry__2_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__3 
       (.CI(\_inferred__4/i__carry__2_n_0 ),
        .CO({\_inferred__4/i__carry__3_n_0 ,\_inferred__4/i__carry__3_n_1 ,\_inferred__4/i__carry__3_n_2 ,\_inferred__4/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[50:47]),
        .O(\mul[add] [19:16]),
        .S({i__carry__3_i_1_n_0,i__carry__3_i_2_n_0,i__carry__3_i_3_n_0,i__carry__3_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__4 
       (.CI(\_inferred__4/i__carry__3_n_0 ),
        .CO({\_inferred__4/i__carry__4_n_0 ,\_inferred__4/i__carry__4_n_1 ,\_inferred__4/i__carry__4_n_2 ,\_inferred__4/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[54:51]),
        .O(\mul[add] [23:20]),
        .S({i__carry__4_i_1_n_0,i__carry__4_i_2_n_0,i__carry__4_i_3_n_0,i__carry__4_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__5 
       (.CI(\_inferred__4/i__carry__4_n_0 ),
        .CO({\_inferred__4/i__carry__5_n_0 ,\_inferred__4/i__carry__5_n_1 ,\_inferred__4/i__carry__5_n_2 ,\_inferred__4/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[58:55]),
        .O(\mul[add] [27:24]),
        .S({i__carry__5_i_1_n_0,i__carry__5_i_2_n_0,i__carry__5_i_3_n_0,i__carry__5_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__6 
       (.CI(\_inferred__4/i__carry__5_n_0 ),
        .CO({\_inferred__4/i__carry__6_n_0 ,\_inferred__4/i__carry__6_n_1 ,\_inferred__4/i__carry__6_n_2 ,\_inferred__4/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[62:59]),
        .O(\mul[add] [31:28]),
        .S({i__carry__6_i_1_n_0,i__carry__6_i_2_n_0,i__carry__6_i_3_n_0,i__carry__6_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__7 
       (.CI(\_inferred__4/i__carry__6_n_0 ),
        .CO(\NLW__inferred__4/i__carry__7_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__4/i__carry__7_O_UNCONNECTED [3:1],\mul[add] [32]}),
        .S({1'b0,1'b0,1'b0,i__carry__7_i_1_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ctrl[cnt][0]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .I1(\ctrl_reg[cnt_n_0_][0] ),
        .O(\ctrl[cnt] [0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hF9FF)) 
    \ctrl[cnt][1]_i_1 
       (.I0(p_2_in),
        .I1(\ctrl_reg[cnt_n_0_][0] ),
        .I2(\FSM_onehot_ctrl_reg[state][2]_0 ),
        .I3(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .O(\ctrl[cnt][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hFFA9FFFF)) 
    \ctrl[cnt][2]_i_1 
       (.I0(\ctrl_reg[cnt_n_0_][2] ),
        .I1(\ctrl_reg[cnt_n_0_][0] ),
        .I2(p_2_in),
        .I3(\FSM_onehot_ctrl_reg[state][2]_0 ),
        .I4(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .O(\ctrl[cnt][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAA9FFFFFFFF)) 
    \ctrl[cnt][3]_i_1 
       (.I0(\ctrl_reg[cnt_n_0_][3] ),
        .I1(p_2_in),
        .I2(\ctrl_reg[cnt_n_0_][0] ),
        .I3(\ctrl_reg[cnt_n_0_][2] ),
        .I4(\FSM_onehot_ctrl_reg[state][2]_0 ),
        .I5(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .O(\ctrl[cnt] [3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hF9FF)) 
    \ctrl[cnt][4]_i_1 
       (.I0(p_0_in1_in),
        .I1(\ctrl[cnt][4]_i_2_n_0 ),
        .I2(\FSM_onehot_ctrl_reg[state][2]_0 ),
        .I3(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .O(\ctrl[cnt] [4]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ctrl[cnt][4]_i_2 
       (.I0(\ctrl_reg[cnt_n_0_][3] ),
        .I1(p_2_in),
        .I2(\ctrl_reg[cnt_n_0_][0] ),
        .I3(\ctrl_reg[cnt_n_0_][2] ),
        .O(\ctrl[cnt][4]_i_2_n_0 ));
  FDCE \ctrl_reg[cnt][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl[cnt] [0]),
        .Q(\ctrl_reg[cnt_n_0_][0] ));
  FDCE \ctrl_reg[cnt][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl[cnt][1]_i_1_n_0 ),
        .Q(p_2_in));
  FDCE \ctrl_reg[cnt][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl[cnt][2]_i_1_n_0 ),
        .Q(\ctrl_reg[cnt_n_0_][2] ));
  FDCE \ctrl_reg[cnt][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl[cnt] [3]),
        .Q(\ctrl_reg[cnt_n_0_][3] ));
  FDCE \ctrl_reg[cnt][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl[cnt] [4]),
        .Q(p_0_in1_in));
  FDCE \ctrl_reg[out_en]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_onehot_ctrl_reg[state][2]_0 ),
        .Q(\ctrl_reg[out_en] ));
  CARRY4 \div[sub]_carry 
       (.CI(1'b0),
        .CO({\div[sub]_carry_n_0 ,\div[sub]_carry_n_1 ,\div[sub]_carry_n_2 ,\div[sub]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\divider_core_serial.div_reg[remainder] [2:0],p_1_in0}),
        .O({\div[sub]_carry_n_4 ,\div[sub]_carry_n_5 ,\div[sub]_carry_n_6 ,\div[sub]_carry_n_7 }),
        .S({\div[sub]_carry_i_1_n_0 ,\div[sub]_carry_i_2_n_0 ,\div[sub]_carry_i_3_n_0 ,\div[sub]_carry_i_4_n_0 }));
  CARRY4 \div[sub]_carry__0 
       (.CI(\div[sub]_carry_n_0 ),
        .CO({\div[sub]_carry__0_n_0 ,\div[sub]_carry__0_n_1 ,\div[sub]_carry__0_n_2 ,\div[sub]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [6:3]),
        .O({\div[sub]_carry__0_n_4 ,\div[sub]_carry__0_n_5 ,\div[sub]_carry__0_n_6 ,\div[sub]_carry__0_n_7 }),
        .S({\div[sub]_carry__0_i_1_n_0 ,\div[sub]_carry__0_i_2_n_0 ,\div[sub]_carry__0_i_3_n_0 ,\div[sub]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__0_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [6]),
        .I1(\divider_core_serial.div_reg[rs2_abs] [7]),
        .O(\div[sub]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__0_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [5]),
        .I1(\divider_core_serial.div_reg[rs2_abs] [6]),
        .O(\div[sub]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__0_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [4]),
        .I1(\divider_core_serial.div_reg[rs2_abs] [5]),
        .O(\div[sub]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__0_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [3]),
        .I1(\divider_core_serial.div_reg[rs2_abs] [4]),
        .O(\div[sub]_carry__0_i_4_n_0 ));
  CARRY4 \div[sub]_carry__1 
       (.CI(\div[sub]_carry__0_n_0 ),
        .CO({\div[sub]_carry__1_n_0 ,\div[sub]_carry__1_n_1 ,\div[sub]_carry__1_n_2 ,\div[sub]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [10:7]),
        .O({\div[sub]_carry__1_n_4 ,\div[sub]_carry__1_n_5 ,\div[sub]_carry__1_n_6 ,\div[sub]_carry__1_n_7 }),
        .S({\div[sub]_carry__1_i_1_n_0 ,\div[sub]_carry__1_i_2_n_0 ,\div[sub]_carry__1_i_3_n_0 ,\div[sub]_carry__1_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__1_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [10]),
        .I1(\divider_core_serial.div_reg[rs2_abs] [11]),
        .O(\div[sub]_carry__1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__1_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [9]),
        .I1(\divider_core_serial.div_reg[rs2_abs] [10]),
        .O(\div[sub]_carry__1_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__1_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [8]),
        .I1(\divider_core_serial.div_reg[rs2_abs] [9]),
        .O(\div[sub]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__1_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [7]),
        .I1(\divider_core_serial.div_reg[rs2_abs] [8]),
        .O(\div[sub]_carry__1_i_4_n_0 ));
  CARRY4 \div[sub]_carry__2 
       (.CI(\div[sub]_carry__1_n_0 ),
        .CO({\div[sub]_carry__2_n_0 ,\div[sub]_carry__2_n_1 ,\div[sub]_carry__2_n_2 ,\div[sub]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [14:11]),
        .O({\div[sub]_carry__2_n_4 ,\div[sub]_carry__2_n_5 ,\div[sub]_carry__2_n_6 ,\div[sub]_carry__2_n_7 }),
        .S({\div[sub]_carry__2_i_1_n_0 ,\div[sub]_carry__2_i_2_n_0 ,\div[sub]_carry__2_i_3_n_0 ,\div[sub]_carry__2_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__2_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [14]),
        .I1(\divider_core_serial.div_reg[rs2_abs] [15]),
        .O(\div[sub]_carry__2_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__2_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [13]),
        .I1(\divider_core_serial.div_reg[rs2_abs] [14]),
        .O(\div[sub]_carry__2_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__2_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [12]),
        .I1(\divider_core_serial.div_reg[rs2_abs] [13]),
        .O(\div[sub]_carry__2_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__2_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [11]),
        .I1(\divider_core_serial.div_reg[rs2_abs] [12]),
        .O(\div[sub]_carry__2_i_4_n_0 ));
  CARRY4 \div[sub]_carry__3 
       (.CI(\div[sub]_carry__2_n_0 ),
        .CO({\div[sub]_carry__3_n_0 ,\div[sub]_carry__3_n_1 ,\div[sub]_carry__3_n_2 ,\div[sub]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [18:15]),
        .O({\div[sub]_carry__3_n_4 ,\div[sub]_carry__3_n_5 ,\div[sub]_carry__3_n_6 ,\div[sub]_carry__3_n_7 }),
        .S({\div[sub]_carry__3_i_1_n_0 ,\div[sub]_carry__3_i_2_n_0 ,\div[sub]_carry__3_i_3_n_0 ,\div[sub]_carry__3_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__3_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [18]),
        .I1(\divider_core_serial.div_reg[rs2_abs] [19]),
        .O(\div[sub]_carry__3_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__3_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [17]),
        .I1(\divider_core_serial.div_reg[rs2_abs] [18]),
        .O(\div[sub]_carry__3_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__3_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [16]),
        .I1(\divider_core_serial.div_reg[rs2_abs] [17]),
        .O(\div[sub]_carry__3_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__3_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [15]),
        .I1(\divider_core_serial.div_reg[rs2_abs] [16]),
        .O(\div[sub]_carry__3_i_4_n_0 ));
  CARRY4 \div[sub]_carry__4 
       (.CI(\div[sub]_carry__3_n_0 ),
        .CO({\div[sub]_carry__4_n_0 ,\div[sub]_carry__4_n_1 ,\div[sub]_carry__4_n_2 ,\div[sub]_carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [22:19]),
        .O({\div[sub]_carry__4_n_4 ,\div[sub]_carry__4_n_5 ,\div[sub]_carry__4_n_6 ,\div[sub]_carry__4_n_7 }),
        .S({\div[sub]_carry__4_i_1_n_0 ,\div[sub]_carry__4_i_2_n_0 ,\div[sub]_carry__4_i_3_n_0 ,\div[sub]_carry__4_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__4_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [22]),
        .I1(\divider_core_serial.div_reg[rs2_abs] [23]),
        .O(\div[sub]_carry__4_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__4_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [21]),
        .I1(\divider_core_serial.div_reg[rs2_abs] [22]),
        .O(\div[sub]_carry__4_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__4_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [20]),
        .I1(\divider_core_serial.div_reg[rs2_abs] [21]),
        .O(\div[sub]_carry__4_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__4_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [19]),
        .I1(\divider_core_serial.div_reg[rs2_abs] [20]),
        .O(\div[sub]_carry__4_i_4_n_0 ));
  CARRY4 \div[sub]_carry__5 
       (.CI(\div[sub]_carry__4_n_0 ),
        .CO({\div[sub]_carry__5_n_0 ,\div[sub]_carry__5_n_1 ,\div[sub]_carry__5_n_2 ,\div[sub]_carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [26:23]),
        .O({\div[sub]_carry__5_n_4 ,\div[sub]_carry__5_n_5 ,\div[sub]_carry__5_n_6 ,\div[sub]_carry__5_n_7 }),
        .S({\div[sub]_carry__5_i_1_n_0 ,\div[sub]_carry__5_i_2_n_0 ,\div[sub]_carry__5_i_3_n_0 ,\div[sub]_carry__5_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__5_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [26]),
        .I1(\divider_core_serial.div_reg[rs2_abs] [27]),
        .O(\div[sub]_carry__5_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__5_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [25]),
        .I1(\divider_core_serial.div_reg[rs2_abs] [26]),
        .O(\div[sub]_carry__5_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__5_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [24]),
        .I1(\divider_core_serial.div_reg[rs2_abs] [25]),
        .O(\div[sub]_carry__5_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__5_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [23]),
        .I1(\divider_core_serial.div_reg[rs2_abs] [24]),
        .O(\div[sub]_carry__5_i_4_n_0 ));
  CARRY4 \div[sub]_carry__6 
       (.CI(\div[sub]_carry__5_n_0 ),
        .CO({\div[sub]_carry__6_n_0 ,\div[sub]_carry__6_n_1 ,\div[sub]_carry__6_n_2 ,\div[sub]_carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [30:27]),
        .O({\div[sub]_carry__6_n_4 ,\div[sub]_carry__6_n_5 ,\div[sub]_carry__6_n_6 ,\div[sub]_carry__6_n_7 }),
        .S({\div[sub]_carry__6_i_1_n_0 ,\div[sub]_carry__6_i_2_n_0 ,\div[sub]_carry__6_i_3_n_0 ,\div[sub]_carry__6_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__6_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [30]),
        .I1(\divider_core_serial.div_reg[rs2_abs] [31]),
        .O(\div[sub]_carry__6_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__6_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [29]),
        .I1(\divider_core_serial.div_reg[rs2_abs] [30]),
        .O(\div[sub]_carry__6_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__6_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [28]),
        .I1(\divider_core_serial.div_reg[rs2_abs] [29]),
        .O(\div[sub]_carry__6_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__6_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [27]),
        .I1(\divider_core_serial.div_reg[rs2_abs] [28]),
        .O(\div[sub]_carry__6_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [2]),
        .I1(\divider_core_serial.div_reg[rs2_abs] [3]),
        .O(\div[sub]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [1]),
        .I1(\divider_core_serial.div_reg[rs2_abs] [2]),
        .O(\div[sub]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [0]),
        .I1(\divider_core_serial.div_reg[rs2_abs] [1]),
        .O(\div[sub]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry_i_4 
       (.I0(p_1_in0),
        .I1(\divider_core_serial.div_reg[rs2_abs] [0]),
        .O(\div[sub]_carry_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBBB000B0)) 
    \divider_core_serial.div[remainder][0]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder][31]_0 ),
        .I1(\divider_core_serial.div_reg[remainder][31]_1 ),
        .I2(p_1_in0),
        .I3(CO),
        .I4(\div[sub]_carry_n_7 ),
        .O(\divider_core_serial.div[remainder][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBB000B0)) 
    \divider_core_serial.div[remainder][10]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder][31]_0 ),
        .I1(\divider_core_serial.div_reg[remainder][31]_1 ),
        .I2(\divider_core_serial.div_reg[remainder] [9]),
        .I3(CO),
        .I4(\div[sub]_carry__1_n_5 ),
        .O(\divider_core_serial.div[remainder][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBB000B0)) 
    \divider_core_serial.div[remainder][11]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder][31]_0 ),
        .I1(\divider_core_serial.div_reg[remainder][31]_1 ),
        .I2(\divider_core_serial.div_reg[remainder] [10]),
        .I3(CO),
        .I4(\div[sub]_carry__1_n_4 ),
        .O(\divider_core_serial.div[remainder][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBB000B0)) 
    \divider_core_serial.div[remainder][12]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder][31]_0 ),
        .I1(\divider_core_serial.div_reg[remainder][31]_1 ),
        .I2(\divider_core_serial.div_reg[remainder] [11]),
        .I3(CO),
        .I4(\div[sub]_carry__2_n_7 ),
        .O(\divider_core_serial.div[remainder][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBB000B0)) 
    \divider_core_serial.div[remainder][13]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder][31]_0 ),
        .I1(\divider_core_serial.div_reg[remainder][31]_1 ),
        .I2(\divider_core_serial.div_reg[remainder] [12]),
        .I3(CO),
        .I4(\div[sub]_carry__2_n_6 ),
        .O(\divider_core_serial.div[remainder][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBB000B0)) 
    \divider_core_serial.div[remainder][14]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder][31]_0 ),
        .I1(\divider_core_serial.div_reg[remainder][31]_1 ),
        .I2(\divider_core_serial.div_reg[remainder] [13]),
        .I3(CO),
        .I4(\div[sub]_carry__2_n_5 ),
        .O(\divider_core_serial.div[remainder][14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBB000B0)) 
    \divider_core_serial.div[remainder][15]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder][31]_0 ),
        .I1(\divider_core_serial.div_reg[remainder][31]_1 ),
        .I2(\divider_core_serial.div_reg[remainder] [14]),
        .I3(CO),
        .I4(\div[sub]_carry__2_n_4 ),
        .O(\divider_core_serial.div[remainder][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBB000B0)) 
    \divider_core_serial.div[remainder][16]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder][31]_0 ),
        .I1(\divider_core_serial.div_reg[remainder][31]_1 ),
        .I2(\divider_core_serial.div_reg[remainder] [15]),
        .I3(CO),
        .I4(\div[sub]_carry__3_n_7 ),
        .O(\divider_core_serial.div[remainder][16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBB000B0)) 
    \divider_core_serial.div[remainder][17]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder][31]_0 ),
        .I1(\divider_core_serial.div_reg[remainder][31]_1 ),
        .I2(\divider_core_serial.div_reg[remainder] [16]),
        .I3(CO),
        .I4(\div[sub]_carry__3_n_6 ),
        .O(\divider_core_serial.div[remainder][17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBB000B0)) 
    \divider_core_serial.div[remainder][18]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder][31]_0 ),
        .I1(\divider_core_serial.div_reg[remainder][31]_1 ),
        .I2(\divider_core_serial.div_reg[remainder] [17]),
        .I3(CO),
        .I4(\div[sub]_carry__3_n_5 ),
        .O(\divider_core_serial.div[remainder][18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBB000B0)) 
    \divider_core_serial.div[remainder][19]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder][31]_0 ),
        .I1(\divider_core_serial.div_reg[remainder][31]_1 ),
        .I2(\divider_core_serial.div_reg[remainder] [18]),
        .I3(CO),
        .I4(\div[sub]_carry__3_n_4 ),
        .O(\divider_core_serial.div[remainder][19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBB000B0)) 
    \divider_core_serial.div[remainder][1]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder][31]_0 ),
        .I1(\divider_core_serial.div_reg[remainder][31]_1 ),
        .I2(\divider_core_serial.div_reg[remainder] [0]),
        .I3(CO),
        .I4(\div[sub]_carry_n_6 ),
        .O(\divider_core_serial.div[remainder][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBB000B0)) 
    \divider_core_serial.div[remainder][20]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder][31]_0 ),
        .I1(\divider_core_serial.div_reg[remainder][31]_1 ),
        .I2(\divider_core_serial.div_reg[remainder] [19]),
        .I3(CO),
        .I4(\div[sub]_carry__4_n_7 ),
        .O(\divider_core_serial.div[remainder][20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBB000B0)) 
    \divider_core_serial.div[remainder][21]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder][31]_0 ),
        .I1(\divider_core_serial.div_reg[remainder][31]_1 ),
        .I2(\divider_core_serial.div_reg[remainder] [20]),
        .I3(CO),
        .I4(\div[sub]_carry__4_n_6 ),
        .O(\divider_core_serial.div[remainder][21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBB000B0)) 
    \divider_core_serial.div[remainder][22]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder][31]_0 ),
        .I1(\divider_core_serial.div_reg[remainder][31]_1 ),
        .I2(\divider_core_serial.div_reg[remainder] [21]),
        .I3(CO),
        .I4(\div[sub]_carry__4_n_5 ),
        .O(\divider_core_serial.div[remainder][22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBB000B0)) 
    \divider_core_serial.div[remainder][23]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder][31]_0 ),
        .I1(\divider_core_serial.div_reg[remainder][31]_1 ),
        .I2(\divider_core_serial.div_reg[remainder] [22]),
        .I3(CO),
        .I4(\div[sub]_carry__4_n_4 ),
        .O(\divider_core_serial.div[remainder][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBB000B0)) 
    \divider_core_serial.div[remainder][24]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder][31]_0 ),
        .I1(\divider_core_serial.div_reg[remainder][31]_1 ),
        .I2(\divider_core_serial.div_reg[remainder] [23]),
        .I3(CO),
        .I4(\div[sub]_carry__5_n_7 ),
        .O(\divider_core_serial.div[remainder][24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBB000B0)) 
    \divider_core_serial.div[remainder][25]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder][31]_0 ),
        .I1(\divider_core_serial.div_reg[remainder][31]_1 ),
        .I2(\divider_core_serial.div_reg[remainder] [24]),
        .I3(CO),
        .I4(\div[sub]_carry__5_n_6 ),
        .O(\divider_core_serial.div[remainder][25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBB000B0)) 
    \divider_core_serial.div[remainder][26]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder][31]_0 ),
        .I1(\divider_core_serial.div_reg[remainder][31]_1 ),
        .I2(\divider_core_serial.div_reg[remainder] [25]),
        .I3(CO),
        .I4(\div[sub]_carry__5_n_5 ),
        .O(\divider_core_serial.div[remainder][26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBB000B0)) 
    \divider_core_serial.div[remainder][27]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder][31]_0 ),
        .I1(\divider_core_serial.div_reg[remainder][31]_1 ),
        .I2(\divider_core_serial.div_reg[remainder] [26]),
        .I3(CO),
        .I4(\div[sub]_carry__5_n_4 ),
        .O(\divider_core_serial.div[remainder][27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBB000B0)) 
    \divider_core_serial.div[remainder][28]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder][31]_0 ),
        .I1(\divider_core_serial.div_reg[remainder][31]_1 ),
        .I2(\divider_core_serial.div_reg[remainder] [27]),
        .I3(CO),
        .I4(\div[sub]_carry__6_n_7 ),
        .O(\divider_core_serial.div[remainder][28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBB000B0)) 
    \divider_core_serial.div[remainder][29]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder][31]_0 ),
        .I1(\divider_core_serial.div_reg[remainder][31]_1 ),
        .I2(\divider_core_serial.div_reg[remainder] [28]),
        .I3(CO),
        .I4(\div[sub]_carry__6_n_6 ),
        .O(\divider_core_serial.div[remainder][29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBB000B0)) 
    \divider_core_serial.div[remainder][2]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder][31]_0 ),
        .I1(\divider_core_serial.div_reg[remainder][31]_1 ),
        .I2(\divider_core_serial.div_reg[remainder] [1]),
        .I3(CO),
        .I4(\div[sub]_carry_n_5 ),
        .O(\divider_core_serial.div[remainder][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBB000B0)) 
    \divider_core_serial.div[remainder][30]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder][31]_0 ),
        .I1(\divider_core_serial.div_reg[remainder][31]_1 ),
        .I2(\divider_core_serial.div_reg[remainder] [29]),
        .I3(CO),
        .I4(\div[sub]_carry__6_n_5 ),
        .O(\divider_core_serial.div[remainder][30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBB000B0)) 
    \divider_core_serial.div[remainder][31]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder][31]_0 ),
        .I1(\divider_core_serial.div_reg[remainder][31]_1 ),
        .I2(\divider_core_serial.div_reg[remainder] [30]),
        .I3(CO),
        .I4(\div[sub]_carry__6_n_4 ),
        .O(\divider_core_serial.div[remainder][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBB000B0)) 
    \divider_core_serial.div[remainder][3]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder][31]_0 ),
        .I1(\divider_core_serial.div_reg[remainder][31]_1 ),
        .I2(\divider_core_serial.div_reg[remainder] [2]),
        .I3(CO),
        .I4(\div[sub]_carry_n_4 ),
        .O(\divider_core_serial.div[remainder][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBB000B0)) 
    \divider_core_serial.div[remainder][4]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder][31]_0 ),
        .I1(\divider_core_serial.div_reg[remainder][31]_1 ),
        .I2(\divider_core_serial.div_reg[remainder] [3]),
        .I3(CO),
        .I4(\div[sub]_carry__0_n_7 ),
        .O(\divider_core_serial.div[remainder][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBB000B0)) 
    \divider_core_serial.div[remainder][5]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder][31]_0 ),
        .I1(\divider_core_serial.div_reg[remainder][31]_1 ),
        .I2(\divider_core_serial.div_reg[remainder] [4]),
        .I3(CO),
        .I4(\div[sub]_carry__0_n_6 ),
        .O(\divider_core_serial.div[remainder][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBB000B0)) 
    \divider_core_serial.div[remainder][6]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder][31]_0 ),
        .I1(\divider_core_serial.div_reg[remainder][31]_1 ),
        .I2(\divider_core_serial.div_reg[remainder] [5]),
        .I3(CO),
        .I4(\div[sub]_carry__0_n_5 ),
        .O(\divider_core_serial.div[remainder][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBB000B0)) 
    \divider_core_serial.div[remainder][7]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder][31]_0 ),
        .I1(\divider_core_serial.div_reg[remainder][31]_1 ),
        .I2(\divider_core_serial.div_reg[remainder] [6]),
        .I3(CO),
        .I4(\div[sub]_carry__0_n_4 ),
        .O(\divider_core_serial.div[remainder][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBB000B0)) 
    \divider_core_serial.div[remainder][8]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder][31]_0 ),
        .I1(\divider_core_serial.div_reg[remainder][31]_1 ),
        .I2(\divider_core_serial.div_reg[remainder] [7]),
        .I3(CO),
        .I4(\div[sub]_carry__1_n_7 ),
        .O(\divider_core_serial.div[remainder][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBB000B0)) 
    \divider_core_serial.div[remainder][9]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder][31]_0 ),
        .I1(\divider_core_serial.div_reg[remainder][31]_1 ),
        .I2(\divider_core_serial.div_reg[remainder] [8]),
        .I3(CO),
        .I4(\div[sub]_carry__1_n_6 ),
        .O(\divider_core_serial.div[remainder][9]_i_1_n_0 ));
  FDCE \divider_core_serial.div_reg[quotient][0] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [0]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [0]));
  CARRY4 \divider_core_serial.div_reg[quotient][0]_i_2 
       (.CI(\div[sub]_carry__6_n_0 ),
        .CO({\NLW_divider_core_serial.div_reg[quotient][0]_i_2_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_divider_core_serial.div_reg[quotient][0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDCE \divider_core_serial.div_reg[quotient][10] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [10]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [10]));
  FDCE \divider_core_serial.div_reg[quotient][11] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [11]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [11]));
  FDCE \divider_core_serial.div_reg[quotient][12] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [12]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [12]));
  FDCE \divider_core_serial.div_reg[quotient][13] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [13]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [13]));
  FDCE \divider_core_serial.div_reg[quotient][14] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [14]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [14]));
  FDCE \divider_core_serial.div_reg[quotient][15] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [15]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [15]));
  FDCE \divider_core_serial.div_reg[quotient][16] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [16]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [16]));
  FDCE \divider_core_serial.div_reg[quotient][17] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [17]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [17]));
  FDCE \divider_core_serial.div_reg[quotient][18] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [18]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [18]));
  FDCE \divider_core_serial.div_reg[quotient][19] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [19]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [19]));
  FDCE \divider_core_serial.div_reg[quotient][1] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [1]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [1]));
  FDCE \divider_core_serial.div_reg[quotient][20] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [20]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [20]));
  FDCE \divider_core_serial.div_reg[quotient][21] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [21]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [21]));
  FDCE \divider_core_serial.div_reg[quotient][22] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [22]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [22]));
  FDCE \divider_core_serial.div_reg[quotient][23] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [23]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [23]));
  FDCE \divider_core_serial.div_reg[quotient][24] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [24]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [24]));
  FDCE \divider_core_serial.div_reg[quotient][25] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [25]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [25]));
  FDCE \divider_core_serial.div_reg[quotient][26] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [26]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [26]));
  FDCE \divider_core_serial.div_reg[quotient][27] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [27]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [27]));
  FDCE \divider_core_serial.div_reg[quotient][28] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [28]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [28]));
  FDCE \divider_core_serial.div_reg[quotient][29] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [29]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [29]));
  FDCE \divider_core_serial.div_reg[quotient][2] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [2]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [2]));
  FDCE \divider_core_serial.div_reg[quotient][30] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [30]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [30]));
  FDCE \divider_core_serial.div_reg[quotient][31] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [31]),
        .Q(p_1_in0));
  FDCE \divider_core_serial.div_reg[quotient][3] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [3]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [3]));
  FDCE \divider_core_serial.div_reg[quotient][4] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [4]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [4]));
  FDCE \divider_core_serial.div_reg[quotient][5] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [5]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [5]));
  FDCE \divider_core_serial.div_reg[quotient][6] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [6]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [6]));
  FDCE \divider_core_serial.div_reg[quotient][7] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [7]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [7]));
  FDCE \divider_core_serial.div_reg[quotient][8] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [8]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [8]));
  FDCE \divider_core_serial.div_reg[quotient][9] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [9]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [9]));
  FDCE \divider_core_serial.div_reg[remainder][0] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][0]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [0]));
  FDCE \divider_core_serial.div_reg[remainder][10] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][10]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [10]));
  FDCE \divider_core_serial.div_reg[remainder][11] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][11]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [11]));
  FDCE \divider_core_serial.div_reg[remainder][12] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][12]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [12]));
  FDCE \divider_core_serial.div_reg[remainder][13] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][13]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [13]));
  FDCE \divider_core_serial.div_reg[remainder][14] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][14]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [14]));
  FDCE \divider_core_serial.div_reg[remainder][15] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][15]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [15]));
  FDCE \divider_core_serial.div_reg[remainder][16] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][16]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [16]));
  FDCE \divider_core_serial.div_reg[remainder][17] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][17]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [17]));
  FDCE \divider_core_serial.div_reg[remainder][18] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][18]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [18]));
  FDCE \divider_core_serial.div_reg[remainder][19] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][19]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [19]));
  FDCE \divider_core_serial.div_reg[remainder][1] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][1]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [1]));
  FDCE \divider_core_serial.div_reg[remainder][20] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][20]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [20]));
  FDCE \divider_core_serial.div_reg[remainder][21] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][21]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [21]));
  FDCE \divider_core_serial.div_reg[remainder][22] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][22]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [22]));
  FDCE \divider_core_serial.div_reg[remainder][23] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][23]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [23]));
  FDCE \divider_core_serial.div_reg[remainder][24] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][24]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [24]));
  FDCE \divider_core_serial.div_reg[remainder][25] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][25]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [25]));
  FDCE \divider_core_serial.div_reg[remainder][26] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][26]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [26]));
  FDCE \divider_core_serial.div_reg[remainder][27] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][27]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [27]));
  FDCE \divider_core_serial.div_reg[remainder][28] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][28]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [28]));
  FDCE \divider_core_serial.div_reg[remainder][29] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][29]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [29]));
  FDCE \divider_core_serial.div_reg[remainder][2] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][2]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [2]));
  FDCE \divider_core_serial.div_reg[remainder][30] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][30]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [30]));
  FDCE \divider_core_serial.div_reg[remainder][31] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][31]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [31]));
  FDCE \divider_core_serial.div_reg[remainder][3] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][3]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [3]));
  FDCE \divider_core_serial.div_reg[remainder][4] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][4]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [4]));
  FDCE \divider_core_serial.div_reg[remainder][5] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][5]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [5]));
  FDCE \divider_core_serial.div_reg[remainder][6] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][6]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [6]));
  FDCE \divider_core_serial.div_reg[remainder][7] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][7]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [7]));
  FDCE \divider_core_serial.div_reg[remainder][8] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][8]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [8]));
  FDCE \divider_core_serial.div_reg[remainder][9] 
       (.C(clk),
        .CE(\divider_core_serial.div_reg[remainder][0]_0 ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][9]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [9]));
  FDCE \divider_core_serial.div_reg[rs2_abs][0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[rs2_abs][31]_0 [0]),
        .Q(\divider_core_serial.div_reg[rs2_abs] [0]));
  FDCE \divider_core_serial.div_reg[rs2_abs][10] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[rs2_abs][31]_0 [10]),
        .Q(\divider_core_serial.div_reg[rs2_abs] [10]));
  FDCE \divider_core_serial.div_reg[rs2_abs][11] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[rs2_abs][31]_0 [11]),
        .Q(\divider_core_serial.div_reg[rs2_abs] [11]));
  FDCE \divider_core_serial.div_reg[rs2_abs][12] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[rs2_abs][31]_0 [12]),
        .Q(\divider_core_serial.div_reg[rs2_abs] [12]));
  FDCE \divider_core_serial.div_reg[rs2_abs][13] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[rs2_abs][31]_0 [13]),
        .Q(\divider_core_serial.div_reg[rs2_abs] [13]));
  FDCE \divider_core_serial.div_reg[rs2_abs][14] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[rs2_abs][31]_0 [14]),
        .Q(\divider_core_serial.div_reg[rs2_abs] [14]));
  FDCE \divider_core_serial.div_reg[rs2_abs][15] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[rs2_abs][31]_0 [15]),
        .Q(\divider_core_serial.div_reg[rs2_abs] [15]));
  FDCE \divider_core_serial.div_reg[rs2_abs][16] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[rs2_abs][31]_0 [16]),
        .Q(\divider_core_serial.div_reg[rs2_abs] [16]));
  FDCE \divider_core_serial.div_reg[rs2_abs][17] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[rs2_abs][31]_0 [17]),
        .Q(\divider_core_serial.div_reg[rs2_abs] [17]));
  FDCE \divider_core_serial.div_reg[rs2_abs][18] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[rs2_abs][31]_0 [18]),
        .Q(\divider_core_serial.div_reg[rs2_abs] [18]));
  FDCE \divider_core_serial.div_reg[rs2_abs][19] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[rs2_abs][31]_0 [19]),
        .Q(\divider_core_serial.div_reg[rs2_abs] [19]));
  FDCE \divider_core_serial.div_reg[rs2_abs][1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[rs2_abs][31]_0 [1]),
        .Q(\divider_core_serial.div_reg[rs2_abs] [1]));
  FDCE \divider_core_serial.div_reg[rs2_abs][20] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[rs2_abs][31]_0 [20]),
        .Q(\divider_core_serial.div_reg[rs2_abs] [20]));
  FDCE \divider_core_serial.div_reg[rs2_abs][21] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[rs2_abs][31]_0 [21]),
        .Q(\divider_core_serial.div_reg[rs2_abs] [21]));
  FDCE \divider_core_serial.div_reg[rs2_abs][22] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[rs2_abs][31]_0 [22]),
        .Q(\divider_core_serial.div_reg[rs2_abs] [22]));
  FDCE \divider_core_serial.div_reg[rs2_abs][23] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[rs2_abs][31]_0 [23]),
        .Q(\divider_core_serial.div_reg[rs2_abs] [23]));
  FDCE \divider_core_serial.div_reg[rs2_abs][24] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[rs2_abs][31]_0 [24]),
        .Q(\divider_core_serial.div_reg[rs2_abs] [24]));
  FDCE \divider_core_serial.div_reg[rs2_abs][25] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[rs2_abs][31]_0 [25]),
        .Q(\divider_core_serial.div_reg[rs2_abs] [25]));
  FDCE \divider_core_serial.div_reg[rs2_abs][26] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[rs2_abs][31]_0 [26]),
        .Q(\divider_core_serial.div_reg[rs2_abs] [26]));
  FDCE \divider_core_serial.div_reg[rs2_abs][27] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[rs2_abs][31]_0 [27]),
        .Q(\divider_core_serial.div_reg[rs2_abs] [27]));
  FDCE \divider_core_serial.div_reg[rs2_abs][28] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[rs2_abs][31]_0 [28]),
        .Q(\divider_core_serial.div_reg[rs2_abs] [28]));
  FDCE \divider_core_serial.div_reg[rs2_abs][29] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[rs2_abs][31]_0 [29]),
        .Q(\divider_core_serial.div_reg[rs2_abs] [29]));
  FDCE \divider_core_serial.div_reg[rs2_abs][2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[rs2_abs][31]_0 [2]),
        .Q(\divider_core_serial.div_reg[rs2_abs] [2]));
  FDCE \divider_core_serial.div_reg[rs2_abs][30] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[rs2_abs][31]_0 [30]),
        .Q(\divider_core_serial.div_reg[rs2_abs] [30]));
  FDCE \divider_core_serial.div_reg[rs2_abs][31] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[rs2_abs][31]_0 [31]),
        .Q(\divider_core_serial.div_reg[rs2_abs] [31]));
  FDCE \divider_core_serial.div_reg[rs2_abs][3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[rs2_abs][31]_0 [3]),
        .Q(\divider_core_serial.div_reg[rs2_abs] [3]));
  FDCE \divider_core_serial.div_reg[rs2_abs][4] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[rs2_abs][31]_0 [4]),
        .Q(\divider_core_serial.div_reg[rs2_abs] [4]));
  FDCE \divider_core_serial.div_reg[rs2_abs][5] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[rs2_abs][31]_0 [5]),
        .Q(\divider_core_serial.div_reg[rs2_abs] [5]));
  FDCE \divider_core_serial.div_reg[rs2_abs][6] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[rs2_abs][31]_0 [6]),
        .Q(\divider_core_serial.div_reg[rs2_abs] [6]));
  FDCE \divider_core_serial.div_reg[rs2_abs][7] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[rs2_abs][31]_0 [7]),
        .Q(\divider_core_serial.div_reg[rs2_abs] [7]));
  FDCE \divider_core_serial.div_reg[rs2_abs][8] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[rs2_abs][31]_0 [8]),
        .Q(\divider_core_serial.div_reg[rs2_abs] [8]));
  FDCE \divider_core_serial.div_reg[rs2_abs][9] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[rs2_abs][31]_0 [9]),
        .Q(\divider_core_serial.div_reg[rs2_abs] [9]));
  FDCE \divider_core_serial.div_reg[sign_mod] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[sign_mod]_31 ),
        .Q(\divider_core_serial.div_reg[sign_mod]__0 ));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__0_i_1
       (.I0(Q[0]),
        .I1(rs2_o[6]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(Q[38]),
        .O(i__carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__0_i_2
       (.I0(Q[0]),
        .I1(rs2_o[5]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(Q[37]),
        .O(i__carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__0_i_3
       (.I0(Q[0]),
        .I1(rs2_o[4]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(Q[36]),
        .O(i__carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__0_i_4
       (.I0(Q[0]),
        .I1(rs2_o[3]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(Q[35]),
        .O(i__carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__1_i_1
       (.I0(Q[0]),
        .I1(rs2_o[10]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(Q[42]),
        .O(i__carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__1_i_2
       (.I0(Q[0]),
        .I1(rs2_o[9]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(Q[41]),
        .O(i__carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__1_i_3
       (.I0(Q[0]),
        .I1(rs2_o[8]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(Q[40]),
        .O(i__carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__1_i_4
       (.I0(Q[0]),
        .I1(rs2_o[7]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(Q[39]),
        .O(i__carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__2_i_1
       (.I0(Q[0]),
        .I1(rs2_o[14]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(Q[46]),
        .O(i__carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__2_i_2
       (.I0(Q[0]),
        .I1(rs2_o[13]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(Q[45]),
        .O(i__carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__2_i_3
       (.I0(Q[0]),
        .I1(rs2_o[12]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(Q[44]),
        .O(i__carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__2_i_4
       (.I0(Q[0]),
        .I1(rs2_o[11]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(Q[43]),
        .O(i__carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__3_i_1
       (.I0(Q[0]),
        .I1(rs2_o[18]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(Q[50]),
        .O(i__carry__3_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__3_i_2
       (.I0(Q[0]),
        .I1(rs2_o[17]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(Q[49]),
        .O(i__carry__3_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__3_i_3
       (.I0(Q[0]),
        .I1(rs2_o[16]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(Q[48]),
        .O(i__carry__3_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__3_i_4
       (.I0(Q[0]),
        .I1(rs2_o[15]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(Q[47]),
        .O(i__carry__3_i_4_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__4_i_1
       (.I0(Q[0]),
        .I1(rs2_o[22]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(Q[54]),
        .O(i__carry__4_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__4_i_2
       (.I0(Q[0]),
        .I1(rs2_o[21]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(Q[53]),
        .O(i__carry__4_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__4_i_3
       (.I0(Q[0]),
        .I1(rs2_o[20]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(Q[52]),
        .O(i__carry__4_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__4_i_4
       (.I0(Q[0]),
        .I1(rs2_o[19]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(Q[51]),
        .O(i__carry__4_i_4_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__5_i_1
       (.I0(Q[0]),
        .I1(rs2_o[26]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(Q[58]),
        .O(i__carry__5_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__5_i_2
       (.I0(Q[0]),
        .I1(rs2_o[25]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(Q[57]),
        .O(i__carry__5_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__5_i_3
       (.I0(Q[0]),
        .I1(rs2_o[24]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(Q[56]),
        .O(i__carry__5_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__5_i_4
       (.I0(Q[0]),
        .I1(rs2_o[23]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(Q[55]),
        .O(i__carry__5_i_4_n_0));
  LUT4 #(
    .INIT(16'h9F60)) 
    i__carry__6_i_1
       (.I0(rs2_o[30]),
        .I1(\_inferred__4/i__carry_0 ),
        .I2(Q[0]),
        .I3(Q[62]),
        .O(i__carry__6_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__6_i_2
       (.I0(Q[0]),
        .I1(rs2_o[29]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(Q[61]),
        .O(i__carry__6_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__6_i_3
       (.I0(Q[0]),
        .I1(rs2_o[28]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(Q[60]),
        .O(i__carry__6_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__6_i_4
       (.I0(Q[0]),
        .I1(rs2_o[27]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(Q[59]),
        .O(i__carry__6_i_4_n_0));
  LUT5 #(
    .INIT(32'hF9060A0A)) 
    i__carry__7_i_1
       (.I0(Q[62]),
        .I1(rs2_o[30]),
        .I2(\_inferred__4/i__carry__7_0 ),
        .I3(\_inferred__4/i__carry_0 ),
        .I4(Q[0]),
        .O(i__carry__7_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry_i_2
       (.I0(Q[0]),
        .I1(rs2_o[2]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(Q[34]),
        .O(i__carry_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry_i_3
       (.I0(Q[0]),
        .I1(rs2_o[1]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(Q[33]),
        .O(i__carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry_i_4
       (.I0(Q[0]),
        .I1(rs2_o[0]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(Q[32]),
        .O(i__carry_i_4_n_0));
  FDCE \multiplier_core_serial.mul_reg[res][0] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [0]),
        .Q(Q[0]));
  FDCE \multiplier_core_serial.mul_reg[res][10] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [10]),
        .Q(Q[10]));
  FDCE \multiplier_core_serial.mul_reg[res][11] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [11]),
        .Q(Q[11]));
  FDCE \multiplier_core_serial.mul_reg[res][12] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [12]),
        .Q(Q[12]));
  FDCE \multiplier_core_serial.mul_reg[res][13] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [13]),
        .Q(Q[13]));
  FDCE \multiplier_core_serial.mul_reg[res][14] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [14]),
        .Q(Q[14]));
  FDCE \multiplier_core_serial.mul_reg[res][15] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [15]),
        .Q(Q[15]));
  FDCE \multiplier_core_serial.mul_reg[res][16] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [16]),
        .Q(Q[16]));
  FDCE \multiplier_core_serial.mul_reg[res][17] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [17]),
        .Q(Q[17]));
  FDCE \multiplier_core_serial.mul_reg[res][18] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [18]),
        .Q(Q[18]));
  FDCE \multiplier_core_serial.mul_reg[res][19] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [19]),
        .Q(Q[19]));
  FDCE \multiplier_core_serial.mul_reg[res][1] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [1]),
        .Q(Q[1]));
  FDCE \multiplier_core_serial.mul_reg[res][20] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [20]),
        .Q(Q[20]));
  FDCE \multiplier_core_serial.mul_reg[res][21] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [21]),
        .Q(Q[21]));
  FDCE \multiplier_core_serial.mul_reg[res][22] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [22]),
        .Q(Q[22]));
  FDCE \multiplier_core_serial.mul_reg[res][23] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [23]),
        .Q(Q[23]));
  FDCE \multiplier_core_serial.mul_reg[res][24] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [24]),
        .Q(Q[24]));
  FDCE \multiplier_core_serial.mul_reg[res][25] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [25]),
        .Q(Q[25]));
  FDCE \multiplier_core_serial.mul_reg[res][26] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [26]),
        .Q(Q[26]));
  FDCE \multiplier_core_serial.mul_reg[res][27] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [27]),
        .Q(Q[27]));
  FDCE \multiplier_core_serial.mul_reg[res][28] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [28]),
        .Q(Q[28]));
  FDCE \multiplier_core_serial.mul_reg[res][29] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [29]),
        .Q(Q[29]));
  FDCE \multiplier_core_serial.mul_reg[res][2] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [2]),
        .Q(Q[2]));
  FDCE \multiplier_core_serial.mul_reg[res][30] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [30]),
        .Q(Q[30]));
  FDCE \multiplier_core_serial.mul_reg[res][31] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [31]),
        .Q(Q[31]));
  FDCE \multiplier_core_serial.mul_reg[res][32] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [32]),
        .Q(p_0_in__0));
  FDCE \multiplier_core_serial.mul_reg[res][33] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [33]),
        .Q(Q[32]));
  FDCE \multiplier_core_serial.mul_reg[res][34] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [34]),
        .Q(Q[33]));
  FDCE \multiplier_core_serial.mul_reg[res][35] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [35]),
        .Q(Q[34]));
  FDCE \multiplier_core_serial.mul_reg[res][36] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [36]),
        .Q(Q[35]));
  FDCE \multiplier_core_serial.mul_reg[res][37] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [37]),
        .Q(Q[36]));
  FDCE \multiplier_core_serial.mul_reg[res][38] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [38]),
        .Q(Q[37]));
  FDCE \multiplier_core_serial.mul_reg[res][39] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [39]),
        .Q(Q[38]));
  FDCE \multiplier_core_serial.mul_reg[res][3] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [3]),
        .Q(Q[3]));
  FDCE \multiplier_core_serial.mul_reg[res][40] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [40]),
        .Q(Q[39]));
  FDCE \multiplier_core_serial.mul_reg[res][41] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [41]),
        .Q(Q[40]));
  FDCE \multiplier_core_serial.mul_reg[res][42] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [42]),
        .Q(Q[41]));
  FDCE \multiplier_core_serial.mul_reg[res][43] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [43]),
        .Q(Q[42]));
  FDCE \multiplier_core_serial.mul_reg[res][44] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [44]),
        .Q(Q[43]));
  FDCE \multiplier_core_serial.mul_reg[res][45] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [45]),
        .Q(Q[44]));
  FDCE \multiplier_core_serial.mul_reg[res][46] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [46]),
        .Q(Q[45]));
  FDCE \multiplier_core_serial.mul_reg[res][47] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [47]),
        .Q(Q[46]));
  FDCE \multiplier_core_serial.mul_reg[res][48] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [48]),
        .Q(Q[47]));
  FDCE \multiplier_core_serial.mul_reg[res][49] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [49]),
        .Q(Q[48]));
  FDCE \multiplier_core_serial.mul_reg[res][4] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [4]),
        .Q(Q[4]));
  FDCE \multiplier_core_serial.mul_reg[res][50] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [50]),
        .Q(Q[49]));
  FDCE \multiplier_core_serial.mul_reg[res][51] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [51]),
        .Q(Q[50]));
  FDCE \multiplier_core_serial.mul_reg[res][52] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [52]),
        .Q(Q[51]));
  FDCE \multiplier_core_serial.mul_reg[res][53] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [53]),
        .Q(Q[52]));
  FDCE \multiplier_core_serial.mul_reg[res][54] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [54]),
        .Q(Q[53]));
  FDCE \multiplier_core_serial.mul_reg[res][55] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [55]),
        .Q(Q[54]));
  FDCE \multiplier_core_serial.mul_reg[res][56] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [56]),
        .Q(Q[55]));
  FDCE \multiplier_core_serial.mul_reg[res][57] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [57]),
        .Q(Q[56]));
  FDCE \multiplier_core_serial.mul_reg[res][58] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [58]),
        .Q(Q[57]));
  FDCE \multiplier_core_serial.mul_reg[res][59] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [59]),
        .Q(Q[58]));
  FDCE \multiplier_core_serial.mul_reg[res][5] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [5]),
        .Q(Q[5]));
  FDCE \multiplier_core_serial.mul_reg[res][60] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [60]),
        .Q(Q[59]));
  FDCE \multiplier_core_serial.mul_reg[res][61] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [61]),
        .Q(Q[60]));
  FDCE \multiplier_core_serial.mul_reg[res][62] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [62]),
        .Q(Q[61]));
  FDCE \multiplier_core_serial.mul_reg[res][63] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [63]),
        .Q(Q[62]));
  FDCE \multiplier_core_serial.mul_reg[res][6] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [6]),
        .Q(Q[6]));
  FDCE \multiplier_core_serial.mul_reg[res][7] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [7]),
        .Q(Q[7]));
  FDCE \multiplier_core_serial.mul_reg[res][8] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [8]),
        .Q(Q[8]));
  FDCE \multiplier_core_serial.mul_reg[res][9] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul_reg[res][0]_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[res][63]_0 [9]),
        .Q(Q[9]));
  LUT5 #(
    .INIT(32'h00008FBF)) 
    sdpram_reg_i_105
       (.I0(sdpram_reg_i_138_n_5),
        .I1(\divider_core_serial.div_reg[sign_mod]__0 ),
        .I2(sdpram_reg_i_190_0),
        .I3(sdpram_reg_i_139_n_0),
        .I4(sdpram_reg_i_41),
        .O(\divider_core_serial.div_reg[sign_mod]_30 ));
  LUT5 #(
    .INIT(32'h00008FBF)) 
    sdpram_reg_i_106
       (.I0(sdpram_reg_i_138_n_6),
        .I1(\divider_core_serial.div_reg[sign_mod]__0 ),
        .I2(sdpram_reg_i_190_0),
        .I3(sdpram_reg_i_141_n_0),
        .I4(sdpram_reg_i_43),
        .O(\divider_core_serial.div_reg[sign_mod]_29 ));
  LUT5 #(
    .INIT(32'h00008FBF)) 
    sdpram_reg_i_107
       (.I0(sdpram_reg_i_138_n_7),
        .I1(\divider_core_serial.div_reg[sign_mod]__0 ),
        .I2(sdpram_reg_i_190_0),
        .I3(sdpram_reg_i_143_n_0),
        .I4(sdpram_reg_i_45),
        .O(\divider_core_serial.div_reg[sign_mod]_28 ));
  LUT5 #(
    .INIT(32'h00008FBF)) 
    sdpram_reg_i_108
       (.I0(sdpram_reg_i_145_n_4),
        .I1(\divider_core_serial.div_reg[sign_mod]__0 ),
        .I2(sdpram_reg_i_190_0),
        .I3(sdpram_reg_i_146_n_0),
        .I4(sdpram_reg_i_47),
        .O(\divider_core_serial.div_reg[sign_mod]_27 ));
  LUT5 #(
    .INIT(32'h00008FBF)) 
    sdpram_reg_i_109
       (.I0(sdpram_reg_i_145_n_5),
        .I1(\divider_core_serial.div_reg[sign_mod]__0 ),
        .I2(sdpram_reg_i_190_0),
        .I3(sdpram_reg_i_148_n_0),
        .I4(sdpram_reg_i_49),
        .O(\divider_core_serial.div_reg[sign_mod]_26 ));
  LUT5 #(
    .INIT(32'h00008FBF)) 
    sdpram_reg_i_110
       (.I0(sdpram_reg_i_145_n_6),
        .I1(\divider_core_serial.div_reg[sign_mod]__0 ),
        .I2(sdpram_reg_i_190_0),
        .I3(sdpram_reg_i_150_n_0),
        .I4(sdpram_reg_i_51),
        .O(\divider_core_serial.div_reg[sign_mod]_25 ));
  LUT5 #(
    .INIT(32'h00008FBF)) 
    sdpram_reg_i_111
       (.I0(sdpram_reg_i_145_n_7),
        .I1(\divider_core_serial.div_reg[sign_mod]__0 ),
        .I2(sdpram_reg_i_190_0),
        .I3(sdpram_reg_i_152_n_0),
        .I4(sdpram_reg_i_53),
        .O(\divider_core_serial.div_reg[sign_mod]_24 ));
  LUT5 #(
    .INIT(32'h00008FBF)) 
    sdpram_reg_i_112
       (.I0(sdpram_reg_i_154_n_4),
        .I1(\divider_core_serial.div_reg[sign_mod]__0 ),
        .I2(sdpram_reg_i_190_0),
        .I3(sdpram_reg_i_155_n_0),
        .I4(sdpram_reg_i_55),
        .O(\divider_core_serial.div_reg[sign_mod]_23 ));
  LUT5 #(
    .INIT(32'h00008FBF)) 
    sdpram_reg_i_113
       (.I0(sdpram_reg_i_154_n_5),
        .I1(\divider_core_serial.div_reg[sign_mod]__0 ),
        .I2(sdpram_reg_i_190_0),
        .I3(sdpram_reg_i_157_n_0),
        .I4(sdpram_reg_i_57),
        .O(\divider_core_serial.div_reg[sign_mod]_22 ));
  LUT5 #(
    .INIT(32'h00008FBF)) 
    sdpram_reg_i_114
       (.I0(sdpram_reg_i_154_n_6),
        .I1(\divider_core_serial.div_reg[sign_mod]__0 ),
        .I2(sdpram_reg_i_190_0),
        .I3(sdpram_reg_i_159_n_0),
        .I4(sdpram_reg_i_59),
        .O(\divider_core_serial.div_reg[sign_mod]_21 ));
  LUT5 #(
    .INIT(32'h00008FBF)) 
    sdpram_reg_i_115
       (.I0(sdpram_reg_i_154_n_7),
        .I1(\divider_core_serial.div_reg[sign_mod]__0 ),
        .I2(sdpram_reg_i_190_0),
        .I3(sdpram_reg_i_161_n_0),
        .I4(sdpram_reg_i_61),
        .O(\divider_core_serial.div_reg[sign_mod]_20 ));
  LUT5 #(
    .INIT(32'h00008FBF)) 
    sdpram_reg_i_116
       (.I0(sdpram_reg_i_163_n_4),
        .I1(\divider_core_serial.div_reg[sign_mod]__0 ),
        .I2(sdpram_reg_i_190_0),
        .I3(sdpram_reg_i_164_n_0),
        .I4(sdpram_reg_i_63),
        .O(\divider_core_serial.div_reg[sign_mod]_19 ));
  LUT5 #(
    .INIT(32'h00008FBF)) 
    sdpram_reg_i_117
       (.I0(sdpram_reg_i_163_n_5),
        .I1(\divider_core_serial.div_reg[sign_mod]__0 ),
        .I2(sdpram_reg_i_190_0),
        .I3(sdpram_reg_i_166_n_0),
        .I4(sdpram_reg_i_65),
        .O(\divider_core_serial.div_reg[sign_mod]_18 ));
  LUT5 #(
    .INIT(32'h00008FBF)) 
    sdpram_reg_i_118
       (.I0(sdpram_reg_i_163_n_6),
        .I1(\divider_core_serial.div_reg[sign_mod]__0 ),
        .I2(sdpram_reg_i_190_0),
        .I3(sdpram_reg_i_168_n_0),
        .I4(sdpram_reg_i_67),
        .O(\divider_core_serial.div_reg[sign_mod]_17 ));
  LUT5 #(
    .INIT(32'h00008FBF)) 
    sdpram_reg_i_119
       (.I0(sdpram_reg_i_163_n_7),
        .I1(\divider_core_serial.div_reg[sign_mod]__0 ),
        .I2(sdpram_reg_i_190_0),
        .I3(sdpram_reg_i_170_n_0),
        .I4(sdpram_reg_i_69),
        .O(\divider_core_serial.div_reg[sign_mod]_16 ));
  LUT5 #(
    .INIT(32'h00008FBF)) 
    sdpram_reg_i_120
       (.I0(sdpram_reg_i_172_n_4),
        .I1(\divider_core_serial.div_reg[sign_mod]__0 ),
        .I2(sdpram_reg_i_190_0),
        .I3(sdpram_reg_i_173_n_0),
        .I4(sdpram_reg_i_71),
        .O(\divider_core_serial.div_reg[sign_mod]_15 ));
  LUT5 #(
    .INIT(32'h00008FBF)) 
    sdpram_reg_i_121
       (.I0(sdpram_reg_i_172_n_5),
        .I1(\divider_core_serial.div_reg[sign_mod]__0 ),
        .I2(sdpram_reg_i_190_0),
        .I3(sdpram_reg_i_175_n_0),
        .I4(sdpram_reg_i_73),
        .O(\divider_core_serial.div_reg[sign_mod]_14 ));
  LUT5 #(
    .INIT(32'h00008FBF)) 
    sdpram_reg_i_122
       (.I0(sdpram_reg_i_172_n_6),
        .I1(\divider_core_serial.div_reg[sign_mod]__0 ),
        .I2(sdpram_reg_i_190_0),
        .I3(sdpram_reg_i_177_n_0),
        .I4(sdpram_reg_i_75),
        .O(\divider_core_serial.div_reg[sign_mod]_13 ));
  LUT5 #(
    .INIT(32'h00008FBF)) 
    sdpram_reg_i_123
       (.I0(sdpram_reg_i_172_n_7),
        .I1(\divider_core_serial.div_reg[sign_mod]__0 ),
        .I2(sdpram_reg_i_190_0),
        .I3(sdpram_reg_i_179_n_0),
        .I4(sdpram_reg_i_77),
        .O(\divider_core_serial.div_reg[sign_mod]_12 ));
  LUT5 #(
    .INIT(32'h00008FBF)) 
    sdpram_reg_i_124
       (.I0(sdpram_reg_i_181_n_4),
        .I1(\divider_core_serial.div_reg[sign_mod]__0 ),
        .I2(sdpram_reg_i_190_0),
        .I3(sdpram_reg_i_182_n_0),
        .I4(sdpram_reg_i_79),
        .O(\divider_core_serial.div_reg[sign_mod]_11 ));
  LUT5 #(
    .INIT(32'h00008FBF)) 
    sdpram_reg_i_125
       (.I0(sdpram_reg_i_181_n_5),
        .I1(\divider_core_serial.div_reg[sign_mod]__0 ),
        .I2(sdpram_reg_i_190_0),
        .I3(sdpram_reg_i_184_n_0),
        .I4(sdpram_reg_i_81),
        .O(\divider_core_serial.div_reg[sign_mod]_10 ));
  LUT5 #(
    .INIT(32'h00008FBF)) 
    sdpram_reg_i_126
       (.I0(sdpram_reg_i_181_n_6),
        .I1(\divider_core_serial.div_reg[sign_mod]__0 ),
        .I2(sdpram_reg_i_83),
        .I3(sdpram_reg_i_186_n_0),
        .I4(sdpram_reg_i_83_0),
        .O(\divider_core_serial.div_reg[sign_mod]_9 ));
  LUT5 #(
    .INIT(32'h00008FBF)) 
    sdpram_reg_i_127
       (.I0(sdpram_reg_i_181_n_7),
        .I1(\divider_core_serial.div_reg[sign_mod]__0 ),
        .I2(sdpram_reg_i_83),
        .I3(sdpram_reg_i_188_n_0),
        .I4(sdpram_reg_i_85),
        .O(\divider_core_serial.div_reg[sign_mod]_8 ));
  LUT5 #(
    .INIT(32'h00008FBF)) 
    sdpram_reg_i_128
       (.I0(sdpram_reg_i_190_n_4),
        .I1(\divider_core_serial.div_reg[sign_mod]__0 ),
        .I2(sdpram_reg_i_83),
        .I3(sdpram_reg_i_191_n_0),
        .I4(sdpram_reg_i_87),
        .O(\divider_core_serial.div_reg[sign_mod]_7 ));
  LUT5 #(
    .INIT(32'h00008FBF)) 
    sdpram_reg_i_129
       (.I0(sdpram_reg_i_190_n_5),
        .I1(\divider_core_serial.div_reg[sign_mod]__0 ),
        .I2(sdpram_reg_i_83),
        .I3(sdpram_reg_i_193_n_0),
        .I4(sdpram_reg_i_89),
        .O(\divider_core_serial.div_reg[sign_mod]_6 ));
  LUT5 #(
    .INIT(32'h00008FBF)) 
    sdpram_reg_i_130
       (.I0(sdpram_reg_i_190_n_6),
        .I1(\divider_core_serial.div_reg[sign_mod]__0 ),
        .I2(sdpram_reg_i_83),
        .I3(sdpram_reg_i_195_n_0),
        .I4(sdpram_reg_i_91),
        .O(\divider_core_serial.div_reg[sign_mod]_5 ));
  LUT5 #(
    .INIT(32'h00008FBF)) 
    sdpram_reg_i_131
       (.I0(sdpram_reg_i_190_n_7),
        .I1(\divider_core_serial.div_reg[sign_mod]__0 ),
        .I2(sdpram_reg_i_83),
        .I3(sdpram_reg_i_197_n_0),
        .I4(sdpram_reg_i_93),
        .O(\divider_core_serial.div_reg[sign_mod]_4 ));
  LUT5 #(
    .INIT(32'h00008FBF)) 
    sdpram_reg_i_132
       (.I0(sdpram_reg_i_199_n_4),
        .I1(\divider_core_serial.div_reg[sign_mod]__0 ),
        .I2(sdpram_reg_i_83),
        .I3(sdpram_reg_i_200_n_0),
        .I4(sdpram_reg_i_95),
        .O(\divider_core_serial.div_reg[sign_mod]_3 ));
  LUT5 #(
    .INIT(32'h00008FBF)) 
    sdpram_reg_i_133
       (.I0(sdpram_reg_i_199_n_5),
        .I1(\divider_core_serial.div_reg[sign_mod]__0 ),
        .I2(sdpram_reg_i_83),
        .I3(sdpram_reg_i_202_n_0),
        .I4(sdpram_reg_i_97),
        .O(\divider_core_serial.div_reg[sign_mod]_2 ));
  LUT5 #(
    .INIT(32'h00008FBF)) 
    sdpram_reg_i_134
       (.I0(sdpram_reg_i_199_n_6),
        .I1(\divider_core_serial.div_reg[sign_mod]__0 ),
        .I2(sdpram_reg_i_83),
        .I3(sdpram_reg_i_204_n_0),
        .I4(sdpram_reg_i_99),
        .O(\divider_core_serial.div_reg[sign_mod]_1 ));
  LUT5 #(
    .INIT(32'h00008FBF)) 
    sdpram_reg_i_135
       (.I0(sdpram_reg_i_199_n_7),
        .I1(\divider_core_serial.div_reg[sign_mod]__0 ),
        .I2(sdpram_reg_i_83),
        .I3(sdpram_reg_i_206_n_0),
        .I4(sdpram_reg_i_101),
        .O(\divider_core_serial.div_reg[sign_mod]_0 ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    sdpram_reg_i_137
       (.I0(sdpram_reg_i_209_n_0),
        .I1(\ctrl_reg[out_en] ),
        .I2(sdpram_reg_i_102),
        .I3(\serial_shifter.shifter_reg[done_ff] ),
        .I4(sdpram_reg_i_102_0),
        .O(\ctrl_reg[out_en]__0_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sdpram_reg_i_138
       (.CI(sdpram_reg_i_145_n_0),
        .CO({NLW_sdpram_reg_i_138_CO_UNCONNECTED[3:2],sdpram_reg_i_138_n_2,sdpram_reg_i_138_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sdpram_reg_i_138_O_UNCONNECTED[3],sdpram_reg_i_138_n_5,sdpram_reg_i_138_n_6,sdpram_reg_i_138_n_7}),
        .S({1'b0,sdpram_reg_i_210_n_0,sdpram_reg_i_211_n_0,sdpram_reg_i_212_n_0}));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_139
       (.I0(\divider_core_serial.div_reg[remainder] [31]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(p_1_in0),
        .O(sdpram_reg_i_139_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_141
       (.I0(\divider_core_serial.div_reg[remainder] [30]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [30]),
        .O(sdpram_reg_i_141_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_143
       (.I0(\divider_core_serial.div_reg[remainder] [29]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [29]),
        .O(sdpram_reg_i_143_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sdpram_reg_i_145
       (.CI(sdpram_reg_i_154_n_0),
        .CO({sdpram_reg_i_145_n_0,sdpram_reg_i_145_n_1,sdpram_reg_i_145_n_2,sdpram_reg_i_145_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sdpram_reg_i_145_n_4,sdpram_reg_i_145_n_5,sdpram_reg_i_145_n_6,sdpram_reg_i_145_n_7}),
        .S({sdpram_reg_i_213_n_0,sdpram_reg_i_214_n_0,sdpram_reg_i_215_n_0,sdpram_reg_i_216_n_0}));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_146
       (.I0(\divider_core_serial.div_reg[remainder] [28]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [28]),
        .O(sdpram_reg_i_146_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_148
       (.I0(\divider_core_serial.div_reg[remainder] [27]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [27]),
        .O(sdpram_reg_i_148_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_150
       (.I0(\divider_core_serial.div_reg[remainder] [26]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [26]),
        .O(sdpram_reg_i_150_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_152
       (.I0(\divider_core_serial.div_reg[remainder] [25]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [25]),
        .O(sdpram_reg_i_152_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sdpram_reg_i_154
       (.CI(sdpram_reg_i_163_n_0),
        .CO({sdpram_reg_i_154_n_0,sdpram_reg_i_154_n_1,sdpram_reg_i_154_n_2,sdpram_reg_i_154_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sdpram_reg_i_154_n_4,sdpram_reg_i_154_n_5,sdpram_reg_i_154_n_6,sdpram_reg_i_154_n_7}),
        .S({sdpram_reg_i_217_n_0,sdpram_reg_i_218_n_0,sdpram_reg_i_219_n_0,sdpram_reg_i_220_n_0}));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_155
       (.I0(\divider_core_serial.div_reg[remainder] [24]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [24]),
        .O(sdpram_reg_i_155_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_157
       (.I0(\divider_core_serial.div_reg[remainder] [23]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [23]),
        .O(sdpram_reg_i_157_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_159
       (.I0(\divider_core_serial.div_reg[remainder] [22]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [22]),
        .O(sdpram_reg_i_159_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_161
       (.I0(\divider_core_serial.div_reg[remainder] [21]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [21]),
        .O(sdpram_reg_i_161_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sdpram_reg_i_163
       (.CI(sdpram_reg_i_172_n_0),
        .CO({sdpram_reg_i_163_n_0,sdpram_reg_i_163_n_1,sdpram_reg_i_163_n_2,sdpram_reg_i_163_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sdpram_reg_i_163_n_4,sdpram_reg_i_163_n_5,sdpram_reg_i_163_n_6,sdpram_reg_i_163_n_7}),
        .S({sdpram_reg_i_221_n_0,sdpram_reg_i_222_n_0,sdpram_reg_i_223_n_0,sdpram_reg_i_224_n_0}));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_164
       (.I0(\divider_core_serial.div_reg[remainder] [20]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [20]),
        .O(sdpram_reg_i_164_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_166
       (.I0(\divider_core_serial.div_reg[remainder] [19]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [19]),
        .O(sdpram_reg_i_166_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_168
       (.I0(\divider_core_serial.div_reg[remainder] [18]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [18]),
        .O(sdpram_reg_i_168_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_170
       (.I0(\divider_core_serial.div_reg[remainder] [17]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [17]),
        .O(sdpram_reg_i_170_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sdpram_reg_i_172
       (.CI(sdpram_reg_i_181_n_0),
        .CO({sdpram_reg_i_172_n_0,sdpram_reg_i_172_n_1,sdpram_reg_i_172_n_2,sdpram_reg_i_172_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sdpram_reg_i_172_n_4,sdpram_reg_i_172_n_5,sdpram_reg_i_172_n_6,sdpram_reg_i_172_n_7}),
        .S({sdpram_reg_i_225_n_0,sdpram_reg_i_226_n_0,sdpram_reg_i_227_n_0,sdpram_reg_i_228_n_0}));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_173
       (.I0(\divider_core_serial.div_reg[remainder] [16]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [16]),
        .O(sdpram_reg_i_173_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_175
       (.I0(\divider_core_serial.div_reg[remainder] [15]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [15]),
        .O(sdpram_reg_i_175_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_177
       (.I0(\divider_core_serial.div_reg[remainder] [14]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [14]),
        .O(sdpram_reg_i_177_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_179
       (.I0(\divider_core_serial.div_reg[remainder] [13]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [13]),
        .O(sdpram_reg_i_179_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sdpram_reg_i_181
       (.CI(sdpram_reg_i_190_n_0),
        .CO({sdpram_reg_i_181_n_0,sdpram_reg_i_181_n_1,sdpram_reg_i_181_n_2,sdpram_reg_i_181_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sdpram_reg_i_181_n_4,sdpram_reg_i_181_n_5,sdpram_reg_i_181_n_6,sdpram_reg_i_181_n_7}),
        .S({sdpram_reg_i_229_n_0,sdpram_reg_i_230_n_0,sdpram_reg_i_231_n_0,sdpram_reg_i_232_n_0}));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_182
       (.I0(\divider_core_serial.div_reg[remainder] [12]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [12]),
        .O(sdpram_reg_i_182_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_184
       (.I0(\divider_core_serial.div_reg[remainder] [11]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [11]),
        .O(sdpram_reg_i_184_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_186
       (.I0(\divider_core_serial.div_reg[remainder] [10]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [10]),
        .O(sdpram_reg_i_186_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_188
       (.I0(\divider_core_serial.div_reg[remainder] [9]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_83),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [9]),
        .O(sdpram_reg_i_188_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sdpram_reg_i_190
       (.CI(sdpram_reg_i_199_n_0),
        .CO({sdpram_reg_i_190_n_0,sdpram_reg_i_190_n_1,sdpram_reg_i_190_n_2,sdpram_reg_i_190_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sdpram_reg_i_190_n_4,sdpram_reg_i_190_n_5,sdpram_reg_i_190_n_6,sdpram_reg_i_190_n_7}),
        .S({sdpram_reg_i_233_n_0,sdpram_reg_i_234_n_0,sdpram_reg_i_235_n_0,sdpram_reg_i_236_n_0}));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_191
       (.I0(\divider_core_serial.div_reg[remainder] [8]),
        .I1(sdpram_reg_i_128_0),
        .I2(sdpram_reg_i_83),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [8]),
        .O(sdpram_reg_i_191_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_193
       (.I0(\divider_core_serial.div_reg[remainder] [7]),
        .I1(sdpram_reg_i_128_0),
        .I2(sdpram_reg_i_83),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [7]),
        .O(sdpram_reg_i_193_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_195
       (.I0(\divider_core_serial.div_reg[remainder] [6]),
        .I1(sdpram_reg_i_128_0),
        .I2(sdpram_reg_i_83),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [6]),
        .O(sdpram_reg_i_195_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_197
       (.I0(\divider_core_serial.div_reg[remainder] [5]),
        .I1(sdpram_reg_i_128_0),
        .I2(sdpram_reg_i_83),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [5]),
        .O(sdpram_reg_i_197_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sdpram_reg_i_199
       (.CI(1'b0),
        .CO({sdpram_reg_i_199_n_0,sdpram_reg_i_199_n_1,sdpram_reg_i_199_n_2,sdpram_reg_i_199_n_3}),
        .CYINIT(sdpram_reg_i_237_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sdpram_reg_i_199_n_4,sdpram_reg_i_199_n_5,sdpram_reg_i_199_n_6,sdpram_reg_i_199_n_7}),
        .S({sdpram_reg_i_238_n_0,sdpram_reg_i_239_n_0,sdpram_reg_i_240_n_0,sdpram_reg_i_241_n_0}));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_200
       (.I0(\divider_core_serial.div_reg[remainder] [4]),
        .I1(sdpram_reg_i_128_0),
        .I2(sdpram_reg_i_83),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [4]),
        .O(sdpram_reg_i_200_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_202
       (.I0(\divider_core_serial.div_reg[remainder] [3]),
        .I1(sdpram_reg_i_128_0),
        .I2(sdpram_reg_i_83),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [3]),
        .O(sdpram_reg_i_202_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_204
       (.I0(\divider_core_serial.div_reg[remainder] [2]),
        .I1(sdpram_reg_i_128_0),
        .I2(sdpram_reg_i_83),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [2]),
        .O(sdpram_reg_i_204_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_206
       (.I0(\divider_core_serial.div_reg[remainder] [1]),
        .I1(sdpram_reg_i_128_0),
        .I2(sdpram_reg_i_83),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [1]),
        .O(sdpram_reg_i_206_n_0));
  LUT6 #(
    .INIT(64'h8B8B8B888B8B8BBB)) 
    sdpram_reg_i_209
       (.I0(sdpram_reg_i_237_n_0),
        .I1(sdpram_reg_i_199_0),
        .I2(p_0_in__0),
        .I3(sdpram_reg_i_199_1),
        .I4(sdpram_reg_i_137_0),
        .I5(Q[0]),
        .O(sdpram_reg_i_209_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_210
       (.I0(\divider_core_serial.div_reg[remainder] [31]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(p_1_in0),
        .O(sdpram_reg_i_210_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_211
       (.I0(\divider_core_serial.div_reg[remainder] [30]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [30]),
        .O(sdpram_reg_i_211_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_212
       (.I0(\divider_core_serial.div_reg[remainder] [29]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [29]),
        .O(sdpram_reg_i_212_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_213
       (.I0(\divider_core_serial.div_reg[remainder] [28]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [28]),
        .O(sdpram_reg_i_213_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_214
       (.I0(\divider_core_serial.div_reg[remainder] [27]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [27]),
        .O(sdpram_reg_i_214_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_215
       (.I0(\divider_core_serial.div_reg[remainder] [26]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [26]),
        .O(sdpram_reg_i_215_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_216
       (.I0(\divider_core_serial.div_reg[remainder] [25]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [25]),
        .O(sdpram_reg_i_216_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_217
       (.I0(\divider_core_serial.div_reg[remainder] [24]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [24]),
        .O(sdpram_reg_i_217_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_218
       (.I0(\divider_core_serial.div_reg[remainder] [23]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [23]),
        .O(sdpram_reg_i_218_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_219
       (.I0(\divider_core_serial.div_reg[remainder] [22]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [22]),
        .O(sdpram_reg_i_219_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_220
       (.I0(\divider_core_serial.div_reg[remainder] [21]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [21]),
        .O(sdpram_reg_i_220_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_221
       (.I0(\divider_core_serial.div_reg[remainder] [20]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [20]),
        .O(sdpram_reg_i_221_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_222
       (.I0(\divider_core_serial.div_reg[remainder] [19]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [19]),
        .O(sdpram_reg_i_222_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_223
       (.I0(\divider_core_serial.div_reg[remainder] [18]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [18]),
        .O(sdpram_reg_i_223_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_224
       (.I0(\divider_core_serial.div_reg[remainder] [17]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [17]),
        .O(sdpram_reg_i_224_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_225
       (.I0(\divider_core_serial.div_reg[remainder] [16]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [16]),
        .O(sdpram_reg_i_225_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_226
       (.I0(\divider_core_serial.div_reg[remainder] [15]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [15]),
        .O(sdpram_reg_i_226_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_227
       (.I0(\divider_core_serial.div_reg[remainder] [14]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [14]),
        .O(sdpram_reg_i_227_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_228
       (.I0(\divider_core_serial.div_reg[remainder] [13]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [13]),
        .O(sdpram_reg_i_228_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_229
       (.I0(\divider_core_serial.div_reg[remainder] [12]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [12]),
        .O(sdpram_reg_i_229_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_230
       (.I0(\divider_core_serial.div_reg[remainder] [11]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [11]),
        .O(sdpram_reg_i_230_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_231
       (.I0(\divider_core_serial.div_reg[remainder] [10]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [10]),
        .O(sdpram_reg_i_231_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_232
       (.I0(\divider_core_serial.div_reg[remainder] [9]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [9]),
        .O(sdpram_reg_i_232_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_233
       (.I0(\divider_core_serial.div_reg[remainder] [8]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [8]),
        .O(sdpram_reg_i_233_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_234
       (.I0(\divider_core_serial.div_reg[remainder] [7]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [7]),
        .O(sdpram_reg_i_234_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_235
       (.I0(\divider_core_serial.div_reg[remainder] [6]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_190_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [6]),
        .O(sdpram_reg_i_235_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_236
       (.I0(\divider_core_serial.div_reg[remainder] [5]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_199_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [5]),
        .O(sdpram_reg_i_236_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_237
       (.I0(\divider_core_serial.div_reg[remainder] [0]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_199_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [0]),
        .O(sdpram_reg_i_237_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_238
       (.I0(\divider_core_serial.div_reg[remainder] [4]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_199_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [4]),
        .O(sdpram_reg_i_238_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_239
       (.I0(\divider_core_serial.div_reg[remainder] [3]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_199_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [3]),
        .O(sdpram_reg_i_239_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_240
       (.I0(\divider_core_serial.div_reg[remainder] [2]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_199_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [2]),
        .O(sdpram_reg_i_240_n_0));
  LUT4 #(
    .INIT(16'h4575)) 
    sdpram_reg_i_241
       (.I0(\divider_core_serial.div_reg[remainder] [1]),
        .I1(sdpram_reg_i_199_1),
        .I2(sdpram_reg_i_199_0),
        .I3(\divider_core_serial.div_reg[quotient][30]_0 [1]),
        .O(sdpram_reg_i_241_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_cp_shifter
   (\serial_shifter.shifter_reg[busy]_0 ,
    \serial_shifter.shifter_reg[done_ff] ,
    \FSM_sequential_exe_engine_reg[state][2] ,
    \serial_shifter.shifter_reg[cnt][2]_0 ,
    Q,
    alu_cp_done,
    \serial_shifter.shifter_reg[done_ff]__0_0 ,
    \serial_shifter.shifter_reg[sreg][31]_0 ,
    \serial_shifter.shifter_reg[done_ff]__0_1 ,
    \serial_shifter.shifter_reg[done_ff]__0_2 ,
    \serial_shifter.shifter_reg[done_ff]__0_3 ,
    \serial_shifter.shifter_reg[done_ff]__0_4 ,
    \serial_shifter.shifter_reg[done_ff]__0_5 ,
    \serial_shifter.shifter_reg[done_ff]__0_6 ,
    \serial_shifter.shifter_reg[done_ff]__0_7 ,
    \serial_shifter.shifter_reg[done_ff]__0_8 ,
    \serial_shifter.shifter_reg[done_ff]__0_9 ,
    \serial_shifter.shifter_reg[done_ff]__0_10 ,
    \serial_shifter.shifter_reg[done_ff]__0_11 ,
    \serial_shifter.shifter_reg[done_ff]__0_12 ,
    \serial_shifter.shifter_reg[done_ff]__0_13 ,
    \serial_shifter.shifter_reg[done_ff]__0_14 ,
    \serial_shifter.shifter_reg[done_ff]__0_15 ,
    \serial_shifter.shifter_reg[done_ff]__0_16 ,
    \serial_shifter.shifter_reg[done_ff]__0_17 ,
    \serial_shifter.shifter_reg[done_ff]__0_18 ,
    \serial_shifter.shifter_reg[done_ff]__0_19 ,
    \serial_shifter.shifter_reg[done_ff]__0_20 ,
    \serial_shifter.shifter_reg[done_ff]__0_21 ,
    \serial_shifter.shifter_reg[done_ff]__0_22 ,
    \serial_shifter.shifter_reg[done_ff]__0_23 ,
    \serial_shifter.shifter_reg[done_ff]__0_24 ,
    \serial_shifter.shifter_reg[done_ff]__0_25 ,
    \serial_shifter.shifter_reg[done_ff]__0_26 ,
    \serial_shifter.shifter_reg[done_ff]__0_27 ,
    \serial_shifter.shifter_reg[done_ff]__0_28 ,
    \serial_shifter.shifter_reg[done_ff]__0_29 ,
    \serial_shifter.shifter_reg[done_ff]__0_30 ,
    \serial_shifter.shifter_reg[busy]_1 ,
    clk,
    rstn_sys,
    \FSM_sequential_exe_engine_reg[state][0] ,
    cp_valid_1,
    valid_cmd,
    \serial_shifter.shifter_reg[cnt][4]_0 ,
    \serial_shifter.shifter_reg[cnt][3]_0 ,
    \serial_shifter.shifter_reg[cnt][2]_1 ,
    sdpram_reg,
    sdpram_reg_0,
    alu_add,
    sdpram_reg_1,
    sdpram_reg_2,
    sdpram_reg_3,
    sdpram_reg_4,
    sdpram_reg_5,
    sdpram_reg_6,
    sdpram_reg_7,
    sdpram_reg_8,
    sdpram_reg_9,
    sdpram_reg_10,
    sdpram_reg_11,
    sdpram_reg_12,
    sdpram_reg_13,
    sdpram_reg_14,
    sdpram_reg_15,
    sdpram_reg_16,
    sdpram_reg_17,
    sdpram_reg_18,
    sdpram_reg_19,
    sdpram_reg_20,
    sdpram_reg_21,
    sdpram_reg_22,
    sdpram_reg_23,
    sdpram_reg_24,
    sdpram_reg_25,
    sdpram_reg_26,
    sdpram_reg_27,
    sdpram_reg_28,
    sdpram_reg_29,
    sdpram_reg_30,
    D,
    \serial_shifter.shifter_reg[sreg][31]_1 );
  output \serial_shifter.shifter_reg[busy]_0 ;
  output \serial_shifter.shifter_reg[done_ff] ;
  output \FSM_sequential_exe_engine_reg[state][2] ;
  output \serial_shifter.shifter_reg[cnt][2]_0 ;
  output [1:0]Q;
  output alu_cp_done;
  output \serial_shifter.shifter_reg[done_ff]__0_0 ;
  output [31:0]\serial_shifter.shifter_reg[sreg][31]_0 ;
  output \serial_shifter.shifter_reg[done_ff]__0_1 ;
  output \serial_shifter.shifter_reg[done_ff]__0_2 ;
  output \serial_shifter.shifter_reg[done_ff]__0_3 ;
  output \serial_shifter.shifter_reg[done_ff]__0_4 ;
  output \serial_shifter.shifter_reg[done_ff]__0_5 ;
  output \serial_shifter.shifter_reg[done_ff]__0_6 ;
  output \serial_shifter.shifter_reg[done_ff]__0_7 ;
  output \serial_shifter.shifter_reg[done_ff]__0_8 ;
  output \serial_shifter.shifter_reg[done_ff]__0_9 ;
  output \serial_shifter.shifter_reg[done_ff]__0_10 ;
  output \serial_shifter.shifter_reg[done_ff]__0_11 ;
  output \serial_shifter.shifter_reg[done_ff]__0_12 ;
  output \serial_shifter.shifter_reg[done_ff]__0_13 ;
  output \serial_shifter.shifter_reg[done_ff]__0_14 ;
  output \serial_shifter.shifter_reg[done_ff]__0_15 ;
  output \serial_shifter.shifter_reg[done_ff]__0_16 ;
  output \serial_shifter.shifter_reg[done_ff]__0_17 ;
  output \serial_shifter.shifter_reg[done_ff]__0_18 ;
  output \serial_shifter.shifter_reg[done_ff]__0_19 ;
  output \serial_shifter.shifter_reg[done_ff]__0_20 ;
  output \serial_shifter.shifter_reg[done_ff]__0_21 ;
  output \serial_shifter.shifter_reg[done_ff]__0_22 ;
  output \serial_shifter.shifter_reg[done_ff]__0_23 ;
  output \serial_shifter.shifter_reg[done_ff]__0_24 ;
  output \serial_shifter.shifter_reg[done_ff]__0_25 ;
  output \serial_shifter.shifter_reg[done_ff]__0_26 ;
  output \serial_shifter.shifter_reg[done_ff]__0_27 ;
  output \serial_shifter.shifter_reg[done_ff]__0_28 ;
  output \serial_shifter.shifter_reg[done_ff]__0_29 ;
  output \serial_shifter.shifter_reg[done_ff]__0_30 ;
  input \serial_shifter.shifter_reg[busy]_1 ;
  input clk;
  input rstn_sys;
  input [1:0]\FSM_sequential_exe_engine_reg[state][0] ;
  input cp_valid_1;
  input valid_cmd;
  input \serial_shifter.shifter_reg[cnt][4]_0 ;
  input \serial_shifter.shifter_reg[cnt][3]_0 ;
  input \serial_shifter.shifter_reg[cnt][2]_1 ;
  input sdpram_reg;
  input [1:0]sdpram_reg_0;
  input [30:0]alu_add;
  input sdpram_reg_1;
  input sdpram_reg_2;
  input sdpram_reg_3;
  input sdpram_reg_4;
  input sdpram_reg_5;
  input sdpram_reg_6;
  input sdpram_reg_7;
  input sdpram_reg_8;
  input sdpram_reg_9;
  input sdpram_reg_10;
  input sdpram_reg_11;
  input sdpram_reg_12;
  input sdpram_reg_13;
  input sdpram_reg_14;
  input sdpram_reg_15;
  input sdpram_reg_16;
  input sdpram_reg_17;
  input sdpram_reg_18;
  input sdpram_reg_19;
  input sdpram_reg_20;
  input sdpram_reg_21;
  input sdpram_reg_22;
  input sdpram_reg_23;
  input sdpram_reg_24;
  input sdpram_reg_25;
  input sdpram_reg_26;
  input sdpram_reg_27;
  input sdpram_reg_28;
  input sdpram_reg_29;
  input sdpram_reg_30;
  input [1:0]D;
  input [31:0]\serial_shifter.shifter_reg[sreg][31]_1 ;

  wire [1:0]D;
  wire [1:0]\FSM_sequential_exe_engine_reg[state][0] ;
  wire \FSM_sequential_exe_engine_reg[state][2] ;
  wire [1:0]Q;
  wire [30:0]alu_add;
  wire alu_cp_done;
  wire clk;
  wire cp_valid_0;
  wire cp_valid_1;
  wire p_0_in2_in;
  wire p_1_in3_in;
  wire rstn_sys;
  wire sdpram_reg;
  wire [1:0]sdpram_reg_0;
  wire sdpram_reg_1;
  wire sdpram_reg_10;
  wire sdpram_reg_11;
  wire sdpram_reg_12;
  wire sdpram_reg_13;
  wire sdpram_reg_14;
  wire sdpram_reg_15;
  wire sdpram_reg_16;
  wire sdpram_reg_17;
  wire sdpram_reg_18;
  wire sdpram_reg_19;
  wire sdpram_reg_2;
  wire sdpram_reg_20;
  wire sdpram_reg_21;
  wire sdpram_reg_22;
  wire sdpram_reg_23;
  wire sdpram_reg_24;
  wire sdpram_reg_25;
  wire sdpram_reg_26;
  wire sdpram_reg_27;
  wire sdpram_reg_28;
  wire sdpram_reg_29;
  wire sdpram_reg_3;
  wire sdpram_reg_30;
  wire sdpram_reg_4;
  wire sdpram_reg_5;
  wire sdpram_reg_6;
  wire sdpram_reg_7;
  wire sdpram_reg_8;
  wire sdpram_reg_9;
  wire \serial_shifter.shifter[cnt][2]_i_1_n_0 ;
  wire \serial_shifter.shifter[cnt][3]_i_1_n_0 ;
  wire \serial_shifter.shifter[cnt][4]_i_2_n_0 ;
  wire \serial_shifter.shifter[cnt][4]_i_5_n_0 ;
  wire \serial_shifter.shifter_reg[busy]_0 ;
  wire \serial_shifter.shifter_reg[busy]_1 ;
  wire \serial_shifter.shifter_reg[cnt][2]_0 ;
  wire \serial_shifter.shifter_reg[cnt][2]_1 ;
  wire \serial_shifter.shifter_reg[cnt][3]_0 ;
  wire \serial_shifter.shifter_reg[cnt][4]_0 ;
  wire \serial_shifter.shifter_reg[cnt_n_0_][4] ;
  wire \serial_shifter.shifter_reg[done_ff] ;
  wire \serial_shifter.shifter_reg[done_ff]__0_0 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_1 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_10 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_11 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_12 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_13 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_14 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_15 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_16 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_17 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_18 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_19 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_2 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_20 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_21 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_22 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_23 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_24 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_25 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_26 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_27 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_28 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_29 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_3 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_30 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_4 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_5 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_6 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_7 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_8 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_9 ;
  wire [31:0]\serial_shifter.shifter_reg[sreg][31]_0 ;
  wire [31:0]\serial_shifter.shifter_reg[sreg][31]_1 ;
  wire \shifter[sreg] ;
  wire valid_cmd;

  LUT5 #(
    .INIT(32'h44444000)) 
    \FSM_sequential_exe_engine[state][3]_i_7 
       (.I0(\FSM_sequential_exe_engine_reg[state][0] [1]),
        .I1(\FSM_sequential_exe_engine_reg[state][0] [0]),
        .I2(\serial_shifter.shifter_reg[busy]_0 ),
        .I3(\serial_shifter.shifter_reg[cnt][2]_0 ),
        .I4(cp_valid_1),
        .O(\FSM_sequential_exe_engine_reg[state][2] ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \ctrl[rf_wb_en]_i_7 
       (.I0(cp_valid_1),
        .I1(p_1_in3_in),
        .I2(p_0_in2_in),
        .I3(\serial_shifter.shifter_reg[cnt_n_0_][4] ),
        .I4(Q[1]),
        .I5(\serial_shifter.shifter_reg[busy]_0 ),
        .O(alu_cp_done));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    sdpram_reg_i_101
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [1]),
        .I2(sdpram_reg),
        .I3(sdpram_reg_0[1]),
        .I4(sdpram_reg_0[0]),
        .I5(alu_add[0]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_0 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    sdpram_reg_i_41
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [31]),
        .I2(sdpram_reg_30),
        .I3(sdpram_reg_0[1]),
        .I4(sdpram_reg_0[0]),
        .I5(alu_add[30]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_30 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    sdpram_reg_i_43
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [30]),
        .I2(sdpram_reg_29),
        .I3(sdpram_reg_0[1]),
        .I4(sdpram_reg_0[0]),
        .I5(alu_add[29]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_29 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    sdpram_reg_i_45
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [29]),
        .I2(sdpram_reg_28),
        .I3(sdpram_reg_0[1]),
        .I4(sdpram_reg_0[0]),
        .I5(alu_add[28]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_28 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    sdpram_reg_i_47
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [28]),
        .I2(sdpram_reg_27),
        .I3(sdpram_reg_0[1]),
        .I4(sdpram_reg_0[0]),
        .I5(alu_add[27]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_27 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    sdpram_reg_i_49
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [27]),
        .I2(sdpram_reg_26),
        .I3(sdpram_reg_0[1]),
        .I4(sdpram_reg_0[0]),
        .I5(alu_add[26]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_26 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    sdpram_reg_i_51
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [26]),
        .I2(sdpram_reg_25),
        .I3(sdpram_reg_0[1]),
        .I4(sdpram_reg_0[0]),
        .I5(alu_add[25]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_25 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    sdpram_reg_i_53
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [25]),
        .I2(sdpram_reg_24),
        .I3(sdpram_reg_0[1]),
        .I4(sdpram_reg_0[0]),
        .I5(alu_add[24]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_24 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    sdpram_reg_i_55
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [24]),
        .I2(sdpram_reg_23),
        .I3(sdpram_reg_0[1]),
        .I4(sdpram_reg_0[0]),
        .I5(alu_add[23]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_23 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    sdpram_reg_i_57
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [23]),
        .I2(sdpram_reg_22),
        .I3(sdpram_reg_0[1]),
        .I4(sdpram_reg_0[0]),
        .I5(alu_add[22]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_22 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    sdpram_reg_i_59
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [22]),
        .I2(sdpram_reg_21),
        .I3(sdpram_reg_0[1]),
        .I4(sdpram_reg_0[0]),
        .I5(alu_add[21]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_21 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    sdpram_reg_i_61
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [21]),
        .I2(sdpram_reg_20),
        .I3(sdpram_reg_0[1]),
        .I4(sdpram_reg_0[0]),
        .I5(alu_add[20]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_20 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    sdpram_reg_i_63
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [20]),
        .I2(sdpram_reg_19),
        .I3(sdpram_reg_0[1]),
        .I4(sdpram_reg_0[0]),
        .I5(alu_add[19]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_19 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    sdpram_reg_i_65
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [19]),
        .I2(sdpram_reg_18),
        .I3(sdpram_reg_0[1]),
        .I4(sdpram_reg_0[0]),
        .I5(alu_add[18]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_18 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    sdpram_reg_i_67
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [18]),
        .I2(sdpram_reg_17),
        .I3(sdpram_reg_0[1]),
        .I4(sdpram_reg_0[0]),
        .I5(alu_add[17]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_17 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    sdpram_reg_i_69
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [17]),
        .I2(sdpram_reg_16),
        .I3(sdpram_reg_0[1]),
        .I4(sdpram_reg_0[0]),
        .I5(alu_add[16]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_16 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    sdpram_reg_i_71
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [16]),
        .I2(sdpram_reg_15),
        .I3(sdpram_reg_0[1]),
        .I4(sdpram_reg_0[0]),
        .I5(alu_add[15]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_15 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    sdpram_reg_i_73
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [15]),
        .I2(sdpram_reg_14),
        .I3(sdpram_reg_0[1]),
        .I4(sdpram_reg_0[0]),
        .I5(alu_add[14]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_14 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    sdpram_reg_i_75
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [14]),
        .I2(sdpram_reg_13),
        .I3(sdpram_reg_0[1]),
        .I4(sdpram_reg_0[0]),
        .I5(alu_add[13]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_13 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    sdpram_reg_i_77
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [13]),
        .I2(sdpram_reg_12),
        .I3(sdpram_reg_0[1]),
        .I4(sdpram_reg_0[0]),
        .I5(alu_add[12]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_12 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    sdpram_reg_i_79
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [12]),
        .I2(sdpram_reg_11),
        .I3(sdpram_reg_0[1]),
        .I4(sdpram_reg_0[0]),
        .I5(alu_add[11]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_11 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    sdpram_reg_i_81
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [11]),
        .I2(sdpram_reg_10),
        .I3(sdpram_reg_0[1]),
        .I4(sdpram_reg_0[0]),
        .I5(alu_add[10]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_10 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    sdpram_reg_i_83
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [10]),
        .I2(sdpram_reg_9),
        .I3(sdpram_reg_0[1]),
        .I4(sdpram_reg_0[0]),
        .I5(alu_add[9]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_9 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    sdpram_reg_i_85
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [9]),
        .I2(sdpram_reg_8),
        .I3(sdpram_reg_0[1]),
        .I4(sdpram_reg_0[0]),
        .I5(alu_add[8]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_8 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    sdpram_reg_i_87
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [8]),
        .I2(sdpram_reg_7),
        .I3(sdpram_reg_0[1]),
        .I4(sdpram_reg_0[0]),
        .I5(alu_add[7]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_7 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    sdpram_reg_i_89
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [7]),
        .I2(sdpram_reg_6),
        .I3(sdpram_reg_0[1]),
        .I4(sdpram_reg_0[0]),
        .I5(alu_add[6]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_6 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    sdpram_reg_i_91
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [6]),
        .I2(sdpram_reg_5),
        .I3(sdpram_reg_0[1]),
        .I4(sdpram_reg_0[0]),
        .I5(alu_add[5]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_5 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    sdpram_reg_i_93
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [5]),
        .I2(sdpram_reg_4),
        .I3(sdpram_reg_0[1]),
        .I4(sdpram_reg_0[0]),
        .I5(alu_add[4]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_4 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    sdpram_reg_i_95
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [4]),
        .I2(sdpram_reg_3),
        .I3(sdpram_reg_0[1]),
        .I4(sdpram_reg_0[0]),
        .I5(alu_add[3]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_3 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    sdpram_reg_i_97
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [3]),
        .I2(sdpram_reg_2),
        .I3(sdpram_reg_0[1]),
        .I4(sdpram_reg_0[0]),
        .I5(alu_add[2]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_2 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    sdpram_reg_i_99
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [2]),
        .I2(sdpram_reg_1),
        .I3(sdpram_reg_0[1]),
        .I4(sdpram_reg_0[0]),
        .I5(alu_add[1]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_1 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \serial_shifter.shifter[busy]_i_2 
       (.I0(p_1_in3_in),
        .I1(p_0_in2_in),
        .I2(\serial_shifter.shifter_reg[cnt_n_0_][4] ),
        .I3(Q[1]),
        .O(\serial_shifter.shifter_reg[cnt][2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \serial_shifter.shifter[cnt][2]_i_1 
       (.I0(\serial_shifter.shifter_reg[cnt][2]_1 ),
        .I1(valid_cmd),
        .I2(p_1_in3_in),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\serial_shifter.shifter[cnt][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \serial_shifter.shifter[cnt][3]_i_1 
       (.I0(\serial_shifter.shifter_reg[cnt][3]_0 ),
        .I1(valid_cmd),
        .I2(p_0_in2_in),
        .I3(p_1_in3_in),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\serial_shifter.shifter[cnt][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \serial_shifter.shifter[cnt][4]_i_1 
       (.I0(Q[1]),
        .I1(\serial_shifter.shifter_reg[cnt_n_0_][4] ),
        .I2(p_0_in2_in),
        .I3(p_1_in3_in),
        .I4(valid_cmd),
        .I5(Q[0]),
        .O(\shifter[sreg] ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B88BB8)) 
    \serial_shifter.shifter[cnt][4]_i_2 
       (.I0(\serial_shifter.shifter_reg[cnt][4]_0 ),
        .I1(valid_cmd),
        .I2(\serial_shifter.shifter_reg[cnt_n_0_][4] ),
        .I3(\serial_shifter.shifter[cnt][4]_i_5_n_0 ),
        .I4(p_0_in2_in),
        .I5(p_1_in3_in),
        .O(\serial_shifter.shifter[cnt][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \serial_shifter.shifter[cnt][4]_i_5 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\serial_shifter.shifter[cnt][4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \serial_shifter.shifter[done_ff]_i_1 
       (.I0(\serial_shifter.shifter_reg[busy]_0 ),
        .I1(Q[1]),
        .I2(\serial_shifter.shifter_reg[cnt_n_0_][4] ),
        .I3(p_0_in2_in),
        .I4(p_1_in3_in),
        .O(cp_valid_0));
  FDCE \serial_shifter.shifter_reg[busy] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[busy]_1 ),
        .Q(\serial_shifter.shifter_reg[busy]_0 ));
  FDCE \serial_shifter.shifter_reg[cnt][0] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \serial_shifter.shifter_reg[cnt][1] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \serial_shifter.shifter_reg[cnt][2] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter[cnt][2]_i_1_n_0 ),
        .Q(p_1_in3_in));
  FDCE \serial_shifter.shifter_reg[cnt][3] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter[cnt][3]_i_1_n_0 ),
        .Q(p_0_in2_in));
  FDCE \serial_shifter.shifter_reg[cnt][4] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter[cnt][4]_i_2_n_0 ),
        .Q(\serial_shifter.shifter_reg[cnt_n_0_][4] ));
  FDCE \serial_shifter.shifter_reg[done_ff]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(cp_valid_0),
        .Q(\serial_shifter.shifter_reg[done_ff] ));
  FDCE \serial_shifter.shifter_reg[sreg][0] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [0]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [0]));
  FDCE \serial_shifter.shifter_reg[sreg][10] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [10]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [10]));
  FDCE \serial_shifter.shifter_reg[sreg][11] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [11]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [11]));
  FDCE \serial_shifter.shifter_reg[sreg][12] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [12]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [12]));
  FDCE \serial_shifter.shifter_reg[sreg][13] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [13]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [13]));
  FDCE \serial_shifter.shifter_reg[sreg][14] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [14]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [14]));
  FDCE \serial_shifter.shifter_reg[sreg][15] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [15]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [15]));
  FDCE \serial_shifter.shifter_reg[sreg][16] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [16]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [16]));
  FDCE \serial_shifter.shifter_reg[sreg][17] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [17]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [17]));
  FDCE \serial_shifter.shifter_reg[sreg][18] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [18]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [18]));
  FDCE \serial_shifter.shifter_reg[sreg][19] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [19]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [19]));
  FDCE \serial_shifter.shifter_reg[sreg][1] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [1]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [1]));
  FDCE \serial_shifter.shifter_reg[sreg][20] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [20]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [20]));
  FDCE \serial_shifter.shifter_reg[sreg][21] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [21]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [21]));
  FDCE \serial_shifter.shifter_reg[sreg][22] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [22]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [22]));
  FDCE \serial_shifter.shifter_reg[sreg][23] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [23]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [23]));
  FDCE \serial_shifter.shifter_reg[sreg][24] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [24]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [24]));
  FDCE \serial_shifter.shifter_reg[sreg][25] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [25]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [25]));
  FDCE \serial_shifter.shifter_reg[sreg][26] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [26]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [26]));
  FDCE \serial_shifter.shifter_reg[sreg][27] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [27]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [27]));
  FDCE \serial_shifter.shifter_reg[sreg][28] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [28]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [28]));
  FDCE \serial_shifter.shifter_reg[sreg][29] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [29]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [29]));
  FDCE \serial_shifter.shifter_reg[sreg][2] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [2]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [2]));
  FDCE \serial_shifter.shifter_reg[sreg][30] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [30]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [30]));
  FDCE \serial_shifter.shifter_reg[sreg][31] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [31]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [31]));
  FDCE \serial_shifter.shifter_reg[sreg][3] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [3]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [3]));
  FDCE \serial_shifter.shifter_reg[sreg][4] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [4]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [4]));
  FDCE \serial_shifter.shifter_reg[sreg][5] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [5]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [5]));
  FDCE \serial_shifter.shifter_reg[sreg][6] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [6]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [6]));
  FDCE \serial_shifter.shifter_reg[sreg][7] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [7]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [7]));
  FDCE \serial_shifter.shifter_reg[sreg][8] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [8]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [8]));
  FDCE \serial_shifter.shifter_reg[sreg][9] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[sreg][31]_1 [9]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_frontend
   (\r_pnt_reg[1] ,
    \fetch_reg[restart]_0 ,
    \ctrl_nxt[buf_dir] ,
    \ctrl_nxt[state]0 ,
    Q,
    \w_pnt_reg[0] ,
    \FSM_onehot_fetch_reg[state][1]_0 ,
    \FSM_onehot_fetch_reg[state][2]_0 ,
    \frontend[instr] ,
    rdata_o,
    \ctrl_reg[buf_dir] ,
    \ctrl_reg[buf_req]__0 ,
    we_i,
    \r_pnt_reg[0] ,
    \fetch_reg[pc][31]_0 ,
    clk,
    rstn_sys,
    \FSM_onehot_fetch_reg[state][0]_0 ,
    \cpu_i_rsp[0][data] ,
    wdata_i);
  output \r_pnt_reg[1] ;
  output \fetch_reg[restart]_0 ;
  output \ctrl_nxt[buf_dir] ;
  output \ctrl_nxt[state]0 ;
  output [29:0]Q;
  output \w_pnt_reg[0] ;
  output \FSM_onehot_fetch_reg[state][1]_0 ;
  output \FSM_onehot_fetch_reg[state][2]_0 ;
  output [31:0]\frontend[instr] ;
  output [0:0]rdata_o;
  input \ctrl_reg[buf_dir] ;
  input \ctrl_reg[buf_req]__0 ;
  input we_i;
  input \r_pnt_reg[0] ;
  input [30:0]\fetch_reg[pc][31]_0 ;
  input clk;
  input rstn_sys;
  input \FSM_onehot_fetch_reg[state][0]_0 ;
  input [31:0]\cpu_i_rsp[0][data] ;
  input [0:0]wdata_i;

  wire \FSM_onehot_fetch_reg[state][0]_0 ;
  wire \FSM_onehot_fetch_reg[state][1]_0 ;
  wire \FSM_onehot_fetch_reg[state][2]_0 ;
  wire [29:0]Q;
  wire clk;
  wire [31:0]\cpu_i_rsp[0][data] ;
  wire \ctrl_nxt[buf_dir] ;
  wire \ctrl_nxt[state]0 ;
  wire \ctrl_reg[buf_dir] ;
  wire \ctrl_reg[buf_req]__0 ;
  wire \fetch[pc][10]_i_1_n_0 ;
  wire \fetch[pc][11]_i_1_n_0 ;
  wire \fetch[pc][12]_i_1_n_0 ;
  wire \fetch[pc][13]_i_1_n_0 ;
  wire \fetch[pc][14]_i_1_n_0 ;
  wire \fetch[pc][15]_i_1_n_0 ;
  wire \fetch[pc][16]_i_1_n_0 ;
  wire \fetch[pc][17]_i_1_n_0 ;
  wire \fetch[pc][18]_i_1_n_0 ;
  wire \fetch[pc][19]_i_1_n_0 ;
  wire \fetch[pc][1]_i_1_n_0 ;
  wire \fetch[pc][20]_i_1_n_0 ;
  wire \fetch[pc][21]_i_1_n_0 ;
  wire \fetch[pc][22]_i_1_n_0 ;
  wire \fetch[pc][23]_i_1_n_0 ;
  wire \fetch[pc][24]_i_1_n_0 ;
  wire \fetch[pc][25]_i_1_n_0 ;
  wire \fetch[pc][26]_i_1_n_0 ;
  wire \fetch[pc][27]_i_1_n_0 ;
  wire \fetch[pc][28]_i_1_n_0 ;
  wire \fetch[pc][29]_i_1_n_0 ;
  wire \fetch[pc][2]_i_1_n_0 ;
  wire \fetch[pc][30]_i_1_n_0 ;
  wire \fetch[pc][31]_i_1_n_0 ;
  wire \fetch[pc][31]_i_2_n_0 ;
  wire \fetch[pc][3]_i_1_n_0 ;
  wire \fetch[pc][4]_i_1_n_0 ;
  wire \fetch[pc][4]_i_3_n_0 ;
  wire \fetch[pc][5]_i_1_n_0 ;
  wire \fetch[pc][6]_i_1_n_0 ;
  wire \fetch[pc][7]_i_1_n_0 ;
  wire \fetch[pc][8]_i_1_n_0 ;
  wire \fetch[pc][9]_i_1_n_0 ;
  wire \fetch[priv] ;
  wire \fetch[restart]_i_1_n_0 ;
  wire [1:1]\fetch_reg[pc] ;
  wire \fetch_reg[pc][12]_i_2_n_0 ;
  wire \fetch_reg[pc][12]_i_2_n_1 ;
  wire \fetch_reg[pc][12]_i_2_n_2 ;
  wire \fetch_reg[pc][12]_i_2_n_3 ;
  wire \fetch_reg[pc][16]_i_2_n_0 ;
  wire \fetch_reg[pc][16]_i_2_n_1 ;
  wire \fetch_reg[pc][16]_i_2_n_2 ;
  wire \fetch_reg[pc][16]_i_2_n_3 ;
  wire \fetch_reg[pc][20]_i_2_n_0 ;
  wire \fetch_reg[pc][20]_i_2_n_1 ;
  wire \fetch_reg[pc][20]_i_2_n_2 ;
  wire \fetch_reg[pc][20]_i_2_n_3 ;
  wire \fetch_reg[pc][24]_i_2_n_0 ;
  wire \fetch_reg[pc][24]_i_2_n_1 ;
  wire \fetch_reg[pc][24]_i_2_n_2 ;
  wire \fetch_reg[pc][24]_i_2_n_3 ;
  wire \fetch_reg[pc][28]_i_2_n_0 ;
  wire \fetch_reg[pc][28]_i_2_n_1 ;
  wire \fetch_reg[pc][28]_i_2_n_2 ;
  wire \fetch_reg[pc][28]_i_2_n_3 ;
  wire [30:0]\fetch_reg[pc][31]_0 ;
  wire \fetch_reg[pc][31]_i_3_n_2 ;
  wire \fetch_reg[pc][31]_i_3_n_3 ;
  wire \fetch_reg[pc][4]_i_2_n_0 ;
  wire \fetch_reg[pc][4]_i_2_n_1 ;
  wire \fetch_reg[pc][4]_i_2_n_2 ;
  wire \fetch_reg[pc][4]_i_2_n_3 ;
  wire \fetch_reg[pc][8]_i_2_n_0 ;
  wire \fetch_reg[pc][8]_i_2_n_1 ;
  wire \fetch_reg[pc][8]_i_2_n_2 ;
  wire \fetch_reg[pc][8]_i_2_n_3 ;
  wire \fetch_reg[restart]_0 ;
  wire [31:0]\frontend[instr] ;
  wire [31:2]plusOp;
  wire \prefetch_buffer[0].ipb_inst_n_4 ;
  wire \prefetch_buffer[0].ipb_inst_n_5 ;
  wire \prefetch_buffer[0].ipb_inst_n_6 ;
  wire \prefetch_buffer[0].ipb_inst_n_7 ;
  wire \prefetch_buffer[1].ipb_inst_n_0 ;
  wire \prefetch_buffer[1].ipb_inst_n_1 ;
  wire \r_pnt_reg[0] ;
  wire \r_pnt_reg[1] ;
  wire [0:0]rdata_o;
  wire rstn_sys;
  wire \w_pnt_reg[0] ;
  wire [0:0]wdata_i;
  wire we_i;
  wire [3:2]\NLW_fetch_reg[pc][31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_fetch_reg[pc][31]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_fetch_reg[pc][4]_i_2_O_UNCONNECTED ;

  (* FSM_ENCODED_STATES = "s_pending:100,s_restart:001,s_request:010" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_fetch_reg[state][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\prefetch_buffer[0].ipb_inst_n_7 ),
        .PRE(rstn_sys),
        .Q(\fetch[priv] ));
  (* FSM_ENCODED_STATES = "s_pending:100,s_restart:001,s_request:010" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_fetch_reg[state][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[0].ipb_inst_n_6 ),
        .Q(\FSM_onehot_fetch_reg[state][1]_0 ));
  (* FSM_ENCODED_STATES = "s_pending:100,s_restart:001,s_request:010" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_fetch_reg[state][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[0].ipb_inst_n_5 ),
        .Q(\FSM_onehot_fetch_reg[state][2]_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fetch[pc][10]_i_1 
       (.I0(\FSM_onehot_fetch_reg[state][1]_0 ),
        .I1(\FSM_onehot_fetch_reg[state][2]_0 ),
        .I2(plusOp[10]),
        .I3(\fetch[priv] ),
        .I4(\fetch_reg[pc][31]_0 [9]),
        .O(\fetch[pc][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fetch[pc][11]_i_1 
       (.I0(\FSM_onehot_fetch_reg[state][1]_0 ),
        .I1(\FSM_onehot_fetch_reg[state][2]_0 ),
        .I2(plusOp[11]),
        .I3(\fetch[priv] ),
        .I4(\fetch_reg[pc][31]_0 [10]),
        .O(\fetch[pc][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fetch[pc][12]_i_1 
       (.I0(\FSM_onehot_fetch_reg[state][1]_0 ),
        .I1(\FSM_onehot_fetch_reg[state][2]_0 ),
        .I2(plusOp[12]),
        .I3(\fetch[priv] ),
        .I4(\fetch_reg[pc][31]_0 [11]),
        .O(\fetch[pc][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fetch[pc][13]_i_1 
       (.I0(\FSM_onehot_fetch_reg[state][1]_0 ),
        .I1(\FSM_onehot_fetch_reg[state][2]_0 ),
        .I2(plusOp[13]),
        .I3(\fetch[priv] ),
        .I4(\fetch_reg[pc][31]_0 [12]),
        .O(\fetch[pc][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fetch[pc][14]_i_1 
       (.I0(\FSM_onehot_fetch_reg[state][1]_0 ),
        .I1(\FSM_onehot_fetch_reg[state][2]_0 ),
        .I2(plusOp[14]),
        .I3(\fetch[priv] ),
        .I4(\fetch_reg[pc][31]_0 [13]),
        .O(\fetch[pc][14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fetch[pc][15]_i_1 
       (.I0(\FSM_onehot_fetch_reg[state][1]_0 ),
        .I1(\FSM_onehot_fetch_reg[state][2]_0 ),
        .I2(plusOp[15]),
        .I3(\fetch[priv] ),
        .I4(\fetch_reg[pc][31]_0 [14]),
        .O(\fetch[pc][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fetch[pc][16]_i_1 
       (.I0(\FSM_onehot_fetch_reg[state][1]_0 ),
        .I1(\FSM_onehot_fetch_reg[state][2]_0 ),
        .I2(plusOp[16]),
        .I3(\fetch[priv] ),
        .I4(\fetch_reg[pc][31]_0 [15]),
        .O(\fetch[pc][16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fetch[pc][17]_i_1 
       (.I0(\FSM_onehot_fetch_reg[state][1]_0 ),
        .I1(\FSM_onehot_fetch_reg[state][2]_0 ),
        .I2(plusOp[17]),
        .I3(\fetch[priv] ),
        .I4(\fetch_reg[pc][31]_0 [16]),
        .O(\fetch[pc][17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fetch[pc][18]_i_1 
       (.I0(\FSM_onehot_fetch_reg[state][1]_0 ),
        .I1(\FSM_onehot_fetch_reg[state][2]_0 ),
        .I2(plusOp[18]),
        .I3(\fetch[priv] ),
        .I4(\fetch_reg[pc][31]_0 [17]),
        .O(\fetch[pc][18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fetch[pc][19]_i_1 
       (.I0(\FSM_onehot_fetch_reg[state][1]_0 ),
        .I1(\FSM_onehot_fetch_reg[state][2]_0 ),
        .I2(plusOp[19]),
        .I3(\fetch[priv] ),
        .I4(\fetch_reg[pc][31]_0 [18]),
        .O(\fetch[pc][19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \fetch[pc][1]_i_1 
       (.I0(\fetch[priv] ),
        .I1(\fetch_reg[pc][31]_0 [0]),
        .O(\fetch[pc][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fetch[pc][20]_i_1 
       (.I0(\FSM_onehot_fetch_reg[state][1]_0 ),
        .I1(\FSM_onehot_fetch_reg[state][2]_0 ),
        .I2(plusOp[20]),
        .I3(\fetch[priv] ),
        .I4(\fetch_reg[pc][31]_0 [19]),
        .O(\fetch[pc][20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fetch[pc][21]_i_1 
       (.I0(\FSM_onehot_fetch_reg[state][1]_0 ),
        .I1(\FSM_onehot_fetch_reg[state][2]_0 ),
        .I2(plusOp[21]),
        .I3(\fetch[priv] ),
        .I4(\fetch_reg[pc][31]_0 [20]),
        .O(\fetch[pc][21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fetch[pc][22]_i_1 
       (.I0(\FSM_onehot_fetch_reg[state][1]_0 ),
        .I1(\FSM_onehot_fetch_reg[state][2]_0 ),
        .I2(plusOp[22]),
        .I3(\fetch[priv] ),
        .I4(\fetch_reg[pc][31]_0 [21]),
        .O(\fetch[pc][22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fetch[pc][23]_i_1 
       (.I0(\FSM_onehot_fetch_reg[state][1]_0 ),
        .I1(\FSM_onehot_fetch_reg[state][2]_0 ),
        .I2(plusOp[23]),
        .I3(\fetch[priv] ),
        .I4(\fetch_reg[pc][31]_0 [22]),
        .O(\fetch[pc][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fetch[pc][24]_i_1 
       (.I0(\FSM_onehot_fetch_reg[state][1]_0 ),
        .I1(\FSM_onehot_fetch_reg[state][2]_0 ),
        .I2(plusOp[24]),
        .I3(\fetch[priv] ),
        .I4(\fetch_reg[pc][31]_0 [23]),
        .O(\fetch[pc][24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fetch[pc][25]_i_1 
       (.I0(\FSM_onehot_fetch_reg[state][1]_0 ),
        .I1(\FSM_onehot_fetch_reg[state][2]_0 ),
        .I2(plusOp[25]),
        .I3(\fetch[priv] ),
        .I4(\fetch_reg[pc][31]_0 [24]),
        .O(\fetch[pc][25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fetch[pc][26]_i_1 
       (.I0(\FSM_onehot_fetch_reg[state][1]_0 ),
        .I1(\FSM_onehot_fetch_reg[state][2]_0 ),
        .I2(plusOp[26]),
        .I3(\fetch[priv] ),
        .I4(\fetch_reg[pc][31]_0 [25]),
        .O(\fetch[pc][26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fetch[pc][27]_i_1 
       (.I0(\FSM_onehot_fetch_reg[state][1]_0 ),
        .I1(\FSM_onehot_fetch_reg[state][2]_0 ),
        .I2(plusOp[27]),
        .I3(\fetch[priv] ),
        .I4(\fetch_reg[pc][31]_0 [26]),
        .O(\fetch[pc][27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fetch[pc][28]_i_1 
       (.I0(\FSM_onehot_fetch_reg[state][1]_0 ),
        .I1(\FSM_onehot_fetch_reg[state][2]_0 ),
        .I2(plusOp[28]),
        .I3(\fetch[priv] ),
        .I4(\fetch_reg[pc][31]_0 [27]),
        .O(\fetch[pc][28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fetch[pc][29]_i_1 
       (.I0(\FSM_onehot_fetch_reg[state][1]_0 ),
        .I1(\FSM_onehot_fetch_reg[state][2]_0 ),
        .I2(plusOp[29]),
        .I3(\fetch[priv] ),
        .I4(\fetch_reg[pc][31]_0 [28]),
        .O(\fetch[pc][29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fetch[pc][2]_i_1 
       (.I0(\FSM_onehot_fetch_reg[state][1]_0 ),
        .I1(\FSM_onehot_fetch_reg[state][2]_0 ),
        .I2(plusOp[2]),
        .I3(\fetch[priv] ),
        .I4(\fetch_reg[pc][31]_0 [1]),
        .O(\fetch[pc][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fetch[pc][30]_i_1 
       (.I0(\FSM_onehot_fetch_reg[state][1]_0 ),
        .I1(\FSM_onehot_fetch_reg[state][2]_0 ),
        .I2(plusOp[30]),
        .I3(\fetch[priv] ),
        .I4(\fetch_reg[pc][31]_0 [29]),
        .O(\fetch[pc][30]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \fetch[pc][31]_i_1 
       (.I0(\fetch[priv] ),
        .I1(we_i),
        .O(\fetch[pc][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fetch[pc][31]_i_2 
       (.I0(\FSM_onehot_fetch_reg[state][1]_0 ),
        .I1(\FSM_onehot_fetch_reg[state][2]_0 ),
        .I2(plusOp[31]),
        .I3(\fetch[priv] ),
        .I4(\fetch_reg[pc][31]_0 [30]),
        .O(\fetch[pc][31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fetch[pc][3]_i_1 
       (.I0(\FSM_onehot_fetch_reg[state][1]_0 ),
        .I1(\FSM_onehot_fetch_reg[state][2]_0 ),
        .I2(plusOp[3]),
        .I3(\fetch[priv] ),
        .I4(\fetch_reg[pc][31]_0 [2]),
        .O(\fetch[pc][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fetch[pc][4]_i_1 
       (.I0(\FSM_onehot_fetch_reg[state][1]_0 ),
        .I1(\FSM_onehot_fetch_reg[state][2]_0 ),
        .I2(plusOp[4]),
        .I3(\fetch[priv] ),
        .I4(\fetch_reg[pc][31]_0 [3]),
        .O(\fetch[pc][4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fetch[pc][4]_i_3 
       (.I0(Q[0]),
        .O(\fetch[pc][4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fetch[pc][5]_i_1 
       (.I0(\FSM_onehot_fetch_reg[state][1]_0 ),
        .I1(\FSM_onehot_fetch_reg[state][2]_0 ),
        .I2(plusOp[5]),
        .I3(\fetch[priv] ),
        .I4(\fetch_reg[pc][31]_0 [4]),
        .O(\fetch[pc][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fetch[pc][6]_i_1 
       (.I0(\FSM_onehot_fetch_reg[state][1]_0 ),
        .I1(\FSM_onehot_fetch_reg[state][2]_0 ),
        .I2(plusOp[6]),
        .I3(\fetch[priv] ),
        .I4(\fetch_reg[pc][31]_0 [5]),
        .O(\fetch[pc][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fetch[pc][7]_i_1 
       (.I0(\FSM_onehot_fetch_reg[state][1]_0 ),
        .I1(\FSM_onehot_fetch_reg[state][2]_0 ),
        .I2(plusOp[7]),
        .I3(\fetch[priv] ),
        .I4(\fetch_reg[pc][31]_0 [6]),
        .O(\fetch[pc][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fetch[pc][8]_i_1 
       (.I0(\FSM_onehot_fetch_reg[state][1]_0 ),
        .I1(\FSM_onehot_fetch_reg[state][2]_0 ),
        .I2(plusOp[8]),
        .I3(\fetch[priv] ),
        .I4(\fetch_reg[pc][31]_0 [7]),
        .O(\fetch[pc][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \fetch[pc][9]_i_1 
       (.I0(\FSM_onehot_fetch_reg[state][1]_0 ),
        .I1(\FSM_onehot_fetch_reg[state][2]_0 ),
        .I2(plusOp[9]),
        .I3(\fetch[priv] ),
        .I4(\fetch_reg[pc][31]_0 [8]),
        .O(\fetch[pc][9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA8BAA88)) 
    \fetch[restart]_i_1 
       (.I0(\FSM_onehot_fetch_reg[state][0]_0 ),
        .I1(\FSM_onehot_fetch_reg[state][1]_0 ),
        .I2(\fetch[priv] ),
        .I3(\FSM_onehot_fetch_reg[state][2]_0 ),
        .I4(\fetch_reg[restart]_0 ),
        .O(\fetch[restart]_i_1_n_0 ));
  FDCE \fetch_reg[pc][10] 
       (.C(clk),
        .CE(\fetch[pc][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\fetch[pc][10]_i_1_n_0 ),
        .Q(Q[8]));
  FDCE \fetch_reg[pc][11] 
       (.C(clk),
        .CE(\fetch[pc][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\fetch[pc][11]_i_1_n_0 ),
        .Q(Q[9]));
  FDCE \fetch_reg[pc][12] 
       (.C(clk),
        .CE(\fetch[pc][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\fetch[pc][12]_i_1_n_0 ),
        .Q(Q[10]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_reg[pc][12]_i_2 
       (.CI(\fetch_reg[pc][8]_i_2_n_0 ),
        .CO({\fetch_reg[pc][12]_i_2_n_0 ,\fetch_reg[pc][12]_i_2_n_1 ,\fetch_reg[pc][12]_i_2_n_2 ,\fetch_reg[pc][12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[12:9]),
        .S(Q[10:7]));
  FDCE \fetch_reg[pc][13] 
       (.C(clk),
        .CE(\fetch[pc][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\fetch[pc][13]_i_1_n_0 ),
        .Q(Q[11]));
  FDCE \fetch_reg[pc][14] 
       (.C(clk),
        .CE(\fetch[pc][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\fetch[pc][14]_i_1_n_0 ),
        .Q(Q[12]));
  FDCE \fetch_reg[pc][15] 
       (.C(clk),
        .CE(\fetch[pc][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\fetch[pc][15]_i_1_n_0 ),
        .Q(Q[13]));
  FDCE \fetch_reg[pc][16] 
       (.C(clk),
        .CE(\fetch[pc][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\fetch[pc][16]_i_1_n_0 ),
        .Q(Q[14]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_reg[pc][16]_i_2 
       (.CI(\fetch_reg[pc][12]_i_2_n_0 ),
        .CO({\fetch_reg[pc][16]_i_2_n_0 ,\fetch_reg[pc][16]_i_2_n_1 ,\fetch_reg[pc][16]_i_2_n_2 ,\fetch_reg[pc][16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[16:13]),
        .S(Q[14:11]));
  FDCE \fetch_reg[pc][17] 
       (.C(clk),
        .CE(\fetch[pc][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\fetch[pc][17]_i_1_n_0 ),
        .Q(Q[15]));
  FDCE \fetch_reg[pc][18] 
       (.C(clk),
        .CE(\fetch[pc][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\fetch[pc][18]_i_1_n_0 ),
        .Q(Q[16]));
  FDCE \fetch_reg[pc][19] 
       (.C(clk),
        .CE(\fetch[pc][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\fetch[pc][19]_i_1_n_0 ),
        .Q(Q[17]));
  FDCE \fetch_reg[pc][1] 
       (.C(clk),
        .CE(\fetch[pc][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\fetch[pc][1]_i_1_n_0 ),
        .Q(\fetch_reg[pc] ));
  FDCE \fetch_reg[pc][20] 
       (.C(clk),
        .CE(\fetch[pc][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\fetch[pc][20]_i_1_n_0 ),
        .Q(Q[18]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_reg[pc][20]_i_2 
       (.CI(\fetch_reg[pc][16]_i_2_n_0 ),
        .CO({\fetch_reg[pc][20]_i_2_n_0 ,\fetch_reg[pc][20]_i_2_n_1 ,\fetch_reg[pc][20]_i_2_n_2 ,\fetch_reg[pc][20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[20:17]),
        .S(Q[18:15]));
  FDCE \fetch_reg[pc][21] 
       (.C(clk),
        .CE(\fetch[pc][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\fetch[pc][21]_i_1_n_0 ),
        .Q(Q[19]));
  FDCE \fetch_reg[pc][22] 
       (.C(clk),
        .CE(\fetch[pc][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\fetch[pc][22]_i_1_n_0 ),
        .Q(Q[20]));
  FDCE \fetch_reg[pc][23] 
       (.C(clk),
        .CE(\fetch[pc][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\fetch[pc][23]_i_1_n_0 ),
        .Q(Q[21]));
  FDCE \fetch_reg[pc][24] 
       (.C(clk),
        .CE(\fetch[pc][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\fetch[pc][24]_i_1_n_0 ),
        .Q(Q[22]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_reg[pc][24]_i_2 
       (.CI(\fetch_reg[pc][20]_i_2_n_0 ),
        .CO({\fetch_reg[pc][24]_i_2_n_0 ,\fetch_reg[pc][24]_i_2_n_1 ,\fetch_reg[pc][24]_i_2_n_2 ,\fetch_reg[pc][24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[24:21]),
        .S(Q[22:19]));
  FDCE \fetch_reg[pc][25] 
       (.C(clk),
        .CE(\fetch[pc][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\fetch[pc][25]_i_1_n_0 ),
        .Q(Q[23]));
  FDCE \fetch_reg[pc][26] 
       (.C(clk),
        .CE(\fetch[pc][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\fetch[pc][26]_i_1_n_0 ),
        .Q(Q[24]));
  FDCE \fetch_reg[pc][27] 
       (.C(clk),
        .CE(\fetch[pc][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\fetch[pc][27]_i_1_n_0 ),
        .Q(Q[25]));
  FDCE \fetch_reg[pc][28] 
       (.C(clk),
        .CE(\fetch[pc][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\fetch[pc][28]_i_1_n_0 ),
        .Q(Q[26]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_reg[pc][28]_i_2 
       (.CI(\fetch_reg[pc][24]_i_2_n_0 ),
        .CO({\fetch_reg[pc][28]_i_2_n_0 ,\fetch_reg[pc][28]_i_2_n_1 ,\fetch_reg[pc][28]_i_2_n_2 ,\fetch_reg[pc][28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[28:25]),
        .S(Q[26:23]));
  FDCE \fetch_reg[pc][29] 
       (.C(clk),
        .CE(\fetch[pc][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\fetch[pc][29]_i_1_n_0 ),
        .Q(Q[27]));
  FDCE \fetch_reg[pc][2] 
       (.C(clk),
        .CE(\fetch[pc][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\fetch[pc][2]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE \fetch_reg[pc][30] 
       (.C(clk),
        .CE(\fetch[pc][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\fetch[pc][30]_i_1_n_0 ),
        .Q(Q[28]));
  FDCE \fetch_reg[pc][31] 
       (.C(clk),
        .CE(\fetch[pc][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\fetch[pc][31]_i_2_n_0 ),
        .Q(Q[29]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_reg[pc][31]_i_3 
       (.CI(\fetch_reg[pc][28]_i_2_n_0 ),
        .CO({\NLW_fetch_reg[pc][31]_i_3_CO_UNCONNECTED [3:2],\fetch_reg[pc][31]_i_3_n_2 ,\fetch_reg[pc][31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_fetch_reg[pc][31]_i_3_O_UNCONNECTED [3],plusOp[31:29]}),
        .S({1'b0,Q[29:27]}));
  FDCE \fetch_reg[pc][3] 
       (.C(clk),
        .CE(\fetch[pc][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\fetch[pc][3]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE \fetch_reg[pc][4] 
       (.C(clk),
        .CE(\fetch[pc][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\fetch[pc][4]_i_1_n_0 ),
        .Q(Q[2]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_reg[pc][4]_i_2 
       (.CI(1'b0),
        .CO({\fetch_reg[pc][4]_i_2_n_0 ,\fetch_reg[pc][4]_i_2_n_1 ,\fetch_reg[pc][4]_i_2_n_2 ,\fetch_reg[pc][4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[0],1'b0}),
        .O({plusOp[4:2],\NLW_fetch_reg[pc][4]_i_2_O_UNCONNECTED [0]}),
        .S({Q[2:1],\fetch[pc][4]_i_3_n_0 ,\fetch_reg[pc] }));
  FDCE \fetch_reg[pc][5] 
       (.C(clk),
        .CE(\fetch[pc][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\fetch[pc][5]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE \fetch_reg[pc][6] 
       (.C(clk),
        .CE(\fetch[pc][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\fetch[pc][6]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE \fetch_reg[pc][7] 
       (.C(clk),
        .CE(\fetch[pc][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\fetch[pc][7]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE \fetch_reg[pc][8] 
       (.C(clk),
        .CE(\fetch[pc][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\fetch[pc][8]_i_1_n_0 ),
        .Q(Q[6]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_reg[pc][8]_i_2 
       (.CI(\fetch_reg[pc][4]_i_2_n_0 ),
        .CO({\fetch_reg[pc][8]_i_2_n_0 ,\fetch_reg[pc][8]_i_2_n_1 ,\fetch_reg[pc][8]_i_2_n_2 ,\fetch_reg[pc][8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:5]),
        .S(Q[6:3]));
  FDCE \fetch_reg[pc][9] 
       (.C(clk),
        .CE(\fetch[pc][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\fetch[pc][9]_i_1_n_0 ),
        .Q(Q[7]));
  FDPE \fetch_reg[restart] 
       (.C(clk),
        .CE(1'b1),
        .D(\fetch[restart]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\fetch_reg[restart]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_frontend_ipb \prefetch_buffer[0].ipb_inst 
       (.E(\prefetch_buffer[0].ipb_inst_n_4 ),
        .\FSM_onehot_fetch_reg[state][0] (\prefetch_buffer[0].ipb_inst_n_5 ),
        .\FSM_onehot_fetch_reg[state][0]_0 (\FSM_onehot_fetch_reg[state][0]_0 ),
        .\FSM_onehot_fetch_reg[state][2] (\prefetch_buffer[0].ipb_inst_n_6 ),
        .\FSM_onehot_fetch_reg[state][2]_0 (\prefetch_buffer[0].ipb_inst_n_7 ),
        .\FSM_onehot_fetch_reg[state][2]_1 (\FSM_onehot_fetch_reg[state][1]_0 ),
        .\FSM_onehot_fetch_reg[state][2]_2 (\prefetch_buffer[1].ipb_inst_n_0 ),
        .\FSM_onehot_fetch_reg[state][2]_3 (\FSM_onehot_fetch_reg[state][2]_0 ),
        .Q(Q[29:26]),
        .clk(clk),
        .\ctrl_nxt[buf_dir] (\ctrl_nxt[buf_dir] ),
        .\ctrl_nxt[state]0 (\ctrl_nxt[state]0 ),
        .\ctrl_reg[buf_dir] (\ctrl_reg[buf_dir] ),
        .\ctrl_reg[buf_req]__0 (\ctrl_reg[buf_req]__0 ),
        .\fetch[priv] (\fetch[priv] ),
        .\r_pnt_reg[0]_0 (\fetch_reg[restart]_0 ),
        .\r_pnt_reg[0]_1 (\r_pnt_reg[0] ),
        .\r_pnt_reg[1]_0 (\r_pnt_reg[1] ),
        .rdata_o({rdata_o,\frontend[instr] [15:0]}),
        .rstn_sys(rstn_sys),
        .\w_pnt_reg[0]_0 (\w_pnt_reg[0] ),
        .\w_pnt_reg[0]_1 (\prefetch_buffer[1].ipb_inst_n_1 ),
        .wdata_i({wdata_i,\cpu_i_rsp[0][data] [15:0]}),
        .we_i(we_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_frontend_ipb_14 \prefetch_buffer[1].ipb_inst 
       (.E(\prefetch_buffer[1].ipb_inst_n_1 ),
        .clk(clk),
        .\cpu_i_rsp[0][data] (\cpu_i_rsp[0][data] [31:16]),
        .\frontend[instr] (\frontend[instr] [31:16]),
        .\r_pnt_reg[0]_0 (\fetch_reg[restart]_0 ),
        .\r_pnt_reg[1]_0 (\prefetch_buffer[1].ipb_inst_n_0 ),
        .\r_pnt_reg[1]_1 (\prefetch_buffer[0].ipb_inst_n_4 ),
        .rstn_sys(rstn_sys),
        .we_i(we_i));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_frontend_ipb
   (\r_pnt_reg[1]_0 ,
    \ctrl_nxt[buf_dir] ,
    \ctrl_nxt[state]0 ,
    \w_pnt_reg[0]_0 ,
    E,
    \FSM_onehot_fetch_reg[state][0] ,
    \FSM_onehot_fetch_reg[state][2] ,
    \FSM_onehot_fetch_reg[state][2]_0 ,
    rdata_o,
    \r_pnt_reg[0]_0 ,
    \ctrl_reg[buf_dir] ,
    Q,
    \ctrl_reg[buf_req]__0 ,
    \FSM_onehot_fetch_reg[state][2]_1 ,
    \FSM_onehot_fetch_reg[state][2]_2 ,
    \r_pnt_reg[0]_1 ,
    \fetch[priv] ,
    we_i,
    \FSM_onehot_fetch_reg[state][0]_0 ,
    \FSM_onehot_fetch_reg[state][2]_3 ,
    \w_pnt_reg[0]_1 ,
    clk,
    rstn_sys,
    wdata_i);
  output \r_pnt_reg[1]_0 ;
  output \ctrl_nxt[buf_dir] ;
  output \ctrl_nxt[state]0 ;
  output \w_pnt_reg[0]_0 ;
  output [0:0]E;
  output \FSM_onehot_fetch_reg[state][0] ;
  output \FSM_onehot_fetch_reg[state][2] ;
  output \FSM_onehot_fetch_reg[state][2]_0 ;
  output [16:0]rdata_o;
  input \r_pnt_reg[0]_0 ;
  input \ctrl_reg[buf_dir] ;
  input [3:0]Q;
  input \ctrl_reg[buf_req]__0 ;
  input \FSM_onehot_fetch_reg[state][2]_1 ;
  input \FSM_onehot_fetch_reg[state][2]_2 ;
  input \r_pnt_reg[0]_1 ;
  input \fetch[priv] ;
  input we_i;
  input \FSM_onehot_fetch_reg[state][0]_0 ;
  input \FSM_onehot_fetch_reg[state][2]_3 ;
  input [0:0]\w_pnt_reg[0]_1 ;
  input clk;
  input rstn_sys;
  input [16:0]wdata_i;

  wire [0:0]E;
  wire \FSM_onehot_fetch_reg[state][0] ;
  wire \FSM_onehot_fetch_reg[state][0]_0 ;
  wire \FSM_onehot_fetch_reg[state][2] ;
  wire \FSM_onehot_fetch_reg[state][2]_0 ;
  wire \FSM_onehot_fetch_reg[state][2]_1 ;
  wire \FSM_onehot_fetch_reg[state][2]_2 ;
  wire \FSM_onehot_fetch_reg[state][2]_3 ;
  wire [3:0]Q;
  wire clk;
  wire \ctrl_nxt[buf_dir] ;
  wire \ctrl_nxt[state]0 ;
  wire \ctrl_reg[buf_dir] ;
  wire \ctrl_reg[buf_req]__0 ;
  wire \fetch[priv] ;
  wire p_0_in;
  wire p_1_in;
  wire \r_pnt[0]_i_1__1_n_0 ;
  wire \r_pnt[1]_i_2_n_0 ;
  wire \r_pnt_reg[0]_0 ;
  wire \r_pnt_reg[0]_1 ;
  wire \r_pnt_reg[1]_0 ;
  wire \r_pnt_reg_n_0_[0] ;
  wire [16:0]rdata_o;
  wire rstn_sys;
  wire \w_pnt[0]_i_1__1_n_0 ;
  wire \w_pnt[1]_i_2_n_0 ;
  wire \w_pnt_reg[0]_0 ;
  wire [0:0]\w_pnt_reg[0]_1 ;
  wire \w_pnt_reg_n_0_[0] ;
  wire [16:0]wdata_i;
  wire we_i;
  wire [1:0]NLW_ipb_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:1]NLW_ipb_reg_0_1_12_16_DOC_UNCONNECTED;
  wire [1:0]NLW_ipb_reg_0_1_12_16_DOD_UNCONNECTED;
  wire [1:0]NLW_ipb_reg_0_1_6_11_DOD_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAAA8FFA80000FC00)) 
    \FSM_onehot_fetch[state][0]_i_1 
       (.I0(\FSM_onehot_fetch_reg[state][2]_3 ),
        .I1(\fetch[priv] ),
        .I2(we_i),
        .I3(\FSM_onehot_fetch_reg[state][2]_1 ),
        .I4(\w_pnt_reg[0]_0 ),
        .I5(\FSM_onehot_fetch_reg[state][0]_0 ),
        .O(\FSM_onehot_fetch_reg[state][2]_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCEEECEFEC)) 
    \FSM_onehot_fetch[state][1]_i_1 
       (.I0(\FSM_onehot_fetch_reg[state][2]_3 ),
        .I1(\fetch[priv] ),
        .I2(we_i),
        .I3(\FSM_onehot_fetch_reg[state][2]_1 ),
        .I4(\w_pnt_reg[0]_0 ),
        .I5(\FSM_onehot_fetch_reg[state][0]_0 ),
        .O(\FSM_onehot_fetch_reg[state][2] ));
  LUT6 #(
    .INIT(64'hF101F111F000F000)) 
    \FSM_onehot_fetch[state][2]_i_1 
       (.I0(\fetch[priv] ),
        .I1(we_i),
        .I2(\FSM_onehot_fetch_reg[state][2]_1 ),
        .I3(\w_pnt_reg[0]_0 ),
        .I4(\FSM_onehot_fetch_reg[state][0]_0 ),
        .I5(\FSM_onehot_fetch_reg[state][2]_3 ),
        .O(\FSM_onehot_fetch_reg[state][0] ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'hF66F0000)) 
    \FSM_onehot_fetch[state][2]_i_2 
       (.I0(\w_pnt_reg_n_0_[0] ),
        .I1(\r_pnt_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(p_1_in),
        .I4(\FSM_onehot_fetch_reg[state][2]_2 ),
        .O(\w_pnt_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ctrl[buf_dir]_i_1 
       (.I0(\ctrl_nxt[state]0 ),
        .I1(\ctrl_reg[buf_dir] ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\ctrl_nxt[buf_dir] ));
  LUT3 #(
    .INIT(8'hEA)) 
    \ctrl[buf_dir]_i_2 
       (.I0(\ctrl_reg[buf_req]__0 ),
        .I1(\w_pnt_reg[0]_0 ),
        .I2(\FSM_onehot_fetch_reg[state][2]_1 ),
        .O(\ctrl_nxt[state]0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \exe_engine[ir][31]_i_2 
       (.I0(p_1_in),
        .I1(p_0_in),
        .I2(\r_pnt_reg_n_0_[0] ),
        .I3(\w_pnt_reg_n_0_[0] ),
        .O(\r_pnt_reg[1]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "neorv32_cpu_frontend/prefetch_buffer[0].ipb_inst/ipb_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M ipb_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\r_pnt_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\r_pnt_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\r_pnt_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg_n_0_[0] }),
        .DIA(wdata_i[1:0]),
        .DIB(wdata_i[3:2]),
        .DIC(wdata_i[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(rdata_o[1:0]),
        .DOB(rdata_o[3:2]),
        .DOC(rdata_o[5:4]),
        .DOD(NLW_ipb_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(we_i));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "neorv32_cpu_frontend/prefetch_buffer[0].ipb_inst/ipb_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "16" *) 
  RAM32M ipb_reg_0_1_12_16
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\r_pnt_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\r_pnt_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\r_pnt_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg_n_0_[0] }),
        .DIA(wdata_i[13:12]),
        .DIB(wdata_i[15:14]),
        .DIC({1'b0,wdata_i[16]}),
        .DID({1'b0,1'b0}),
        .DOA(rdata_o[13:12]),
        .DOB(rdata_o[15:14]),
        .DOC({NLW_ipb_reg_0_1_12_16_DOC_UNCONNECTED[1],rdata_o[16]}),
        .DOD(NLW_ipb_reg_0_1_12_16_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(we_i));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "neorv32_cpu_frontend/prefetch_buffer[0].ipb_inst/ipb_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M ipb_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\r_pnt_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\r_pnt_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\r_pnt_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg_n_0_[0] }),
        .DIA(wdata_i[7:6]),
        .DIB(wdata_i[9:8]),
        .DIC(wdata_i[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(rdata_o[7:6]),
        .DOB(rdata_o[9:8]),
        .DOC(rdata_o[11:10]),
        .DOD(NLW_ipb_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(we_i));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \r_pnt[0]_i_1__1 
       (.I0(\r_pnt_reg[0]_0 ),
        .I1(\r_pnt_reg_n_0_[0] ),
        .O(\r_pnt[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hABBABBBBBBBBABBA)) 
    \r_pnt[1]_i_1 
       (.I0(\r_pnt_reg[0]_0 ),
        .I1(\r_pnt_reg[0]_1 ),
        .I2(p_1_in),
        .I3(p_0_in),
        .I4(\r_pnt_reg_n_0_[0] ),
        .I5(\w_pnt_reg_n_0_[0] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \r_pnt[1]_i_2 
       (.I0(p_1_in),
        .I1(\r_pnt_reg_n_0_[0] ),
        .I2(\r_pnt_reg[0]_0 ),
        .O(\r_pnt[1]_i_2_n_0 ));
  FDCE \r_pnt_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\r_pnt[0]_i_1__1_n_0 ),
        .Q(\r_pnt_reg_n_0_[0] ));
  FDCE \r_pnt_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\r_pnt[1]_i_2_n_0 ),
        .Q(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \w_pnt[0]_i_1__1 
       (.I0(\r_pnt_reg[0]_0 ),
        .I1(\w_pnt_reg_n_0_[0] ),
        .O(\w_pnt[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \w_pnt[1]_i_2 
       (.I0(p_0_in),
        .I1(\w_pnt_reg_n_0_[0] ),
        .I2(\r_pnt_reg[0]_0 ),
        .O(\w_pnt[1]_i_2_n_0 ));
  FDCE \w_pnt_reg[0] 
       (.C(clk),
        .CE(\w_pnt_reg[0]_1 ),
        .CLR(rstn_sys),
        .D(\w_pnt[0]_i_1__1_n_0 ),
        .Q(\w_pnt_reg_n_0_[0] ));
  FDCE \w_pnt_reg[1] 
       (.C(clk),
        .CE(\w_pnt_reg[0]_1 ),
        .CLR(rstn_sys),
        .D(\w_pnt[1]_i_2_n_0 ),
        .Q(p_0_in));
endmodule

(* ORIG_REF_NAME = "neorv32_cpu_frontend_ipb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_frontend_ipb_14
   (\r_pnt_reg[1]_0 ,
    E,
    \frontend[instr] ,
    \r_pnt_reg[0]_0 ,
    we_i,
    clk,
    rstn_sys,
    \r_pnt_reg[1]_1 ,
    \cpu_i_rsp[0][data] );
  output \r_pnt_reg[1]_0 ;
  output [0:0]E;
  output [15:0]\frontend[instr] ;
  input \r_pnt_reg[0]_0 ;
  input we_i;
  input clk;
  input rstn_sys;
  input [0:0]\r_pnt_reg[1]_1 ;
  input [15:0]\cpu_i_rsp[0][data] ;

  wire [0:0]E;
  wire clk;
  wire [15:0]\cpu_i_rsp[0][data] ;
  wire [15:0]\frontend[instr] ;
  wire p_0_in;
  wire p_1_in;
  wire \r_pnt[0]_i_1__2_n_0 ;
  wire \r_pnt[1]_i_1__2_n_0 ;
  wire \r_pnt_reg[0]_0 ;
  wire \r_pnt_reg[1]_0 ;
  wire [0:0]\r_pnt_reg[1]_1 ;
  wire \r_pnt_reg_n_0_[0] ;
  wire rstn_sys;
  wire \w_pnt[0]_i_1__2_n_0 ;
  wire \w_pnt[1]_i_1__2_n_0 ;
  wire \w_pnt_reg_n_0_[0] ;
  wire we_i;
  wire [1:0]NLW_ipb_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ipb_reg_0_1_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_ipb_reg_0_1_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_ipb_reg_0_1_6_11_DOD_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h9FF9)) 
    \FSM_onehot_fetch[state][2]_i_4 
       (.I0(p_1_in),
        .I1(p_0_in),
        .I2(\r_pnt_reg_n_0_[0] ),
        .I3(\w_pnt_reg_n_0_[0] ),
        .O(\r_pnt_reg[1]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "32" *) 
  (* RTL_RAM_NAME = "neorv32_cpu_frontend/prefetch_buffer[1].ipb_inst/ipb_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M ipb_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\r_pnt_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\r_pnt_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\r_pnt_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg_n_0_[0] }),
        .DIA(\cpu_i_rsp[0][data] [1:0]),
        .DIB(\cpu_i_rsp[0][data] [3:2]),
        .DIC(\cpu_i_rsp[0][data] [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\frontend[instr] [1:0]),
        .DOB(\frontend[instr] [3:2]),
        .DOC(\frontend[instr] [5:4]),
        .DOD(NLW_ipb_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(we_i));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "32" *) 
  (* RTL_RAM_NAME = "neorv32_cpu_frontend/prefetch_buffer[1].ipb_inst/ipb_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "15" *) 
  RAM32M ipb_reg_0_1_12_15
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\r_pnt_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\r_pnt_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\r_pnt_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg_n_0_[0] }),
        .DIA(\cpu_i_rsp[0][data] [13:12]),
        .DIB(\cpu_i_rsp[0][data] [15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\frontend[instr] [13:12]),
        .DOB(\frontend[instr] [15:14]),
        .DOC(NLW_ipb_reg_0_1_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ipb_reg_0_1_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(we_i));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "32" *) 
  (* RTL_RAM_NAME = "neorv32_cpu_frontend/prefetch_buffer[1].ipb_inst/ipb_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M ipb_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\r_pnt_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\r_pnt_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\r_pnt_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg_n_0_[0] }),
        .DIA(\cpu_i_rsp[0][data] [7:6]),
        .DIB(\cpu_i_rsp[0][data] [9:8]),
        .DIC(\cpu_i_rsp[0][data] [11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\frontend[instr] [7:6]),
        .DOB(\frontend[instr] [9:8]),
        .DOC(\frontend[instr] [11:10]),
        .DOD(NLW_ipb_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(we_i));
  LUT2 #(
    .INIT(4'h1)) 
    \r_pnt[0]_i_1__2 
       (.I0(\r_pnt_reg[0]_0 ),
        .I1(\r_pnt_reg_n_0_[0] ),
        .O(\r_pnt[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \r_pnt[1]_i_1__2 
       (.I0(p_1_in),
        .I1(\r_pnt_reg_n_0_[0] ),
        .I2(\r_pnt_reg[0]_0 ),
        .O(\r_pnt[1]_i_1__2_n_0 ));
  FDCE \r_pnt_reg[0] 
       (.C(clk),
        .CE(\r_pnt_reg[1]_1 ),
        .CLR(rstn_sys),
        .D(\r_pnt[0]_i_1__2_n_0 ),
        .Q(\r_pnt_reg_n_0_[0] ));
  FDCE \r_pnt_reg[1] 
       (.C(clk),
        .CE(\r_pnt_reg[1]_1 ),
        .CLR(rstn_sys),
        .D(\r_pnt[1]_i_1__2_n_0 ),
        .Q(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \w_pnt[0]_i_1__2 
       (.I0(\r_pnt_reg[0]_0 ),
        .I1(\w_pnt_reg_n_0_[0] ),
        .O(\w_pnt[0]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \w_pnt[1]_i_1 
       (.I0(\r_pnt_reg[0]_0 ),
        .I1(we_i),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \w_pnt[1]_i_1__2 
       (.I0(p_0_in),
        .I1(\w_pnt_reg_n_0_[0] ),
        .I2(\r_pnt_reg[0]_0 ),
        .O(\w_pnt[1]_i_1__2_n_0 ));
  FDCE \w_pnt_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\w_pnt[0]_i_1__2_n_0 ),
        .Q(\w_pnt_reg_n_0_[0] ));
  FDCE \w_pnt_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\w_pnt[1]_i_1__2_n_0 ),
        .Q(p_0_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_lsu
   (misaligned,
    \dbus_req_o[meta] ,
    \cpu_d_req[0][rw] ,
    pending_reg_0,
    \ctrl_nxt[buf_dir]_0 ,
    \mar_reg[31]_0 ,
    \mar_reg[1]_0 ,
    \mar_reg[1]_1 ,
    \mar_reg[1]_2 ,
    \mar_reg[1]_3 ,
    \mar_reg[1]_4 ,
    \mar_reg[1]_5 ,
    \mar_reg[1]_6 ,
    \exe_engine_reg[ir][12] ,
    \rdata_o_reg[31]_0 ,
    \dbus_req_o_reg[data][31]_0 ,
    \dbus_req_o_reg[ben][3]_0 ,
    E,
    misaligned_reg_0,
    clk,
    rstn_sys,
    \ctrl[lsu_rw] ,
    pending_reg_1,
    \ctrl_reg[buf_dir] ,
    \cpu_d_rsp[0][data] ,
    Q,
    \rdata_o_reg[15]_0 ,
    \rdata_o_reg[7]_0 ,
    \rdata_o_reg[23]_0 ,
    \rdata_o_reg[8]_0 ,
    \rdata_o_reg[23]_1 ,
    \rdata_o_reg[31]_1 ,
    \rdata_o_reg[31]_2 ,
    D,
    \rdata_o_reg[30]_0 ,
    \dbus_req_o_reg[data][31]_1 ,
    \dbus_req_o_reg[ben][3]_1 );
  output misaligned;
  output [0:0]\dbus_req_o[meta] ;
  output \cpu_d_req[0][rw] ;
  output pending_reg_0;
  output \ctrl_nxt[buf_dir]_0 ;
  output [31:0]\mar_reg[31]_0 ;
  output \mar_reg[1]_0 ;
  output \mar_reg[1]_1 ;
  output \mar_reg[1]_2 ;
  output \mar_reg[1]_3 ;
  output \mar_reg[1]_4 ;
  output \mar_reg[1]_5 ;
  output \mar_reg[1]_6 ;
  output \exe_engine_reg[ir][12] ;
  output [31:0]\rdata_o_reg[31]_0 ;
  output [31:0]\dbus_req_o_reg[data][31]_0 ;
  output [3:0]\dbus_req_o_reg[ben][3]_0 ;
  input [0:0]E;
  input misaligned_reg_0;
  input clk;
  input rstn_sys;
  input \ctrl[lsu_rw] ;
  input pending_reg_1;
  input \ctrl_reg[buf_dir] ;
  input [24:0]\cpu_d_rsp[0][data] ;
  input [0:0]Q;
  input \rdata_o_reg[15]_0 ;
  input \rdata_o_reg[7]_0 ;
  input \rdata_o_reg[23]_0 ;
  input \rdata_o_reg[8]_0 ;
  input \rdata_o_reg[23]_1 ;
  input \rdata_o_reg[31]_1 ;
  input \rdata_o_reg[31]_2 ;
  input [31:0]D;
  input [20:0]\rdata_o_reg[30]_0 ;
  input [31:0]\dbus_req_o_reg[data][31]_1 ;
  input [3:0]\dbus_req_o_reg[ben][3]_1 ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire clk;
  wire \cpu_d_req[0][rw] ;
  wire [24:0]\cpu_d_rsp[0][data] ;
  wire \ctrl[lsu_rw] ;
  wire \ctrl_nxt[buf_dir]_0 ;
  wire \ctrl_reg[buf_dir] ;
  wire [0:0]\dbus_req_o[meta] ;
  wire [3:0]\dbus_req_o_reg[ben][3]_0 ;
  wire [3:0]\dbus_req_o_reg[ben][3]_1 ;
  wire [31:0]\dbus_req_o_reg[data][31]_0 ;
  wire [31:0]\dbus_req_o_reg[data][31]_1 ;
  wire \exe_engine_reg[ir][12] ;
  wire \mar_reg[1]_0 ;
  wire \mar_reg[1]_1 ;
  wire \mar_reg[1]_2 ;
  wire \mar_reg[1]_3 ;
  wire \mar_reg[1]_4 ;
  wire \mar_reg[1]_5 ;
  wire \mar_reg[1]_6 ;
  wire [31:0]\mar_reg[31]_0 ;
  wire misaligned;
  wire misaligned_reg_0;
  wire pending_reg_0;
  wire pending_reg_1;
  wire \rdata_o[10]_i_1_n_0 ;
  wire \rdata_o[11]_i_1_n_0 ;
  wire \rdata_o[12]_i_1_n_0 ;
  wire \rdata_o[13]_i_1_n_0 ;
  wire \rdata_o[14]_i_1_n_0 ;
  wire \rdata_o[14]_i_3_n_0 ;
  wire \rdata_o[14]_i_6_n_0 ;
  wire \rdata_o[15]_i_1_n_0 ;
  wire \rdata_o[15]_i_2_n_0 ;
  wire \rdata_o[15]_i_4_n_0 ;
  wire \rdata_o[15]_i_5_n_0 ;
  wire \rdata_o[23]_i_1_n_0 ;
  wire \rdata_o[23]_i_2_n_0 ;
  wire \rdata_o[31]_i_1_n_0 ;
  wire \rdata_o[31]_i_2_n_0 ;
  wire \rdata_o[31]_i_6_n_0 ;
  wire \rdata_o[6]_i_3_n_0 ;
  wire \rdata_o[6]_i_5_n_0 ;
  wire \rdata_o[7]_i_1_n_0 ;
  wire \rdata_o[7]_i_3_n_0 ;
  wire \rdata_o[8]_i_1_n_0 ;
  wire \rdata_o[9]_i_1_n_0 ;
  wire \rdata_o_reg[15]_0 ;
  wire \rdata_o_reg[23]_0 ;
  wire \rdata_o_reg[23]_1 ;
  wire [20:0]\rdata_o_reg[30]_0 ;
  wire [31:0]\rdata_o_reg[31]_0 ;
  wire \rdata_o_reg[31]_1 ;
  wire \rdata_o_reg[31]_2 ;
  wire \rdata_o_reg[7]_0 ;
  wire \rdata_o_reg[8]_0 ;
  wire rstn_sys;

  LUT5 #(
    .INIT(32'h80000000)) 
    \ctrl[buf_dir]_i_1__0 
       (.I0(\ctrl_reg[buf_dir] ),
        .I1(\mar_reg[31]_0 [30]),
        .I2(\mar_reg[31]_0 [31]),
        .I3(\mar_reg[31]_0 [28]),
        .I4(\mar_reg[31]_0 [29]),
        .O(\ctrl_nxt[buf_dir]_0 ));
  FDCE \dbus_req_o_reg[ben][0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dbus_req_o_reg[ben][3]_1 [0]),
        .Q(\dbus_req_o_reg[ben][3]_0 [0]));
  FDCE \dbus_req_o_reg[ben][1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dbus_req_o_reg[ben][3]_1 [1]),
        .Q(\dbus_req_o_reg[ben][3]_0 [1]));
  FDCE \dbus_req_o_reg[ben][2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dbus_req_o_reg[ben][3]_1 [2]),
        .Q(\dbus_req_o_reg[ben][3]_0 [2]));
  FDCE \dbus_req_o_reg[ben][3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dbus_req_o_reg[ben][3]_1 [3]),
        .Q(\dbus_req_o_reg[ben][3]_0 [3]));
  FDCE \dbus_req_o_reg[data][0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dbus_req_o_reg[data][31]_1 [0]),
        .Q(\dbus_req_o_reg[data][31]_0 [0]));
  FDCE \dbus_req_o_reg[data][10] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dbus_req_o_reg[data][31]_1 [10]),
        .Q(\dbus_req_o_reg[data][31]_0 [10]));
  FDCE \dbus_req_o_reg[data][11] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dbus_req_o_reg[data][31]_1 [11]),
        .Q(\dbus_req_o_reg[data][31]_0 [11]));
  FDCE \dbus_req_o_reg[data][12] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dbus_req_o_reg[data][31]_1 [12]),
        .Q(\dbus_req_o_reg[data][31]_0 [12]));
  FDCE \dbus_req_o_reg[data][13] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dbus_req_o_reg[data][31]_1 [13]),
        .Q(\dbus_req_o_reg[data][31]_0 [13]));
  FDCE \dbus_req_o_reg[data][14] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dbus_req_o_reg[data][31]_1 [14]),
        .Q(\dbus_req_o_reg[data][31]_0 [14]));
  FDCE \dbus_req_o_reg[data][15] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dbus_req_o_reg[data][31]_1 [15]),
        .Q(\dbus_req_o_reg[data][31]_0 [15]));
  FDCE \dbus_req_o_reg[data][16] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dbus_req_o_reg[data][31]_1 [16]),
        .Q(\dbus_req_o_reg[data][31]_0 [16]));
  FDCE \dbus_req_o_reg[data][17] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dbus_req_o_reg[data][31]_1 [17]),
        .Q(\dbus_req_o_reg[data][31]_0 [17]));
  FDCE \dbus_req_o_reg[data][18] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dbus_req_o_reg[data][31]_1 [18]),
        .Q(\dbus_req_o_reg[data][31]_0 [18]));
  FDCE \dbus_req_o_reg[data][19] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dbus_req_o_reg[data][31]_1 [19]),
        .Q(\dbus_req_o_reg[data][31]_0 [19]));
  FDCE \dbus_req_o_reg[data][1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dbus_req_o_reg[data][31]_1 [1]),
        .Q(\dbus_req_o_reg[data][31]_0 [1]));
  FDCE \dbus_req_o_reg[data][20] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dbus_req_o_reg[data][31]_1 [20]),
        .Q(\dbus_req_o_reg[data][31]_0 [20]));
  FDCE \dbus_req_o_reg[data][21] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dbus_req_o_reg[data][31]_1 [21]),
        .Q(\dbus_req_o_reg[data][31]_0 [21]));
  FDCE \dbus_req_o_reg[data][22] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dbus_req_o_reg[data][31]_1 [22]),
        .Q(\dbus_req_o_reg[data][31]_0 [22]));
  FDCE \dbus_req_o_reg[data][23] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dbus_req_o_reg[data][31]_1 [23]),
        .Q(\dbus_req_o_reg[data][31]_0 [23]));
  FDCE \dbus_req_o_reg[data][24] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dbus_req_o_reg[data][31]_1 [24]),
        .Q(\dbus_req_o_reg[data][31]_0 [24]));
  FDCE \dbus_req_o_reg[data][25] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dbus_req_o_reg[data][31]_1 [25]),
        .Q(\dbus_req_o_reg[data][31]_0 [25]));
  FDCE \dbus_req_o_reg[data][26] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dbus_req_o_reg[data][31]_1 [26]),
        .Q(\dbus_req_o_reg[data][31]_0 [26]));
  FDCE \dbus_req_o_reg[data][27] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dbus_req_o_reg[data][31]_1 [27]),
        .Q(\dbus_req_o_reg[data][31]_0 [27]));
  FDCE \dbus_req_o_reg[data][28] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dbus_req_o_reg[data][31]_1 [28]),
        .Q(\dbus_req_o_reg[data][31]_0 [28]));
  FDCE \dbus_req_o_reg[data][29] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dbus_req_o_reg[data][31]_1 [29]),
        .Q(\dbus_req_o_reg[data][31]_0 [29]));
  FDCE \dbus_req_o_reg[data][2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dbus_req_o_reg[data][31]_1 [2]),
        .Q(\dbus_req_o_reg[data][31]_0 [2]));
  FDCE \dbus_req_o_reg[data][30] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dbus_req_o_reg[data][31]_1 [30]),
        .Q(\dbus_req_o_reg[data][31]_0 [30]));
  FDCE \dbus_req_o_reg[data][31] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dbus_req_o_reg[data][31]_1 [31]),
        .Q(\dbus_req_o_reg[data][31]_0 [31]));
  FDCE \dbus_req_o_reg[data][3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dbus_req_o_reg[data][31]_1 [3]),
        .Q(\dbus_req_o_reg[data][31]_0 [3]));
  FDCE \dbus_req_o_reg[data][4] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dbus_req_o_reg[data][31]_1 [4]),
        .Q(\dbus_req_o_reg[data][31]_0 [4]));
  FDCE \dbus_req_o_reg[data][5] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dbus_req_o_reg[data][31]_1 [5]),
        .Q(\dbus_req_o_reg[data][31]_0 [5]));
  FDCE \dbus_req_o_reg[data][6] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dbus_req_o_reg[data][31]_1 [6]),
        .Q(\dbus_req_o_reg[data][31]_0 [6]));
  FDCE \dbus_req_o_reg[data][7] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dbus_req_o_reg[data][31]_1 [7]),
        .Q(\dbus_req_o_reg[data][31]_0 [7]));
  FDCE \dbus_req_o_reg[data][8] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dbus_req_o_reg[data][31]_1 [8]),
        .Q(\dbus_req_o_reg[data][31]_0 [8]));
  FDCE \dbus_req_o_reg[data][9] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dbus_req_o_reg[data][31]_1 [9]),
        .Q(\dbus_req_o_reg[data][31]_0 [9]));
  FDCE \dbus_req_o_reg[meta][1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(1'b1),
        .Q(\dbus_req_o[meta] ));
  FDCE \dbus_req_o_reg[rw] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl[lsu_rw] ),
        .Q(\cpu_d_req[0][rw] ));
  FDCE \mar_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(\mar_reg[31]_0 [0]));
  FDCE \mar_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[10]),
        .Q(\mar_reg[31]_0 [10]));
  FDCE \mar_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[11]),
        .Q(\mar_reg[31]_0 [11]));
  FDCE \mar_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[12]),
        .Q(\mar_reg[31]_0 [12]));
  FDCE \mar_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[13]),
        .Q(\mar_reg[31]_0 [13]));
  FDCE \mar_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[14]),
        .Q(\mar_reg[31]_0 [14]));
  FDCE \mar_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[15]),
        .Q(\mar_reg[31]_0 [15]));
  FDCE \mar_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[16]),
        .Q(\mar_reg[31]_0 [16]));
  FDCE \mar_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[17]),
        .Q(\mar_reg[31]_0 [17]));
  FDCE \mar_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[18]),
        .Q(\mar_reg[31]_0 [18]));
  FDCE \mar_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[19]),
        .Q(\mar_reg[31]_0 [19]));
  FDCE \mar_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(\mar_reg[31]_0 [1]));
  FDCE \mar_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[20]),
        .Q(\mar_reg[31]_0 [20]));
  FDCE \mar_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[21]),
        .Q(\mar_reg[31]_0 [21]));
  FDCE \mar_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[22]),
        .Q(\mar_reg[31]_0 [22]));
  FDCE \mar_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[23]),
        .Q(\mar_reg[31]_0 [23]));
  FDCE \mar_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[24]),
        .Q(\mar_reg[31]_0 [24]));
  FDCE \mar_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[25]),
        .Q(\mar_reg[31]_0 [25]));
  FDCE \mar_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[26]),
        .Q(\mar_reg[31]_0 [26]));
  FDCE \mar_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[27]),
        .Q(\mar_reg[31]_0 [27]));
  FDCE \mar_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[28]),
        .Q(\mar_reg[31]_0 [28]));
  FDCE \mar_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[29]),
        .Q(\mar_reg[31]_0 [29]));
  FDCE \mar_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[2]),
        .Q(\mar_reg[31]_0 [2]));
  FDCE \mar_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[30]),
        .Q(\mar_reg[31]_0 [30]));
  FDCE \mar_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[31]),
        .Q(\mar_reg[31]_0 [31]));
  FDCE \mar_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[3]),
        .Q(\mar_reg[31]_0 [3]));
  FDCE \mar_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[4]),
        .Q(\mar_reg[31]_0 [4]));
  FDCE \mar_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[5]),
        .Q(\mar_reg[31]_0 [5]));
  FDCE \mar_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[6]),
        .Q(\mar_reg[31]_0 [6]));
  FDCE \mar_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[7]),
        .Q(\mar_reg[31]_0 [7]));
  FDCE \mar_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[8]),
        .Q(\mar_reg[31]_0 [8]));
  FDCE \mar_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[9]),
        .Q(\mar_reg[31]_0 [9]));
  FDCE misaligned_reg
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(misaligned_reg_0),
        .Q(misaligned));
  FDCE pending_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(pending_reg_1),
        .Q(pending_reg_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata_o[0]_i_2 
       (.I0(\rdata_o[6]_i_3_n_0 ),
        .I1(\cpu_d_rsp[0][data] [17]),
        .I2(\rdata_o[7]_i_3_n_0 ),
        .I3(\cpu_d_rsp[0][data] [9]),
        .I4(\cpu_d_rsp[0][data] [1]),
        .I5(\rdata_o[6]_i_5_n_0 ),
        .O(\mar_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[10]_i_1 
       (.I0(\rdata_o_reg[8]_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\cpu_d_rsp[0][data] [19]),
        .I3(\cpu_d_rsp[0][data] [3]),
        .I4(\rdata_o[14]_i_6_n_0 ),
        .O(\rdata_o[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[11]_i_1 
       (.I0(\rdata_o_reg[8]_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\cpu_d_rsp[0][data] [20]),
        .I3(\cpu_d_rsp[0][data] [4]),
        .I4(\rdata_o[14]_i_6_n_0 ),
        .O(\rdata_o[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[12]_i_1 
       (.I0(\rdata_o_reg[8]_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\cpu_d_rsp[0][data] [21]),
        .I3(\cpu_d_rsp[0][data] [5]),
        .I4(\rdata_o[14]_i_6_n_0 ),
        .O(\rdata_o[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[13]_i_1 
       (.I0(\rdata_o_reg[8]_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\cpu_d_rsp[0][data] [22]),
        .I3(\cpu_d_rsp[0][data] [6]),
        .I4(\rdata_o[14]_i_6_n_0 ),
        .O(\rdata_o[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[14]_i_1 
       (.I0(\rdata_o_reg[8]_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\cpu_d_rsp[0][data] [23]),
        .I3(\cpu_d_rsp[0][data] [7]),
        .I4(\rdata_o[14]_i_6_n_0 ),
        .O(\rdata_o[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \rdata_o[14]_i_3 
       (.I0(\mar_reg[31]_0 [1]),
        .I1(pending_reg_0),
        .I2(\rdata_o_reg[15]_0 ),
        .I3(Q),
        .O(\rdata_o[14]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hF040)) 
    \rdata_o[14]_i_6 
       (.I0(\mar_reg[31]_0 [1]),
        .I1(Q),
        .I2(pending_reg_0),
        .I3(\rdata_o_reg[15]_0 ),
        .O(\rdata_o[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAAAAAA)) 
    \rdata_o[15]_i_1 
       (.I0(\rdata_o[15]_i_2_n_0 ),
        .I1(\cpu_d_rsp[0][data] [24]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(pending_reg_0),
        .I4(\rdata_o_reg[15]_0 ),
        .I5(Q),
        .O(\rdata_o[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF008000)) 
    \rdata_o[15]_i_2 
       (.I0(\mar_reg[31]_0 [0]),
        .I1(\mar_reg[31]_0 [1]),
        .I2(\cpu_d_rsp[0][data] [24]),
        .I3(\rdata_o_reg[23]_1 ),
        .I4(\rdata_o[15]_i_4_n_0 ),
        .I5(\rdata_o[15]_i_5_n_0 ),
        .O(\rdata_o[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rdata_o[15]_i_4 
       (.I0(\cpu_d_rsp[0][data] [0]),
        .I1(\mar_reg[31]_0 [1]),
        .I2(\cpu_d_rsp[0][data] [16]),
        .I3(Q),
        .I4(\mar_reg[31]_0 [0]),
        .O(\rdata_o[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAEAAAA00000000)) 
    \rdata_o[15]_i_5 
       (.I0(\rdata_o[14]_i_6_n_0 ),
        .I1(pending_reg_0),
        .I2(\rdata_o_reg[31]_2 ),
        .I3(\mar_reg[31]_0 [1]),
        .I4(\mar_reg[31]_0 [0]),
        .I5(\cpu_d_rsp[0][data] [8]),
        .O(\rdata_o[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata_o[1]_i_2 
       (.I0(\rdata_o[6]_i_3_n_0 ),
        .I1(\cpu_d_rsp[0][data] [18]),
        .I2(\rdata_o[7]_i_3_n_0 ),
        .I3(\cpu_d_rsp[0][data] [10]),
        .I4(\cpu_d_rsp[0][data] [2]),
        .I5(\rdata_o[6]_i_5_n_0 ),
        .O(\mar_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hFFAAAEAAAAAAAEAA)) 
    \rdata_o[23]_i_1 
       (.I0(\rdata_o[23]_i_2_n_0 ),
        .I1(\cpu_d_rsp[0][data] [0]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(\rdata_o_reg[23]_1 ),
        .I4(\rdata_o[31]_i_6_n_0 ),
        .I5(\rdata_o_reg[23]_0 ),
        .O(\rdata_o[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA00BA0000000000)) 
    \rdata_o[23]_i_2 
       (.I0(\rdata_o_reg[15]_0 ),
        .I1(\rdata_o[31]_i_6_n_0 ),
        .I2(\mar_reg[31]_0 [1]),
        .I3(\cpu_d_rsp[0][data] [16]),
        .I4(\rdata_o_reg[31]_2 ),
        .I5(pending_reg_0),
        .O(\rdata_o[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata_o[2]_i_2 
       (.I0(\rdata_o[6]_i_3_n_0 ),
        .I1(\cpu_d_rsp[0][data] [19]),
        .I2(\rdata_o[7]_i_3_n_0 ),
        .I3(\cpu_d_rsp[0][data] [11]),
        .I4(\cpu_d_rsp[0][data] [3]),
        .I5(\rdata_o[6]_i_5_n_0 ),
        .O(\mar_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hAEAAAEAAFFAAAAAA)) 
    \rdata_o[31]_i_1 
       (.I0(\rdata_o[31]_i_2_n_0 ),
        .I1(\cpu_d_rsp[0][data] [8]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(\rdata_o_reg[23]_1 ),
        .I4(\rdata_o_reg[31]_1 ),
        .I5(\rdata_o[31]_i_6_n_0 ),
        .O(\rdata_o[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA00EA0000000000)) 
    \rdata_o[31]_i_2 
       (.I0(\rdata_o_reg[15]_0 ),
        .I1(\rdata_o[31]_i_6_n_0 ),
        .I2(\mar_reg[31]_0 [1]),
        .I3(\cpu_d_rsp[0][data] [24]),
        .I4(\rdata_o_reg[31]_2 ),
        .I5(pending_reg_0),
        .O(\rdata_o[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata_o[31]_i_6 
       (.I0(\mar_reg[31]_0 [0]),
        .I1(Q),
        .O(\rdata_o[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata_o[3]_i_2 
       (.I0(\rdata_o[6]_i_3_n_0 ),
        .I1(\cpu_d_rsp[0][data] [20]),
        .I2(\rdata_o[7]_i_3_n_0 ),
        .I3(\cpu_d_rsp[0][data] [12]),
        .I4(\cpu_d_rsp[0][data] [4]),
        .I5(\rdata_o[6]_i_5_n_0 ),
        .O(\mar_reg[1]_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata_o[4]_i_2 
       (.I0(\rdata_o[6]_i_3_n_0 ),
        .I1(\cpu_d_rsp[0][data] [21]),
        .I2(\rdata_o[7]_i_3_n_0 ),
        .I3(\cpu_d_rsp[0][data] [13]),
        .I4(\cpu_d_rsp[0][data] [5]),
        .I5(\rdata_o[6]_i_5_n_0 ),
        .O(\mar_reg[1]_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata_o[5]_i_2 
       (.I0(\rdata_o[6]_i_3_n_0 ),
        .I1(\cpu_d_rsp[0][data] [22]),
        .I2(\rdata_o[7]_i_3_n_0 ),
        .I3(\cpu_d_rsp[0][data] [14]),
        .I4(\cpu_d_rsp[0][data] [6]),
        .I5(\rdata_o[6]_i_5_n_0 ),
        .O(\mar_reg[1]_5 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata_o[6]_i_2 
       (.I0(\rdata_o[6]_i_3_n_0 ),
        .I1(\cpu_d_rsp[0][data] [23]),
        .I2(\rdata_o[7]_i_3_n_0 ),
        .I3(\cpu_d_rsp[0][data] [15]),
        .I4(\cpu_d_rsp[0][data] [7]),
        .I5(\rdata_o[6]_i_5_n_0 ),
        .O(\mar_reg[1]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \rdata_o[6]_i_3 
       (.I0(\mar_reg[31]_0 [1]),
        .I1(pending_reg_0),
        .I2(\rdata_o_reg[15]_0 ),
        .I3(\mar_reg[31]_0 [0]),
        .I4(Q),
        .O(\rdata_o[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \rdata_o[6]_i_5 
       (.I0(Q),
        .I1(\mar_reg[31]_0 [0]),
        .I2(pending_reg_0),
        .I3(\rdata_o_reg[15]_0 ),
        .I4(\mar_reg[31]_0 [1]),
        .O(\rdata_o[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata_o[7]_i_1 
       (.I0(\rdata_o_reg[7]_0 ),
        .I1(\rdata_o_reg[23]_0 ),
        .I2(\rdata_o[7]_i_3_n_0 ),
        .I3(\cpu_d_rsp[0][data] [16]),
        .I4(\cpu_d_rsp[0][data] [0]),
        .I5(\exe_engine_reg[ir][12] ),
        .O(\rdata_o[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h08080008)) 
    \rdata_o[7]_i_3 
       (.I0(\mar_reg[31]_0 [1]),
        .I1(pending_reg_0),
        .I2(\rdata_o_reg[15]_0 ),
        .I3(\mar_reg[31]_0 [0]),
        .I4(Q),
        .O(\rdata_o[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hFF000B00)) 
    \rdata_o[7]_i_5 
       (.I0(Q),
        .I1(\mar_reg[31]_0 [0]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(pending_reg_0),
        .I4(\rdata_o_reg[15]_0 ),
        .O(\exe_engine_reg[ir][12] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[8]_i_1 
       (.I0(\rdata_o_reg[8]_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\cpu_d_rsp[0][data] [17]),
        .I3(\cpu_d_rsp[0][data] [1]),
        .I4(\rdata_o[14]_i_6_n_0 ),
        .O(\rdata_o[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[9]_i_1 
       (.I0(\rdata_o_reg[8]_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\cpu_d_rsp[0][data] [18]),
        .I3(\cpu_d_rsp[0][data] [2]),
        .I4(\rdata_o[14]_i_6_n_0 ),
        .O(\rdata_o[9]_i_1_n_0 ));
  FDCE \rdata_o_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [0]),
        .Q(\rdata_o_reg[31]_0 [0]));
  FDCE \rdata_o_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o[10]_i_1_n_0 ),
        .Q(\rdata_o_reg[31]_0 [10]));
  FDCE \rdata_o_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o[11]_i_1_n_0 ),
        .Q(\rdata_o_reg[31]_0 [11]));
  FDCE \rdata_o_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o[12]_i_1_n_0 ),
        .Q(\rdata_o_reg[31]_0 [12]));
  FDCE \rdata_o_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o[13]_i_1_n_0 ),
        .Q(\rdata_o_reg[31]_0 [13]));
  FDCE \rdata_o_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o[14]_i_1_n_0 ),
        .Q(\rdata_o_reg[31]_0 [14]));
  FDCE \rdata_o_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o[15]_i_1_n_0 ),
        .Q(\rdata_o_reg[31]_0 [15]));
  FDCE \rdata_o_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [7]),
        .Q(\rdata_o_reg[31]_0 [16]));
  FDCE \rdata_o_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [8]),
        .Q(\rdata_o_reg[31]_0 [17]));
  FDCE \rdata_o_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [9]),
        .Q(\rdata_o_reg[31]_0 [18]));
  FDCE \rdata_o_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [10]),
        .Q(\rdata_o_reg[31]_0 [19]));
  FDCE \rdata_o_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [1]),
        .Q(\rdata_o_reg[31]_0 [1]));
  FDCE \rdata_o_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [11]),
        .Q(\rdata_o_reg[31]_0 [20]));
  FDCE \rdata_o_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [12]),
        .Q(\rdata_o_reg[31]_0 [21]));
  FDCE \rdata_o_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [13]),
        .Q(\rdata_o_reg[31]_0 [22]));
  FDCE \rdata_o_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o[23]_i_1_n_0 ),
        .Q(\rdata_o_reg[31]_0 [23]));
  FDCE \rdata_o_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [14]),
        .Q(\rdata_o_reg[31]_0 [24]));
  FDCE \rdata_o_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [15]),
        .Q(\rdata_o_reg[31]_0 [25]));
  FDCE \rdata_o_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [16]),
        .Q(\rdata_o_reg[31]_0 [26]));
  FDCE \rdata_o_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [17]),
        .Q(\rdata_o_reg[31]_0 [27]));
  FDCE \rdata_o_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [18]),
        .Q(\rdata_o_reg[31]_0 [28]));
  FDCE \rdata_o_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [19]),
        .Q(\rdata_o_reg[31]_0 [29]));
  FDCE \rdata_o_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [2]),
        .Q(\rdata_o_reg[31]_0 [2]));
  FDCE \rdata_o_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [20]),
        .Q(\rdata_o_reg[31]_0 [30]));
  FDCE \rdata_o_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o[31]_i_1_n_0 ),
        .Q(\rdata_o_reg[31]_0 [31]));
  FDCE \rdata_o_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [3]),
        .Q(\rdata_o_reg[31]_0 [3]));
  FDCE \rdata_o_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [4]),
        .Q(\rdata_o_reg[31]_0 [4]));
  FDCE \rdata_o_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [5]),
        .Q(\rdata_o_reg[31]_0 [5]));
  FDCE \rdata_o_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [6]),
        .Q(\rdata_o_reg[31]_0 [6]));
  FDCE \rdata_o_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o[7]_i_1_n_0 ),
        .Q(\rdata_o_reg[31]_0 [7]));
  FDCE \rdata_o_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o[8]_i_1_n_0 ),
        .Q(\rdata_o_reg[31]_0 [8]));
  FDCE \rdata_o_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o[9]_i_1_n_0 ),
        .Q(\rdata_o_reg[31]_0 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_regfile
   (DOADO,
    DOBDO,
    S,
    sdpram_reg,
    sdpram_reg_0,
    sdpram_reg_1,
    O,
    sdpram_reg_2,
    sdpram_reg_3,
    sdpram_reg_4,
    sdpram_reg_5,
    sdpram_reg_6,
    sdpram_reg_7,
    sdpram_reg_8,
    alu_cmp,
    sdpram_reg_9,
    clk,
    ADDRARDADDR,
    Q,
    DIADI,
    WEA,
    \dbus_req_o_reg[data][15] ,
    \divider_core_serial.div_reg[sign_mod] ,
    \divider_core_serial.div_reg[sign_mod]_0 ,
    \ctrl[alu_unsigned] ,
    \ctrl[alu_opa_mux] ,
    \_inferred__4/i__carry );
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [0:0]S;
  output [23:0]sdpram_reg;
  output sdpram_reg_0;
  output [0:0]sdpram_reg_1;
  output [3:0]O;
  output [3:0]sdpram_reg_2;
  output [3:0]sdpram_reg_3;
  output [3:0]sdpram_reg_4;
  output [3:0]sdpram_reg_5;
  output [3:0]sdpram_reg_6;
  output [3:0]sdpram_reg_7;
  output [2:0]sdpram_reg_8;
  output [1:0]alu_cmp;
  output [0:0]sdpram_reg_9;
  input clk;
  input [4:0]ADDRARDADDR;
  input [5:0]Q;
  input [31:0]DIADI;
  input [0:0]WEA;
  input \dbus_req_o_reg[data][15] ;
  input \divider_core_serial.div_reg[sign_mod] ;
  input \divider_core_serial.div_reg[sign_mod]_0 ;
  input \ctrl[alu_unsigned] ;
  input \ctrl[alu_opa_mux] ;
  input [0:0]\_inferred__4/i__carry ;

  wire [4:0]ADDRARDADDR;
  wire [31:0]DIADI;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [3:0]O;
  wire [5:0]Q;
  wire [0:0]S;
  wire [0:0]WEA;
  wire [0:0]\_inferred__4/i__carry ;
  wire [1:0]alu_cmp;
  wire clk;
  wire \ctrl[alu_opa_mux] ;
  wire \ctrl[alu_unsigned] ;
  wire \dbus_req_o_reg[data][15] ;
  wire \divider_core_serial.div_reg[sign_mod] ;
  wire \divider_core_serial.div_reg[sign_mod]_0 ;
  wire [23:0]sdpram_reg;
  wire sdpram_reg_0;
  wire [0:0]sdpram_reg_1;
  wire [3:0]sdpram_reg_2;
  wire [3:0]sdpram_reg_3;
  wire [3:0]sdpram_reg_4;
  wire [3:0]sdpram_reg_5;
  wire [3:0]sdpram_reg_6;
  wire [3:0]sdpram_reg_7;
  wire [2:0]sdpram_reg_8;
  wire [0:0]sdpram_reg_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_sdpram \register_file_fpga.reg_file_inst 
       (.ADDRARDADDR(ADDRARDADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .O(O),
        .Q(Q),
        .S(S),
        .WEA(WEA),
        .\_inferred__4/i__carry (\_inferred__4/i__carry ),
        .alu_cmp(alu_cmp),
        .clk(clk),
        .\ctrl[alu_opa_mux] (\ctrl[alu_opa_mux] ),
        .\ctrl[alu_unsigned] (\ctrl[alu_unsigned] ),
        .\dbus_req_o_reg[data][15] (\dbus_req_o_reg[data][15] ),
        .\divider_core_serial.div_reg[sign_mod] (\divider_core_serial.div_reg[sign_mod] ),
        .\divider_core_serial.div_reg[sign_mod]_0 (\divider_core_serial.div_reg[sign_mod]_0 ),
        .sdpram_reg_0(sdpram_reg),
        .sdpram_reg_1(sdpram_reg_0),
        .sdpram_reg_10(sdpram_reg_9),
        .sdpram_reg_2(sdpram_reg_1),
        .sdpram_reg_3(sdpram_reg_2),
        .sdpram_reg_4(sdpram_reg_3),
        .sdpram_reg_5(sdpram_reg_4),
        .sdpram_reg_6(sdpram_reg_5),
        .sdpram_reg_7(sdpram_reg_6),
        .sdpram_reg_8(sdpram_reg_7),
        .sdpram_reg_9(sdpram_reg_8));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_gpio
   (\iodev_rsp[4][ack] ,
    \irq_pol_reg[0]_0 ,
    \irq_pol_reg[1]_0 ,
    \irq_pol_reg[2]_0 ,
    \irq_pol_reg[3]_0 ,
    \irq_pol_reg[4]_0 ,
    \irq_pol_reg[5]_0 ,
    \irq_pol_reg[6]_0 ,
    \irq_pol_reg[7]_0 ,
    \irq_pol_reg[8]_0 ,
    \irq_pol_reg[9]_0 ,
    \irq_pol_reg[10]_0 ,
    \irq_pol_reg[11]_0 ,
    \irq_pol_reg[12]_0 ,
    \irq_pol_reg[13]_0 ,
    \irq_pol_reg[14]_0 ,
    \irq_pol_reg[15]_0 ,
    \irq_pol_reg[16]_0 ,
    \irq_pol_reg[17]_0 ,
    \irq_pol_reg[18]_0 ,
    \irq_pol_reg[19]_0 ,
    \irq_pol_reg[20]_0 ,
    \irq_pol_reg[21]_0 ,
    \irq_pol_reg[22]_0 ,
    \irq_pol_reg[23]_0 ,
    \irq_pol_reg[24]_0 ,
    \irq_pol_reg[25]_0 ,
    \irq_pol_reg[26]_0 ,
    \irq_pol_reg[27]_0 ,
    \irq_pol_reg[28]_0 ,
    \irq_pol_reg[29]_0 ,
    \irq_pol_reg[30]_0 ,
    \irq_pol_reg[31]_0 ,
    Q,
    irq_fast_i,
    \port_out_reg[31]_0 ,
    \bus_rsp_o_reg[data][31]_0 ,
    \iodev_req[4][stb] ,
    clk,
    rstn_sys,
    \dev_00_req_o[addr] ,
    E,
    D,
    \irq_typ_reg[31]_0 ,
    \irq_pol_reg[31]_1 ,
    \irq_en_reg[31]_0 ,
    \irq_clrn_reg[31]_0 ,
    gpio_i,
    \bus_rsp_o_reg[data][31]_1 );
  output \iodev_rsp[4][ack] ;
  output \irq_pol_reg[0]_0 ;
  output \irq_pol_reg[1]_0 ;
  output \irq_pol_reg[2]_0 ;
  output \irq_pol_reg[3]_0 ;
  output \irq_pol_reg[4]_0 ;
  output \irq_pol_reg[5]_0 ;
  output \irq_pol_reg[6]_0 ;
  output \irq_pol_reg[7]_0 ;
  output \irq_pol_reg[8]_0 ;
  output \irq_pol_reg[9]_0 ;
  output \irq_pol_reg[10]_0 ;
  output \irq_pol_reg[11]_0 ;
  output \irq_pol_reg[12]_0 ;
  output \irq_pol_reg[13]_0 ;
  output \irq_pol_reg[14]_0 ;
  output \irq_pol_reg[15]_0 ;
  output \irq_pol_reg[16]_0 ;
  output \irq_pol_reg[17]_0 ;
  output \irq_pol_reg[18]_0 ;
  output \irq_pol_reg[19]_0 ;
  output \irq_pol_reg[20]_0 ;
  output \irq_pol_reg[21]_0 ;
  output \irq_pol_reg[22]_0 ;
  output \irq_pol_reg[23]_0 ;
  output \irq_pol_reg[24]_0 ;
  output \irq_pol_reg[25]_0 ;
  output \irq_pol_reg[26]_0 ;
  output \irq_pol_reg[27]_0 ;
  output \irq_pol_reg[28]_0 ;
  output \irq_pol_reg[29]_0 ;
  output \irq_pol_reg[30]_0 ;
  output \irq_pol_reg[31]_0 ;
  output [31:0]Q;
  output [0:0]irq_fast_i;
  output [31:0]\port_out_reg[31]_0 ;
  output [31:0]\bus_rsp_o_reg[data][31]_0 ;
  input \iodev_req[4][stb] ;
  input clk;
  input rstn_sys;
  input [1:0]\dev_00_req_o[addr] ;
  input [0:0]E;
  input [31:0]D;
  input [0:0]\irq_typ_reg[31]_0 ;
  input [0:0]\irq_pol_reg[31]_1 ;
  input [0:0]\irq_en_reg[31]_0 ;
  input [31:0]\irq_clrn_reg[31]_0 ;
  input [31:0]gpio_i;
  input [31:0]\bus_rsp_o_reg[data][31]_1 ;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [31:0]\bus_rsp_o_reg[data][31]_0 ;
  wire [31:0]\bus_rsp_o_reg[data][31]_1 ;
  wire clk;
  wire [1:0]\dev_00_req_o[addr] ;
  wire [31:0]gpio_i;
  wire \iodev_req[4][stb] ;
  wire \iodev_rsp[4][ack] ;
  wire [31:0]irq_clrn;
  wire [31:0]\irq_clrn_reg[31]_0 ;
  wire [0:0]\irq_en_reg[31]_0 ;
  wire \irq_en_reg_n_0_[0] ;
  wire \irq_en_reg_n_0_[10] ;
  wire \irq_en_reg_n_0_[11] ;
  wire \irq_en_reg_n_0_[12] ;
  wire \irq_en_reg_n_0_[13] ;
  wire \irq_en_reg_n_0_[14] ;
  wire \irq_en_reg_n_0_[15] ;
  wire \irq_en_reg_n_0_[16] ;
  wire \irq_en_reg_n_0_[17] ;
  wire \irq_en_reg_n_0_[18] ;
  wire \irq_en_reg_n_0_[19] ;
  wire \irq_en_reg_n_0_[1] ;
  wire \irq_en_reg_n_0_[20] ;
  wire \irq_en_reg_n_0_[21] ;
  wire \irq_en_reg_n_0_[22] ;
  wire \irq_en_reg_n_0_[23] ;
  wire \irq_en_reg_n_0_[24] ;
  wire \irq_en_reg_n_0_[25] ;
  wire \irq_en_reg_n_0_[26] ;
  wire \irq_en_reg_n_0_[27] ;
  wire \irq_en_reg_n_0_[28] ;
  wire \irq_en_reg_n_0_[29] ;
  wire \irq_en_reg_n_0_[2] ;
  wire \irq_en_reg_n_0_[30] ;
  wire \irq_en_reg_n_0_[31] ;
  wire \irq_en_reg_n_0_[3] ;
  wire \irq_en_reg_n_0_[4] ;
  wire \irq_en_reg_n_0_[5] ;
  wire \irq_en_reg_n_0_[6] ;
  wire \irq_en_reg_n_0_[7] ;
  wire \irq_en_reg_n_0_[8] ;
  wire \irq_en_reg_n_0_[9] ;
  wire [0:0]irq_fast_i;
  wire [31:0]irq_pend0;
  wire \irq_pend[0]_i_2_n_0 ;
  wire \irq_pend[10]_i_2_n_0 ;
  wire \irq_pend[11]_i_2_n_0 ;
  wire \irq_pend[12]_i_2_n_0 ;
  wire \irq_pend[13]_i_2_n_0 ;
  wire \irq_pend[14]_i_2_n_0 ;
  wire \irq_pend[15]_i_2_n_0 ;
  wire \irq_pend[16]_i_2_n_0 ;
  wire \irq_pend[17]_i_2_n_0 ;
  wire \irq_pend[18]_i_2_n_0 ;
  wire \irq_pend[19]_i_2_n_0 ;
  wire \irq_pend[1]_i_2_n_0 ;
  wire \irq_pend[20]_i_2_n_0 ;
  wire \irq_pend[21]_i_2_n_0 ;
  wire \irq_pend[22]_i_2_n_0 ;
  wire \irq_pend[23]_i_2_n_0 ;
  wire \irq_pend[24]_i_2_n_0 ;
  wire \irq_pend[25]_i_2_n_0 ;
  wire \irq_pend[26]_i_2_n_0 ;
  wire \irq_pend[27]_i_2_n_0 ;
  wire \irq_pend[28]_i_2_n_0 ;
  wire \irq_pend[29]_i_2_n_0 ;
  wire \irq_pend[2]_i_2_n_0 ;
  wire \irq_pend[30]_i_2_n_0 ;
  wire \irq_pend[31]_i_2_n_0 ;
  wire \irq_pend[3]_i_2_n_0 ;
  wire \irq_pend[4]_i_2_n_0 ;
  wire \irq_pend[5]_i_2_n_0 ;
  wire \irq_pend[6]_i_2_n_0 ;
  wire \irq_pend[7]_i_2_n_0 ;
  wire \irq_pend[8]_i_2_n_0 ;
  wire \irq_pend[9]_i_2_n_0 ;
  wire \irq_pend_reg_n_0_[0] ;
  wire \irq_pend_reg_n_0_[11] ;
  wire \irq_pend_reg_n_0_[12] ;
  wire \irq_pend_reg_n_0_[14] ;
  wire \irq_pend_reg_n_0_[15] ;
  wire \irq_pend_reg_n_0_[17] ;
  wire \irq_pend_reg_n_0_[18] ;
  wire \irq_pend_reg_n_0_[20] ;
  wire \irq_pend_reg_n_0_[21] ;
  wire \irq_pend_reg_n_0_[23] ;
  wire \irq_pend_reg_n_0_[24] ;
  wire \irq_pend_reg_n_0_[26] ;
  wire \irq_pend_reg_n_0_[27] ;
  wire \irq_pend_reg_n_0_[29] ;
  wire \irq_pend_reg_n_0_[2] ;
  wire \irq_pend_reg_n_0_[30] ;
  wire \irq_pend_reg_n_0_[31] ;
  wire \irq_pend_reg_n_0_[3] ;
  wire \irq_pend_reg_n_0_[5] ;
  wire \irq_pend_reg_n_0_[6] ;
  wire \irq_pend_reg_n_0_[8] ;
  wire \irq_pend_reg_n_0_[9] ;
  wire \irq_pol_reg[0]_0 ;
  wire \irq_pol_reg[10]_0 ;
  wire \irq_pol_reg[11]_0 ;
  wire \irq_pol_reg[12]_0 ;
  wire \irq_pol_reg[13]_0 ;
  wire \irq_pol_reg[14]_0 ;
  wire \irq_pol_reg[15]_0 ;
  wire \irq_pol_reg[16]_0 ;
  wire \irq_pol_reg[17]_0 ;
  wire \irq_pol_reg[18]_0 ;
  wire \irq_pol_reg[19]_0 ;
  wire \irq_pol_reg[1]_0 ;
  wire \irq_pol_reg[20]_0 ;
  wire \irq_pol_reg[21]_0 ;
  wire \irq_pol_reg[22]_0 ;
  wire \irq_pol_reg[23]_0 ;
  wire \irq_pol_reg[24]_0 ;
  wire \irq_pol_reg[25]_0 ;
  wire \irq_pol_reg[26]_0 ;
  wire \irq_pol_reg[27]_0 ;
  wire \irq_pol_reg[28]_0 ;
  wire \irq_pol_reg[29]_0 ;
  wire \irq_pol_reg[2]_0 ;
  wire \irq_pol_reg[30]_0 ;
  wire \irq_pol_reg[31]_0 ;
  wire [0:0]\irq_pol_reg[31]_1 ;
  wire \irq_pol_reg[3]_0 ;
  wire \irq_pol_reg[4]_0 ;
  wire \irq_pol_reg[5]_0 ;
  wire \irq_pol_reg[6]_0 ;
  wire \irq_pol_reg[7]_0 ;
  wire \irq_pol_reg[8]_0 ;
  wire \irq_pol_reg[9]_0 ;
  wire \irq_pol_reg_n_0_[0] ;
  wire \irq_pol_reg_n_0_[10] ;
  wire \irq_pol_reg_n_0_[11] ;
  wire \irq_pol_reg_n_0_[12] ;
  wire \irq_pol_reg_n_0_[13] ;
  wire \irq_pol_reg_n_0_[14] ;
  wire \irq_pol_reg_n_0_[15] ;
  wire \irq_pol_reg_n_0_[16] ;
  wire \irq_pol_reg_n_0_[17] ;
  wire \irq_pol_reg_n_0_[18] ;
  wire \irq_pol_reg_n_0_[19] ;
  wire \irq_pol_reg_n_0_[1] ;
  wire \irq_pol_reg_n_0_[20] ;
  wire \irq_pol_reg_n_0_[21] ;
  wire \irq_pol_reg_n_0_[22] ;
  wire \irq_pol_reg_n_0_[23] ;
  wire \irq_pol_reg_n_0_[24] ;
  wire \irq_pol_reg_n_0_[25] ;
  wire \irq_pol_reg_n_0_[27] ;
  wire \irq_pol_reg_n_0_[28] ;
  wire \irq_pol_reg_n_0_[29] ;
  wire \irq_pol_reg_n_0_[2] ;
  wire \irq_pol_reg_n_0_[30] ;
  wire \irq_pol_reg_n_0_[31] ;
  wire \irq_pol_reg_n_0_[3] ;
  wire \irq_pol_reg_n_0_[4] ;
  wire \irq_pol_reg_n_0_[5] ;
  wire \irq_pol_reg_n_0_[6] ;
  wire \irq_pol_reg_n_0_[7] ;
  wire \irq_pol_reg_n_0_[8] ;
  wire \irq_pol_reg_n_0_[9] ;
  wire [0:0]\irq_typ_reg[31]_0 ;
  wire \irq_typ_reg_n_0_[0] ;
  wire \irq_typ_reg_n_0_[10] ;
  wire \irq_typ_reg_n_0_[11] ;
  wire \irq_typ_reg_n_0_[12] ;
  wire \irq_typ_reg_n_0_[13] ;
  wire \irq_typ_reg_n_0_[14] ;
  wire \irq_typ_reg_n_0_[15] ;
  wire \irq_typ_reg_n_0_[16] ;
  wire \irq_typ_reg_n_0_[17] ;
  wire \irq_typ_reg_n_0_[18] ;
  wire \irq_typ_reg_n_0_[19] ;
  wire \irq_typ_reg_n_0_[1] ;
  wire \irq_typ_reg_n_0_[20] ;
  wire \irq_typ_reg_n_0_[21] ;
  wire \irq_typ_reg_n_0_[22] ;
  wire \irq_typ_reg_n_0_[23] ;
  wire \irq_typ_reg_n_0_[24] ;
  wire \irq_typ_reg_n_0_[25] ;
  wire \irq_typ_reg_n_0_[27] ;
  wire \irq_typ_reg_n_0_[28] ;
  wire \irq_typ_reg_n_0_[29] ;
  wire \irq_typ_reg_n_0_[2] ;
  wire \irq_typ_reg_n_0_[30] ;
  wire \irq_typ_reg_n_0_[31] ;
  wire \irq_typ_reg_n_0_[3] ;
  wire \irq_typ_reg_n_0_[4] ;
  wire \irq_typ_reg_n_0_[5] ;
  wire \irq_typ_reg_n_0_[6] ;
  wire \irq_typ_reg_n_0_[7] ;
  wire \irq_typ_reg_n_0_[8] ;
  wire \irq_typ_reg_n_0_[9] ;
  wire p_0_in;
  wire p_0_in15_in;
  wire p_0_in21_in;
  wire p_0_in27_in;
  wire p_0_in33_in;
  wire p_0_in39_in;
  wire p_0_in45_in;
  wire p_0_in51_in;
  wire p_0_in57_in;
  wire p_0_in63_in;
  wire p_0_in69_in;
  wire p_0_in75_in;
  wire p_0_in81_in;
  wire p_0_in87_in;
  wire p_0_in93_in;
  wire p_0_in9_in;
  wire p_11_in;
  wire p_12_in;
  wire p_14_in;
  wire p_15_in;
  wire p_17_in;
  wire p_18_in;
  wire p_20_in;
  wire p_21_in;
  wire p_23_in;
  wire p_24_in;
  wire p_26_in;
  wire p_27_in;
  wire p_29_in;
  wire p_2_in;
  wire p_30_in;
  wire [1:0]p_32_in;
  wire p_33_in;
  wire p_35_in;
  wire p_37_in;
  wire p_39_in;
  wire p_3_in;
  wire p_41_in;
  wire p_5_in;
  wire p_6_in;
  wire p_8_in;
  wire p_9_in;
  wire \port_in2_reg_n_0_[0] ;
  wire [31:0]\port_out_reg[31]_0 ;
  wire rstn_sys;
  wire \trap_ctrl[irq_pnd][11]_i_2_n_0 ;
  wire \trap_ctrl[irq_pnd][11]_i_3_n_0 ;
  wire \trap_ctrl[irq_pnd][11]_i_4_n_0 ;
  wire \trap_ctrl[irq_pnd][11]_i_5_n_0 ;
  wire \trap_ctrl[irq_pnd][11]_i_6_n_0 ;
  wire \trap_ctrl[irq_pnd][11]_i_7_n_0 ;
  wire \trap_ctrl[irq_pnd][11]_i_8_n_0 ;

  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_rsp_o[data][0]_i_2 
       (.I0(\irq_pol_reg_n_0_[0] ),
        .I1(\irq_pend_reg_n_0_[0] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\irq_typ_reg_n_0_[0] ),
        .I5(\irq_en_reg_n_0_[0] ),
        .O(\irq_pol_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_rsp_o[data][10]_i_2 
       (.I0(\irq_pol_reg_n_0_[10] ),
        .I1(p_20_in),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\irq_typ_reg_n_0_[10] ),
        .I5(\irq_en_reg_n_0_[10] ),
        .O(\irq_pol_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_rsp_o[data][11]_i_2 
       (.I0(\irq_pol_reg_n_0_[11] ),
        .I1(\irq_pend_reg_n_0_[11] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\irq_typ_reg_n_0_[11] ),
        .I5(\irq_en_reg_n_0_[11] ),
        .O(\irq_pol_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_rsp_o[data][12]_i_2 
       (.I0(\irq_pol_reg_n_0_[12] ),
        .I1(\irq_pend_reg_n_0_[12] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\irq_typ_reg_n_0_[12] ),
        .I5(\irq_en_reg_n_0_[12] ),
        .O(\irq_pol_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_rsp_o[data][13]_i_2 
       (.I0(\irq_pol_reg_n_0_[13] ),
        .I1(p_17_in),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\irq_typ_reg_n_0_[13] ),
        .I5(\irq_en_reg_n_0_[13] ),
        .O(\irq_pol_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_rsp_o[data][14]_i_2 
       (.I0(\irq_pol_reg_n_0_[14] ),
        .I1(\irq_pend_reg_n_0_[14] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\irq_typ_reg_n_0_[14] ),
        .I5(\irq_en_reg_n_0_[14] ),
        .O(\irq_pol_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_rsp_o[data][15]_i_2 
       (.I0(\irq_pol_reg_n_0_[15] ),
        .I1(\irq_pend_reg_n_0_[15] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\irq_typ_reg_n_0_[15] ),
        .I5(\irq_en_reg_n_0_[15] ),
        .O(\irq_pol_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_rsp_o[data][16]_i_2 
       (.I0(\irq_pol_reg_n_0_[16] ),
        .I1(p_14_in),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\irq_typ_reg_n_0_[16] ),
        .I5(\irq_en_reg_n_0_[16] ),
        .O(\irq_pol_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_rsp_o[data][17]_i_2 
       (.I0(\irq_pol_reg_n_0_[17] ),
        .I1(\irq_pend_reg_n_0_[17] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\irq_typ_reg_n_0_[17] ),
        .I5(\irq_en_reg_n_0_[17] ),
        .O(\irq_pol_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_rsp_o[data][18]_i_2 
       (.I0(\irq_pol_reg_n_0_[18] ),
        .I1(\irq_pend_reg_n_0_[18] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\irq_typ_reg_n_0_[18] ),
        .I5(\irq_en_reg_n_0_[18] ),
        .O(\irq_pol_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_rsp_o[data][19]_i_2 
       (.I0(\irq_pol_reg_n_0_[19] ),
        .I1(p_11_in),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\irq_typ_reg_n_0_[19] ),
        .I5(\irq_en_reg_n_0_[19] ),
        .O(\irq_pol_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_rsp_o[data][1]_i_2 
       (.I0(\irq_pol_reg_n_0_[1] ),
        .I1(p_29_in),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\irq_typ_reg_n_0_[1] ),
        .I5(\irq_en_reg_n_0_[1] ),
        .O(\irq_pol_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_rsp_o[data][20]_i_2 
       (.I0(\irq_pol_reg_n_0_[20] ),
        .I1(\irq_pend_reg_n_0_[20] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\irq_typ_reg_n_0_[20] ),
        .I5(\irq_en_reg_n_0_[20] ),
        .O(\irq_pol_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_rsp_o[data][21]_i_2 
       (.I0(\irq_pol_reg_n_0_[21] ),
        .I1(\irq_pend_reg_n_0_[21] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\irq_typ_reg_n_0_[21] ),
        .I5(\irq_en_reg_n_0_[21] ),
        .O(\irq_pol_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_rsp_o[data][22]_i_2 
       (.I0(\irq_pol_reg_n_0_[22] ),
        .I1(p_8_in),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\irq_typ_reg_n_0_[22] ),
        .I5(\irq_en_reg_n_0_[22] ),
        .O(\irq_pol_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_rsp_o[data][23]_i_2 
       (.I0(\irq_pol_reg_n_0_[23] ),
        .I1(\irq_pend_reg_n_0_[23] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\irq_typ_reg_n_0_[23] ),
        .I5(\irq_en_reg_n_0_[23] ),
        .O(\irq_pol_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_rsp_o[data][24]_i_2 
       (.I0(\irq_pol_reg_n_0_[24] ),
        .I1(\irq_pend_reg_n_0_[24] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\irq_typ_reg_n_0_[24] ),
        .I5(\irq_en_reg_n_0_[24] ),
        .O(\irq_pol_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_rsp_o[data][25]_i_2 
       (.I0(\irq_pol_reg_n_0_[25] ),
        .I1(p_5_in),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\irq_typ_reg_n_0_[25] ),
        .I5(\irq_en_reg_n_0_[25] ),
        .O(\irq_pol_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_rsp_o[data][26]_i_2 
       (.I0(p_32_in[0]),
        .I1(\irq_pend_reg_n_0_[26] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(p_32_in[1]),
        .I5(\irq_en_reg_n_0_[26] ),
        .O(\irq_pol_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_rsp_o[data][27]_i_2 
       (.I0(\irq_pol_reg_n_0_[27] ),
        .I1(\irq_pend_reg_n_0_[27] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\irq_typ_reg_n_0_[27] ),
        .I5(\irq_en_reg_n_0_[27] ),
        .O(\irq_pol_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_rsp_o[data][28]_i_2 
       (.I0(\irq_pol_reg_n_0_[28] ),
        .I1(p_2_in),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\irq_typ_reg_n_0_[28] ),
        .I5(\irq_en_reg_n_0_[28] ),
        .O(\irq_pol_reg[28]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_rsp_o[data][29]_i_2 
       (.I0(\irq_pol_reg_n_0_[29] ),
        .I1(\irq_pend_reg_n_0_[29] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\irq_typ_reg_n_0_[29] ),
        .I5(\irq_en_reg_n_0_[29] ),
        .O(\irq_pol_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_rsp_o[data][2]_i_2 
       (.I0(\irq_pol_reg_n_0_[2] ),
        .I1(\irq_pend_reg_n_0_[2] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\irq_typ_reg_n_0_[2] ),
        .I5(\irq_en_reg_n_0_[2] ),
        .O(\irq_pol_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_rsp_o[data][30]_i_2 
       (.I0(\irq_pol_reg_n_0_[30] ),
        .I1(\irq_pend_reg_n_0_[30] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\irq_typ_reg_n_0_[30] ),
        .I5(\irq_en_reg_n_0_[30] ),
        .O(\irq_pol_reg[30]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_rsp_o[data][31]_i_4 
       (.I0(\irq_pol_reg_n_0_[31] ),
        .I1(\irq_pend_reg_n_0_[31] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\irq_typ_reg_n_0_[31] ),
        .I5(\irq_en_reg_n_0_[31] ),
        .O(\irq_pol_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_rsp_o[data][3]_i_2 
       (.I0(\irq_pol_reg_n_0_[3] ),
        .I1(\irq_pend_reg_n_0_[3] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\irq_typ_reg_n_0_[3] ),
        .I5(\irq_en_reg_n_0_[3] ),
        .O(\irq_pol_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_rsp_o[data][4]_i_2 
       (.I0(\irq_pol_reg_n_0_[4] ),
        .I1(p_26_in),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\irq_typ_reg_n_0_[4] ),
        .I5(\irq_en_reg_n_0_[4] ),
        .O(\irq_pol_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_rsp_o[data][5]_i_2 
       (.I0(\irq_pol_reg_n_0_[5] ),
        .I1(\irq_pend_reg_n_0_[5] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\irq_typ_reg_n_0_[5] ),
        .I5(\irq_en_reg_n_0_[5] ),
        .O(\irq_pol_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_rsp_o[data][6]_i_2 
       (.I0(\irq_pol_reg_n_0_[6] ),
        .I1(\irq_pend_reg_n_0_[6] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\irq_typ_reg_n_0_[6] ),
        .I5(\irq_en_reg_n_0_[6] ),
        .O(\irq_pol_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_rsp_o[data][7]_i_2 
       (.I0(\irq_pol_reg_n_0_[7] ),
        .I1(p_23_in),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\irq_typ_reg_n_0_[7] ),
        .I5(\irq_en_reg_n_0_[7] ),
        .O(\irq_pol_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_rsp_o[data][8]_i_2 
       (.I0(\irq_pol_reg_n_0_[8] ),
        .I1(\irq_pend_reg_n_0_[8] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\irq_typ_reg_n_0_[8] ),
        .I5(\irq_en_reg_n_0_[8] ),
        .O(\irq_pol_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_rsp_o[data][9]_i_2 
       (.I0(\irq_pol_reg_n_0_[9] ),
        .I1(\irq_pend_reg_n_0_[9] ),
        .I2(\dev_00_req_o[addr] [1]),
        .I3(\dev_00_req_o[addr] [0]),
        .I4(\irq_typ_reg_n_0_[9] ),
        .I5(\irq_en_reg_n_0_[9] ),
        .O(\irq_pol_reg[9]_0 ));
  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\iodev_req[4][stb] ),
        .Q(\iodev_rsp[4][ack] ));
  FDCE \bus_rsp_o_reg[data][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [0]),
        .Q(\bus_rsp_o_reg[data][31]_0 [0]));
  FDCE \bus_rsp_o_reg[data][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [10]),
        .Q(\bus_rsp_o_reg[data][31]_0 [10]));
  FDCE \bus_rsp_o_reg[data][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [11]),
        .Q(\bus_rsp_o_reg[data][31]_0 [11]));
  FDCE \bus_rsp_o_reg[data][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [12]),
        .Q(\bus_rsp_o_reg[data][31]_0 [12]));
  FDCE \bus_rsp_o_reg[data][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [13]),
        .Q(\bus_rsp_o_reg[data][31]_0 [13]));
  FDCE \bus_rsp_o_reg[data][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [14]),
        .Q(\bus_rsp_o_reg[data][31]_0 [14]));
  FDCE \bus_rsp_o_reg[data][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [15]),
        .Q(\bus_rsp_o_reg[data][31]_0 [15]));
  FDCE \bus_rsp_o_reg[data][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [16]),
        .Q(\bus_rsp_o_reg[data][31]_0 [16]));
  FDCE \bus_rsp_o_reg[data][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [17]),
        .Q(\bus_rsp_o_reg[data][31]_0 [17]));
  FDCE \bus_rsp_o_reg[data][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [18]),
        .Q(\bus_rsp_o_reg[data][31]_0 [18]));
  FDCE \bus_rsp_o_reg[data][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [19]),
        .Q(\bus_rsp_o_reg[data][31]_0 [19]));
  FDCE \bus_rsp_o_reg[data][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [1]),
        .Q(\bus_rsp_o_reg[data][31]_0 [1]));
  FDCE \bus_rsp_o_reg[data][20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [20]),
        .Q(\bus_rsp_o_reg[data][31]_0 [20]));
  FDCE \bus_rsp_o_reg[data][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [21]),
        .Q(\bus_rsp_o_reg[data][31]_0 [21]));
  FDCE \bus_rsp_o_reg[data][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [22]),
        .Q(\bus_rsp_o_reg[data][31]_0 [22]));
  FDCE \bus_rsp_o_reg[data][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [23]),
        .Q(\bus_rsp_o_reg[data][31]_0 [23]));
  FDCE \bus_rsp_o_reg[data][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [24]),
        .Q(\bus_rsp_o_reg[data][31]_0 [24]));
  FDCE \bus_rsp_o_reg[data][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [25]),
        .Q(\bus_rsp_o_reg[data][31]_0 [25]));
  FDCE \bus_rsp_o_reg[data][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [26]),
        .Q(\bus_rsp_o_reg[data][31]_0 [26]));
  FDCE \bus_rsp_o_reg[data][27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [27]),
        .Q(\bus_rsp_o_reg[data][31]_0 [27]));
  FDCE \bus_rsp_o_reg[data][28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [28]),
        .Q(\bus_rsp_o_reg[data][31]_0 [28]));
  FDCE \bus_rsp_o_reg[data][29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [29]),
        .Q(\bus_rsp_o_reg[data][31]_0 [29]));
  FDCE \bus_rsp_o_reg[data][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [2]),
        .Q(\bus_rsp_o_reg[data][31]_0 [2]));
  FDCE \bus_rsp_o_reg[data][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [30]),
        .Q(\bus_rsp_o_reg[data][31]_0 [30]));
  FDCE \bus_rsp_o_reg[data][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [31]),
        .Q(\bus_rsp_o_reg[data][31]_0 [31]));
  FDCE \bus_rsp_o_reg[data][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [3]),
        .Q(\bus_rsp_o_reg[data][31]_0 [3]));
  FDCE \bus_rsp_o_reg[data][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [4]),
        .Q(\bus_rsp_o_reg[data][31]_0 [4]));
  FDCE \bus_rsp_o_reg[data][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [5]),
        .Q(\bus_rsp_o_reg[data][31]_0 [5]));
  FDCE \bus_rsp_o_reg[data][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [6]),
        .Q(\bus_rsp_o_reg[data][31]_0 [6]));
  FDCE \bus_rsp_o_reg[data][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [7]),
        .Q(\bus_rsp_o_reg[data][31]_0 [7]));
  FDCE \bus_rsp_o_reg[data][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [8]),
        .Q(\bus_rsp_o_reg[data][31]_0 [8]));
  FDCE \bus_rsp_o_reg[data][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [9]),
        .Q(\bus_rsp_o_reg[data][31]_0 [9]));
  FDCE \irq_clrn_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_clrn_reg[31]_0 [0]),
        .Q(irq_clrn[0]));
  FDCE \irq_clrn_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_clrn_reg[31]_0 [10]),
        .Q(irq_clrn[10]));
  FDCE \irq_clrn_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_clrn_reg[31]_0 [11]),
        .Q(irq_clrn[11]));
  FDCE \irq_clrn_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_clrn_reg[31]_0 [12]),
        .Q(irq_clrn[12]));
  FDCE \irq_clrn_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_clrn_reg[31]_0 [13]),
        .Q(irq_clrn[13]));
  FDCE \irq_clrn_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_clrn_reg[31]_0 [14]),
        .Q(irq_clrn[14]));
  FDCE \irq_clrn_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_clrn_reg[31]_0 [15]),
        .Q(irq_clrn[15]));
  FDCE \irq_clrn_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_clrn_reg[31]_0 [16]),
        .Q(irq_clrn[16]));
  FDCE \irq_clrn_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_clrn_reg[31]_0 [17]),
        .Q(irq_clrn[17]));
  FDCE \irq_clrn_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_clrn_reg[31]_0 [18]),
        .Q(irq_clrn[18]));
  FDCE \irq_clrn_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_clrn_reg[31]_0 [19]),
        .Q(irq_clrn[19]));
  FDCE \irq_clrn_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_clrn_reg[31]_0 [1]),
        .Q(irq_clrn[1]));
  FDCE \irq_clrn_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_clrn_reg[31]_0 [20]),
        .Q(irq_clrn[20]));
  FDCE \irq_clrn_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_clrn_reg[31]_0 [21]),
        .Q(irq_clrn[21]));
  FDCE \irq_clrn_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_clrn_reg[31]_0 [22]),
        .Q(irq_clrn[22]));
  FDCE \irq_clrn_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_clrn_reg[31]_0 [23]),
        .Q(irq_clrn[23]));
  FDCE \irq_clrn_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_clrn_reg[31]_0 [24]),
        .Q(irq_clrn[24]));
  FDCE \irq_clrn_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_clrn_reg[31]_0 [25]),
        .Q(irq_clrn[25]));
  FDCE \irq_clrn_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_clrn_reg[31]_0 [26]),
        .Q(irq_clrn[26]));
  FDCE \irq_clrn_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_clrn_reg[31]_0 [27]),
        .Q(irq_clrn[27]));
  FDCE \irq_clrn_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_clrn_reg[31]_0 [28]),
        .Q(irq_clrn[28]));
  FDCE \irq_clrn_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_clrn_reg[31]_0 [29]),
        .Q(irq_clrn[29]));
  FDCE \irq_clrn_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_clrn_reg[31]_0 [2]),
        .Q(irq_clrn[2]));
  FDCE \irq_clrn_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_clrn_reg[31]_0 [30]),
        .Q(irq_clrn[30]));
  FDCE \irq_clrn_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_clrn_reg[31]_0 [31]),
        .Q(irq_clrn[31]));
  FDCE \irq_clrn_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_clrn_reg[31]_0 [3]),
        .Q(irq_clrn[3]));
  FDCE \irq_clrn_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_clrn_reg[31]_0 [4]),
        .Q(irq_clrn[4]));
  FDCE \irq_clrn_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_clrn_reg[31]_0 [5]),
        .Q(irq_clrn[5]));
  FDCE \irq_clrn_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_clrn_reg[31]_0 [6]),
        .Q(irq_clrn[6]));
  FDCE \irq_clrn_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_clrn_reg[31]_0 [7]),
        .Q(irq_clrn[7]));
  FDCE \irq_clrn_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_clrn_reg[31]_0 [8]),
        .Q(irq_clrn[8]));
  FDCE \irq_clrn_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_clrn_reg[31]_0 [9]),
        .Q(irq_clrn[9]));
  FDCE \irq_en_reg[0] 
       (.C(clk),
        .CE(\irq_en_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(\irq_en_reg_n_0_[0] ));
  FDCE \irq_en_reg[10] 
       (.C(clk),
        .CE(\irq_en_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[10]),
        .Q(\irq_en_reg_n_0_[10] ));
  FDCE \irq_en_reg[11] 
       (.C(clk),
        .CE(\irq_en_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[11]),
        .Q(\irq_en_reg_n_0_[11] ));
  FDCE \irq_en_reg[12] 
       (.C(clk),
        .CE(\irq_en_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[12]),
        .Q(\irq_en_reg_n_0_[12] ));
  FDCE \irq_en_reg[13] 
       (.C(clk),
        .CE(\irq_en_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[13]),
        .Q(\irq_en_reg_n_0_[13] ));
  FDCE \irq_en_reg[14] 
       (.C(clk),
        .CE(\irq_en_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[14]),
        .Q(\irq_en_reg_n_0_[14] ));
  FDCE \irq_en_reg[15] 
       (.C(clk),
        .CE(\irq_en_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[15]),
        .Q(\irq_en_reg_n_0_[15] ));
  FDCE \irq_en_reg[16] 
       (.C(clk),
        .CE(\irq_en_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[16]),
        .Q(\irq_en_reg_n_0_[16] ));
  FDCE \irq_en_reg[17] 
       (.C(clk),
        .CE(\irq_en_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[17]),
        .Q(\irq_en_reg_n_0_[17] ));
  FDCE \irq_en_reg[18] 
       (.C(clk),
        .CE(\irq_en_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[18]),
        .Q(\irq_en_reg_n_0_[18] ));
  FDCE \irq_en_reg[19] 
       (.C(clk),
        .CE(\irq_en_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[19]),
        .Q(\irq_en_reg_n_0_[19] ));
  FDCE \irq_en_reg[1] 
       (.C(clk),
        .CE(\irq_en_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(\irq_en_reg_n_0_[1] ));
  FDCE \irq_en_reg[20] 
       (.C(clk),
        .CE(\irq_en_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[20]),
        .Q(\irq_en_reg_n_0_[20] ));
  FDCE \irq_en_reg[21] 
       (.C(clk),
        .CE(\irq_en_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[21]),
        .Q(\irq_en_reg_n_0_[21] ));
  FDCE \irq_en_reg[22] 
       (.C(clk),
        .CE(\irq_en_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[22]),
        .Q(\irq_en_reg_n_0_[22] ));
  FDCE \irq_en_reg[23] 
       (.C(clk),
        .CE(\irq_en_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[23]),
        .Q(\irq_en_reg_n_0_[23] ));
  FDCE \irq_en_reg[24] 
       (.C(clk),
        .CE(\irq_en_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[24]),
        .Q(\irq_en_reg_n_0_[24] ));
  FDCE \irq_en_reg[25] 
       (.C(clk),
        .CE(\irq_en_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[25]),
        .Q(\irq_en_reg_n_0_[25] ));
  FDCE \irq_en_reg[26] 
       (.C(clk),
        .CE(\irq_en_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[26]),
        .Q(\irq_en_reg_n_0_[26] ));
  FDCE \irq_en_reg[27] 
       (.C(clk),
        .CE(\irq_en_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[27]),
        .Q(\irq_en_reg_n_0_[27] ));
  FDCE \irq_en_reg[28] 
       (.C(clk),
        .CE(\irq_en_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[28]),
        .Q(\irq_en_reg_n_0_[28] ));
  FDCE \irq_en_reg[29] 
       (.C(clk),
        .CE(\irq_en_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[29]),
        .Q(\irq_en_reg_n_0_[29] ));
  FDCE \irq_en_reg[2] 
       (.C(clk),
        .CE(\irq_en_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[2]),
        .Q(\irq_en_reg_n_0_[2] ));
  FDCE \irq_en_reg[30] 
       (.C(clk),
        .CE(\irq_en_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[30]),
        .Q(\irq_en_reg_n_0_[30] ));
  FDCE \irq_en_reg[31] 
       (.C(clk),
        .CE(\irq_en_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[31]),
        .Q(\irq_en_reg_n_0_[31] ));
  FDCE \irq_en_reg[3] 
       (.C(clk),
        .CE(\irq_en_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[3]),
        .Q(\irq_en_reg_n_0_[3] ));
  FDCE \irq_en_reg[4] 
       (.C(clk),
        .CE(\irq_en_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[4]),
        .Q(\irq_en_reg_n_0_[4] ));
  FDCE \irq_en_reg[5] 
       (.C(clk),
        .CE(\irq_en_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[5]),
        .Q(\irq_en_reg_n_0_[5] ));
  FDCE \irq_en_reg[6] 
       (.C(clk),
        .CE(\irq_en_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[6]),
        .Q(\irq_en_reg_n_0_[6] ));
  FDCE \irq_en_reg[7] 
       (.C(clk),
        .CE(\irq_en_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[7]),
        .Q(\irq_en_reg_n_0_[7] ));
  FDCE \irq_en_reg[8] 
       (.C(clk),
        .CE(\irq_en_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[8]),
        .Q(\irq_en_reg_n_0_[8] ));
  FDCE \irq_en_reg[9] 
       (.C(clk),
        .CE(\irq_en_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[9]),
        .Q(\irq_en_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'hBFAAAAEFAAAAAAAA)) 
    \irq_pend[0]_i_1 
       (.I0(\irq_pend[0]_i_2_n_0 ),
        .I1(\port_in2_reg_n_0_[0] ),
        .I2(\irq_typ_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(\irq_pol_reg_n_0_[0] ),
        .I5(\irq_en_reg_n_0_[0] ),
        .O(irq_pend0[0]));
  LUT3 #(
    .INIT(8'h80)) 
    \irq_pend[0]_i_2 
       (.I0(irq_clrn[0]),
        .I1(\irq_pend_reg_n_0_[0] ),
        .I2(\irq_en_reg_n_0_[0] ),
        .O(\irq_pend[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFAAAAEFAAAAAAAA)) 
    \irq_pend[10]_i_1 
       (.I0(\irq_pend[10]_i_2_n_0 ),
        .I1(p_0_in57_in),
        .I2(\irq_typ_reg_n_0_[10] ),
        .I3(Q[10]),
        .I4(\irq_pol_reg_n_0_[10] ),
        .I5(\irq_en_reg_n_0_[10] ),
        .O(irq_pend0[10]));
  LUT3 #(
    .INIT(8'h80)) 
    \irq_pend[10]_i_2 
       (.I0(irq_clrn[10]),
        .I1(p_20_in),
        .I2(\irq_en_reg_n_0_[10] ),
        .O(\irq_pend[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFAAAAEFAAAAAAAA)) 
    \irq_pend[11]_i_1 
       (.I0(\irq_pend[11]_i_2_n_0 ),
        .I1(p_0_in63_in),
        .I2(\irq_typ_reg_n_0_[11] ),
        .I3(Q[11]),
        .I4(\irq_pol_reg_n_0_[11] ),
        .I5(\irq_en_reg_n_0_[11] ),
        .O(irq_pend0[11]));
  LUT3 #(
    .INIT(8'h80)) 
    \irq_pend[11]_i_2 
       (.I0(irq_clrn[11]),
        .I1(\irq_pend_reg_n_0_[11] ),
        .I2(\irq_en_reg_n_0_[11] ),
        .O(\irq_pend[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFAAAAEFAAAAAAAA)) 
    \irq_pend[12]_i_1 
       (.I0(\irq_pend[12]_i_2_n_0 ),
        .I1(p_0_in69_in),
        .I2(\irq_typ_reg_n_0_[12] ),
        .I3(Q[12]),
        .I4(\irq_pol_reg_n_0_[12] ),
        .I5(\irq_en_reg_n_0_[12] ),
        .O(irq_pend0[12]));
  LUT3 #(
    .INIT(8'h80)) 
    \irq_pend[12]_i_2 
       (.I0(irq_clrn[12]),
        .I1(\irq_pend_reg_n_0_[12] ),
        .I2(\irq_en_reg_n_0_[12] ),
        .O(\irq_pend[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFAAAAEFAAAAAAAA)) 
    \irq_pend[13]_i_1 
       (.I0(\irq_pend[13]_i_2_n_0 ),
        .I1(p_0_in75_in),
        .I2(\irq_typ_reg_n_0_[13] ),
        .I3(Q[13]),
        .I4(\irq_pol_reg_n_0_[13] ),
        .I5(\irq_en_reg_n_0_[13] ),
        .O(irq_pend0[13]));
  LUT3 #(
    .INIT(8'h80)) 
    \irq_pend[13]_i_2 
       (.I0(irq_clrn[13]),
        .I1(p_17_in),
        .I2(\irq_en_reg_n_0_[13] ),
        .O(\irq_pend[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFAAAAEFAAAAAAAA)) 
    \irq_pend[14]_i_1 
       (.I0(\irq_pend[14]_i_2_n_0 ),
        .I1(p_0_in81_in),
        .I2(\irq_typ_reg_n_0_[14] ),
        .I3(Q[14]),
        .I4(\irq_pol_reg_n_0_[14] ),
        .I5(\irq_en_reg_n_0_[14] ),
        .O(irq_pend0[14]));
  LUT3 #(
    .INIT(8'h80)) 
    \irq_pend[14]_i_2 
       (.I0(irq_clrn[14]),
        .I1(\irq_pend_reg_n_0_[14] ),
        .I2(\irq_en_reg_n_0_[14] ),
        .O(\irq_pend[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFAAAAEFAAAAAAAA)) 
    \irq_pend[15]_i_1 
       (.I0(\irq_pend[15]_i_2_n_0 ),
        .I1(p_0_in87_in),
        .I2(\irq_typ_reg_n_0_[15] ),
        .I3(Q[15]),
        .I4(\irq_pol_reg_n_0_[15] ),
        .I5(\irq_en_reg_n_0_[15] ),
        .O(irq_pend0[15]));
  LUT3 #(
    .INIT(8'h80)) 
    \irq_pend[15]_i_2 
       (.I0(irq_clrn[15]),
        .I1(\irq_pend_reg_n_0_[15] ),
        .I2(\irq_en_reg_n_0_[15] ),
        .O(\irq_pend[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFAAAAEFAAAAAAAA)) 
    \irq_pend[16]_i_1 
       (.I0(\irq_pend[16]_i_2_n_0 ),
        .I1(p_0_in93_in),
        .I2(\irq_typ_reg_n_0_[16] ),
        .I3(Q[16]),
        .I4(\irq_pol_reg_n_0_[16] ),
        .I5(\irq_en_reg_n_0_[16] ),
        .O(irq_pend0[16]));
  LUT3 #(
    .INIT(8'h80)) 
    \irq_pend[16]_i_2 
       (.I0(irq_clrn[16]),
        .I1(p_14_in),
        .I2(\irq_en_reg_n_0_[16] ),
        .O(\irq_pend[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFAAAAEFAAAAAAAA)) 
    \irq_pend[17]_i_1 
       (.I0(\irq_pend[17]_i_2_n_0 ),
        .I1(p_3_in),
        .I2(\irq_typ_reg_n_0_[17] ),
        .I3(Q[17]),
        .I4(\irq_pol_reg_n_0_[17] ),
        .I5(\irq_en_reg_n_0_[17] ),
        .O(irq_pend0[17]));
  LUT3 #(
    .INIT(8'h80)) 
    \irq_pend[17]_i_2 
       (.I0(irq_clrn[17]),
        .I1(\irq_pend_reg_n_0_[17] ),
        .I2(\irq_en_reg_n_0_[17] ),
        .O(\irq_pend[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFAAAAEFAAAAAAAA)) 
    \irq_pend[18]_i_1 
       (.I0(\irq_pend[18]_i_2_n_0 ),
        .I1(p_6_in),
        .I2(\irq_typ_reg_n_0_[18] ),
        .I3(Q[18]),
        .I4(\irq_pol_reg_n_0_[18] ),
        .I5(\irq_en_reg_n_0_[18] ),
        .O(irq_pend0[18]));
  LUT3 #(
    .INIT(8'h80)) 
    \irq_pend[18]_i_2 
       (.I0(irq_clrn[18]),
        .I1(\irq_pend_reg_n_0_[18] ),
        .I2(\irq_en_reg_n_0_[18] ),
        .O(\irq_pend[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFAAAAEFAAAAAAAA)) 
    \irq_pend[19]_i_1 
       (.I0(\irq_pend[19]_i_2_n_0 ),
        .I1(p_9_in),
        .I2(\irq_typ_reg_n_0_[19] ),
        .I3(Q[19]),
        .I4(\irq_pol_reg_n_0_[19] ),
        .I5(\irq_en_reg_n_0_[19] ),
        .O(irq_pend0[19]));
  LUT3 #(
    .INIT(8'h80)) 
    \irq_pend[19]_i_2 
       (.I0(irq_clrn[19]),
        .I1(p_11_in),
        .I2(\irq_en_reg_n_0_[19] ),
        .O(\irq_pend[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFAAAAEFAAAAAAAA)) 
    \irq_pend[1]_i_1 
       (.I0(\irq_pend[1]_i_2_n_0 ),
        .I1(p_0_in),
        .I2(\irq_typ_reg_n_0_[1] ),
        .I3(Q[1]),
        .I4(\irq_pol_reg_n_0_[1] ),
        .I5(\irq_en_reg_n_0_[1] ),
        .O(irq_pend0[1]));
  LUT3 #(
    .INIT(8'h80)) 
    \irq_pend[1]_i_2 
       (.I0(irq_clrn[1]),
        .I1(p_29_in),
        .I2(\irq_en_reg_n_0_[1] ),
        .O(\irq_pend[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFAAAAEFAAAAAAAA)) 
    \irq_pend[20]_i_1 
       (.I0(\irq_pend[20]_i_2_n_0 ),
        .I1(p_12_in),
        .I2(\irq_typ_reg_n_0_[20] ),
        .I3(Q[20]),
        .I4(\irq_pol_reg_n_0_[20] ),
        .I5(\irq_en_reg_n_0_[20] ),
        .O(irq_pend0[20]));
  LUT3 #(
    .INIT(8'h80)) 
    \irq_pend[20]_i_2 
       (.I0(irq_clrn[20]),
        .I1(\irq_pend_reg_n_0_[20] ),
        .I2(\irq_en_reg_n_0_[20] ),
        .O(\irq_pend[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFAAAAEFAAAAAAAA)) 
    \irq_pend[21]_i_1 
       (.I0(\irq_pend[21]_i_2_n_0 ),
        .I1(p_15_in),
        .I2(\irq_typ_reg_n_0_[21] ),
        .I3(Q[21]),
        .I4(\irq_pol_reg_n_0_[21] ),
        .I5(\irq_en_reg_n_0_[21] ),
        .O(irq_pend0[21]));
  LUT3 #(
    .INIT(8'h80)) 
    \irq_pend[21]_i_2 
       (.I0(irq_clrn[21]),
        .I1(\irq_pend_reg_n_0_[21] ),
        .I2(\irq_en_reg_n_0_[21] ),
        .O(\irq_pend[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFAAAAEFAAAAAAAA)) 
    \irq_pend[22]_i_1 
       (.I0(\irq_pend[22]_i_2_n_0 ),
        .I1(p_18_in),
        .I2(\irq_typ_reg_n_0_[22] ),
        .I3(Q[22]),
        .I4(\irq_pol_reg_n_0_[22] ),
        .I5(\irq_en_reg_n_0_[22] ),
        .O(irq_pend0[22]));
  LUT3 #(
    .INIT(8'h80)) 
    \irq_pend[22]_i_2 
       (.I0(irq_clrn[22]),
        .I1(p_8_in),
        .I2(\irq_en_reg_n_0_[22] ),
        .O(\irq_pend[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFAAAAEFAAAAAAAA)) 
    \irq_pend[23]_i_1 
       (.I0(\irq_pend[23]_i_2_n_0 ),
        .I1(p_21_in),
        .I2(\irq_typ_reg_n_0_[23] ),
        .I3(Q[23]),
        .I4(\irq_pol_reg_n_0_[23] ),
        .I5(\irq_en_reg_n_0_[23] ),
        .O(irq_pend0[23]));
  LUT3 #(
    .INIT(8'h80)) 
    \irq_pend[23]_i_2 
       (.I0(irq_clrn[23]),
        .I1(\irq_pend_reg_n_0_[23] ),
        .I2(\irq_en_reg_n_0_[23] ),
        .O(\irq_pend[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFAAAAEFAAAAAAAA)) 
    \irq_pend[24]_i_1 
       (.I0(\irq_pend[24]_i_2_n_0 ),
        .I1(p_24_in),
        .I2(\irq_typ_reg_n_0_[24] ),
        .I3(Q[24]),
        .I4(\irq_pol_reg_n_0_[24] ),
        .I5(\irq_en_reg_n_0_[24] ),
        .O(irq_pend0[24]));
  LUT3 #(
    .INIT(8'h80)) 
    \irq_pend[24]_i_2 
       (.I0(irq_clrn[24]),
        .I1(\irq_pend_reg_n_0_[24] ),
        .I2(\irq_en_reg_n_0_[24] ),
        .O(\irq_pend[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFAAAAEFAAAAAAAA)) 
    \irq_pend[25]_i_1 
       (.I0(\irq_pend[25]_i_2_n_0 ),
        .I1(p_27_in),
        .I2(\irq_typ_reg_n_0_[25] ),
        .I3(Q[25]),
        .I4(\irq_pol_reg_n_0_[25] ),
        .I5(\irq_en_reg_n_0_[25] ),
        .O(irq_pend0[25]));
  LUT3 #(
    .INIT(8'h80)) 
    \irq_pend[25]_i_2 
       (.I0(irq_clrn[25]),
        .I1(p_5_in),
        .I2(\irq_en_reg_n_0_[25] ),
        .O(\irq_pend[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFAAAAEFAAAAAAAA)) 
    \irq_pend[26]_i_1 
       (.I0(\irq_pend[26]_i_2_n_0 ),
        .I1(p_30_in),
        .I2(p_32_in[1]),
        .I3(Q[26]),
        .I4(p_32_in[0]),
        .I5(\irq_en_reg_n_0_[26] ),
        .O(irq_pend0[26]));
  LUT3 #(
    .INIT(8'h80)) 
    \irq_pend[26]_i_2 
       (.I0(irq_clrn[26]),
        .I1(\irq_pend_reg_n_0_[26] ),
        .I2(\irq_en_reg_n_0_[26] ),
        .O(\irq_pend[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFAAAAEFAAAAAAAA)) 
    \irq_pend[27]_i_1 
       (.I0(\irq_pend[27]_i_2_n_0 ),
        .I1(p_41_in),
        .I2(\irq_typ_reg_n_0_[27] ),
        .I3(Q[27]),
        .I4(\irq_pol_reg_n_0_[27] ),
        .I5(\irq_en_reg_n_0_[27] ),
        .O(irq_pend0[27]));
  LUT3 #(
    .INIT(8'h80)) 
    \irq_pend[27]_i_2 
       (.I0(irq_clrn[27]),
        .I1(\irq_pend_reg_n_0_[27] ),
        .I2(\irq_en_reg_n_0_[27] ),
        .O(\irq_pend[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFAAAAEFAAAAAAAA)) 
    \irq_pend[28]_i_1 
       (.I0(\irq_pend[28]_i_2_n_0 ),
        .I1(p_39_in),
        .I2(\irq_typ_reg_n_0_[28] ),
        .I3(Q[28]),
        .I4(\irq_pol_reg_n_0_[28] ),
        .I5(\irq_en_reg_n_0_[28] ),
        .O(irq_pend0[28]));
  LUT3 #(
    .INIT(8'h80)) 
    \irq_pend[28]_i_2 
       (.I0(irq_clrn[28]),
        .I1(p_2_in),
        .I2(\irq_en_reg_n_0_[28] ),
        .O(\irq_pend[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFAAAAEFAAAAAAAA)) 
    \irq_pend[29]_i_1 
       (.I0(\irq_pend[29]_i_2_n_0 ),
        .I1(p_37_in),
        .I2(\irq_typ_reg_n_0_[29] ),
        .I3(Q[29]),
        .I4(\irq_pol_reg_n_0_[29] ),
        .I5(\irq_en_reg_n_0_[29] ),
        .O(irq_pend0[29]));
  LUT3 #(
    .INIT(8'h80)) 
    \irq_pend[29]_i_2 
       (.I0(irq_clrn[29]),
        .I1(\irq_pend_reg_n_0_[29] ),
        .I2(\irq_en_reg_n_0_[29] ),
        .O(\irq_pend[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFAAAAEFAAAAAAAA)) 
    \irq_pend[2]_i_1 
       (.I0(\irq_pend[2]_i_2_n_0 ),
        .I1(p_0_in9_in),
        .I2(\irq_typ_reg_n_0_[2] ),
        .I3(Q[2]),
        .I4(\irq_pol_reg_n_0_[2] ),
        .I5(\irq_en_reg_n_0_[2] ),
        .O(irq_pend0[2]));
  LUT3 #(
    .INIT(8'h80)) 
    \irq_pend[2]_i_2 
       (.I0(irq_clrn[2]),
        .I1(\irq_pend_reg_n_0_[2] ),
        .I2(\irq_en_reg_n_0_[2] ),
        .O(\irq_pend[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFAAAAEFAAAAAAAA)) 
    \irq_pend[30]_i_1 
       (.I0(\irq_pend[30]_i_2_n_0 ),
        .I1(p_35_in),
        .I2(\irq_typ_reg_n_0_[30] ),
        .I3(Q[30]),
        .I4(\irq_pol_reg_n_0_[30] ),
        .I5(\irq_en_reg_n_0_[30] ),
        .O(irq_pend0[30]));
  LUT3 #(
    .INIT(8'h80)) 
    \irq_pend[30]_i_2 
       (.I0(irq_clrn[30]),
        .I1(\irq_pend_reg_n_0_[30] ),
        .I2(\irq_en_reg_n_0_[30] ),
        .O(\irq_pend[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFAAAAEFAAAAAAAA)) 
    \irq_pend[31]_i_1 
       (.I0(\irq_pend[31]_i_2_n_0 ),
        .I1(p_33_in),
        .I2(\irq_typ_reg_n_0_[31] ),
        .I3(Q[31]),
        .I4(\irq_pol_reg_n_0_[31] ),
        .I5(\irq_en_reg_n_0_[31] ),
        .O(irq_pend0[31]));
  LUT3 #(
    .INIT(8'h80)) 
    \irq_pend[31]_i_2 
       (.I0(irq_clrn[31]),
        .I1(\irq_pend_reg_n_0_[31] ),
        .I2(\irq_en_reg_n_0_[31] ),
        .O(\irq_pend[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFAAAAEFAAAAAAAA)) 
    \irq_pend[3]_i_1 
       (.I0(\irq_pend[3]_i_2_n_0 ),
        .I1(p_0_in15_in),
        .I2(\irq_typ_reg_n_0_[3] ),
        .I3(Q[3]),
        .I4(\irq_pol_reg_n_0_[3] ),
        .I5(\irq_en_reg_n_0_[3] ),
        .O(irq_pend0[3]));
  LUT3 #(
    .INIT(8'h80)) 
    \irq_pend[3]_i_2 
       (.I0(irq_clrn[3]),
        .I1(\irq_pend_reg_n_0_[3] ),
        .I2(\irq_en_reg_n_0_[3] ),
        .O(\irq_pend[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFAAAAEFAAAAAAAA)) 
    \irq_pend[4]_i_1 
       (.I0(\irq_pend[4]_i_2_n_0 ),
        .I1(p_0_in21_in),
        .I2(\irq_typ_reg_n_0_[4] ),
        .I3(Q[4]),
        .I4(\irq_pol_reg_n_0_[4] ),
        .I5(\irq_en_reg_n_0_[4] ),
        .O(irq_pend0[4]));
  LUT3 #(
    .INIT(8'h80)) 
    \irq_pend[4]_i_2 
       (.I0(irq_clrn[4]),
        .I1(p_26_in),
        .I2(\irq_en_reg_n_0_[4] ),
        .O(\irq_pend[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFAAAAEFAAAAAAAA)) 
    \irq_pend[5]_i_1 
       (.I0(\irq_pend[5]_i_2_n_0 ),
        .I1(p_0_in27_in),
        .I2(\irq_typ_reg_n_0_[5] ),
        .I3(Q[5]),
        .I4(\irq_pol_reg_n_0_[5] ),
        .I5(\irq_en_reg_n_0_[5] ),
        .O(irq_pend0[5]));
  LUT3 #(
    .INIT(8'h80)) 
    \irq_pend[5]_i_2 
       (.I0(irq_clrn[5]),
        .I1(\irq_pend_reg_n_0_[5] ),
        .I2(\irq_en_reg_n_0_[5] ),
        .O(\irq_pend[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFAAAAEFAAAAAAAA)) 
    \irq_pend[6]_i_1 
       (.I0(\irq_pend[6]_i_2_n_0 ),
        .I1(p_0_in33_in),
        .I2(\irq_typ_reg_n_0_[6] ),
        .I3(Q[6]),
        .I4(\irq_pol_reg_n_0_[6] ),
        .I5(\irq_en_reg_n_0_[6] ),
        .O(irq_pend0[6]));
  LUT3 #(
    .INIT(8'h80)) 
    \irq_pend[6]_i_2 
       (.I0(irq_clrn[6]),
        .I1(\irq_pend_reg_n_0_[6] ),
        .I2(\irq_en_reg_n_0_[6] ),
        .O(\irq_pend[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFAAAAEFAAAAAAAA)) 
    \irq_pend[7]_i_1 
       (.I0(\irq_pend[7]_i_2_n_0 ),
        .I1(p_0_in39_in),
        .I2(\irq_typ_reg_n_0_[7] ),
        .I3(Q[7]),
        .I4(\irq_pol_reg_n_0_[7] ),
        .I5(\irq_en_reg_n_0_[7] ),
        .O(irq_pend0[7]));
  LUT3 #(
    .INIT(8'h80)) 
    \irq_pend[7]_i_2 
       (.I0(irq_clrn[7]),
        .I1(p_23_in),
        .I2(\irq_en_reg_n_0_[7] ),
        .O(\irq_pend[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFAAAAEFAAAAAAAA)) 
    \irq_pend[8]_i_1 
       (.I0(\irq_pend[8]_i_2_n_0 ),
        .I1(p_0_in45_in),
        .I2(\irq_typ_reg_n_0_[8] ),
        .I3(Q[8]),
        .I4(\irq_pol_reg_n_0_[8] ),
        .I5(\irq_en_reg_n_0_[8] ),
        .O(irq_pend0[8]));
  LUT3 #(
    .INIT(8'h80)) 
    \irq_pend[8]_i_2 
       (.I0(irq_clrn[8]),
        .I1(\irq_pend_reg_n_0_[8] ),
        .I2(\irq_en_reg_n_0_[8] ),
        .O(\irq_pend[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFAAAAEFAAAAAAAA)) 
    \irq_pend[9]_i_1 
       (.I0(\irq_pend[9]_i_2_n_0 ),
        .I1(p_0_in51_in),
        .I2(\irq_typ_reg_n_0_[9] ),
        .I3(Q[9]),
        .I4(\irq_pol_reg_n_0_[9] ),
        .I5(\irq_en_reg_n_0_[9] ),
        .O(irq_pend0[9]));
  LUT3 #(
    .INIT(8'h80)) 
    \irq_pend[9]_i_2 
       (.I0(irq_clrn[9]),
        .I1(\irq_pend_reg_n_0_[9] ),
        .I2(\irq_en_reg_n_0_[9] ),
        .O(\irq_pend[9]_i_2_n_0 ));
  FDCE \irq_pend_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_pend0[0]),
        .Q(\irq_pend_reg_n_0_[0] ));
  FDCE \irq_pend_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_pend0[10]),
        .Q(p_20_in));
  FDCE \irq_pend_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_pend0[11]),
        .Q(\irq_pend_reg_n_0_[11] ));
  FDCE \irq_pend_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_pend0[12]),
        .Q(\irq_pend_reg_n_0_[12] ));
  FDCE \irq_pend_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_pend0[13]),
        .Q(p_17_in));
  FDCE \irq_pend_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_pend0[14]),
        .Q(\irq_pend_reg_n_0_[14] ));
  FDCE \irq_pend_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_pend0[15]),
        .Q(\irq_pend_reg_n_0_[15] ));
  FDCE \irq_pend_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_pend0[16]),
        .Q(p_14_in));
  FDCE \irq_pend_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_pend0[17]),
        .Q(\irq_pend_reg_n_0_[17] ));
  FDCE \irq_pend_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_pend0[18]),
        .Q(\irq_pend_reg_n_0_[18] ));
  FDCE \irq_pend_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_pend0[19]),
        .Q(p_11_in));
  FDCE \irq_pend_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_pend0[1]),
        .Q(p_29_in));
  FDCE \irq_pend_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_pend0[20]),
        .Q(\irq_pend_reg_n_0_[20] ));
  FDCE \irq_pend_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_pend0[21]),
        .Q(\irq_pend_reg_n_0_[21] ));
  FDCE \irq_pend_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_pend0[22]),
        .Q(p_8_in));
  FDCE \irq_pend_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_pend0[23]),
        .Q(\irq_pend_reg_n_0_[23] ));
  FDCE \irq_pend_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_pend0[24]),
        .Q(\irq_pend_reg_n_0_[24] ));
  FDCE \irq_pend_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_pend0[25]),
        .Q(p_5_in));
  FDCE \irq_pend_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_pend0[26]),
        .Q(\irq_pend_reg_n_0_[26] ));
  FDCE \irq_pend_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_pend0[27]),
        .Q(\irq_pend_reg_n_0_[27] ));
  FDCE \irq_pend_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_pend0[28]),
        .Q(p_2_in));
  FDCE \irq_pend_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_pend0[29]),
        .Q(\irq_pend_reg_n_0_[29] ));
  FDCE \irq_pend_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_pend0[2]),
        .Q(\irq_pend_reg_n_0_[2] ));
  FDCE \irq_pend_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_pend0[30]),
        .Q(\irq_pend_reg_n_0_[30] ));
  FDCE \irq_pend_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_pend0[31]),
        .Q(\irq_pend_reg_n_0_[31] ));
  FDCE \irq_pend_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_pend0[3]),
        .Q(\irq_pend_reg_n_0_[3] ));
  FDCE \irq_pend_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_pend0[4]),
        .Q(p_26_in));
  FDCE \irq_pend_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_pend0[5]),
        .Q(\irq_pend_reg_n_0_[5] ));
  FDCE \irq_pend_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_pend0[6]),
        .Q(\irq_pend_reg_n_0_[6] ));
  FDCE \irq_pend_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_pend0[7]),
        .Q(p_23_in));
  FDCE \irq_pend_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_pend0[8]),
        .Q(\irq_pend_reg_n_0_[8] ));
  FDCE \irq_pend_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_pend0[9]),
        .Q(\irq_pend_reg_n_0_[9] ));
  FDCE \irq_pol_reg[0] 
       (.C(clk),
        .CE(\irq_pol_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(\irq_pol_reg_n_0_[0] ));
  FDCE \irq_pol_reg[10] 
       (.C(clk),
        .CE(\irq_pol_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(D[10]),
        .Q(\irq_pol_reg_n_0_[10] ));
  FDCE \irq_pol_reg[11] 
       (.C(clk),
        .CE(\irq_pol_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(D[11]),
        .Q(\irq_pol_reg_n_0_[11] ));
  FDCE \irq_pol_reg[12] 
       (.C(clk),
        .CE(\irq_pol_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(D[12]),
        .Q(\irq_pol_reg_n_0_[12] ));
  FDCE \irq_pol_reg[13] 
       (.C(clk),
        .CE(\irq_pol_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(D[13]),
        .Q(\irq_pol_reg_n_0_[13] ));
  FDCE \irq_pol_reg[14] 
       (.C(clk),
        .CE(\irq_pol_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(D[14]),
        .Q(\irq_pol_reg_n_0_[14] ));
  FDCE \irq_pol_reg[15] 
       (.C(clk),
        .CE(\irq_pol_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(D[15]),
        .Q(\irq_pol_reg_n_0_[15] ));
  FDCE \irq_pol_reg[16] 
       (.C(clk),
        .CE(\irq_pol_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(D[16]),
        .Q(\irq_pol_reg_n_0_[16] ));
  FDCE \irq_pol_reg[17] 
       (.C(clk),
        .CE(\irq_pol_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(D[17]),
        .Q(\irq_pol_reg_n_0_[17] ));
  FDCE \irq_pol_reg[18] 
       (.C(clk),
        .CE(\irq_pol_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(D[18]),
        .Q(\irq_pol_reg_n_0_[18] ));
  FDCE \irq_pol_reg[19] 
       (.C(clk),
        .CE(\irq_pol_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(D[19]),
        .Q(\irq_pol_reg_n_0_[19] ));
  FDCE \irq_pol_reg[1] 
       (.C(clk),
        .CE(\irq_pol_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(\irq_pol_reg_n_0_[1] ));
  FDCE \irq_pol_reg[20] 
       (.C(clk),
        .CE(\irq_pol_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(D[20]),
        .Q(\irq_pol_reg_n_0_[20] ));
  FDCE \irq_pol_reg[21] 
       (.C(clk),
        .CE(\irq_pol_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(D[21]),
        .Q(\irq_pol_reg_n_0_[21] ));
  FDCE \irq_pol_reg[22] 
       (.C(clk),
        .CE(\irq_pol_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(D[22]),
        .Q(\irq_pol_reg_n_0_[22] ));
  FDCE \irq_pol_reg[23] 
       (.C(clk),
        .CE(\irq_pol_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(D[23]),
        .Q(\irq_pol_reg_n_0_[23] ));
  FDCE \irq_pol_reg[24] 
       (.C(clk),
        .CE(\irq_pol_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(D[24]),
        .Q(\irq_pol_reg_n_0_[24] ));
  FDCE \irq_pol_reg[25] 
       (.C(clk),
        .CE(\irq_pol_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(D[25]),
        .Q(\irq_pol_reg_n_0_[25] ));
  FDCE \irq_pol_reg[26] 
       (.C(clk),
        .CE(\irq_pol_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(D[26]),
        .Q(p_32_in[0]));
  FDCE \irq_pol_reg[27] 
       (.C(clk),
        .CE(\irq_pol_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(D[27]),
        .Q(\irq_pol_reg_n_0_[27] ));
  FDCE \irq_pol_reg[28] 
       (.C(clk),
        .CE(\irq_pol_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(D[28]),
        .Q(\irq_pol_reg_n_0_[28] ));
  FDCE \irq_pol_reg[29] 
       (.C(clk),
        .CE(\irq_pol_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(D[29]),
        .Q(\irq_pol_reg_n_0_[29] ));
  FDCE \irq_pol_reg[2] 
       (.C(clk),
        .CE(\irq_pol_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(D[2]),
        .Q(\irq_pol_reg_n_0_[2] ));
  FDCE \irq_pol_reg[30] 
       (.C(clk),
        .CE(\irq_pol_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(D[30]),
        .Q(\irq_pol_reg_n_0_[30] ));
  FDCE \irq_pol_reg[31] 
       (.C(clk),
        .CE(\irq_pol_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(D[31]),
        .Q(\irq_pol_reg_n_0_[31] ));
  FDCE \irq_pol_reg[3] 
       (.C(clk),
        .CE(\irq_pol_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(D[3]),
        .Q(\irq_pol_reg_n_0_[3] ));
  FDCE \irq_pol_reg[4] 
       (.C(clk),
        .CE(\irq_pol_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(D[4]),
        .Q(\irq_pol_reg_n_0_[4] ));
  FDCE \irq_pol_reg[5] 
       (.C(clk),
        .CE(\irq_pol_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(D[5]),
        .Q(\irq_pol_reg_n_0_[5] ));
  FDCE \irq_pol_reg[6] 
       (.C(clk),
        .CE(\irq_pol_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(D[6]),
        .Q(\irq_pol_reg_n_0_[6] ));
  FDCE \irq_pol_reg[7] 
       (.C(clk),
        .CE(\irq_pol_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(D[7]),
        .Q(\irq_pol_reg_n_0_[7] ));
  FDCE \irq_pol_reg[8] 
       (.C(clk),
        .CE(\irq_pol_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(D[8]),
        .Q(\irq_pol_reg_n_0_[8] ));
  FDCE \irq_pol_reg[9] 
       (.C(clk),
        .CE(\irq_pol_reg[31]_1 ),
        .CLR(rstn_sys),
        .D(D[9]),
        .Q(\irq_pol_reg_n_0_[9] ));
  FDCE \irq_typ_reg[0] 
       (.C(clk),
        .CE(\irq_typ_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(\irq_typ_reg_n_0_[0] ));
  FDCE \irq_typ_reg[10] 
       (.C(clk),
        .CE(\irq_typ_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[10]),
        .Q(\irq_typ_reg_n_0_[10] ));
  FDCE \irq_typ_reg[11] 
       (.C(clk),
        .CE(\irq_typ_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[11]),
        .Q(\irq_typ_reg_n_0_[11] ));
  FDCE \irq_typ_reg[12] 
       (.C(clk),
        .CE(\irq_typ_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[12]),
        .Q(\irq_typ_reg_n_0_[12] ));
  FDCE \irq_typ_reg[13] 
       (.C(clk),
        .CE(\irq_typ_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[13]),
        .Q(\irq_typ_reg_n_0_[13] ));
  FDCE \irq_typ_reg[14] 
       (.C(clk),
        .CE(\irq_typ_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[14]),
        .Q(\irq_typ_reg_n_0_[14] ));
  FDCE \irq_typ_reg[15] 
       (.C(clk),
        .CE(\irq_typ_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[15]),
        .Q(\irq_typ_reg_n_0_[15] ));
  FDCE \irq_typ_reg[16] 
       (.C(clk),
        .CE(\irq_typ_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[16]),
        .Q(\irq_typ_reg_n_0_[16] ));
  FDCE \irq_typ_reg[17] 
       (.C(clk),
        .CE(\irq_typ_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[17]),
        .Q(\irq_typ_reg_n_0_[17] ));
  FDCE \irq_typ_reg[18] 
       (.C(clk),
        .CE(\irq_typ_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[18]),
        .Q(\irq_typ_reg_n_0_[18] ));
  FDCE \irq_typ_reg[19] 
       (.C(clk),
        .CE(\irq_typ_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[19]),
        .Q(\irq_typ_reg_n_0_[19] ));
  FDCE \irq_typ_reg[1] 
       (.C(clk),
        .CE(\irq_typ_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(\irq_typ_reg_n_0_[1] ));
  FDCE \irq_typ_reg[20] 
       (.C(clk),
        .CE(\irq_typ_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[20]),
        .Q(\irq_typ_reg_n_0_[20] ));
  FDCE \irq_typ_reg[21] 
       (.C(clk),
        .CE(\irq_typ_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[21]),
        .Q(\irq_typ_reg_n_0_[21] ));
  FDCE \irq_typ_reg[22] 
       (.C(clk),
        .CE(\irq_typ_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[22]),
        .Q(\irq_typ_reg_n_0_[22] ));
  FDCE \irq_typ_reg[23] 
       (.C(clk),
        .CE(\irq_typ_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[23]),
        .Q(\irq_typ_reg_n_0_[23] ));
  FDCE \irq_typ_reg[24] 
       (.C(clk),
        .CE(\irq_typ_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[24]),
        .Q(\irq_typ_reg_n_0_[24] ));
  FDCE \irq_typ_reg[25] 
       (.C(clk),
        .CE(\irq_typ_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[25]),
        .Q(\irq_typ_reg_n_0_[25] ));
  FDCE \irq_typ_reg[26] 
       (.C(clk),
        .CE(\irq_typ_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[26]),
        .Q(p_32_in[1]));
  FDCE \irq_typ_reg[27] 
       (.C(clk),
        .CE(\irq_typ_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[27]),
        .Q(\irq_typ_reg_n_0_[27] ));
  FDCE \irq_typ_reg[28] 
       (.C(clk),
        .CE(\irq_typ_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[28]),
        .Q(\irq_typ_reg_n_0_[28] ));
  FDCE \irq_typ_reg[29] 
       (.C(clk),
        .CE(\irq_typ_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[29]),
        .Q(\irq_typ_reg_n_0_[29] ));
  FDCE \irq_typ_reg[2] 
       (.C(clk),
        .CE(\irq_typ_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[2]),
        .Q(\irq_typ_reg_n_0_[2] ));
  FDCE \irq_typ_reg[30] 
       (.C(clk),
        .CE(\irq_typ_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[30]),
        .Q(\irq_typ_reg_n_0_[30] ));
  FDCE \irq_typ_reg[31] 
       (.C(clk),
        .CE(\irq_typ_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[31]),
        .Q(\irq_typ_reg_n_0_[31] ));
  FDCE \irq_typ_reg[3] 
       (.C(clk),
        .CE(\irq_typ_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[3]),
        .Q(\irq_typ_reg_n_0_[3] ));
  FDCE \irq_typ_reg[4] 
       (.C(clk),
        .CE(\irq_typ_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[4]),
        .Q(\irq_typ_reg_n_0_[4] ));
  FDCE \irq_typ_reg[5] 
       (.C(clk),
        .CE(\irq_typ_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[5]),
        .Q(\irq_typ_reg_n_0_[5] ));
  FDCE \irq_typ_reg[6] 
       (.C(clk),
        .CE(\irq_typ_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[6]),
        .Q(\irq_typ_reg_n_0_[6] ));
  FDCE \irq_typ_reg[7] 
       (.C(clk),
        .CE(\irq_typ_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[7]),
        .Q(\irq_typ_reg_n_0_[7] ));
  FDCE \irq_typ_reg[8] 
       (.C(clk),
        .CE(\irq_typ_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[8]),
        .Q(\irq_typ_reg_n_0_[8] ));
  FDCE \irq_typ_reg[9] 
       (.C(clk),
        .CE(\irq_typ_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(D[9]),
        .Q(\irq_typ_reg_n_0_[9] ));
  FDCE \port_in2_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(Q[0]),
        .Q(\port_in2_reg_n_0_[0] ));
  FDCE \port_in2_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(Q[10]),
        .Q(p_0_in57_in));
  FDCE \port_in2_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(Q[11]),
        .Q(p_0_in63_in));
  FDCE \port_in2_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(Q[12]),
        .Q(p_0_in69_in));
  FDCE \port_in2_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(Q[13]),
        .Q(p_0_in75_in));
  FDCE \port_in2_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(Q[14]),
        .Q(p_0_in81_in));
  FDCE \port_in2_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(Q[15]),
        .Q(p_0_in87_in));
  FDCE \port_in2_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(Q[16]),
        .Q(p_0_in93_in));
  FDCE \port_in2_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(Q[17]),
        .Q(p_3_in));
  FDCE \port_in2_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(Q[18]),
        .Q(p_6_in));
  FDCE \port_in2_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(Q[19]),
        .Q(p_9_in));
  FDCE \port_in2_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(Q[1]),
        .Q(p_0_in));
  FDCE \port_in2_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(Q[20]),
        .Q(p_12_in));
  FDCE \port_in2_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(Q[21]),
        .Q(p_15_in));
  FDCE \port_in2_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(Q[22]),
        .Q(p_18_in));
  FDCE \port_in2_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(Q[23]),
        .Q(p_21_in));
  FDCE \port_in2_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(Q[24]),
        .Q(p_24_in));
  FDCE \port_in2_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(Q[25]),
        .Q(p_27_in));
  FDCE \port_in2_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(Q[26]),
        .Q(p_30_in));
  FDCE \port_in2_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(Q[27]),
        .Q(p_41_in));
  FDCE \port_in2_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(Q[28]),
        .Q(p_39_in));
  FDCE \port_in2_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(Q[29]),
        .Q(p_37_in));
  FDCE \port_in2_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(Q[2]),
        .Q(p_0_in9_in));
  FDCE \port_in2_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(Q[30]),
        .Q(p_35_in));
  FDCE \port_in2_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(Q[31]),
        .Q(p_33_in));
  FDCE \port_in2_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(Q[3]),
        .Q(p_0_in15_in));
  FDCE \port_in2_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(Q[4]),
        .Q(p_0_in21_in));
  FDCE \port_in2_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(Q[5]),
        .Q(p_0_in27_in));
  FDCE \port_in2_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(Q[6]),
        .Q(p_0_in33_in));
  FDCE \port_in2_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(Q[7]),
        .Q(p_0_in39_in));
  FDCE \port_in2_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(Q[8]),
        .Q(p_0_in45_in));
  FDCE \port_in2_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(Q[9]),
        .Q(p_0_in51_in));
  FDCE \port_in_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[0]),
        .Q(Q[0]));
  FDCE \port_in_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[10]),
        .Q(Q[10]));
  FDCE \port_in_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[11]),
        .Q(Q[11]));
  FDCE \port_in_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[12]),
        .Q(Q[12]));
  FDCE \port_in_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[13]),
        .Q(Q[13]));
  FDCE \port_in_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[14]),
        .Q(Q[14]));
  FDCE \port_in_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[15]),
        .Q(Q[15]));
  FDCE \port_in_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[16]),
        .Q(Q[16]));
  FDCE \port_in_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[17]),
        .Q(Q[17]));
  FDCE \port_in_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[18]),
        .Q(Q[18]));
  FDCE \port_in_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[19]),
        .Q(Q[19]));
  FDCE \port_in_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[1]),
        .Q(Q[1]));
  FDCE \port_in_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[20]),
        .Q(Q[20]));
  FDCE \port_in_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[21]),
        .Q(Q[21]));
  FDCE \port_in_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[22]),
        .Q(Q[22]));
  FDCE \port_in_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[23]),
        .Q(Q[23]));
  FDCE \port_in_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[24]),
        .Q(Q[24]));
  FDCE \port_in_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[25]),
        .Q(Q[25]));
  FDCE \port_in_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[26]),
        .Q(Q[26]));
  FDCE \port_in_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[27]),
        .Q(Q[27]));
  FDCE \port_in_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[28]),
        .Q(Q[28]));
  FDCE \port_in_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[29]),
        .Q(Q[29]));
  FDCE \port_in_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[2]),
        .Q(Q[2]));
  FDCE \port_in_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[30]),
        .Q(Q[30]));
  FDCE \port_in_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[31]),
        .Q(Q[31]));
  FDCE \port_in_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[3]),
        .Q(Q[3]));
  FDCE \port_in_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[4]),
        .Q(Q[4]));
  FDCE \port_in_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[5]),
        .Q(Q[5]));
  FDCE \port_in_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[6]),
        .Q(Q[6]));
  FDCE \port_in_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[7]),
        .Q(Q[7]));
  FDCE \port_in_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[8]),
        .Q(Q[8]));
  FDCE \port_in_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[9]),
        .Q(Q[9]));
  FDCE \port_out_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(\port_out_reg[31]_0 [0]));
  FDCE \port_out_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[10]),
        .Q(\port_out_reg[31]_0 [10]));
  FDCE \port_out_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[11]),
        .Q(\port_out_reg[31]_0 [11]));
  FDCE \port_out_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[12]),
        .Q(\port_out_reg[31]_0 [12]));
  FDCE \port_out_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[13]),
        .Q(\port_out_reg[31]_0 [13]));
  FDCE \port_out_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[14]),
        .Q(\port_out_reg[31]_0 [14]));
  FDCE \port_out_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[15]),
        .Q(\port_out_reg[31]_0 [15]));
  FDCE \port_out_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[16]),
        .Q(\port_out_reg[31]_0 [16]));
  FDCE \port_out_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[17]),
        .Q(\port_out_reg[31]_0 [17]));
  FDCE \port_out_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[18]),
        .Q(\port_out_reg[31]_0 [18]));
  FDCE \port_out_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[19]),
        .Q(\port_out_reg[31]_0 [19]));
  FDCE \port_out_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(\port_out_reg[31]_0 [1]));
  FDCE \port_out_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[20]),
        .Q(\port_out_reg[31]_0 [20]));
  FDCE \port_out_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[21]),
        .Q(\port_out_reg[31]_0 [21]));
  FDCE \port_out_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[22]),
        .Q(\port_out_reg[31]_0 [22]));
  FDCE \port_out_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[23]),
        .Q(\port_out_reg[31]_0 [23]));
  FDCE \port_out_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[24]),
        .Q(\port_out_reg[31]_0 [24]));
  FDCE \port_out_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[25]),
        .Q(\port_out_reg[31]_0 [25]));
  FDCE \port_out_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[26]),
        .Q(\port_out_reg[31]_0 [26]));
  FDCE \port_out_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[27]),
        .Q(\port_out_reg[31]_0 [27]));
  FDCE \port_out_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[28]),
        .Q(\port_out_reg[31]_0 [28]));
  FDCE \port_out_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[29]),
        .Q(\port_out_reg[31]_0 [29]));
  FDCE \port_out_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[2]),
        .Q(\port_out_reg[31]_0 [2]));
  FDCE \port_out_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[30]),
        .Q(\port_out_reg[31]_0 [30]));
  FDCE \port_out_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[31]),
        .Q(\port_out_reg[31]_0 [31]));
  FDCE \port_out_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[3]),
        .Q(\port_out_reg[31]_0 [3]));
  FDCE \port_out_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[4]),
        .Q(\port_out_reg[31]_0 [4]));
  FDCE \port_out_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[5]),
        .Q(\port_out_reg[31]_0 [5]));
  FDCE \port_out_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[6]),
        .Q(\port_out_reg[31]_0 [6]));
  FDCE \port_out_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[7]),
        .Q(\port_out_reg[31]_0 [7]));
  FDCE \port_out_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[8]),
        .Q(\port_out_reg[31]_0 [8]));
  FDCE \port_out_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(D[9]),
        .Q(\port_out_reg[31]_0 [9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \trap_ctrl[irq_pnd][11]_i_1 
       (.I0(\trap_ctrl[irq_pnd][11]_i_2_n_0 ),
        .I1(\trap_ctrl[irq_pnd][11]_i_3_n_0 ),
        .I2(\irq_pend_reg_n_0_[24] ),
        .I3(\irq_pend_reg_n_0_[23] ),
        .I4(p_8_in),
        .I5(\irq_pend_reg_n_0_[21] ),
        .O(irq_fast_i));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \trap_ctrl[irq_pnd][11]_i_2 
       (.I0(\trap_ctrl[irq_pnd][11]_i_4_n_0 ),
        .I1(p_5_in),
        .I2(\irq_pend_reg_n_0_[26] ),
        .I3(\irq_pend_reg_n_0_[27] ),
        .I4(p_2_in),
        .O(\trap_ctrl[irq_pnd][11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \trap_ctrl[irq_pnd][11]_i_3 
       (.I0(p_14_in),
        .I1(\irq_pend_reg_n_0_[15] ),
        .I2(\trap_ctrl[irq_pnd][11]_i_5_n_0 ),
        .I3(\trap_ctrl[irq_pnd][11]_i_6_n_0 ),
        .I4(\trap_ctrl[irq_pnd][11]_i_7_n_0 ),
        .I5(\trap_ctrl[irq_pnd][11]_i_8_n_0 ),
        .O(\trap_ctrl[irq_pnd][11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \trap_ctrl[irq_pnd][11]_i_4 
       (.I0(\irq_pend_reg_n_0_[17] ),
        .I1(\irq_pend_reg_n_0_[18] ),
        .I2(p_11_in),
        .I3(\irq_pend_reg_n_0_[20] ),
        .I4(\irq_pend_reg_n_0_[30] ),
        .I5(\irq_pend_reg_n_0_[29] ),
        .O(\trap_ctrl[irq_pnd][11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \trap_ctrl[irq_pnd][11]_i_5 
       (.I0(\irq_pend_reg_n_0_[6] ),
        .I1(\irq_pend_reg_n_0_[5] ),
        .I2(p_26_in),
        .I3(\irq_pend_reg_n_0_[3] ),
        .O(\trap_ctrl[irq_pnd][11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \trap_ctrl[irq_pnd][11]_i_6 
       (.I0(\irq_pend_reg_n_0_[2] ),
        .I1(p_29_in),
        .I2(\irq_pend_reg_n_0_[0] ),
        .I3(\irq_pend_reg_n_0_[31] ),
        .O(\trap_ctrl[irq_pnd][11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \trap_ctrl[irq_pnd][11]_i_7 
       (.I0(\irq_pend_reg_n_0_[14] ),
        .I1(p_17_in),
        .I2(\irq_pend_reg_n_0_[12] ),
        .I3(\irq_pend_reg_n_0_[11] ),
        .O(\trap_ctrl[irq_pnd][11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \trap_ctrl[irq_pnd][11]_i_8 
       (.I0(p_20_in),
        .I1(\irq_pend_reg_n_0_[9] ),
        .I2(\irq_pend_reg_n_0_[8] ),
        .I3(p_23_in),
        .O(\trap_ctrl[irq_pnd][11]_i_8_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_imem
   (wack,
    wack_reg_0,
    Q,
    \response_reg_enabled.host_rsp_o_reg[ack] ,
    \amo_rsp[ack] ,
    \icache_rsp[0][ack] ,
    \response_reg_enabled.host_rsp_o_reg[data][7] ,
    rdata,
    \response_reg_enabled.host_rsp_o_reg[data][15] ,
    spram_reg_1,
    \response_reg_enabled.host_rsp_o_reg[data][23] ,
    spram_reg_1_0,
    data_i,
    spram_reg_1_1,
    wack0,
    clk,
    rstn_sys,
    \bus_rsp_o[ack] ,
    \main_rsp_o[ack] ,
    xbus_terminate,
    D,
    \FSM_onehot_keeper[state][2]_i_2 ,
    \rdata_reg[7] ,
    \rdata_reg[7]_0 ,
    \main_rsp_o[data] ,
    en,
    addr_i,
    spram_reg_1_2,
    \bus_req_i[rw] ,
    \rden_reg[0]_0 );
  output wack;
  output wack_reg_0;
  output [0:0]Q;
  output \response_reg_enabled.host_rsp_o_reg[ack] ;
  output \amo_rsp[ack] ;
  output \icache_rsp[0][ack] ;
  output [7:0]\response_reg_enabled.host_rsp_o_reg[data][7] ;
  output [7:0]rdata;
  output [7:0]\response_reg_enabled.host_rsp_o_reg[data][15] ;
  output [7:0]spram_reg_1;
  output [7:0]\response_reg_enabled.host_rsp_o_reg[data][23] ;
  output [7:0]spram_reg_1_0;
  output [7:0]data_i;
  output [7:0]spram_reg_1_1;
  input wack0;
  input clk;
  input rstn_sys;
  input \bus_rsp_o[ack] ;
  input \main_rsp_o[ack] ;
  input xbus_terminate;
  input [0:0]D;
  input \FSM_onehot_keeper[state][2]_i_2 ;
  input \rdata_reg[7] ;
  input [31:0]\rdata_reg[7]_0 ;
  input [31:0]\main_rsp_o[data] ;
  input [3:0]en;
  input [12:0]addr_i;
  input [31:0]spram_reg_1_2;
  input \bus_req_i[rw] ;
  input [0:0]\rden_reg[0]_0 ;

  wire [0:0]D;
  wire \FSM_onehot_keeper[state][2]_i_2 ;
  wire [0:0]Q;
  wire [12:0]addr_i;
  wire \amo_rsp[ack] ;
  wire \bus_req_i[rw] ;
  wire \bus_rsp_o[ack] ;
  wire clk;
  wire [7:0]data_i;
  wire [3:0]en;
  wire \icache_rsp[0][ack] ;
  wire \main_rsp_o[ack] ;
  wire [31:0]\main_rsp_o[data] ;
  wire [7:0]rdata;
  wire \rdata_reg[7] ;
  wire [31:0]\rdata_reg[7]_0 ;
  wire [0:0]\rden_reg[0]_0 ;
  wire \rden_reg_n_0_[0] ;
  wire \response_reg_enabled.host_rsp_o_reg[ack] ;
  wire [7:0]\response_reg_enabled.host_rsp_o_reg[data][15] ;
  wire [7:0]\response_reg_enabled.host_rsp_o_reg[data][23] ;
  wire [7:0]\response_reg_enabled.host_rsp_o_reg[data][7] ;
  wire rstn_sys;
  wire [7:0]spram_reg_1;
  wire [7:0]spram_reg_1_0;
  wire [7:0]spram_reg_1_1;
  wire [31:0]spram_reg_1_2;
  wire wack;
  wire wack0;
  wire wack_reg_0;
  wire xbus_terminate;

  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \FSM_onehot_keeper[state][2]_i_4 
       (.I0(\main_rsp_o[ack] ),
        .I1(\bus_rsp_o[ack] ),
        .I2(Q),
        .I3(wack),
        .I4(\FSM_onehot_keeper[state][2]_i_2 ),
        .O(\response_reg_enabled.host_rsp_o_reg[ack] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_state[2]_i_4 
       (.I0(xbus_terminate),
        .I1(\main_rsp_o[ack] ),
        .I2(\bus_rsp_o[ack] ),
        .I3(Q),
        .I4(wack),
        .O(\amo_rsp[ack] ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \ctrl[ofs_int][3]_i_3 
       (.I0(wack),
        .I1(Q),
        .I2(\bus_rsp_o[ack] ),
        .I3(\main_rsp_o[ack] ),
        .I4(xbus_terminate),
        .I5(D),
        .O(wack_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_spram__parameterized2 \imem_ram.imem_ram_gen[0].ram_inst 
       (.Q(Q),
        .addr_i(addr_i),
        .\bus_req_i[rw] (\bus_req_i[rw] ),
        .clk(clk),
        .en(en[0]),
        .\main_rsp_o[data] (\main_rsp_o[data] [7:0]),
        .rdata(rdata),
        .\rdata_reg[7] (\rdata_reg[7] ),
        .\rdata_reg[7]_0 (\rdata_reg[7]_0 [7:0]),
        .\response_reg_enabled.host_rsp_o_reg[data][7] (\response_reg_enabled.host_rsp_o_reg[data][7] ),
        .spram_reg_1_0(spram_reg_1_2[7:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_spram__parameterized2_0 \imem_ram.imem_ram_gen[1].ram_inst 
       (.Q(Q),
        .addr_i(addr_i),
        .\bus_req_i[rw] (\bus_req_i[rw] ),
        .clk(clk),
        .en(en[1]),
        .\main_rsp_o[data] (\main_rsp_o[data] [15:8]),
        .\rdata_reg[7] (\rdata_reg[7] ),
        .\rdata_reg[7]_0 (\rdata_reg[7]_0 [15:8]),
        .\response_reg_enabled.host_rsp_o_reg[data][15] (\response_reg_enabled.host_rsp_o_reg[data][15] ),
        .spram_reg_1_0(spram_reg_1),
        .spram_reg_1_1(spram_reg_1_2[15:8]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_spram__parameterized2_1 \imem_ram.imem_ram_gen[2].ram_inst 
       (.Q(Q),
        .addr_i(addr_i),
        .\bus_req_i[rw] (\bus_req_i[rw] ),
        .clk(clk),
        .en(en[2]),
        .\main_rsp_o[data] (\main_rsp_o[data] [23:16]),
        .\rdata_reg[7] (\rdata_reg[7] ),
        .\rdata_reg[7]_0 (\rdata_reg[7]_0 [23:16]),
        .\response_reg_enabled.host_rsp_o_reg[data][23] (\response_reg_enabled.host_rsp_o_reg[data][23] ),
        .spram_reg_1_0(spram_reg_1_0),
        .spram_reg_1_1(spram_reg_1_2[23:16]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_spram__parameterized2_2 \imem_ram.imem_ram_gen[3].ram_inst 
       (.Q(Q),
        .addr_i(addr_i),
        .\bus_req_i[rw] (\bus_req_i[rw] ),
        .clk(clk),
        .data_i(data_i),
        .en(en[3]),
        .\main_rsp_o[data] (\main_rsp_o[data] [31:24]),
        .\rdata_reg[7] (\rdata_reg[7] ),
        .\rdata_reg[7]_0 (\rdata_reg[7]_0 [31:24]),
        .spram_reg_1_0(spram_reg_1_1),
        .spram_reg_1_1(spram_reg_1_2[31:24]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    ipb_reg_0_1_0_5_i_10
       (.I0(D),
        .I1(wack),
        .I2(Q),
        .I3(\bus_rsp_o[ack] ),
        .I4(\main_rsp_o[ack] ),
        .I5(xbus_terminate),
        .O(\icache_rsp[0][ack] ));
  FDCE \rden_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rden_reg[0]_0 ),
        .Q(\rden_reg_n_0_[0] ));
  FDCE \rden_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rden_reg_n_0_[0] ),
        .Q(Q));
  FDCE wack_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(wack0),
        .Q(wack));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_fifo
   (\rx_fifo[avail] ,
    re0,
    \r_pnt_reg[6]_0 ,
    uart_rtsn_o0,
    \rx_engine_reg[done] ,
    rdata,
    clk,
    rstn_sys,
    \r_pnt_reg[6]_1 ,
    \w_pnt_reg[6]_0 ,
    \w_pnt_reg[6]_1 ,
    \rx_engine_reg[done]__0 ,
    \r_pnt_reg[4]_0 ,
    \ctrl_reg[hwfc_en]__0 ,
    rx_overrun_reg,
    Q);
  output \rx_fifo[avail] ;
  output re0;
  output \r_pnt_reg[6]_0 ;
  output uart_rtsn_o0;
  output \rx_engine_reg[done] ;
  output [7:0]rdata;
  input clk;
  input rstn_sys;
  input \r_pnt_reg[6]_1 ;
  input \w_pnt_reg[6]_0 ;
  input \w_pnt_reg[6]_1 ;
  input \rx_engine_reg[done]__0 ;
  input \r_pnt_reg[4]_0 ;
  input \ctrl_reg[hwfc_en]__0 ;
  input rx_overrun_reg;
  input [7:0]Q;

  wire [7:0]Q;
  wire clk;
  wire \ctrl_reg[hwfc_en]__0 ;
  wire \fifo_status_large.avail_i_2__0_n_0 ;
  wire \fifo_status_large.avail_i_3__0_n_0 ;
  wire [7:0]p_2_out;
  wire [5:0]r_nxt;
  wire \r_pnt[6]_i_2__0_n_0 ;
  wire \r_pnt[6]_i_3__0_n_0 ;
  wire [6:0]r_pnt_reg;
  wire \r_pnt_reg[4]_0 ;
  wire \r_pnt_reg[6]_0 ;
  wire \r_pnt_reg[6]_1 ;
  wire [7:0]rdata;
  wire re0;
  wire rstn_sys;
  wire \rx_engine_reg[done] ;
  wire \rx_engine_reg[done]__0 ;
  wire \rx_fifo[avail] ;
  wire rx_overrun_reg;
  wire uart_rtsn_o0;
  wire [6:0]w_nxt__0;
  wire \w_pnt[6]_i_1__0_n_0 ;
  wire \w_pnt[6]_i_3__0_n_0 ;
  wire \w_pnt_reg[6]_0 ;
  wire \w_pnt_reg[6]_1 ;
  wire \w_pnt_reg_n_0_[0] ;
  wire \w_pnt_reg_n_0_[1] ;
  wire \w_pnt_reg_n_0_[2] ;
  wire \w_pnt_reg_n_0_[3] ;
  wire \w_pnt_reg_n_0_[4] ;
  wire \w_pnt_reg_n_0_[5] ;
  wire \w_pnt_reg_n_0_[6] ;
  wire we_0;
  wire \NLW_fifo_memory_large.fifo_reg_0_63_0_2_DOD_UNCONNECTED ;
  wire \NLW_fifo_memory_large.fifo_reg_0_63_3_5_DOD_UNCONNECTED ;
  wire \NLW_fifo_memory_large.fifo_reg_0_63_6_7_DOC_UNCONNECTED ;
  wire \NLW_fifo_memory_large.fifo_reg_0_63_6_7_DOD_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_uart/rx_engine_fifo_inst/fifo_memory_large.fifo_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M \fifo_memory_large.fifo_reg_0_63_0_2 
       (.ADDRA(r_pnt_reg[5:0]),
        .ADDRB(r_pnt_reg[5:0]),
        .ADDRC(r_pnt_reg[5:0]),
        .ADDRD({\w_pnt_reg_n_0_[5] ,\w_pnt_reg_n_0_[4] ,\w_pnt_reg_n_0_[3] ,\w_pnt_reg_n_0_[2] ,\w_pnt_reg_n_0_[1] ,\w_pnt_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(p_2_out[0]),
        .DOB(p_2_out[1]),
        .DOC(p_2_out[2]),
        .DOD(\NLW_fifo_memory_large.fifo_reg_0_63_0_2_DOD_UNCONNECTED ),
        .WCLK(clk),
        .WE(we_0));
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_memory_large.fifo_reg_0_63_0_2_i_1__0 
       (.I0(\rx_engine_reg[done]__0 ),
        .I1(\r_pnt_reg[6]_0 ),
        .O(we_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_uart/rx_engine_fifo_inst/fifo_memory_large.fifo_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M \fifo_memory_large.fifo_reg_0_63_3_5 
       (.ADDRA(r_pnt_reg[5:0]),
        .ADDRB(r_pnt_reg[5:0]),
        .ADDRC(r_pnt_reg[5:0]),
        .ADDRD({\w_pnt_reg_n_0_[5] ,\w_pnt_reg_n_0_[4] ,\w_pnt_reg_n_0_[3] ,\w_pnt_reg_n_0_[2] ,\w_pnt_reg_n_0_[1] ,\w_pnt_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(p_2_out[3]),
        .DOB(p_2_out[4]),
        .DOC(p_2_out[5]),
        .DOD(\NLW_fifo_memory_large.fifo_reg_0_63_3_5_DOD_UNCONNECTED ),
        .WCLK(clk),
        .WE(we_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_uart/rx_engine_fifo_inst/fifo_memory_large.fifo_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M \fifo_memory_large.fifo_reg_0_63_6_7 
       (.ADDRA(r_pnt_reg[5:0]),
        .ADDRB(r_pnt_reg[5:0]),
        .ADDRC(r_pnt_reg[5:0]),
        .ADDRD({\w_pnt_reg_n_0_[5] ,\w_pnt_reg_n_0_[4] ,\w_pnt_reg_n_0_[3] ,\w_pnt_reg_n_0_[2] ,\w_pnt_reg_n_0_[1] ,\w_pnt_reg_n_0_[0] }),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(p_2_out[6]),
        .DOB(p_2_out[7]),
        .DOC(\NLW_fifo_memory_large.fifo_reg_0_63_6_7_DOC_UNCONNECTED ),
        .DOD(\NLW_fifo_memory_large.fifo_reg_0_63_6_7_DOD_UNCONNECTED ),
        .WCLK(clk),
        .WE(we_0));
  FDRE \fifo_memory_large.rdata_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_2_out[0]),
        .Q(rdata[0]),
        .R(1'b0));
  FDRE \fifo_memory_large.rdata_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_2_out[1]),
        .Q(rdata[1]),
        .R(1'b0));
  FDRE \fifo_memory_large.rdata_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_2_out[2]),
        .Q(rdata[2]),
        .R(1'b0));
  FDRE \fifo_memory_large.rdata_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_2_out[3]),
        .Q(rdata[3]),
        .R(1'b0));
  FDRE \fifo_memory_large.rdata_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_2_out[4]),
        .Q(rdata[4]),
        .R(1'b0));
  FDRE \fifo_memory_large.rdata_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_2_out[5]),
        .Q(rdata[5]),
        .R(1'b0));
  FDRE \fifo_memory_large.rdata_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_2_out[6]),
        .Q(rdata[6]),
        .R(1'b0));
  FDRE \fifo_memory_large.rdata_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_2_out[7]),
        .Q(rdata[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hEFFE)) 
    \fifo_status_large.avail_i_1__0 
       (.I0(\fifo_status_large.avail_i_2__0_n_0 ),
        .I1(\fifo_status_large.avail_i_3__0_n_0 ),
        .I2(r_pnt_reg[6]),
        .I3(\w_pnt_reg_n_0_[6] ),
        .O(re0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \fifo_status_large.avail_i_2__0 
       (.I0(r_pnt_reg[3]),
        .I1(\w_pnt_reg_n_0_[3] ),
        .I2(\w_pnt_reg_n_0_[4] ),
        .I3(r_pnt_reg[4]),
        .I4(\w_pnt_reg_n_0_[5] ),
        .I5(r_pnt_reg[5]),
        .O(\fifo_status_large.avail_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \fifo_status_large.avail_i_3__0 
       (.I0(r_pnt_reg[0]),
        .I1(\w_pnt_reg_n_0_[0] ),
        .I2(\w_pnt_reg_n_0_[1] ),
        .I3(r_pnt_reg[1]),
        .I4(\w_pnt_reg_n_0_[2] ),
        .I5(r_pnt_reg[2]),
        .O(\fifo_status_large.avail_i_3__0_n_0 ));
  FDCE \fifo_status_large.avail_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(re0),
        .Q(\rx_fifo[avail] ));
  LUT3 #(
    .INIT(8'h04)) 
    \r_pnt[0]_i_1 
       (.I0(\w_pnt_reg[6]_0 ),
        .I1(\w_pnt_reg[6]_1 ),
        .I2(r_pnt_reg[0]),
        .O(r_nxt[0]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h0440)) 
    \r_pnt[1]_i_1__0 
       (.I0(\w_pnt_reg[6]_0 ),
        .I1(\w_pnt_reg[6]_1 ),
        .I2(r_pnt_reg[1]),
        .I3(r_pnt_reg[0]),
        .O(r_nxt[1]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h04444000)) 
    \r_pnt[2]_i_1 
       (.I0(\w_pnt_reg[6]_0 ),
        .I1(\w_pnt_reg[6]_1 ),
        .I2(r_pnt_reg[0]),
        .I3(r_pnt_reg[1]),
        .I4(r_pnt_reg[2]),
        .O(r_nxt[2]));
  LUT6 #(
    .INIT(64'h0444444440000000)) 
    \r_pnt[3]_i_1 
       (.I0(\w_pnt_reg[6]_0 ),
        .I1(\w_pnt_reg[6]_1 ),
        .I2(r_pnt_reg[1]),
        .I3(r_pnt_reg[0]),
        .I4(r_pnt_reg[2]),
        .I5(r_pnt_reg[3]),
        .O(r_nxt[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \r_pnt[4]_i_1 
       (.I0(\r_pnt_reg[4]_0 ),
        .I1(r_pnt_reg[2]),
        .I2(r_pnt_reg[0]),
        .I3(r_pnt_reg[1]),
        .I4(r_pnt_reg[3]),
        .I5(r_pnt_reg[4]),
        .O(r_nxt[4]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h0440)) 
    \r_pnt[5]_i_1 
       (.I0(\w_pnt_reg[6]_0 ),
        .I1(\w_pnt_reg[6]_1 ),
        .I2(\r_pnt[6]_i_3__0_n_0 ),
        .I3(r_pnt_reg[5]),
        .O(r_nxt[5]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h00780000)) 
    \r_pnt[6]_i_2__0 
       (.I0(\r_pnt[6]_i_3__0_n_0 ),
        .I1(r_pnt_reg[5]),
        .I2(r_pnt_reg[6]),
        .I3(\w_pnt_reg[6]_0 ),
        .I4(\w_pnt_reg[6]_1 ),
        .O(\r_pnt[6]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \r_pnt[6]_i_3__0 
       (.I0(r_pnt_reg[4]),
        .I1(r_pnt_reg[3]),
        .I2(r_pnt_reg[1]),
        .I3(r_pnt_reg[0]),
        .I4(r_pnt_reg[2]),
        .O(\r_pnt[6]_i_3__0_n_0 ));
  FDCE \r_pnt_reg[0] 
       (.C(clk),
        .CE(\r_pnt_reg[6]_1 ),
        .CLR(rstn_sys),
        .D(r_nxt[0]),
        .Q(r_pnt_reg[0]));
  FDCE \r_pnt_reg[1] 
       (.C(clk),
        .CE(\r_pnt_reg[6]_1 ),
        .CLR(rstn_sys),
        .D(r_nxt[1]),
        .Q(r_pnt_reg[1]));
  FDCE \r_pnt_reg[2] 
       (.C(clk),
        .CE(\r_pnt_reg[6]_1 ),
        .CLR(rstn_sys),
        .D(r_nxt[2]),
        .Q(r_pnt_reg[2]));
  FDCE \r_pnt_reg[3] 
       (.C(clk),
        .CE(\r_pnt_reg[6]_1 ),
        .CLR(rstn_sys),
        .D(r_nxt[3]),
        .Q(r_pnt_reg[3]));
  FDCE \r_pnt_reg[4] 
       (.C(clk),
        .CE(\r_pnt_reg[6]_1 ),
        .CLR(rstn_sys),
        .D(r_nxt[4]),
        .Q(r_pnt_reg[4]));
  FDCE \r_pnt_reg[5] 
       (.C(clk),
        .CE(\r_pnt_reg[6]_1 ),
        .CLR(rstn_sys),
        .D(r_nxt[5]),
        .Q(r_pnt_reg[5]));
  FDCE \r_pnt_reg[6] 
       (.C(clk),
        .CE(\r_pnt_reg[6]_1 ),
        .CLR(rstn_sys),
        .D(\r_pnt[6]_i_2__0_n_0 ),
        .Q(r_pnt_reg[6]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'hF040)) 
    rx_overrun_i_1
       (.I0(\r_pnt_reg[6]_0 ),
        .I1(\rx_engine_reg[done]__0 ),
        .I2(\w_pnt_reg[6]_1 ),
        .I3(rx_overrun_reg),
        .O(\rx_engine_reg[done] ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    uart_rtsn_o_i_1
       (.I0(\ctrl_reg[hwfc_en]__0 ),
        .I1(\w_pnt_reg[6]_1 ),
        .I2(\r_pnt_reg[6]_0 ),
        .O(uart_rtsn_o0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hFEEF)) 
    uart_rtsn_o_i_2
       (.I0(\fifo_status_large.avail_i_2__0_n_0 ),
        .I1(\fifo_status_large.avail_i_3__0_n_0 ),
        .I2(r_pnt_reg[6]),
        .I3(\w_pnt_reg_n_0_[6] ),
        .O(\r_pnt_reg[6]_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \w_pnt[0]_i_1 
       (.I0(\w_pnt_reg[6]_0 ),
        .I1(\w_pnt_reg[6]_1 ),
        .I2(\w_pnt_reg_n_0_[0] ),
        .O(w_nxt__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h0440)) 
    \w_pnt[1]_i_1__0 
       (.I0(\w_pnt_reg[6]_0 ),
        .I1(\w_pnt_reg[6]_1 ),
        .I2(\w_pnt_reg_n_0_[1] ),
        .I3(\w_pnt_reg_n_0_[0] ),
        .O(w_nxt__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h04444000)) 
    \w_pnt[2]_i_1 
       (.I0(\w_pnt_reg[6]_0 ),
        .I1(\w_pnt_reg[6]_1 ),
        .I2(\w_pnt_reg_n_0_[0] ),
        .I3(\w_pnt_reg_n_0_[1] ),
        .I4(\w_pnt_reg_n_0_[2] ),
        .O(w_nxt__0[2]));
  LUT6 #(
    .INIT(64'h0444444440000000)) 
    \w_pnt[3]_i_1 
       (.I0(\w_pnt_reg[6]_0 ),
        .I1(\w_pnt_reg[6]_1 ),
        .I2(\w_pnt_reg_n_0_[1] ),
        .I3(\w_pnt_reg_n_0_[0] ),
        .I4(\w_pnt_reg_n_0_[2] ),
        .I5(\w_pnt_reg_n_0_[3] ),
        .O(w_nxt__0[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \w_pnt[4]_i_1 
       (.I0(\r_pnt_reg[4]_0 ),
        .I1(\w_pnt_reg_n_0_[2] ),
        .I2(\w_pnt_reg_n_0_[0] ),
        .I3(\w_pnt_reg_n_0_[1] ),
        .I4(\w_pnt_reg_n_0_[3] ),
        .I5(\w_pnt_reg_n_0_[4] ),
        .O(w_nxt__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h0440)) 
    \w_pnt[5]_i_1 
       (.I0(\w_pnt_reg[6]_0 ),
        .I1(\w_pnt_reg[6]_1 ),
        .I2(\w_pnt[6]_i_3__0_n_0 ),
        .I3(\w_pnt_reg_n_0_[5] ),
        .O(w_nxt__0[5]));
  LUT4 #(
    .INIT(16'hF8FF)) 
    \w_pnt[6]_i_1__0 
       (.I0(\rx_engine_reg[done]__0 ),
        .I1(\r_pnt_reg[6]_0 ),
        .I2(\w_pnt_reg[6]_0 ),
        .I3(\w_pnt_reg[6]_1 ),
        .O(\w_pnt[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h04444000)) 
    \w_pnt[6]_i_2 
       (.I0(\w_pnt_reg[6]_0 ),
        .I1(\w_pnt_reg[6]_1 ),
        .I2(\w_pnt[6]_i_3__0_n_0 ),
        .I3(\w_pnt_reg_n_0_[5] ),
        .I4(\w_pnt_reg_n_0_[6] ),
        .O(w_nxt__0[6]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \w_pnt[6]_i_3__0 
       (.I0(\w_pnt_reg_n_0_[4] ),
        .I1(\w_pnt_reg_n_0_[3] ),
        .I2(\w_pnt_reg_n_0_[1] ),
        .I3(\w_pnt_reg_n_0_[0] ),
        .I4(\w_pnt_reg_n_0_[2] ),
        .O(\w_pnt[6]_i_3__0_n_0 ));
  FDCE \w_pnt_reg[0] 
       (.C(clk),
        .CE(\w_pnt[6]_i_1__0_n_0 ),
        .CLR(rstn_sys),
        .D(w_nxt__0[0]),
        .Q(\w_pnt_reg_n_0_[0] ));
  FDCE \w_pnt_reg[1] 
       (.C(clk),
        .CE(\w_pnt[6]_i_1__0_n_0 ),
        .CLR(rstn_sys),
        .D(w_nxt__0[1]),
        .Q(\w_pnt_reg_n_0_[1] ));
  FDCE \w_pnt_reg[2] 
       (.C(clk),
        .CE(\w_pnt[6]_i_1__0_n_0 ),
        .CLR(rstn_sys),
        .D(w_nxt__0[2]),
        .Q(\w_pnt_reg_n_0_[2] ));
  FDCE \w_pnt_reg[3] 
       (.C(clk),
        .CE(\w_pnt[6]_i_1__0_n_0 ),
        .CLR(rstn_sys),
        .D(w_nxt__0[3]),
        .Q(\w_pnt_reg_n_0_[3] ));
  FDCE \w_pnt_reg[4] 
       (.C(clk),
        .CE(\w_pnt[6]_i_1__0_n_0 ),
        .CLR(rstn_sys),
        .D(w_nxt__0[4]),
        .Q(\w_pnt_reg_n_0_[4] ));
  FDCE \w_pnt_reg[5] 
       (.C(clk),
        .CE(\w_pnt[6]_i_1__0_n_0 ),
        .CLR(rstn_sys),
        .D(w_nxt__0[5]),
        .Q(\w_pnt_reg_n_0_[5] ));
  FDCE \w_pnt_reg[6] 
       (.C(clk),
        .CE(\w_pnt[6]_i_1__0_n_0 ),
        .CLR(rstn_sys),
        .D(w_nxt__0[6]),
        .Q(\w_pnt_reg_n_0_[6] ));
endmodule

(* ORIG_REF_NAME = "neorv32_prim_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_fifo_3
   (\tx_fifo[avail] ,
    \r_pnt_reg[6]_0 ,
    irq_o0,
    \ctrl_reg[enable] ,
    D,
    \fifo_status_large.avail_reg_0 ,
    clk,
    rstn_sys,
    \r_pnt_reg[6]_1 ,
    \r_pnt_reg[6]_2 ,
    \dev_00_req_o[addr] ,
    \iodev_req[11][stb] ,
    \dev_12_req_o[rw] ,
    \tx_engine_reg[state][0] ,
    irq_o_reg,
    \ctrl_reg[irq_rx_full]__0 ,
    \ctrl_reg[irq_tx_nfull]__0 ,
    \ctrl_reg[irq_tx_empty]__0 ,
    \rx_fifo[avail] ,
    \ctrl_reg[irq_rx_nempty]__0 ,
    \tx_engine_reg[sreg][1] ,
    Q,
    \tx_engine_reg[state][0]_0 ,
    \tx_engine_reg[state][0]_1 ,
    \tx_engine_reg[state][0]_2 ,
    \dev_12_req_o[data] ,
    we);
  output \tx_fifo[avail] ;
  output \r_pnt_reg[6]_0 ;
  output irq_o0;
  output \ctrl_reg[enable] ;
  output [7:0]D;
  output \fifo_status_large.avail_reg_0 ;
  input clk;
  input rstn_sys;
  input \r_pnt_reg[6]_1 ;
  input \r_pnt_reg[6]_2 ;
  input [0:0]\dev_00_req_o[addr] ;
  input \iodev_req[11][stb] ;
  input \dev_12_req_o[rw] ;
  input \tx_engine_reg[state][0] ;
  input irq_o_reg;
  input \ctrl_reg[irq_rx_full]__0 ;
  input \ctrl_reg[irq_tx_nfull]__0 ;
  input \ctrl_reg[irq_tx_empty]__0 ;
  input \rx_fifo[avail] ;
  input \ctrl_reg[irq_rx_nempty]__0 ;
  input \tx_engine_reg[sreg][1] ;
  input [6:0]Q;
  input \tx_engine_reg[state][0]_0 ;
  input \tx_engine_reg[state][0]_1 ;
  input \tx_engine_reg[state][0]_2 ;
  input [7:0]\dev_12_req_o[data] ;
  input we;

  wire [7:0]D;
  wire [6:0]Q;
  wire clk;
  wire \ctrl_reg[enable] ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire \ctrl_reg[irq_tx_nfull]__0 ;
  wire [0:0]\dev_00_req_o[addr] ;
  wire [7:0]\dev_12_req_o[data] ;
  wire \dev_12_req_o[rw] ;
  wire \fifo_status_large.avail_i_2_n_0 ;
  wire \fifo_status_large.avail_i_3_n_0 ;
  wire \fifo_status_large.avail_i_4_n_0 ;
  wire \fifo_status_large.avail_reg_0 ;
  wire \iodev_req[11][stb] ;
  wire irq_o0;
  wire irq_o_i_2_n_0;
  wire irq_o_reg;
  wire p_0_in__0;
  wire p_1_in;
  wire [7:0]p_2_out__0;
  wire [5:0]r_nxt;
  wire \r_pnt[6]_i_1__0_n_0 ;
  wire \r_pnt[6]_i_2_n_0 ;
  wire \r_pnt[6]_i_3_n_0 ;
  wire \r_pnt_reg[6]_0 ;
  wire \r_pnt_reg[6]_1 ;
  wire \r_pnt_reg[6]_2 ;
  wire \r_pnt_reg_n_0_[0] ;
  wire \r_pnt_reg_n_0_[1] ;
  wire \r_pnt_reg_n_0_[2] ;
  wire \r_pnt_reg_n_0_[3] ;
  wire \r_pnt_reg_n_0_[4] ;
  wire \r_pnt_reg_n_0_[5] ;
  wire [7:0]rdata_1;
  wire re0;
  wire rstn_sys;
  wire \rx_fifo[avail] ;
  wire \tx_engine_reg[sreg][1] ;
  wire \tx_engine_reg[state][0] ;
  wire \tx_engine_reg[state][0]_0 ;
  wire \tx_engine_reg[state][0]_1 ;
  wire \tx_engine_reg[state][0]_2 ;
  wire \tx_fifo[avail] ;
  wire [6:0]w_nxt;
  wire \w_pnt[6]_i_1_n_0 ;
  wire \w_pnt[6]_i_3_n_0 ;
  wire \w_pnt_reg_n_0_[0] ;
  wire \w_pnt_reg_n_0_[1] ;
  wire \w_pnt_reg_n_0_[2] ;
  wire \w_pnt_reg_n_0_[3] ;
  wire \w_pnt_reg_n_0_[4] ;
  wire \w_pnt_reg_n_0_[5] ;
  wire we;
  wire \NLW_fifo_memory_large.fifo_reg_0_63_0_2_DOD_UNCONNECTED ;
  wire \NLW_fifo_memory_large.fifo_reg_0_63_3_5_DOD_UNCONNECTED ;
  wire \NLW_fifo_memory_large.fifo_reg_0_63_6_7_DOC_UNCONNECTED ;
  wire \NLW_fifo_memory_large.fifo_reg_0_63_6_7_DOD_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hEB)) 
    \bus_rsp_o[data][19]_i_2__0 
       (.I0(\fifo_status_large.avail_i_2_n_0 ),
        .I1(p_1_in),
        .I2(p_0_in__0),
        .O(\r_pnt_reg[6]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_uart/tx_engine_fifo_inst/fifo_memory_large.fifo_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M \fifo_memory_large.fifo_reg_0_63_0_2 
       (.ADDRA({\r_pnt_reg_n_0_[5] ,\r_pnt_reg_n_0_[4] ,\r_pnt_reg_n_0_[3] ,\r_pnt_reg_n_0_[2] ,\r_pnt_reg_n_0_[1] ,\r_pnt_reg_n_0_[0] }),
        .ADDRB({\r_pnt_reg_n_0_[5] ,\r_pnt_reg_n_0_[4] ,\r_pnt_reg_n_0_[3] ,\r_pnt_reg_n_0_[2] ,\r_pnt_reg_n_0_[1] ,\r_pnt_reg_n_0_[0] }),
        .ADDRC({\r_pnt_reg_n_0_[5] ,\r_pnt_reg_n_0_[4] ,\r_pnt_reg_n_0_[3] ,\r_pnt_reg_n_0_[2] ,\r_pnt_reg_n_0_[1] ,\r_pnt_reg_n_0_[0] }),
        .ADDRD({\w_pnt_reg_n_0_[5] ,\w_pnt_reg_n_0_[4] ,\w_pnt_reg_n_0_[3] ,\w_pnt_reg_n_0_[2] ,\w_pnt_reg_n_0_[1] ,\w_pnt_reg_n_0_[0] }),
        .DIA(\dev_12_req_o[data] [0]),
        .DIB(\dev_12_req_o[data] [1]),
        .DIC(\dev_12_req_o[data] [2]),
        .DID(1'b0),
        .DOA(p_2_out__0[0]),
        .DOB(p_2_out__0[1]),
        .DOC(p_2_out__0[2]),
        .DOD(\NLW_fifo_memory_large.fifo_reg_0_63_0_2_DOD_UNCONNECTED ),
        .WCLK(clk),
        .WE(we));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_uart/tx_engine_fifo_inst/fifo_memory_large.fifo_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M \fifo_memory_large.fifo_reg_0_63_3_5 
       (.ADDRA({\r_pnt_reg_n_0_[5] ,\r_pnt_reg_n_0_[4] ,\r_pnt_reg_n_0_[3] ,\r_pnt_reg_n_0_[2] ,\r_pnt_reg_n_0_[1] ,\r_pnt_reg_n_0_[0] }),
        .ADDRB({\r_pnt_reg_n_0_[5] ,\r_pnt_reg_n_0_[4] ,\r_pnt_reg_n_0_[3] ,\r_pnt_reg_n_0_[2] ,\r_pnt_reg_n_0_[1] ,\r_pnt_reg_n_0_[0] }),
        .ADDRC({\r_pnt_reg_n_0_[5] ,\r_pnt_reg_n_0_[4] ,\r_pnt_reg_n_0_[3] ,\r_pnt_reg_n_0_[2] ,\r_pnt_reg_n_0_[1] ,\r_pnt_reg_n_0_[0] }),
        .ADDRD({\w_pnt_reg_n_0_[5] ,\w_pnt_reg_n_0_[4] ,\w_pnt_reg_n_0_[3] ,\w_pnt_reg_n_0_[2] ,\w_pnt_reg_n_0_[1] ,\w_pnt_reg_n_0_[0] }),
        .DIA(\dev_12_req_o[data] [3]),
        .DIB(\dev_12_req_o[data] [4]),
        .DIC(\dev_12_req_o[data] [5]),
        .DID(1'b0),
        .DOA(p_2_out__0[3]),
        .DOB(p_2_out__0[4]),
        .DOC(p_2_out__0[5]),
        .DOD(\NLW_fifo_memory_large.fifo_reg_0_63_3_5_DOD_UNCONNECTED ),
        .WCLK(clk),
        .WE(we));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_uart/tx_engine_fifo_inst/fifo_memory_large.fifo_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M \fifo_memory_large.fifo_reg_0_63_6_7 
       (.ADDRA({\r_pnt_reg_n_0_[5] ,\r_pnt_reg_n_0_[4] ,\r_pnt_reg_n_0_[3] ,\r_pnt_reg_n_0_[2] ,\r_pnt_reg_n_0_[1] ,\r_pnt_reg_n_0_[0] }),
        .ADDRB({\r_pnt_reg_n_0_[5] ,\r_pnt_reg_n_0_[4] ,\r_pnt_reg_n_0_[3] ,\r_pnt_reg_n_0_[2] ,\r_pnt_reg_n_0_[1] ,\r_pnt_reg_n_0_[0] }),
        .ADDRC({\r_pnt_reg_n_0_[5] ,\r_pnt_reg_n_0_[4] ,\r_pnt_reg_n_0_[3] ,\r_pnt_reg_n_0_[2] ,\r_pnt_reg_n_0_[1] ,\r_pnt_reg_n_0_[0] }),
        .ADDRD({\w_pnt_reg_n_0_[5] ,\w_pnt_reg_n_0_[4] ,\w_pnt_reg_n_0_[3] ,\w_pnt_reg_n_0_[2] ,\w_pnt_reg_n_0_[1] ,\w_pnt_reg_n_0_[0] }),
        .DIA(\dev_12_req_o[data] [6]),
        .DIB(\dev_12_req_o[data] [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(p_2_out__0[6]),
        .DOB(p_2_out__0[7]),
        .DOC(\NLW_fifo_memory_large.fifo_reg_0_63_6_7_DOC_UNCONNECTED ),
        .DOD(\NLW_fifo_memory_large.fifo_reg_0_63_6_7_DOD_UNCONNECTED ),
        .WCLK(clk),
        .WE(we));
  FDRE \fifo_memory_large.rdata_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_2_out__0[0]),
        .Q(rdata_1[0]),
        .R(1'b0));
  FDRE \fifo_memory_large.rdata_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_2_out__0[1]),
        .Q(rdata_1[1]),
        .R(1'b0));
  FDRE \fifo_memory_large.rdata_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_2_out__0[2]),
        .Q(rdata_1[2]),
        .R(1'b0));
  FDRE \fifo_memory_large.rdata_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_2_out__0[3]),
        .Q(rdata_1[3]),
        .R(1'b0));
  FDRE \fifo_memory_large.rdata_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_2_out__0[4]),
        .Q(rdata_1[4]),
        .R(1'b0));
  FDRE \fifo_memory_large.rdata_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_2_out__0[5]),
        .Q(rdata_1[5]),
        .R(1'b0));
  FDRE \fifo_memory_large.rdata_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_2_out__0[6]),
        .Q(rdata_1[6]),
        .R(1'b0));
  FDRE \fifo_memory_large.rdata_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_2_out__0[7]),
        .Q(rdata_1[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \fifo_status_large.avail_i_1 
       (.I0(\fifo_status_large.avail_i_2_n_0 ),
        .I1(p_1_in),
        .I2(p_0_in__0),
        .O(re0));
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_status_large.avail_i_2 
       (.I0(\fifo_status_large.avail_i_3_n_0 ),
        .I1(\fifo_status_large.avail_i_4_n_0 ),
        .O(\fifo_status_large.avail_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \fifo_status_large.avail_i_3 
       (.I0(\r_pnt_reg_n_0_[0] ),
        .I1(\w_pnt_reg_n_0_[0] ),
        .I2(\w_pnt_reg_n_0_[1] ),
        .I3(\r_pnt_reg_n_0_[1] ),
        .I4(\w_pnt_reg_n_0_[2] ),
        .I5(\r_pnt_reg_n_0_[2] ),
        .O(\fifo_status_large.avail_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \fifo_status_large.avail_i_4 
       (.I0(\r_pnt_reg_n_0_[3] ),
        .I1(\w_pnt_reg_n_0_[3] ),
        .I2(\w_pnt_reg_n_0_[5] ),
        .I3(\r_pnt_reg_n_0_[5] ),
        .I4(\w_pnt_reg_n_0_[4] ),
        .I5(\r_pnt_reg_n_0_[4] ),
        .O(\fifo_status_large.avail_i_4_n_0 ));
  FDCE \fifo_status_large.avail_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(re0),
        .Q(\tx_fifo[avail] ));
  LUT6 #(
    .INIT(64'hAAAAAA20AA20AA20)) 
    irq_o_i_1
       (.I0(\r_pnt_reg[6]_2 ),
        .I1(irq_o_reg),
        .I2(\ctrl_reg[irq_rx_full]__0 ),
        .I3(irq_o_i_2_n_0),
        .I4(\ctrl_reg[irq_tx_nfull]__0 ),
        .I5(\r_pnt_reg[6]_0 ),
        .O(irq_o0));
  LUT4 #(
    .INIT(16'hF444)) 
    irq_o_i_2
       (.I0(\tx_fifo[avail] ),
        .I1(\ctrl_reg[irq_tx_empty]__0 ),
        .I2(\rx_fifo[avail] ),
        .I3(\ctrl_reg[irq_rx_nempty]__0 ),
        .O(irq_o_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \r_pnt[0]_i_1__0 
       (.I0(\r_pnt_reg[6]_1 ),
        .I1(\r_pnt_reg[6]_2 ),
        .I2(\r_pnt_reg_n_0_[0] ),
        .O(r_nxt[0]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h0440)) 
    \r_pnt[1]_i_1__1 
       (.I0(\r_pnt_reg[6]_1 ),
        .I1(\r_pnt_reg[6]_2 ),
        .I2(\r_pnt_reg_n_0_[1] ),
        .I3(\r_pnt_reg_n_0_[0] ),
        .O(r_nxt[1]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'h04444000)) 
    \r_pnt[2]_i_1__0 
       (.I0(\r_pnt_reg[6]_1 ),
        .I1(\r_pnt_reg[6]_2 ),
        .I2(\r_pnt_reg_n_0_[0] ),
        .I3(\r_pnt_reg_n_0_[1] ),
        .I4(\r_pnt_reg_n_0_[2] ),
        .O(r_nxt[2]));
  LUT6 #(
    .INIT(64'h0444444440000000)) 
    \r_pnt[3]_i_1__0 
       (.I0(\r_pnt_reg[6]_1 ),
        .I1(\r_pnt_reg[6]_2 ),
        .I2(\r_pnt_reg_n_0_[1] ),
        .I3(\r_pnt_reg_n_0_[0] ),
        .I4(\r_pnt_reg_n_0_[2] ),
        .I5(\r_pnt_reg_n_0_[3] ),
        .O(r_nxt[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \r_pnt[4]_i_1__0 
       (.I0(\ctrl_reg[enable] ),
        .I1(\r_pnt_reg_n_0_[2] ),
        .I2(\r_pnt_reg_n_0_[0] ),
        .I3(\r_pnt_reg_n_0_[1] ),
        .I4(\r_pnt_reg_n_0_[3] ),
        .I5(\r_pnt_reg_n_0_[4] ),
        .O(r_nxt[4]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h0440)) 
    \r_pnt[5]_i_1__0 
       (.I0(\r_pnt_reg[6]_1 ),
        .I1(\r_pnt_reg[6]_2 ),
        .I2(\r_pnt[6]_i_3_n_0 ),
        .I3(\r_pnt_reg_n_0_[5] ),
        .O(r_nxt[5]));
  LUT6 #(
    .INIT(64'hFFFFBE00FFFFFFFF)) 
    \r_pnt[6]_i_1__0 
       (.I0(\fifo_status_large.avail_i_2_n_0 ),
        .I1(p_1_in),
        .I2(p_0_in__0),
        .I3(\tx_engine_reg[state][0] ),
        .I4(\r_pnt_reg[6]_1 ),
        .I5(\r_pnt_reg[6]_2 ),
        .O(\r_pnt[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h00780000)) 
    \r_pnt[6]_i_2 
       (.I0(\r_pnt[6]_i_3_n_0 ),
        .I1(\r_pnt_reg_n_0_[5] ),
        .I2(p_1_in),
        .I3(\r_pnt_reg[6]_1 ),
        .I4(\r_pnt_reg[6]_2 ),
        .O(\r_pnt[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \r_pnt[6]_i_3 
       (.I0(\r_pnt_reg_n_0_[4] ),
        .I1(\r_pnt_reg_n_0_[3] ),
        .I2(\r_pnt_reg_n_0_[1] ),
        .I3(\r_pnt_reg_n_0_[0] ),
        .I4(\r_pnt_reg_n_0_[2] ),
        .O(\r_pnt[6]_i_3_n_0 ));
  FDCE \r_pnt_reg[0] 
       (.C(clk),
        .CE(\r_pnt[6]_i_1__0_n_0 ),
        .CLR(rstn_sys),
        .D(r_nxt[0]),
        .Q(\r_pnt_reg_n_0_[0] ));
  FDCE \r_pnt_reg[1] 
       (.C(clk),
        .CE(\r_pnt[6]_i_1__0_n_0 ),
        .CLR(rstn_sys),
        .D(r_nxt[1]),
        .Q(\r_pnt_reg_n_0_[1] ));
  FDCE \r_pnt_reg[2] 
       (.C(clk),
        .CE(\r_pnt[6]_i_1__0_n_0 ),
        .CLR(rstn_sys),
        .D(r_nxt[2]),
        .Q(\r_pnt_reg_n_0_[2] ));
  FDCE \r_pnt_reg[3] 
       (.C(clk),
        .CE(\r_pnt[6]_i_1__0_n_0 ),
        .CLR(rstn_sys),
        .D(r_nxt[3]),
        .Q(\r_pnt_reg_n_0_[3] ));
  FDCE \r_pnt_reg[4] 
       (.C(clk),
        .CE(\r_pnt[6]_i_1__0_n_0 ),
        .CLR(rstn_sys),
        .D(r_nxt[4]),
        .Q(\r_pnt_reg_n_0_[4] ));
  FDCE \r_pnt_reg[5] 
       (.C(clk),
        .CE(\r_pnt[6]_i_1__0_n_0 ),
        .CLR(rstn_sys),
        .D(r_nxt[5]),
        .Q(\r_pnt_reg_n_0_[5] ));
  FDCE \r_pnt_reg[6] 
       (.C(clk),
        .CE(\r_pnt[6]_i_1__0_n_0 ),
        .CLR(rstn_sys),
        .D(\r_pnt[6]_i_2_n_0 ),
        .Q(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][1]_i_1 
       (.I0(Q[0]),
        .I1(\tx_engine_reg[sreg][1] ),
        .I2(rdata_1[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][2]_i_1 
       (.I0(Q[1]),
        .I1(\tx_engine_reg[sreg][1] ),
        .I2(rdata_1[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][3]_i_1 
       (.I0(Q[2]),
        .I1(\tx_engine_reg[sreg][1] ),
        .I2(rdata_1[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][4]_i_1 
       (.I0(Q[3]),
        .I1(\tx_engine_reg[sreg][1] ),
        .I2(rdata_1[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][5]_i_1 
       (.I0(Q[4]),
        .I1(\tx_engine_reg[sreg][1] ),
        .I2(rdata_1[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][6]_i_1 
       (.I0(Q[5]),
        .I1(\tx_engine_reg[sreg][1] ),
        .I2(rdata_1[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][7]_i_1 
       (.I0(Q[6]),
        .I1(\tx_engine_reg[sreg][1] ),
        .I2(rdata_1[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tx_engine[sreg][8]_i_1 
       (.I0(\tx_engine_reg[sreg][1] ),
        .I1(rdata_1[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h5500FF0055000400)) 
    \tx_engine[state][0]_i_1 
       (.I0(\tx_engine_reg[state][0]_0 ),
        .I1(\tx_fifo[avail] ),
        .I2(\tx_engine_reg[state][0] ),
        .I3(\tx_engine_reg[state][0]_1 ),
        .I4(\tx_engine_reg[state][0]_2 ),
        .I5(\tx_engine_reg[sreg][1] ),
        .O(\fifo_status_large.avail_reg_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \w_pnt[0]_i_1__0 
       (.I0(\r_pnt_reg[6]_1 ),
        .I1(\r_pnt_reg[6]_2 ),
        .I2(\w_pnt_reg_n_0_[0] ),
        .O(w_nxt[0]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h0440)) 
    \w_pnt[1]_i_1__1 
       (.I0(\r_pnt_reg[6]_1 ),
        .I1(\r_pnt_reg[6]_2 ),
        .I2(\w_pnt_reg_n_0_[1] ),
        .I3(\w_pnt_reg_n_0_[0] ),
        .O(w_nxt[1]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h04444000)) 
    \w_pnt[2]_i_1__0 
       (.I0(\r_pnt_reg[6]_1 ),
        .I1(\r_pnt_reg[6]_2 ),
        .I2(\w_pnt_reg_n_0_[0] ),
        .I3(\w_pnt_reg_n_0_[1] ),
        .I4(\w_pnt_reg_n_0_[2] ),
        .O(w_nxt[2]));
  LUT6 #(
    .INIT(64'h0444444440000000)) 
    \w_pnt[3]_i_1__0 
       (.I0(\r_pnt_reg[6]_1 ),
        .I1(\r_pnt_reg[6]_2 ),
        .I2(\w_pnt_reg_n_0_[1] ),
        .I3(\w_pnt_reg_n_0_[0] ),
        .I4(\w_pnt_reg_n_0_[2] ),
        .I5(\w_pnt_reg_n_0_[3] ),
        .O(w_nxt[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \w_pnt[4]_i_1__0 
       (.I0(\ctrl_reg[enable] ),
        .I1(\w_pnt_reg_n_0_[2] ),
        .I2(\w_pnt_reg_n_0_[0] ),
        .I3(\w_pnt_reg_n_0_[1] ),
        .I4(\w_pnt_reg_n_0_[3] ),
        .I5(\w_pnt_reg_n_0_[4] ),
        .O(w_nxt[4]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \w_pnt[4]_i_2 
       (.I0(\r_pnt_reg[6]_2 ),
        .I1(\r_pnt_reg[6]_1 ),
        .O(\ctrl_reg[enable] ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h0440)) 
    \w_pnt[5]_i_1__0 
       (.I0(\r_pnt_reg[6]_1 ),
        .I1(\r_pnt_reg[6]_2 ),
        .I2(\w_pnt[6]_i_3_n_0 ),
        .I3(\w_pnt_reg_n_0_[5] ),
        .O(w_nxt[5]));
  LUT6 #(
    .INIT(64'hFFFF8000FFFFFFFF)) 
    \w_pnt[6]_i_1 
       (.I0(\r_pnt_reg[6]_0 ),
        .I1(\dev_00_req_o[addr] ),
        .I2(\iodev_req[11][stb] ),
        .I3(\dev_12_req_o[rw] ),
        .I4(\r_pnt_reg[6]_1 ),
        .I5(\r_pnt_reg[6]_2 ),
        .O(\w_pnt[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'h04444000)) 
    \w_pnt[6]_i_2__0 
       (.I0(\r_pnt_reg[6]_1 ),
        .I1(\r_pnt_reg[6]_2 ),
        .I2(\w_pnt[6]_i_3_n_0 ),
        .I3(\w_pnt_reg_n_0_[5] ),
        .I4(p_0_in__0),
        .O(w_nxt[6]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \w_pnt[6]_i_3 
       (.I0(\w_pnt_reg_n_0_[4] ),
        .I1(\w_pnt_reg_n_0_[3] ),
        .I2(\w_pnt_reg_n_0_[1] ),
        .I3(\w_pnt_reg_n_0_[0] ),
        .I4(\w_pnt_reg_n_0_[2] ),
        .O(\w_pnt[6]_i_3_n_0 ));
  FDCE \w_pnt_reg[0] 
       (.C(clk),
        .CE(\w_pnt[6]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(w_nxt[0]),
        .Q(\w_pnt_reg_n_0_[0] ));
  FDCE \w_pnt_reg[1] 
       (.C(clk),
        .CE(\w_pnt[6]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(w_nxt[1]),
        .Q(\w_pnt_reg_n_0_[1] ));
  FDCE \w_pnt_reg[2] 
       (.C(clk),
        .CE(\w_pnt[6]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(w_nxt[2]),
        .Q(\w_pnt_reg_n_0_[2] ));
  FDCE \w_pnt_reg[3] 
       (.C(clk),
        .CE(\w_pnt[6]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(w_nxt[3]),
        .Q(\w_pnt_reg_n_0_[3] ));
  FDCE \w_pnt_reg[4] 
       (.C(clk),
        .CE(\w_pnt[6]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(w_nxt[4]),
        .Q(\w_pnt_reg_n_0_[4] ));
  FDCE \w_pnt_reg[5] 
       (.C(clk),
        .CE(\w_pnt[6]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(w_nxt[5]),
        .Q(\w_pnt_reg_n_0_[5] ));
  FDCE \w_pnt_reg[6] 
       (.C(clk),
        .CE(\w_pnt[6]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(w_nxt[6]),
        .Q(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "neorv32_prim_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_fifo__parameterized0
   (E,
    \r_pnt_reg[0]_0 ,
    \w_pnt_reg[0]_0 ,
    \rtx_engine_reg[state][2] ,
    empty,
    \r_pnt_reg[0]_1 ,
    \rtx_engine_reg[state][2]_0 ,
    \rtx_engine_reg[sreg][6] ,
    \fifo_memory_small.fifo_reg[0][8]_0 ,
    \rtx_engine_reg[sreg][7] ,
    irq_o_reg,
    \r_pnt_reg[0]_2 ,
    spi_clk_en,
    D,
    \rtx_engine_reg[sdi_sync]__0 ,
    Q,
    \iodev_req[8][stb] ,
    \dev_00_req_o[addr] ,
    \dev_12_req_o[rw] ,
    clk,
    rstn_sys,
    \fifo_memory_small.fifo_reg[0][0]_0 ,
    \fifo_memory_small.fifo_reg[0][8]_1 );
  output [0:0]E;
  output \r_pnt_reg[0]_0 ;
  output \w_pnt_reg[0]_0 ;
  output [0:0]\rtx_engine_reg[state][2] ;
  output empty;
  output \r_pnt_reg[0]_1 ;
  output [3:0]\rtx_engine_reg[state][2]_0 ;
  output [7:0]\rtx_engine_reg[sreg][6] ;
  output \fifo_memory_small.fifo_reg[0][8]_0 ;
  input \rtx_engine_reg[sreg][7] ;
  input irq_o_reg;
  input \r_pnt_reg[0]_2 ;
  input spi_clk_en;
  input [0:0]D;
  input \rtx_engine_reg[sdi_sync]__0 ;
  input [6:0]Q;
  input \iodev_req[8][stb] ;
  input [0:0]\dev_00_req_o[addr] ;
  input \dev_12_req_o[rw] ;
  input clk;
  input rstn_sys;
  input [0:0]\fifo_memory_small.fifo_reg[0][0]_0 ;
  input [8:0]\fifo_memory_small.fifo_reg[0][8]_1 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [6:0]Q;
  wire clk;
  wire [0:0]\dev_00_req_o[addr] ;
  wire \dev_12_req_o[rw] ;
  wire empty;
  wire [0:0]\fifo_memory_small.fifo_reg[0][0]_0 ;
  wire \fifo_memory_small.fifo_reg[0][8]_0 ;
  wire [8:0]\fifo_memory_small.fifo_reg[0][8]_1 ;
  wire \fifo_memory_small.fifo_reg_n_0_[0][4] ;
  wire \fifo_memory_small.fifo_reg_n_0_[0][5] ;
  wire \fifo_memory_small.fifo_reg_n_0_[0][6] ;
  wire \fifo_memory_small.fifo_reg_n_0_[0][7] ;
  wire \iodev_req[8][stb] ;
  wire irq_o_reg;
  wire \r_pnt[0]_i_1_n_0 ;
  wire \r_pnt_reg[0]_0 ;
  wire \r_pnt_reg[0]_1 ;
  wire \r_pnt_reg[0]_2 ;
  wire rstn_sys;
  wire \rtx_engine_reg[sdi_sync]__0 ;
  wire [7:0]\rtx_engine_reg[sreg][6] ;
  wire \rtx_engine_reg[sreg][7] ;
  wire [0:0]\rtx_engine_reg[state][2] ;
  wire [3:0]\rtx_engine_reg[state][2]_0 ;
  wire spi_clk_en;
  wire [8:0]\tx_fifo[rdata] ;
  wire \w_pnt[0]_i_1_n_0 ;
  wire \w_pnt_reg[0]_0 ;

  FDCE \fifo_memory_small.fifo_reg[0][0] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][8]_1 [0]),
        .Q(\tx_fifo[rdata] [0]));
  FDCE \fifo_memory_small.fifo_reg[0][1] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][8]_1 [1]),
        .Q(\tx_fifo[rdata] [1]));
  FDCE \fifo_memory_small.fifo_reg[0][2] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][8]_1 [2]),
        .Q(\tx_fifo[rdata] [2]));
  FDCE \fifo_memory_small.fifo_reg[0][3] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][8]_1 [3]),
        .Q(\tx_fifo[rdata] [3]));
  FDCE \fifo_memory_small.fifo_reg[0][4] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][8]_1 [4]),
        .Q(\fifo_memory_small.fifo_reg_n_0_[0][4] ));
  FDCE \fifo_memory_small.fifo_reg[0][5] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][8]_1 [5]),
        .Q(\fifo_memory_small.fifo_reg_n_0_[0][5] ));
  FDCE \fifo_memory_small.fifo_reg[0][6] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][8]_1 [6]),
        .Q(\fifo_memory_small.fifo_reg_n_0_[0][6] ));
  FDCE \fifo_memory_small.fifo_reg[0][7] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][8]_1 [7]),
        .Q(\fifo_memory_small.fifo_reg_n_0_[0][7] ));
  FDCE \fifo_memory_small.fifo_reg[0][8] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][8]_1 [8]),
        .Q(\tx_fifo[rdata] [8]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h00000090)) 
    irq_o_i_1__1
       (.I0(\r_pnt_reg[0]_0 ),
        .I1(\w_pnt_reg[0]_0 ),
        .I2(D),
        .I3(irq_o_reg),
        .I4(\rtx_engine_reg[sreg][7] ),
        .O(\r_pnt_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hCCCCCCAC00000000)) 
    \r_pnt[0]_i_1 
       (.I0(\w_pnt_reg[0]_0 ),
        .I1(\r_pnt_reg[0]_0 ),
        .I2(\r_pnt_reg[0]_2 ),
        .I3(irq_o_reg),
        .I4(\rtx_engine_reg[sreg][7] ),
        .I5(D),
        .O(\r_pnt[0]_i_1_n_0 ));
  FDCE \r_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\r_pnt[0]_i_1_n_0 ),
        .Q(\r_pnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rtx_engine[cs_ctrl][0]_i_1 
       (.I0(\r_pnt_reg[0]_2 ),
        .I1(\tx_fifo[rdata] [0]),
        .O(\rtx_engine_reg[state][2]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rtx_engine[cs_ctrl][1]_i_1 
       (.I0(\r_pnt_reg[0]_2 ),
        .I1(\tx_fifo[rdata] [1]),
        .O(\rtx_engine_reg[state][2]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rtx_engine[cs_ctrl][2]_i_1 
       (.I0(\r_pnt_reg[0]_2 ),
        .I1(\tx_fifo[rdata] [2]),
        .O(\rtx_engine_reg[state][2]_0 [2]));
  LUT6 #(
    .INIT(64'h00101000FFFFFFFF)) 
    \rtx_engine[cs_ctrl][3]_i_1 
       (.I0(\rtx_engine_reg[sreg][7] ),
        .I1(irq_o_reg),
        .I2(\tx_fifo[rdata] [8]),
        .I3(\r_pnt_reg[0]_0 ),
        .I4(\w_pnt_reg[0]_0 ),
        .I5(\r_pnt_reg[0]_2 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rtx_engine[cs_ctrl][3]_i_2 
       (.I0(\r_pnt_reg[0]_2 ),
        .I1(\tx_fifo[rdata] [3]),
        .O(\rtx_engine_reg[state][2]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rtx_engine[sreg][0]_i_1 
       (.I0(\rtx_engine_reg[sdi_sync]__0 ),
        .I1(\rtx_engine_reg[sreg][7] ),
        .I2(\tx_fifo[rdata] [0]),
        .O(\rtx_engine_reg[sreg][6] [0]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rtx_engine[sreg][1]_i_1 
       (.I0(Q[0]),
        .I1(\rtx_engine_reg[sreg][7] ),
        .I2(\tx_fifo[rdata] [1]),
        .O(\rtx_engine_reg[sreg][6] [1]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rtx_engine[sreg][2]_i_1 
       (.I0(Q[1]),
        .I1(\rtx_engine_reg[sreg][7] ),
        .I2(\tx_fifo[rdata] [2]),
        .O(\rtx_engine_reg[sreg][6] [2]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rtx_engine[sreg][3]_i_1 
       (.I0(Q[2]),
        .I1(\rtx_engine_reg[sreg][7] ),
        .I2(\tx_fifo[rdata] [3]),
        .O(\rtx_engine_reg[sreg][6] [3]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rtx_engine[sreg][4]_i_1 
       (.I0(Q[3]),
        .I1(\rtx_engine_reg[sreg][7] ),
        .I2(\fifo_memory_small.fifo_reg_n_0_[0][4] ),
        .O(\rtx_engine_reg[sreg][6] [4]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rtx_engine[sreg][5]_i_1 
       (.I0(Q[4]),
        .I1(\rtx_engine_reg[sreg][7] ),
        .I2(\fifo_memory_small.fifo_reg_n_0_[0][5] ),
        .O(\rtx_engine_reg[sreg][6] [5]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rtx_engine[sreg][6]_i_1 
       (.I0(Q[5]),
        .I1(\rtx_engine_reg[sreg][7] ),
        .I2(\fifo_memory_small.fifo_reg_n_0_[0][6] ),
        .O(\rtx_engine_reg[sreg][6] [6]));
  LUT6 #(
    .INIT(64'h8888000200000002)) 
    \rtx_engine[sreg][7]_i_1 
       (.I0(\r_pnt_reg[0]_2 ),
        .I1(\rtx_engine_reg[sreg][7] ),
        .I2(empty),
        .I3(\tx_fifo[rdata] [8]),
        .I4(irq_o_reg),
        .I5(spi_clk_en),
        .O(\rtx_engine_reg[state][2] ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rtx_engine[sreg][7]_i_2 
       (.I0(Q[6]),
        .I1(\rtx_engine_reg[sreg][7] ),
        .I2(\fifo_memory_small.fifo_reg_n_0_[0][7] ),
        .O(\rtx_engine_reg[sreg][6] [7]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rtx_engine[sreg][7]_i_3 
       (.I0(\w_pnt_reg[0]_0 ),
        .I1(\r_pnt_reg[0]_0 ),
        .O(empty));
  LUT6 #(
    .INIT(64'h00F00010F000F010)) 
    \rtx_engine[state][0]_i_1 
       (.I0(empty),
        .I1(\tx_fifo[rdata] [8]),
        .I2(\r_pnt_reg[0]_2 ),
        .I3(irq_o_reg),
        .I4(\rtx_engine_reg[sreg][7] ),
        .I5(spi_clk_en),
        .O(\fifo_memory_small.fifo_reg[0][8]_0 ));
  LUT6 #(
    .INIT(64'h3AAAAAAA00000000)) 
    \w_pnt[0]_i_1 
       (.I0(\w_pnt_reg[0]_0 ),
        .I1(\r_pnt_reg[0]_0 ),
        .I2(\iodev_req[8][stb] ),
        .I3(\dev_00_req_o[addr] ),
        .I4(\dev_12_req_o[rw] ),
        .I5(D),
        .O(\w_pnt[0]_i_1_n_0 ));
  FDCE \w_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt[0]_i_1_n_0 ),
        .Q(\w_pnt_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "neorv32_prim_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_fifo__parameterized1
   (\r_pnt_reg[0]_0 ,
    \w_pnt_reg[0]_0 ,
    \fifo_memory_small.fifo_reg[0][7]_0 ,
    \w_pnt_reg[0]_1 ,
    D,
    clk,
    rstn_sys,
    \iodev_req[8][stb] ,
    \dev_00_req_o[addr] ,
    \dev_12_req_o[rw] ,
    Q);
  output \r_pnt_reg[0]_0 ;
  output \w_pnt_reg[0]_0 ;
  output [7:0]\fifo_memory_small.fifo_reg[0][7]_0 ;
  input \w_pnt_reg[0]_1 ;
  input [0:0]D;
  input clk;
  input rstn_sys;
  input \iodev_req[8][stb] ;
  input [0:0]\dev_00_req_o[addr] ;
  input \dev_12_req_o[rw] ;
  input [7:0]Q;

  wire [0:0]D;
  wire [7:0]Q;
  wire clk;
  wire [0:0]\dev_00_req_o[addr] ;
  wire \dev_12_req_o[rw] ;
  wire [7:0]\fifo_memory_small.fifo_reg[0][7]_0 ;
  wire \iodev_req[8][stb] ;
  wire \r_pnt[0]_i_1_n_0 ;
  wire \r_pnt_reg[0]_0 ;
  wire rstn_sys;
  wire \w_pnt[0]_i_1_n_0 ;
  wire \w_pnt_reg[0]_0 ;
  wire \w_pnt_reg[0]_1 ;
  wire we;

  LUT3 #(
    .INIT(8'h82)) 
    \fifo_memory_small.fifo[0][7]_i_1 
       (.I0(\w_pnt_reg[0]_1 ),
        .I1(\r_pnt_reg[0]_0 ),
        .I2(\w_pnt_reg[0]_0 ),
        .O(we));
  FDCE \fifo_memory_small.fifo_reg[0][0] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(Q[0]),
        .Q(\fifo_memory_small.fifo_reg[0][7]_0 [0]));
  FDCE \fifo_memory_small.fifo_reg[0][1] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(Q[1]),
        .Q(\fifo_memory_small.fifo_reg[0][7]_0 [1]));
  FDCE \fifo_memory_small.fifo_reg[0][2] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(Q[2]),
        .Q(\fifo_memory_small.fifo_reg[0][7]_0 [2]));
  FDCE \fifo_memory_small.fifo_reg[0][3] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(Q[3]),
        .Q(\fifo_memory_small.fifo_reg[0][7]_0 [3]));
  FDCE \fifo_memory_small.fifo_reg[0][4] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(Q[4]),
        .Q(\fifo_memory_small.fifo_reg[0][7]_0 [4]));
  FDCE \fifo_memory_small.fifo_reg[0][5] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(Q[5]),
        .Q(\fifo_memory_small.fifo_reg[0][7]_0 [5]));
  FDCE \fifo_memory_small.fifo_reg[0][6] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(Q[6]),
        .Q(\fifo_memory_small.fifo_reg[0][7]_0 [6]));
  FDCE \fifo_memory_small.fifo_reg[0][7] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(Q[7]),
        .Q(\fifo_memory_small.fifo_reg[0][7]_0 [7]));
  LUT6 #(
    .INIT(64'hCCCCACCC00000000)) 
    \r_pnt[0]_i_1 
       (.I0(\w_pnt_reg[0]_0 ),
        .I1(\r_pnt_reg[0]_0 ),
        .I2(\iodev_req[8][stb] ),
        .I3(\dev_00_req_o[addr] ),
        .I4(\dev_12_req_o[rw] ),
        .I5(D),
        .O(\r_pnt[0]_i_1_n_0 ));
  FDCE \r_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\r_pnt[0]_i_1_n_0 ),
        .Q(\r_pnt_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h3A00)) 
    \w_pnt[0]_i_1 
       (.I0(\w_pnt_reg[0]_0 ),
        .I1(\r_pnt_reg[0]_0 ),
        .I2(\w_pnt_reg[0]_1 ),
        .I3(D),
        .O(\w_pnt[0]_i_1_n_0 ));
  FDCE \w_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt[0]_i_1_n_0 ),
        .Q(\w_pnt_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "neorv32_prim_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_fifo__parameterized2
   (r_pnt,
    w_pnt,
    \w_pnt_reg[0]_0 ,
    \ctrl_reg[enable] ,
    \fifo_memory_small.fifo_reg[0][36]_0 ,
    s1_axis_tvalid,
    \w_pnt_reg[0]_1 ,
    \dev_00_req_o[addr] ,
    Q,
    \dev_12_req_o[rw] ,
    clk,
    rstn_sys,
    \iodev_req[17][stb] ,
    \fifo_memory_small.fifo_reg[0][36]_1 );
  output r_pnt;
  output w_pnt;
  output \w_pnt_reg[0]_0 ;
  output \ctrl_reg[enable] ;
  output [35:0]\fifo_memory_small.fifo_reg[0][36]_0 ;
  input s1_axis_tvalid;
  input \w_pnt_reg[0]_1 ;
  input [1:0]\dev_00_req_o[addr] ;
  input [0:0]Q;
  input \dev_12_req_o[rw] ;
  input clk;
  input rstn_sys;
  input \iodev_req[17][stb] ;
  input [36:0]\fifo_memory_small.fifo_reg[0][36]_1 ;

  wire [0:0]Q;
  wire clk;
  wire \ctrl_reg[enable] ;
  wire [1:0]\dev_00_req_o[addr] ;
  wire \dev_12_req_o[rw] ;
  wire [35:0]\fifo_memory_small.fifo_reg[0][36]_0 ;
  wire [36:0]\fifo_memory_small.fifo_reg[0][36]_1 ;
  wire \fifo_memory_small.fifo_reg_n_0_[0][0] ;
  wire \iodev_req[17][stb] ;
  wire r_pnt;
  wire \r_pnt[0]_i_1__0_n_0 ;
  wire rstn_sys;
  wire s1_axis_tvalid;
  wire w_pnt;
  wire \w_pnt[0]_i_1__0_n_0 ;
  wire \w_pnt_reg[0]_0 ;
  wire \w_pnt_reg[0]_1 ;
  wire we;

  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \bus_rsp_o[data][0]_i_2__0 
       (.I0(\w_pnt_reg[0]_1 ),
        .I1(\dev_00_req_o[addr] [0]),
        .I2(Q),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\fifo_memory_small.fifo_reg_n_0_[0][0] ),
        .I5(\dev_12_req_o[rw] ),
        .O(\ctrl_reg[enable] ));
  LUT3 #(
    .INIT(8'h82)) 
    \fifo_memory_small.fifo[0][36]_i_1 
       (.I0(s1_axis_tvalid),
        .I1(r_pnt),
        .I2(w_pnt),
        .O(we));
  FDCE \fifo_memory_small.fifo_reg[0][0] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][36]_1 [0]),
        .Q(\fifo_memory_small.fifo_reg_n_0_[0][0] ));
  FDCE \fifo_memory_small.fifo_reg[0][10] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][36]_1 [10]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [9]));
  FDCE \fifo_memory_small.fifo_reg[0][11] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][36]_1 [11]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [10]));
  FDCE \fifo_memory_small.fifo_reg[0][12] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][36]_1 [12]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [11]));
  FDCE \fifo_memory_small.fifo_reg[0][13] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][36]_1 [13]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [12]));
  FDCE \fifo_memory_small.fifo_reg[0][14] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][36]_1 [14]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [13]));
  FDCE \fifo_memory_small.fifo_reg[0][15] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][36]_1 [15]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [14]));
  FDCE \fifo_memory_small.fifo_reg[0][16] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][36]_1 [16]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [15]));
  FDCE \fifo_memory_small.fifo_reg[0][17] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][36]_1 [17]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [16]));
  FDCE \fifo_memory_small.fifo_reg[0][18] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][36]_1 [18]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [17]));
  FDCE \fifo_memory_small.fifo_reg[0][19] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][36]_1 [19]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [18]));
  FDCE \fifo_memory_small.fifo_reg[0][1] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][36]_1 [1]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [0]));
  FDCE \fifo_memory_small.fifo_reg[0][20] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][36]_1 [20]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [19]));
  FDCE \fifo_memory_small.fifo_reg[0][21] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][36]_1 [21]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [20]));
  FDCE \fifo_memory_small.fifo_reg[0][22] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][36]_1 [22]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [21]));
  FDCE \fifo_memory_small.fifo_reg[0][23] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][36]_1 [23]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [22]));
  FDCE \fifo_memory_small.fifo_reg[0][24] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][36]_1 [24]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [23]));
  FDCE \fifo_memory_small.fifo_reg[0][25] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][36]_1 [25]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [24]));
  FDCE \fifo_memory_small.fifo_reg[0][26] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][36]_1 [26]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [25]));
  FDCE \fifo_memory_small.fifo_reg[0][27] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][36]_1 [27]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [26]));
  FDCE \fifo_memory_small.fifo_reg[0][28] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][36]_1 [28]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [27]));
  FDCE \fifo_memory_small.fifo_reg[0][29] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][36]_1 [29]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [28]));
  FDCE \fifo_memory_small.fifo_reg[0][2] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][36]_1 [2]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [1]));
  FDCE \fifo_memory_small.fifo_reg[0][30] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][36]_1 [30]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [29]));
  FDCE \fifo_memory_small.fifo_reg[0][31] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][36]_1 [31]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [30]));
  FDCE \fifo_memory_small.fifo_reg[0][32] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][36]_1 [32]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [31]));
  FDCE \fifo_memory_small.fifo_reg[0][33] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][36]_1 [33]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [32]));
  FDCE \fifo_memory_small.fifo_reg[0][34] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][36]_1 [34]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [33]));
  FDCE \fifo_memory_small.fifo_reg[0][35] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][36]_1 [35]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [34]));
  FDCE \fifo_memory_small.fifo_reg[0][36] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][36]_1 [36]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [35]));
  FDCE \fifo_memory_small.fifo_reg[0][3] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][36]_1 [3]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [2]));
  FDCE \fifo_memory_small.fifo_reg[0][4] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][36]_1 [4]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [3]));
  FDCE \fifo_memory_small.fifo_reg[0][5] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][36]_1 [5]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [4]));
  FDCE \fifo_memory_small.fifo_reg[0][6] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][36]_1 [6]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [5]));
  FDCE \fifo_memory_small.fifo_reg[0][7] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][36]_1 [7]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [6]));
  FDCE \fifo_memory_small.fifo_reg[0][8] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][36]_1 [8]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [7]));
  FDCE \fifo_memory_small.fifo_reg[0][9] 
       (.C(clk),
        .CE(we),
        .CLR(rstn_sys),
        .D(\fifo_memory_small.fifo_reg[0][36]_1 [9]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [8]));
  LUT6 #(
    .INIT(64'hCCCCACCC00000000)) 
    \r_pnt[0]_i_1__0 
       (.I0(w_pnt),
        .I1(r_pnt),
        .I2(\iodev_req[17][stb] ),
        .I3(\dev_00_req_o[addr] [1]),
        .I4(\dev_12_req_o[rw] ),
        .I5(\w_pnt_reg[0]_1 ),
        .O(\r_pnt[0]_i_1__0_n_0 ));
  FDCE \r_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\r_pnt[0]_i_1__0_n_0 ),
        .Q(r_pnt));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h9)) 
    s1_axis_tready_INST_0
       (.I0(w_pnt),
        .I1(r_pnt),
        .O(\w_pnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h3A00)) 
    \w_pnt[0]_i_1__0 
       (.I0(w_pnt),
        .I1(r_pnt),
        .I2(s1_axis_tvalid),
        .I3(\w_pnt_reg[0]_1 ),
        .O(\w_pnt[0]_i_1__0_n_0 ));
  FDCE \w_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt[0]_i_1__0_n_0 ),
        .Q(w_pnt));
endmodule

(* ORIG_REF_NAME = "neorv32_prim_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_fifo__parameterized2_4
   (\w_pnt_reg[0]_0 ,
    irq_o0,
    \w_pnt_reg[0]_1 ,
    \r_pnt_reg[0]_0 ,
    s0_axis_tvalid,
    \fifo_memory_small.fifo_reg[0][36]_0 ,
    \w_pnt_reg[0]_2 ,
    clk,
    rstn_sys,
    irq_o_reg,
    \ctrl_reg[irq_rx_nempty]__0 ,
    \ctrl_reg[irq_tx_nfull]__0 ,
    irq_o_reg_0,
    \ctrl_reg[irq_tx_empty]__0 ,
    w_pnt,
    r_pnt,
    \ctrl_reg[irq_rx_full]__0 ,
    s0_axis_tready,
    \fifo_memory_small.fifo_reg[0][0]_0 ,
    D);
  output \w_pnt_reg[0]_0 ;
  output irq_o0;
  output \w_pnt_reg[0]_1 ;
  output \r_pnt_reg[0]_0 ;
  output s0_axis_tvalid;
  output [36:0]\fifo_memory_small.fifo_reg[0][36]_0 ;
  input \w_pnt_reg[0]_2 ;
  input clk;
  input rstn_sys;
  input irq_o_reg;
  input \ctrl_reg[irq_rx_nempty]__0 ;
  input \ctrl_reg[irq_tx_nfull]__0 ;
  input irq_o_reg_0;
  input \ctrl_reg[irq_tx_empty]__0 ;
  input w_pnt;
  input r_pnt;
  input \ctrl_reg[irq_rx_full]__0 ;
  input s0_axis_tready;
  input [0:0]\fifo_memory_small.fifo_reg[0][0]_0 ;
  input [36:0]D;

  wire [36:0]D;
  wire clk;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire \ctrl_reg[irq_tx_nfull]__0 ;
  wire [0:0]\fifo_memory_small.fifo_reg[0][0]_0 ;
  wire [36:0]\fifo_memory_small.fifo_reg[0][36]_0 ;
  wire irq_o0;
  wire irq_o_i_2__0_n_0;
  wire irq_o_reg;
  wire irq_o_reg_0;
  wire r_pnt;
  wire \r_pnt[0]_i_1__0_n_0 ;
  wire \r_pnt_reg[0]_0 ;
  wire rstn_sys;
  wire s0_axis_tready;
  wire s0_axis_tvalid;
  wire w_pnt;
  wire \w_pnt_reg[0]_0 ;
  wire \w_pnt_reg[0]_1 ;
  wire \w_pnt_reg[0]_2 ;

  LUT2 #(
    .INIT(4'h9)) 
    \bus_rsp_o[data][11]_i_2__0 
       (.I0(\w_pnt_reg[0]_0 ),
        .I1(\r_pnt_reg[0]_0 ),
        .O(\w_pnt_reg[0]_1 ));
  FDCE \fifo_memory_small.fifo_reg[0][0] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [0]));
  FDCE \fifo_memory_small.fifo_reg[0][10] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(D[10]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [10]));
  FDCE \fifo_memory_small.fifo_reg[0][11] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(D[11]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [11]));
  FDCE \fifo_memory_small.fifo_reg[0][12] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(D[12]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [12]));
  FDCE \fifo_memory_small.fifo_reg[0][13] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(D[13]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [13]));
  FDCE \fifo_memory_small.fifo_reg[0][14] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(D[14]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [14]));
  FDCE \fifo_memory_small.fifo_reg[0][15] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(D[15]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [15]));
  FDCE \fifo_memory_small.fifo_reg[0][16] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(D[16]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [16]));
  FDCE \fifo_memory_small.fifo_reg[0][17] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(D[17]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [17]));
  FDCE \fifo_memory_small.fifo_reg[0][18] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(D[18]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [18]));
  FDCE \fifo_memory_small.fifo_reg[0][19] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(D[19]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [19]));
  FDCE \fifo_memory_small.fifo_reg[0][1] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [1]));
  FDCE \fifo_memory_small.fifo_reg[0][20] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(D[20]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [20]));
  FDCE \fifo_memory_small.fifo_reg[0][21] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(D[21]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [21]));
  FDCE \fifo_memory_small.fifo_reg[0][22] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(D[22]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [22]));
  FDCE \fifo_memory_small.fifo_reg[0][23] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(D[23]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [23]));
  FDCE \fifo_memory_small.fifo_reg[0][24] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(D[24]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [24]));
  FDCE \fifo_memory_small.fifo_reg[0][25] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(D[25]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [25]));
  FDCE \fifo_memory_small.fifo_reg[0][26] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(D[26]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [26]));
  FDCE \fifo_memory_small.fifo_reg[0][27] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(D[27]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [27]));
  FDCE \fifo_memory_small.fifo_reg[0][28] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(D[28]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [28]));
  FDCE \fifo_memory_small.fifo_reg[0][29] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(D[29]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [29]));
  FDCE \fifo_memory_small.fifo_reg[0][2] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(D[2]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [2]));
  FDCE \fifo_memory_small.fifo_reg[0][30] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(D[30]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [30]));
  FDCE \fifo_memory_small.fifo_reg[0][31] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(D[31]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [31]));
  FDCE \fifo_memory_small.fifo_reg[0][32] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(D[32]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [32]));
  FDCE \fifo_memory_small.fifo_reg[0][33] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(D[33]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [33]));
  FDCE \fifo_memory_small.fifo_reg[0][34] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(D[34]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [34]));
  FDCE \fifo_memory_small.fifo_reg[0][35] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(D[35]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [35]));
  FDCE \fifo_memory_small.fifo_reg[0][36] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(D[36]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [36]));
  FDCE \fifo_memory_small.fifo_reg[0][3] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(D[3]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [3]));
  FDCE \fifo_memory_small.fifo_reg[0][4] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(D[4]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [4]));
  FDCE \fifo_memory_small.fifo_reg[0][5] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(D[5]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [5]));
  FDCE \fifo_memory_small.fifo_reg[0][6] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(D[6]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [6]));
  FDCE \fifo_memory_small.fifo_reg[0][7] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(D[7]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [7]));
  FDCE \fifo_memory_small.fifo_reg[0][8] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(D[8]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [8]));
  FDCE \fifo_memory_small.fifo_reg[0][9] 
       (.C(clk),
        .CE(\fifo_memory_small.fifo_reg[0][0]_0 ),
        .CLR(rstn_sys),
        .D(D[9]),
        .Q(\fifo_memory_small.fifo_reg[0][36]_0 [9]));
  LUT6 #(
    .INIT(64'hFFBABABA00000000)) 
    irq_o_i_1__0
       (.I0(irq_o_i_2__0_n_0),
        .I1(irq_o_reg),
        .I2(\ctrl_reg[irq_rx_nempty]__0 ),
        .I3(\ctrl_reg[irq_tx_nfull]__0 ),
        .I4(\w_pnt_reg[0]_1 ),
        .I5(irq_o_reg_0),
        .O(irq_o0));
  LUT6 #(
    .INIT(64'h82FFFF8282828282)) 
    irq_o_i_2__0
       (.I0(\ctrl_reg[irq_tx_empty]__0 ),
        .I1(\w_pnt_reg[0]_0 ),
        .I2(\r_pnt_reg[0]_0 ),
        .I3(w_pnt),
        .I4(r_pnt),
        .I5(\ctrl_reg[irq_rx_full]__0 ),
        .O(irq_o_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hAC00)) 
    \r_pnt[0]_i_1__0 
       (.I0(\w_pnt_reg[0]_0 ),
        .I1(\r_pnt_reg[0]_0 ),
        .I2(s0_axis_tready),
        .I3(irq_o_reg_0),
        .O(\r_pnt[0]_i_1__0_n_0 ));
  FDCE \r_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\r_pnt[0]_i_1__0_n_0 ),
        .Q(\r_pnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h6)) 
    s0_axis_tvalid_INST_0
       (.I0(\r_pnt_reg[0]_0 ),
        .I1(\w_pnt_reg[0]_0 ),
        .O(s0_axis_tvalid));
  FDCE \w_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt_reg[0]_2 ),
        .Q(\w_pnt_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_sdpram
   (DOADO,
    DOBDO,
    S,
    sdpram_reg_0,
    sdpram_reg_1,
    sdpram_reg_2,
    O,
    sdpram_reg_3,
    sdpram_reg_4,
    sdpram_reg_5,
    sdpram_reg_6,
    sdpram_reg_7,
    sdpram_reg_8,
    sdpram_reg_9,
    alu_cmp,
    sdpram_reg_10,
    clk,
    ADDRARDADDR,
    Q,
    DIADI,
    WEA,
    \dbus_req_o_reg[data][15] ,
    \divider_core_serial.div_reg[sign_mod] ,
    \divider_core_serial.div_reg[sign_mod]_0 ,
    \ctrl[alu_unsigned] ,
    \ctrl[alu_opa_mux] ,
    \_inferred__4/i__carry );
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [0:0]S;
  output [23:0]sdpram_reg_0;
  output sdpram_reg_1;
  output [0:0]sdpram_reg_2;
  output [3:0]O;
  output [3:0]sdpram_reg_3;
  output [3:0]sdpram_reg_4;
  output [3:0]sdpram_reg_5;
  output [3:0]sdpram_reg_6;
  output [3:0]sdpram_reg_7;
  output [3:0]sdpram_reg_8;
  output [2:0]sdpram_reg_9;
  output [1:0]alu_cmp;
  output [0:0]sdpram_reg_10;
  input clk;
  input [4:0]ADDRARDADDR;
  input [5:0]Q;
  input [31:0]DIADI;
  input [0:0]WEA;
  input \dbus_req_o_reg[data][15] ;
  input \divider_core_serial.div_reg[sign_mod] ;
  input \divider_core_serial.div_reg[sign_mod]_0 ;
  input \ctrl[alu_unsigned] ;
  input \ctrl[alu_opa_mux] ;
  input [0:0]\_inferred__4/i__carry ;

  wire [4:0]ADDRARDADDR;
  wire [31:0]DIADI;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire \FSM_sequential_exe_engine[state][0]_i_12_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_13_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_15_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_16_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_17_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_19_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_20_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_21_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_22_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_23_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_24_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_25_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_26_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_28_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_29_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_30_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_31_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_33_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_34_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_35_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_36_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_37_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_38_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_39_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_40_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_41_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_42_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_43_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_44_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_46_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_47_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_48_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_49_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_50_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_51_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_52_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_53_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_54_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_55_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_56_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_57_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_58_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_59_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_60_n_0 ;
  wire \FSM_sequential_exe_engine[state][0]_i_61_n_0 ;
  wire \FSM_sequential_exe_engine_reg[state][0]_i_11_n_0 ;
  wire \FSM_sequential_exe_engine_reg[state][0]_i_11_n_1 ;
  wire \FSM_sequential_exe_engine_reg[state][0]_i_11_n_2 ;
  wire \FSM_sequential_exe_engine_reg[state][0]_i_11_n_3 ;
  wire \FSM_sequential_exe_engine_reg[state][0]_i_14_n_0 ;
  wire \FSM_sequential_exe_engine_reg[state][0]_i_14_n_1 ;
  wire \FSM_sequential_exe_engine_reg[state][0]_i_14_n_2 ;
  wire \FSM_sequential_exe_engine_reg[state][0]_i_14_n_3 ;
  wire \FSM_sequential_exe_engine_reg[state][0]_i_18_n_0 ;
  wire \FSM_sequential_exe_engine_reg[state][0]_i_18_n_1 ;
  wire \FSM_sequential_exe_engine_reg[state][0]_i_18_n_2 ;
  wire \FSM_sequential_exe_engine_reg[state][0]_i_18_n_3 ;
  wire \FSM_sequential_exe_engine_reg[state][0]_i_27_n_0 ;
  wire \FSM_sequential_exe_engine_reg[state][0]_i_27_n_1 ;
  wire \FSM_sequential_exe_engine_reg[state][0]_i_27_n_2 ;
  wire \FSM_sequential_exe_engine_reg[state][0]_i_27_n_3 ;
  wire \FSM_sequential_exe_engine_reg[state][0]_i_32_n_0 ;
  wire \FSM_sequential_exe_engine_reg[state][0]_i_32_n_1 ;
  wire \FSM_sequential_exe_engine_reg[state][0]_i_32_n_2 ;
  wire \FSM_sequential_exe_engine_reg[state][0]_i_32_n_3 ;
  wire \FSM_sequential_exe_engine_reg[state][0]_i_45_n_0 ;
  wire \FSM_sequential_exe_engine_reg[state][0]_i_45_n_1 ;
  wire \FSM_sequential_exe_engine_reg[state][0]_i_45_n_2 ;
  wire \FSM_sequential_exe_engine_reg[state][0]_i_45_n_3 ;
  wire \FSM_sequential_exe_engine_reg[state][0]_i_8_n_2 ;
  wire \FSM_sequential_exe_engine_reg[state][0]_i_8_n_3 ;
  wire [3:0]O;
  wire [5:0]Q;
  wire [0:0]S;
  wire [0:0]WEA;
  wire [0:0]\_inferred__4/i__carry ;
  wire [1:0]alu_cmp;
  wire clk;
  wire \ctrl[alu_opa_mux] ;
  wire \ctrl[alu_unsigned] ;
  wire \dbus_req_o_reg[data][15] ;
  wire \divider_core_serial.div[quotient][12]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][12]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][12]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][12]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][16]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][16]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][16]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][16]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][20]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][20]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][20]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][20]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][24]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][24]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][24]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][24]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][28]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][28]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][28]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][28]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][31]_i_7_n_0 ;
  wire \divider_core_serial.div[quotient][31]_i_8_n_0 ;
  wire \divider_core_serial.div[quotient][31]_i_9_n_0 ;
  wire \divider_core_serial.div[quotient][4]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][4]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][4]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][4]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][4]_i_7_n_0 ;
  wire \divider_core_serial.div[quotient][8]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][8]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][8]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][8]_i_6_n_0 ;
  wire \divider_core_serial.div[sign_mod]_i_10_n_0 ;
  wire \divider_core_serial.div[sign_mod]_i_11_n_0 ;
  wire \divider_core_serial.div[sign_mod]_i_4_n_0 ;
  wire \divider_core_serial.div[sign_mod]_i_5_n_0 ;
  wire \divider_core_serial.div[sign_mod]_i_6_n_0 ;
  wire \divider_core_serial.div[sign_mod]_i_7_n_0 ;
  wire \divider_core_serial.div[sign_mod]_i_8_n_0 ;
  wire \divider_core_serial.div[sign_mod]_i_9_n_0 ;
  wire \divider_core_serial.div_reg[quotient][12]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][12]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][12]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][12]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][16]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][16]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][16]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][16]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][20]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][20]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][20]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][20]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][24]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][24]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][24]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][24]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][28]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][28]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][28]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][28]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][31]_i_5_n_2 ;
  wire \divider_core_serial.div_reg[quotient][31]_i_5_n_3 ;
  wire \divider_core_serial.div_reg[quotient][4]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][4]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][4]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][4]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][8]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][8]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][8]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][8]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[sign_mod] ;
  wire \divider_core_serial.div_reg[sign_mod]_0 ;
  wire [23:0]sdpram_reg_0;
  wire sdpram_reg_1;
  wire [0:0]sdpram_reg_10;
  wire [0:0]sdpram_reg_2;
  wire [3:0]sdpram_reg_3;
  wire [3:0]sdpram_reg_4;
  wire [3:0]sdpram_reg_5;
  wire [3:0]sdpram_reg_6;
  wire [3:0]sdpram_reg_7;
  wire [3:0]sdpram_reg_8;
  wire [2:0]sdpram_reg_9;
  wire [3:0]\NLW_FSM_sequential_exe_engine_reg[state][0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_exe_engine_reg[state][0]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_exe_engine_reg[state][0]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_exe_engine_reg[state][0]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_exe_engine_reg[state][0]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_exe_engine_reg[state][0]_i_45_O_UNCONNECTED ;
  wire [3:1]\NLW_FSM_sequential_exe_engine_reg[state][0]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_exe_engine_reg[state][0]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_FSM_sequential_exe_engine_reg[state][0]_i_8_CO_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_exe_engine_reg[state][0]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_divider_core_serial.div_reg[quotient][31]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_divider_core_serial.div_reg[quotient][31]_i_5_O_UNCONNECTED ;
  wire NLW_sdpram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_sdpram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_sdpram_reg_DBITERR_UNCONNECTED;
  wire NLW_sdpram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_sdpram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_sdpram_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_sdpram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_sdpram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_sdpram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_sdpram_reg_RDADDRECC_UNCONNECTED;

  LUT3 #(
    .INIT(8'h04)) 
    \FSM_sequential_exe_engine[state][0]_i_12 
       (.I0(\ctrl[alu_unsigned] ),
        .I1(DOADO[31]),
        .I2(DOBDO[31]),
        .O(\FSM_sequential_exe_engine[state][0]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hED)) 
    \FSM_sequential_exe_engine[state][0]_i_13 
       (.I0(DOBDO[31]),
        .I1(\ctrl[alu_unsigned] ),
        .I2(DOADO[31]),
        .O(\FSM_sequential_exe_engine[state][0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_exe_engine[state][0]_i_15 
       (.I0(DOADO[31]),
        .I1(DOBDO[31]),
        .I2(DOBDO[30]),
        .I3(DOADO[30]),
        .O(\FSM_sequential_exe_engine[state][0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_exe_engine[state][0]_i_16 
       (.I0(DOADO[28]),
        .I1(DOBDO[28]),
        .I2(DOADO[29]),
        .I3(DOBDO[29]),
        .I4(DOBDO[27]),
        .I5(DOADO[27]),
        .O(\FSM_sequential_exe_engine[state][0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_exe_engine[state][0]_i_17 
       (.I0(DOBDO[26]),
        .I1(DOADO[26]),
        .I2(DOADO[24]),
        .I3(DOBDO[24]),
        .I4(DOADO[25]),
        .I5(DOBDO[25]),
        .O(\FSM_sequential_exe_engine[state][0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \FSM_sequential_exe_engine[state][0]_i_19 
       (.I0(DOBDO[31]),
        .I1(DOADO[31]),
        .I2(DOBDO[30]),
        .I3(DOADO[30]),
        .O(\FSM_sequential_exe_engine[state][0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_exe_engine[state][0]_i_20 
       (.I0(DOADO[29]),
        .I1(DOBDO[29]),
        .I2(DOBDO[28]),
        .I3(DOADO[28]),
        .O(\FSM_sequential_exe_engine[state][0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_exe_engine[state][0]_i_21 
       (.I0(DOADO[27]),
        .I1(DOBDO[27]),
        .I2(DOBDO[26]),
        .I3(DOADO[26]),
        .O(\FSM_sequential_exe_engine[state][0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_exe_engine[state][0]_i_22 
       (.I0(DOADO[25]),
        .I1(DOBDO[25]),
        .I2(DOBDO[24]),
        .I3(DOADO[24]),
        .O(\FSM_sequential_exe_engine[state][0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_exe_engine[state][0]_i_23 
       (.I0(DOADO[31]),
        .I1(DOBDO[31]),
        .I2(DOBDO[30]),
        .I3(DOADO[30]),
        .O(\FSM_sequential_exe_engine[state][0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_exe_engine[state][0]_i_24 
       (.I0(DOBDO[29]),
        .I1(DOADO[29]),
        .I2(DOBDO[28]),
        .I3(DOADO[28]),
        .O(\FSM_sequential_exe_engine[state][0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_exe_engine[state][0]_i_25 
       (.I0(DOBDO[26]),
        .I1(DOADO[26]),
        .I2(DOBDO[27]),
        .I3(DOADO[27]),
        .O(\FSM_sequential_exe_engine[state][0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_exe_engine[state][0]_i_26 
       (.I0(DOBDO[25]),
        .I1(DOADO[25]),
        .I2(DOBDO[24]),
        .I3(DOADO[24]),
        .O(\FSM_sequential_exe_engine[state][0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_exe_engine[state][0]_i_28 
       (.I0(DOADO[22]),
        .I1(DOBDO[22]),
        .I2(DOADO[23]),
        .I3(DOBDO[23]),
        .I4(DOBDO[21]),
        .I5(DOADO[21]),
        .O(\FSM_sequential_exe_engine[state][0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_exe_engine[state][0]_i_29 
       (.I0(DOBDO[20]),
        .I1(DOADO[20]),
        .I2(DOADO[18]),
        .I3(DOBDO[18]),
        .I4(DOADO[19]),
        .I5(DOBDO[19]),
        .O(\FSM_sequential_exe_engine[state][0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_exe_engine[state][0]_i_30 
       (.I0(DOADO[16]),
        .I1(DOBDO[16]),
        .I2(DOADO[17]),
        .I3(DOBDO[17]),
        .I4(DOBDO[15]),
        .I5(DOADO[15]),
        .O(\FSM_sequential_exe_engine[state][0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_exe_engine[state][0]_i_31 
       (.I0(DOBDO[14]),
        .I1(DOADO[14]),
        .I2(DOADO[12]),
        .I3(DOBDO[12]),
        .I4(DOADO[13]),
        .I5(DOBDO[13]),
        .O(\FSM_sequential_exe_engine[state][0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_exe_engine[state][0]_i_33 
       (.I0(DOADO[23]),
        .I1(DOBDO[23]),
        .I2(DOBDO[22]),
        .I3(DOADO[22]),
        .O(\FSM_sequential_exe_engine[state][0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_exe_engine[state][0]_i_34 
       (.I0(DOADO[21]),
        .I1(DOBDO[21]),
        .I2(DOBDO[20]),
        .I3(DOADO[20]),
        .O(\FSM_sequential_exe_engine[state][0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_exe_engine[state][0]_i_35 
       (.I0(DOADO[19]),
        .I1(DOBDO[19]),
        .I2(DOBDO[18]),
        .I3(DOADO[18]),
        .O(\FSM_sequential_exe_engine[state][0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_exe_engine[state][0]_i_36 
       (.I0(DOADO[17]),
        .I1(DOBDO[17]),
        .I2(DOBDO[16]),
        .I3(DOADO[16]),
        .O(\FSM_sequential_exe_engine[state][0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_exe_engine[state][0]_i_37 
       (.I0(DOBDO[23]),
        .I1(DOADO[23]),
        .I2(DOBDO[22]),
        .I3(DOADO[22]),
        .O(\FSM_sequential_exe_engine[state][0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_exe_engine[state][0]_i_38 
       (.I0(DOBDO[20]),
        .I1(DOADO[20]),
        .I2(DOBDO[21]),
        .I3(DOADO[21]),
        .O(\FSM_sequential_exe_engine[state][0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_exe_engine[state][0]_i_39 
       (.I0(DOBDO[19]),
        .I1(DOADO[19]),
        .I2(DOBDO[18]),
        .I3(DOADO[18]),
        .O(\FSM_sequential_exe_engine[state][0]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_exe_engine[state][0]_i_40 
       (.I0(DOBDO[17]),
        .I1(DOADO[17]),
        .I2(DOBDO[16]),
        .I3(DOADO[16]),
        .O(\FSM_sequential_exe_engine[state][0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_exe_engine[state][0]_i_41 
       (.I0(DOADO[10]),
        .I1(DOBDO[10]),
        .I2(DOADO[11]),
        .I3(DOBDO[11]),
        .I4(DOBDO[9]),
        .I5(DOADO[9]),
        .O(\FSM_sequential_exe_engine[state][0]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_exe_engine[state][0]_i_42 
       (.I0(DOBDO[8]),
        .I1(DOADO[8]),
        .I2(DOADO[6]),
        .I3(DOBDO[6]),
        .I4(DOADO[7]),
        .I5(DOBDO[7]),
        .O(\FSM_sequential_exe_engine[state][0]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_exe_engine[state][0]_i_43 
       (.I0(DOADO[4]),
        .I1(DOBDO[4]),
        .I2(DOADO[5]),
        .I3(DOBDO[5]),
        .I4(DOBDO[3]),
        .I5(DOADO[3]),
        .O(\FSM_sequential_exe_engine[state][0]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_exe_engine[state][0]_i_44 
       (.I0(DOBDO[2]),
        .I1(DOADO[2]),
        .I2(DOBDO[0]),
        .I3(DOADO[0]),
        .I4(DOADO[1]),
        .I5(DOBDO[1]),
        .O(\FSM_sequential_exe_engine[state][0]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_exe_engine[state][0]_i_46 
       (.I0(DOADO[15]),
        .I1(DOBDO[15]),
        .I2(DOBDO[14]),
        .I3(DOADO[14]),
        .O(\FSM_sequential_exe_engine[state][0]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_exe_engine[state][0]_i_47 
       (.I0(DOADO[13]),
        .I1(DOBDO[13]),
        .I2(DOBDO[12]),
        .I3(DOADO[12]),
        .O(\FSM_sequential_exe_engine[state][0]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_exe_engine[state][0]_i_48 
       (.I0(DOADO[11]),
        .I1(DOBDO[11]),
        .I2(DOBDO[10]),
        .I3(DOADO[10]),
        .O(\FSM_sequential_exe_engine[state][0]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_exe_engine[state][0]_i_49 
       (.I0(DOADO[9]),
        .I1(DOBDO[9]),
        .I2(DOBDO[8]),
        .I3(DOADO[8]),
        .O(\FSM_sequential_exe_engine[state][0]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_exe_engine[state][0]_i_50 
       (.I0(DOBDO[14]),
        .I1(DOADO[14]),
        .I2(DOBDO[15]),
        .I3(DOADO[15]),
        .O(\FSM_sequential_exe_engine[state][0]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_exe_engine[state][0]_i_51 
       (.I0(DOBDO[13]),
        .I1(DOADO[13]),
        .I2(DOBDO[12]),
        .I3(DOADO[12]),
        .O(\FSM_sequential_exe_engine[state][0]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_exe_engine[state][0]_i_52 
       (.I0(DOBDO[11]),
        .I1(DOADO[11]),
        .I2(DOBDO[10]),
        .I3(DOADO[10]),
        .O(\FSM_sequential_exe_engine[state][0]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_exe_engine[state][0]_i_53 
       (.I0(DOBDO[8]),
        .I1(DOADO[8]),
        .I2(DOBDO[9]),
        .I3(DOADO[9]),
        .O(\FSM_sequential_exe_engine[state][0]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_exe_engine[state][0]_i_54 
       (.I0(DOADO[7]),
        .I1(DOBDO[7]),
        .I2(DOBDO[6]),
        .I3(DOADO[6]),
        .O(\FSM_sequential_exe_engine[state][0]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_exe_engine[state][0]_i_55 
       (.I0(DOADO[5]),
        .I1(DOBDO[5]),
        .I2(DOBDO[4]),
        .I3(DOADO[4]),
        .O(\FSM_sequential_exe_engine[state][0]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_exe_engine[state][0]_i_56 
       (.I0(DOADO[3]),
        .I1(DOBDO[3]),
        .I2(DOBDO[2]),
        .I3(DOADO[2]),
        .O(\FSM_sequential_exe_engine[state][0]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_exe_engine[state][0]_i_57 
       (.I0(DOADO[1]),
        .I1(DOBDO[1]),
        .I2(DOBDO[0]),
        .I3(DOADO[0]),
        .O(\FSM_sequential_exe_engine[state][0]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_exe_engine[state][0]_i_58 
       (.I0(DOBDO[7]),
        .I1(DOADO[7]),
        .I2(DOBDO[6]),
        .I3(DOADO[6]),
        .O(\FSM_sequential_exe_engine[state][0]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_exe_engine[state][0]_i_59 
       (.I0(DOBDO[5]),
        .I1(DOADO[5]),
        .I2(DOBDO[4]),
        .I3(DOADO[4]),
        .O(\FSM_sequential_exe_engine[state][0]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_exe_engine[state][0]_i_60 
       (.I0(DOBDO[2]),
        .I1(DOADO[2]),
        .I2(DOBDO[3]),
        .I3(DOADO[3]),
        .O(\FSM_sequential_exe_engine[state][0]_i_60_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_exe_engine[state][0]_i_61 
       (.I0(DOBDO[1]),
        .I1(DOADO[1]),
        .I2(DOADO[0]),
        .I3(DOBDO[0]),
        .O(\FSM_sequential_exe_engine[state][0]_i_61_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_exe_engine_reg[state][0]_i_11 
       (.CI(\FSM_sequential_exe_engine_reg[state][0]_i_18_n_0 ),
        .CO({\FSM_sequential_exe_engine_reg[state][0]_i_11_n_0 ,\FSM_sequential_exe_engine_reg[state][0]_i_11_n_1 ,\FSM_sequential_exe_engine_reg[state][0]_i_11_n_2 ,\FSM_sequential_exe_engine_reg[state][0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_exe_engine[state][0]_i_19_n_0 ,\FSM_sequential_exe_engine[state][0]_i_20_n_0 ,\FSM_sequential_exe_engine[state][0]_i_21_n_0 ,\FSM_sequential_exe_engine[state][0]_i_22_n_0 }),
        .O(\NLW_FSM_sequential_exe_engine_reg[state][0]_i_11_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_exe_engine[state][0]_i_23_n_0 ,\FSM_sequential_exe_engine[state][0]_i_24_n_0 ,\FSM_sequential_exe_engine[state][0]_i_25_n_0 ,\FSM_sequential_exe_engine[state][0]_i_26_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_exe_engine_reg[state][0]_i_14 
       (.CI(\FSM_sequential_exe_engine_reg[state][0]_i_27_n_0 ),
        .CO({\FSM_sequential_exe_engine_reg[state][0]_i_14_n_0 ,\FSM_sequential_exe_engine_reg[state][0]_i_14_n_1 ,\FSM_sequential_exe_engine_reg[state][0]_i_14_n_2 ,\FSM_sequential_exe_engine_reg[state][0]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_exe_engine_reg[state][0]_i_14_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_exe_engine[state][0]_i_28_n_0 ,\FSM_sequential_exe_engine[state][0]_i_29_n_0 ,\FSM_sequential_exe_engine[state][0]_i_30_n_0 ,\FSM_sequential_exe_engine[state][0]_i_31_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_exe_engine_reg[state][0]_i_18 
       (.CI(\FSM_sequential_exe_engine_reg[state][0]_i_32_n_0 ),
        .CO({\FSM_sequential_exe_engine_reg[state][0]_i_18_n_0 ,\FSM_sequential_exe_engine_reg[state][0]_i_18_n_1 ,\FSM_sequential_exe_engine_reg[state][0]_i_18_n_2 ,\FSM_sequential_exe_engine_reg[state][0]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_exe_engine[state][0]_i_33_n_0 ,\FSM_sequential_exe_engine[state][0]_i_34_n_0 ,\FSM_sequential_exe_engine[state][0]_i_35_n_0 ,\FSM_sequential_exe_engine[state][0]_i_36_n_0 }),
        .O(\NLW_FSM_sequential_exe_engine_reg[state][0]_i_18_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_exe_engine[state][0]_i_37_n_0 ,\FSM_sequential_exe_engine[state][0]_i_38_n_0 ,\FSM_sequential_exe_engine[state][0]_i_39_n_0 ,\FSM_sequential_exe_engine[state][0]_i_40_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_exe_engine_reg[state][0]_i_27 
       (.CI(1'b0),
        .CO({\FSM_sequential_exe_engine_reg[state][0]_i_27_n_0 ,\FSM_sequential_exe_engine_reg[state][0]_i_27_n_1 ,\FSM_sequential_exe_engine_reg[state][0]_i_27_n_2 ,\FSM_sequential_exe_engine_reg[state][0]_i_27_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_exe_engine_reg[state][0]_i_27_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_exe_engine[state][0]_i_41_n_0 ,\FSM_sequential_exe_engine[state][0]_i_42_n_0 ,\FSM_sequential_exe_engine[state][0]_i_43_n_0 ,\FSM_sequential_exe_engine[state][0]_i_44_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_exe_engine_reg[state][0]_i_32 
       (.CI(\FSM_sequential_exe_engine_reg[state][0]_i_45_n_0 ),
        .CO({\FSM_sequential_exe_engine_reg[state][0]_i_32_n_0 ,\FSM_sequential_exe_engine_reg[state][0]_i_32_n_1 ,\FSM_sequential_exe_engine_reg[state][0]_i_32_n_2 ,\FSM_sequential_exe_engine_reg[state][0]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_exe_engine[state][0]_i_46_n_0 ,\FSM_sequential_exe_engine[state][0]_i_47_n_0 ,\FSM_sequential_exe_engine[state][0]_i_48_n_0 ,\FSM_sequential_exe_engine[state][0]_i_49_n_0 }),
        .O(\NLW_FSM_sequential_exe_engine_reg[state][0]_i_32_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_exe_engine[state][0]_i_50_n_0 ,\FSM_sequential_exe_engine[state][0]_i_51_n_0 ,\FSM_sequential_exe_engine[state][0]_i_52_n_0 ,\FSM_sequential_exe_engine[state][0]_i_53_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_exe_engine_reg[state][0]_i_45 
       (.CI(1'b0),
        .CO({\FSM_sequential_exe_engine_reg[state][0]_i_45_n_0 ,\FSM_sequential_exe_engine_reg[state][0]_i_45_n_1 ,\FSM_sequential_exe_engine_reg[state][0]_i_45_n_2 ,\FSM_sequential_exe_engine_reg[state][0]_i_45_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_exe_engine[state][0]_i_54_n_0 ,\FSM_sequential_exe_engine[state][0]_i_55_n_0 ,\FSM_sequential_exe_engine[state][0]_i_56_n_0 ,\FSM_sequential_exe_engine[state][0]_i_57_n_0 }),
        .O(\NLW_FSM_sequential_exe_engine_reg[state][0]_i_45_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_exe_engine[state][0]_i_58_n_0 ,\FSM_sequential_exe_engine[state][0]_i_59_n_0 ,\FSM_sequential_exe_engine[state][0]_i_60_n_0 ,\FSM_sequential_exe_engine[state][0]_i_61_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_exe_engine_reg[state][0]_i_7 
       (.CI(\FSM_sequential_exe_engine_reg[state][0]_i_11_n_0 ),
        .CO({\NLW_FSM_sequential_exe_engine_reg[state][0]_i_7_CO_UNCONNECTED [3:1],alu_cmp[1]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\FSM_sequential_exe_engine[state][0]_i_12_n_0 }),
        .O(\NLW_FSM_sequential_exe_engine_reg[state][0]_i_7_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\FSM_sequential_exe_engine[state][0]_i_13_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_exe_engine_reg[state][0]_i_8 
       (.CI(\FSM_sequential_exe_engine_reg[state][0]_i_14_n_0 ),
        .CO({\NLW_FSM_sequential_exe_engine_reg[state][0]_i_8_CO_UNCONNECTED [3],alu_cmp[0],\FSM_sequential_exe_engine_reg[state][0]_i_8_n_2 ,\FSM_sequential_exe_engine_reg[state][0]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_exe_engine_reg[state][0]_i_8_O_UNCONNECTED [3:0]),
        .S({1'b0,\FSM_sequential_exe_engine[state][0]_i_15_n_0 ,\FSM_sequential_exe_engine[state][0]_i_16_n_0 ,\FSM_sequential_exe_engine[state][0]_i_17_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \dbus_req_o[data][10]_i_1 
       (.I0(DOBDO[10]),
        .I1(Q[0]),
        .I2(\dbus_req_o_reg[data][15] ),
        .I3(DOBDO[2]),
        .O(sdpram_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \dbus_req_o[data][11]_i_1 
       (.I0(DOBDO[11]),
        .I1(Q[0]),
        .I2(\dbus_req_o_reg[data][15] ),
        .I3(DOBDO[3]),
        .O(sdpram_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \dbus_req_o[data][12]_i_1 
       (.I0(DOBDO[12]),
        .I1(Q[0]),
        .I2(\dbus_req_o_reg[data][15] ),
        .I3(DOBDO[4]),
        .O(sdpram_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \dbus_req_o[data][13]_i_1 
       (.I0(DOBDO[13]),
        .I1(Q[0]),
        .I2(\dbus_req_o_reg[data][15] ),
        .I3(DOBDO[5]),
        .O(sdpram_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \dbus_req_o[data][14]_i_1 
       (.I0(DOBDO[14]),
        .I1(Q[0]),
        .I2(\dbus_req_o_reg[data][15] ),
        .I3(DOBDO[6]),
        .O(sdpram_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \dbus_req_o[data][15]_i_1 
       (.I0(DOBDO[15]),
        .I1(Q[0]),
        .I2(\dbus_req_o_reg[data][15] ),
        .I3(DOBDO[7]),
        .O(sdpram_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbus_req_o[data][16]_i_1 
       (.I0(DOBDO[16]),
        .I1(\dbus_req_o_reg[data][15] ),
        .I2(DOBDO[0]),
        .O(sdpram_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbus_req_o[data][17]_i_1 
       (.I0(DOBDO[17]),
        .I1(\dbus_req_o_reg[data][15] ),
        .I2(DOBDO[1]),
        .O(sdpram_reg_0[9]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbus_req_o[data][18]_i_1 
       (.I0(DOBDO[18]),
        .I1(\dbus_req_o_reg[data][15] ),
        .I2(DOBDO[2]),
        .O(sdpram_reg_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbus_req_o[data][19]_i_1 
       (.I0(DOBDO[19]),
        .I1(\dbus_req_o_reg[data][15] ),
        .I2(DOBDO[3]),
        .O(sdpram_reg_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbus_req_o[data][20]_i_1 
       (.I0(DOBDO[20]),
        .I1(\dbus_req_o_reg[data][15] ),
        .I2(DOBDO[4]),
        .O(sdpram_reg_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbus_req_o[data][21]_i_1 
       (.I0(DOBDO[21]),
        .I1(\dbus_req_o_reg[data][15] ),
        .I2(DOBDO[5]),
        .O(sdpram_reg_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbus_req_o[data][22]_i_1 
       (.I0(DOBDO[22]),
        .I1(\dbus_req_o_reg[data][15] ),
        .I2(DOBDO[6]),
        .O(sdpram_reg_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbus_req_o[data][23]_i_1 
       (.I0(DOBDO[23]),
        .I1(\dbus_req_o_reg[data][15] ),
        .I2(DOBDO[7]),
        .O(sdpram_reg_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \dbus_req_o[data][24]_i_1 
       (.I0(DOBDO[0]),
        .I1(Q[0]),
        .I2(DOBDO[8]),
        .I3(\dbus_req_o_reg[data][15] ),
        .I4(DOBDO[24]),
        .O(sdpram_reg_0[16]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \dbus_req_o[data][25]_i_1 
       (.I0(DOBDO[1]),
        .I1(Q[0]),
        .I2(DOBDO[9]),
        .I3(\dbus_req_o_reg[data][15] ),
        .I4(DOBDO[25]),
        .O(sdpram_reg_0[17]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \dbus_req_o[data][26]_i_1 
       (.I0(DOBDO[2]),
        .I1(Q[0]),
        .I2(DOBDO[10]),
        .I3(\dbus_req_o_reg[data][15] ),
        .I4(DOBDO[26]),
        .O(sdpram_reg_0[18]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \dbus_req_o[data][27]_i_1 
       (.I0(DOBDO[3]),
        .I1(Q[0]),
        .I2(DOBDO[11]),
        .I3(\dbus_req_o_reg[data][15] ),
        .I4(DOBDO[27]),
        .O(sdpram_reg_0[19]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \dbus_req_o[data][28]_i_1 
       (.I0(DOBDO[4]),
        .I1(Q[0]),
        .I2(DOBDO[12]),
        .I3(\dbus_req_o_reg[data][15] ),
        .I4(DOBDO[28]),
        .O(sdpram_reg_0[20]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \dbus_req_o[data][29]_i_1 
       (.I0(DOBDO[5]),
        .I1(Q[0]),
        .I2(DOBDO[13]),
        .I3(\dbus_req_o_reg[data][15] ),
        .I4(DOBDO[29]),
        .O(sdpram_reg_0[21]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \dbus_req_o[data][30]_i_1 
       (.I0(DOBDO[6]),
        .I1(Q[0]),
        .I2(DOBDO[14]),
        .I3(\dbus_req_o_reg[data][15] ),
        .I4(DOBDO[30]),
        .O(sdpram_reg_0[22]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \dbus_req_o[data][31]_i_1 
       (.I0(DOBDO[7]),
        .I1(Q[0]),
        .I2(DOBDO[15]),
        .I3(\dbus_req_o_reg[data][15] ),
        .I4(DOBDO[31]),
        .O(sdpram_reg_0[23]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \dbus_req_o[data][8]_i_1 
       (.I0(DOBDO[8]),
        .I1(Q[0]),
        .I2(\dbus_req_o_reg[data][15] ),
        .I3(DOBDO[0]),
        .O(sdpram_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \dbus_req_o[data][9]_i_1 
       (.I0(DOBDO[9]),
        .I1(Q[0]),
        .I2(\dbus_req_o_reg[data][15] ),
        .I3(DOBDO[1]),
        .O(sdpram_reg_0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][12]_i_3 
       (.I0(DOADO[12]),
        .O(\divider_core_serial.div[quotient][12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][12]_i_4 
       (.I0(DOADO[11]),
        .O(\divider_core_serial.div[quotient][12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][12]_i_5 
       (.I0(DOADO[10]),
        .O(\divider_core_serial.div[quotient][12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][12]_i_6 
       (.I0(DOADO[9]),
        .O(\divider_core_serial.div[quotient][12]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][16]_i_3 
       (.I0(DOADO[16]),
        .O(\divider_core_serial.div[quotient][16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][16]_i_4 
       (.I0(DOADO[15]),
        .O(\divider_core_serial.div[quotient][16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][16]_i_5 
       (.I0(DOADO[14]),
        .O(\divider_core_serial.div[quotient][16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][16]_i_6 
       (.I0(DOADO[13]),
        .O(\divider_core_serial.div[quotient][16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][20]_i_3 
       (.I0(DOADO[20]),
        .O(\divider_core_serial.div[quotient][20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][20]_i_4 
       (.I0(DOADO[19]),
        .O(\divider_core_serial.div[quotient][20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][20]_i_5 
       (.I0(DOADO[18]),
        .O(\divider_core_serial.div[quotient][20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][20]_i_6 
       (.I0(DOADO[17]),
        .O(\divider_core_serial.div[quotient][20]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][24]_i_3 
       (.I0(DOADO[24]),
        .O(\divider_core_serial.div[quotient][24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][24]_i_4 
       (.I0(DOADO[23]),
        .O(\divider_core_serial.div[quotient][24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][24]_i_5 
       (.I0(DOADO[22]),
        .O(\divider_core_serial.div[quotient][24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][24]_i_6 
       (.I0(DOADO[21]),
        .O(\divider_core_serial.div[quotient][24]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][28]_i_3 
       (.I0(DOADO[28]),
        .O(\divider_core_serial.div[quotient][28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][28]_i_4 
       (.I0(DOADO[27]),
        .O(\divider_core_serial.div[quotient][28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][28]_i_5 
       (.I0(DOADO[26]),
        .O(\divider_core_serial.div[quotient][28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][28]_i_6 
       (.I0(DOADO[25]),
        .O(\divider_core_serial.div[quotient][28]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][31]_i_7 
       (.I0(DOADO[31]),
        .O(\divider_core_serial.div[quotient][31]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][31]_i_8 
       (.I0(DOADO[30]),
        .O(\divider_core_serial.div[quotient][31]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][31]_i_9 
       (.I0(DOADO[29]),
        .O(\divider_core_serial.div[quotient][31]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][4]_i_3 
       (.I0(DOADO[0]),
        .O(\divider_core_serial.div[quotient][4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][4]_i_4 
       (.I0(DOADO[4]),
        .O(\divider_core_serial.div[quotient][4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][4]_i_5 
       (.I0(DOADO[3]),
        .O(\divider_core_serial.div[quotient][4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][4]_i_6 
       (.I0(DOADO[2]),
        .O(\divider_core_serial.div[quotient][4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][4]_i_7 
       (.I0(DOADO[1]),
        .O(\divider_core_serial.div[quotient][4]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][8]_i_3 
       (.I0(DOADO[8]),
        .O(\divider_core_serial.div[quotient][8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][8]_i_4 
       (.I0(DOADO[7]),
        .O(\divider_core_serial.div[quotient][8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][8]_i_5 
       (.I0(DOADO[6]),
        .O(\divider_core_serial.div[quotient][8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][8]_i_6 
       (.I0(DOADO[5]),
        .O(\divider_core_serial.div[quotient][8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \divider_core_serial.div[rs2_abs][3]_i_6 
       (.I0(DOBDO[0]),
        .O(S));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \divider_core_serial.div[sign_mod]_i_1 
       (.I0(\divider_core_serial.div_reg[sign_mod] ),
        .I1(\divider_core_serial.div_reg[sign_mod]_0 ),
        .I2(\divider_core_serial.div[sign_mod]_i_4_n_0 ),
        .I3(\divider_core_serial.div[sign_mod]_i_5_n_0 ),
        .I4(\divider_core_serial.div[sign_mod]_i_6_n_0 ),
        .I5(\divider_core_serial.div[sign_mod]_i_7_n_0 ),
        .O(sdpram_reg_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \divider_core_serial.div[sign_mod]_i_10 
       (.I0(DOBDO[6]),
        .I1(DOBDO[5]),
        .I2(DOBDO[4]),
        .I3(DOBDO[3]),
        .O(\divider_core_serial.div[sign_mod]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \divider_core_serial.div[sign_mod]_i_11 
       (.I0(DOBDO[10]),
        .I1(DOBDO[2]),
        .I2(DOBDO[12]),
        .I3(DOBDO[1]),
        .O(\divider_core_serial.div[sign_mod]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \divider_core_serial.div[sign_mod]_i_4 
       (.I0(DOBDO[23]),
        .I1(DOBDO[26]),
        .I2(DOBDO[24]),
        .I3(DOBDO[25]),
        .I4(\divider_core_serial.div[sign_mod]_i_8_n_0 ),
        .O(\divider_core_serial.div[sign_mod]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \divider_core_serial.div[sign_mod]_i_5 
       (.I0(DOBDO[31]),
        .I1(DOBDO[30]),
        .I2(DOBDO[13]),
        .I3(DOBDO[14]),
        .I4(\divider_core_serial.div[sign_mod]_i_9_n_0 ),
        .O(\divider_core_serial.div[sign_mod]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \divider_core_serial.div[sign_mod]_i_6 
       (.I0(DOBDO[0]),
        .I1(DOBDO[7]),
        .I2(DOBDO[8]),
        .I3(DOBDO[9]),
        .I4(\divider_core_serial.div[sign_mod]_i_10_n_0 ),
        .O(\divider_core_serial.div[sign_mod]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \divider_core_serial.div[sign_mod]_i_7 
       (.I0(DOBDO[16]),
        .I1(DOBDO[17]),
        .I2(DOBDO[15]),
        .I3(DOBDO[18]),
        .I4(\divider_core_serial.div[sign_mod]_i_11_n_0 ),
        .O(\divider_core_serial.div[sign_mod]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \divider_core_serial.div[sign_mod]_i_8 
       (.I0(DOBDO[22]),
        .I1(DOBDO[21]),
        .I2(DOBDO[20]),
        .I3(DOBDO[19]),
        .O(\divider_core_serial.div[sign_mod]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \divider_core_serial.div[sign_mod]_i_9 
       (.I0(DOBDO[29]),
        .I1(DOBDO[11]),
        .I2(DOBDO[28]),
        .I3(DOBDO[27]),
        .O(\divider_core_serial.div[sign_mod]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][12]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][8]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][12]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][12]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][12]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sdpram_reg_4),
        .S({\divider_core_serial.div[quotient][12]_i_3_n_0 ,\divider_core_serial.div[quotient][12]_i_4_n_0 ,\divider_core_serial.div[quotient][12]_i_5_n_0 ,\divider_core_serial.div[quotient][12]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][16]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][12]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][16]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][16]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][16]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sdpram_reg_5),
        .S({\divider_core_serial.div[quotient][16]_i_3_n_0 ,\divider_core_serial.div[quotient][16]_i_4_n_0 ,\divider_core_serial.div[quotient][16]_i_5_n_0 ,\divider_core_serial.div[quotient][16]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][20]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][16]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][20]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][20]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][20]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sdpram_reg_6),
        .S({\divider_core_serial.div[quotient][20]_i_3_n_0 ,\divider_core_serial.div[quotient][20]_i_4_n_0 ,\divider_core_serial.div[quotient][20]_i_5_n_0 ,\divider_core_serial.div[quotient][20]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][24]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][20]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][24]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][24]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][24]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sdpram_reg_7),
        .S({\divider_core_serial.div[quotient][24]_i_3_n_0 ,\divider_core_serial.div[quotient][24]_i_4_n_0 ,\divider_core_serial.div[quotient][24]_i_5_n_0 ,\divider_core_serial.div[quotient][24]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][28]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][24]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][28]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][28]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][28]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sdpram_reg_8),
        .S({\divider_core_serial.div[quotient][28]_i_3_n_0 ,\divider_core_serial.div[quotient][28]_i_4_n_0 ,\divider_core_serial.div[quotient][28]_i_5_n_0 ,\divider_core_serial.div[quotient][28]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][31]_i_5 
       (.CI(\divider_core_serial.div_reg[quotient][28]_i_2_n_0 ),
        .CO({\NLW_divider_core_serial.div_reg[quotient][31]_i_5_CO_UNCONNECTED [3:2],\divider_core_serial.div_reg[quotient][31]_i_5_n_2 ,\divider_core_serial.div_reg[quotient][31]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_divider_core_serial.div_reg[quotient][31]_i_5_O_UNCONNECTED [3],sdpram_reg_9}),
        .S({1'b0,\divider_core_serial.div[quotient][31]_i_7_n_0 ,\divider_core_serial.div[quotient][31]_i_8_n_0 ,\divider_core_serial.div[quotient][31]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][4]_i_2 
       (.CI(1'b0),
        .CO({\divider_core_serial.div_reg[quotient][4]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][4]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][4]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][4]_i_2_n_3 }),
        .CYINIT(\divider_core_serial.div[quotient][4]_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O),
        .S({\divider_core_serial.div[quotient][4]_i_4_n_0 ,\divider_core_serial.div[quotient][4]_i_5_n_0 ,\divider_core_serial.div[quotient][4]_i_6_n_0 ,\divider_core_serial.div[quotient][4]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][8]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][4]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][8]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][8]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][8]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sdpram_reg_3),
        .S({\divider_core_serial.div[quotient][8]_i_3_n_0 ,\divider_core_serial.div[quotient][8]_i_4_n_0 ,\divider_core_serial.div[quotient][8]_i_5_n_0 ,\divider_core_serial.div[quotient][8]_i_6_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_5
       (.I0(DOBDO[0]),
        .I1(\_inferred__4/i__carry ),
        .O(sdpram_reg_10));
  LUT2 #(
    .INIT(4'h2)) 
    \mar[3]_i_5 
       (.I0(DOADO[0]),
        .I1(\ctrl[alu_opa_mux] ),
        .O(sdpram_reg_2));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "neorv32_cpu/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "992" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    sdpram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,Q[5:1],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_sdpram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_sdpram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_sdpram_reg_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_sdpram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_sdpram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_sdpram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_sdpram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_sdpram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_sdpram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_sdpram_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_spram
   (S,
    \rdata_reg[22]_0 ,
    \fetch_reg[pc][31] ,
    addr_i,
    \cache_i[sta_hit] ,
    we_i,
    \FSM_sequential_ctrl_reg[state][0] ,
    \ctrl_reg[state] ,
    CO,
    valid_mem_rd,
    \FSM_sequential_ctrl_reg[state][2] ,
    Q,
    \tag_ff_reg[23] ,
    in9,
    \exe_engine_reg[ir][29] ,
    \exe_engine_reg[ir][29]_0 ,
    \icache_rsp[0][ack] ,
    p_0_in5_out,
    \FSM_sequential_ctrl_reg[state][2]_0 ,
    clk);
  output [3:0]S;
  output [3:0]\rdata_reg[22]_0 ;
  output [23:0]\fetch_reg[pc][31] ;
  output [1:0]addr_i;
  output \cache_i[sta_hit] ;
  output we_i;
  output \FSM_sequential_ctrl_reg[state][0] ;
  input [2:0]\ctrl_reg[state] ;
  input [0:0]CO;
  input valid_mem_rd;
  input \FSM_sequential_ctrl_reg[state][2] ;
  input [23:0]Q;
  input [25:0]\tag_ff_reg[23] ;
  input [25:0]in9;
  input \exe_engine_reg[ir][29] ;
  input \exe_engine_reg[ir][29]_0 ;
  input \icache_rsp[0][ack] ;
  input p_0_in5_out;
  input \FSM_sequential_ctrl_reg[state][2]_0 ;
  input clk;

  wire [0:0]CO;
  wire \FSM_sequential_ctrl[state][2]_i_2_n_0 ;
  wire \FSM_sequential_ctrl_reg[state][0] ;
  wire \FSM_sequential_ctrl_reg[state][2] ;
  wire \FSM_sequential_ctrl_reg[state][2]_0 ;
  wire [23:0]Q;
  wire [3:0]S;
  wire [1:0]addr_i;
  wire \cache_i[sta_hit] ;
  wire \cache_o[cmd_new] ;
  wire clk;
  wire [2:0]\ctrl_reg[state] ;
  wire \exe_engine_reg[ir][29] ;
  wire \exe_engine_reg[ir][29]_0 ;
  wire [23:0]\fetch_reg[pc][31] ;
  wire \icache_rsp[0][ack] ;
  wire [25:0]in9;
  wire p_0_in5_out;
  wire [23:0]p_1_out__0;
  wire rdata1__0;
  wire [3:0]\rdata_reg[22]_0 ;
  wire \rdata_reg_n_0_[0] ;
  wire \rdata_reg_n_0_[10] ;
  wire \rdata_reg_n_0_[11] ;
  wire \rdata_reg_n_0_[12] ;
  wire \rdata_reg_n_0_[13] ;
  wire \rdata_reg_n_0_[14] ;
  wire \rdata_reg_n_0_[15] ;
  wire \rdata_reg_n_0_[16] ;
  wire \rdata_reg_n_0_[17] ;
  wire \rdata_reg_n_0_[18] ;
  wire \rdata_reg_n_0_[19] ;
  wire \rdata_reg_n_0_[1] ;
  wire \rdata_reg_n_0_[20] ;
  wire \rdata_reg_n_0_[21] ;
  wire \rdata_reg_n_0_[22] ;
  wire \rdata_reg_n_0_[23] ;
  wire \rdata_reg_n_0_[2] ;
  wire \rdata_reg_n_0_[3] ;
  wire \rdata_reg_n_0_[4] ;
  wire \rdata_reg_n_0_[5] ;
  wire \rdata_reg_n_0_[6] ;
  wire \rdata_reg_n_0_[7] ;
  wire \rdata_reg_n_0_[8] ;
  wire \rdata_reg_n_0_[9] ;
  wire [25:0]\tag_ff_reg[23] ;
  wire valid_mem_rd;
  wire we_i;

  LUT5 #(
    .INIT(32'hAEFFAA00)) 
    \FSM_sequential_ctrl[state][2]_i_1 
       (.I0(\FSM_sequential_ctrl[state][2]_i_2_n_0 ),
        .I1(p_0_in5_out),
        .I2(\ctrl_reg[state] [0]),
        .I3(\FSM_sequential_ctrl_reg[state][2]_0 ),
        .I4(\ctrl_reg[state] [2]),
        .O(\FSM_sequential_ctrl_reg[state][0] ));
  LUT6 #(
    .INIT(64'h0000FFFF00150000)) 
    \FSM_sequential_ctrl[state][2]_i_2 
       (.I0(\ctrl_reg[state] [0]),
        .I1(CO),
        .I2(valid_mem_rd),
        .I3(\FSM_sequential_ctrl_reg[state][2] ),
        .I4(\ctrl_reg[state] [1]),
        .I5(\ctrl_reg[state] [2]),
        .O(\FSM_sequential_ctrl[state][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_o1_carry__0_i_1
       (.I0(\rdata_reg_n_0_[22] ),
        .I1(Q[22]),
        .I2(\rdata_reg_n_0_[21] ),
        .I3(Q[21]),
        .I4(Q[23]),
        .I5(\rdata_reg_n_0_[23] ),
        .O(\rdata_reg[22]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_o1_carry__0_i_2
       (.I0(\rdata_reg_n_0_[19] ),
        .I1(Q[19]),
        .I2(\rdata_reg_n_0_[18] ),
        .I3(Q[18]),
        .I4(Q[20]),
        .I5(\rdata_reg_n_0_[20] ),
        .O(\rdata_reg[22]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_o1_carry__0_i_3
       (.I0(\rdata_reg_n_0_[16] ),
        .I1(Q[16]),
        .I2(\rdata_reg_n_0_[15] ),
        .I3(Q[15]),
        .I4(Q[17]),
        .I5(\rdata_reg_n_0_[17] ),
        .O(\rdata_reg[22]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_o1_carry__0_i_4
       (.I0(\rdata_reg_n_0_[13] ),
        .I1(Q[13]),
        .I2(\rdata_reg_n_0_[12] ),
        .I3(Q[12]),
        .I4(Q[14]),
        .I5(\rdata_reg_n_0_[14] ),
        .O(\rdata_reg[22]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_o1_carry_i_1
       (.I0(\rdata_reg_n_0_[10] ),
        .I1(Q[10]),
        .I2(\rdata_reg_n_0_[9] ),
        .I3(Q[9]),
        .I4(Q[11]),
        .I5(\rdata_reg_n_0_[11] ),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_o1_carry_i_2
       (.I0(\rdata_reg_n_0_[7] ),
        .I1(Q[7]),
        .I2(\rdata_reg_n_0_[6] ),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(\rdata_reg_n_0_[8] ),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_o1_carry_i_3
       (.I0(\rdata_reg_n_0_[4] ),
        .I1(Q[4]),
        .I2(\rdata_reg_n_0_[3] ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(\rdata_reg_n_0_[5] ),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_o1_carry_i_4
       (.I0(\rdata_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\rdata_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(\rdata_reg_n_0_[2] ),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hA0A8000000080000)) 
    ipb_reg_0_1_0_5_i_1
       (.I0(\exe_engine_reg[ir][29] ),
        .I1(\cache_i[sta_hit] ),
        .I2(\ctrl_reg[state] [0]),
        .I3(\FSM_sequential_ctrl_reg[state][2] ),
        .I4(\exe_engine_reg[ir][29]_0 ),
        .I5(\icache_rsp[0][ack] ),
        .O(we_i));
  LUT2 #(
    .INIT(4'h8)) 
    ipb_reg_0_1_0_5_i_8
       (.I0(valid_mem_rd),
        .I1(CO),
        .O(\cache_i[sta_hit] ));
  LUT3 #(
    .INIT(8'hFB)) 
    \rdata[23]_i_1 
       (.I0(\ctrl_reg[state] [0]),
        .I1(\ctrl_reg[state] [2]),
        .I2(\ctrl_reg[state] [1]),
        .O(rdata1__0));
  FDRE \rdata_reg[0] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[0]),
        .Q(\rdata_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[10]),
        .Q(\rdata_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[11]),
        .Q(\rdata_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[12]),
        .Q(\rdata_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[13]),
        .Q(\rdata_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[14]),
        .Q(\rdata_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[15]),
        .Q(\rdata_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[16]),
        .Q(\rdata_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[17]),
        .Q(\rdata_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[18]),
        .Q(\rdata_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[19]),
        .Q(\rdata_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[1]),
        .Q(\rdata_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[20]),
        .Q(\rdata_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[21]),
        .Q(\rdata_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[22]),
        .Q(\rdata_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[23]),
        .Q(\rdata_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[2]),
        .Q(\rdata_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[3]),
        .Q(\rdata_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[4]),
        .Q(\rdata_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[5]),
        .Q(\rdata_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[6]),
        .Q(\rdata_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[7]),
        .Q(\rdata_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[8]),
        .Q(\rdata_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[9]),
        .Q(\rdata_reg_n_0_[9] ),
        .R(1'b0));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_0_0
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(\fetch_reg[pc][31] [0]),
        .O(p_1_out__0[0]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  LUT3 #(
    .INIT(8'h04)) 
    spram_reg_0_3_0_0_i_1
       (.I0(\ctrl_reg[state] [1]),
        .I1(\ctrl_reg[state] [2]),
        .I2(\ctrl_reg[state] [0]),
        .O(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_10_10
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(\fetch_reg[pc][31] [10]),
        .O(p_1_out__0[10]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_11_11
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(\fetch_reg[pc][31] [11]),
        .O(p_1_out__0[11]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_12_12
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(\fetch_reg[pc][31] [12]),
        .O(p_1_out__0[12]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_13_13
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(\fetch_reg[pc][31] [13]),
        .O(p_1_out__0[13]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_14_14
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(\fetch_reg[pc][31] [14]),
        .O(p_1_out__0[14]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_15_15
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(\fetch_reg[pc][31] [15]),
        .O(p_1_out__0[15]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_16_16
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(\fetch_reg[pc][31] [16]),
        .O(p_1_out__0[16]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_17_17
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(\fetch_reg[pc][31] [17]),
        .O(p_1_out__0[17]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_18_18
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(\fetch_reg[pc][31] [18]),
        .O(p_1_out__0[18]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_19_19
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(\fetch_reg[pc][31] [19]),
        .O(p_1_out__0[19]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_1_1
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(\fetch_reg[pc][31] [1]),
        .O(p_1_out__0[1]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_20_20
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(\fetch_reg[pc][31] [20]),
        .O(p_1_out__0[20]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_21_21
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(\fetch_reg[pc][31] [21]),
        .O(p_1_out__0[21]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_22_22
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(\fetch_reg[pc][31] [22]),
        .O(p_1_out__0[22]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_23_23
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(\fetch_reg[pc][31] [23]),
        .O(p_1_out__0[23]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_2_2
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(\fetch_reg[pc][31] [2]),
        .O(p_1_out__0[2]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_3_3
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(\fetch_reg[pc][31] [3]),
        .O(p_1_out__0[3]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_4_4
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(\fetch_reg[pc][31] [4]),
        .O(p_1_out__0[4]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_5_5
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(\fetch_reg[pc][31] [5]),
        .O(p_1_out__0[5]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_6_6
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(\fetch_reg[pc][31] [6]),
        .O(p_1_out__0[6]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_7_7
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(\fetch_reg[pc][31] [7]),
        .O(p_1_out__0[7]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_8_8
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(\fetch_reg[pc][31] [8]),
        .O(p_1_out__0[8]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_9_9
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(\fetch_reg[pc][31] [9]),
        .O(p_1_out__0[9]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    spram_reg_0_63_0_0_i_7
       (.I0(\tag_ff_reg[23] [0]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in9[0]),
        .O(addr_i[0]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    spram_reg_0_63_0_0_i_8
       (.I0(\tag_ff_reg[23] [1]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in9[1]),
        .O(addr_i[1]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[0]_i_1 
       (.I0(\tag_ff_reg[23] [2]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in9[2]),
        .O(\fetch_reg[pc][31] [0]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[10]_i_1 
       (.I0(\tag_ff_reg[23] [12]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in9[12]),
        .O(\fetch_reg[pc][31] [10]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[11]_i_1 
       (.I0(\tag_ff_reg[23] [13]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in9[13]),
        .O(\fetch_reg[pc][31] [11]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[12]_i_1 
       (.I0(\tag_ff_reg[23] [14]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in9[14]),
        .O(\fetch_reg[pc][31] [12]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[13]_i_1 
       (.I0(\tag_ff_reg[23] [15]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in9[15]),
        .O(\fetch_reg[pc][31] [13]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[14]_i_1 
       (.I0(\tag_ff_reg[23] [16]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in9[16]),
        .O(\fetch_reg[pc][31] [14]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[15]_i_1 
       (.I0(\tag_ff_reg[23] [17]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in9[17]),
        .O(\fetch_reg[pc][31] [15]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[16]_i_1 
       (.I0(\tag_ff_reg[23] [18]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in9[18]),
        .O(\fetch_reg[pc][31] [16]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[17]_i_1 
       (.I0(\tag_ff_reg[23] [19]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in9[19]),
        .O(\fetch_reg[pc][31] [17]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[18]_i_1 
       (.I0(\tag_ff_reg[23] [20]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in9[20]),
        .O(\fetch_reg[pc][31] [18]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[19]_i_1 
       (.I0(\tag_ff_reg[23] [21]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in9[21]),
        .O(\fetch_reg[pc][31] [19]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[1]_i_1 
       (.I0(\tag_ff_reg[23] [3]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in9[3]),
        .O(\fetch_reg[pc][31] [1]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[20]_i_1 
       (.I0(\tag_ff_reg[23] [22]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in9[22]),
        .O(\fetch_reg[pc][31] [20]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[21]_i_1 
       (.I0(\tag_ff_reg[23] [23]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in9[23]),
        .O(\fetch_reg[pc][31] [21]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[22]_i_1 
       (.I0(\tag_ff_reg[23] [24]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in9[24]),
        .O(\fetch_reg[pc][31] [22]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[23]_i_1 
       (.I0(\tag_ff_reg[23] [25]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in9[25]),
        .O(\fetch_reg[pc][31] [23]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[2]_i_1 
       (.I0(\tag_ff_reg[23] [4]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in9[4]),
        .O(\fetch_reg[pc][31] [2]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[3]_i_1 
       (.I0(\tag_ff_reg[23] [5]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in9[5]),
        .O(\fetch_reg[pc][31] [3]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[4]_i_1 
       (.I0(\tag_ff_reg[23] [6]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in9[6]),
        .O(\fetch_reg[pc][31] [4]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[5]_i_1 
       (.I0(\tag_ff_reg[23] [7]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in9[7]),
        .O(\fetch_reg[pc][31] [5]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[6]_i_1 
       (.I0(\tag_ff_reg[23] [8]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in9[8]),
        .O(\fetch_reg[pc][31] [6]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[7]_i_1 
       (.I0(\tag_ff_reg[23] [9]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in9[9]),
        .O(\fetch_reg[pc][31] [7]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[8]_i_1 
       (.I0(\tag_ff_reg[23] [10]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in9[10]),
        .O(\fetch_reg[pc][31] [8]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[9]_i_1 
       (.I0(\tag_ff_reg[23] [11]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in9[11]),
        .O(\fetch_reg[pc][31] [9]));
endmodule

(* ORIG_REF_NAME = "neorv32_prim_spram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_spram_13
   (\cpu_d_rsp[0][ack] ,
    \cache_o[we] ,
    E,
    \FSM_sequential_ctrl_reg[state][2] ,
    \FSM_sequential_ctrl_reg[state][2]_0 ,
    \FSM_sequential_ctrl_reg[state][2]_1 ,
    S,
    \rdata_reg[21]_0 ,
    D,
    \mar_reg[7] ,
    \mar_reg[6] ,
    \FSM_sequential_ctrl_reg[state][1] ,
    \ctrl_reg[rf_wb_en] ,
    \ctrl_reg[state] ,
    \cpu_d_req[0][rw] ,
    \rdata_reg[8]_0 ,
    \rdata_reg[8]_1 ,
    \FSM_sequential_ctrl_reg[state][2]_2 ,
    CO,
    valid_mem_rd,
    Q,
    \tag_ff_reg[23] ,
    in10,
    \FSM_sequential_ctrl_reg[state][2]_3 ,
    \FSM_sequential_ctrl_reg[state][2]_4 ,
    clk);
  output \cpu_d_rsp[0][ack] ;
  output [3:0]\cache_o[we] ;
  output [0:0]E;
  output [0:0]\FSM_sequential_ctrl_reg[state][2] ;
  output [0:0]\FSM_sequential_ctrl_reg[state][2]_0 ;
  output [0:0]\FSM_sequential_ctrl_reg[state][2]_1 ;
  output [3:0]S;
  output [3:0]\rdata_reg[21]_0 ;
  output [23:0]D;
  output \mar_reg[7] ;
  output \mar_reg[6] ;
  output \FSM_sequential_ctrl_reg[state][1] ;
  input \ctrl_reg[rf_wb_en] ;
  input [2:0]\ctrl_reg[state] ;
  input \cpu_d_req[0][rw] ;
  input [3:0]\rdata_reg[8]_0 ;
  input \rdata_reg[8]_1 ;
  input \FSM_sequential_ctrl_reg[state][2]_2 ;
  input [0:0]CO;
  input valid_mem_rd;
  input [23:0]Q;
  input [25:0]\tag_ff_reg[23] ;
  input [25:0]in10;
  input \FSM_sequential_ctrl_reg[state][2]_3 ;
  input \FSM_sequential_ctrl_reg[state][2]_4 ;
  input clk;

  wire [0:0]CO;
  wire [23:0]D;
  wire [0:0]E;
  wire \FSM_sequential_ctrl[state][2]_i_2__0_n_0 ;
  wire \FSM_sequential_ctrl_reg[state][1] ;
  wire [0:0]\FSM_sequential_ctrl_reg[state][2] ;
  wire [0:0]\FSM_sequential_ctrl_reg[state][2]_0 ;
  wire [0:0]\FSM_sequential_ctrl_reg[state][2]_1 ;
  wire \FSM_sequential_ctrl_reg[state][2]_2 ;
  wire \FSM_sequential_ctrl_reg[state][2]_3 ;
  wire \FSM_sequential_ctrl_reg[state][2]_4 ;
  wire \FSM_sequential_exe_engine[state][3]_i_16_n_0 ;
  wire [23:0]Q;
  wire [3:0]S;
  wire \cache_o[cmd_new] ;
  wire [3:0]\cache_o[we] ;
  wire clk;
  wire \cpu_d_req[0][rw] ;
  wire \cpu_d_rsp[0][ack] ;
  wire \ctrl_reg[rf_wb_en] ;
  wire [2:0]\ctrl_reg[state] ;
  wire [25:0]in10;
  wire \mar_reg[6] ;
  wire \mar_reg[7] ;
  wire [23:0]p_1_out__0;
  wire rdata1__0;
  wire \rdata[8]_i_2_n_0 ;
  wire [3:0]\rdata_reg[21]_0 ;
  wire [3:0]\rdata_reg[8]_0 ;
  wire \rdata_reg[8]_1 ;
  wire \rdata_reg_n_0_[0] ;
  wire \rdata_reg_n_0_[10] ;
  wire \rdata_reg_n_0_[11] ;
  wire \rdata_reg_n_0_[12] ;
  wire \rdata_reg_n_0_[13] ;
  wire \rdata_reg_n_0_[14] ;
  wire \rdata_reg_n_0_[15] ;
  wire \rdata_reg_n_0_[16] ;
  wire \rdata_reg_n_0_[17] ;
  wire \rdata_reg_n_0_[18] ;
  wire \rdata_reg_n_0_[19] ;
  wire \rdata_reg_n_0_[1] ;
  wire \rdata_reg_n_0_[20] ;
  wire \rdata_reg_n_0_[21] ;
  wire \rdata_reg_n_0_[22] ;
  wire \rdata_reg_n_0_[23] ;
  wire \rdata_reg_n_0_[2] ;
  wire \rdata_reg_n_0_[3] ;
  wire \rdata_reg_n_0_[4] ;
  wire \rdata_reg_n_0_[5] ;
  wire \rdata_reg_n_0_[6] ;
  wire \rdata_reg_n_0_[7] ;
  wire \rdata_reg_n_0_[8] ;
  wire \rdata_reg_n_0_[9] ;
  wire spram_reg_0_63_0_0_i_9__0_n_0;
  wire [25:0]\tag_ff_reg[23] ;
  wire valid_mem_rd;

  LUT6 #(
    .INIT(64'h5F55FFFF08080000)) 
    \FSM_sequential_ctrl[state][2]_i_1__0 
       (.I0(\ctrl_reg[state] [1]),
        .I1(\FSM_sequential_ctrl[state][2]_i_2__0_n_0 ),
        .I2(\ctrl_reg[state] [0]),
        .I3(\FSM_sequential_ctrl_reg[state][2]_3 ),
        .I4(\FSM_sequential_ctrl_reg[state][2]_4 ),
        .I5(\ctrl_reg[state] [2]),
        .O(\FSM_sequential_ctrl_reg[state][1] ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h0111)) 
    \FSM_sequential_ctrl[state][2]_i_2__0 
       (.I0(\cpu_d_req[0][rw] ),
        .I1(\FSM_sequential_ctrl_reg[state][2]_2 ),
        .I2(CO),
        .I3(valid_mem_rd),
        .O(\FSM_sequential_ctrl[state][2]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \FSM_sequential_exe_engine[state][3]_i_16 
       (.I0(\FSM_sequential_ctrl_reg[state][2]_2 ),
        .I1(CO),
        .I2(valid_mem_rd),
        .O(\FSM_sequential_exe_engine[state][3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h2000200020002300)) 
    \FSM_sequential_exe_engine[state][3]_i_6 
       (.I0(\ctrl_reg[rf_wb_en] ),
        .I1(\ctrl_reg[state] [2]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\FSM_sequential_exe_engine[state][3]_i_16_n_0 ),
        .I5(\cpu_d_req[0][rw] ),
        .O(\cpu_d_rsp[0][ack] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_o1_carry__0_i_1__0
       (.I0(\rdata_reg_n_0_[21] ),
        .I1(Q[21]),
        .I2(\rdata_reg_n_0_[22] ),
        .I3(Q[22]),
        .I4(Q[23]),
        .I5(\rdata_reg_n_0_[23] ),
        .O(\rdata_reg[21]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_o1_carry__0_i_2__0
       (.I0(\rdata_reg_n_0_[18] ),
        .I1(Q[18]),
        .I2(\rdata_reg_n_0_[19] ),
        .I3(Q[19]),
        .I4(Q[20]),
        .I5(\rdata_reg_n_0_[20] ),
        .O(\rdata_reg[21]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_o1_carry__0_i_3__0
       (.I0(\rdata_reg_n_0_[15] ),
        .I1(Q[15]),
        .I2(\rdata_reg_n_0_[16] ),
        .I3(Q[16]),
        .I4(Q[17]),
        .I5(\rdata_reg_n_0_[17] ),
        .O(\rdata_reg[21]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_o1_carry__0_i_4__0
       (.I0(\rdata_reg_n_0_[12] ),
        .I1(Q[12]),
        .I2(\rdata_reg_n_0_[13] ),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(\rdata_reg_n_0_[14] ),
        .O(\rdata_reg[21]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_o1_carry_i_1__0
       (.I0(\rdata_reg_n_0_[9] ),
        .I1(Q[9]),
        .I2(\rdata_reg_n_0_[10] ),
        .I3(Q[10]),
        .I4(Q[11]),
        .I5(\rdata_reg_n_0_[11] ),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_o1_carry_i_2__0
       (.I0(\rdata_reg_n_0_[6] ),
        .I1(Q[6]),
        .I2(\rdata_reg_n_0_[7] ),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(\rdata_reg_n_0_[8] ),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_o1_carry_i_3__0
       (.I0(\rdata_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\rdata_reg_n_0_[4] ),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\rdata_reg_n_0_[5] ),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_o1_carry_i_4__0
       (.I0(\rdata_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(\rdata_reg_n_0_[1] ),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\rdata_reg_n_0_[2] ),
        .O(S[0]));
  LUT3 #(
    .INIT(8'hFD)) 
    \rdata[23]_i_1__0 
       (.I0(\ctrl_reg[state] [2]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .O(rdata1__0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \rdata[7]_i_1 
       (.I0(\ctrl_reg[state] [2]),
        .I1(\rdata_reg[8]_0 [2]),
        .I2(\rdata[8]_i_2_n_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \rdata[7]_i_1__0 
       (.I0(\ctrl_reg[state] [2]),
        .I1(\rdata_reg[8]_0 [1]),
        .I2(\rdata[8]_i_2_n_0 ),
        .O(\FSM_sequential_ctrl_reg[state][2] ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \rdata[7]_i_1__1 
       (.I0(\ctrl_reg[state] [2]),
        .I1(\rdata_reg[8]_0 [0]),
        .I2(\rdata[8]_i_2_n_0 ),
        .O(\FSM_sequential_ctrl_reg[state][2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \rdata[8]_i_1__0 
       (.I0(\ctrl_reg[state] [2]),
        .I1(\rdata_reg[8]_0 [3]),
        .I2(\rdata[8]_i_2_n_0 ),
        .O(\FSM_sequential_ctrl_reg[state][2]_1 ));
  LUT6 #(
    .INIT(64'h55155555FFFFFFFF)) 
    \rdata[8]_i_2 
       (.I0(\ctrl_reg[state] [2]),
        .I1(valid_mem_rd),
        .I2(CO),
        .I3(\FSM_sequential_ctrl_reg[state][2]_2 ),
        .I4(\cpu_d_req[0][rw] ),
        .I5(\rdata_reg[8]_1 ),
        .O(\rdata[8]_i_2_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[0]),
        .Q(\rdata_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[10]),
        .Q(\rdata_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[11]),
        .Q(\rdata_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[12]),
        .Q(\rdata_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[13]),
        .Q(\rdata_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[14]),
        .Q(\rdata_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[15]),
        .Q(\rdata_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[16]),
        .Q(\rdata_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[17]),
        .Q(\rdata_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[18]),
        .Q(\rdata_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[19]),
        .Q(\rdata_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[1]),
        .Q(\rdata_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[20]),
        .Q(\rdata_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[21]),
        .Q(\rdata_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[22]),
        .Q(\rdata_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[23]),
        .Q(\rdata_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[2]),
        .Q(\rdata_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[3]),
        .Q(\rdata_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[4]),
        .Q(\rdata_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[5]),
        .Q(\rdata_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[6]),
        .Q(\rdata_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[7]),
        .Q(\rdata_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[8]),
        .Q(\rdata_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(clk),
        .CE(rdata1__0),
        .D(p_1_out__0[9]),
        .Q(\rdata_reg_n_0_[9] ),
        .R(1'b0));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_0_0
       (.A0(\mar_reg[6] ),
        .A1(\mar_reg[7] ),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(D[0]),
        .O(p_1_out__0[0]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  LUT3 #(
    .INIT(8'h10)) 
    spram_reg_0_3_0_0_i_1__0
       (.I0(\ctrl_reg[state] [0]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [2]),
        .O(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_10_10
       (.A0(\mar_reg[6] ),
        .A1(\mar_reg[7] ),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(D[10]),
        .O(p_1_out__0[10]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_11_11
       (.A0(\mar_reg[6] ),
        .A1(\mar_reg[7] ),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(D[11]),
        .O(p_1_out__0[11]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_12_12
       (.A0(\mar_reg[6] ),
        .A1(\mar_reg[7] ),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(D[12]),
        .O(p_1_out__0[12]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_13_13
       (.A0(\mar_reg[6] ),
        .A1(\mar_reg[7] ),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(D[13]),
        .O(p_1_out__0[13]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_14_14
       (.A0(\mar_reg[6] ),
        .A1(\mar_reg[7] ),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(D[14]),
        .O(p_1_out__0[14]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_15_15
       (.A0(\mar_reg[6] ),
        .A1(\mar_reg[7] ),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(D[15]),
        .O(p_1_out__0[15]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_16_16
       (.A0(\mar_reg[6] ),
        .A1(\mar_reg[7] ),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(D[16]),
        .O(p_1_out__0[16]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_17_17
       (.A0(\mar_reg[6] ),
        .A1(\mar_reg[7] ),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(D[17]),
        .O(p_1_out__0[17]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_18_18
       (.A0(\mar_reg[6] ),
        .A1(\mar_reg[7] ),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(D[18]),
        .O(p_1_out__0[18]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_19_19
       (.A0(\mar_reg[6] ),
        .A1(\mar_reg[7] ),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(D[19]),
        .O(p_1_out__0[19]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_1_1
       (.A0(\mar_reg[6] ),
        .A1(\mar_reg[7] ),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(D[1]),
        .O(p_1_out__0[1]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_20_20
       (.A0(\mar_reg[6] ),
        .A1(\mar_reg[7] ),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(D[20]),
        .O(p_1_out__0[20]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_21_21
       (.A0(\mar_reg[6] ),
        .A1(\mar_reg[7] ),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(D[21]),
        .O(p_1_out__0[21]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_22_22
       (.A0(\mar_reg[6] ),
        .A1(\mar_reg[7] ),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(D[22]),
        .O(p_1_out__0[22]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_23_23
       (.A0(\mar_reg[6] ),
        .A1(\mar_reg[7] ),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(D[23]),
        .O(p_1_out__0[23]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_2_2
       (.A0(\mar_reg[6] ),
        .A1(\mar_reg[7] ),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(D[2]),
        .O(p_1_out__0[2]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_3_3
       (.A0(\mar_reg[6] ),
        .A1(\mar_reg[7] ),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(D[3]),
        .O(p_1_out__0[3]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_4_4
       (.A0(\mar_reg[6] ),
        .A1(\mar_reg[7] ),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(D[4]),
        .O(p_1_out__0[4]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_5_5
       (.A0(\mar_reg[6] ),
        .A1(\mar_reg[7] ),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(D[5]),
        .O(p_1_out__0[5]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_6_6
       (.A0(\mar_reg[6] ),
        .A1(\mar_reg[7] ),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(D[6]),
        .O(p_1_out__0[6]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_7_7
       (.A0(\mar_reg[6] ),
        .A1(\mar_reg[7] ),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(D[7]),
        .O(p_1_out__0[7]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_8_8
       (.A0(\mar_reg[6] ),
        .A1(\mar_reg[7] ),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(D[8]),
        .O(p_1_out__0[8]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/tag_memory/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    spram_reg_0_3_9_9
       (.A0(\mar_reg[6] ),
        .A1(\mar_reg[7] ),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(D[9]),
        .O(p_1_out__0[9]),
        .WCLK(clk),
        .WE(\cache_o[cmd_new] ));
  LUT5 #(
    .INIT(32'h88F8F888)) 
    spram_reg_0_63_0_0_i_2__0
       (.I0(\rdata_reg[8]_0 [0]),
        .I1(spram_reg_0_63_0_0_i_9__0_n_0),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [0]),
        .O(\cache_o[we] [0]));
  LUT5 #(
    .INIT(32'h88F8F888)) 
    spram_reg_0_63_0_0_i_2__1
       (.I0(\rdata_reg[8]_0 [1]),
        .I1(spram_reg_0_63_0_0_i_9__0_n_0),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [0]),
        .O(\cache_o[we] [1]));
  LUT5 #(
    .INIT(32'h88F8F888)) 
    spram_reg_0_63_0_0_i_2__2
       (.I0(\rdata_reg[8]_0 [2]),
        .I1(spram_reg_0_63_0_0_i_9__0_n_0),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [0]),
        .O(\cache_o[we] [2]));
  LUT5 #(
    .INIT(32'h88F8F888)) 
    spram_reg_0_63_0_0_i_2__3
       (.I0(\rdata_reg[8]_0 [3]),
        .I1(spram_reg_0_63_0_0_i_9__0_n_0),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [0]),
        .O(\cache_o[we] [3]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    spram_reg_0_63_0_0_i_7__0
       (.I0(\tag_ff_reg[23] [0]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in10[0]),
        .O(\mar_reg[6] ));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    spram_reg_0_63_0_0_i_8__0
       (.I0(\tag_ff_reg[23] [1]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in10[1]),
        .O(\mar_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    spram_reg_0_63_0_0_i_9__0
       (.I0(\rdata_reg[8]_1 ),
        .I1(\cpu_d_req[0][rw] ),
        .I2(\FSM_sequential_ctrl_reg[state][2]_2 ),
        .I3(CO),
        .I4(valid_mem_rd),
        .O(spram_reg_0_63_0_0_i_9__0_n_0));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[0]_i_1__0 
       (.I0(\tag_ff_reg[23] [2]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in10[2]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[10]_i_1__0 
       (.I0(\tag_ff_reg[23] [12]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in10[12]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[11]_i_1__0 
       (.I0(\tag_ff_reg[23] [13]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in10[13]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[12]_i_1__0 
       (.I0(\tag_ff_reg[23] [14]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in10[14]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[13]_i_1__0 
       (.I0(\tag_ff_reg[23] [15]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in10[15]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[14]_i_1__0 
       (.I0(\tag_ff_reg[23] [16]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in10[16]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[15]_i_1__0 
       (.I0(\tag_ff_reg[23] [17]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in10[17]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[16]_i_1__0 
       (.I0(\tag_ff_reg[23] [18]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in10[18]),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[17]_i_1__0 
       (.I0(\tag_ff_reg[23] [19]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in10[19]),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[18]_i_1__0 
       (.I0(\tag_ff_reg[23] [20]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in10[20]),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[19]_i_1__0 
       (.I0(\tag_ff_reg[23] [21]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in10[21]),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[1]_i_1__0 
       (.I0(\tag_ff_reg[23] [3]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in10[3]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[20]_i_1__0 
       (.I0(\tag_ff_reg[23] [22]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in10[22]),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[21]_i_1__0 
       (.I0(\tag_ff_reg[23] [23]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in10[23]),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[22]_i_1__0 
       (.I0(\tag_ff_reg[23] [24]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in10[24]),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[23]_i_1__0 
       (.I0(\tag_ff_reg[23] [25]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in10[25]),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[2]_i_1__0 
       (.I0(\tag_ff_reg[23] [4]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in10[4]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[3]_i_1__0 
       (.I0(\tag_ff_reg[23] [5]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in10[5]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[4]_i_1__0 
       (.I0(\tag_ff_reg[23] [6]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in10[6]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[5]_i_1__0 
       (.I0(\tag_ff_reg[23] [7]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in10[7]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[6]_i_1__0 
       (.I0(\tag_ff_reg[23] [8]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in10[8]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[7]_i_1__0 
       (.I0(\tag_ff_reg[23] [9]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in10[9]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[8]_i_1__0 
       (.I0(\tag_ff_reg[23] [10]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in10[10]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \tag_ff[9]_i_1__0 
       (.I0(\tag_ff_reg[23] [11]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(in10[11]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "neorv32_prim_spram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_spram__parameterized0
   (\cpu_i_rsp[0][data] ,
    \amo_rsp[data] ,
    \ctrl_reg[state] ,
    E,
    clk,
    \rdata_reg[7]_0 ,
    \cache_o[we] ,
    \rdata_reg[7]_1 ,
    \rdata_reg[7]_2 ,
    \rdata_reg[7]_3 ,
    \rdata_reg[7]_4 ,
    addr_i);
  output [7:0]\cpu_i_rsp[0][data] ;
  input [7:0]\amo_rsp[data] ;
  input [2:0]\ctrl_reg[state] ;
  input [0:0]E;
  input clk;
  input [7:0]\rdata_reg[7]_0 ;
  input [0:0]\cache_o[we] ;
  input \rdata_reg[7]_1 ;
  input \rdata_reg[7]_2 ;
  input \rdata_reg[7]_3 ;
  input \rdata_reg[7]_4 ;
  input [1:0]addr_i;

  wire [0:0]E;
  wire [1:0]addr_i;
  wire [7:0]\amo_rsp[data] ;
  wire [0:0]\cache_o[we] ;
  wire clk;
  wire [7:0]\cpu_i_rsp[0][data] ;
  wire [2:0]\ctrl_reg[state] ;
  wire [7:0]in14;
  wire [7:0]p_1_out__1;
  wire [7:0]\rdata_reg[7]_0 ;
  wire \rdata_reg[7]_1 ;
  wire \rdata_reg[7]_2 ;
  wire \rdata_reg[7]_3 ;
  wire \rdata_reg[7]_4 ;

  LUT5 #(
    .INIT(32'hAAAACAAA)) 
    ipb_reg_0_1_0_5_i_2
       (.I0(in14[1]),
        .I1(\amo_rsp[data] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [2]),
        .O(\cpu_i_rsp[0][data] [1]));
  LUT5 #(
    .INIT(32'hAAAACAAA)) 
    ipb_reg_0_1_0_5_i_3
       (.I0(in14[0]),
        .I1(\amo_rsp[data] [0]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [2]),
        .O(\cpu_i_rsp[0][data] [0]));
  LUT5 #(
    .INIT(32'hAAAACAAA)) 
    ipb_reg_0_1_0_5_i_4
       (.I0(in14[3]),
        .I1(\amo_rsp[data] [3]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [2]),
        .O(\cpu_i_rsp[0][data] [3]));
  LUT5 #(
    .INIT(32'hAAAACAAA)) 
    ipb_reg_0_1_0_5_i_5
       (.I0(in14[2]),
        .I1(\amo_rsp[data] [2]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [2]),
        .O(\cpu_i_rsp[0][data] [2]));
  LUT5 #(
    .INIT(32'hAAAACAAA)) 
    ipb_reg_0_1_0_5_i_6
       (.I0(in14[5]),
        .I1(\amo_rsp[data] [5]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [2]),
        .O(\cpu_i_rsp[0][data] [5]));
  LUT5 #(
    .INIT(32'hAAAACAAA)) 
    ipb_reg_0_1_0_5_i_7
       (.I0(in14[4]),
        .I1(\amo_rsp[data] [4]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [2]),
        .O(\cpu_i_rsp[0][data] [4]));
  LUT5 #(
    .INIT(32'hAAAACAAA)) 
    ipb_reg_0_1_6_11_i_1
       (.I0(in14[7]),
        .I1(\amo_rsp[data] [7]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [2]),
        .O(\cpu_i_rsp[0][data] [7]));
  LUT5 #(
    .INIT(32'hAAAACAAA)) 
    ipb_reg_0_1_6_11_i_2
       (.I0(in14[6]),
        .I1(\amo_rsp[data] [6]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [2]),
        .O(\cpu_i_rsp[0][data] [6]));
  FDRE \rdata_reg[0] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__1[0]),
        .Q(in14[0]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__1[1]),
        .Q(in14[1]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__1[2]),
        .Q(in14[2]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__1[3]),
        .Q(in14[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__1[4]),
        .Q(in14[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__1[5]),
        .Q(in14[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__1[6]),
        .Q(in14[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__1[7]),
        .Q(in14[7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[0].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S spram_reg_0_63_0_0
       (.A0(\rdata_reg[7]_1 ),
        .A1(\rdata_reg[7]_2 ),
        .A2(\rdata_reg[7]_3 ),
        .A3(\rdata_reg[7]_4 ),
        .A4(addr_i[0]),
        .A5(addr_i[1]),
        .D(\rdata_reg[7]_0 [0]),
        .O(p_1_out__1[0]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[0].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S spram_reg_0_63_1_1
       (.A0(\rdata_reg[7]_1 ),
        .A1(\rdata_reg[7]_2 ),
        .A2(\rdata_reg[7]_3 ),
        .A3(\rdata_reg[7]_4 ),
        .A4(addr_i[0]),
        .A5(addr_i[1]),
        .D(\rdata_reg[7]_0 [1]),
        .O(p_1_out__1[1]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[0].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S spram_reg_0_63_2_2
       (.A0(\rdata_reg[7]_1 ),
        .A1(\rdata_reg[7]_2 ),
        .A2(\rdata_reg[7]_3 ),
        .A3(\rdata_reg[7]_4 ),
        .A4(addr_i[0]),
        .A5(addr_i[1]),
        .D(\rdata_reg[7]_0 [2]),
        .O(p_1_out__1[2]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[0].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S spram_reg_0_63_3_3
       (.A0(\rdata_reg[7]_1 ),
        .A1(\rdata_reg[7]_2 ),
        .A2(\rdata_reg[7]_3 ),
        .A3(\rdata_reg[7]_4 ),
        .A4(addr_i[0]),
        .A5(addr_i[1]),
        .D(\rdata_reg[7]_0 [3]),
        .O(p_1_out__1[3]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[0].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S spram_reg_0_63_4_4
       (.A0(\rdata_reg[7]_1 ),
        .A1(\rdata_reg[7]_2 ),
        .A2(\rdata_reg[7]_3 ),
        .A3(\rdata_reg[7]_4 ),
        .A4(addr_i[0]),
        .A5(addr_i[1]),
        .D(\rdata_reg[7]_0 [4]),
        .O(p_1_out__1[4]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[0].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S spram_reg_0_63_5_5
       (.A0(\rdata_reg[7]_1 ),
        .A1(\rdata_reg[7]_2 ),
        .A2(\rdata_reg[7]_3 ),
        .A3(\rdata_reg[7]_4 ),
        .A4(addr_i[0]),
        .A5(addr_i[1]),
        .D(\rdata_reg[7]_0 [5]),
        .O(p_1_out__1[5]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[0].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S spram_reg_0_63_6_6
       (.A0(\rdata_reg[7]_1 ),
        .A1(\rdata_reg[7]_2 ),
        .A2(\rdata_reg[7]_3 ),
        .A3(\rdata_reg[7]_4 ),
        .A4(addr_i[0]),
        .A5(addr_i[1]),
        .D(\rdata_reg[7]_0 [6]),
        .O(p_1_out__1[6]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[0].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S spram_reg_0_63_7_7
       (.A0(\rdata_reg[7]_1 ),
        .A1(\rdata_reg[7]_2 ),
        .A2(\rdata_reg[7]_3 ),
        .A3(\rdata_reg[7]_4 ),
        .A4(addr_i[0]),
        .A5(addr_i[1]),
        .D(\rdata_reg[7]_0 [7]),
        .O(p_1_out__1[7]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
endmodule

(* ORIG_REF_NAME = "neorv32_prim_spram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_spram__parameterized0_10
   (\cpu_d_rsp[0][data] ,
    rdata,
    \ctrl_reg[state] ,
    \amo_rsp[data] ,
    \main_req_i[data] ,
    E,
    clk,
    \cache_o[we] ,
    \rdata_reg[0]_0 ,
    \rdata_reg[0]_1 ,
    \rdata_reg[0]_2 ,
    \rdata_reg[0]_3 ,
    \rdata_reg[7]_0 ,
    \rdata_reg[7]_1 );
  output [7:0]\cpu_d_rsp[0][data] ;
  output [0:0]rdata;
  input [2:0]\ctrl_reg[state] ;
  input [7:0]\amo_rsp[data] ;
  input [7:0]\main_req_i[data] ;
  input [0:0]E;
  input clk;
  input [0:0]\cache_o[we] ;
  input \rdata_reg[0]_0 ;
  input \rdata_reg[0]_1 ;
  input \rdata_reg[0]_2 ;
  input \rdata_reg[0]_3 ;
  input \rdata_reg[7]_0 ;
  input \rdata_reg[7]_1 ;

  wire [0:0]E;
  wire [7:0]\amo_rsp[data] ;
  wire [0:0]\cache_o[we] ;
  wire clk;
  wire [7:0]\cpu_d_rsp[0][data] ;
  wire [2:0]\ctrl_reg[state] ;
  wire [14:8]in16;
  wire [7:0]\main_req_i[data] ;
  wire [7:0]p_1_out__2;
  wire [0:0]rdata;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[0]_1 ;
  wire \rdata_reg[0]_2 ;
  wire \rdata_reg[0]_3 ;
  wire \rdata_reg[7]_0 ;
  wire \rdata_reg[7]_1 ;
  wire spram_reg_0_63_0_0_i_1__4_n_0;
  wire spram_reg_0_63_1_1_i_1__4_n_0;
  wire spram_reg_0_63_2_2_i_1__4_n_0;
  wire spram_reg_0_63_3_3_i_1__4_n_0;
  wire spram_reg_0_63_4_4_i_1__4_n_0;
  wire spram_reg_0_63_5_5_i_1__4_n_0;
  wire spram_reg_0_63_6_6_i_1__4_n_0;
  wire spram_reg_0_63_7_7_i_1__4_n_0;

  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \rdata_o[10]_i_3 
       (.I0(in16[10]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\amo_rsp[data] [2]),
        .O(\cpu_d_rsp[0][data] [2]));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \rdata_o[11]_i_3 
       (.I0(in16[11]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\amo_rsp[data] [3]),
        .O(\cpu_d_rsp[0][data] [3]));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \rdata_o[12]_i_3 
       (.I0(in16[12]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\amo_rsp[data] [4]),
        .O(\cpu_d_rsp[0][data] [4]));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \rdata_o[13]_i_3 
       (.I0(in16[13]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\amo_rsp[data] [5]),
        .O(\cpu_d_rsp[0][data] [5]));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \rdata_o[14]_i_5 
       (.I0(in16[14]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\amo_rsp[data] [6]),
        .O(\cpu_d_rsp[0][data] [6]));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \rdata_o[31]_i_3 
       (.I0(rdata),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\amo_rsp[data] [7]),
        .O(\cpu_d_rsp[0][data] [7]));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \rdata_o[8]_i_3 
       (.I0(in16[8]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\amo_rsp[data] [0]),
        .O(\cpu_d_rsp[0][data] [0]));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \rdata_o[9]_i_3 
       (.I0(in16[9]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\amo_rsp[data] [1]),
        .O(\cpu_d_rsp[0][data] [1]));
  FDRE \rdata_reg[0] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__2[0]),
        .Q(in16[8]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__2[1]),
        .Q(in16[9]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__2[2]),
        .Q(in16[10]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__2[3]),
        .Q(in16[11]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__2[4]),
        .Q(in16[12]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__2[5]),
        .Q(in16[13]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__2[6]),
        .Q(in16[14]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__2[7]),
        .Q(rdata),
        .R(1'b0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[1].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S spram_reg_0_63_0_0
       (.A0(\rdata_reg[0]_0 ),
        .A1(\rdata_reg[0]_1 ),
        .A2(\rdata_reg[0]_2 ),
        .A3(\rdata_reg[0]_3 ),
        .A4(\rdata_reg[7]_0 ),
        .A5(\rdata_reg[7]_1 ),
        .D(spram_reg_0_63_0_0_i_1__4_n_0),
        .O(p_1_out__2[0]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  LUT5 #(
    .INIT(32'hCCACACCC)) 
    spram_reg_0_63_0_0_i_1__4
       (.I0(\amo_rsp[data] [0]),
        .I1(\main_req_i[data] [0]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [0]),
        .I4(\ctrl_reg[state] [1]),
        .O(spram_reg_0_63_0_0_i_1__4_n_0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[1].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S spram_reg_0_63_1_1
       (.A0(\rdata_reg[0]_0 ),
        .A1(\rdata_reg[0]_1 ),
        .A2(\rdata_reg[0]_2 ),
        .A3(\rdata_reg[0]_3 ),
        .A4(\rdata_reg[7]_0 ),
        .A5(\rdata_reg[7]_1 ),
        .D(spram_reg_0_63_1_1_i_1__4_n_0),
        .O(p_1_out__2[1]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  LUT5 #(
    .INIT(32'hCCACACCC)) 
    spram_reg_0_63_1_1_i_1__4
       (.I0(\amo_rsp[data] [1]),
        .I1(\main_req_i[data] [1]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [0]),
        .I4(\ctrl_reg[state] [1]),
        .O(spram_reg_0_63_1_1_i_1__4_n_0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[1].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S spram_reg_0_63_2_2
       (.A0(\rdata_reg[0]_0 ),
        .A1(\rdata_reg[0]_1 ),
        .A2(\rdata_reg[0]_2 ),
        .A3(\rdata_reg[0]_3 ),
        .A4(\rdata_reg[7]_0 ),
        .A5(\rdata_reg[7]_1 ),
        .D(spram_reg_0_63_2_2_i_1__4_n_0),
        .O(p_1_out__2[2]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  LUT5 #(
    .INIT(32'hCCACACCC)) 
    spram_reg_0_63_2_2_i_1__4
       (.I0(\amo_rsp[data] [2]),
        .I1(\main_req_i[data] [2]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [0]),
        .I4(\ctrl_reg[state] [1]),
        .O(spram_reg_0_63_2_2_i_1__4_n_0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[1].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S spram_reg_0_63_3_3
       (.A0(\rdata_reg[0]_0 ),
        .A1(\rdata_reg[0]_1 ),
        .A2(\rdata_reg[0]_2 ),
        .A3(\rdata_reg[0]_3 ),
        .A4(\rdata_reg[7]_0 ),
        .A5(\rdata_reg[7]_1 ),
        .D(spram_reg_0_63_3_3_i_1__4_n_0),
        .O(p_1_out__2[3]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  LUT5 #(
    .INIT(32'hCCACACCC)) 
    spram_reg_0_63_3_3_i_1__4
       (.I0(\amo_rsp[data] [3]),
        .I1(\main_req_i[data] [3]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [0]),
        .I4(\ctrl_reg[state] [1]),
        .O(spram_reg_0_63_3_3_i_1__4_n_0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[1].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S spram_reg_0_63_4_4
       (.A0(\rdata_reg[0]_0 ),
        .A1(\rdata_reg[0]_1 ),
        .A2(\rdata_reg[0]_2 ),
        .A3(\rdata_reg[0]_3 ),
        .A4(\rdata_reg[7]_0 ),
        .A5(\rdata_reg[7]_1 ),
        .D(spram_reg_0_63_4_4_i_1__4_n_0),
        .O(p_1_out__2[4]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  LUT5 #(
    .INIT(32'hCCACACCC)) 
    spram_reg_0_63_4_4_i_1__4
       (.I0(\amo_rsp[data] [4]),
        .I1(\main_req_i[data] [4]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [0]),
        .I4(\ctrl_reg[state] [1]),
        .O(spram_reg_0_63_4_4_i_1__4_n_0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[1].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S spram_reg_0_63_5_5
       (.A0(\rdata_reg[0]_0 ),
        .A1(\rdata_reg[0]_1 ),
        .A2(\rdata_reg[0]_2 ),
        .A3(\rdata_reg[0]_3 ),
        .A4(\rdata_reg[7]_0 ),
        .A5(\rdata_reg[7]_1 ),
        .D(spram_reg_0_63_5_5_i_1__4_n_0),
        .O(p_1_out__2[5]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  LUT5 #(
    .INIT(32'hCCACACCC)) 
    spram_reg_0_63_5_5_i_1__4
       (.I0(\amo_rsp[data] [5]),
        .I1(\main_req_i[data] [5]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [0]),
        .I4(\ctrl_reg[state] [1]),
        .O(spram_reg_0_63_5_5_i_1__4_n_0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[1].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S spram_reg_0_63_6_6
       (.A0(\rdata_reg[0]_0 ),
        .A1(\rdata_reg[0]_1 ),
        .A2(\rdata_reg[0]_2 ),
        .A3(\rdata_reg[0]_3 ),
        .A4(\rdata_reg[7]_0 ),
        .A5(\rdata_reg[7]_1 ),
        .D(spram_reg_0_63_6_6_i_1__4_n_0),
        .O(p_1_out__2[6]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  LUT5 #(
    .INIT(32'hCCACACCC)) 
    spram_reg_0_63_6_6_i_1__4
       (.I0(\amo_rsp[data] [6]),
        .I1(\main_req_i[data] [6]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [0]),
        .I4(\ctrl_reg[state] [1]),
        .O(spram_reg_0_63_6_6_i_1__4_n_0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[1].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S spram_reg_0_63_7_7
       (.A0(\rdata_reg[0]_0 ),
        .A1(\rdata_reg[0]_1 ),
        .A2(\rdata_reg[0]_2 ),
        .A3(\rdata_reg[0]_3 ),
        .A4(\rdata_reg[7]_0 ),
        .A5(\rdata_reg[7]_1 ),
        .D(spram_reg_0_63_7_7_i_1__4_n_0),
        .O(p_1_out__2[7]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  LUT5 #(
    .INIT(32'hCCACACCC)) 
    spram_reg_0_63_7_7_i_1__4
       (.I0(\amo_rsp[data] [7]),
        .I1(\main_req_i[data] [7]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [0]),
        .I4(\ctrl_reg[state] [1]),
        .O(spram_reg_0_63_7_7_i_1__4_n_0));
endmodule

(* ORIG_REF_NAME = "neorv32_prim_spram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_spram__parameterized0_11
   (\cpu_d_rsp[0][data] ,
    \rdata_reg[6]_0 ,
    \mar_reg[1] ,
    rdata,
    \ctrl_reg[state] ,
    \amo_rsp[data] ,
    \main_req_i[data] ,
    \rdata_o_reg[22] ,
    \rdata_o_reg[22]_0 ,
    \rdata_o_reg[16] ,
    \rdata_o_reg[16]_0 ,
    \rdata_o_reg[31] ,
    E,
    clk,
    \cache_o[we] ,
    \rdata_reg[7]_0 ,
    \rdata_reg[7]_1 ,
    \rdata_reg[7]_2 ,
    \rdata_reg[7]_3 ,
    \rdata_reg[7]_4 ,
    \rdata_reg[7]_5 );
  output [7:0]\cpu_d_rsp[0][data] ;
  output [6:0]\rdata_reg[6]_0 ;
  output \mar_reg[1] ;
  input [0:0]rdata;
  input [2:0]\ctrl_reg[state] ;
  input [8:0]\amo_rsp[data] ;
  input [7:0]\main_req_i[data] ;
  input \rdata_o_reg[22] ;
  input \rdata_o_reg[22]_0 ;
  input \rdata_o_reg[16] ;
  input \rdata_o_reg[16]_0 ;
  input [0:0]\rdata_o_reg[31] ;
  input [0:0]E;
  input clk;
  input [0:0]\cache_o[we] ;
  input \rdata_reg[7]_0 ;
  input \rdata_reg[7]_1 ;
  input \rdata_reg[7]_2 ;
  input \rdata_reg[7]_3 ;
  input \rdata_reg[7]_4 ;
  input \rdata_reg[7]_5 ;

  wire [0:0]E;
  wire [8:0]\amo_rsp[data] ;
  wire [0:0]\cache_o[we] ;
  wire clk;
  wire [7:0]\cpu_d_rsp[0][data] ;
  wire [2:0]\ctrl_reg[state] ;
  wire [23:16]in16;
  wire [7:0]\main_req_i[data] ;
  wire \mar_reg[1] ;
  wire [7:0]p_1_out__3;
  wire [0:0]rdata;
  wire \rdata_o_reg[16] ;
  wire \rdata_o_reg[16]_0 ;
  wire \rdata_o_reg[22] ;
  wire \rdata_o_reg[22]_0 ;
  wire [0:0]\rdata_o_reg[31] ;
  wire [6:0]\rdata_reg[6]_0 ;
  wire \rdata_reg[7]_0 ;
  wire \rdata_reg[7]_1 ;
  wire \rdata_reg[7]_2 ;
  wire \rdata_reg[7]_3 ;
  wire \rdata_reg[7]_4 ;
  wire \rdata_reg[7]_5 ;
  wire spram_reg_0_63_0_0_i_1__5_n_0;
  wire spram_reg_0_63_1_1_i_1__5_n_0;
  wire spram_reg_0_63_2_2_i_1__5_n_0;
  wire spram_reg_0_63_3_3_i_1__5_n_0;
  wire spram_reg_0_63_4_4_i_1__5_n_0;
  wire spram_reg_0_63_5_5_i_1__5_n_0;
  wire spram_reg_0_63_6_6_i_1__5_n_0;
  wire spram_reg_0_63_7_7_i_1__5_n_0;

  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \rdata_o[0]_i_3 
       (.I0(in16[16]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\amo_rsp[data] [1]),
        .O(\cpu_d_rsp[0][data] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    \rdata_o[16]_i_1 
       (.I0(in16[16]),
        .I1(\rdata_o_reg[22] ),
        .I2(\rdata_o_reg[22]_0 ),
        .I3(\amo_rsp[data] [1]),
        .I4(\rdata_o_reg[16] ),
        .I5(\rdata_o_reg[16]_0 ),
        .O(\rdata_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    \rdata_o[17]_i_1 
       (.I0(in16[17]),
        .I1(\rdata_o_reg[22] ),
        .I2(\rdata_o_reg[22]_0 ),
        .I3(\amo_rsp[data] [2]),
        .I4(\rdata_o_reg[16] ),
        .I5(\rdata_o_reg[16]_0 ),
        .O(\rdata_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    \rdata_o[18]_i_1 
       (.I0(in16[18]),
        .I1(\rdata_o_reg[22] ),
        .I2(\rdata_o_reg[22]_0 ),
        .I3(\amo_rsp[data] [3]),
        .I4(\rdata_o_reg[16] ),
        .I5(\rdata_o_reg[16]_0 ),
        .O(\rdata_reg[6]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    \rdata_o[19]_i_1 
       (.I0(in16[19]),
        .I1(\rdata_o_reg[22] ),
        .I2(\rdata_o_reg[22]_0 ),
        .I3(\amo_rsp[data] [4]),
        .I4(\rdata_o_reg[16] ),
        .I5(\rdata_o_reg[16]_0 ),
        .O(\rdata_reg[6]_0 [3]));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \rdata_o[1]_i_3 
       (.I0(in16[17]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\amo_rsp[data] [2]),
        .O(\cpu_d_rsp[0][data] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    \rdata_o[20]_i_1 
       (.I0(in16[20]),
        .I1(\rdata_o_reg[22] ),
        .I2(\rdata_o_reg[22]_0 ),
        .I3(\amo_rsp[data] [5]),
        .I4(\rdata_o_reg[16] ),
        .I5(\rdata_o_reg[16]_0 ),
        .O(\rdata_reg[6]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    \rdata_o[21]_i_1 
       (.I0(in16[21]),
        .I1(\rdata_o_reg[22] ),
        .I2(\rdata_o_reg[22]_0 ),
        .I3(\amo_rsp[data] [6]),
        .I4(\rdata_o_reg[16] ),
        .I5(\rdata_o_reg[16]_0 ),
        .O(\rdata_reg[6]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    \rdata_o[22]_i_1 
       (.I0(in16[22]),
        .I1(\rdata_o_reg[22] ),
        .I2(\rdata_o_reg[22]_0 ),
        .I3(\amo_rsp[data] [7]),
        .I4(\rdata_o_reg[16] ),
        .I5(\rdata_o_reg[16]_0 ),
        .O(\rdata_reg[6]_0 [6]));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \rdata_o[2]_i_3 
       (.I0(in16[18]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\amo_rsp[data] [3]),
        .O(\cpu_d_rsp[0][data] [2]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \rdata_o[31]_i_5 
       (.I0(\cpu_d_rsp[0][data] [7]),
        .I1(\rdata_o_reg[31] ),
        .I2(rdata),
        .I3(\rdata_o_reg[22] ),
        .I4(\rdata_o_reg[22]_0 ),
        .I5(\amo_rsp[data] [0]),
        .O(\mar_reg[1] ));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \rdata_o[3]_i_3 
       (.I0(in16[19]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\amo_rsp[data] [4]),
        .O(\cpu_d_rsp[0][data] [3]));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \rdata_o[4]_i_3 
       (.I0(in16[20]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\amo_rsp[data] [5]),
        .O(\cpu_d_rsp[0][data] [4]));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \rdata_o[5]_i_3 
       (.I0(in16[21]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\amo_rsp[data] [6]),
        .O(\cpu_d_rsp[0][data] [5]));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \rdata_o[6]_i_4 
       (.I0(in16[22]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\amo_rsp[data] [7]),
        .O(\cpu_d_rsp[0][data] [6]));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \rdata_o[7]_i_4 
       (.I0(in16[23]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\amo_rsp[data] [8]),
        .O(\cpu_d_rsp[0][data] [7]));
  FDRE \rdata_reg[0] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__3[0]),
        .Q(in16[16]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__3[1]),
        .Q(in16[17]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__3[2]),
        .Q(in16[18]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__3[3]),
        .Q(in16[19]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__3[4]),
        .Q(in16[20]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__3[5]),
        .Q(in16[21]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__3[6]),
        .Q(in16[22]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__3[7]),
        .Q(in16[23]),
        .R(1'b0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[2].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S spram_reg_0_63_0_0
       (.A0(\rdata_reg[7]_0 ),
        .A1(\rdata_reg[7]_1 ),
        .A2(\rdata_reg[7]_2 ),
        .A3(\rdata_reg[7]_3 ),
        .A4(\rdata_reg[7]_4 ),
        .A5(\rdata_reg[7]_5 ),
        .D(spram_reg_0_63_0_0_i_1__5_n_0),
        .O(p_1_out__3[0]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  LUT5 #(
    .INIT(32'hCCACACCC)) 
    spram_reg_0_63_0_0_i_1__5
       (.I0(\amo_rsp[data] [1]),
        .I1(\main_req_i[data] [0]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [0]),
        .I4(\ctrl_reg[state] [1]),
        .O(spram_reg_0_63_0_0_i_1__5_n_0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[2].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S spram_reg_0_63_1_1
       (.A0(\rdata_reg[7]_0 ),
        .A1(\rdata_reg[7]_1 ),
        .A2(\rdata_reg[7]_2 ),
        .A3(\rdata_reg[7]_3 ),
        .A4(\rdata_reg[7]_4 ),
        .A5(\rdata_reg[7]_5 ),
        .D(spram_reg_0_63_1_1_i_1__5_n_0),
        .O(p_1_out__3[1]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  LUT5 #(
    .INIT(32'hCCACACCC)) 
    spram_reg_0_63_1_1_i_1__5
       (.I0(\amo_rsp[data] [2]),
        .I1(\main_req_i[data] [1]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [0]),
        .I4(\ctrl_reg[state] [1]),
        .O(spram_reg_0_63_1_1_i_1__5_n_0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[2].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S spram_reg_0_63_2_2
       (.A0(\rdata_reg[7]_0 ),
        .A1(\rdata_reg[7]_1 ),
        .A2(\rdata_reg[7]_2 ),
        .A3(\rdata_reg[7]_3 ),
        .A4(\rdata_reg[7]_4 ),
        .A5(\rdata_reg[7]_5 ),
        .D(spram_reg_0_63_2_2_i_1__5_n_0),
        .O(p_1_out__3[2]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  LUT5 #(
    .INIT(32'hCCACACCC)) 
    spram_reg_0_63_2_2_i_1__5
       (.I0(\amo_rsp[data] [3]),
        .I1(\main_req_i[data] [2]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [0]),
        .I4(\ctrl_reg[state] [1]),
        .O(spram_reg_0_63_2_2_i_1__5_n_0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[2].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S spram_reg_0_63_3_3
       (.A0(\rdata_reg[7]_0 ),
        .A1(\rdata_reg[7]_1 ),
        .A2(\rdata_reg[7]_2 ),
        .A3(\rdata_reg[7]_3 ),
        .A4(\rdata_reg[7]_4 ),
        .A5(\rdata_reg[7]_5 ),
        .D(spram_reg_0_63_3_3_i_1__5_n_0),
        .O(p_1_out__3[3]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  LUT5 #(
    .INIT(32'hCCACACCC)) 
    spram_reg_0_63_3_3_i_1__5
       (.I0(\amo_rsp[data] [4]),
        .I1(\main_req_i[data] [3]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [0]),
        .I4(\ctrl_reg[state] [1]),
        .O(spram_reg_0_63_3_3_i_1__5_n_0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[2].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S spram_reg_0_63_4_4
       (.A0(\rdata_reg[7]_0 ),
        .A1(\rdata_reg[7]_1 ),
        .A2(\rdata_reg[7]_2 ),
        .A3(\rdata_reg[7]_3 ),
        .A4(\rdata_reg[7]_4 ),
        .A5(\rdata_reg[7]_5 ),
        .D(spram_reg_0_63_4_4_i_1__5_n_0),
        .O(p_1_out__3[4]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  LUT5 #(
    .INIT(32'hCCACACCC)) 
    spram_reg_0_63_4_4_i_1__5
       (.I0(\amo_rsp[data] [5]),
        .I1(\main_req_i[data] [4]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [0]),
        .I4(\ctrl_reg[state] [1]),
        .O(spram_reg_0_63_4_4_i_1__5_n_0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[2].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S spram_reg_0_63_5_5
       (.A0(\rdata_reg[7]_0 ),
        .A1(\rdata_reg[7]_1 ),
        .A2(\rdata_reg[7]_2 ),
        .A3(\rdata_reg[7]_3 ),
        .A4(\rdata_reg[7]_4 ),
        .A5(\rdata_reg[7]_5 ),
        .D(spram_reg_0_63_5_5_i_1__5_n_0),
        .O(p_1_out__3[5]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  LUT5 #(
    .INIT(32'hCCACACCC)) 
    spram_reg_0_63_5_5_i_1__5
       (.I0(\amo_rsp[data] [6]),
        .I1(\main_req_i[data] [5]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [0]),
        .I4(\ctrl_reg[state] [1]),
        .O(spram_reg_0_63_5_5_i_1__5_n_0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[2].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S spram_reg_0_63_6_6
       (.A0(\rdata_reg[7]_0 ),
        .A1(\rdata_reg[7]_1 ),
        .A2(\rdata_reg[7]_2 ),
        .A3(\rdata_reg[7]_3 ),
        .A4(\rdata_reg[7]_4 ),
        .A5(\rdata_reg[7]_5 ),
        .D(spram_reg_0_63_6_6_i_1__5_n_0),
        .O(p_1_out__3[6]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  LUT5 #(
    .INIT(32'hCCACACCC)) 
    spram_reg_0_63_6_6_i_1__5
       (.I0(\amo_rsp[data] [7]),
        .I1(\main_req_i[data] [6]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [0]),
        .I4(\ctrl_reg[state] [1]),
        .O(spram_reg_0_63_6_6_i_1__5_n_0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[2].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S spram_reg_0_63_7_7
       (.A0(\rdata_reg[7]_0 ),
        .A1(\rdata_reg[7]_1 ),
        .A2(\rdata_reg[7]_2 ),
        .A3(\rdata_reg[7]_3 ),
        .A4(\rdata_reg[7]_4 ),
        .A5(\rdata_reg[7]_5 ),
        .D(spram_reg_0_63_7_7_i_1__5_n_0),
        .O(p_1_out__3[7]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  LUT5 #(
    .INIT(32'hCCACACCC)) 
    spram_reg_0_63_7_7_i_1__5
       (.I0(\amo_rsp[data] [8]),
        .I1(\main_req_i[data] [7]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [0]),
        .I4(\ctrl_reg[state] [1]),
        .O(spram_reg_0_63_7_7_i_1__5_n_0));
endmodule

(* ORIG_REF_NAME = "neorv32_prim_spram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_spram__parameterized0_6
   (\cpu_i_rsp[0][data] ,
    \amo_rsp[data] ,
    \ctrl_reg[state] ,
    E,
    clk,
    \rdata_reg[7]_0 ,
    \cache_o[we] ,
    \rdata_reg[0]_0 ,
    \rdata_reg[0]_1 ,
    \rdata_reg[0]_2 ,
    \rdata_reg[0]_3 ,
    addr_i);
  output [7:0]\cpu_i_rsp[0][data] ;
  input [7:0]\amo_rsp[data] ;
  input [2:0]\ctrl_reg[state] ;
  input [0:0]E;
  input clk;
  input [7:0]\rdata_reg[7]_0 ;
  input [0:0]\cache_o[we] ;
  input \rdata_reg[0]_0 ;
  input \rdata_reg[0]_1 ;
  input \rdata_reg[0]_2 ;
  input \rdata_reg[0]_3 ;
  input [1:0]addr_i;

  wire [0:0]E;
  wire [1:0]addr_i;
  wire [7:0]\amo_rsp[data] ;
  wire [0:0]\cache_o[we] ;
  wire clk;
  wire [7:0]\cpu_i_rsp[0][data] ;
  wire [2:0]\ctrl_reg[state] ;
  wire [15:8]in14;
  wire [7:0]p_1_out__2;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[0]_1 ;
  wire \rdata_reg[0]_2 ;
  wire \rdata_reg[0]_3 ;
  wire [7:0]\rdata_reg[7]_0 ;

  LUT5 #(
    .INIT(32'hAAAACAAA)) 
    ipb_reg_0_1_12_16_i_1
       (.I0(in14[13]),
        .I1(\amo_rsp[data] [5]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [2]),
        .O(\cpu_i_rsp[0][data] [5]));
  LUT5 #(
    .INIT(32'hAAAACAAA)) 
    ipb_reg_0_1_12_16_i_2
       (.I0(in14[12]),
        .I1(\amo_rsp[data] [4]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [2]),
        .O(\cpu_i_rsp[0][data] [4]));
  LUT5 #(
    .INIT(32'hAAAACAAA)) 
    ipb_reg_0_1_12_16_i_3
       (.I0(in14[15]),
        .I1(\amo_rsp[data] [7]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [2]),
        .O(\cpu_i_rsp[0][data] [7]));
  LUT5 #(
    .INIT(32'hAAAACAAA)) 
    ipb_reg_0_1_12_16_i_4
       (.I0(in14[14]),
        .I1(\amo_rsp[data] [6]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [2]),
        .O(\cpu_i_rsp[0][data] [6]));
  LUT5 #(
    .INIT(32'hAAAACAAA)) 
    ipb_reg_0_1_6_11_i_3
       (.I0(in14[9]),
        .I1(\amo_rsp[data] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [2]),
        .O(\cpu_i_rsp[0][data] [1]));
  LUT5 #(
    .INIT(32'hAAAACAAA)) 
    ipb_reg_0_1_6_11_i_4
       (.I0(in14[8]),
        .I1(\amo_rsp[data] [0]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [2]),
        .O(\cpu_i_rsp[0][data] [0]));
  LUT5 #(
    .INIT(32'hAAAACAAA)) 
    ipb_reg_0_1_6_11_i_5
       (.I0(in14[11]),
        .I1(\amo_rsp[data] [3]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [2]),
        .O(\cpu_i_rsp[0][data] [3]));
  LUT5 #(
    .INIT(32'hAAAACAAA)) 
    ipb_reg_0_1_6_11_i_6
       (.I0(in14[10]),
        .I1(\amo_rsp[data] [2]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [2]),
        .O(\cpu_i_rsp[0][data] [2]));
  FDRE \rdata_reg[0] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__2[0]),
        .Q(in14[8]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__2[1]),
        .Q(in14[9]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__2[2]),
        .Q(in14[10]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__2[3]),
        .Q(in14[11]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__2[4]),
        .Q(in14[12]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__2[5]),
        .Q(in14[13]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__2[6]),
        .Q(in14[14]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__2[7]),
        .Q(in14[15]),
        .R(1'b0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[1].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S spram_reg_0_63_0_0
       (.A0(\rdata_reg[0]_0 ),
        .A1(\rdata_reg[0]_1 ),
        .A2(\rdata_reg[0]_2 ),
        .A3(\rdata_reg[0]_3 ),
        .A4(addr_i[0]),
        .A5(addr_i[1]),
        .D(\rdata_reg[7]_0 [0]),
        .O(p_1_out__2[0]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[1].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S spram_reg_0_63_1_1
       (.A0(\rdata_reg[0]_0 ),
        .A1(\rdata_reg[0]_1 ),
        .A2(\rdata_reg[0]_2 ),
        .A3(\rdata_reg[0]_3 ),
        .A4(addr_i[0]),
        .A5(addr_i[1]),
        .D(\rdata_reg[7]_0 [1]),
        .O(p_1_out__2[1]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[1].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S spram_reg_0_63_2_2
       (.A0(\rdata_reg[0]_0 ),
        .A1(\rdata_reg[0]_1 ),
        .A2(\rdata_reg[0]_2 ),
        .A3(\rdata_reg[0]_3 ),
        .A4(addr_i[0]),
        .A5(addr_i[1]),
        .D(\rdata_reg[7]_0 [2]),
        .O(p_1_out__2[2]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[1].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S spram_reg_0_63_3_3
       (.A0(\rdata_reg[0]_0 ),
        .A1(\rdata_reg[0]_1 ),
        .A2(\rdata_reg[0]_2 ),
        .A3(\rdata_reg[0]_3 ),
        .A4(addr_i[0]),
        .A5(addr_i[1]),
        .D(\rdata_reg[7]_0 [3]),
        .O(p_1_out__2[3]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[1].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S spram_reg_0_63_4_4
       (.A0(\rdata_reg[0]_0 ),
        .A1(\rdata_reg[0]_1 ),
        .A2(\rdata_reg[0]_2 ),
        .A3(\rdata_reg[0]_3 ),
        .A4(addr_i[0]),
        .A5(addr_i[1]),
        .D(\rdata_reg[7]_0 [4]),
        .O(p_1_out__2[4]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[1].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S spram_reg_0_63_5_5
       (.A0(\rdata_reg[0]_0 ),
        .A1(\rdata_reg[0]_1 ),
        .A2(\rdata_reg[0]_2 ),
        .A3(\rdata_reg[0]_3 ),
        .A4(addr_i[0]),
        .A5(addr_i[1]),
        .D(\rdata_reg[7]_0 [5]),
        .O(p_1_out__2[5]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[1].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S spram_reg_0_63_6_6
       (.A0(\rdata_reg[0]_0 ),
        .A1(\rdata_reg[0]_1 ),
        .A2(\rdata_reg[0]_2 ),
        .A3(\rdata_reg[0]_3 ),
        .A4(addr_i[0]),
        .A5(addr_i[1]),
        .D(\rdata_reg[7]_0 [6]),
        .O(p_1_out__2[6]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[1].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S spram_reg_0_63_7_7
       (.A0(\rdata_reg[0]_0 ),
        .A1(\rdata_reg[0]_1 ),
        .A2(\rdata_reg[0]_2 ),
        .A3(\rdata_reg[0]_3 ),
        .A4(addr_i[0]),
        .A5(addr_i[1]),
        .D(\rdata_reg[7]_0 [7]),
        .O(p_1_out__2[7]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
endmodule

(* ORIG_REF_NAME = "neorv32_prim_spram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_spram__parameterized0_7
   (\cpu_i_rsp[0][data] ,
    \amo_rsp[data] ,
    \ctrl_reg[state] ,
    E,
    clk,
    \rdata_reg[7]_0 ,
    \cache_o[we] ,
    \rdata_reg[7]_1 ,
    \rdata_reg[7]_2 ,
    \rdata_reg[7]_3 ,
    \rdata_reg[7]_4 ,
    addr_i);
  output [7:0]\cpu_i_rsp[0][data] ;
  input [7:0]\amo_rsp[data] ;
  input [2:0]\ctrl_reg[state] ;
  input [0:0]E;
  input clk;
  input [7:0]\rdata_reg[7]_0 ;
  input [0:0]\cache_o[we] ;
  input \rdata_reg[7]_1 ;
  input \rdata_reg[7]_2 ;
  input \rdata_reg[7]_3 ;
  input \rdata_reg[7]_4 ;
  input [1:0]addr_i;

  wire [0:0]E;
  wire [1:0]addr_i;
  wire [7:0]\amo_rsp[data] ;
  wire [0:0]\cache_o[we] ;
  wire clk;
  wire [7:0]\cpu_i_rsp[0][data] ;
  wire [2:0]\ctrl_reg[state] ;
  wire [23:16]in14;
  wire [7:0]p_1_out__3;
  wire [7:0]\rdata_reg[7]_0 ;
  wire \rdata_reg[7]_1 ;
  wire \rdata_reg[7]_2 ;
  wire \rdata_reg[7]_3 ;
  wire \rdata_reg[7]_4 ;

  LUT5 #(
    .INIT(32'hAAAACAAA)) 
    ipb_reg_0_1_0_5_i_1__0
       (.I0(in14[17]),
        .I1(\amo_rsp[data] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [2]),
        .O(\cpu_i_rsp[0][data] [1]));
  LUT5 #(
    .INIT(32'hAAAACAAA)) 
    ipb_reg_0_1_0_5_i_2__0
       (.I0(in14[16]),
        .I1(\amo_rsp[data] [0]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [2]),
        .O(\cpu_i_rsp[0][data] [0]));
  LUT5 #(
    .INIT(32'hAAAACAAA)) 
    ipb_reg_0_1_0_5_i_3__0
       (.I0(in14[19]),
        .I1(\amo_rsp[data] [3]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [2]),
        .O(\cpu_i_rsp[0][data] [3]));
  LUT5 #(
    .INIT(32'hAAAACAAA)) 
    ipb_reg_0_1_0_5_i_4__0
       (.I0(in14[18]),
        .I1(\amo_rsp[data] [2]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [2]),
        .O(\cpu_i_rsp[0][data] [2]));
  LUT5 #(
    .INIT(32'hAAAACAAA)) 
    ipb_reg_0_1_0_5_i_5__0
       (.I0(in14[21]),
        .I1(\amo_rsp[data] [5]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [2]),
        .O(\cpu_i_rsp[0][data] [5]));
  LUT5 #(
    .INIT(32'hAAAACAAA)) 
    ipb_reg_0_1_0_5_i_6__0
       (.I0(in14[20]),
        .I1(\amo_rsp[data] [4]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [2]),
        .O(\cpu_i_rsp[0][data] [4]));
  LUT5 #(
    .INIT(32'hAAAACAAA)) 
    ipb_reg_0_1_6_11_i_1__0
       (.I0(in14[23]),
        .I1(\amo_rsp[data] [7]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [2]),
        .O(\cpu_i_rsp[0][data] [7]));
  LUT5 #(
    .INIT(32'hAAAACAAA)) 
    ipb_reg_0_1_6_11_i_2__0
       (.I0(in14[22]),
        .I1(\amo_rsp[data] [6]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [2]),
        .O(\cpu_i_rsp[0][data] [6]));
  FDRE \rdata_reg[0] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__3[0]),
        .Q(in14[16]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__3[1]),
        .Q(in14[17]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__3[2]),
        .Q(in14[18]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__3[3]),
        .Q(in14[19]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__3[4]),
        .Q(in14[20]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__3[5]),
        .Q(in14[21]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__3[6]),
        .Q(in14[22]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__3[7]),
        .Q(in14[23]),
        .R(1'b0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[2].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S spram_reg_0_63_0_0
       (.A0(\rdata_reg[7]_1 ),
        .A1(\rdata_reg[7]_2 ),
        .A2(\rdata_reg[7]_3 ),
        .A3(\rdata_reg[7]_4 ),
        .A4(addr_i[0]),
        .A5(addr_i[1]),
        .D(\rdata_reg[7]_0 [0]),
        .O(p_1_out__3[0]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[2].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S spram_reg_0_63_1_1
       (.A0(\rdata_reg[7]_1 ),
        .A1(\rdata_reg[7]_2 ),
        .A2(\rdata_reg[7]_3 ),
        .A3(\rdata_reg[7]_4 ),
        .A4(addr_i[0]),
        .A5(addr_i[1]),
        .D(\rdata_reg[7]_0 [1]),
        .O(p_1_out__3[1]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[2].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S spram_reg_0_63_2_2
       (.A0(\rdata_reg[7]_1 ),
        .A1(\rdata_reg[7]_2 ),
        .A2(\rdata_reg[7]_3 ),
        .A3(\rdata_reg[7]_4 ),
        .A4(addr_i[0]),
        .A5(addr_i[1]),
        .D(\rdata_reg[7]_0 [2]),
        .O(p_1_out__3[2]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[2].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S spram_reg_0_63_3_3
       (.A0(\rdata_reg[7]_1 ),
        .A1(\rdata_reg[7]_2 ),
        .A2(\rdata_reg[7]_3 ),
        .A3(\rdata_reg[7]_4 ),
        .A4(addr_i[0]),
        .A5(addr_i[1]),
        .D(\rdata_reg[7]_0 [3]),
        .O(p_1_out__3[3]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[2].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S spram_reg_0_63_4_4
       (.A0(\rdata_reg[7]_1 ),
        .A1(\rdata_reg[7]_2 ),
        .A2(\rdata_reg[7]_3 ),
        .A3(\rdata_reg[7]_4 ),
        .A4(addr_i[0]),
        .A5(addr_i[1]),
        .D(\rdata_reg[7]_0 [4]),
        .O(p_1_out__3[4]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[2].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S spram_reg_0_63_5_5
       (.A0(\rdata_reg[7]_1 ),
        .A1(\rdata_reg[7]_2 ),
        .A2(\rdata_reg[7]_3 ),
        .A3(\rdata_reg[7]_4 ),
        .A4(addr_i[0]),
        .A5(addr_i[1]),
        .D(\rdata_reg[7]_0 [5]),
        .O(p_1_out__3[5]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[2].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S spram_reg_0_63_6_6
       (.A0(\rdata_reg[7]_1 ),
        .A1(\rdata_reg[7]_2 ),
        .A2(\rdata_reg[7]_3 ),
        .A3(\rdata_reg[7]_4 ),
        .A4(addr_i[0]),
        .A5(addr_i[1]),
        .D(\rdata_reg[7]_0 [6]),
        .O(p_1_out__3[6]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[2].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S spram_reg_0_63_7_7
       (.A0(\rdata_reg[7]_1 ),
        .A1(\rdata_reg[7]_2 ),
        .A2(\rdata_reg[7]_3 ),
        .A3(\rdata_reg[7]_4 ),
        .A4(addr_i[0]),
        .A5(addr_i[1]),
        .D(\rdata_reg[7]_0 [7]),
        .O(p_1_out__3[7]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
endmodule

(* ORIG_REF_NAME = "neorv32_prim_spram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_spram__parameterized0_9
   (\cpu_d_rsp[0][data] ,
    rdata,
    \rdata_reg[6]_0 ,
    \ctrl_reg[state] ,
    \amo_rsp[data] ,
    \main_req_i[data] ,
    \rdata_o_reg[6] ,
    \rdata_o_reg[6]_0 ,
    \rdata_o_reg[0] ,
    \rdata_o_reg[0]_0 ,
    \rdata_o_reg[1] ,
    \rdata_o_reg[2] ,
    \rdata_o_reg[3] ,
    \rdata_o_reg[4] ,
    \rdata_o_reg[5] ,
    \rdata_o_reg[6]_1 ,
    E,
    clk,
    \cache_o[we] ,
    \rdata_reg[7]_0 ,
    \rdata_reg[7]_1 ,
    \rdata_reg[7]_2 ,
    \rdata_reg[7]_3 ,
    \rdata_reg[7]_4 ,
    \rdata_reg[7]_5 );
  output [0:0]\cpu_d_rsp[0][data] ;
  output [0:0]rdata;
  output [6:0]\rdata_reg[6]_0 ;
  input [2:0]\ctrl_reg[state] ;
  input [7:0]\amo_rsp[data] ;
  input [7:0]\main_req_i[data] ;
  input \rdata_o_reg[6] ;
  input \rdata_o_reg[6]_0 ;
  input \rdata_o_reg[0] ;
  input \rdata_o_reg[0]_0 ;
  input \rdata_o_reg[1] ;
  input \rdata_o_reg[2] ;
  input \rdata_o_reg[3] ;
  input \rdata_o_reg[4] ;
  input \rdata_o_reg[5] ;
  input \rdata_o_reg[6]_1 ;
  input [0:0]E;
  input clk;
  input [0:0]\cache_o[we] ;
  input \rdata_reg[7]_0 ;
  input \rdata_reg[7]_1 ;
  input \rdata_reg[7]_2 ;
  input \rdata_reg[7]_3 ;
  input \rdata_reg[7]_4 ;
  input \rdata_reg[7]_5 ;

  wire [0:0]E;
  wire [7:0]\amo_rsp[data] ;
  wire [0:0]\cache_o[we] ;
  wire clk;
  wire [0:0]\cpu_d_rsp[0][data] ;
  wire [2:0]\ctrl_reg[state] ;
  wire [6:0]in16;
  wire [7:0]\main_req_i[data] ;
  wire [7:0]p_1_out__1;
  wire [0:0]rdata;
  wire \rdata_o_reg[0] ;
  wire \rdata_o_reg[0]_0 ;
  wire \rdata_o_reg[1] ;
  wire \rdata_o_reg[2] ;
  wire \rdata_o_reg[3] ;
  wire \rdata_o_reg[4] ;
  wire \rdata_o_reg[5] ;
  wire \rdata_o_reg[6] ;
  wire \rdata_o_reg[6]_0 ;
  wire \rdata_o_reg[6]_1 ;
  wire [6:0]\rdata_reg[6]_0 ;
  wire \rdata_reg[7]_0 ;
  wire \rdata_reg[7]_1 ;
  wire \rdata_reg[7]_2 ;
  wire \rdata_reg[7]_3 ;
  wire \rdata_reg[7]_4 ;
  wire \rdata_reg[7]_5 ;
  wire spram_reg_0_63_0_0_i_1__3_n_0;
  wire spram_reg_0_63_1_1_i_1__3_n_0;
  wire spram_reg_0_63_2_2_i_1__3_n_0;
  wire spram_reg_0_63_3_3_i_1__3_n_0;
  wire spram_reg_0_63_4_4_i_1__3_n_0;
  wire spram_reg_0_63_5_5_i_1__3_n_0;
  wire spram_reg_0_63_6_6_i_1__3_n_0;
  wire spram_reg_0_63_7_7_i_1__3_n_0;

  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    \rdata_o[0]_i_1 
       (.I0(in16[0]),
        .I1(\rdata_o_reg[6] ),
        .I2(\rdata_o_reg[6]_0 ),
        .I3(\amo_rsp[data] [0]),
        .I4(\rdata_o_reg[0] ),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    \rdata_o[1]_i_1 
       (.I0(in16[1]),
        .I1(\rdata_o_reg[6] ),
        .I2(\rdata_o_reg[6]_0 ),
        .I3(\amo_rsp[data] [1]),
        .I4(\rdata_o_reg[0] ),
        .I5(\rdata_o_reg[1] ),
        .O(\rdata_reg[6]_0 [1]));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \rdata_o[23]_i_3 
       (.I0(rdata),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\amo_rsp[data] [7]),
        .O(\cpu_d_rsp[0][data] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    \rdata_o[2]_i_1 
       (.I0(in16[2]),
        .I1(\rdata_o_reg[6] ),
        .I2(\rdata_o_reg[6]_0 ),
        .I3(\amo_rsp[data] [2]),
        .I4(\rdata_o_reg[0] ),
        .I5(\rdata_o_reg[2] ),
        .O(\rdata_reg[6]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    \rdata_o[3]_i_1 
       (.I0(in16[3]),
        .I1(\rdata_o_reg[6] ),
        .I2(\rdata_o_reg[6]_0 ),
        .I3(\amo_rsp[data] [3]),
        .I4(\rdata_o_reg[0] ),
        .I5(\rdata_o_reg[3] ),
        .O(\rdata_reg[6]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    \rdata_o[4]_i_1 
       (.I0(in16[4]),
        .I1(\rdata_o_reg[6] ),
        .I2(\rdata_o_reg[6]_0 ),
        .I3(\amo_rsp[data] [4]),
        .I4(\rdata_o_reg[0] ),
        .I5(\rdata_o_reg[4] ),
        .O(\rdata_reg[6]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    \rdata_o[5]_i_1 
       (.I0(in16[5]),
        .I1(\rdata_o_reg[6] ),
        .I2(\rdata_o_reg[6]_0 ),
        .I3(\amo_rsp[data] [5]),
        .I4(\rdata_o_reg[0] ),
        .I5(\rdata_o_reg[5] ),
        .O(\rdata_reg[6]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    \rdata_o[6]_i_1 
       (.I0(in16[6]),
        .I1(\rdata_o_reg[6] ),
        .I2(\rdata_o_reg[6]_0 ),
        .I3(\amo_rsp[data] [6]),
        .I4(\rdata_o_reg[0] ),
        .I5(\rdata_o_reg[6]_1 ),
        .O(\rdata_reg[6]_0 [6]));
  FDRE \rdata_reg[0] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__1[0]),
        .Q(in16[0]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__1[1]),
        .Q(in16[1]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__1[2]),
        .Q(in16[2]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__1[3]),
        .Q(in16[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__1[4]),
        .Q(in16[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__1[5]),
        .Q(in16[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__1[6]),
        .Q(in16[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(clk),
        .CE(E),
        .D(p_1_out__1[7]),
        .Q(rdata),
        .R(1'b0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[0].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S spram_reg_0_63_0_0
       (.A0(\rdata_reg[7]_0 ),
        .A1(\rdata_reg[7]_1 ),
        .A2(\rdata_reg[7]_2 ),
        .A3(\rdata_reg[7]_3 ),
        .A4(\rdata_reg[7]_4 ),
        .A5(\rdata_reg[7]_5 ),
        .D(spram_reg_0_63_0_0_i_1__3_n_0),
        .O(p_1_out__1[0]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  LUT5 #(
    .INIT(32'hCCACACCC)) 
    spram_reg_0_63_0_0_i_1__3
       (.I0(\amo_rsp[data] [0]),
        .I1(\main_req_i[data] [0]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [0]),
        .I4(\ctrl_reg[state] [1]),
        .O(spram_reg_0_63_0_0_i_1__3_n_0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[0].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S spram_reg_0_63_1_1
       (.A0(\rdata_reg[7]_0 ),
        .A1(\rdata_reg[7]_1 ),
        .A2(\rdata_reg[7]_2 ),
        .A3(\rdata_reg[7]_3 ),
        .A4(\rdata_reg[7]_4 ),
        .A5(\rdata_reg[7]_5 ),
        .D(spram_reg_0_63_1_1_i_1__3_n_0),
        .O(p_1_out__1[1]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  LUT5 #(
    .INIT(32'hCCACACCC)) 
    spram_reg_0_63_1_1_i_1__3
       (.I0(\amo_rsp[data] [1]),
        .I1(\main_req_i[data] [1]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [0]),
        .I4(\ctrl_reg[state] [1]),
        .O(spram_reg_0_63_1_1_i_1__3_n_0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[0].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S spram_reg_0_63_2_2
       (.A0(\rdata_reg[7]_0 ),
        .A1(\rdata_reg[7]_1 ),
        .A2(\rdata_reg[7]_2 ),
        .A3(\rdata_reg[7]_3 ),
        .A4(\rdata_reg[7]_4 ),
        .A5(\rdata_reg[7]_5 ),
        .D(spram_reg_0_63_2_2_i_1__3_n_0),
        .O(p_1_out__1[2]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  LUT5 #(
    .INIT(32'hCCACACCC)) 
    spram_reg_0_63_2_2_i_1__3
       (.I0(\amo_rsp[data] [2]),
        .I1(\main_req_i[data] [2]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [0]),
        .I4(\ctrl_reg[state] [1]),
        .O(spram_reg_0_63_2_2_i_1__3_n_0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[0].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S spram_reg_0_63_3_3
       (.A0(\rdata_reg[7]_0 ),
        .A1(\rdata_reg[7]_1 ),
        .A2(\rdata_reg[7]_2 ),
        .A3(\rdata_reg[7]_3 ),
        .A4(\rdata_reg[7]_4 ),
        .A5(\rdata_reg[7]_5 ),
        .D(spram_reg_0_63_3_3_i_1__3_n_0),
        .O(p_1_out__1[3]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  LUT5 #(
    .INIT(32'hCCACACCC)) 
    spram_reg_0_63_3_3_i_1__3
       (.I0(\amo_rsp[data] [3]),
        .I1(\main_req_i[data] [3]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [0]),
        .I4(\ctrl_reg[state] [1]),
        .O(spram_reg_0_63_3_3_i_1__3_n_0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[0].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S spram_reg_0_63_4_4
       (.A0(\rdata_reg[7]_0 ),
        .A1(\rdata_reg[7]_1 ),
        .A2(\rdata_reg[7]_2 ),
        .A3(\rdata_reg[7]_3 ),
        .A4(\rdata_reg[7]_4 ),
        .A5(\rdata_reg[7]_5 ),
        .D(spram_reg_0_63_4_4_i_1__3_n_0),
        .O(p_1_out__1[4]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  LUT5 #(
    .INIT(32'hCCACACCC)) 
    spram_reg_0_63_4_4_i_1__3
       (.I0(\amo_rsp[data] [4]),
        .I1(\main_req_i[data] [4]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [0]),
        .I4(\ctrl_reg[state] [1]),
        .O(spram_reg_0_63_4_4_i_1__3_n_0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[0].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S spram_reg_0_63_5_5
       (.A0(\rdata_reg[7]_0 ),
        .A1(\rdata_reg[7]_1 ),
        .A2(\rdata_reg[7]_2 ),
        .A3(\rdata_reg[7]_3 ),
        .A4(\rdata_reg[7]_4 ),
        .A5(\rdata_reg[7]_5 ),
        .D(spram_reg_0_63_5_5_i_1__3_n_0),
        .O(p_1_out__1[5]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  LUT5 #(
    .INIT(32'hCCACACCC)) 
    spram_reg_0_63_5_5_i_1__3
       (.I0(\amo_rsp[data] [5]),
        .I1(\main_req_i[data] [5]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [0]),
        .I4(\ctrl_reg[state] [1]),
        .O(spram_reg_0_63_5_5_i_1__3_n_0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[0].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S spram_reg_0_63_6_6
       (.A0(\rdata_reg[7]_0 ),
        .A1(\rdata_reg[7]_1 ),
        .A2(\rdata_reg[7]_2 ),
        .A3(\rdata_reg[7]_3 ),
        .A4(\rdata_reg[7]_4 ),
        .A5(\rdata_reg[7]_5 ),
        .D(spram_reg_0_63_6_6_i_1__3_n_0),
        .O(p_1_out__1[6]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  LUT5 #(
    .INIT(32'hCCACACCC)) 
    spram_reg_0_63_6_6_i_1__3
       (.I0(\amo_rsp[data] [6]),
        .I1(\main_req_i[data] [6]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [0]),
        .I4(\ctrl_reg[state] [1]),
        .O(spram_reg_0_63_6_6_i_1__3_n_0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_mem_gen[0].data_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S spram_reg_0_63_7_7
       (.A0(\rdata_reg[7]_0 ),
        .A1(\rdata_reg[7]_1 ),
        .A2(\rdata_reg[7]_2 ),
        .A3(\rdata_reg[7]_3 ),
        .A4(\rdata_reg[7]_4 ),
        .A5(\rdata_reg[7]_5 ),
        .D(spram_reg_0_63_7_7_i_1__3_n_0),
        .O(p_1_out__1[7]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  LUT5 #(
    .INIT(32'hCCACACCC)) 
    spram_reg_0_63_7_7_i_1__3
       (.I0(\amo_rsp[data] [7]),
        .I1(\main_req_i[data] [7]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [0]),
        .I4(\ctrl_reg[state] [1]),
        .O(spram_reg_0_63_7_7_i_1__3_n_0));
endmodule

(* ORIG_REF_NAME = "neorv32_prim_spram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_spram__parameterized1
   (\cpu_i_rsp[0][data] ,
    \FSM_sequential_ctrl_reg[state][0] ,
    \cache_o[we] ,
    E,
    \fetch_reg[pc][5] ,
    \fetch_reg[pc][4] ,
    \fetch_reg[pc][3] ,
    \fetch_reg[pc][2] ,
    wdata_i,
    \amo_rsp[data] ,
    \ctrl_reg[state] ,
    Q,
    \rdata_reg[0]_0 ,
    \icache_rsp[0][err] ,
    \exe_engine_reg[ir][13] ,
    \exe_engine_reg[ir][13]_0 ,
    \cache_i[sta_hit] ,
    clk,
    data_i,
    addr_i);
  output [7:0]\cpu_i_rsp[0][data] ;
  output \FSM_sequential_ctrl_reg[state][0] ;
  output [0:0]\cache_o[we] ;
  output [0:0]E;
  output \fetch_reg[pc][5] ;
  output \fetch_reg[pc][4] ;
  output \fetch_reg[pc][3] ;
  output \fetch_reg[pc][2] ;
  output [0:0]wdata_i;
  input [7:0]\amo_rsp[data] ;
  input [2:0]\ctrl_reg[state] ;
  input [3:0]Q;
  input [3:0]\rdata_reg[0]_0 ;
  input \icache_rsp[0][err] ;
  input \exe_engine_reg[ir][13] ;
  input \exe_engine_reg[ir][13]_0 ;
  input \cache_i[sta_hit] ;
  input clk;
  input [8:0]data_i;
  input [1:0]addr_i;

  wire [0:0]E;
  wire \FSM_sequential_ctrl_reg[state][0] ;
  wire [3:0]Q;
  wire [1:0]addr_i;
  wire [7:0]\amo_rsp[data] ;
  wire \cache_i[sta_hit] ;
  wire [0:0]\cache_o[we] ;
  wire clk;
  wire [7:0]\cpu_i_rsp[0][data] ;
  wire [2:0]\ctrl_reg[state] ;
  wire [8:0]data_i;
  wire \exe_engine_reg[ir][13] ;
  wire \exe_engine_reg[ir][13]_0 ;
  wire \fetch_reg[pc][2] ;
  wire \fetch_reg[pc][3] ;
  wire \fetch_reg[pc][4] ;
  wire \fetch_reg[pc][5] ;
  wire \icache_rsp[0][err] ;
  wire [31:24]in14;
  wire [8:0]p_1_out;
  wire [3:0]\rdata_reg[0]_0 ;
  wire rstat_o;
  wire [0:0]wdata_i;

  LUT5 #(
    .INIT(32'hAAAACAAA)) 
    ipb_reg_0_1_12_15_i_1
       (.I0(in14[29]),
        .I1(\amo_rsp[data] [5]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [2]),
        .O(\cpu_i_rsp[0][data] [5]));
  LUT5 #(
    .INIT(32'hAAAACAAA)) 
    ipb_reg_0_1_12_15_i_2
       (.I0(in14[28]),
        .I1(\amo_rsp[data] [4]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [2]),
        .O(\cpu_i_rsp[0][data] [4]));
  LUT5 #(
    .INIT(32'hAAAACAAA)) 
    ipb_reg_0_1_12_15_i_3
       (.I0(in14[31]),
        .I1(\amo_rsp[data] [7]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [2]),
        .O(\cpu_i_rsp[0][data] [7]));
  LUT5 #(
    .INIT(32'hAAAACAAA)) 
    ipb_reg_0_1_12_15_i_4
       (.I0(in14[30]),
        .I1(\amo_rsp[data] [6]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [2]),
        .O(\cpu_i_rsp[0][data] [6]));
  LUT6 #(
    .INIT(64'h80808C8080808080)) 
    ipb_reg_0_1_12_16_i_5
       (.I0(\icache_rsp[0][err] ),
        .I1(\exe_engine_reg[ir][13] ),
        .I2(\ctrl_reg[state] [0]),
        .I3(rstat_o),
        .I4(\exe_engine_reg[ir][13]_0 ),
        .I5(\cache_i[sta_hit] ),
        .O(wdata_i));
  LUT5 #(
    .INIT(32'hAAAACAAA)) 
    ipb_reg_0_1_6_11_i_3__0
       (.I0(in14[25]),
        .I1(\amo_rsp[data] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [2]),
        .O(\cpu_i_rsp[0][data] [1]));
  LUT5 #(
    .INIT(32'hAAAACAAA)) 
    ipb_reg_0_1_6_11_i_4__0
       (.I0(in14[24]),
        .I1(\amo_rsp[data] [0]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [2]),
        .O(\cpu_i_rsp[0][data] [0]));
  LUT5 #(
    .INIT(32'hAAAACAAA)) 
    ipb_reg_0_1_6_11_i_5__0
       (.I0(in14[27]),
        .I1(\amo_rsp[data] [3]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [2]),
        .O(\cpu_i_rsp[0][data] [3]));
  LUT5 #(
    .INIT(32'hAAAACAAA)) 
    ipb_reg_0_1_6_11_i_6__0
       (.I0(in14[26]),
        .I1(\amo_rsp[data] [2]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\ctrl_reg[state] [2]),
        .O(\cpu_i_rsp[0][data] [2]));
  LUT3 #(
    .INIT(8'h9F)) 
    \rdata[8]_i_1 
       (.I0(\ctrl_reg[state] [1]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [2]),
        .O(E));
  FDRE \rdata_reg[0] 
       (.C(clk),
        .CE(E),
        .D(p_1_out[0]),
        .Q(in14[24]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(clk),
        .CE(E),
        .D(p_1_out[1]),
        .Q(in14[25]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(clk),
        .CE(E),
        .D(p_1_out[2]),
        .Q(in14[26]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(clk),
        .CE(E),
        .D(p_1_out[3]),
        .Q(in14[27]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(clk),
        .CE(E),
        .D(p_1_out[4]),
        .Q(in14[28]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(clk),
        .CE(E),
        .D(p_1_out[5]),
        .Q(in14[29]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(clk),
        .CE(E),
        .D(p_1_out[6]),
        .Q(in14[30]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(clk),
        .CE(E),
        .D(p_1_out[7]),
        .Q(in14[31]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(clk),
        .CE(E),
        .D(p_1_out[8]),
        .Q(rstat_o),
        .R(1'b0));
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_stat_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S spram_reg_0_63_0_0
       (.A0(\fetch_reg[pc][2] ),
        .A1(\fetch_reg[pc][3] ),
        .A2(\fetch_reg[pc][4] ),
        .A3(\fetch_reg[pc][5] ),
        .A4(addr_i[0]),
        .A5(addr_i[1]),
        .D(data_i[0]),
        .O(p_1_out[0]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  LUT3 #(
    .INIT(8'h28)) 
    spram_reg_0_63_0_0_i_2
       (.I0(\ctrl_reg[state] [2]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .O(\cache_o[we] ));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    spram_reg_0_63_0_0_i_3
       (.I0(Q[0]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\rdata_reg[0]_0 [0]),
        .O(\fetch_reg[pc][2] ));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    spram_reg_0_63_0_0_i_4
       (.I0(Q[1]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\rdata_reg[0]_0 [1]),
        .O(\fetch_reg[pc][3] ));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    spram_reg_0_63_0_0_i_5
       (.I0(Q[2]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\rdata_reg[0]_0 [2]),
        .O(\fetch_reg[pc][4] ));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    spram_reg_0_63_0_0_i_6
       (.I0(Q[3]),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [1]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\rdata_reg[0]_0 [3]),
        .O(\fetch_reg[pc][5] ));
  LUT3 #(
    .INIT(8'h48)) 
    spram_reg_0_63_0_0_i_9
       (.I0(\ctrl_reg[state] [0]),
        .I1(\ctrl_reg[state] [2]),
        .I2(\ctrl_reg[state] [1]),
        .O(\FSM_sequential_ctrl_reg[state][0] ));
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_stat_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S spram_reg_0_63_1_1
       (.A0(\fetch_reg[pc][2] ),
        .A1(\fetch_reg[pc][3] ),
        .A2(\fetch_reg[pc][4] ),
        .A3(\fetch_reg[pc][5] ),
        .A4(addr_i[0]),
        .A5(addr_i[1]),
        .D(data_i[1]),
        .O(p_1_out[1]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_stat_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S spram_reg_0_63_2_2
       (.A0(\fetch_reg[pc][2] ),
        .A1(\fetch_reg[pc][3] ),
        .A2(\fetch_reg[pc][4] ),
        .A3(\fetch_reg[pc][5] ),
        .A4(addr_i[0]),
        .A5(addr_i[1]),
        .D(data_i[2]),
        .O(p_1_out[2]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_stat_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S spram_reg_0_63_3_3
       (.A0(\fetch_reg[pc][2] ),
        .A1(\fetch_reg[pc][3] ),
        .A2(\fetch_reg[pc][4] ),
        .A3(\fetch_reg[pc][5] ),
        .A4(addr_i[0]),
        .A5(addr_i[1]),
        .D(data_i[3]),
        .O(p_1_out[3]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_stat_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S spram_reg_0_63_4_4
       (.A0(\fetch_reg[pc][2] ),
        .A1(\fetch_reg[pc][3] ),
        .A2(\fetch_reg[pc][4] ),
        .A3(\fetch_reg[pc][5] ),
        .A4(addr_i[0]),
        .A5(addr_i[1]),
        .D(data_i[4]),
        .O(p_1_out[4]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_stat_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S spram_reg_0_63_5_5
       (.A0(\fetch_reg[pc][2] ),
        .A1(\fetch_reg[pc][3] ),
        .A2(\fetch_reg[pc][4] ),
        .A3(\fetch_reg[pc][5] ),
        .A4(addr_i[0]),
        .A5(addr_i[1]),
        .D(data_i[5]),
        .O(p_1_out[5]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_stat_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S spram_reg_0_63_6_6
       (.A0(\fetch_reg[pc][2] ),
        .A1(\fetch_reg[pc][3] ),
        .A2(\fetch_reg[pc][4] ),
        .A3(\fetch_reg[pc][5] ),
        .A4(addr_i[0]),
        .A5(addr_i[1]),
        .D(data_i[6]),
        .O(p_1_out[6]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_stat_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S spram_reg_0_63_7_7
       (.A0(\fetch_reg[pc][2] ),
        .A1(\fetch_reg[pc][3] ),
        .A2(\fetch_reg[pc][4] ),
        .A3(\fetch_reg[pc][5] ),
        .A4(addr_i[0]),
        .A5(addr_i[1]),
        .D(data_i[7]),
        .O(p_1_out[7]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_stat_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S spram_reg_0_63_8_8
       (.A0(\fetch_reg[pc][2] ),
        .A1(\fetch_reg[pc][3] ),
        .A2(\fetch_reg[pc][4] ),
        .A3(\fetch_reg[pc][5] ),
        .A4(addr_i[0]),
        .A5(addr_i[1]),
        .D(data_i[8]),
        .O(p_1_out[8]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
endmodule

(* ORIG_REF_NAME = "neorv32_prim_spram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_spram__parameterized1_12
   (\cpu_d_rsp[0][err] ,
    \cpu_d_rsp[0][data] ,
    \FSM_sequential_ctrl_reg[state][1] ,
    \mar_reg[5] ,
    \mar_reg[4] ,
    \mar_reg[3] ,
    \mar_reg[2] ,
    \rdata_reg[6]_0 ,
    \mar_reg[1] ,
    \trap_ctrl_reg[exc_buf][8] ,
    \ctrl_reg[state] ,
    rdata,
    \amo_rsp[data] ,
    \main_req_i[data] ,
    \cpu_d_req[0][rw] ,
    valid_mem_rd,
    CO,
    \trap_ctrl[exc_buf][8]_i_2_0 ,
    \rdata_reg[0]_0 ,
    Q,
    \rdata_o_reg[30] ,
    \rdata_o_reg[30]_0 ,
    \rdata_o_reg[24] ,
    \rdata_o_reg[24]_0 ,
    E,
    clk,
    \cache_o[we] ,
    \rdata_reg[8]_0 ,
    \rdata_reg[8]_1 );
  output \cpu_d_rsp[0][err] ;
  output [7:0]\cpu_d_rsp[0][data] ;
  output \FSM_sequential_ctrl_reg[state][1] ;
  output \mar_reg[5] ;
  output \mar_reg[4] ;
  output \mar_reg[3] ;
  output \mar_reg[2] ;
  output [6:0]\rdata_reg[6]_0 ;
  output \mar_reg[1] ;
  input \trap_ctrl_reg[exc_buf][8] ;
  input [2:0]\ctrl_reg[state] ;
  input [0:0]rdata;
  input [8:0]\amo_rsp[data] ;
  input [7:0]\main_req_i[data] ;
  input \cpu_d_req[0][rw] ;
  input valid_mem_rd;
  input [0:0]CO;
  input \trap_ctrl[exc_buf][8]_i_2_0 ;
  input [4:0]\rdata_reg[0]_0 ;
  input [3:0]Q;
  input \rdata_o_reg[30] ;
  input \rdata_o_reg[30]_0 ;
  input \rdata_o_reg[24] ;
  input \rdata_o_reg[24]_0 ;
  input [0:0]E;
  input clk;
  input [0:0]\cache_o[we] ;
  input \rdata_reg[8]_0 ;
  input \rdata_reg[8]_1 ;

  wire [0:0]CO;
  wire [0:0]E;
  wire \FSM_sequential_ctrl_reg[state][1] ;
  wire [3:0]Q;
  wire [8:0]\amo_rsp[data] ;
  wire \cache_o[stat] ;
  wire [0:0]\cache_o[we] ;
  wire clk;
  wire \cpu_d_req[0][rw] ;
  wire [7:0]\cpu_d_rsp[0][data] ;
  wire \cpu_d_rsp[0][err] ;
  wire [2:0]\ctrl_reg[state] ;
  wire [31:24]in16;
  wire [7:0]\main_req_i[data] ;
  wire \mar_reg[1] ;
  wire \mar_reg[2] ;
  wire \mar_reg[3] ;
  wire \mar_reg[4] ;
  wire \mar_reg[5] ;
  wire [8:0]p_1_out;
  wire [0:0]rdata;
  wire \rdata_o_reg[24] ;
  wire \rdata_o_reg[24]_0 ;
  wire \rdata_o_reg[30] ;
  wire \rdata_o_reg[30]_0 ;
  wire [4:0]\rdata_reg[0]_0 ;
  wire [6:0]\rdata_reg[6]_0 ;
  wire \rdata_reg[8]_0 ;
  wire \rdata_reg[8]_1 ;
  wire rstat_o;
  wire spram_reg_0_63_0_0_i_1__6_n_0;
  wire spram_reg_0_63_1_1_i_1__6_n_0;
  wire spram_reg_0_63_2_2_i_1__6_n_0;
  wire spram_reg_0_63_3_3_i_1__6_n_0;
  wire spram_reg_0_63_4_4_i_1__6_n_0;
  wire spram_reg_0_63_5_5_i_1__6_n_0;
  wire spram_reg_0_63_6_6_i_1__6_n_0;
  wire spram_reg_0_63_7_7_i_1__6_n_0;
  wire \trap_ctrl[exc_buf][8]_i_2_0 ;
  wire \trap_ctrl[exc_buf][8]_i_4_n_0 ;
  wire \trap_ctrl_reg[exc_buf][8] ;
  wire valid_mem_rd;

  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h4A)) 
    \rdata[8]_i_3 
       (.I0(\ctrl_reg[state] [1]),
        .I1(\ctrl_reg[state] [2]),
        .I2(\ctrl_reg[state] [0]),
        .O(\FSM_sequential_ctrl_reg[state][1] ));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \rdata_o[10]_i_2 
       (.I0(in16[26]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\amo_rsp[data] [3]),
        .O(\cpu_d_rsp[0][data] [2]));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \rdata_o[11]_i_2 
       (.I0(in16[27]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\amo_rsp[data] [4]),
        .O(\cpu_d_rsp[0][data] [3]));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \rdata_o[12]_i_2 
       (.I0(in16[28]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\amo_rsp[data] [5]),
        .O(\cpu_d_rsp[0][data] [4]));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \rdata_o[13]_i_2 
       (.I0(in16[29]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\amo_rsp[data] [6]),
        .O(\cpu_d_rsp[0][data] [5]));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \rdata_o[14]_i_4 
       (.I0(in16[30]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\amo_rsp[data] [7]),
        .O(\cpu_d_rsp[0][data] [6]));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \rdata_o[15]_i_3 
       (.I0(in16[31]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\amo_rsp[data] [8]),
        .O(\cpu_d_rsp[0][data] [7]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \rdata_o[23]_i_4 
       (.I0(\cpu_d_rsp[0][data] [7]),
        .I1(\rdata_reg[0]_0 [0]),
        .I2(rdata),
        .I3(\rdata_o_reg[30] ),
        .I4(\rdata_o_reg[30]_0 ),
        .I5(\amo_rsp[data] [0]),
        .O(\mar_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    \rdata_o[24]_i_1 
       (.I0(in16[24]),
        .I1(\rdata_o_reg[30] ),
        .I2(\rdata_o_reg[30]_0 ),
        .I3(\amo_rsp[data] [1]),
        .I4(\rdata_o_reg[24] ),
        .I5(\rdata_o_reg[24]_0 ),
        .O(\rdata_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    \rdata_o[25]_i_1 
       (.I0(in16[25]),
        .I1(\rdata_o_reg[30] ),
        .I2(\rdata_o_reg[30]_0 ),
        .I3(\amo_rsp[data] [2]),
        .I4(\rdata_o_reg[24] ),
        .I5(\rdata_o_reg[24]_0 ),
        .O(\rdata_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    \rdata_o[26]_i_1 
       (.I0(in16[26]),
        .I1(\rdata_o_reg[30] ),
        .I2(\rdata_o_reg[30]_0 ),
        .I3(\amo_rsp[data] [3]),
        .I4(\rdata_o_reg[24] ),
        .I5(\rdata_o_reg[24]_0 ),
        .O(\rdata_reg[6]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    \rdata_o[27]_i_1 
       (.I0(in16[27]),
        .I1(\rdata_o_reg[30] ),
        .I2(\rdata_o_reg[30]_0 ),
        .I3(\amo_rsp[data] [4]),
        .I4(\rdata_o_reg[24] ),
        .I5(\rdata_o_reg[24]_0 ),
        .O(\rdata_reg[6]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    \rdata_o[28]_i_1 
       (.I0(in16[28]),
        .I1(\rdata_o_reg[30] ),
        .I2(\rdata_o_reg[30]_0 ),
        .I3(\amo_rsp[data] [5]),
        .I4(\rdata_o_reg[24] ),
        .I5(\rdata_o_reg[24]_0 ),
        .O(\rdata_reg[6]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    \rdata_o[29]_i_1 
       (.I0(in16[29]),
        .I1(\rdata_o_reg[30] ),
        .I2(\rdata_o_reg[30]_0 ),
        .I3(\amo_rsp[data] [6]),
        .I4(\rdata_o_reg[24] ),
        .I5(\rdata_o_reg[24]_0 ),
        .O(\rdata_reg[6]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    \rdata_o[30]_i_1 
       (.I0(in16[30]),
        .I1(\rdata_o_reg[30] ),
        .I2(\rdata_o_reg[30]_0 ),
        .I3(\amo_rsp[data] [7]),
        .I4(\rdata_o_reg[24] ),
        .I5(\rdata_o_reg[24]_0 ),
        .O(\rdata_reg[6]_0 [6]));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \rdata_o[8]_i_2 
       (.I0(in16[24]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\amo_rsp[data] [1]),
        .O(\cpu_d_rsp[0][data] [0]));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \rdata_o[9]_i_2 
       (.I0(in16[25]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(\amo_rsp[data] [2]),
        .O(\cpu_d_rsp[0][data] [1]));
  FDRE \rdata_reg[0] 
       (.C(clk),
        .CE(E),
        .D(p_1_out[0]),
        .Q(in16[24]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(clk),
        .CE(E),
        .D(p_1_out[1]),
        .Q(in16[25]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(clk),
        .CE(E),
        .D(p_1_out[2]),
        .Q(in16[26]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(clk),
        .CE(E),
        .D(p_1_out[3]),
        .Q(in16[27]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(clk),
        .CE(E),
        .D(p_1_out[4]),
        .Q(in16[28]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(clk),
        .CE(E),
        .D(p_1_out[5]),
        .Q(in16[29]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(clk),
        .CE(E),
        .D(p_1_out[6]),
        .Q(in16[30]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(clk),
        .CE(E),
        .D(p_1_out[7]),
        .Q(in16[31]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(clk),
        .CE(E),
        .D(p_1_out[8]),
        .Q(rstat_o),
        .R(1'b0));
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_stat_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S spram_reg_0_63_0_0
       (.A0(\mar_reg[2] ),
        .A1(\mar_reg[3] ),
        .A2(\mar_reg[4] ),
        .A3(\mar_reg[5] ),
        .A4(\rdata_reg[8]_0 ),
        .A5(\rdata_reg[8]_1 ),
        .D(spram_reg_0_63_0_0_i_1__6_n_0),
        .O(p_1_out[0]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  LUT5 #(
    .INIT(32'hCCACACCC)) 
    spram_reg_0_63_0_0_i_1__6
       (.I0(\amo_rsp[data] [1]),
        .I1(\main_req_i[data] [0]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [0]),
        .I4(\ctrl_reg[state] [1]),
        .O(spram_reg_0_63_0_0_i_1__6_n_0));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    spram_reg_0_63_0_0_i_3__0
       (.I0(\rdata_reg[0]_0 [1]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(Q[0]),
        .O(\mar_reg[2] ));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    spram_reg_0_63_0_0_i_4__0
       (.I0(\rdata_reg[0]_0 [2]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(Q[1]),
        .O(\mar_reg[3] ));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    spram_reg_0_63_0_0_i_5__0
       (.I0(\rdata_reg[0]_0 [3]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(Q[2]),
        .O(\mar_reg[4] ));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    spram_reg_0_63_0_0_i_6__0
       (.I0(\rdata_reg[0]_0 [4]),
        .I1(\ctrl_reg[state] [1]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [2]),
        .I4(Q[3]),
        .O(\mar_reg[5] ));
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_stat_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S spram_reg_0_63_1_1
       (.A0(\mar_reg[2] ),
        .A1(\mar_reg[3] ),
        .A2(\mar_reg[4] ),
        .A3(\mar_reg[5] ),
        .A4(\rdata_reg[8]_0 ),
        .A5(\rdata_reg[8]_1 ),
        .D(spram_reg_0_63_1_1_i_1__6_n_0),
        .O(p_1_out[1]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  LUT5 #(
    .INIT(32'hCCACACCC)) 
    spram_reg_0_63_1_1_i_1__6
       (.I0(\amo_rsp[data] [2]),
        .I1(\main_req_i[data] [1]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [0]),
        .I4(\ctrl_reg[state] [1]),
        .O(spram_reg_0_63_1_1_i_1__6_n_0));
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_stat_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S spram_reg_0_63_2_2
       (.A0(\mar_reg[2] ),
        .A1(\mar_reg[3] ),
        .A2(\mar_reg[4] ),
        .A3(\mar_reg[5] ),
        .A4(\rdata_reg[8]_0 ),
        .A5(\rdata_reg[8]_1 ),
        .D(spram_reg_0_63_2_2_i_1__6_n_0),
        .O(p_1_out[2]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  LUT5 #(
    .INIT(32'hCCACACCC)) 
    spram_reg_0_63_2_2_i_1__6
       (.I0(\amo_rsp[data] [3]),
        .I1(\main_req_i[data] [2]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [0]),
        .I4(\ctrl_reg[state] [1]),
        .O(spram_reg_0_63_2_2_i_1__6_n_0));
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_stat_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S spram_reg_0_63_3_3
       (.A0(\mar_reg[2] ),
        .A1(\mar_reg[3] ),
        .A2(\mar_reg[4] ),
        .A3(\mar_reg[5] ),
        .A4(\rdata_reg[8]_0 ),
        .A5(\rdata_reg[8]_1 ),
        .D(spram_reg_0_63_3_3_i_1__6_n_0),
        .O(p_1_out[3]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  LUT5 #(
    .INIT(32'hCCACACCC)) 
    spram_reg_0_63_3_3_i_1__6
       (.I0(\amo_rsp[data] [4]),
        .I1(\main_req_i[data] [3]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [0]),
        .I4(\ctrl_reg[state] [1]),
        .O(spram_reg_0_63_3_3_i_1__6_n_0));
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_stat_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S spram_reg_0_63_4_4
       (.A0(\mar_reg[2] ),
        .A1(\mar_reg[3] ),
        .A2(\mar_reg[4] ),
        .A3(\mar_reg[5] ),
        .A4(\rdata_reg[8]_0 ),
        .A5(\rdata_reg[8]_1 ),
        .D(spram_reg_0_63_4_4_i_1__6_n_0),
        .O(p_1_out[4]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  LUT5 #(
    .INIT(32'hCCACACCC)) 
    spram_reg_0_63_4_4_i_1__6
       (.I0(\amo_rsp[data] [5]),
        .I1(\main_req_i[data] [4]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [0]),
        .I4(\ctrl_reg[state] [1]),
        .O(spram_reg_0_63_4_4_i_1__6_n_0));
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_stat_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S spram_reg_0_63_5_5
       (.A0(\mar_reg[2] ),
        .A1(\mar_reg[3] ),
        .A2(\mar_reg[4] ),
        .A3(\mar_reg[5] ),
        .A4(\rdata_reg[8]_0 ),
        .A5(\rdata_reg[8]_1 ),
        .D(spram_reg_0_63_5_5_i_1__6_n_0),
        .O(p_1_out[5]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  LUT5 #(
    .INIT(32'hCCACACCC)) 
    spram_reg_0_63_5_5_i_1__6
       (.I0(\amo_rsp[data] [6]),
        .I1(\main_req_i[data] [5]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [0]),
        .I4(\ctrl_reg[state] [1]),
        .O(spram_reg_0_63_5_5_i_1__6_n_0));
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_stat_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S spram_reg_0_63_6_6
       (.A0(\mar_reg[2] ),
        .A1(\mar_reg[3] ),
        .A2(\mar_reg[4] ),
        .A3(\mar_reg[5] ),
        .A4(\rdata_reg[8]_0 ),
        .A5(\rdata_reg[8]_1 ),
        .D(spram_reg_0_63_6_6_i_1__6_n_0),
        .O(p_1_out[6]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  LUT5 #(
    .INIT(32'hCCACACCC)) 
    spram_reg_0_63_6_6_i_1__6
       (.I0(\amo_rsp[data] [7]),
        .I1(\main_req_i[data] [6]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [0]),
        .I4(\ctrl_reg[state] [1]),
        .O(spram_reg_0_63_6_6_i_1__6_n_0));
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_stat_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S spram_reg_0_63_7_7
       (.A0(\mar_reg[2] ),
        .A1(\mar_reg[3] ),
        .A2(\mar_reg[4] ),
        .A3(\mar_reg[5] ),
        .A4(\rdata_reg[8]_0 ),
        .A5(\rdata_reg[8]_1 ),
        .D(spram_reg_0_63_7_7_i_1__6_n_0),
        .O(p_1_out[7]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  LUT5 #(
    .INIT(32'hCCACACCC)) 
    spram_reg_0_63_7_7_i_1__6
       (.I0(\amo_rsp[data] [8]),
        .I1(\main_req_i[data] [7]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [0]),
        .I4(\ctrl_reg[state] [1]),
        .O(spram_reg_0_63_7_7_i_1__6_n_0));
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "neorv32_cache/neorv32_cache_memory_inst/data_stat_mem/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S spram_reg_0_63_8_8
       (.A0(\mar_reg[2] ),
        .A1(\mar_reg[3] ),
        .A2(\mar_reg[4] ),
        .A3(\mar_reg[5] ),
        .A4(\rdata_reg[8]_0 ),
        .A5(\rdata_reg[8]_1 ),
        .D(\cache_o[stat] ),
        .O(p_1_out[8]),
        .WCLK(clk),
        .WE(\cache_o[we] ));
  LUT4 #(
    .INIT(16'h2080)) 
    spram_reg_0_63_8_8_i_1__0
       (.I0(\trap_ctrl_reg[exc_buf][8] ),
        .I1(\ctrl_reg[state] [0]),
        .I2(\ctrl_reg[state] [2]),
        .I3(\ctrl_reg[state] [1]),
        .O(\cache_o[stat] ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'h23002000)) 
    \trap_ctrl[exc_buf][8]_i_2 
       (.I0(\trap_ctrl_reg[exc_buf][8] ),
        .I1(\ctrl_reg[state] [2]),
        .I2(\ctrl_reg[state] [0]),
        .I3(\ctrl_reg[state] [1]),
        .I4(\trap_ctrl[exc_buf][8]_i_4_n_0 ),
        .O(\cpu_d_rsp[0][err] ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \trap_ctrl[exc_buf][8]_i_4 
       (.I0(\cpu_d_req[0][rw] ),
        .I1(rstat_o),
        .I2(valid_mem_rd),
        .I3(CO),
        .I4(\trap_ctrl[exc_buf][8]_i_2_0 ),
        .O(\trap_ctrl[exc_buf][8]_i_4_n_0 ));
endmodule

(* ORIG_REF_NAME = "neorv32_prim_spram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_spram__parameterized2
   (\response_reg_enabled.host_rsp_o_reg[data][7] ,
    rdata,
    \rdata_reg[7] ,
    \rdata_reg[7]_0 ,
    \main_rsp_o[data] ,
    Q,
    clk,
    en,
    addr_i,
    spram_reg_1_0,
    \bus_req_i[rw] );
  output [7:0]\response_reg_enabled.host_rsp_o_reg[data][7] ;
  output [7:0]rdata;
  input \rdata_reg[7] ;
  input [7:0]\rdata_reg[7]_0 ;
  input [7:0]\main_rsp_o[data] ;
  input [0:0]Q;
  input clk;
  input [0:0]en;
  input [12:0]addr_i;
  input [7:0]spram_reg_1_0;
  input \bus_req_i[rw] ;

  wire [0:0]Q;
  wire [12:0]addr_i;
  wire \bus_req_i[rw] ;
  wire clk;
  wire [0:0]en;
  wire [7:0]\main_rsp_o[data] ;
  wire [7:0]rdata;
  wire \rdata_reg[7] ;
  wire [7:0]\rdata_reg[7]_0 ;
  wire [7:0]\response_reg_enabled.host_rsp_o_reg[data][7] ;
  wire [7:0]spram_reg_1_0;
  wire NLW_spram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_spram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_spram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_spram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_spram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_spram_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_spram_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_spram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_spram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_spram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_spram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_spram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_spram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_spram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_spram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_spram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_spram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_spram_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_spram_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_spram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_spram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_spram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_spram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_spram_reg_1_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "neorv32_imem/imem_ram.imem_ram_gen[0].ram_inst/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    spram_reg_0
       (.ADDRARDADDR({1'b1,addr_i,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_spram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_spram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_spram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,spram_reg_1_0[3:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_spram_reg_0_DOADO_UNCONNECTED[31:4],rdata[3:0]}),
        .DOBDO(NLW_spram_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_spram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_spram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_spram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(en),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_spram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_spram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_spram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_spram_reg_0_SBITERR_UNCONNECTED),
        .WEA({\bus_req_i[rw] ,\bus_req_i[rw] ,\bus_req_i[rw] ,\bus_req_i[rw] }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hAAA8A8A8)) 
    spram_reg_0_63_0_0_i_1
       (.I0(\rdata_reg[7] ),
        .I1(\rdata_reg[7]_0 [0]),
        .I2(\main_rsp_o[data] [0]),
        .I3(Q),
        .I4(rdata[0]),
        .O(\response_reg_enabled.host_rsp_o_reg[data][7] [0]));
  LUT5 #(
    .INIT(32'hAAA8A8A8)) 
    spram_reg_0_63_1_1_i_1
       (.I0(\rdata_reg[7] ),
        .I1(\rdata_reg[7]_0 [1]),
        .I2(\main_rsp_o[data] [1]),
        .I3(Q),
        .I4(rdata[1]),
        .O(\response_reg_enabled.host_rsp_o_reg[data][7] [1]));
  LUT5 #(
    .INIT(32'hAAA8A8A8)) 
    spram_reg_0_63_2_2_i_1
       (.I0(\rdata_reg[7] ),
        .I1(\rdata_reg[7]_0 [2]),
        .I2(\main_rsp_o[data] [2]),
        .I3(Q),
        .I4(rdata[2]),
        .O(\response_reg_enabled.host_rsp_o_reg[data][7] [2]));
  LUT5 #(
    .INIT(32'hAAA8A8A8)) 
    spram_reg_0_63_3_3_i_1
       (.I0(\rdata_reg[7] ),
        .I1(\rdata_reg[7]_0 [3]),
        .I2(\main_rsp_o[data] [3]),
        .I3(Q),
        .I4(rdata[3]),
        .O(\response_reg_enabled.host_rsp_o_reg[data][7] [3]));
  LUT5 #(
    .INIT(32'hAAA8A8A8)) 
    spram_reg_0_63_4_4_i_1
       (.I0(\rdata_reg[7] ),
        .I1(\rdata_reg[7]_0 [4]),
        .I2(\main_rsp_o[data] [4]),
        .I3(Q),
        .I4(rdata[4]),
        .O(\response_reg_enabled.host_rsp_o_reg[data][7] [4]));
  LUT5 #(
    .INIT(32'hAAA8A8A8)) 
    spram_reg_0_63_5_5_i_1
       (.I0(\rdata_reg[7] ),
        .I1(\rdata_reg[7]_0 [5]),
        .I2(\main_rsp_o[data] [5]),
        .I3(Q),
        .I4(rdata[5]),
        .O(\response_reg_enabled.host_rsp_o_reg[data][7] [5]));
  LUT5 #(
    .INIT(32'hAAA8A8A8)) 
    spram_reg_0_63_6_6_i_1
       (.I0(\rdata_reg[7] ),
        .I1(\rdata_reg[7]_0 [6]),
        .I2(\main_rsp_o[data] [6]),
        .I3(Q),
        .I4(rdata[6]),
        .O(\response_reg_enabled.host_rsp_o_reg[data][7] [6]));
  LUT5 #(
    .INIT(32'hAAA8A8A8)) 
    spram_reg_0_63_7_7_i_1
       (.I0(\rdata_reg[7] ),
        .I1(\rdata_reg[7]_0 [7]),
        .I2(\main_rsp_o[data] [7]),
        .I3(Q),
        .I4(rdata[7]),
        .O(\response_reg_enabled.host_rsp_o_reg[data][7] [7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "neorv32_imem/imem_ram.imem_ram_gen[0].ram_inst/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    spram_reg_1
       (.ADDRARDADDR({1'b1,addr_i,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_spram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_spram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_spram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,spram_reg_1_0[7:4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_spram_reg_1_DOADO_UNCONNECTED[31:4],rdata[7:4]}),
        .DOBDO(NLW_spram_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_spram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_spram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_spram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(en),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_spram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_spram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_spram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_spram_reg_1_SBITERR_UNCONNECTED),
        .WEA({\bus_req_i[rw] ,\bus_req_i[rw] ,\bus_req_i[rw] ,\bus_req_i[rw] }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "neorv32_prim_spram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_spram__parameterized2_0
   (\response_reg_enabled.host_rsp_o_reg[data][15] ,
    spram_reg_1_0,
    \rdata_reg[7] ,
    \rdata_reg[7]_0 ,
    \main_rsp_o[data] ,
    Q,
    clk,
    en,
    addr_i,
    spram_reg_1_1,
    \bus_req_i[rw] );
  output [7:0]\response_reg_enabled.host_rsp_o_reg[data][15] ;
  output [7:0]spram_reg_1_0;
  input \rdata_reg[7] ;
  input [7:0]\rdata_reg[7]_0 ;
  input [7:0]\main_rsp_o[data] ;
  input [0:0]Q;
  input clk;
  input [0:0]en;
  input [12:0]addr_i;
  input [7:0]spram_reg_1_1;
  input \bus_req_i[rw] ;

  wire [0:0]Q;
  wire [12:0]addr_i;
  wire \bus_req_i[rw] ;
  wire clk;
  wire [0:0]en;
  wire [7:0]\main_rsp_o[data] ;
  wire \rdata_reg[7] ;
  wire [7:0]\rdata_reg[7]_0 ;
  wire [7:0]\response_reg_enabled.host_rsp_o_reg[data][15] ;
  wire [7:0]spram_reg_1_0;
  wire [7:0]spram_reg_1_1;
  wire NLW_spram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_spram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_spram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_spram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_spram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_spram_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_spram_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_spram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_spram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_spram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_spram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_spram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_spram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_spram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_spram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_spram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_spram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_spram_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_spram_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_spram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_spram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_spram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_spram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_spram_reg_1_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "neorv32_imem/imem_ram.imem_ram_gen[1].ram_inst/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    spram_reg_0
       (.ADDRARDADDR({1'b1,addr_i,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_spram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_spram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_spram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,spram_reg_1_1[3:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_spram_reg_0_DOADO_UNCONNECTED[31:4],spram_reg_1_0[3:0]}),
        .DOBDO(NLW_spram_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_spram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_spram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_spram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(en),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_spram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_spram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_spram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_spram_reg_0_SBITERR_UNCONNECTED),
        .WEA({\bus_req_i[rw] ,\bus_req_i[rw] ,\bus_req_i[rw] ,\bus_req_i[rw] }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hAAA8A8A8)) 
    spram_reg_0_63_0_0_i_1__0
       (.I0(\rdata_reg[7] ),
        .I1(\rdata_reg[7]_0 [0]),
        .I2(\main_rsp_o[data] [0]),
        .I3(Q),
        .I4(spram_reg_1_0[0]),
        .O(\response_reg_enabled.host_rsp_o_reg[data][15] [0]));
  LUT5 #(
    .INIT(32'hAAA8A8A8)) 
    spram_reg_0_63_1_1_i_1__0
       (.I0(\rdata_reg[7] ),
        .I1(\rdata_reg[7]_0 [1]),
        .I2(\main_rsp_o[data] [1]),
        .I3(Q),
        .I4(spram_reg_1_0[1]),
        .O(\response_reg_enabled.host_rsp_o_reg[data][15] [1]));
  LUT5 #(
    .INIT(32'hAAA8A8A8)) 
    spram_reg_0_63_2_2_i_1__0
       (.I0(\rdata_reg[7] ),
        .I1(\rdata_reg[7]_0 [2]),
        .I2(\main_rsp_o[data] [2]),
        .I3(Q),
        .I4(spram_reg_1_0[2]),
        .O(\response_reg_enabled.host_rsp_o_reg[data][15] [2]));
  LUT5 #(
    .INIT(32'hAAA8A8A8)) 
    spram_reg_0_63_3_3_i_1__0
       (.I0(\rdata_reg[7] ),
        .I1(\rdata_reg[7]_0 [3]),
        .I2(\main_rsp_o[data] [3]),
        .I3(Q),
        .I4(spram_reg_1_0[3]),
        .O(\response_reg_enabled.host_rsp_o_reg[data][15] [3]));
  LUT5 #(
    .INIT(32'hAAA8A8A8)) 
    spram_reg_0_63_4_4_i_1__0
       (.I0(\rdata_reg[7] ),
        .I1(\rdata_reg[7]_0 [4]),
        .I2(\main_rsp_o[data] [4]),
        .I3(Q),
        .I4(spram_reg_1_0[4]),
        .O(\response_reg_enabled.host_rsp_o_reg[data][15] [4]));
  LUT5 #(
    .INIT(32'hAAA8A8A8)) 
    spram_reg_0_63_5_5_i_1__0
       (.I0(\rdata_reg[7] ),
        .I1(\rdata_reg[7]_0 [5]),
        .I2(\main_rsp_o[data] [5]),
        .I3(Q),
        .I4(spram_reg_1_0[5]),
        .O(\response_reg_enabled.host_rsp_o_reg[data][15] [5]));
  LUT5 #(
    .INIT(32'hAAA8A8A8)) 
    spram_reg_0_63_6_6_i_1__0
       (.I0(\rdata_reg[7] ),
        .I1(\rdata_reg[7]_0 [6]),
        .I2(\main_rsp_o[data] [6]),
        .I3(Q),
        .I4(spram_reg_1_0[6]),
        .O(\response_reg_enabled.host_rsp_o_reg[data][15] [6]));
  LUT5 #(
    .INIT(32'hAAA8A8A8)) 
    spram_reg_0_63_7_7_i_1__0
       (.I0(\rdata_reg[7] ),
        .I1(\rdata_reg[7]_0 [7]),
        .I2(\main_rsp_o[data] [7]),
        .I3(Q),
        .I4(spram_reg_1_0[7]),
        .O(\response_reg_enabled.host_rsp_o_reg[data][15] [7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "neorv32_imem/imem_ram.imem_ram_gen[1].ram_inst/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    spram_reg_1
       (.ADDRARDADDR({1'b1,addr_i,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_spram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_spram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_spram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,spram_reg_1_1[7:4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_spram_reg_1_DOADO_UNCONNECTED[31:4],spram_reg_1_0[7:4]}),
        .DOBDO(NLW_spram_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_spram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_spram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_spram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(en),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_spram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_spram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_spram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_spram_reg_1_SBITERR_UNCONNECTED),
        .WEA({\bus_req_i[rw] ,\bus_req_i[rw] ,\bus_req_i[rw] ,\bus_req_i[rw] }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "neorv32_prim_spram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_spram__parameterized2_1
   (\response_reg_enabled.host_rsp_o_reg[data][23] ,
    spram_reg_1_0,
    \rdata_reg[7] ,
    \rdata_reg[7]_0 ,
    \main_rsp_o[data] ,
    Q,
    clk,
    en,
    addr_i,
    spram_reg_1_1,
    \bus_req_i[rw] );
  output [7:0]\response_reg_enabled.host_rsp_o_reg[data][23] ;
  output [7:0]spram_reg_1_0;
  input \rdata_reg[7] ;
  input [7:0]\rdata_reg[7]_0 ;
  input [7:0]\main_rsp_o[data] ;
  input [0:0]Q;
  input clk;
  input [0:0]en;
  input [12:0]addr_i;
  input [7:0]spram_reg_1_1;
  input \bus_req_i[rw] ;

  wire [0:0]Q;
  wire [12:0]addr_i;
  wire \bus_req_i[rw] ;
  wire clk;
  wire [0:0]en;
  wire [7:0]\main_rsp_o[data] ;
  wire \rdata_reg[7] ;
  wire [7:0]\rdata_reg[7]_0 ;
  wire [7:0]\response_reg_enabled.host_rsp_o_reg[data][23] ;
  wire [7:0]spram_reg_1_0;
  wire [7:0]spram_reg_1_1;
  wire NLW_spram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_spram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_spram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_spram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_spram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_spram_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_spram_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_spram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_spram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_spram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_spram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_spram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_spram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_spram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_spram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_spram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_spram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_spram_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_spram_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_spram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_spram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_spram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_spram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_spram_reg_1_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "neorv32_imem/imem_ram.imem_ram_gen[2].ram_inst/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    spram_reg_0
       (.ADDRARDADDR({1'b1,addr_i,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_spram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_spram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_spram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,spram_reg_1_1[3:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_spram_reg_0_DOADO_UNCONNECTED[31:4],spram_reg_1_0[3:0]}),
        .DOBDO(NLW_spram_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_spram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_spram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_spram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(en),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_spram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_spram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_spram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_spram_reg_0_SBITERR_UNCONNECTED),
        .WEA({\bus_req_i[rw] ,\bus_req_i[rw] ,\bus_req_i[rw] ,\bus_req_i[rw] }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hAAA8A8A8)) 
    spram_reg_0_63_0_0_i_1__1
       (.I0(\rdata_reg[7] ),
        .I1(\rdata_reg[7]_0 [0]),
        .I2(\main_rsp_o[data] [0]),
        .I3(Q),
        .I4(spram_reg_1_0[0]),
        .O(\response_reg_enabled.host_rsp_o_reg[data][23] [0]));
  LUT5 #(
    .INIT(32'hAAA8A8A8)) 
    spram_reg_0_63_1_1_i_1__1
       (.I0(\rdata_reg[7] ),
        .I1(\rdata_reg[7]_0 [1]),
        .I2(\main_rsp_o[data] [1]),
        .I3(Q),
        .I4(spram_reg_1_0[1]),
        .O(\response_reg_enabled.host_rsp_o_reg[data][23] [1]));
  LUT5 #(
    .INIT(32'hAAA8A8A8)) 
    spram_reg_0_63_2_2_i_1__1
       (.I0(\rdata_reg[7] ),
        .I1(\rdata_reg[7]_0 [2]),
        .I2(\main_rsp_o[data] [2]),
        .I3(Q),
        .I4(spram_reg_1_0[2]),
        .O(\response_reg_enabled.host_rsp_o_reg[data][23] [2]));
  LUT5 #(
    .INIT(32'hAAA8A8A8)) 
    spram_reg_0_63_3_3_i_1__1
       (.I0(\rdata_reg[7] ),
        .I1(\rdata_reg[7]_0 [3]),
        .I2(\main_rsp_o[data] [3]),
        .I3(Q),
        .I4(spram_reg_1_0[3]),
        .O(\response_reg_enabled.host_rsp_o_reg[data][23] [3]));
  LUT5 #(
    .INIT(32'hAAA8A8A8)) 
    spram_reg_0_63_4_4_i_1__1
       (.I0(\rdata_reg[7] ),
        .I1(\rdata_reg[7]_0 [4]),
        .I2(\main_rsp_o[data] [4]),
        .I3(Q),
        .I4(spram_reg_1_0[4]),
        .O(\response_reg_enabled.host_rsp_o_reg[data][23] [4]));
  LUT5 #(
    .INIT(32'hAAA8A8A8)) 
    spram_reg_0_63_5_5_i_1__1
       (.I0(\rdata_reg[7] ),
        .I1(\rdata_reg[7]_0 [5]),
        .I2(\main_rsp_o[data] [5]),
        .I3(Q),
        .I4(spram_reg_1_0[5]),
        .O(\response_reg_enabled.host_rsp_o_reg[data][23] [5]));
  LUT5 #(
    .INIT(32'hAAA8A8A8)) 
    spram_reg_0_63_6_6_i_1__1
       (.I0(\rdata_reg[7] ),
        .I1(\rdata_reg[7]_0 [6]),
        .I2(\main_rsp_o[data] [6]),
        .I3(Q),
        .I4(spram_reg_1_0[6]),
        .O(\response_reg_enabled.host_rsp_o_reg[data][23] [6]));
  LUT5 #(
    .INIT(32'hAAA8A8A8)) 
    spram_reg_0_63_7_7_i_1__1
       (.I0(\rdata_reg[7] ),
        .I1(\rdata_reg[7]_0 [7]),
        .I2(\main_rsp_o[data] [7]),
        .I3(Q),
        .I4(spram_reg_1_0[7]),
        .O(\response_reg_enabled.host_rsp_o_reg[data][23] [7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "neorv32_imem/imem_ram.imem_ram_gen[2].ram_inst/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    spram_reg_1
       (.ADDRARDADDR({1'b1,addr_i,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_spram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_spram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_spram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,spram_reg_1_1[7:4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_spram_reg_1_DOADO_UNCONNECTED[31:4],spram_reg_1_0[7:4]}),
        .DOBDO(NLW_spram_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_spram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_spram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_spram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(en),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_spram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_spram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_spram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_spram_reg_1_SBITERR_UNCONNECTED),
        .WEA({\bus_req_i[rw] ,\bus_req_i[rw] ,\bus_req_i[rw] ,\bus_req_i[rw] }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "neorv32_prim_spram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_spram__parameterized2_2
   (data_i,
    spram_reg_1_0,
    \rdata_reg[7] ,
    \rdata_reg[7]_0 ,
    \main_rsp_o[data] ,
    Q,
    clk,
    en,
    addr_i,
    spram_reg_1_1,
    \bus_req_i[rw] );
  output [7:0]data_i;
  output [7:0]spram_reg_1_0;
  input \rdata_reg[7] ;
  input [7:0]\rdata_reg[7]_0 ;
  input [7:0]\main_rsp_o[data] ;
  input [0:0]Q;
  input clk;
  input [0:0]en;
  input [12:0]addr_i;
  input [7:0]spram_reg_1_1;
  input \bus_req_i[rw] ;

  wire [0:0]Q;
  wire [12:0]addr_i;
  wire \bus_req_i[rw] ;
  wire clk;
  wire [7:0]data_i;
  wire [0:0]en;
  wire [7:0]\main_rsp_o[data] ;
  wire \rdata_reg[7] ;
  wire [7:0]\rdata_reg[7]_0 ;
  wire [7:0]spram_reg_1_0;
  wire [7:0]spram_reg_1_1;
  wire NLW_spram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_spram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_spram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_spram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_spram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_spram_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_spram_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_spram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_spram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_spram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_spram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_spram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_spram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_spram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_spram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_spram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_spram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_spram_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_spram_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_spram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_spram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_spram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_spram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_spram_reg_1_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "neorv32_imem/imem_ram.imem_ram_gen[3].ram_inst/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    spram_reg_0
       (.ADDRARDADDR({1'b1,addr_i,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_spram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_spram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_spram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,spram_reg_1_1[3:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_spram_reg_0_DOADO_UNCONNECTED[31:4],spram_reg_1_0[3:0]}),
        .DOBDO(NLW_spram_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_spram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_spram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_spram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(en),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_spram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_spram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_spram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_spram_reg_0_SBITERR_UNCONNECTED),
        .WEA({\bus_req_i[rw] ,\bus_req_i[rw] ,\bus_req_i[rw] ,\bus_req_i[rw] }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hAAA8A8A8)) 
    spram_reg_0_63_0_0_i_1__2
       (.I0(\rdata_reg[7] ),
        .I1(\rdata_reg[7]_0 [0]),
        .I2(\main_rsp_o[data] [0]),
        .I3(Q),
        .I4(spram_reg_1_0[0]),
        .O(data_i[0]));
  LUT5 #(
    .INIT(32'hAAA8A8A8)) 
    spram_reg_0_63_1_1_i_1__2
       (.I0(\rdata_reg[7] ),
        .I1(\rdata_reg[7]_0 [1]),
        .I2(\main_rsp_o[data] [1]),
        .I3(Q),
        .I4(spram_reg_1_0[1]),
        .O(data_i[1]));
  LUT5 #(
    .INIT(32'hAAA8A8A8)) 
    spram_reg_0_63_2_2_i_1__2
       (.I0(\rdata_reg[7] ),
        .I1(\rdata_reg[7]_0 [2]),
        .I2(\main_rsp_o[data] [2]),
        .I3(Q),
        .I4(spram_reg_1_0[2]),
        .O(data_i[2]));
  LUT5 #(
    .INIT(32'hAAA8A8A8)) 
    spram_reg_0_63_3_3_i_1__2
       (.I0(\rdata_reg[7] ),
        .I1(\rdata_reg[7]_0 [3]),
        .I2(\main_rsp_o[data] [3]),
        .I3(Q),
        .I4(spram_reg_1_0[3]),
        .O(data_i[3]));
  LUT5 #(
    .INIT(32'hAAA8A8A8)) 
    spram_reg_0_63_4_4_i_1__2
       (.I0(\rdata_reg[7] ),
        .I1(\rdata_reg[7]_0 [4]),
        .I2(\main_rsp_o[data] [4]),
        .I3(Q),
        .I4(spram_reg_1_0[4]),
        .O(data_i[4]));
  LUT5 #(
    .INIT(32'hAAA8A8A8)) 
    spram_reg_0_63_5_5_i_1__2
       (.I0(\rdata_reg[7] ),
        .I1(\rdata_reg[7]_0 [5]),
        .I2(\main_rsp_o[data] [5]),
        .I3(Q),
        .I4(spram_reg_1_0[5]),
        .O(data_i[5]));
  LUT5 #(
    .INIT(32'hAAA8A8A8)) 
    spram_reg_0_63_6_6_i_1__2
       (.I0(\rdata_reg[7] ),
        .I1(\rdata_reg[7]_0 [6]),
        .I2(\main_rsp_o[data] [6]),
        .I3(Q),
        .I4(spram_reg_1_0[6]),
        .O(data_i[6]));
  LUT5 #(
    .INIT(32'hAAA8A8A8)) 
    spram_reg_0_63_7_7_i_1__2
       (.I0(\rdata_reg[7] ),
        .I1(\rdata_reg[7]_0 [7]),
        .I2(\main_rsp_o[data] [7]),
        .I3(Q),
        .I4(spram_reg_1_0[7]),
        .O(data_i[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "neorv32_imem/imem_ram.imem_ram_gen[3].ram_inst/spram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    spram_reg_1
       (.ADDRARDADDR({1'b1,addr_i,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_spram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_spram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_spram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,spram_reg_1_1[7:4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_spram_reg_1_DOADO_UNCONNECTED[31:4],spram_reg_1_0[7:4]}),
        .DOBDO(NLW_spram_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_spram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_spram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_spram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(en),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_spram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_spram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_spram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_spram_reg_1_SBITERR_UNCONNECTED),
        .WEA({\bus_req_i[rw] ,\bus_req_i[rw] ,\bus_req_i[rw] ,\bus_req_i[rw] }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_slink
   (\w_pnt_reg[0] ,
    \iodev_rsp[17][ack] ,
    rx_last,
    p_1_in,
    \ctrl_reg[irq_rx_nempty]__0 ,
    \ctrl_reg[irq_rx_full]__0 ,
    \ctrl_reg[irq_tx_empty]__0 ,
    \ctrl_reg[irq_tx_nfull]__0 ,
    irq_fast_i,
    \w_pnt_reg[0]_0 ,
    \w_pnt_reg[0]_1 ,
    \r_pnt_reg[0] ,
    s0_axis_tvalid,
    \ctrl_reg[enable]_0 ,
    Q,
    \fifo_memory_small.fifo_reg[0][36] ,
    \fifo_memory_small.fifo_reg[0][31] ,
    \bus_rsp_o_reg[data][31]_0 ,
    \w_pnt_reg[0]_2 ,
    clk,
    rstn_sys,
    \iodev_req[17][stb] ,
    E,
    \ctrl[enable] ,
    D,
    s1_axis_tvalid,
    \dev_00_req_o[addr] ,
    \dev_12_req_o[rw] ,
    s0_axis_tready,
    \tx_route_reg[3]_0 ,
    \fifo_memory_small.fifo_reg[0][0] ,
    \fifo_memory_small.fifo_reg[0][36]_0 ,
    \bus_rsp_o_reg[data][31]_1 );
  output \w_pnt_reg[0] ;
  output \iodev_rsp[17][ack] ;
  output rx_last;
  output [0:0]p_1_in;
  output \ctrl_reg[irq_rx_nempty]__0 ;
  output \ctrl_reg[irq_rx_full]__0 ;
  output \ctrl_reg[irq_tx_empty]__0 ;
  output \ctrl_reg[irq_tx_nfull]__0 ;
  output [0:0]irq_fast_i;
  output \w_pnt_reg[0]_0 ;
  output \w_pnt_reg[0]_1 ;
  output \r_pnt_reg[0] ;
  output s0_axis_tvalid;
  output \ctrl_reg[enable]_0 ;
  output [2:0]Q;
  output [36:0]\fifo_memory_small.fifo_reg[0][36] ;
  output [30:0]\fifo_memory_small.fifo_reg[0][31] ;
  output [31:0]\bus_rsp_o_reg[data][31]_0 ;
  input \w_pnt_reg[0]_2 ;
  input clk;
  input rstn_sys;
  input \iodev_req[17][stb] ;
  input [0:0]E;
  input \ctrl[enable] ;
  input [31:0]D;
  input s1_axis_tvalid;
  input [1:0]\dev_00_req_o[addr] ;
  input \dev_12_req_o[rw] ;
  input s0_axis_tready;
  input [0:0]\tx_route_reg[3]_0 ;
  input [0:0]\fifo_memory_small.fifo_reg[0][0] ;
  input [36:0]\fifo_memory_small.fifo_reg[0][36]_0 ;
  input [31:0]\bus_rsp_o_reg[data][31]_1 ;

  wire [31:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [31:0]\bus_rsp_o_reg[data][31]_0 ;
  wire [31:0]\bus_rsp_o_reg[data][31]_1 ;
  wire clk;
  wire \ctrl[enable] ;
  wire \ctrl_reg[enable]_0 ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire \ctrl_reg[irq_tx_nfull]__0 ;
  wire [1:0]\dev_00_req_o[addr] ;
  wire \dev_12_req_o[rw] ;
  wire [0:0]\fifo_memory_small.fifo_reg[0][0] ;
  wire [30:0]\fifo_memory_small.fifo_reg[0][31] ;
  wire [36:0]\fifo_memory_small.fifo_reg[0][36] ;
  wire [36:0]\fifo_memory_small.fifo_reg[0][36]_0 ;
  wire \iodev_req[17][stb] ;
  wire \iodev_rsp[17][ack] ;
  wire [0:0]irq_fast_i;
  wire irq_o0;
  wire [3:0]p_0_in;
  wire [0:0]p_1_in;
  wire r_pnt;
  wire \r_pnt_reg[0] ;
  wire rstn_sys;
  wire rx_fifo_inst_n_4;
  wire rx_last;
  wire [0:0]rx_route;
  wire s0_axis_tready;
  wire s0_axis_tvalid;
  wire s1_axis_tvalid;
  wire [0:0]\tx_route_reg[3]_0 ;
  wire \tx_route_reg_n_0_[0] ;
  wire \tx_route_reg_n_0_[1] ;
  wire \tx_route_reg_n_0_[2] ;
  wire \tx_route_reg_n_0_[3] ;
  wire w_pnt;
  wire \w_pnt_reg[0] ;
  wire \w_pnt_reg[0]_0 ;
  wire \w_pnt_reg[0]_1 ;
  wire \w_pnt_reg[0]_2 ;

  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\iodev_req[17][stb] ),
        .Q(\iodev_rsp[17][ack] ));
  FDCE \bus_rsp_o_reg[data][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [0]),
        .Q(\bus_rsp_o_reg[data][31]_0 [0]));
  FDCE \bus_rsp_o_reg[data][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [10]),
        .Q(\bus_rsp_o_reg[data][31]_0 [10]));
  FDCE \bus_rsp_o_reg[data][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [11]),
        .Q(\bus_rsp_o_reg[data][31]_0 [11]));
  FDCE \bus_rsp_o_reg[data][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [12]),
        .Q(\bus_rsp_o_reg[data][31]_0 [12]));
  FDCE \bus_rsp_o_reg[data][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [13]),
        .Q(\bus_rsp_o_reg[data][31]_0 [13]));
  FDCE \bus_rsp_o_reg[data][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [14]),
        .Q(\bus_rsp_o_reg[data][31]_0 [14]));
  FDCE \bus_rsp_o_reg[data][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [15]),
        .Q(\bus_rsp_o_reg[data][31]_0 [15]));
  FDCE \bus_rsp_o_reg[data][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [16]),
        .Q(\bus_rsp_o_reg[data][31]_0 [16]));
  FDCE \bus_rsp_o_reg[data][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [17]),
        .Q(\bus_rsp_o_reg[data][31]_0 [17]));
  FDCE \bus_rsp_o_reg[data][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [18]),
        .Q(\bus_rsp_o_reg[data][31]_0 [18]));
  FDCE \bus_rsp_o_reg[data][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [19]),
        .Q(\bus_rsp_o_reg[data][31]_0 [19]));
  FDCE \bus_rsp_o_reg[data][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [1]),
        .Q(\bus_rsp_o_reg[data][31]_0 [1]));
  FDCE \bus_rsp_o_reg[data][20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [20]),
        .Q(\bus_rsp_o_reg[data][31]_0 [20]));
  FDCE \bus_rsp_o_reg[data][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [21]),
        .Q(\bus_rsp_o_reg[data][31]_0 [21]));
  FDCE \bus_rsp_o_reg[data][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [22]),
        .Q(\bus_rsp_o_reg[data][31]_0 [22]));
  FDCE \bus_rsp_o_reg[data][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [23]),
        .Q(\bus_rsp_o_reg[data][31]_0 [23]));
  FDCE \bus_rsp_o_reg[data][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [24]),
        .Q(\bus_rsp_o_reg[data][31]_0 [24]));
  FDCE \bus_rsp_o_reg[data][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [25]),
        .Q(\bus_rsp_o_reg[data][31]_0 [25]));
  FDCE \bus_rsp_o_reg[data][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [26]),
        .Q(\bus_rsp_o_reg[data][31]_0 [26]));
  FDCE \bus_rsp_o_reg[data][27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [27]),
        .Q(\bus_rsp_o_reg[data][31]_0 [27]));
  FDCE \bus_rsp_o_reg[data][28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [28]),
        .Q(\bus_rsp_o_reg[data][31]_0 [28]));
  FDCE \bus_rsp_o_reg[data][29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [29]),
        .Q(\bus_rsp_o_reg[data][31]_0 [29]));
  FDCE \bus_rsp_o_reg[data][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [2]),
        .Q(\bus_rsp_o_reg[data][31]_0 [2]));
  FDCE \bus_rsp_o_reg[data][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [30]),
        .Q(\bus_rsp_o_reg[data][31]_0 [30]));
  FDCE \bus_rsp_o_reg[data][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [31]),
        .Q(\bus_rsp_o_reg[data][31]_0 [31]));
  FDCE \bus_rsp_o_reg[data][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [3]),
        .Q(\bus_rsp_o_reg[data][31]_0 [3]));
  FDCE \bus_rsp_o_reg[data][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [4]),
        .Q(\bus_rsp_o_reg[data][31]_0 [4]));
  FDCE \bus_rsp_o_reg[data][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [5]),
        .Q(\bus_rsp_o_reg[data][31]_0 [5]));
  FDCE \bus_rsp_o_reg[data][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [6]),
        .Q(\bus_rsp_o_reg[data][31]_0 [6]));
  FDCE \bus_rsp_o_reg[data][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [7]),
        .Q(\bus_rsp_o_reg[data][31]_0 [7]));
  FDCE \bus_rsp_o_reg[data][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [8]),
        .Q(\bus_rsp_o_reg[data][31]_0 [8]));
  FDCE \bus_rsp_o_reg[data][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [9]),
        .Q(\bus_rsp_o_reg[data][31]_0 [9]));
  FDCE \ctrl_reg[enable] 
       (.C(clk),
        .CE(\ctrl[enable] ),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(p_1_in));
  FDCE \ctrl_reg[irq_rx_full] 
       (.C(clk),
        .CE(\ctrl[enable] ),
        .CLR(rstn_sys),
        .D(D[18]),
        .Q(\ctrl_reg[irq_rx_full]__0 ));
  FDCE \ctrl_reg[irq_rx_nempty] 
       (.C(clk),
        .CE(\ctrl[enable] ),
        .CLR(rstn_sys),
        .D(D[16]),
        .Q(\ctrl_reg[irq_rx_nempty]__0 ));
  FDCE \ctrl_reg[irq_tx_empty] 
       (.C(clk),
        .CE(\ctrl[enable] ),
        .CLR(rstn_sys),
        .D(D[19]),
        .Q(\ctrl_reg[irq_tx_empty]__0 ));
  FDCE \ctrl_reg[irq_tx_nfull] 
       (.C(clk),
        .CE(\ctrl[enable] ),
        .CLR(rstn_sys),
        .D(D[21]),
        .Q(\ctrl_reg[irq_tx_nfull]__0 ));
  FDCE irq_o_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_o0),
        .Q(irq_fast_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_fifo__parameterized2 rx_fifo_inst
       (.Q(rx_route),
        .clk(clk),
        .\ctrl_reg[enable] (\ctrl_reg[enable]_0 ),
        .\dev_00_req_o[addr] (\dev_00_req_o[addr] ),
        .\dev_12_req_o[rw] (\dev_12_req_o[rw] ),
        .\fifo_memory_small.fifo_reg[0][36]_0 ({rx_fifo_inst_n_4,p_0_in,\fifo_memory_small.fifo_reg[0][31] }),
        .\fifo_memory_small.fifo_reg[0][36]_1 (\fifo_memory_small.fifo_reg[0][36]_0 ),
        .\iodev_req[17][stb] (\iodev_req[17][stb] ),
        .r_pnt(r_pnt),
        .rstn_sys(rstn_sys),
        .s1_axis_tvalid(s1_axis_tvalid),
        .w_pnt(w_pnt),
        .\w_pnt_reg[0]_0 (\w_pnt_reg[0]_0 ),
        .\w_pnt_reg[0]_1 (p_1_in));
  FDCE rx_last_reg
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(rx_fifo_inst_n_4),
        .Q(rx_last));
  FDCE \rx_route_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(p_0_in[0]),
        .Q(rx_route));
  FDCE \rx_route_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(p_0_in[1]),
        .Q(Q[0]));
  FDCE \rx_route_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(p_0_in[2]),
        .Q(Q[1]));
  FDCE \rx_route_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(p_0_in[3]),
        .Q(Q[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_fifo__parameterized2_4 tx_fifo_inst
       (.D({\dev_00_req_o[addr] [0],\tx_route_reg_n_0_[3] ,\tx_route_reg_n_0_[2] ,\tx_route_reg_n_0_[1] ,\tx_route_reg_n_0_[0] ,D}),
        .clk(clk),
        .\ctrl_reg[irq_rx_full]__0 (\ctrl_reg[irq_rx_full]__0 ),
        .\ctrl_reg[irq_rx_nempty]__0 (\ctrl_reg[irq_rx_nempty]__0 ),
        .\ctrl_reg[irq_tx_empty]__0 (\ctrl_reg[irq_tx_empty]__0 ),
        .\ctrl_reg[irq_tx_nfull]__0 (\ctrl_reg[irq_tx_nfull]__0 ),
        .\fifo_memory_small.fifo_reg[0][0]_0 (\fifo_memory_small.fifo_reg[0][0] ),
        .\fifo_memory_small.fifo_reg[0][36]_0 (\fifo_memory_small.fifo_reg[0][36] ),
        .irq_o0(irq_o0),
        .irq_o_reg(\w_pnt_reg[0]_0 ),
        .irq_o_reg_0(p_1_in),
        .r_pnt(r_pnt),
        .\r_pnt_reg[0]_0 (\r_pnt_reg[0] ),
        .rstn_sys(rstn_sys),
        .s0_axis_tready(s0_axis_tready),
        .s0_axis_tvalid(s0_axis_tvalid),
        .w_pnt(w_pnt),
        .\w_pnt_reg[0]_0 (\w_pnt_reg[0] ),
        .\w_pnt_reg[0]_1 (\w_pnt_reg[0]_1 ),
        .\w_pnt_reg[0]_2 (\w_pnt_reg[0]_2 ));
  FDCE \tx_route_reg[0] 
       (.C(clk),
        .CE(\tx_route_reg[3]_0 ),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(\tx_route_reg_n_0_[0] ));
  FDCE \tx_route_reg[1] 
       (.C(clk),
        .CE(\tx_route_reg[3]_0 ),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(\tx_route_reg_n_0_[1] ));
  FDCE \tx_route_reg[2] 
       (.C(clk),
        .CE(\tx_route_reg[3]_0 ),
        .CLR(rstn_sys),
        .D(D[2]),
        .Q(\tx_route_reg_n_0_[2] ));
  FDCE \tx_route_reg[3] 
       (.C(clk),
        .CE(\tx_route_reg[3]_0 ),
        .CLR(rstn_sys),
        .D(D[3]),
        .Q(\tx_route_reg_n_0_[3] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_spi
   (\ctrl_reg[enable]__0 ,
    \iodev_rsp[8][ack] ,
    \ctrl_reg[cpha]__0 ,
    \ctrl_reg[cpol]_0 ,
    irq_fast_i,
    \rtx_engine_reg[state][0]_0 ,
    \rtx_engine_reg[state][1]_0 ,
    r_pnt,
    w_pnt,
    empty,
    Q,
    \r_pnt_reg[0] ,
    \w_pnt_reg[0] ,
    \ctrl_reg[cdiv][3]_0 ,
    spi_dat_o,
    \ctrl_reg[prsc][2]_0 ,
    \fifo_memory_small.fifo_reg[0][7] ,
    \bus_rsp_o_reg[data][31]_0 ,
    spi_clk_o,
    spi_csn_o,
    clk,
    rstn_sys,
    \ctrl_reg[enable]_0 ,
    \iodev_req[8][stb] ,
    \ctrl_reg[cpha]_0 ,
    \ctrl_reg[cpol]_1 ,
    spi_clk_en1,
    \dev_00_req_o[addr] ,
    \dev_12_req_o[rw] ,
    E,
    D,
    spi_dat_i,
    \ctrl_reg[prsc][2]_1 ,
    \cdiv_cnt_reg[0]_0 ,
    \bus_rsp_o_reg[data][31]_1 );
  output \ctrl_reg[enable]__0 ;
  output \iodev_rsp[8][ack] ;
  output \ctrl_reg[cpha]__0 ;
  output \ctrl_reg[cpol]_0 ;
  output [0:0]irq_fast_i;
  output \rtx_engine_reg[state][0]_0 ;
  output \rtx_engine_reg[state][1]_0 ;
  output r_pnt;
  output w_pnt;
  output empty;
  output [0:0]Q;
  output \r_pnt_reg[0] ;
  output \w_pnt_reg[0] ;
  output [3:0]\ctrl_reg[cdiv][3]_0 ;
  output spi_dat_o;
  output [2:0]\ctrl_reg[prsc][2]_0 ;
  output [7:0]\fifo_memory_small.fifo_reg[0][7] ;
  output [14:0]\bus_rsp_o_reg[data][31]_0 ;
  output spi_clk_o;
  output [7:0]spi_csn_o;
  input clk;
  input rstn_sys;
  input \ctrl_reg[enable]_0 ;
  input \iodev_req[8][stb] ;
  input \ctrl_reg[cpha]_0 ;
  input \ctrl_reg[cpol]_1 ;
  input spi_clk_en1;
  input [0:0]\dev_00_req_o[addr] ;
  input \dev_12_req_o[rw] ;
  input [0:0]E;
  input [10:0]D;
  input spi_dat_i;
  input [0:0]\ctrl_reg[prsc][2]_1 ;
  input [0:0]\cdiv_cnt_reg[0]_0 ;
  input [14:0]\bus_rsp_o_reg[data][31]_1 ;

  wire [10:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [14:0]\bus_rsp_o_reg[data][31]_0 ;
  wire [14:0]\bus_rsp_o_reg[data][31]_1 ;
  wire [3:0]cdiv_cnt;
  wire \cdiv_cnt[0]_i_1_n_0 ;
  wire \cdiv_cnt[1]_i_1_n_0 ;
  wire \cdiv_cnt[2]_i_1_n_0 ;
  wire \cdiv_cnt[3]_i_2_n_0 ;
  wire [0:0]\cdiv_cnt_reg[0]_0 ;
  wire clk;
  wire [3:0]\ctrl_reg[cdiv][3]_0 ;
  wire \ctrl_reg[cpha]_0 ;
  wire \ctrl_reg[cpha]__0 ;
  wire \ctrl_reg[cpol]_0 ;
  wire \ctrl_reg[cpol]_1 ;
  wire \ctrl_reg[enable]_0 ;
  wire \ctrl_reg[enable]__0 ;
  wire [2:0]\ctrl_reg[prsc][2]_0 ;
  wire [0:0]\ctrl_reg[prsc][2]_1 ;
  wire [0:0]\dev_00_req_o[addr] ;
  wire \dev_12_req_o[rw] ;
  wire empty;
  wire [7:0]\fifo_memory_small.fifo_reg[0][7] ;
  wire \iodev_req[8][stb] ;
  wire \iodev_rsp[8][ack] ;
  wire [0:0]irq_fast_i;
  wire [7:0]p_1_in__0;
  wire r_pnt;
  wire \r_pnt_reg[0] ;
  wire rstn_sys;
  wire \rtx_engine[bitcnt][0]_i_1_n_0 ;
  wire \rtx_engine[bitcnt][1]_i_1_n_0 ;
  wire \rtx_engine[bitcnt][2]_i_1_n_0 ;
  wire \rtx_engine[bitcnt][3]_i_1_n_0 ;
  wire \rtx_engine[bitcnt][3]_i_2_n_0 ;
  wire \rtx_engine[done]_i_1_n_0 ;
  wire \rtx_engine[sck]_i_1_n_0 ;
  wire \rtx_engine[sck]_i_2_n_0 ;
  wire \rtx_engine[sck]_i_3_n_0 ;
  wire \rtx_engine[sdi_sync]_i_1_n_0 ;
  wire \rtx_engine[state][1]_i_1_n_0 ;
  wire \rtx_engine_reg[bitcnt_n_0_][0] ;
  wire \rtx_engine_reg[bitcnt_n_0_][1] ;
  wire \rtx_engine_reg[bitcnt_n_0_][2] ;
  wire \rtx_engine_reg[bitcnt_n_0_][3] ;
  wire \rtx_engine_reg[cs_ctrl_n_0_][0] ;
  wire \rtx_engine_reg[cs_ctrl_n_0_][1] ;
  wire \rtx_engine_reg[cs_ctrl_n_0_][2] ;
  wire \rtx_engine_reg[done_n_0_] ;
  wire \rtx_engine_reg[sdi_sync]__0 ;
  wire [6:0]\rtx_engine_reg[sreg] ;
  wire \rtx_engine_reg[state][0]_0 ;
  wire \rtx_engine_reg[state][1]_0 ;
  wire \rtx_engine_reg[state_n_0_][2] ;
  wire spi_clk_en;
  wire spi_clk_en0;
  wire spi_clk_en0_out;
  wire spi_clk_en1;
  wire spi_clk_en_i_6_n_0;
  wire spi_clk_o;
  wire [7:0]spi_csn_o;
  wire \spi_csn_o[0]_i_1_n_0 ;
  wire \spi_csn_o[1]_i_1_n_0 ;
  wire \spi_csn_o[2]_i_1_n_0 ;
  wire \spi_csn_o[3]_i_1_n_0 ;
  wire \spi_csn_o[4]_i_1_n_0 ;
  wire \spi_csn_o[5]_i_1_n_0 ;
  wire \spi_csn_o[6]_i_1_n_0 ;
  wire \spi_csn_o[7]_i_1_n_0 ;
  wire spi_dat_i;
  wire spi_dat_o;
  wire tx_fifo_inst_n_0;
  wire tx_fifo_inst_n_18;
  wire tx_fifo_inst_n_3;
  wire tx_fifo_inst_n_5;
  wire tx_fifo_inst_n_6;
  wire tx_fifo_inst_n_7;
  wire tx_fifo_inst_n_8;
  wire tx_fifo_inst_n_9;
  wire w_pnt;
  wire \w_pnt_reg[0] ;

  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\iodev_req[8][stb] ),
        .Q(\iodev_rsp[8][ack] ));
  FDCE \bus_rsp_o_reg[data][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [0]),
        .Q(\bus_rsp_o_reg[data][31]_0 [0]));
  FDCE \bus_rsp_o_reg[data][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [10]),
        .Q(\bus_rsp_o_reg[data][31]_0 [10]));
  FDCE \bus_rsp_o_reg[data][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [11]),
        .Q(\bus_rsp_o_reg[data][31]_0 [11]));
  FDCE \bus_rsp_o_reg[data][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [12]),
        .Q(\bus_rsp_o_reg[data][31]_0 [12]));
  FDCE \bus_rsp_o_reg[data][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [1]),
        .Q(\bus_rsp_o_reg[data][31]_0 [1]));
  FDCE \bus_rsp_o_reg[data][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [2]),
        .Q(\bus_rsp_o_reg[data][31]_0 [2]));
  FDCE \bus_rsp_o_reg[data][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [13]),
        .Q(\bus_rsp_o_reg[data][31]_0 [13]));
  FDCE \bus_rsp_o_reg[data][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [14]),
        .Q(\bus_rsp_o_reg[data][31]_0 [14]));
  FDCE \bus_rsp_o_reg[data][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [3]),
        .Q(\bus_rsp_o_reg[data][31]_0 [3]));
  FDCE \bus_rsp_o_reg[data][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [4]),
        .Q(\bus_rsp_o_reg[data][31]_0 [4]));
  FDCE \bus_rsp_o_reg[data][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [5]),
        .Q(\bus_rsp_o_reg[data][31]_0 [5]));
  FDCE \bus_rsp_o_reg[data][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [6]),
        .Q(\bus_rsp_o_reg[data][31]_0 [6]));
  FDCE \bus_rsp_o_reg[data][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [7]),
        .Q(\bus_rsp_o_reg[data][31]_0 [7]));
  FDCE \bus_rsp_o_reg[data][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [8]),
        .Q(\bus_rsp_o_reg[data][31]_0 [8]));
  FDCE \bus_rsp_o_reg[data][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [9]),
        .Q(\bus_rsp_o_reg[data][31]_0 [9]));
  LUT3 #(
    .INIT(8'h02)) 
    \cdiv_cnt[0]_i_1 
       (.I0(\ctrl_reg[enable]__0 ),
        .I1(cdiv_cnt[0]),
        .I2(spi_clk_en0),
        .O(\cdiv_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h0220)) 
    \cdiv_cnt[1]_i_1 
       (.I0(\ctrl_reg[enable]__0 ),
        .I1(spi_clk_en0),
        .I2(cdiv_cnt[0]),
        .I3(cdiv_cnt[1]),
        .O(\cdiv_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h02222000)) 
    \cdiv_cnt[2]_i_1 
       (.I0(\ctrl_reg[enable]__0 ),
        .I1(spi_clk_en0),
        .I2(cdiv_cnt[0]),
        .I3(cdiv_cnt[1]),
        .I4(cdiv_cnt[2]),
        .O(\cdiv_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0222222220000000)) 
    \cdiv_cnt[3]_i_2 
       (.I0(\ctrl_reg[enable]__0 ),
        .I1(spi_clk_en0),
        .I2(cdiv_cnt[1]),
        .I3(cdiv_cnt[0]),
        .I4(cdiv_cnt[2]),
        .I5(cdiv_cnt[3]),
        .O(\cdiv_cnt[3]_i_2_n_0 ));
  FDCE \cdiv_cnt_reg[0] 
       (.C(clk),
        .CE(\cdiv_cnt_reg[0]_0 ),
        .CLR(rstn_sys),
        .D(\cdiv_cnt[0]_i_1_n_0 ),
        .Q(cdiv_cnt[0]));
  FDCE \cdiv_cnt_reg[1] 
       (.C(clk),
        .CE(\cdiv_cnt_reg[0]_0 ),
        .CLR(rstn_sys),
        .D(\cdiv_cnt[1]_i_1_n_0 ),
        .Q(cdiv_cnt[1]));
  FDCE \cdiv_cnt_reg[2] 
       (.C(clk),
        .CE(\cdiv_cnt_reg[0]_0 ),
        .CLR(rstn_sys),
        .D(\cdiv_cnt[2]_i_1_n_0 ),
        .Q(cdiv_cnt[2]));
  FDCE \cdiv_cnt_reg[3] 
       (.C(clk),
        .CE(\cdiv_cnt_reg[0]_0 ),
        .CLR(rstn_sys),
        .D(\cdiv_cnt[3]_i_2_n_0 ),
        .Q(cdiv_cnt[3]));
  FDCE \ctrl_reg[cdiv][0] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(D[6]),
        .Q(\ctrl_reg[cdiv][3]_0 [0]));
  FDCE \ctrl_reg[cdiv][1] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(D[7]),
        .Q(\ctrl_reg[cdiv][3]_0 [1]));
  FDCE \ctrl_reg[cdiv][2] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(D[8]),
        .Q(\ctrl_reg[cdiv][3]_0 [2]));
  FDCE \ctrl_reg[cdiv][3] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(D[9]),
        .Q(\ctrl_reg[cdiv][3]_0 [3]));
  FDCE \ctrl_reg[cpha] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_reg[cpha]_0 ),
        .Q(\ctrl_reg[cpha]__0 ));
  FDCE \ctrl_reg[cpol] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_reg[cpol]_1 ),
        .Q(\ctrl_reg[cpol]_0 ));
  FDCE \ctrl_reg[enable] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_reg[enable]_0 ),
        .Q(\ctrl_reg[enable]__0 ));
  FDCE \ctrl_reg[prsc][0] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(D[3]),
        .Q(\ctrl_reg[prsc][2]_0 [0]));
  FDCE \ctrl_reg[prsc][1] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(D[4]),
        .Q(\ctrl_reg[prsc][2]_0 [1]));
  FDCE \ctrl_reg[prsc][2] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(D[5]),
        .Q(\ctrl_reg[prsc][2]_0 [2]));
  FDCE irq_o_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(tx_fifo_inst_n_5),
        .Q(irq_fast_i));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rtx_engine[bitcnt][0]_i_1 
       (.I0(\rtx_engine_reg[state][1]_0 ),
        .I1(\rtx_engine_reg[bitcnt_n_0_][0] ),
        .O(\rtx_engine[bitcnt][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rtx_engine[bitcnt][1]_i_1 
       (.I0(\rtx_engine_reg[state][1]_0 ),
        .I1(\rtx_engine_reg[bitcnt_n_0_][1] ),
        .I2(\rtx_engine_reg[bitcnt_n_0_][0] ),
        .O(\rtx_engine[bitcnt][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \rtx_engine[bitcnt][2]_i_1 
       (.I0(\rtx_engine_reg[state][1]_0 ),
        .I1(\rtx_engine_reg[bitcnt_n_0_][2] ),
        .I2(\rtx_engine_reg[bitcnt_n_0_][1] ),
        .I3(\rtx_engine_reg[bitcnt_n_0_][0] ),
        .O(\rtx_engine[bitcnt][2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2022)) 
    \rtx_engine[bitcnt][3]_i_1 
       (.I0(\rtx_engine_reg[state_n_0_][2] ),
        .I1(\rtx_engine_reg[state][0]_0 ),
        .I2(spi_clk_en),
        .I3(\rtx_engine_reg[state][1]_0 ),
        .O(\rtx_engine[bitcnt][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \rtx_engine[bitcnt][3]_i_2 
       (.I0(\rtx_engine_reg[state][1]_0 ),
        .I1(\rtx_engine_reg[bitcnt_n_0_][3] ),
        .I2(\rtx_engine_reg[bitcnt_n_0_][2] ),
        .I3(\rtx_engine_reg[bitcnt_n_0_][0] ),
        .I4(\rtx_engine_reg[bitcnt_n_0_][1] ),
        .O(\rtx_engine[bitcnt][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \rtx_engine[done]_i_1 
       (.I0(\rtx_engine_reg[state_n_0_][2] ),
        .I1(spi_clk_en),
        .I2(\rtx_engine_reg[bitcnt_n_0_][3] ),
        .I3(\rtx_engine_reg[state][0]_0 ),
        .I4(\rtx_engine_reg[state][1]_0 ),
        .O(\rtx_engine[done]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rtx_engine[sck]_i_1 
       (.I0(\rtx_engine[sck]_i_2_n_0 ),
        .I1(\rtx_engine[sck]_i_3_n_0 ),
        .I2(spi_clk_o),
        .O(\rtx_engine[sck]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB0CFFFFF4F300000)) 
    \rtx_engine[sck]_i_2 
       (.I0(\rtx_engine_reg[bitcnt_n_0_][3] ),
        .I1(\ctrl_reg[cpha]__0 ),
        .I2(\rtx_engine_reg[state][1]_0 ),
        .I3(\rtx_engine_reg[state][0]_0 ),
        .I4(\rtx_engine_reg[state_n_0_][2] ),
        .I5(\ctrl_reg[cpol]_0 ),
        .O(\rtx_engine[sck]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCD5FFFF)) 
    \rtx_engine[sck]_i_3 
       (.I0(\rtx_engine_reg[state][0]_0 ),
        .I1(spi_clk_en),
        .I2(\ctrl_reg[cpha]__0 ),
        .I3(\rtx_engine_reg[state][1]_0 ),
        .I4(\rtx_engine_reg[state_n_0_][2] ),
        .O(\rtx_engine[sck]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \rtx_engine[sdi_sync]_i_1 
       (.I0(spi_dat_i),
        .I1(\rtx_engine_reg[state_n_0_][2] ),
        .I2(\rtx_engine_reg[state][0]_0 ),
        .I3(\rtx_engine_reg[state][1]_0 ),
        .I4(spi_clk_en),
        .I5(\rtx_engine_reg[sdi_sync]__0 ),
        .O(\rtx_engine[sdi_sync]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h4CC0CC00)) 
    \rtx_engine[state][1]_i_1 
       (.I0(\rtx_engine_reg[bitcnt_n_0_][3] ),
        .I1(\rtx_engine_reg[state_n_0_][2] ),
        .I2(\rtx_engine_reg[state][0]_0 ),
        .I3(\rtx_engine_reg[state][1]_0 ),
        .I4(spi_clk_en),
        .O(\rtx_engine[state][1]_i_1_n_0 ));
  FDCE \rtx_engine_reg[bitcnt][0] 
       (.C(clk),
        .CE(\rtx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rtx_engine[bitcnt][0]_i_1_n_0 ),
        .Q(\rtx_engine_reg[bitcnt_n_0_][0] ));
  FDCE \rtx_engine_reg[bitcnt][1] 
       (.C(clk),
        .CE(\rtx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rtx_engine[bitcnt][1]_i_1_n_0 ),
        .Q(\rtx_engine_reg[bitcnt_n_0_][1] ));
  FDCE \rtx_engine_reg[bitcnt][2] 
       (.C(clk),
        .CE(\rtx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rtx_engine[bitcnt][2]_i_1_n_0 ),
        .Q(\rtx_engine_reg[bitcnt_n_0_][2] ));
  FDCE \rtx_engine_reg[bitcnt][3] 
       (.C(clk),
        .CE(\rtx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rtx_engine[bitcnt][3]_i_2_n_0 ),
        .Q(\rtx_engine_reg[bitcnt_n_0_][3] ));
  FDCE \rtx_engine_reg[cs_ctrl][0] 
       (.C(clk),
        .CE(tx_fifo_inst_n_0),
        .CLR(rstn_sys),
        .D(tx_fifo_inst_n_9),
        .Q(\rtx_engine_reg[cs_ctrl_n_0_][0] ));
  FDCE \rtx_engine_reg[cs_ctrl][1] 
       (.C(clk),
        .CE(tx_fifo_inst_n_0),
        .CLR(rstn_sys),
        .D(tx_fifo_inst_n_8),
        .Q(\rtx_engine_reg[cs_ctrl_n_0_][1] ));
  FDCE \rtx_engine_reg[cs_ctrl][2] 
       (.C(clk),
        .CE(tx_fifo_inst_n_0),
        .CLR(rstn_sys),
        .D(tx_fifo_inst_n_7),
        .Q(\rtx_engine_reg[cs_ctrl_n_0_][2] ));
  FDCE \rtx_engine_reg[cs_ctrl][3] 
       (.C(clk),
        .CE(tx_fifo_inst_n_0),
        .CLR(rstn_sys),
        .D(tx_fifo_inst_n_6),
        .Q(Q));
  FDCE \rtx_engine_reg[done] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rtx_engine[done]_i_1_n_0 ),
        .Q(\rtx_engine_reg[done_n_0_] ));
  FDCE \rtx_engine_reg[sck] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rtx_engine[sck]_i_1_n_0 ),
        .Q(spi_clk_o));
  FDCE \rtx_engine_reg[sdi_sync] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rtx_engine[sdi_sync]_i_1_n_0 ),
        .Q(\rtx_engine_reg[sdi_sync]__0 ));
  FDCE \rtx_engine_reg[sreg][0] 
       (.C(clk),
        .CE(tx_fifo_inst_n_3),
        .CLR(rstn_sys),
        .D(p_1_in__0[0]),
        .Q(\rtx_engine_reg[sreg] [0]));
  FDCE \rtx_engine_reg[sreg][1] 
       (.C(clk),
        .CE(tx_fifo_inst_n_3),
        .CLR(rstn_sys),
        .D(p_1_in__0[1]),
        .Q(\rtx_engine_reg[sreg] [1]));
  FDCE \rtx_engine_reg[sreg][2] 
       (.C(clk),
        .CE(tx_fifo_inst_n_3),
        .CLR(rstn_sys),
        .D(p_1_in__0[2]),
        .Q(\rtx_engine_reg[sreg] [2]));
  FDCE \rtx_engine_reg[sreg][3] 
       (.C(clk),
        .CE(tx_fifo_inst_n_3),
        .CLR(rstn_sys),
        .D(p_1_in__0[3]),
        .Q(\rtx_engine_reg[sreg] [3]));
  FDCE \rtx_engine_reg[sreg][4] 
       (.C(clk),
        .CE(tx_fifo_inst_n_3),
        .CLR(rstn_sys),
        .D(p_1_in__0[4]),
        .Q(\rtx_engine_reg[sreg] [4]));
  FDCE \rtx_engine_reg[sreg][5] 
       (.C(clk),
        .CE(tx_fifo_inst_n_3),
        .CLR(rstn_sys),
        .D(p_1_in__0[5]),
        .Q(\rtx_engine_reg[sreg] [5]));
  FDCE \rtx_engine_reg[sreg][6] 
       (.C(clk),
        .CE(tx_fifo_inst_n_3),
        .CLR(rstn_sys),
        .D(p_1_in__0[6]),
        .Q(\rtx_engine_reg[sreg] [6]));
  FDCE \rtx_engine_reg[sreg][7] 
       (.C(clk),
        .CE(tx_fifo_inst_n_3),
        .CLR(rstn_sys),
        .D(p_1_in__0[7]),
        .Q(spi_dat_o));
  FDCE \rtx_engine_reg[state][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(tx_fifo_inst_n_18),
        .Q(\rtx_engine_reg[state][0]_0 ));
  FDCE \rtx_engine_reg[state][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rtx_engine[state][1]_i_1_n_0 ),
        .Q(\rtx_engine_reg[state][1]_0 ));
  FDCE \rtx_engine_reg[state][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_reg[enable]__0 ),
        .Q(\rtx_engine_reg[state_n_0_][2] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_fifo__parameterized1 rx_fifo_inst
       (.D(\ctrl_reg[enable]__0 ),
        .Q({spi_dat_o,\rtx_engine_reg[sreg] }),
        .clk(clk),
        .\dev_00_req_o[addr] (\dev_00_req_o[addr] ),
        .\dev_12_req_o[rw] (\dev_12_req_o[rw] ),
        .\fifo_memory_small.fifo_reg[0][7]_0 (\fifo_memory_small.fifo_reg[0][7] ),
        .\iodev_req[8][stb] (\iodev_req[8][stb] ),
        .\r_pnt_reg[0]_0 (\r_pnt_reg[0] ),
        .rstn_sys(rstn_sys),
        .\w_pnt_reg[0]_0 (\w_pnt_reg[0] ),
        .\w_pnt_reg[0]_1 (\rtx_engine_reg[done_n_0_] ));
  LUT3 #(
    .INIT(8'h80)) 
    spi_clk_en_i_1
       (.I0(\ctrl_reg[enable]__0 ),
        .I1(spi_clk_en1),
        .I2(spi_clk_en0),
        .O(spi_clk_en0_out));
  LUT3 #(
    .INIT(8'h90)) 
    spi_clk_en_i_3
       (.I0(cdiv_cnt[3]),
        .I1(\ctrl_reg[cdiv][3]_0 [3]),
        .I2(spi_clk_en_i_6_n_0),
        .O(spi_clk_en0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    spi_clk_en_i_6
       (.I0(cdiv_cnt[0]),
        .I1(\ctrl_reg[cdiv][3]_0 [0]),
        .I2(\ctrl_reg[cdiv][3]_0 [2]),
        .I3(cdiv_cnt[2]),
        .I4(\ctrl_reg[cdiv][3]_0 [1]),
        .I5(cdiv_cnt[1]),
        .O(spi_clk_en_i_6_n_0));
  FDCE spi_clk_en_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(spi_clk_en0_out),
        .Q(spi_clk_en));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \spi_csn_o[0]_i_1 
       (.I0(\rtx_engine_reg[cs_ctrl_n_0_][1] ),
        .I1(\rtx_engine_reg[cs_ctrl_n_0_][0] ),
        .I2(\rtx_engine_reg[cs_ctrl_n_0_][2] ),
        .I3(Q),
        .O(\spi_csn_o[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \spi_csn_o[1]_i_1 
       (.I0(\rtx_engine_reg[cs_ctrl_n_0_][1] ),
        .I1(\rtx_engine_reg[cs_ctrl_n_0_][0] ),
        .I2(\rtx_engine_reg[cs_ctrl_n_0_][2] ),
        .I3(Q),
        .O(\spi_csn_o[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \spi_csn_o[2]_i_1 
       (.I0(\rtx_engine_reg[cs_ctrl_n_0_][0] ),
        .I1(\rtx_engine_reg[cs_ctrl_n_0_][1] ),
        .I2(\rtx_engine_reg[cs_ctrl_n_0_][2] ),
        .I3(Q),
        .O(\spi_csn_o[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \spi_csn_o[3]_i_1 
       (.I0(\rtx_engine_reg[cs_ctrl_n_0_][1] ),
        .I1(\rtx_engine_reg[cs_ctrl_n_0_][0] ),
        .I2(\rtx_engine_reg[cs_ctrl_n_0_][2] ),
        .I3(Q),
        .O(\spi_csn_o[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \spi_csn_o[4]_i_1 
       (.I0(\rtx_engine_reg[cs_ctrl_n_0_][1] ),
        .I1(\rtx_engine_reg[cs_ctrl_n_0_][0] ),
        .I2(\rtx_engine_reg[cs_ctrl_n_0_][2] ),
        .I3(Q),
        .O(\spi_csn_o[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \spi_csn_o[5]_i_1 
       (.I0(\rtx_engine_reg[cs_ctrl_n_0_][1] ),
        .I1(\rtx_engine_reg[cs_ctrl_n_0_][0] ),
        .I2(\rtx_engine_reg[cs_ctrl_n_0_][2] ),
        .I3(Q),
        .O(\spi_csn_o[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \spi_csn_o[6]_i_1 
       (.I0(\rtx_engine_reg[cs_ctrl_n_0_][0] ),
        .I1(\rtx_engine_reg[cs_ctrl_n_0_][1] ),
        .I2(\rtx_engine_reg[cs_ctrl_n_0_][2] ),
        .I3(Q),
        .O(\spi_csn_o[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \spi_csn_o[7]_i_1 
       (.I0(\rtx_engine_reg[cs_ctrl_n_0_][1] ),
        .I1(\rtx_engine_reg[cs_ctrl_n_0_][0] ),
        .I2(\rtx_engine_reg[cs_ctrl_n_0_][2] ),
        .I3(Q),
        .O(\spi_csn_o[7]_i_1_n_0 ));
  FDPE \spi_csn_o_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\spi_csn_o[0]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(spi_csn_o[0]));
  FDPE \spi_csn_o_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\spi_csn_o[1]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(spi_csn_o[1]));
  FDPE \spi_csn_o_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\spi_csn_o[2]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(spi_csn_o[2]));
  FDPE \spi_csn_o_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\spi_csn_o[3]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(spi_csn_o[3]));
  FDPE \spi_csn_o_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\spi_csn_o[4]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(spi_csn_o[4]));
  FDPE \spi_csn_o_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\spi_csn_o[5]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(spi_csn_o[5]));
  FDPE \spi_csn_o_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\spi_csn_o[6]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(spi_csn_o[6]));
  FDPE \spi_csn_o_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\spi_csn_o[7]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(spi_csn_o[7]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_fifo__parameterized0 tx_fifo_inst
       (.D(\ctrl_reg[enable]__0 ),
        .E(tx_fifo_inst_n_0),
        .Q(\rtx_engine_reg[sreg] ),
        .clk(clk),
        .\dev_00_req_o[addr] (\dev_00_req_o[addr] ),
        .\dev_12_req_o[rw] (\dev_12_req_o[rw] ),
        .empty(empty),
        .\fifo_memory_small.fifo_reg[0][0]_0 (E),
        .\fifo_memory_small.fifo_reg[0][8]_0 (tx_fifo_inst_n_18),
        .\fifo_memory_small.fifo_reg[0][8]_1 ({D[10],D[7:0]}),
        .\iodev_req[8][stb] (\iodev_req[8][stb] ),
        .irq_o_reg(\rtx_engine_reg[state][0]_0 ),
        .\r_pnt_reg[0]_0 (r_pnt),
        .\r_pnt_reg[0]_1 (tx_fifo_inst_n_5),
        .\r_pnt_reg[0]_2 (\rtx_engine_reg[state_n_0_][2] ),
        .rstn_sys(rstn_sys),
        .\rtx_engine_reg[sdi_sync]__0 (\rtx_engine_reg[sdi_sync]__0 ),
        .\rtx_engine_reg[sreg][6] (p_1_in__0),
        .\rtx_engine_reg[sreg][7] (\rtx_engine_reg[state][1]_0 ),
        .\rtx_engine_reg[state][2] (tx_fifo_inst_n_3),
        .\rtx_engine_reg[state][2]_0 ({tx_fifo_inst_n_6,tx_fifo_inst_n_7,tx_fifo_inst_n_8,tx_fifo_inst_n_9}),
        .spi_clk_en(spi_clk_en),
        .\w_pnt_reg[0]_0 (w_pnt));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_sys_clock
   (\ctrl_reg[enable] ,
    spi_clk_en1,
    uart_clk,
    \ctrl_reg[enable]__0 ,
    \cdiv_cnt_reg[0] ,
    \tx_engine_reg[sync][1] ,
    clk,
    rstn_sys);
  output [0:0]\ctrl_reg[enable] ;
  output spi_clk_en1;
  output uart_clk;
  input \ctrl_reg[enable]__0 ;
  input [2:0]\cdiv_cnt_reg[0] ;
  input [2:0]\tx_engine_reg[sync][1] ;
  input clk;
  input rstn_sys;

  wire [2:0]\cdiv_cnt_reg[0] ;
  wire clk;
  wire \cnt2_reg_n_0_[0] ;
  wire \cnt2_reg_n_0_[10] ;
  wire \cnt2_reg_n_0_[11] ;
  wire \cnt2_reg_n_0_[1] ;
  wire \cnt2_reg_n_0_[2] ;
  wire \cnt2_reg_n_0_[5] ;
  wire \cnt2_reg_n_0_[6] ;
  wire \cnt2_reg_n_0_[9] ;
  wire \cnt[0]_i_2_n_0 ;
  wire [11:0]cnt_reg;
  wire \cnt_reg[0]_i_1_n_0 ;
  wire \cnt_reg[0]_i_1_n_1 ;
  wire \cnt_reg[0]_i_1_n_2 ;
  wire \cnt_reg[0]_i_1_n_3 ;
  wire \cnt_reg[0]_i_1_n_4 ;
  wire \cnt_reg[0]_i_1_n_5 ;
  wire \cnt_reg[0]_i_1_n_6 ;
  wire \cnt_reg[0]_i_1_n_7 ;
  wire \cnt_reg[4]_i_1_n_0 ;
  wire \cnt_reg[4]_i_1_n_1 ;
  wire \cnt_reg[4]_i_1_n_2 ;
  wire \cnt_reg[4]_i_1_n_3 ;
  wire \cnt_reg[4]_i_1_n_4 ;
  wire \cnt_reg[4]_i_1_n_5 ;
  wire \cnt_reg[4]_i_1_n_6 ;
  wire \cnt_reg[4]_i_1_n_7 ;
  wire \cnt_reg[8]_i_1_n_1 ;
  wire \cnt_reg[8]_i_1_n_2 ;
  wire \cnt_reg[8]_i_1_n_3 ;
  wire \cnt_reg[8]_i_1_n_4 ;
  wire \cnt_reg[8]_i_1_n_5 ;
  wire \cnt_reg[8]_i_1_n_6 ;
  wire \cnt_reg[8]_i_1_n_7 ;
  wire \cnt_reg_n_0_[3] ;
  wire \cnt_reg_n_0_[4] ;
  wire \cnt_reg_n_0_[7] ;
  wire \cnt_reg_n_0_[8] ;
  wire [0:0]\ctrl_reg[enable] ;
  wire \ctrl_reg[enable]__0 ;
  wire rstn_sys;
  wire spi_clk_en1;
  wire spi_clk_en_i_10_n_0;
  wire spi_clk_en_i_7_n_0;
  wire spi_clk_en_i_8_n_0;
  wire spi_clk_en_i_9_n_0;
  wire spi_clk_en_reg_i_4_n_0;
  wire spi_clk_en_reg_i_5_n_0;
  wire \tx_engine[sync][1]_i_4_n_0 ;
  wire \tx_engine[sync][1]_i_5_n_0 ;
  wire \tx_engine[sync][1]_i_6_n_0 ;
  wire \tx_engine[sync][1]_i_7_n_0 ;
  wire [2:0]\tx_engine_reg[sync][1] ;
  wire \tx_engine_reg[sync][1]_i_2_n_0 ;
  wire \tx_engine_reg[sync][1]_i_3_n_0 ;
  wire uart_clk;
  wire [3:3]\NLW_cnt_reg[8]_i_1_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'hB)) 
    \cdiv_cnt[3]_i_1 
       (.I0(spi_clk_en1),
        .I1(\ctrl_reg[enable]__0 ),
        .O(\ctrl_reg[enable] ));
  FDCE \cnt2_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(cnt_reg[0]),
        .Q(\cnt2_reg_n_0_[0] ));
  FDCE \cnt2_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(cnt_reg[10]),
        .Q(\cnt2_reg_n_0_[10] ));
  FDCE \cnt2_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(cnt_reg[11]),
        .Q(\cnt2_reg_n_0_[11] ));
  FDCE \cnt2_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(cnt_reg[1]),
        .Q(\cnt2_reg_n_0_[1] ));
  FDCE \cnt2_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(cnt_reg[2]),
        .Q(\cnt2_reg_n_0_[2] ));
  FDCE \cnt2_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(cnt_reg[5]),
        .Q(\cnt2_reg_n_0_[5] ));
  FDCE \cnt2_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(cnt_reg[6]),
        .Q(\cnt2_reg_n_0_[6] ));
  FDCE \cnt2_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(cnt_reg[9]),
        .Q(\cnt2_reg_n_0_[9] ));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt[0]_i_2 
       (.I0(cnt_reg[0]),
        .O(\cnt[0]_i_2_n_0 ));
  FDCE \cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cnt_reg[0]_i_1_n_7 ),
        .Q(cnt_reg[0]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\cnt_reg[0]_i_1_n_0 ,\cnt_reg[0]_i_1_n_1 ,\cnt_reg[0]_i_1_n_2 ,\cnt_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\cnt_reg[0]_i_1_n_4 ,\cnt_reg[0]_i_1_n_5 ,\cnt_reg[0]_i_1_n_6 ,\cnt_reg[0]_i_1_n_7 }),
        .S({\cnt_reg_n_0_[3] ,cnt_reg[2:1],\cnt[0]_i_2_n_0 }));
  FDCE \cnt_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cnt_reg[8]_i_1_n_5 ),
        .Q(cnt_reg[10]));
  FDCE \cnt_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cnt_reg[8]_i_1_n_4 ),
        .Q(cnt_reg[11]));
  FDCE \cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cnt_reg[0]_i_1_n_6 ),
        .Q(cnt_reg[1]));
  FDCE \cnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cnt_reg[0]_i_1_n_5 ),
        .Q(cnt_reg[2]));
  FDCE \cnt_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cnt_reg[0]_i_1_n_4 ),
        .Q(\cnt_reg_n_0_[3] ));
  FDCE \cnt_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cnt_reg[4]_i_1_n_7 ),
        .Q(\cnt_reg_n_0_[4] ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_reg[4]_i_1 
       (.CI(\cnt_reg[0]_i_1_n_0 ),
        .CO({\cnt_reg[4]_i_1_n_0 ,\cnt_reg[4]_i_1_n_1 ,\cnt_reg[4]_i_1_n_2 ,\cnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_reg[4]_i_1_n_4 ,\cnt_reg[4]_i_1_n_5 ,\cnt_reg[4]_i_1_n_6 ,\cnt_reg[4]_i_1_n_7 }),
        .S({\cnt_reg_n_0_[7] ,cnt_reg[6:5],\cnt_reg_n_0_[4] }));
  FDCE \cnt_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cnt_reg[4]_i_1_n_6 ),
        .Q(cnt_reg[5]));
  FDCE \cnt_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cnt_reg[4]_i_1_n_5 ),
        .Q(cnt_reg[6]));
  FDCE \cnt_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cnt_reg[4]_i_1_n_4 ),
        .Q(\cnt_reg_n_0_[7] ));
  FDCE \cnt_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cnt_reg[8]_i_1_n_7 ),
        .Q(\cnt_reg_n_0_[8] ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_reg[8]_i_1 
       (.CI(\cnt_reg[4]_i_1_n_0 ),
        .CO({\NLW_cnt_reg[8]_i_1_CO_UNCONNECTED [3],\cnt_reg[8]_i_1_n_1 ,\cnt_reg[8]_i_1_n_2 ,\cnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_reg[8]_i_1_n_4 ,\cnt_reg[8]_i_1_n_5 ,\cnt_reg[8]_i_1_n_6 ,\cnt_reg[8]_i_1_n_7 }),
        .S({cnt_reg[11:9],\cnt_reg_n_0_[8] }));
  FDCE \cnt_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cnt_reg[8]_i_1_n_6 ),
        .Q(cnt_reg[9]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    spi_clk_en_i_10
       (.I0(cnt_reg[11]),
        .I1(\cnt2_reg_n_0_[11] ),
        .I2(\cdiv_cnt_reg[0] [0]),
        .I3(cnt_reg[10]),
        .I4(\cnt2_reg_n_0_[10] ),
        .O(spi_clk_en_i_10_n_0));
  LUT5 #(
    .INIT(32'h20202F20)) 
    spi_clk_en_i_7
       (.I0(cnt_reg[1]),
        .I1(\cnt2_reg_n_0_[1] ),
        .I2(\cdiv_cnt_reg[0] [0]),
        .I3(cnt_reg[0]),
        .I4(\cnt2_reg_n_0_[0] ),
        .O(spi_clk_en_i_7_n_0));
  LUT5 #(
    .INIT(32'h20202F20)) 
    spi_clk_en_i_8
       (.I0(cnt_reg[5]),
        .I1(\cnt2_reg_n_0_[5] ),
        .I2(\cdiv_cnt_reg[0] [0]),
        .I3(cnt_reg[2]),
        .I4(\cnt2_reg_n_0_[2] ),
        .O(spi_clk_en_i_8_n_0));
  LUT5 #(
    .INIT(32'h20202F20)) 
    spi_clk_en_i_9
       (.I0(cnt_reg[9]),
        .I1(\cnt2_reg_n_0_[9] ),
        .I2(\cdiv_cnt_reg[0] [0]),
        .I3(cnt_reg[6]),
        .I4(\cnt2_reg_n_0_[6] ),
        .O(spi_clk_en_i_9_n_0));
  MUXF8 spi_clk_en_reg_i_2
       (.I0(spi_clk_en_reg_i_4_n_0),
        .I1(spi_clk_en_reg_i_5_n_0),
        .O(spi_clk_en1),
        .S(\cdiv_cnt_reg[0] [2]));
  MUXF7 spi_clk_en_reg_i_4
       (.I0(spi_clk_en_i_7_n_0),
        .I1(spi_clk_en_i_8_n_0),
        .O(spi_clk_en_reg_i_4_n_0),
        .S(\cdiv_cnt_reg[0] [1]));
  MUXF7 spi_clk_en_reg_i_5
       (.I0(spi_clk_en_i_9_n_0),
        .I1(spi_clk_en_i_10_n_0),
        .O(spi_clk_en_reg_i_5_n_0),
        .S(\cdiv_cnt_reg[0] [1]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \tx_engine[sync][1]_i_4 
       (.I0(cnt_reg[1]),
        .I1(\cnt2_reg_n_0_[1] ),
        .I2(\tx_engine_reg[sync][1] [0]),
        .I3(cnt_reg[0]),
        .I4(\cnt2_reg_n_0_[0] ),
        .O(\tx_engine[sync][1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \tx_engine[sync][1]_i_5 
       (.I0(cnt_reg[5]),
        .I1(\cnt2_reg_n_0_[5] ),
        .I2(\tx_engine_reg[sync][1] [0]),
        .I3(cnt_reg[2]),
        .I4(\cnt2_reg_n_0_[2] ),
        .O(\tx_engine[sync][1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \tx_engine[sync][1]_i_6 
       (.I0(cnt_reg[9]),
        .I1(\cnt2_reg_n_0_[9] ),
        .I2(\tx_engine_reg[sync][1] [0]),
        .I3(cnt_reg[6]),
        .I4(\cnt2_reg_n_0_[6] ),
        .O(\tx_engine[sync][1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \tx_engine[sync][1]_i_7 
       (.I0(cnt_reg[11]),
        .I1(\cnt2_reg_n_0_[11] ),
        .I2(\tx_engine_reg[sync][1] [0]),
        .I3(cnt_reg[10]),
        .I4(\cnt2_reg_n_0_[10] ),
        .O(\tx_engine[sync][1]_i_7_n_0 ));
  MUXF8 \tx_engine_reg[sync][1]_i_1 
       (.I0(\tx_engine_reg[sync][1]_i_2_n_0 ),
        .I1(\tx_engine_reg[sync][1]_i_3_n_0 ),
        .O(uart_clk),
        .S(\tx_engine_reg[sync][1] [2]));
  MUXF7 \tx_engine_reg[sync][1]_i_2 
       (.I0(\tx_engine[sync][1]_i_4_n_0 ),
        .I1(\tx_engine[sync][1]_i_5_n_0 ),
        .O(\tx_engine_reg[sync][1]_i_2_n_0 ),
        .S(\tx_engine_reg[sync][1] [1]));
  MUXF7 \tx_engine_reg[sync][1]_i_3 
       (.I0(\tx_engine[sync][1]_i_6_n_0 ),
        .I1(\tx_engine[sync][1]_i_7_n_0 ),
        .O(\tx_engine_reg[sync][1]_i_3_n_0 ),
        .S(\tx_engine_reg[sync][1] [1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_sys_reset
   (rstn_sys,
    clk,
    rstn_sys_o_reg_inv_0);
  output rstn_sys;
  input clk;
  input rstn_sys_o_reg_inv_0;

  wire and_reduce_f;
  wire clk;
  wire [3:2]p_0_in;
  wire rstn_sys;
  wire rstn_sys_o_reg_inv_0;
  wire \sreg_sys_reg_n_0_[0] ;
  wire \sreg_sys_reg_n_0_[3] ;

  LUT4 #(
    .INIT(16'h7FFF)) 
    \and_reduce_f_inferred__0/i_ 
       (.I0(\sreg_sys_reg_n_0_[0] ),
        .I1(\sreg_sys_reg_n_0_[3] ),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .O(and_reduce_f));
  (* inverted = "yes" *) 
  FDPE rstn_sys_o_reg_inv
       (.C(clk),
        .CE(1'b1),
        .D(and_reduce_f),
        .PRE(rstn_sys_o_reg_inv_0),
        .Q(rstn_sys));
  FDCE \sreg_sys_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys_o_reg_inv_0),
        .D(1'b1),
        .Q(\sreg_sys_reg_n_0_[0] ));
  FDCE \sreg_sys_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys_o_reg_inv_0),
        .D(\sreg_sys_reg_n_0_[0] ),
        .Q(p_0_in[2]));
  FDCE \sreg_sys_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys_o_reg_inv_0),
        .D(p_0_in[2]),
        .Q(p_0_in[3]));
  FDCE \sreg_sys_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys_o_reg_inv_0),
        .D(p_0_in[3]),
        .Q(\sreg_sys_reg_n_0_[3] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_sysinfo
   (\iodev_rsp[2][ack] ,
    \dev_30_rsp_i[err] ,
    Q,
    \bus_rsp_o_reg[data][31]_0 ,
    \iodev_req[2][stb] ,
    clk,
    rstn_sys,
    \bus_rsp_o_reg[err]_0 ,
    E,
    \dev_12_req_o[data] ,
    D);
  output \iodev_rsp[2][ack] ;
  output \dev_30_rsp_i[err] ;
  output [31:0]Q;
  output [31:0]\bus_rsp_o_reg[data][31]_0 ;
  input \iodev_req[2][stb] ;
  input clk;
  input rstn_sys;
  input \bus_rsp_o_reg[err]_0 ;
  input [0:0]E;
  input [31:0]\dev_12_req_o[data] ;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [31:0]\bus_rsp_o_reg[data][31]_0 ;
  wire \bus_rsp_o_reg[err]_0 ;
  wire clk;
  wire [31:0]\dev_12_req_o[data] ;
  wire \dev_30_rsp_i[err] ;
  wire \iodev_req[2][stb] ;
  wire \iodev_rsp[2][ack] ;
  wire rstn_sys;

  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\iodev_req[2][stb] ),
        .Q(\iodev_rsp[2][ack] ));
  FDCE \bus_rsp_o_reg[data][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(\bus_rsp_o_reg[data][31]_0 [0]));
  FDCE \bus_rsp_o_reg[data][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[10]),
        .Q(\bus_rsp_o_reg[data][31]_0 [10]));
  FDCE \bus_rsp_o_reg[data][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[11]),
        .Q(\bus_rsp_o_reg[data][31]_0 [11]));
  FDCE \bus_rsp_o_reg[data][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[12]),
        .Q(\bus_rsp_o_reg[data][31]_0 [12]));
  FDCE \bus_rsp_o_reg[data][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[13]),
        .Q(\bus_rsp_o_reg[data][31]_0 [13]));
  FDCE \bus_rsp_o_reg[data][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[14]),
        .Q(\bus_rsp_o_reg[data][31]_0 [14]));
  FDCE \bus_rsp_o_reg[data][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[15]),
        .Q(\bus_rsp_o_reg[data][31]_0 [15]));
  FDCE \bus_rsp_o_reg[data][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[16]),
        .Q(\bus_rsp_o_reg[data][31]_0 [16]));
  FDCE \bus_rsp_o_reg[data][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[17]),
        .Q(\bus_rsp_o_reg[data][31]_0 [17]));
  FDCE \bus_rsp_o_reg[data][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[18]),
        .Q(\bus_rsp_o_reg[data][31]_0 [18]));
  FDCE \bus_rsp_o_reg[data][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[19]),
        .Q(\bus_rsp_o_reg[data][31]_0 [19]));
  FDCE \bus_rsp_o_reg[data][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(\bus_rsp_o_reg[data][31]_0 [1]));
  FDCE \bus_rsp_o_reg[data][20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[20]),
        .Q(\bus_rsp_o_reg[data][31]_0 [20]));
  FDCE \bus_rsp_o_reg[data][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[21]),
        .Q(\bus_rsp_o_reg[data][31]_0 [21]));
  FDCE \bus_rsp_o_reg[data][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[22]),
        .Q(\bus_rsp_o_reg[data][31]_0 [22]));
  FDCE \bus_rsp_o_reg[data][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[23]),
        .Q(\bus_rsp_o_reg[data][31]_0 [23]));
  FDCE \bus_rsp_o_reg[data][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[24]),
        .Q(\bus_rsp_o_reg[data][31]_0 [24]));
  FDCE \bus_rsp_o_reg[data][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[25]),
        .Q(\bus_rsp_o_reg[data][31]_0 [25]));
  FDCE \bus_rsp_o_reg[data][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[26]),
        .Q(\bus_rsp_o_reg[data][31]_0 [26]));
  FDCE \bus_rsp_o_reg[data][27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[27]),
        .Q(\bus_rsp_o_reg[data][31]_0 [27]));
  FDCE \bus_rsp_o_reg[data][28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[28]),
        .Q(\bus_rsp_o_reg[data][31]_0 [28]));
  FDCE \bus_rsp_o_reg[data][29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[29]),
        .Q(\bus_rsp_o_reg[data][31]_0 [29]));
  FDCE \bus_rsp_o_reg[data][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[2]),
        .Q(\bus_rsp_o_reg[data][31]_0 [2]));
  FDCE \bus_rsp_o_reg[data][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[30]),
        .Q(\bus_rsp_o_reg[data][31]_0 [30]));
  FDCE \bus_rsp_o_reg[data][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[31]),
        .Q(\bus_rsp_o_reg[data][31]_0 [31]));
  FDCE \bus_rsp_o_reg[data][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[3]),
        .Q(\bus_rsp_o_reg[data][31]_0 [3]));
  FDCE \bus_rsp_o_reg[data][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[4]),
        .Q(\bus_rsp_o_reg[data][31]_0 [4]));
  FDCE \bus_rsp_o_reg[data][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[5]),
        .Q(\bus_rsp_o_reg[data][31]_0 [5]));
  FDCE \bus_rsp_o_reg[data][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[6]),
        .Q(\bus_rsp_o_reg[data][31]_0 [6]));
  FDCE \bus_rsp_o_reg[data][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[7]),
        .Q(\bus_rsp_o_reg[data][31]_0 [7]));
  FDCE \bus_rsp_o_reg[data][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[8]),
        .Q(\bus_rsp_o_reg[data][31]_0 [8]));
  FDCE \bus_rsp_o_reg[data][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[9]),
        .Q(\bus_rsp_o_reg[data][31]_0 [9]));
  FDCE \bus_rsp_o_reg[err] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[err]_0 ),
        .Q(\dev_30_rsp_i[err] ));
  FDCE \sysinfo_reg[0][0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dev_12_req_o[data] [0]),
        .Q(Q[0]));
  FDCE \sysinfo_reg[0][10] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dev_12_req_o[data] [10]),
        .Q(Q[10]));
  FDCE \sysinfo_reg[0][11] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dev_12_req_o[data] [11]),
        .Q(Q[11]));
  FDCE \sysinfo_reg[0][12] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dev_12_req_o[data] [12]),
        .Q(Q[12]));
  FDPE \sysinfo_reg[0][13] 
       (.C(clk),
        .CE(E),
        .D(\dev_12_req_o[data] [13]),
        .PRE(rstn_sys),
        .Q(Q[13]));
  FDPE \sysinfo_reg[0][14] 
       (.C(clk),
        .CE(E),
        .D(\dev_12_req_o[data] [14]),
        .PRE(rstn_sys),
        .Q(Q[14]));
  FDPE \sysinfo_reg[0][15] 
       (.C(clk),
        .CE(E),
        .D(\dev_12_req_o[data] [15]),
        .PRE(rstn_sys),
        .Q(Q[15]));
  FDPE \sysinfo_reg[0][16] 
       (.C(clk),
        .CE(E),
        .D(\dev_12_req_o[data] [16]),
        .PRE(rstn_sys),
        .Q(Q[16]));
  FDCE \sysinfo_reg[0][17] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dev_12_req_o[data] [17]),
        .Q(Q[17]));
  FDPE \sysinfo_reg[0][18] 
       (.C(clk),
        .CE(E),
        .D(\dev_12_req_o[data] [18]),
        .PRE(rstn_sys),
        .Q(Q[18]));
  FDCE \sysinfo_reg[0][19] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dev_12_req_o[data] [19]),
        .Q(Q[19]));
  FDCE \sysinfo_reg[0][1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dev_12_req_o[data] [1]),
        .Q(Q[1]));
  FDPE \sysinfo_reg[0][20] 
       (.C(clk),
        .CE(E),
        .D(\dev_12_req_o[data] [20]),
        .PRE(rstn_sys),
        .Q(Q[20]));
  FDPE \sysinfo_reg[0][21] 
       (.C(clk),
        .CE(E),
        .D(\dev_12_req_o[data] [21]),
        .PRE(rstn_sys),
        .Q(Q[21]));
  FDPE \sysinfo_reg[0][22] 
       (.C(clk),
        .CE(E),
        .D(\dev_12_req_o[data] [22]),
        .PRE(rstn_sys),
        .Q(Q[22]));
  FDPE \sysinfo_reg[0][23] 
       (.C(clk),
        .CE(E),
        .D(\dev_12_req_o[data] [23]),
        .PRE(rstn_sys),
        .Q(Q[23]));
  FDPE \sysinfo_reg[0][24] 
       (.C(clk),
        .CE(E),
        .D(\dev_12_req_o[data] [24]),
        .PRE(rstn_sys),
        .Q(Q[24]));
  FDCE \sysinfo_reg[0][25] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dev_12_req_o[data] [25]),
        .Q(Q[25]));
  FDPE \sysinfo_reg[0][26] 
       (.C(clk),
        .CE(E),
        .D(\dev_12_req_o[data] [26]),
        .PRE(rstn_sys),
        .Q(Q[26]));
  FDCE \sysinfo_reg[0][27] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dev_12_req_o[data] [27]),
        .Q(Q[27]));
  FDCE \sysinfo_reg[0][28] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dev_12_req_o[data] [28]),
        .Q(Q[28]));
  FDCE \sysinfo_reg[0][29] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dev_12_req_o[data] [29]),
        .Q(Q[29]));
  FDCE \sysinfo_reg[0][2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dev_12_req_o[data] [2]),
        .Q(Q[2]));
  FDCE \sysinfo_reg[0][30] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dev_12_req_o[data] [30]),
        .Q(Q[30]));
  FDCE \sysinfo_reg[0][31] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dev_12_req_o[data] [31]),
        .Q(Q[31]));
  FDCE \sysinfo_reg[0][3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dev_12_req_o[data] [3]),
        .Q(Q[3]));
  FDCE \sysinfo_reg[0][4] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dev_12_req_o[data] [4]),
        .Q(Q[4]));
  FDCE \sysinfo_reg[0][5] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dev_12_req_o[data] [5]),
        .Q(Q[5]));
  FDCE \sysinfo_reg[0][6] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dev_12_req_o[data] [6]),
        .Q(Q[6]));
  FDCE \sysinfo_reg[0][7] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dev_12_req_o[data] [7]),
        .Q(Q[7]));
  FDPE \sysinfo_reg[0][8] 
       (.C(clk),
        .CE(E),
        .D(\dev_12_req_o[data] [8]),
        .PRE(rstn_sys),
        .Q(Q[8]));
  FDCE \sysinfo_reg[0][9] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dev_12_req_o[data] [9]),
        .Q(Q[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_top
   (arvalid,
    xbus_cti_o,
    xbus_stb_o,
    awvalid,
    wvalid,
    m_axi_awprot,
    m_axi_awaddr,
    m_axi_wdata,
    m_axi_wstrb,
    gpio_o,
    spi_dat_o,
    spi_clk_o,
    spi_csn_o,
    Q,
    \w_pnt_reg[0] ,
    s0_axis_tvalid,
    uart0_txd_o,
    uart0_rtsn_o,
    clk,
    rstn_sys_o_reg_inv,
    m_axi_rdata,
    m_axi_rvalid,
    m_axi_rresp,
    m_axi_bvalid,
    m_axi_bresp,
    m_axi_arvalid,
    m_axi_arready,
    arvalid_reg,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wvalid,
    m_axi_wready,
    gpio_i,
    spi_dat_i,
    s1_axis_tvalid,
    s0_axis_tready,
    D,
    uart0_ctsn_i,
    uart0_rxd_i,
    \trap_ctrl_reg[irq_pnd][2] );
  output arvalid;
  output [0:0]xbus_cti_o;
  output xbus_stb_o;
  output awvalid;
  output wvalid;
  output [1:0]m_axi_awprot;
  output [31:0]m_axi_awaddr;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  output [15:0]gpio_o;
  output spi_dat_o;
  output spi_clk_o;
  output [7:0]spi_csn_o;
  output [36:0]Q;
  output \w_pnt_reg[0] ;
  output s0_axis_tvalid;
  output uart0_txd_o;
  output uart0_rtsn_o;
  input clk;
  input rstn_sys_o_reg_inv;
  input [31:0]m_axi_rdata;
  input m_axi_rvalid;
  input [1:0]m_axi_rresp;
  input m_axi_bvalid;
  input [1:0]m_axi_bresp;
  input m_axi_arvalid;
  input m_axi_arready;
  input arvalid_reg;
  input m_axi_awvalid;
  input m_axi_awready;
  input m_axi_wvalid;
  input m_axi_wready;
  input [31:0]gpio_i;
  input spi_dat_i;
  input s1_axis_tvalid;
  input s0_axis_tready;
  input [36:0]D;
  input uart0_ctsn_i;
  input uart0_rxd_i;
  input [2:0]\trap_ctrl_reg[irq_pnd][2] ;

  wire [36:0]D;
  wire [36:0]Q;
  wire \amo_rsp[ack] ;
  wire [31:0]\amo_rsp[data] ;
  wire arvalid;
  wire arvalid_reg;
  wire awvalid;
  wire \cache_o[stat] ;
  wire clk;
  wire \core_complex_gen[0].neorv32_core_bus_switch_inst_n_1 ;
  wire \core_complex_gen[0].neorv32_core_bus_switch_inst_n_2 ;
  wire \core_complex_gen[0].neorv32_core_bus_switch_inst_n_3 ;
  wire \core_complex_gen[0].neorv32_core_bus_switch_inst_n_6 ;
  wire \core_complex_gen[0].neorv32_cpu_inst_n_36 ;
  wire \core_complex_gen[0].neorv32_cpu_inst_n_70 ;
  wire \core_complex_gen[0].neorv32_cpu_inst_n_71 ;
  wire \core_complex_gen[0].neorv32_cpu_inst_n_72 ;
  wire \core_complex_gen[0].neorv32_cpu_inst_n_73 ;
  wire \core_complex_gen[0].neorv32_cpu_inst_n_74 ;
  wire \core_complex_gen[0].neorv32_cpu_inst_n_75 ;
  wire \core_complex_gen[0].neorv32_cpu_inst_n_76 ;
  wire \core_complex_gen[0].neorv32_cpu_inst_n_77 ;
  wire \core_complex_gen[0].neorv32_cpu_inst_n_78 ;
  wire \core_complex_gen[0].neorv32_cpu_inst_n_79 ;
  wire \core_complex_gen[0].neorv32_cpu_inst_n_80 ;
  wire \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_28 ;
  wire \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_29 ;
  wire \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_30 ;
  wire \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_31 ;
  wire \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_32 ;
  wire \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_36 ;
  wire \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_38 ;
  wire \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_71 ;
  wire \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_72 ;
  wire \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_73 ;
  wire \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_74 ;
  wire \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_75 ;
  wire \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_76 ;
  wire \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_77 ;
  wire \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_78 ;
  wire \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_79 ;
  wire \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_80 ;
  wire \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_81 ;
  wire \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_82 ;
  wire \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_83 ;
  wire \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_84 ;
  wire \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_85 ;
  wire \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_86 ;
  wire \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_87 ;
  wire \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_88 ;
  wire \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_89 ;
  wire \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_90 ;
  wire \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_91 ;
  wire \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_92 ;
  wire \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_93 ;
  wire \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_94 ;
  wire \core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst_n_1 ;
  wire \core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst_n_3 ;
  wire \core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst_n_35 ;
  wire \core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst_n_68 ;
  wire \core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst_n_70 ;
  wire \core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst_n_72 ;
  wire [31:2]\core_req[0][addr] ;
  wire [3:0]\core_req[0][ben] ;
  wire \core_req[0][burst] ;
  wire \core_req[0][lock] ;
  wire [1:0]\core_req[0][meta] ;
  wire \core_req[0][stb] ;
  wire [31:0]\cpu_d_req[0][addr] ;
  wire [3:0]\cpu_d_req[0][ben] ;
  wire [31:0]\cpu_d_req[0][data] ;
  wire \cpu_d_req[0][fence] ;
  wire [1:1]\cpu_d_req[0][meta] ;
  wire \cpu_d_req[0][rw] ;
  wire \cpu_d_rsp[0][ack] ;
  wire [31:7]\cpu_d_rsp[0][data] ;
  wire \cpu_d_rsp[0][err] ;
  wire [14:2]cpu_firq;
  wire [31:2]\cpu_i_req[0][addr] ;
  wire \cpu_i_req[0][fence] ;
  wire [31:0]\cpu_i_rsp[0][data] ;
  wire \cpu_i_rsp[0][err] ;
  wire \ctrl[enable] ;
  wire \ctrl[lsu_req] ;
  wire \ctrl[prsc] ;
  wire \ctrl_nxt[buf_dir] ;
  wire \ctrl_nxt[buf_dir]_0 ;
  wire \ctrl_nxt[state]0 ;
  wire \ctrl_reg[buf_req]__0 ;
  wire \ctrl_reg[cpha]__0 ;
  wire \ctrl_reg[enable]__0 ;
  wire \ctrl_reg[enable]__0_9 ;
  wire \ctrl_reg[hwfc_en]__0 ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_full]__0_7 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0_8 ;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire \ctrl_reg[irq_tx_empty]__0_6 ;
  wire \ctrl_reg[irq_tx_nfull]__0 ;
  wire \ctrl_reg[irq_tx_nfull]__0_5 ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire [7:0]data_o;
  wire [7:6]\dcache_req[0][addr] ;
  wire \dcache_req[0][stb] ;
  wire empty;
  wire [3:0]en;
  wire [31:0]gpio_i;
  wire [15:0]gpio_o;
  wire [31:2]\icache_req[0][addr] ;
  wire \icache_req[0][stb] ;
  wire \icache_rsp[0][ack] ;
  wire \icache_rsp[0][err] ;
  wire [7:0]\imem_ram.imem_ram_gen[1].ram_inst/rdata ;
  wire [7:0]\imem_ram.imem_ram_gen[2].ram_inst/rdata ;
  wire [7:0]\imem_ram.imem_ram_gen[3].ram_inst/rdata ;
  wire \io_req[stb] ;
  wire \io_rsp[ack] ;
  wire [31:0]\io_rsp[data] ;
  wire \io_rsp[err] ;
  wire \io_system.neorv32_bus_io_switch_inst_n_0 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_100 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_101 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_102 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_103 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_104 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_105 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_106 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_107 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_109 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_115 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_116 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_117 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_118 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_119 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_120 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_121 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_122 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_123 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_124 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_125 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_126 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_127 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_128 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_129 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_13 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_130 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_131 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_132 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_133 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_134 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_135 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_136 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_137 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_138 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_139 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_140 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_141 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_142 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_143 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_144 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_145 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_146 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_147 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_149 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_150 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_151 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_152 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_153 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_154 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_155 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_156 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_157 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_158 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_159 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_160 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_161 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_162 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_163 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_164 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_165 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_168 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_169 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_170 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_171 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_172 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_173 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_174 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_175 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_176 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_177 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_178 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_179 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_180 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_181 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_182 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_183 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_184 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_185 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_186 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_187 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_188 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_189 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_190 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_191 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_192 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_193 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_194 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_195 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_196 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_197 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_198 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_199 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_237 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_80 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_81 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_82 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_83 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_84 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_85 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_86 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_87 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_88 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_89 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_90 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_91 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_92 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_93 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_94 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_95 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_96 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_97 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_98 ;
  wire \io_system.neorv32_bus_io_switch_inst_n_99 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_1 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_10 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_11 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_12 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_13 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_14 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_15 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_16 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_17 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_18 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_19 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_2 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_20 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_21 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_22 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_23 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_24 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_25 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_26 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_27 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_28 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_29 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_3 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_30 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_31 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_32 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_4 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_5 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_6 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_64 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_66 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_67 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_68 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_69 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_7 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_70 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_71 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_72 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_73 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_74 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_75 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_76 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_77 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_78 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_79 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_8 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_80 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_81 ;
  wire \io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_9 ;
  wire \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_0 ;
  wire \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_10 ;
  wire \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_11 ;
  wire \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_13 ;
  wire \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_54 ;
  wire \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_55 ;
  wire \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_56 ;
  wire \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_57 ;
  wire \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_58 ;
  wire \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_59 ;
  wire \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_60 ;
  wire \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_61 ;
  wire \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_62 ;
  wire \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_63 ;
  wire \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_64 ;
  wire \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_65 ;
  wire \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_66 ;
  wire \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_67 ;
  wire \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_68 ;
  wire \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_69 ;
  wire \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_70 ;
  wire \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_71 ;
  wire \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_72 ;
  wire \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_73 ;
  wire \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_74 ;
  wire \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_75 ;
  wire \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_76 ;
  wire \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_77 ;
  wire \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_78 ;
  wire \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_79 ;
  wire \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_80 ;
  wire \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_81 ;
  wire \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_82 ;
  wire \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_83 ;
  wire \io_system.neorv32_slink_enabled.neorv32_slink_inst_n_84 ;
  wire \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_11 ;
  wire \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_12 ;
  wire \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_13 ;
  wire \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_14 ;
  wire \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_15 ;
  wire \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_16 ;
  wire \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_18 ;
  wire \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_19 ;
  wire \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_20 ;
  wire \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_21 ;
  wire \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_22 ;
  wire \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_23 ;
  wire \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_24 ;
  wire \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_25 ;
  wire \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_26 ;
  wire \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_27 ;
  wire \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_28 ;
  wire \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_3 ;
  wire \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_5 ;
  wire \io_system.neorv32_spi_enabled.neorv32_spi_inst_n_6 ;
  wire \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_14 ;
  wire \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_15 ;
  wire \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_16 ;
  wire \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_17 ;
  wire \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_18 ;
  wire \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_19 ;
  wire \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_20 ;
  wire \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_21 ;
  wire \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_22 ;
  wire \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_23 ;
  wire \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_24 ;
  wire \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_25 ;
  wire \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_26 ;
  wire \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_27 ;
  wire \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_28 ;
  wire \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_29 ;
  wire \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_30 ;
  wire \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_31 ;
  wire \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_32 ;
  wire \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_33 ;
  wire \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_34 ;
  wire \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_35 ;
  wire \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_36 ;
  wire \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_37 ;
  wire \io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_38 ;
  wire [11:5]\iodev_req[0][addr] ;
  wire \iodev_req[0][stb] ;
  wire \iodev_req[11][stb] ;
  wire [3:2]\iodev_req[17][addr] ;
  wire [31:0]\iodev_req[17][data] ;
  wire \iodev_req[17][rw] ;
  wire \iodev_req[17][stb] ;
  wire \iodev_req[2][stb] ;
  wire [4:4]\iodev_req[4][addr] ;
  wire \iodev_req[4][stb] ;
  wire \iodev_req[8][stb] ;
  wire \iodev_rsp[0][ack] ;
  wire \iodev_rsp[11][ack] ;
  wire [31:0]\iodev_rsp[11][data] ;
  wire \iodev_rsp[17][ack] ;
  wire [31:0]\iodev_rsp[17][data] ;
  wire \iodev_rsp[2][ack] ;
  wire [31:0]\iodev_rsp[2][data] ;
  wire \iodev_rsp[2][err] ;
  wire \iodev_rsp[4][ack] ;
  wire [31:0]\iodev_rsp[4][data] ;
  wire \iodev_rsp[8][ack] ;
  wire [31:0]\iodev_rsp[8][data] ;
  wire irq_en;
  wire irq_pol;
  wire irq_typ;
  wire \keeper[lock] ;
  wire \keeper_reg[ext]__0 ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awprot;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_1 ;
  wire \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_10 ;
  wire \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_11 ;
  wire \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_12 ;
  wire \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_13 ;
  wire \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_22 ;
  wire \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_23 ;
  wire \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_24 ;
  wire \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_25 ;
  wire \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_26 ;
  wire \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_27 ;
  wire \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_28 ;
  wire \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_29 ;
  wire \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_3 ;
  wire \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_38 ;
  wire \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_39 ;
  wire \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_40 ;
  wire \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_41 ;
  wire \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_42 ;
  wire \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_43 ;
  wire \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_44 ;
  wire \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_45 ;
  wire \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_54 ;
  wire \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_55 ;
  wire \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_56 ;
  wire \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_57 ;
  wire \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_58 ;
  wire \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_59 ;
  wire \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_6 ;
  wire \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_60 ;
  wire \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_61 ;
  wire \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_7 ;
  wire \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_8 ;
  wire \memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_9 ;
  wire neorv32_bus_gateway_inst_n_1;
  wire neorv32_bus_gateway_inst_n_3;
  wire \neorv32_cpu_frontend_inst/ibus_req_o[stb]1 ;
  wire \neorv32_cpu_frontend_inst/we_i ;
  wire \neorv32_cpu_lsu_inst/misaligned ;
  wire [31:0]p_0_in;
  wire p_0_in_10;
  wire [31:0]p_0_in__0;
  wire p_10_in;
  wire p_13_in;
  wire p_16_in;
  wire p_19_in;
  wire p_1_in;
  wire p_1_in13_in;
  wire p_1_in19_in;
  wire p_1_in25_in;
  wire p_1_in31_in;
  wire p_1_in37_in;
  wire p_1_in43_in;
  wire p_1_in49_in;
  wire p_1_in55_in;
  wire p_1_in61_in;
  wire p_1_in67_in;
  wire p_1_in73_in;
  wire p_1_in79_in;
  wire p_1_in7_in;
  wire p_1_in85_in;
  wire p_1_in91_in;
  wire p_1_in_2;
  wire [0:0]p_1_in_3;
  wire p_1_in_4;
  wire [0:0]p_1_out;
  wire p_22_in;
  wire p_25_in;
  wire p_28_in;
  wire p_31_in;
  wire p_34_in;
  wire p_36_in;
  wire p_38_in;
  wire p_40_in;
  wire p_42_in;
  wire p_4_in;
  wire p_7_in;
  wire port_out;
  wire r_pnt;
  wire rdata1__2;
  wire [31:0]rdata_reg;
  wire rstn_sys;
  wire rstn_sys_o_reg_inv;
  wire \rx_engine_fifo_inst/re0 ;
  wire \rx_fifo[avail] ;
  wire \rx_fifo[re] ;
  wire rx_last;
  wire [3:1]rx_route;
  wire s0_axis_tready;
  wire s0_axis_tvalid;
  wire s1_axis_tvalid;
  wire \soc_generators.neorv32_sys_clock_inst_n_0 ;
  wire spi_clk_en1;
  wire spi_clk_o;
  wire [7:0]spi_csn_o;
  wire spi_dat_i;
  wire spi_dat_o;
  wire state_nxt0;
  wire [31:0]\sysinfo_reg[0]_0 ;
  wire [2:0]\trap_ctrl_reg[irq_pnd][2] ;
  wire \tx_fifo[avail] ;
  wire \tx_fifo_inst/we ;
  wire \tx_fifo_inst/we_1 ;
  wire tx_route;
  wire uart0_ctsn_i;
  wire uart0_rtsn_o;
  wire uart0_rxd_i;
  wire uart0_txd_o;
  wire uart_clk;
  wire w_pnt;
  wire \w_pnt_reg[0] ;
  wire wack;
  wire wack0;
  wire we__0;
  wire wvalid;
  wire [0:0]xbus_cti_o;
  wire \xbus_req[stb] ;
  wire \xbus_rsp[ack] ;
  wire [31:0]\xbus_rsp[data] ;
  wire \xbus_rsp[err]_0 ;
  wire xbus_stb_o;
  wire xbus_terminate;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_bus_switch \core_complex_gen[0].neorv32_core_bus_switch_inst 
       (.D(\core_req[0][meta] ),
        .E(\io_req[stb] ),
        .\FSM_onehot_state_reg[1]_0 (\core_complex_gen[0].neorv32_core_bus_switch_inst_n_3 ),
        .\FSM_onehot_state_reg[2]_0 (\core_complex_gen[0].neorv32_core_bus_switch_inst_n_6 ),
        .\FSM_onehot_state_reg[2]_1 (\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_38 ),
        .\FSM_onehot_state_reg[2]_2 (\core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst_n_35 ),
        .\amo_rsp[ack] (\amo_rsp[ack] ),
        .b_req_reg_0(\core_complex_gen[0].neorv32_core_bus_switch_inst_n_2 ),
        .b_req_reg_1(\core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst_n_1 ),
        .\bus_rsp_o[err] (\xbus_rsp[err]_0 ),
        .clk(clk),
        .\core_req[0][stb] (\core_req[0][stb] ),
        .\dbus_req_o[meta] (\cpu_d_req[0][meta] ),
        .\dcache_req[0][stb] (\dcache_req[0][stb] ),
        .\icache_req[0][stb] (\icache_req[0][stb] ),
        .\icache_rsp[0][err] (\icache_rsp[0][err] ),
        .\locked_reg[0]_0 (\core_complex_gen[0].neorv32_core_bus_switch_inst_n_1 ),
        .\locked_reg[0]_1 (\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_36 ),
        .\locked_reg[1]_0 (\core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst_n_3 ),
        .\main_rsp_o[err] (\io_rsp[err] ),
        .p_1_in(p_1_in),
        .\request_reg_enabled.device_req_o_reg[rw] (\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_32 ),
        .rstn_sys(rstn_sys),
        .state_nxt0(state_nxt0),
        .xbus_terminate(xbus_terminate));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu \core_complex_gen[0].neorv32_cpu_inst 
       (.D({\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_72 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_73 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_74 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_75 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_76 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_77 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_78 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_79 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_80 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_81 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_82 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_83 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_84 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_85 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_86 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_87 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_88 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_89 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_90 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_91 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_92 }),
        .\FSM_onehot_fetch_reg[state][1] (\core_complex_gen[0].neorv32_cpu_inst_n_36 ),
        .\FSM_onehot_fetch_reg[state][2] (\core_complex_gen[0].neorv32_cpu_inst_n_70 ),
        .Q(\cpu_i_req[0][addr] ),
        .clk(clk),
        .\cpu_d_req[0][rw] (\cpu_d_req[0][rw] ),
        .\cpu_d_rsp[0][ack] (\cpu_d_rsp[0][ack] ),
        .\cpu_d_rsp[0][data] (\cpu_d_rsp[0][data] ),
        .\cpu_d_rsp[0][err] (\cpu_d_rsp[0][err] ),
        .\cpu_i_rsp[0][data] (\cpu_i_rsp[0][data] ),
        .\ctrl_nxt[buf_dir] (\ctrl_nxt[buf_dir]_0 ),
        .\ctrl_nxt[buf_dir]_0 (\ctrl_nxt[buf_dir] ),
        .\ctrl_nxt[state]0 (\ctrl_nxt[state]0 ),
        .\ctrl_o[if_fence] (\cpu_i_req[0][fence] ),
        .\ctrl_o[lsu_fence] (\cpu_d_req[0][fence] ),
        .\ctrl_o[lsu_req] (\ctrl[lsu_req] ),
        .\ctrl_reg[buf_dir] (\core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst_n_72 ),
        .\ctrl_reg[buf_dir]_0 (\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_71 ),
        .\ctrl_reg[buf_req]__0 (\ctrl_reg[buf_req]__0 ),
        .\dbus_req_o[meta] (\cpu_d_req[0][meta] ),
        .\dbus_req_o_reg[ben][3] (\cpu_d_req[0][ben] ),
        .\dbus_req_o_reg[data][31] (\cpu_d_req[0][data] ),
        .\exe_engine_reg[ir][12] (\core_complex_gen[0].neorv32_cpu_inst_n_78 ),
        .\exe_engine_reg[ir][12]_0 (\core_complex_gen[0].neorv32_cpu_inst_n_79 ),
        .\exe_engine_reg[ir][13]_rep__0 (\core_complex_gen[0].neorv32_cpu_inst_n_80 ),
        .\ibus_req_o[stb]1 (\neorv32_cpu_frontend_inst/ibus_req_o[stb]1 ),
        .irq_fast_i({cpu_firq[14],cpu_firq[8],cpu_firq[6],cpu_firq[2]}),
        .\mar_reg[1] (\core_complex_gen[0].neorv32_cpu_inst_n_71 ),
        .\mar_reg[1]_0 (\core_complex_gen[0].neorv32_cpu_inst_n_72 ),
        .\mar_reg[1]_1 (\core_complex_gen[0].neorv32_cpu_inst_n_73 ),
        .\mar_reg[1]_2 (\core_complex_gen[0].neorv32_cpu_inst_n_74 ),
        .\mar_reg[1]_3 (\core_complex_gen[0].neorv32_cpu_inst_n_75 ),
        .\mar_reg[1]_4 (\core_complex_gen[0].neorv32_cpu_inst_n_76 ),
        .\mar_reg[1]_5 (\core_complex_gen[0].neorv32_cpu_inst_n_77 ),
        .\mar_reg[31] (\cpu_d_req[0][addr] ),
        .misaligned(\neorv32_cpu_lsu_inst/misaligned ),
        .\rdata_o_reg[23] (\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_94 ),
        .\rdata_o_reg[31] (\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_93 ),
        .rstn_sys(rstn_sys),
        .\trap_ctrl_reg[irq_pnd][2] (\trap_ctrl_reg[irq_pnd][2] ),
        .wdata_i(\cpu_i_rsp[0][err] ),
        .we_i(\neorv32_cpu_frontend_inst/we_i ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cache__parameterized0 \core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst 
       (.D({\core_req[0][addr] [31:8],\core_req[0][addr] [5:2],\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_28 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_29 }),
        .E(\xbus_req[stb] ),
        .\FSM_onehot_keeper_reg[state][0] (\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_31 ),
        .\FSM_onehot_state_reg[1] (p_1_out),
        .\FSM_sequential_ctrl_reg[state][1]_0 (\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_38 ),
        .\FSM_sequential_ctrl_reg[state][1]_1 (\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_71 ),
        .\FSM_sequential_ctrl_reg[state][2]_0 (\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_36 ),
        .\amo_rsp[data] (\amo_rsp[data] ),
        .\bus_req_i[burst] (\core_req[0][burst] ),
        .\bus_req_i[rw] (\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_30 ),
        .clk(clk),
        .\core_req[0][stb] (\core_req[0][stb] ),
        .\cpu_d_req[0][rw] (\cpu_d_req[0][rw] ),
        .\cpu_d_rsp[0][ack] (\cpu_d_rsp[0][ack] ),
        .\cpu_d_rsp[0][data] (\cpu_d_rsp[0][data] ),
        .\cpu_d_rsp[0][err] (\cpu_d_rsp[0][err] ),
        .\ctrl_nxt[buf_dir] (\ctrl_nxt[buf_dir] ),
        .\ctrl_o[lsu_fence] (\cpu_d_req[0][fence] ),
        .\ctrl_o[lsu_req] (\ctrl[lsu_req] ),
        .\ctrl_reg[ofs_ext][0]_0 (\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_1 ),
        .\ctrl_reg[tag][23]_0 (\cpu_d_req[0][addr] ),
        .\dbus_req_o_reg[ben][3] (\core_req[0][ben] ),
        .\dcache_req[0][stb] (\dcache_req[0][stb] ),
        .en(en),
        .\icache_req[0][addr] ({\icache_req[0][addr] [31:8],\icache_req[0][addr] [5:2]}),
        .\keeper[lock] (\keeper[lock] ),
        .\keeper_reg[ext]__0 (\keeper_reg[ext]__0 ),
        .\locked_reg[0] (\core_complex_gen[0].neorv32_core_bus_switch_inst_n_6 ),
        .\locked_reg[0]_0 (\core_complex_gen[0].neorv32_core_bus_switch_inst_n_3 ),
        .\locked_reg[0]_1 (\core_complex_gen[0].neorv32_core_bus_switch_inst_n_1 ),
        .\main_req_i[data] (\cpu_d_req[0][data] ),
        .\mar_reg[1] (\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_93 ),
        .\mar_reg[1]_0 (\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_94 ),
        .\mar_reg[30] (\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_32 ),
        .\mar_reg[7] (\dcache_req[0][addr] ),
        .misaligned(\neorv32_cpu_lsu_inst/misaligned ),
        .\rdata_o_reg[0] (\core_complex_gen[0].neorv32_cpu_inst_n_78 ),
        .\rdata_o_reg[0]_0 (\core_complex_gen[0].neorv32_cpu_inst_n_71 ),
        .\rdata_o_reg[1] (\core_complex_gen[0].neorv32_cpu_inst_n_72 ),
        .\rdata_o_reg[24] (\core_complex_gen[0].neorv32_cpu_inst_n_80 ),
        .\rdata_o_reg[24]_0 (\core_complex_gen[0].neorv32_cpu_inst_n_79 ),
        .\rdata_o_reg[2] (\core_complex_gen[0].neorv32_cpu_inst_n_73 ),
        .\rdata_o_reg[3] (\core_complex_gen[0].neorv32_cpu_inst_n_74 ),
        .\rdata_o_reg[4] (\core_complex_gen[0].neorv32_cpu_inst_n_75 ),
        .\rdata_o_reg[5] (\core_complex_gen[0].neorv32_cpu_inst_n_76 ),
        .\rdata_o_reg[6] (\core_complex_gen[0].neorv32_cpu_inst_n_77 ),
        .\rdata_reg[6] ({\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_72 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_73 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_74 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_75 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_76 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_77 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_78 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_79 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_80 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_81 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_82 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_83 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_84 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_85 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_86 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_87 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_88 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_89 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_90 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_91 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_92 }),
        .\rdata_reg[8] (\cpu_d_req[0][ben] ),
        .\request_reg_enabled.device_req_o_reg[burst] (\core_req[0][meta] [0]),
        .\request_reg_enabled.device_req_o_reg[burst]_0 (\core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst_n_70 ),
        .rstn_sys(rstn_sys),
        .\trap_ctrl_reg[exc_buf][8] (neorv32_bus_gateway_inst_n_1),
        .wack0(wack0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cache \core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst 
       (.D(\core_req[0][meta] [0]),
        .E(rdata1__2),
        .\FSM_onehot_state_reg[2] (\core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst_n_1 ),
        .\FSM_sequential_ctrl[state][2]_i_4_0 (\core_complex_gen[0].neorv32_cpu_inst_n_36 ),
        .\FSM_sequential_ctrl_reg[state][0]_0 (\core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst_n_68 ),
        .\FSM_sequential_ctrl_reg[state][0]_1 (\core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst_n_70 ),
        .\FSM_sequential_ctrl_reg[state][2]_0 (\core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst_n_3 ),
        .Q(\cpu_i_req[0][addr] ),
        .addr_i(\core_req[0][addr] [7:6]),
        .\amo_rsp[ack] (\amo_rsp[ack] ),
        .\amo_rsp[data] (\amo_rsp[data] ),
        .b_req_reg(\core_complex_gen[0].neorv32_core_bus_switch_inst_n_2 ),
        .\bus_req_i[lock] (\core_req[0][lock] ),
        .clk(clk),
        .\cpu_i_rsp[0][data] (\cpu_i_rsp[0][data] ),
        .\ctrl_nxt[buf_dir] (\ctrl_nxt[buf_dir]_0 ),
        .\ctrl_nxt[state]0 (\ctrl_nxt[state]0 ),
        .\ctrl_o[if_fence] (\cpu_i_req[0][fence] ),
        .\ctrl_reg[buf_req]__0 (\ctrl_reg[buf_req]__0 ),
        .\ctrl_reg[buf_sync]_0 (\core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst_n_72 ),
        .data_i({\cache_o[stat] ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_54 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_55 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_56 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_57 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_58 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_59 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_60 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_61 }),
        .\exe_engine_reg[ir][29] (\core_complex_gen[0].neorv32_cpu_inst_n_70 ),
        .\fetch_reg[pc][31] ({\icache_req[0][addr] [31:8],\icache_req[0][addr] [5:2]}),
        .\ibus_req_o[stb]1 (\neorv32_cpu_frontend_inst/ibus_req_o[stb]1 ),
        .\icache_req[0][stb] (\icache_req[0][stb] ),
        .\icache_rsp[0][ack] (\icache_rsp[0][ack] ),
        .\icache_rsp[0][err] (\icache_rsp[0][err] ),
        .\locked_reg[1] (\core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst_n_35 ),
        .\locked_reg[1]_0 (\core_complex_gen[0].neorv32_core_bus_switch_inst_n_6 ),
        .\locked_reg[1]_1 (\core_complex_gen[0].neorv32_core_bus_switch_inst_n_3 ),
        .p_1_in(p_1_in),
        .\rdata_reg[7] ({\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_6 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_7 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_8 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_9 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_10 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_11 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_12 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_13 }),
        .\rdata_reg[7]_0 ({\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_22 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_23 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_24 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_25 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_26 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_27 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_28 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_29 }),
        .\rdata_reg[7]_1 ({\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_38 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_39 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_40 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_41 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_42 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_43 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_44 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_45 }),
        .\request_reg_enabled.device_req_o_reg[addr][7] (\dcache_req[0][addr] ),
        .\request_reg_enabled.device_req_o_reg[lock] (\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_38 ),
        .rstn_sys(rstn_sys),
        .state_nxt0(state_nxt0),
        .wdata_i(\cpu_i_rsp[0][err] ),
        .we_i(\neorv32_cpu_frontend_inst/we_i ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_boot_rom \io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst 
       (.DOADO(rdata_reg),
        .I48(\io_system.neorv32_bus_io_switch_inst_n_109 ),
        .\bus_req_i[stb] (\iodev_req[0][stb] ),
        .\bus_rsp_o[ack] (\iodev_rsp[0][ack] ),
        .clk(clk),
        .\dev_00_req_o[addr] ({\iodev_req[0][addr] ,\iodev_req[4][addr] ,\iodev_req[17][addr] }),
        .rstn_sys(rstn_sys));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_bus_io_switch \io_system.neorv32_bus_io_switch_inst 
       (.D(p_0_in__0),
        .DOADO(rdata_reg),
        .E(\io_system.neorv32_bus_io_switch_inst_n_13 ),
        .I48(\io_system.neorv32_bus_io_switch_inst_n_109 ),
        .Q({\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_31 ,\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_32 ,\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_33 ,\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_34 ,\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_35 ,\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_36 ,\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_37 ,\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_38 }),
        .\bus_req_i[rw] (\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_30 ),
        .\bus_req_i[stb] (\iodev_req[0][stb] ),
        .\bus_rsp_o[ack] (\iodev_rsp[0][ack] ),
        .\bus_rsp_o_reg[data][0] (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_1 ),
        .\bus_rsp_o_reg[data][0]_0 (\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_13 ),
        .\bus_rsp_o_reg[data][10] (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_11 ),
        .\bus_rsp_o_reg[data][11] (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_12 ),
        .\bus_rsp_o_reg[data][11]_0 (\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_10 ),
        .\bus_rsp_o_reg[data][12] (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_13 ),
        .\bus_rsp_o_reg[data][13] (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_14 ),
        .\bus_rsp_o_reg[data][14] (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_15 ),
        .\bus_rsp_o_reg[data][15] ({\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_17 ,\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_18 ,\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_19 ,\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_20 ,\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_21 ,\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_22 ,\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_23 ,\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_24 ,\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_25 ,\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_26 }),
        .\bus_rsp_o_reg[data][15]_0 (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_16 ),
        .\bus_rsp_o_reg[data][16] (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_17 ),
        .\bus_rsp_o_reg[data][16]_0 (\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_11 ),
        .\bus_rsp_o_reg[data][16]_1 (\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_12 ),
        .\bus_rsp_o_reg[data][17] (\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_16 ),
        .\bus_rsp_o_reg[data][17]_0 (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_18 ),
        .\bus_rsp_o_reg[data][18] (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_19 ),
        .\bus_rsp_o_reg[data][19] (\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_15 ),
        .\bus_rsp_o_reg[data][19]_0 (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_20 ),
        .\bus_rsp_o_reg[data][1] (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_2 ),
        .\bus_rsp_o_reg[data][20] (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_21 ),
        .\bus_rsp_o_reg[data][21] (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_22 ),
        .\bus_rsp_o_reg[data][22] (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_23 ),
        .\bus_rsp_o_reg[data][23] (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_24 ),
        .\bus_rsp_o_reg[data][24] (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_25 ),
        .\bus_rsp_o_reg[data][25] (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_26 ),
        .\bus_rsp_o_reg[data][26] (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_27 ),
        .\bus_rsp_o_reg[data][27] (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_28 ),
        .\bus_rsp_o_reg[data][28] (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_29 ),
        .\bus_rsp_o_reg[data][29] (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_30 ),
        .\bus_rsp_o_reg[data][2] (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_3 ),
        .\bus_rsp_o_reg[data][2]_0 (\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_3 ),
        .\bus_rsp_o_reg[data][30] (\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_30 ),
        .\bus_rsp_o_reg[data][30]_0 (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_31 ),
        .\bus_rsp_o_reg[data][30]_1 (p_1_in_4),
        .\bus_rsp_o_reg[data][31] (\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_14 ),
        .\bus_rsp_o_reg[data][31]_0 ({p_34_in,p_36_in,p_38_in,p_40_in,p_42_in,p_31_in,p_28_in,p_25_in,p_22_in,p_19_in,p_16_in,p_13_in,p_10_in,p_7_in,p_4_in,p_1_in91_in,p_1_in85_in,p_1_in79_in,p_1_in73_in,p_1_in67_in,p_1_in61_in,p_1_in55_in,p_1_in49_in,p_1_in43_in,p_1_in37_in,p_1_in31_in,p_1_in25_in,p_1_in19_in,p_1_in13_in,p_1_in7_in,p_1_in_2,\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_64 }),
        .\bus_rsp_o_reg[data][31]_1 ({\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_66 ,\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_67 ,\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_68 ,\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_69 ,\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_70 ,\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_71 ,\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_72 ,\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_73 ,\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_74 ,\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_75 ,\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_76 ,\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_77 ,\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_78 ,\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_79 ,\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_80 ,\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_81 ,gpio_o}),
        .\bus_rsp_o_reg[data][31]_2 (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_32 ),
        .\bus_rsp_o_reg[data][31]_3 (\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_5 ),
        .\bus_rsp_o_reg[data][31]_4 (\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_6 ),
        .\bus_rsp_o_reg[data][31]_5 ({\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_54 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_55 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_56 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_57 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_58 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_59 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_60 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_61 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_62 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_63 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_64 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_65 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_66 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_67 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_68 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_69 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_70 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_71 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_72 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_73 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_74 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_75 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_76 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_77 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_78 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_79 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_80 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_81 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_82 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_83 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_84 }),
        .\bus_rsp_o_reg[data][31]_6 (\sysinfo_reg[0]_0 ),
        .\bus_rsp_o_reg[data][3] (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_4 ),
        .\bus_rsp_o_reg[data][3]_0 (rx_route),
        .\bus_rsp_o_reg[data][4] (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_5 ),
        .\bus_rsp_o_reg[data][5] ({\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_27 ,\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_28 ,\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_29 }),
        .\bus_rsp_o_reg[data][5]_0 (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_6 ),
        .\bus_rsp_o_reg[data][5]_1 ({\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_18 ,\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_19 ,\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_20 }),
        .\bus_rsp_o_reg[data][6] (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_7 ),
        .\bus_rsp_o_reg[data][7] (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_8 ),
        .\bus_rsp_o_reg[data][7]_0 ({\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_21 ,\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_22 ,\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_23 ,\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_24 ,\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_25 ,\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_26 ,\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_27 ,\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_28 }),
        .\bus_rsp_o_reg[data][8] (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_9 ),
        .\bus_rsp_o_reg[data][9] (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_10 ),
        .\bus_rsp_o_reg[data][9]_0 ({\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_13 ,\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_14 ,\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_15 ,\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_16 }),
        .\bus_rsp_o_reg[data][9]_1 (\w_pnt_reg[0] ),
        .clk(clk),
        .\ctrl[enable] (\ctrl[enable] ),
        .\ctrl_reg[cpha]__0 (\ctrl_reg[cpha]__0 ),
        .\ctrl_reg[enable]__0 (\ctrl_reg[enable]__0_9 ),
        .\ctrl_reg[enable]__0_0 (\ctrl_reg[enable]__0 ),
        .\ctrl_reg[hwfc_en]__0 (\ctrl_reg[hwfc_en]__0 ),
        .\ctrl_reg[irq_rx_full]__0 (\ctrl_reg[irq_rx_full]__0_7 ),
        .\ctrl_reg[irq_rx_full]__0_2 (\ctrl_reg[irq_rx_full]__0 ),
        .\ctrl_reg[irq_rx_nempty]__0 (\ctrl_reg[irq_rx_nempty]__0_8 ),
        .\ctrl_reg[irq_rx_nempty]__0_1 (\ctrl_reg[irq_rx_nempty]__0 ),
        .\ctrl_reg[irq_tx_empty]__0 (\ctrl_reg[irq_tx_empty]__0_6 ),
        .\ctrl_reg[irq_tx_empty]__0_3 (\ctrl_reg[irq_tx_empty]__0 ),
        .\ctrl_reg[irq_tx_nfull]__0 (\ctrl_reg[irq_tx_nfull]__0_5 ),
        .\ctrl_reg[irq_tx_nfull]__0_4 (\ctrl_reg[irq_tx_nfull]__0 ),
        .\ctrl_reg[sim_mode]__0 (\ctrl_reg[sim_mode]__0 ),
        .\dev_00_req_o[addr] ({\iodev_req[0][addr] ,\iodev_req[4][addr] ,\iodev_req[17][addr] }),
        .\dev_12_req_o[data] (\iodev_req[17][data] ),
        .\dev_12_req_o[rw] (\iodev_req[17][rw] ),
        .\dev_30_rsp_i[err] (\iodev_rsp[2][err] ),
        .empty(empty),
        .\iodev_req[11][stb] (\iodev_req[11][stb] ),
        .\iodev_req[17][stb] (\iodev_req[17][stb] ),
        .\iodev_req[2][stb] (\iodev_req[2][stb] ),
        .\iodev_req[4][stb] (\iodev_req[4][stb] ),
        .\iodev_req[8][stb] (\iodev_req[8][stb] ),
        .\iodev_rsp[11][ack] (\iodev_rsp[11][ack] ),
        .\iodev_rsp[17][ack] (\iodev_rsp[17][ack] ),
        .\iodev_rsp[2][ack] (\iodev_rsp[2][ack] ),
        .\iodev_rsp[4][ack] (\iodev_rsp[4][ack] ),
        .\iodev_rsp[8][ack] (\iodev_rsp[8][ack] ),
        .\main_req_i[addr] ({\core_req[0][addr] [20:16],\core_req[0][addr] [11:2]}),
        .\main_req_i[data] (\cpu_d_req[0][data] ),
        .\main_rsp_o[ack] (\io_rsp[ack] ),
        .\main_rsp_o[data] (\io_rsp[data] ),
        .\main_rsp_o[err] (\io_rsp[err] ),
        .p_1_in(p_1_in_3),
        .\port_in_reg[31] ({\io_system.neorv32_bus_io_switch_inst_n_115 ,\io_system.neorv32_bus_io_switch_inst_n_116 ,\io_system.neorv32_bus_io_switch_inst_n_117 ,\io_system.neorv32_bus_io_switch_inst_n_118 ,\io_system.neorv32_bus_io_switch_inst_n_119 ,\io_system.neorv32_bus_io_switch_inst_n_120 ,\io_system.neorv32_bus_io_switch_inst_n_121 ,\io_system.neorv32_bus_io_switch_inst_n_122 ,\io_system.neorv32_bus_io_switch_inst_n_123 ,\io_system.neorv32_bus_io_switch_inst_n_124 ,\io_system.neorv32_bus_io_switch_inst_n_125 ,\io_system.neorv32_bus_io_switch_inst_n_126 ,\io_system.neorv32_bus_io_switch_inst_n_127 ,\io_system.neorv32_bus_io_switch_inst_n_128 ,\io_system.neorv32_bus_io_switch_inst_n_129 ,\io_system.neorv32_bus_io_switch_inst_n_130 ,\io_system.neorv32_bus_io_switch_inst_n_131 ,\io_system.neorv32_bus_io_switch_inst_n_132 ,\io_system.neorv32_bus_io_switch_inst_n_133 ,\io_system.neorv32_bus_io_switch_inst_n_134 ,\io_system.neorv32_bus_io_switch_inst_n_135 ,\io_system.neorv32_bus_io_switch_inst_n_136 ,\io_system.neorv32_bus_io_switch_inst_n_137 ,\io_system.neorv32_bus_io_switch_inst_n_138 ,\io_system.neorv32_bus_io_switch_inst_n_139 ,\io_system.neorv32_bus_io_switch_inst_n_140 ,\io_system.neorv32_bus_io_switch_inst_n_141 ,\io_system.neorv32_bus_io_switch_inst_n_142 ,\io_system.neorv32_bus_io_switch_inst_n_143 ,\io_system.neorv32_bus_io_switch_inst_n_144 ,\io_system.neorv32_bus_io_switch_inst_n_145 ,\io_system.neorv32_bus_io_switch_inst_n_146 }),
        .r_pnt(r_pnt),
        .re0(\rx_engine_fifo_inst/re0 ),
        .\request_reg_enabled.device_req_o_reg[addr][2] (\io_system.neorv32_bus_io_switch_inst_n_0 ),
        .\request_reg_enabled.device_req_o_reg[addr][2]_0 (irq_en),
        .\request_reg_enabled.device_req_o_reg[addr][2]_1 (\ctrl[prsc] ),
        .\request_reg_enabled.device_req_o_reg[addr][2]_2 (tx_route),
        .\request_reg_enabled.device_req_o_reg[addr][3] (irq_pol),
        .\request_reg_enabled.device_req_o_reg[addr][3]_0 (irq_typ),
        .\request_reg_enabled.device_req_o_reg[addr][3]_1 (\rx_fifo[re] ),
        .\request_reg_enabled.device_req_o_reg[addr][3]_2 (p_0_in),
        .\request_reg_enabled.device_req_o_reg[addr][4] (port_out),
        .\request_reg_enabled.device_req_o_reg[data][0] (\io_system.neorv32_bus_io_switch_inst_n_147 ),
        .\request_reg_enabled.device_req_o_reg[data][1] (\io_system.neorv32_bus_io_switch_inst_n_149 ),
        .\request_reg_enabled.device_req_o_reg[data][2] (\io_system.neorv32_bus_io_switch_inst_n_150 ),
        .\request_reg_enabled.device_req_o_reg[rw] ({\io_system.neorv32_bus_io_switch_inst_n_80 ,\io_system.neorv32_bus_io_switch_inst_n_81 ,\io_system.neorv32_bus_io_switch_inst_n_82 ,\io_system.neorv32_bus_io_switch_inst_n_83 ,\io_system.neorv32_bus_io_switch_inst_n_84 ,\io_system.neorv32_bus_io_switch_inst_n_85 ,\io_system.neorv32_bus_io_switch_inst_n_86 ,\io_system.neorv32_bus_io_switch_inst_n_87 ,\io_system.neorv32_bus_io_switch_inst_n_88 ,\io_system.neorv32_bus_io_switch_inst_n_89 ,\io_system.neorv32_bus_io_switch_inst_n_90 ,\io_system.neorv32_bus_io_switch_inst_n_91 ,\io_system.neorv32_bus_io_switch_inst_n_92 ,\io_system.neorv32_bus_io_switch_inst_n_93 ,\io_system.neorv32_bus_io_switch_inst_n_94 ,\io_system.neorv32_bus_io_switch_inst_n_95 ,\io_system.neorv32_bus_io_switch_inst_n_96 ,\io_system.neorv32_bus_io_switch_inst_n_97 ,\io_system.neorv32_bus_io_switch_inst_n_98 ,\io_system.neorv32_bus_io_switch_inst_n_99 ,\io_system.neorv32_bus_io_switch_inst_n_100 ,\io_system.neorv32_bus_io_switch_inst_n_101 ,\io_system.neorv32_bus_io_switch_inst_n_102 ,\io_system.neorv32_bus_io_switch_inst_n_103 ,\io_system.neorv32_bus_io_switch_inst_n_104 ,\io_system.neorv32_bus_io_switch_inst_n_105 }),
        .\request_reg_enabled.device_req_o_reg[rw]_0 (\io_system.neorv32_bus_io_switch_inst_n_106 ),
        .\request_reg_enabled.device_req_o_reg[rw]_1 (\io_system.neorv32_bus_io_switch_inst_n_107 ),
        .\request_reg_enabled.device_req_o_reg[rw]_2 ({\io_system.neorv32_bus_io_switch_inst_n_151 ,\io_system.neorv32_bus_io_switch_inst_n_152 ,\io_system.neorv32_bus_io_switch_inst_n_153 ,\io_system.neorv32_bus_io_switch_inst_n_154 ,\io_system.neorv32_bus_io_switch_inst_n_155 ,\io_system.neorv32_bus_io_switch_inst_n_156 ,\io_system.neorv32_bus_io_switch_inst_n_157 ,\io_system.neorv32_bus_io_switch_inst_n_158 ,\io_system.neorv32_bus_io_switch_inst_n_159 ,\io_system.neorv32_bus_io_switch_inst_n_160 ,\io_system.neorv32_bus_io_switch_inst_n_161 ,\io_system.neorv32_bus_io_switch_inst_n_162 ,\io_system.neorv32_bus_io_switch_inst_n_163 ,\io_system.neorv32_bus_io_switch_inst_n_164 ,\io_system.neorv32_bus_io_switch_inst_n_165 }),
        .\request_reg_enabled.device_req_o_reg[rw]_3 (\tx_fifo_inst/we_1 ),
        .\request_reg_enabled.device_req_o_reg[rw]_4 ({\io_system.neorv32_bus_io_switch_inst_n_168 ,\io_system.neorv32_bus_io_switch_inst_n_169 ,\io_system.neorv32_bus_io_switch_inst_n_170 ,\io_system.neorv32_bus_io_switch_inst_n_171 ,\io_system.neorv32_bus_io_switch_inst_n_172 ,\io_system.neorv32_bus_io_switch_inst_n_173 ,\io_system.neorv32_bus_io_switch_inst_n_174 ,\io_system.neorv32_bus_io_switch_inst_n_175 ,\io_system.neorv32_bus_io_switch_inst_n_176 ,\io_system.neorv32_bus_io_switch_inst_n_177 ,\io_system.neorv32_bus_io_switch_inst_n_178 ,\io_system.neorv32_bus_io_switch_inst_n_179 ,\io_system.neorv32_bus_io_switch_inst_n_180 ,\io_system.neorv32_bus_io_switch_inst_n_181 ,\io_system.neorv32_bus_io_switch_inst_n_182 ,\io_system.neorv32_bus_io_switch_inst_n_183 ,\io_system.neorv32_bus_io_switch_inst_n_184 ,\io_system.neorv32_bus_io_switch_inst_n_185 ,\io_system.neorv32_bus_io_switch_inst_n_186 ,\io_system.neorv32_bus_io_switch_inst_n_187 ,\io_system.neorv32_bus_io_switch_inst_n_188 ,\io_system.neorv32_bus_io_switch_inst_n_189 ,\io_system.neorv32_bus_io_switch_inst_n_190 ,\io_system.neorv32_bus_io_switch_inst_n_191 ,\io_system.neorv32_bus_io_switch_inst_n_192 ,\io_system.neorv32_bus_io_switch_inst_n_193 ,\io_system.neorv32_bus_io_switch_inst_n_194 ,\io_system.neorv32_bus_io_switch_inst_n_195 ,\io_system.neorv32_bus_io_switch_inst_n_196 ,\io_system.neorv32_bus_io_switch_inst_n_197 ,\io_system.neorv32_bus_io_switch_inst_n_198 ,\io_system.neorv32_bus_io_switch_inst_n_199 }),
        .\request_reg_enabled.device_req_o_reg[rw]_5 (\tx_fifo_inst/we ),
        .\request_reg_enabled.device_req_o_reg[rw]_6 (\io_system.neorv32_bus_io_switch_inst_n_237 ),
        .\request_reg_enabled.device_req_o_reg[rw]_7 (\io_req[stb] ),
        .\response_reg_enabled.host_rsp_o_reg[data][31] (\iodev_rsp[2][data] ),
        .\response_reg_enabled.host_rsp_o_reg[data][31]_0 ({\iodev_rsp[8][data] [31:30],\iodev_rsp[8][data] [18:16],\iodev_rsp[8][data] [9:0]}),
        .\response_reg_enabled.host_rsp_o_reg[data][31]_1 (\iodev_rsp[4][data] ),
        .\response_reg_enabled.host_rsp_o_reg[data][31]_2 (\iodev_rsp[17][data] ),
        .\response_reg_enabled.host_rsp_o_reg[data][31]_3 ({\iodev_rsp[11][data] [31:30],\iodev_rsp[11][data] [23:0]}),
        .rstn_sys(rstn_sys),
        .\rx_fifo[avail] (\rx_fifo[avail] ),
        .rx_last(rx_last),
        .\tx_fifo[avail] (\tx_fifo[avail] ),
        .w_pnt(w_pnt),
        .\w_pnt_reg[0] (\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_11 ),
        .\w_pnt_reg[0]_0 (\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_0 ),
        .we(we__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_gpio \io_system.neorv32_gpio_enabled.neorv32_gpio_inst 
       (.D(\iodev_req[17][data] ),
        .E(port_out),
        .Q({p_34_in,p_36_in,p_38_in,p_40_in,p_42_in,p_31_in,p_28_in,p_25_in,p_22_in,p_19_in,p_16_in,p_13_in,p_10_in,p_7_in,p_4_in,p_1_in91_in,p_1_in85_in,p_1_in79_in,p_1_in73_in,p_1_in67_in,p_1_in61_in,p_1_in55_in,p_1_in49_in,p_1_in43_in,p_1_in37_in,p_1_in31_in,p_1_in25_in,p_1_in19_in,p_1_in13_in,p_1_in7_in,p_1_in_2,\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_64 }),
        .\bus_rsp_o_reg[data][31]_0 (\iodev_rsp[4][data] ),
        .\bus_rsp_o_reg[data][31]_1 ({\io_system.neorv32_bus_io_switch_inst_n_115 ,\io_system.neorv32_bus_io_switch_inst_n_116 ,\io_system.neorv32_bus_io_switch_inst_n_117 ,\io_system.neorv32_bus_io_switch_inst_n_118 ,\io_system.neorv32_bus_io_switch_inst_n_119 ,\io_system.neorv32_bus_io_switch_inst_n_120 ,\io_system.neorv32_bus_io_switch_inst_n_121 ,\io_system.neorv32_bus_io_switch_inst_n_122 ,\io_system.neorv32_bus_io_switch_inst_n_123 ,\io_system.neorv32_bus_io_switch_inst_n_124 ,\io_system.neorv32_bus_io_switch_inst_n_125 ,\io_system.neorv32_bus_io_switch_inst_n_126 ,\io_system.neorv32_bus_io_switch_inst_n_127 ,\io_system.neorv32_bus_io_switch_inst_n_128 ,\io_system.neorv32_bus_io_switch_inst_n_129 ,\io_system.neorv32_bus_io_switch_inst_n_130 ,\io_system.neorv32_bus_io_switch_inst_n_131 ,\io_system.neorv32_bus_io_switch_inst_n_132 ,\io_system.neorv32_bus_io_switch_inst_n_133 ,\io_system.neorv32_bus_io_switch_inst_n_134 ,\io_system.neorv32_bus_io_switch_inst_n_135 ,\io_system.neorv32_bus_io_switch_inst_n_136 ,\io_system.neorv32_bus_io_switch_inst_n_137 ,\io_system.neorv32_bus_io_switch_inst_n_138 ,\io_system.neorv32_bus_io_switch_inst_n_139 ,\io_system.neorv32_bus_io_switch_inst_n_140 ,\io_system.neorv32_bus_io_switch_inst_n_141 ,\io_system.neorv32_bus_io_switch_inst_n_142 ,\io_system.neorv32_bus_io_switch_inst_n_143 ,\io_system.neorv32_bus_io_switch_inst_n_144 ,\io_system.neorv32_bus_io_switch_inst_n_145 ,\io_system.neorv32_bus_io_switch_inst_n_146 }),
        .clk(clk),
        .\dev_00_req_o[addr] (\iodev_req[17][addr] ),
        .gpio_i(gpio_i),
        .\iodev_req[4][stb] (\iodev_req[4][stb] ),
        .\iodev_rsp[4][ack] (\iodev_rsp[4][ack] ),
        .\irq_clrn_reg[31]_0 (p_0_in__0),
        .\irq_en_reg[31]_0 (irq_en),
        .irq_fast_i(cpu_firq[8]),
        .\irq_pol_reg[0]_0 (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_1 ),
        .\irq_pol_reg[10]_0 (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_11 ),
        .\irq_pol_reg[11]_0 (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_12 ),
        .\irq_pol_reg[12]_0 (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_13 ),
        .\irq_pol_reg[13]_0 (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_14 ),
        .\irq_pol_reg[14]_0 (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_15 ),
        .\irq_pol_reg[15]_0 (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_16 ),
        .\irq_pol_reg[16]_0 (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_17 ),
        .\irq_pol_reg[17]_0 (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_18 ),
        .\irq_pol_reg[18]_0 (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_19 ),
        .\irq_pol_reg[19]_0 (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_20 ),
        .\irq_pol_reg[1]_0 (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_2 ),
        .\irq_pol_reg[20]_0 (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_21 ),
        .\irq_pol_reg[21]_0 (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_22 ),
        .\irq_pol_reg[22]_0 (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_23 ),
        .\irq_pol_reg[23]_0 (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_24 ),
        .\irq_pol_reg[24]_0 (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_25 ),
        .\irq_pol_reg[25]_0 (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_26 ),
        .\irq_pol_reg[26]_0 (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_27 ),
        .\irq_pol_reg[27]_0 (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_28 ),
        .\irq_pol_reg[28]_0 (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_29 ),
        .\irq_pol_reg[29]_0 (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_30 ),
        .\irq_pol_reg[2]_0 (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_3 ),
        .\irq_pol_reg[30]_0 (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_31 ),
        .\irq_pol_reg[31]_0 (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_32 ),
        .\irq_pol_reg[31]_1 (irq_pol),
        .\irq_pol_reg[3]_0 (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_4 ),
        .\irq_pol_reg[4]_0 (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_5 ),
        .\irq_pol_reg[5]_0 (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_6 ),
        .\irq_pol_reg[6]_0 (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_7 ),
        .\irq_pol_reg[7]_0 (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_8 ),
        .\irq_pol_reg[8]_0 (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_9 ),
        .\irq_pol_reg[9]_0 (\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_10 ),
        .\irq_typ_reg[31]_0 (irq_typ),
        .\port_out_reg[31]_0 ({\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_66 ,\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_67 ,\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_68 ,\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_69 ,\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_70 ,\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_71 ,\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_72 ,\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_73 ,\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_74 ,\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_75 ,\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_76 ,\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_77 ,\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_78 ,\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_79 ,\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_80 ,\io_system.neorv32_gpio_enabled.neorv32_gpio_inst_n_81 ,gpio_o}),
        .rstn_sys(rstn_sys));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_slink \io_system.neorv32_slink_enabled.neorv32_slink_inst 
       (.D(\iodev_req[17][data] ),
        .E(\rx_fifo[re] ),
        .Q(rx_route),
        .\bus_rsp_o_reg[data][31]_0 (\iodev_rsp[17][data] ),
        .\bus_rsp_o_reg[data][31]_1 ({\io_system.neorv32_bus_io_switch_inst_n_168 ,\io_system.neorv32_bus_io_switch_inst_n_169 ,\io_system.neorv32_bus_io_switch_inst_n_170 ,\io_system.neorv32_bus_io_switch_inst_n_171 ,\io_system.neorv32_bus_io_switch_inst_n_172 ,\io_system.neorv32_bus_io_switch_inst_n_173 ,\io_system.neorv32_bus_io_switch_inst_n_174 ,\io_system.neorv32_bus_io_switch_inst_n_175 ,\io_system.neorv32_bus_io_switch_inst_n_176 ,\io_system.neorv32_bus_io_switch_inst_n_177 ,\io_system.neorv32_bus_io_switch_inst_n_178 ,\io_system.neorv32_bus_io_switch_inst_n_179 ,\io_system.neorv32_bus_io_switch_inst_n_180 ,\io_system.neorv32_bus_io_switch_inst_n_181 ,\io_system.neorv32_bus_io_switch_inst_n_182 ,\io_system.neorv32_bus_io_switch_inst_n_183 ,\io_system.neorv32_bus_io_switch_inst_n_184 ,\io_system.neorv32_bus_io_switch_inst_n_185 ,\io_system.neorv32_bus_io_switch_inst_n_186 ,\io_system.neorv32_bus_io_switch_inst_n_187 ,\io_system.neorv32_bus_io_switch_inst_n_188 ,\io_system.neorv32_bus_io_switch_inst_n_189 ,\io_system.neorv32_bus_io_switch_inst_n_190 ,\io_system.neorv32_bus_io_switch_inst_n_191 ,\io_system.neorv32_bus_io_switch_inst_n_192 ,\io_system.neorv32_bus_io_switch_inst_n_193 ,\io_system.neorv32_bus_io_switch_inst_n_194 ,\io_system.neorv32_bus_io_switch_inst_n_195 ,\io_system.neorv32_bus_io_switch_inst_n_196 ,\io_system.neorv32_bus_io_switch_inst_n_197 ,\io_system.neorv32_bus_io_switch_inst_n_198 ,\io_system.neorv32_bus_io_switch_inst_n_199 }),
        .clk(clk),
        .\ctrl[enable] (\ctrl[enable] ),
        .\ctrl_reg[enable]_0 (\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_13 ),
        .\ctrl_reg[irq_rx_full]__0 (\ctrl_reg[irq_rx_full]__0 ),
        .\ctrl_reg[irq_rx_nempty]__0 (\ctrl_reg[irq_rx_nempty]__0 ),
        .\ctrl_reg[irq_tx_empty]__0 (\ctrl_reg[irq_tx_empty]__0 ),
        .\ctrl_reg[irq_tx_nfull]__0 (\ctrl_reg[irq_tx_nfull]__0 ),
        .\dev_00_req_o[addr] (\iodev_req[17][addr] ),
        .\dev_12_req_o[rw] (\iodev_req[17][rw] ),
        .\fifo_memory_small.fifo_reg[0][0] (\tx_fifo_inst/we ),
        .\fifo_memory_small.fifo_reg[0][31] ({\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_54 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_55 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_56 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_57 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_58 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_59 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_60 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_61 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_62 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_63 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_64 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_65 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_66 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_67 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_68 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_69 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_70 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_71 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_72 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_73 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_74 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_75 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_76 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_77 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_78 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_79 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_80 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_81 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_82 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_83 ,\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_84 }),
        .\fifo_memory_small.fifo_reg[0][36] (Q),
        .\fifo_memory_small.fifo_reg[0][36]_0 (D),
        .\iodev_req[17][stb] (\iodev_req[17][stb] ),
        .\iodev_rsp[17][ack] (\iodev_rsp[17][ack] ),
        .irq_fast_i(cpu_firq[14]),
        .p_1_in(p_1_in_3),
        .\r_pnt_reg[0] (\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_11 ),
        .rstn_sys(rstn_sys),
        .rx_last(rx_last),
        .s0_axis_tready(s0_axis_tready),
        .s0_axis_tvalid(s0_axis_tvalid),
        .s1_axis_tvalid(s1_axis_tvalid),
        .\tx_route_reg[3]_0 (tx_route),
        .\w_pnt_reg[0] (\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_0 ),
        .\w_pnt_reg[0]_0 (\w_pnt_reg[0] ),
        .\w_pnt_reg[0]_1 (\io_system.neorv32_slink_enabled.neorv32_slink_inst_n_10 ),
        .\w_pnt_reg[0]_2 (\io_system.neorv32_bus_io_switch_inst_n_107 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_spi \io_system.neorv32_spi_enabled.neorv32_spi_inst 
       (.D({\iodev_req[17][data] [31],\iodev_req[17][data] [9:0]}),
        .E(\tx_fifo_inst/we_1 ),
        .Q(p_1_in_4),
        .\bus_rsp_o_reg[data][31]_0 ({\iodev_rsp[8][data] [31:30],\iodev_rsp[8][data] [18:16],\iodev_rsp[8][data] [9:0]}),
        .\bus_rsp_o_reg[data][31]_1 ({\io_system.neorv32_bus_io_switch_inst_n_151 ,\io_system.neorv32_bus_io_switch_inst_n_152 ,\io_system.neorv32_bus_io_switch_inst_n_153 ,\io_system.neorv32_bus_io_switch_inst_n_154 ,\io_system.neorv32_bus_io_switch_inst_n_155 ,\io_system.neorv32_bus_io_switch_inst_n_156 ,\io_system.neorv32_bus_io_switch_inst_n_157 ,\io_system.neorv32_bus_io_switch_inst_n_158 ,\io_system.neorv32_bus_io_switch_inst_n_159 ,\io_system.neorv32_bus_io_switch_inst_n_160 ,\io_system.neorv32_bus_io_switch_inst_n_161 ,\io_system.neorv32_bus_io_switch_inst_n_162 ,\io_system.neorv32_bus_io_switch_inst_n_163 ,\io_system.neorv32_bus_io_switch_inst_n_164 ,\io_system.neorv32_bus_io_switch_inst_n_165 }),
        .\cdiv_cnt_reg[0]_0 (\soc_generators.neorv32_sys_clock_inst_n_0 ),
        .clk(clk),
        .\ctrl_reg[cdiv][3]_0 ({\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_13 ,\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_14 ,\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_15 ,\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_16 }),
        .\ctrl_reg[cpha]_0 (\io_system.neorv32_bus_io_switch_inst_n_149 ),
        .\ctrl_reg[cpha]__0 (\ctrl_reg[cpha]__0 ),
        .\ctrl_reg[cpol]_0 (\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_3 ),
        .\ctrl_reg[cpol]_1 (\io_system.neorv32_bus_io_switch_inst_n_150 ),
        .\ctrl_reg[enable]_0 (\io_system.neorv32_bus_io_switch_inst_n_147 ),
        .\ctrl_reg[enable]__0 (\ctrl_reg[enable]__0 ),
        .\ctrl_reg[prsc][2]_0 ({\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_18 ,\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_19 ,\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_20 }),
        .\ctrl_reg[prsc][2]_1 (\ctrl[prsc] ),
        .\dev_00_req_o[addr] (\iodev_req[17][addr] [2]),
        .\dev_12_req_o[rw] (\iodev_req[17][rw] ),
        .empty(empty),
        .\fifo_memory_small.fifo_reg[0][7] ({\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_21 ,\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_22 ,\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_23 ,\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_24 ,\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_25 ,\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_26 ,\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_27 ,\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_28 }),
        .\iodev_req[8][stb] (\iodev_req[8][stb] ),
        .\iodev_rsp[8][ack] (\iodev_rsp[8][ack] ),
        .irq_fast_i(cpu_firq[6]),
        .r_pnt(r_pnt),
        .\r_pnt_reg[0] (\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_11 ),
        .rstn_sys(rstn_sys),
        .\rtx_engine_reg[state][0]_0 (\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_5 ),
        .\rtx_engine_reg[state][1]_0 (\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_6 ),
        .spi_clk_en1(spi_clk_en1),
        .spi_clk_o(spi_clk_o),
        .spi_csn_o(spi_csn_o),
        .spi_dat_i(spi_dat_i),
        .spi_dat_o(spi_dat_o),
        .w_pnt(w_pnt),
        .\w_pnt_reg[0] (\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_12 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_sysinfo \io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst 
       (.D(p_0_in),
        .E(\io_system.neorv32_bus_io_switch_inst_n_13 ),
        .Q(\sysinfo_reg[0]_0 ),
        .\bus_rsp_o_reg[data][31]_0 (\iodev_rsp[2][data] ),
        .\bus_rsp_o_reg[err]_0 (\io_system.neorv32_bus_io_switch_inst_n_237 ),
        .clk(clk),
        .\dev_12_req_o[data] (\iodev_req[17][data] ),
        .\dev_30_rsp_i[err] (\iodev_rsp[2][err] ),
        .\iodev_req[2][stb] (\iodev_req[2][stb] ),
        .\iodev_rsp[2][ack] (\iodev_rsp[2][ack] ),
        .rstn_sys(rstn_sys));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_uart \io_system.neorv32_uart0_enabled.neorv32_uart0_inst 
       (.D({\io_system.neorv32_bus_io_switch_inst_n_80 ,\io_system.neorv32_bus_io_switch_inst_n_81 ,\io_system.neorv32_bus_io_switch_inst_n_82 ,\io_system.neorv32_bus_io_switch_inst_n_83 ,\io_system.neorv32_bus_io_switch_inst_n_84 ,\io_system.neorv32_bus_io_switch_inst_n_85 ,\io_system.neorv32_bus_io_switch_inst_n_86 ,\io_system.neorv32_bus_io_switch_inst_n_87 ,\io_system.neorv32_bus_io_switch_inst_n_88 ,\io_system.neorv32_bus_io_switch_inst_n_89 ,\io_system.neorv32_bus_io_switch_inst_n_90 ,\io_system.neorv32_bus_io_switch_inst_n_91 ,\io_system.neorv32_bus_io_switch_inst_n_92 ,\io_system.neorv32_bus_io_switch_inst_n_93 ,\io_system.neorv32_bus_io_switch_inst_n_94 ,\io_system.neorv32_bus_io_switch_inst_n_95 ,\io_system.neorv32_bus_io_switch_inst_n_96 ,\io_system.neorv32_bus_io_switch_inst_n_97 ,\io_system.neorv32_bus_io_switch_inst_n_98 ,\io_system.neorv32_bus_io_switch_inst_n_99 ,\io_system.neorv32_bus_io_switch_inst_n_100 ,\io_system.neorv32_bus_io_switch_inst_n_101 ,\io_system.neorv32_bus_io_switch_inst_n_102 ,\io_system.neorv32_bus_io_switch_inst_n_103 ,\io_system.neorv32_bus_io_switch_inst_n_104 ,\io_system.neorv32_bus_io_switch_inst_n_105 }),
        .Q({\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_17 ,\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_18 ,\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_19 ,\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_20 ,\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_21 ,\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_22 ,\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_23 ,\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_24 ,\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_25 ,\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_26 }),
        .\bus_rsp_o_reg[data][31]_0 ({\iodev_rsp[11][data] [31:30],\iodev_rsp[11][data] [23:0]}),
        .clk(clk),
        .\ctrl_reg[enable]__0 (\ctrl_reg[enable]__0_9 ),
        .\ctrl_reg[hwfc_en]__0 (\ctrl_reg[hwfc_en]__0 ),
        .\ctrl_reg[irq_rx_full]__0 (\ctrl_reg[irq_rx_full]__0_7 ),
        .\ctrl_reg[irq_rx_nempty]__0 (\ctrl_reg[irq_rx_nempty]__0_8 ),
        .\ctrl_reg[irq_tx_empty]__0 (\ctrl_reg[irq_tx_empty]__0_6 ),
        .\ctrl_reg[irq_tx_nfull]__0 (\ctrl_reg[irq_tx_nfull]__0_5 ),
        .\ctrl_reg[prsc][2]_0 ({\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_27 ,\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_28 ,\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_29 }),
        .\ctrl_reg[prsc][2]_1 (\io_system.neorv32_bus_io_switch_inst_n_0 ),
        .\ctrl_reg[sim_mode]__0 (\ctrl_reg[sim_mode]__0 ),
        .\dev_00_req_o[addr] (\iodev_req[17][addr] [2]),
        .\dev_12_req_o[data] ({\iodev_req[17][data] [23:20],\iodev_req[17][data] [15:0]}),
        .\dev_12_req_o[rw] (\iodev_req[17][rw] ),
        .\iodev_req[11][stb] (\iodev_req[11][stb] ),
        .\iodev_rsp[11][ack] (\iodev_rsp[11][ack] ),
        .irq_fast_i(cpu_firq[2]),
        .\r_pnt_reg[6] (\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_15 ),
        .\r_pnt_reg[6]_0 (\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_16 ),
        .\r_pnt_reg[6]_1 (\io_system.neorv32_bus_io_switch_inst_n_106 ),
        .rdata({\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_31 ,\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_32 ,\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_33 ,\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_34 ,\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_35 ,\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_36 ,\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_37 ,\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_38 }),
        .re0(\rx_engine_fifo_inst/re0 ),
        .rstn_sys(rstn_sys),
        .\rx_fifo[avail] (\rx_fifo[avail] ),
        .rx_overrun_reg_0(\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_30 ),
        .\tx_engine_reg[state][0]_0 (\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_14 ),
        .\tx_fifo[avail] (\tx_fifo[avail] ),
        .uart0_ctsn_i(uart0_ctsn_i),
        .uart0_rtsn_o(uart0_rtsn_o),
        .uart0_rxd_i(uart0_rxd_i),
        .uart0_txd_o(uart0_txd_o),
        .uart_clk(uart_clk),
        .we(we__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_imem \memory_system.neorv32_imem_enabled.neorv32_imem_inst 
       (.D(\core_req[0][meta] [0]),
        .\FSM_onehot_keeper[state][2]_i_2 (neorv32_bus_gateway_inst_n_3),
        .Q(p_0_in_10),
        .addr_i(\core_req[0][addr] [14:2]),
        .\amo_rsp[ack] (\amo_rsp[ack] ),
        .\bus_req_i[rw] (\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_30 ),
        .\bus_rsp_o[ack] (\xbus_rsp[ack] ),
        .clk(clk),
        .data_i({\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_54 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_55 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_56 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_57 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_58 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_59 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_60 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_61 }),
        .en(en),
        .\icache_rsp[0][ack] (\icache_rsp[0][ack] ),
        .\main_rsp_o[ack] (\io_rsp[ack] ),
        .\main_rsp_o[data] (\io_rsp[data] ),
        .rdata(data_o),
        .\rdata_reg[7] (\core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst_n_68 ),
        .\rdata_reg[7]_0 (\xbus_rsp[data] ),
        .\rden_reg[0]_0 (p_1_out),
        .\response_reg_enabled.host_rsp_o_reg[ack] (\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_3 ),
        .\response_reg_enabled.host_rsp_o_reg[data][15] ({\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_22 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_23 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_24 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_25 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_26 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_27 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_28 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_29 }),
        .\response_reg_enabled.host_rsp_o_reg[data][23] ({\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_38 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_39 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_40 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_41 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_42 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_43 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_44 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_45 }),
        .\response_reg_enabled.host_rsp_o_reg[data][7] ({\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_6 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_7 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_8 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_9 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_10 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_11 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_12 ,\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_13 }),
        .rstn_sys(rstn_sys),
        .spram_reg_1(\imem_ram.imem_ram_gen[1].ram_inst/rdata ),
        .spram_reg_1_0(\imem_ram.imem_ram_gen[2].ram_inst/rdata ),
        .spram_reg_1_1(\imem_ram.imem_ram_gen[3].ram_inst/rdata ),
        .spram_reg_1_2(\cpu_d_req[0][data] ),
        .wack(wack),
        .wack0(wack0),
        .wack_reg_0(\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_1 ),
        .xbus_terminate(xbus_terminate));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_xbus \memory_system.neorv32_xbus_enabled.neorv32_xbus_inst 
       (.D(\core_req[0][meta] ),
        .E(rdata1__2),
        .arvalid(arvalid),
        .arvalid_reg(arvalid_reg),
        .awvalid(awvalid),
        .\bus_req_i[addr] ({\core_req[0][addr] ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_28 ,\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_29 }),
        .\bus_req_i[ben] (\core_req[0][ben] ),
        .\bus_req_i[burst] (\core_req[0][burst] ),
        .\bus_req_i[lock] (\core_req[0][lock] ),
        .\bus_req_i[rw] (\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_30 ),
        .\bus_rsp_o[ack] (\xbus_rsp[ack] ),
        .\bus_rsp_o[data] (\xbus_rsp[data] ),
        .\bus_rsp_o[err] (\xbus_rsp[err]_0 ),
        .clk(clk),
        .data_i(\cache_o[stat] ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .\main_rsp_o[err] (\io_rsp[err] ),
        .\request_reg_enabled.device_req_o_reg[data][31] (\cpu_d_req[0][data] ),
        .\request_reg_enabled.device_req_o_reg[stb] (\xbus_req[stb] ),
        .rstn_sys(rstn_sys),
        .wvalid(wvalid),
        .xbus_cti_o(xbus_cti_o),
        .xbus_stb_o(xbus_stb_o),
        .xbus_terminate(xbus_terminate));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_bus_gateway neorv32_bus_gateway_inst
       (.D(\core_req[0][meta] [0]),
        .\FSM_onehot_keeper_reg[state][1]_0 (neorv32_bus_gateway_inst_n_3),
        .\FSM_onehot_keeper_reg[state][2]_0 (neorv32_bus_gateway_inst_n_1),
        .\FSM_onehot_keeper_reg[state][2]_1 (\memory_system.neorv32_imem_enabled.neorv32_imem_inst_n_3 ),
        .Q(p_0_in_10),
        .\amo_rsp[data] (\amo_rsp[data] ),
        .\bus_req_i[lock] (\core_req[0][lock] ),
        .\bus_rsp_o[ack] (\xbus_rsp[ack] ),
        .\bus_rsp_o[data] (\xbus_rsp[data] ),
        .\bus_rsp_o[err] (\xbus_rsp[err]_0 ),
        .clk(clk),
        .\core_req[0][stb] (\core_req[0][stb] ),
        .\keeper[lock] (\keeper[lock] ),
        .\keeper_reg[ext]_0 (\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_31 ),
        .\keeper_reg[ext]__0 (\keeper_reg[ext]__0 ),
        .\keeper_reg[lock]_0 (\core_complex_gen[0].neorv32_icache_enabled.neorv32_icache_inst_n_70 ),
        .\keeper_reg[lock]_1 (\core_complex_gen[0].neorv32_dcache_enabled.neorv32_dcache_inst_n_38 ),
        .\main_rsp_o[ack] (\io_rsp[ack] ),
        .\main_rsp_o[data] (\io_rsp[data] ),
        .\main_rsp_o[err] (\io_rsp[err] ),
        .rdata(data_o),
        .rstn_sys(rstn_sys),
        .spram_reg_0_63_7_7_i_1__4(\imem_ram.imem_ram_gen[1].ram_inst/rdata ),
        .spram_reg_0_63_7_7_i_1__5(\imem_ram.imem_ram_gen[2].ram_inst/rdata ),
        .spram_reg_0_63_7_7_i_1__6(\imem_ram.imem_ram_gen[3].ram_inst/rdata ),
        .wack(wack),
        .xbus_terminate(xbus_terminate));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_sys_clock \soc_generators.neorv32_sys_clock_inst 
       (.\cdiv_cnt_reg[0] ({\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_18 ,\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_19 ,\io_system.neorv32_spi_enabled.neorv32_spi_inst_n_20 }),
        .clk(clk),
        .\ctrl_reg[enable] (\soc_generators.neorv32_sys_clock_inst_n_0 ),
        .\ctrl_reg[enable]__0 (\ctrl_reg[enable]__0 ),
        .rstn_sys(rstn_sys),
        .spi_clk_en1(spi_clk_en1),
        .\tx_engine_reg[sync][1] ({\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_27 ,\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_28 ,\io_system.neorv32_uart0_enabled.neorv32_uart0_inst_n_29 }),
        .uart_clk(uart_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_sys_reset \soc_generators.neorv32_sys_reset_inst 
       (.clk(clk),
        .rstn_sys(rstn_sys),
        .rstn_sys_o_reg_inv_0(rstn_sys_o_reg_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_uart
   (\tx_fifo[avail] ,
    \rx_fifo[avail] ,
    re0,
    \iodev_rsp[11][ack] ,
    \ctrl_reg[enable]__0 ,
    \ctrl_reg[hwfc_en]__0 ,
    \ctrl_reg[irq_rx_nempty]__0 ,
    \ctrl_reg[irq_rx_full]__0 ,
    \ctrl_reg[irq_tx_empty]__0 ,
    \ctrl_reg[irq_tx_nfull]__0 ,
    uart0_txd_o,
    uart0_rtsn_o,
    irq_fast_i,
    \ctrl_reg[sim_mode]__0 ,
    \tx_engine_reg[state][0]_0 ,
    \r_pnt_reg[6] ,
    \r_pnt_reg[6]_0 ,
    Q,
    \ctrl_reg[prsc][2]_0 ,
    rx_overrun_reg_0,
    rdata,
    \bus_rsp_o_reg[data][31]_0 ,
    clk,
    rstn_sys,
    \iodev_req[11][stb] ,
    \ctrl_reg[prsc][2]_1 ,
    \dev_12_req_o[data] ,
    \dev_00_req_o[addr] ,
    \r_pnt_reg[6]_1 ,
    uart_clk,
    \dev_12_req_o[rw] ,
    uart0_ctsn_i,
    uart0_rxd_i,
    D,
    we);
  output \tx_fifo[avail] ;
  output \rx_fifo[avail] ;
  output re0;
  output \iodev_rsp[11][ack] ;
  output \ctrl_reg[enable]__0 ;
  output \ctrl_reg[hwfc_en]__0 ;
  output \ctrl_reg[irq_rx_nempty]__0 ;
  output \ctrl_reg[irq_rx_full]__0 ;
  output \ctrl_reg[irq_tx_empty]__0 ;
  output \ctrl_reg[irq_tx_nfull]__0 ;
  output uart0_txd_o;
  output uart0_rtsn_o;
  output [0:0]irq_fast_i;
  output \ctrl_reg[sim_mode]__0 ;
  output \tx_engine_reg[state][0]_0 ;
  output \r_pnt_reg[6] ;
  output \r_pnt_reg[6]_0 ;
  output [9:0]Q;
  output [2:0]\ctrl_reg[prsc][2]_0 ;
  output rx_overrun_reg_0;
  output [7:0]rdata;
  output [25:0]\bus_rsp_o_reg[data][31]_0 ;
  input clk;
  input rstn_sys;
  input \iodev_req[11][stb] ;
  input \ctrl_reg[prsc][2]_1 ;
  input [19:0]\dev_12_req_o[data] ;
  input [0:0]\dev_00_req_o[addr] ;
  input \r_pnt_reg[6]_1 ;
  input uart_clk;
  input \dev_12_req_o[rw] ;
  input uart0_ctsn_i;
  input uart0_rxd_i;
  input [25:0]D;
  input we;

  wire [25:0]D;
  wire [9:0]Q;
  wire [25:0]\bus_rsp_o_reg[data][31]_0 ;
  wire clk;
  wire \ctrl_reg[enable]__0 ;
  wire \ctrl_reg[hwfc_en]__0 ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire \ctrl_reg[irq_tx_nfull]__0 ;
  wire [2:0]\ctrl_reg[prsc][2]_0 ;
  wire \ctrl_reg[prsc][2]_1 ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire [0:0]\dev_00_req_o[addr] ;
  wire [19:0]\dev_12_req_o[data] ;
  wire \dev_12_req_o[rw] ;
  wire \iodev_req[11][stb] ;
  wire \iodev_rsp[11][ack] ;
  wire [0:0]irq_fast_i;
  wire irq_o0;
  wire p_0_in;
  wire \r_pnt_reg[6] ;
  wire \r_pnt_reg[6]_0 ;
  wire \r_pnt_reg[6]_1 ;
  wire [7:0]rdata;
  wire re0;
  wire rstn_sys;
  wire \rx_engine[baudcnt][0]_i_1_n_0 ;
  wire \rx_engine[baudcnt][1]_i_1_n_0 ;
  wire \rx_engine[baudcnt][2]_i_1_n_0 ;
  wire \rx_engine[baudcnt][2]_i_2_n_0 ;
  wire \rx_engine[baudcnt][3]_i_1_n_0 ;
  wire \rx_engine[baudcnt][3]_i_2_n_0 ;
  wire \rx_engine[baudcnt][4]_i_1_n_0 ;
  wire \rx_engine[baudcnt][4]_i_2_n_0 ;
  wire \rx_engine[baudcnt][5]_i_1_n_0 ;
  wire \rx_engine[baudcnt][5]_i_2_n_0 ;
  wire \rx_engine[baudcnt][6]_i_1_n_0 ;
  wire \rx_engine[baudcnt][6]_i_2_n_0 ;
  wire \rx_engine[baudcnt][7]_i_1_n_0 ;
  wire \rx_engine[baudcnt][7]_i_2_n_0 ;
  wire \rx_engine[baudcnt][8]_i_1_n_0 ;
  wire \rx_engine[baudcnt][9]_i_1_n_0 ;
  wire \rx_engine[baudcnt][9]_i_2_n_0 ;
  wire \rx_engine[baudcnt][9]_i_3_n_0 ;
  wire \rx_engine[baudcnt][9]_i_4_n_0 ;
  wire \rx_engine[baudcnt][9]_i_5_n_0 ;
  wire \rx_engine[bitcnt][0]_i_1_n_0 ;
  wire \rx_engine[bitcnt][1]_i_1_n_0 ;
  wire \rx_engine[bitcnt][2]_i_1_n_0 ;
  wire \rx_engine[bitcnt][3]_i_1_n_0 ;
  wire \rx_engine[bitcnt][3]_i_2_n_0 ;
  wire \rx_engine[done]_i_1_n_0 ;
  wire \rx_engine[sreg][8]_i_1_n_0 ;
  wire \rx_engine[state][0]_i_1_n_0 ;
  wire \rx_engine[state][0]_i_2_n_0 ;
  wire rx_engine_fifo_inst_n_4;
  wire [9:0]\rx_engine_reg[baudcnt] ;
  wire [3:0]\rx_engine_reg[bitcnt] ;
  wire \rx_engine_reg[done]__0 ;
  wire [8:0]\rx_engine_reg[sreg] ;
  wire \rx_engine_reg[state_n_0_][0] ;
  wire \rx_engine_reg[state_n_0_][1] ;
  wire \rx_engine_reg[sync_n_0_][0] ;
  wire \rx_engine_reg[sync_n_0_][1] ;
  wire \rx_engine_reg[sync_n_0_][2] ;
  wire \rx_fifo[avail] ;
  wire rx_overrun_reg_0;
  wire \tx_engine[baudcnt][0]_i_1_n_0 ;
  wire \tx_engine[baudcnt][1]_i_1_n_0 ;
  wire \tx_engine[baudcnt][2]_i_1_n_0 ;
  wire \tx_engine[baudcnt][2]_i_2_n_0 ;
  wire \tx_engine[baudcnt][3]_i_1_n_0 ;
  wire \tx_engine[baudcnt][4]_i_1_n_0 ;
  wire \tx_engine[baudcnt][5]_i_1_n_0 ;
  wire \tx_engine[baudcnt][5]_i_2_n_0 ;
  wire \tx_engine[baudcnt][6]_i_1_n_0 ;
  wire \tx_engine[baudcnt][7]_i_1_n_0 ;
  wire \tx_engine[baudcnt][8]_i_1_n_0 ;
  wire \tx_engine[baudcnt][8]_i_2_n_0 ;
  wire \tx_engine[baudcnt][9]_i_1_n_0 ;
  wire \tx_engine[baudcnt][9]_i_2_n_0 ;
  wire \tx_engine[baudcnt][9]_i_3_n_0 ;
  wire \tx_engine[baudcnt][9]_i_4_n_0 ;
  wire \tx_engine[bitcnt][0]_i_1_n_0 ;
  wire \tx_engine[bitcnt][1]_i_1_n_0 ;
  wire \tx_engine[bitcnt][2]_i_1_n_0 ;
  wire \tx_engine[bitcnt][3]_i_1_n_0 ;
  wire \tx_engine[bitcnt][3]_i_2_n_0 ;
  wire \tx_engine[done]_i_1_n_0 ;
  wire \tx_engine[sreg][0]_i_1_n_0 ;
  wire \tx_engine[state][0]_i_2_n_0 ;
  wire \tx_engine[state][0]_i_3_n_0 ;
  wire tx_engine_fifo_inst_n_10;
  wire tx_engine_fifo_inst_n_11;
  wire tx_engine_fifo_inst_n_12;
  wire tx_engine_fifo_inst_n_3;
  wire tx_engine_fifo_inst_n_4;
  wire tx_engine_fifo_inst_n_5;
  wire tx_engine_fifo_inst_n_6;
  wire tx_engine_fifo_inst_n_7;
  wire tx_engine_fifo_inst_n_8;
  wire tx_engine_fifo_inst_n_9;
  wire [9:0]\tx_engine_reg[baudcnt] ;
  wire [3:0]\tx_engine_reg[bitcnt] ;
  wire \tx_engine_reg[done_n_0_] ;
  wire \tx_engine_reg[sreg_n_0_][0] ;
  wire \tx_engine_reg[sreg_n_0_][1] ;
  wire \tx_engine_reg[sreg_n_0_][2] ;
  wire \tx_engine_reg[sreg_n_0_][3] ;
  wire \tx_engine_reg[sreg_n_0_][4] ;
  wire \tx_engine_reg[sreg_n_0_][5] ;
  wire \tx_engine_reg[sreg_n_0_][6] ;
  wire \tx_engine_reg[sreg_n_0_][7] ;
  wire \tx_engine_reg[sreg_n_0_][8] ;
  wire \tx_engine_reg[state][0]_0 ;
  wire \tx_engine_reg[sync_n_0_][0] ;
  wire \tx_fifo[avail] ;
  wire uart0_ctsn_i;
  wire uart0_rtsn_o;
  wire uart0_rxd_i;
  wire uart0_txd_o;
  wire uart_clk;
  wire uart_rtsn_o0;
  wire uart_txd_o_i_1_n_0;
  wire we;

  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\iodev_req[11][stb] ),
        .Q(\iodev_rsp[11][ack] ));
  FDCE \bus_rsp_o_reg[data][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(\bus_rsp_o_reg[data][31]_0 [0]));
  FDCE \bus_rsp_o_reg[data][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[10]),
        .Q(\bus_rsp_o_reg[data][31]_0 [10]));
  FDCE \bus_rsp_o_reg[data][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[11]),
        .Q(\bus_rsp_o_reg[data][31]_0 [11]));
  FDCE \bus_rsp_o_reg[data][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[12]),
        .Q(\bus_rsp_o_reg[data][31]_0 [12]));
  FDCE \bus_rsp_o_reg[data][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[13]),
        .Q(\bus_rsp_o_reg[data][31]_0 [13]));
  FDCE \bus_rsp_o_reg[data][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[14]),
        .Q(\bus_rsp_o_reg[data][31]_0 [14]));
  FDCE \bus_rsp_o_reg[data][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[15]),
        .Q(\bus_rsp_o_reg[data][31]_0 [15]));
  FDCE \bus_rsp_o_reg[data][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[16]),
        .Q(\bus_rsp_o_reg[data][31]_0 [16]));
  FDCE \bus_rsp_o_reg[data][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[17]),
        .Q(\bus_rsp_o_reg[data][31]_0 [17]));
  FDCE \bus_rsp_o_reg[data][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[18]),
        .Q(\bus_rsp_o_reg[data][31]_0 [18]));
  FDCE \bus_rsp_o_reg[data][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[19]),
        .Q(\bus_rsp_o_reg[data][31]_0 [19]));
  FDCE \bus_rsp_o_reg[data][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(\bus_rsp_o_reg[data][31]_0 [1]));
  FDCE \bus_rsp_o_reg[data][20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[20]),
        .Q(\bus_rsp_o_reg[data][31]_0 [20]));
  FDCE \bus_rsp_o_reg[data][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[21]),
        .Q(\bus_rsp_o_reg[data][31]_0 [21]));
  FDCE \bus_rsp_o_reg[data][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[22]),
        .Q(\bus_rsp_o_reg[data][31]_0 [22]));
  FDCE \bus_rsp_o_reg[data][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[23]),
        .Q(\bus_rsp_o_reg[data][31]_0 [23]));
  FDCE \bus_rsp_o_reg[data][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[2]),
        .Q(\bus_rsp_o_reg[data][31]_0 [2]));
  FDCE \bus_rsp_o_reg[data][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[24]),
        .Q(\bus_rsp_o_reg[data][31]_0 [24]));
  FDCE \bus_rsp_o_reg[data][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[25]),
        .Q(\bus_rsp_o_reg[data][31]_0 [25]));
  FDCE \bus_rsp_o_reg[data][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[3]),
        .Q(\bus_rsp_o_reg[data][31]_0 [3]));
  FDCE \bus_rsp_o_reg[data][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[4]),
        .Q(\bus_rsp_o_reg[data][31]_0 [4]));
  FDCE \bus_rsp_o_reg[data][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[5]),
        .Q(\bus_rsp_o_reg[data][31]_0 [5]));
  FDCE \bus_rsp_o_reg[data][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[6]),
        .Q(\bus_rsp_o_reg[data][31]_0 [6]));
  FDCE \bus_rsp_o_reg[data][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[7]),
        .Q(\bus_rsp_o_reg[data][31]_0 [7]));
  FDCE \bus_rsp_o_reg[data][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[8]),
        .Q(\bus_rsp_o_reg[data][31]_0 [8]));
  FDCE \bus_rsp_o_reg[data][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[9]),
        .Q(\bus_rsp_o_reg[data][31]_0 [9]));
  FDCE \ctrl_reg[baud][0] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(\dev_12_req_o[data] [6]),
        .Q(Q[0]));
  FDCE \ctrl_reg[baud][1] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(\dev_12_req_o[data] [7]),
        .Q(Q[1]));
  FDCE \ctrl_reg[baud][2] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(\dev_12_req_o[data] [8]),
        .Q(Q[2]));
  FDCE \ctrl_reg[baud][3] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(\dev_12_req_o[data] [9]),
        .Q(Q[3]));
  FDCE \ctrl_reg[baud][4] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(\dev_12_req_o[data] [10]),
        .Q(Q[4]));
  FDCE \ctrl_reg[baud][5] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(\dev_12_req_o[data] [11]),
        .Q(Q[5]));
  FDCE \ctrl_reg[baud][6] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(\dev_12_req_o[data] [12]),
        .Q(Q[6]));
  FDCE \ctrl_reg[baud][7] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(\dev_12_req_o[data] [13]),
        .Q(Q[7]));
  FDCE \ctrl_reg[baud][8] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(\dev_12_req_o[data] [14]),
        .Q(Q[8]));
  FDCE \ctrl_reg[baud][9] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(\dev_12_req_o[data] [15]),
        .Q(Q[9]));
  FDCE \ctrl_reg[enable] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(\dev_12_req_o[data] [0]),
        .Q(\ctrl_reg[enable]__0 ));
  FDCE \ctrl_reg[hwfc_en] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(\dev_12_req_o[data] [2]),
        .Q(\ctrl_reg[hwfc_en]__0 ));
  FDCE \ctrl_reg[irq_rx_full] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(\dev_12_req_o[data] [17]),
        .Q(\ctrl_reg[irq_rx_full]__0 ));
  FDCE \ctrl_reg[irq_rx_nempty] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(\dev_12_req_o[data] [16]),
        .Q(\ctrl_reg[irq_rx_nempty]__0 ));
  FDCE \ctrl_reg[irq_tx_empty] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(\dev_12_req_o[data] [18]),
        .Q(\ctrl_reg[irq_tx_empty]__0 ));
  FDCE \ctrl_reg[irq_tx_nfull] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(\dev_12_req_o[data] [19]),
        .Q(\ctrl_reg[irq_tx_nfull]__0 ));
  FDCE \ctrl_reg[prsc][0] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(\dev_12_req_o[data] [3]),
        .Q(\ctrl_reg[prsc][2]_0 [0]));
  FDCE \ctrl_reg[prsc][1] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(\dev_12_req_o[data] [4]),
        .Q(\ctrl_reg[prsc][2]_0 [1]));
  FDCE \ctrl_reg[prsc][2] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(\dev_12_req_o[data] [5]),
        .Q(\ctrl_reg[prsc][2]_0 [2]));
  FDCE \ctrl_reg[sim_mode] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(\dev_00_req_o[addr] ),
        .Q(\ctrl_reg[sim_mode]__0 ));
  FDCE irq_o_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_o0),
        .Q(irq_fast_i));
  LUT5 #(
    .INIT(32'h8BFF8B00)) 
    \rx_engine[baudcnt][0]_i_1 
       (.I0(Q[0]),
        .I1(\rx_engine[baudcnt][9]_i_3_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [0]),
        .I3(\rx_engine_reg[state_n_0_][0] ),
        .I4(Q[1]),
        .O(\rx_engine[baudcnt][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB88BFFFFB88B0000)) 
    \rx_engine[baudcnt][1]_i_1 
       (.I0(Q[1]),
        .I1(\rx_engine[baudcnt][9]_i_3_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [1]),
        .I3(\rx_engine_reg[baudcnt] [0]),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(Q[2]),
        .O(\rx_engine[baudcnt][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \rx_engine[baudcnt][2]_i_1 
       (.I0(Q[2]),
        .I1(\rx_engine[baudcnt][9]_i_3_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [2]),
        .I3(\rx_engine[baudcnt][2]_i_2_n_0 ),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(Q[3]),
        .O(\rx_engine[baudcnt][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rx_engine[baudcnt][2]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [1]),
        .I1(\rx_engine_reg[baudcnt] [0]),
        .O(\rx_engine[baudcnt][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rx_engine[baudcnt][3]_i_1 
       (.I0(Q[3]),
        .I1(\rx_engine[baudcnt][9]_i_3_n_0 ),
        .I2(\rx_engine[baudcnt][3]_i_2_n_0 ),
        .I3(\rx_engine_reg[state_n_0_][0] ),
        .I4(Q[4]),
        .O(\rx_engine[baudcnt][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \rx_engine[baudcnt][3]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [3]),
        .I1(\rx_engine_reg[baudcnt] [2]),
        .I2(\rx_engine_reg[baudcnt] [1]),
        .I3(\rx_engine_reg[baudcnt] [0]),
        .O(\rx_engine[baudcnt][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \rx_engine[baudcnt][4]_i_1 
       (.I0(Q[4]),
        .I1(\rx_engine[baudcnt][9]_i_3_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [4]),
        .I3(\rx_engine[baudcnt][4]_i_2_n_0 ),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(Q[5]),
        .O(\rx_engine[baudcnt][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \rx_engine[baudcnt][4]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [0]),
        .I1(\rx_engine_reg[baudcnt] [1]),
        .I2(\rx_engine_reg[baudcnt] [3]),
        .I3(\rx_engine_reg[baudcnt] [2]),
        .O(\rx_engine[baudcnt][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \rx_engine[baudcnt][5]_i_1 
       (.I0(Q[5]),
        .I1(\rx_engine[baudcnt][9]_i_3_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [5]),
        .I3(\rx_engine[baudcnt][5]_i_2_n_0 ),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(Q[6]),
        .O(\rx_engine[baudcnt][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \rx_engine[baudcnt][5]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [2]),
        .I1(\rx_engine_reg[baudcnt] [3]),
        .I2(\rx_engine_reg[baudcnt] [1]),
        .I3(\rx_engine_reg[baudcnt] [0]),
        .I4(\rx_engine_reg[baudcnt] [4]),
        .O(\rx_engine[baudcnt][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \rx_engine[baudcnt][6]_i_1 
       (.I0(Q[6]),
        .I1(\rx_engine[baudcnt][9]_i_3_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [6]),
        .I3(\rx_engine[baudcnt][6]_i_2_n_0 ),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(Q[7]),
        .O(\rx_engine[baudcnt][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rx_engine[baudcnt][6]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [4]),
        .I1(\rx_engine_reg[baudcnt] [0]),
        .I2(\rx_engine_reg[baudcnt] [1]),
        .I3(\rx_engine_reg[baudcnt] [3]),
        .I4(\rx_engine_reg[baudcnt] [2]),
        .I5(\rx_engine_reg[baudcnt] [5]),
        .O(\rx_engine[baudcnt][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \rx_engine[baudcnt][7]_i_1 
       (.I0(Q[7]),
        .I1(\rx_engine[baudcnt][9]_i_3_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [7]),
        .I3(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(Q[8]),
        .O(\rx_engine[baudcnt][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \rx_engine[baudcnt][7]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [5]),
        .I1(\rx_engine_reg[baudcnt] [2]),
        .I2(\rx_engine_reg[baudcnt] [3]),
        .I3(\rx_engine[baudcnt][2]_i_2_n_0 ),
        .I4(\rx_engine_reg[baudcnt] [4]),
        .I5(\rx_engine_reg[baudcnt] [6]),
        .O(\rx_engine[baudcnt][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \rx_engine[baudcnt][8]_i_1 
       (.I0(Q[8]),
        .I1(\rx_engine[baudcnt][9]_i_3_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [8]),
        .I3(\rx_engine[baudcnt][9]_i_4_n_0 ),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(Q[9]),
        .O(\rx_engine[baudcnt][8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \rx_engine[baudcnt][9]_i_1 
       (.I0(\rx_engine_reg[state_n_0_][1] ),
        .I1(uart_clk),
        .I2(\rx_engine_reg[state_n_0_][0] ),
        .O(\rx_engine[baudcnt][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA80AAAA80808080)) 
    \rx_engine[baudcnt][9]_i_2 
       (.I0(\rx_engine_reg[state_n_0_][0] ),
        .I1(Q[9]),
        .I2(\rx_engine[baudcnt][9]_i_3_n_0 ),
        .I3(\rx_engine_reg[baudcnt] [8]),
        .I4(\rx_engine[baudcnt][9]_i_4_n_0 ),
        .I5(\rx_engine_reg[baudcnt] [9]),
        .O(\rx_engine[baudcnt][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \rx_engine[baudcnt][9]_i_3 
       (.I0(\rx_engine[baudcnt][2]_i_2_n_0 ),
        .I1(\rx_engine[baudcnt][9]_i_5_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [7]),
        .I3(\rx_engine_reg[baudcnt] [6]),
        .I4(\rx_engine_reg[baudcnt] [9]),
        .I5(\rx_engine_reg[baudcnt] [8]),
        .O(\rx_engine[baudcnt][9]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \rx_engine[baudcnt][9]_i_4 
       (.I0(\rx_engine[baudcnt][6]_i_2_n_0 ),
        .I1(\rx_engine_reg[baudcnt] [7]),
        .I2(\rx_engine_reg[baudcnt] [6]),
        .O(\rx_engine[baudcnt][9]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rx_engine[baudcnt][9]_i_5 
       (.I0(\rx_engine_reg[baudcnt] [3]),
        .I1(\rx_engine_reg[baudcnt] [2]),
        .I2(\rx_engine_reg[baudcnt] [4]),
        .I3(\rx_engine_reg[baudcnt] [5]),
        .O(\rx_engine[baudcnt][9]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rx_engine[bitcnt][0]_i_1 
       (.I0(\rx_engine_reg[state_n_0_][0] ),
        .I1(\rx_engine_reg[bitcnt] [0]),
        .O(\rx_engine[bitcnt][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    \rx_engine[bitcnt][1]_i_1 
       (.I0(\rx_engine_reg[state_n_0_][0] ),
        .I1(\rx_engine_reg[bitcnt] [0]),
        .I2(\rx_engine_reg[bitcnt] [1]),
        .O(\rx_engine[bitcnt][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'hA802)) 
    \rx_engine[bitcnt][2]_i_1 
       (.I0(\rx_engine_reg[state_n_0_][0] ),
        .I1(\rx_engine_reg[bitcnt] [1]),
        .I2(\rx_engine_reg[bitcnt] [0]),
        .I3(\rx_engine_reg[bitcnt] [2]),
        .O(\rx_engine[bitcnt][2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hD050)) 
    \rx_engine[bitcnt][3]_i_1 
       (.I0(\rx_engine_reg[state_n_0_][0] ),
        .I1(\rx_engine[baudcnt][9]_i_3_n_0 ),
        .I2(\rx_engine_reg[state_n_0_][1] ),
        .I3(uart_clk),
        .O(\rx_engine[bitcnt][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'hFFFD5557)) 
    \rx_engine[bitcnt][3]_i_2 
       (.I0(\rx_engine_reg[state_n_0_][0] ),
        .I1(\rx_engine_reg[bitcnt] [2]),
        .I2(\rx_engine_reg[bitcnt] [0]),
        .I3(\rx_engine_reg[bitcnt] [1]),
        .I4(\rx_engine_reg[bitcnt] [3]),
        .O(\rx_engine[bitcnt][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \rx_engine[done]_i_1 
       (.I0(\rx_engine_reg[state_n_0_][1] ),
        .I1(\rx_engine_reg[state_n_0_][0] ),
        .I2(\rx_engine_reg[bitcnt] [3]),
        .I3(\rx_engine_reg[bitcnt] [1]),
        .I4(\rx_engine_reg[bitcnt] [0]),
        .I5(\rx_engine_reg[bitcnt] [2]),
        .O(\rx_engine[done]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \rx_engine[sreg][8]_i_1 
       (.I0(\rx_engine_reg[state_n_0_][0] ),
        .I1(\rx_engine[baudcnt][9]_i_3_n_0 ),
        .I2(\rx_engine_reg[state_n_0_][1] ),
        .I3(uart_clk),
        .O(\rx_engine[sreg][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEAA550000000000)) 
    \rx_engine[state][0]_i_1 
       (.I0(\rx_engine_reg[state_n_0_][0] ),
        .I1(\rx_engine_reg[sync_n_0_][2] ),
        .I2(\rx_engine_reg[sync_n_0_][1] ),
        .I3(uart_clk),
        .I4(\rx_engine[state][0]_i_2_n_0 ),
        .I5(\rx_engine_reg[state_n_0_][1] ),
        .O(\rx_engine[state][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \rx_engine[state][0]_i_2 
       (.I0(\rx_engine_reg[bitcnt] [2]),
        .I1(\rx_engine_reg[bitcnt] [0]),
        .I2(\rx_engine_reg[bitcnt] [1]),
        .I3(\rx_engine_reg[bitcnt] [3]),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .O(\rx_engine[state][0]_i_2_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_fifo rx_engine_fifo_inst
       (.Q(\rx_engine_reg[sreg] [7:0]),
        .clk(clk),
        .\ctrl_reg[hwfc_en]__0 (\ctrl_reg[hwfc_en]__0 ),
        .\r_pnt_reg[4]_0 (tx_engine_fifo_inst_n_3),
        .\r_pnt_reg[6]_0 (\r_pnt_reg[6]_0 ),
        .\r_pnt_reg[6]_1 (\r_pnt_reg[6]_1 ),
        .rdata(rdata),
        .re0(re0),
        .rstn_sys(rstn_sys),
        .\rx_engine_reg[done] (rx_engine_fifo_inst_n_4),
        .\rx_engine_reg[done]__0 (\rx_engine_reg[done]__0 ),
        .\rx_fifo[avail] (\rx_fifo[avail] ),
        .rx_overrun_reg(rx_overrun_reg_0),
        .uart_rtsn_o0(uart_rtsn_o0),
        .\w_pnt_reg[6]_0 (\ctrl_reg[sim_mode]__0 ),
        .\w_pnt_reg[6]_1 (\ctrl_reg[enable]__0 ));
  FDCE \rx_engine_reg[baudcnt][0] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][0]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [0]));
  FDCE \rx_engine_reg[baudcnt][1] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][1]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [1]));
  FDCE \rx_engine_reg[baudcnt][2] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][2]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [2]));
  FDCE \rx_engine_reg[baudcnt][3] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][3]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [3]));
  FDCE \rx_engine_reg[baudcnt][4] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][4]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [4]));
  FDCE \rx_engine_reg[baudcnt][5] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][5]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [5]));
  FDCE \rx_engine_reg[baudcnt][6] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][6]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [6]));
  FDCE \rx_engine_reg[baudcnt][7] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][7]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [7]));
  FDCE \rx_engine_reg[baudcnt][8] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][8]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [8]));
  FDCE \rx_engine_reg[baudcnt][9] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][9]_i_2_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [9]));
  FDCE \rx_engine_reg[bitcnt][0] 
       (.C(clk),
        .CE(\rx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[bitcnt][0]_i_1_n_0 ),
        .Q(\rx_engine_reg[bitcnt] [0]));
  FDCE \rx_engine_reg[bitcnt][1] 
       (.C(clk),
        .CE(\rx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[bitcnt][1]_i_1_n_0 ),
        .Q(\rx_engine_reg[bitcnt] [1]));
  FDCE \rx_engine_reg[bitcnt][2] 
       (.C(clk),
        .CE(\rx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[bitcnt][2]_i_1_n_0 ),
        .Q(\rx_engine_reg[bitcnt] [2]));
  FDCE \rx_engine_reg[bitcnt][3] 
       (.C(clk),
        .CE(\rx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[bitcnt][3]_i_2_n_0 ),
        .Q(\rx_engine_reg[bitcnt] [3]));
  FDCE \rx_engine_reg[done] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rx_engine[done]_i_1_n_0 ),
        .Q(\rx_engine_reg[done]__0 ));
  FDCE \rx_engine_reg[sreg][0] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [1]),
        .Q(\rx_engine_reg[sreg] [0]));
  FDCE \rx_engine_reg[sreg][1] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [2]),
        .Q(\rx_engine_reg[sreg] [1]));
  FDCE \rx_engine_reg[sreg][2] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [3]),
        .Q(\rx_engine_reg[sreg] [2]));
  FDCE \rx_engine_reg[sreg][3] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [4]),
        .Q(\rx_engine_reg[sreg] [3]));
  FDCE \rx_engine_reg[sreg][4] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [5]),
        .Q(\rx_engine_reg[sreg] [4]));
  FDCE \rx_engine_reg[sreg][5] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [6]),
        .Q(\rx_engine_reg[sreg] [5]));
  FDCE \rx_engine_reg[sreg][6] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [7]),
        .Q(\rx_engine_reg[sreg] [6]));
  FDCE \rx_engine_reg[sreg][7] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [8]),
        .Q(\rx_engine_reg[sreg] [7]));
  FDCE \rx_engine_reg[sreg][8] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sync_n_0_][2] ),
        .Q(\rx_engine_reg[sreg] [8]));
  FDCE \rx_engine_reg[state][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rx_engine[state][0]_i_1_n_0 ),
        .Q(\rx_engine_reg[state_n_0_][0] ));
  FDCE \rx_engine_reg[state][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_reg[enable]__0 ),
        .Q(\rx_engine_reg[state_n_0_][1] ));
  FDCE \rx_engine_reg[sync][0] 
       (.C(clk),
        .CE(uart_clk),
        .CLR(rstn_sys),
        .D(uart0_rxd_i),
        .Q(\rx_engine_reg[sync_n_0_][0] ));
  FDCE \rx_engine_reg[sync][1] 
       (.C(clk),
        .CE(uart_clk),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sync_n_0_][0] ),
        .Q(\rx_engine_reg[sync_n_0_][1] ));
  FDCE \rx_engine_reg[sync][2] 
       (.C(clk),
        .CE(uart_clk),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sync_n_0_][1] ),
        .Q(\rx_engine_reg[sync_n_0_][2] ));
  FDCE rx_overrun_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rx_engine_fifo_inst_n_4),
        .Q(rx_overrun_reg_0));
  LUT3 #(
    .INIT(8'h8B)) 
    \tx_engine[baudcnt][0]_i_1 
       (.I0(Q[0]),
        .I1(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .I2(\tx_engine_reg[baudcnt] [0]),
        .O(\tx_engine[baudcnt][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hD00DDDDD)) 
    \tx_engine[baudcnt][1]_i_1 
       (.I0(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(\tx_engine_reg[baudcnt] [1]),
        .I3(\tx_engine_reg[baudcnt] [0]),
        .I4(\tx_engine_reg[state][0]_0 ),
        .O(\tx_engine[baudcnt][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8888BAAAAAAAA)) 
    \tx_engine[baudcnt][2]_i_1 
       (.I0(Q[2]),
        .I1(\tx_engine[baudcnt][2]_i_2_n_0 ),
        .I2(\tx_engine_reg[baudcnt] [1]),
        .I3(\tx_engine_reg[baudcnt] [0]),
        .I4(\tx_engine_reg[baudcnt] [2]),
        .I5(\tx_engine_reg[state][0]_0 ),
        .O(\tx_engine[baudcnt][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \tx_engine[baudcnt][2]_i_2 
       (.I0(\tx_engine[baudcnt][8]_i_2_n_0 ),
        .I1(\tx_engine_reg[baudcnt] [8]),
        .I2(\tx_engine_reg[baudcnt] [9]),
        .I3(\tx_engine_reg[baudcnt] [6]),
        .I4(\tx_engine_reg[baudcnt] [7]),
        .O(\tx_engine[baudcnt][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \tx_engine[baudcnt][3]_i_1 
       (.I0(Q[3]),
        .I1(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .I2(\tx_engine_reg[baudcnt] [3]),
        .I3(\tx_engine_reg[baudcnt] [2]),
        .I4(\tx_engine_reg[baudcnt] [1]),
        .I5(\tx_engine_reg[baudcnt] [0]),
        .O(\tx_engine[baudcnt][3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \tx_engine[baudcnt][4]_i_1 
       (.I0(Q[4]),
        .I1(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .I2(\tx_engine_reg[baudcnt] [4]),
        .I3(\tx_engine[baudcnt][5]_i_2_n_0 ),
        .O(\tx_engine[baudcnt][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \tx_engine[baudcnt][5]_i_1 
       (.I0(Q[5]),
        .I1(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .I2(\tx_engine_reg[baudcnt] [5]),
        .I3(\tx_engine[baudcnt][5]_i_2_n_0 ),
        .I4(\tx_engine_reg[baudcnt] [4]),
        .O(\tx_engine[baudcnt][5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tx_engine[baudcnt][5]_i_2 
       (.I0(\tx_engine_reg[baudcnt] [3]),
        .I1(\tx_engine_reg[baudcnt] [2]),
        .I2(\tx_engine_reg[baudcnt] [1]),
        .I3(\tx_engine_reg[baudcnt] [0]),
        .O(\tx_engine[baudcnt][5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \tx_engine[baudcnt][6]_i_1 
       (.I0(Q[6]),
        .I1(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .I2(\tx_engine_reg[baudcnt] [6]),
        .I3(\tx_engine[baudcnt][8]_i_2_n_0 ),
        .O(\tx_engine[baudcnt][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \tx_engine[baudcnt][7]_i_1 
       (.I0(Q[7]),
        .I1(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .I2(\tx_engine_reg[baudcnt] [7]),
        .I3(\tx_engine_reg[baudcnt] [6]),
        .I4(\tx_engine[baudcnt][8]_i_2_n_0 ),
        .O(\tx_engine[baudcnt][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B88BB8B8B8B8)) 
    \tx_engine[baudcnt][8]_i_1 
       (.I0(Q[8]),
        .I1(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .I2(\tx_engine_reg[baudcnt] [8]),
        .I3(\tx_engine_reg[baudcnt] [6]),
        .I4(\tx_engine_reg[baudcnt] [7]),
        .I5(\tx_engine[baudcnt][8]_i_2_n_0 ),
        .O(\tx_engine[baudcnt][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tx_engine[baudcnt][8]_i_2 
       (.I0(\tx_engine_reg[baudcnt] [4]),
        .I1(\tx_engine_reg[baudcnt] [5]),
        .I2(\tx_engine_reg[baudcnt] [0]),
        .I3(\tx_engine_reg[baudcnt] [1]),
        .I4(\tx_engine_reg[baudcnt] [2]),
        .I5(\tx_engine_reg[baudcnt] [3]),
        .O(\tx_engine[baudcnt][8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \tx_engine[baudcnt][9]_i_1 
       (.I0(\rx_engine_reg[state_n_0_][1] ),
        .I1(uart_clk),
        .I2(\tx_engine_reg[state][0]_0 ),
        .O(\tx_engine[baudcnt][9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB888B8B8)) 
    \tx_engine[baudcnt][9]_i_2 
       (.I0(Q[9]),
        .I1(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .I2(\tx_engine_reg[baudcnt] [9]),
        .I3(\tx_engine_reg[baudcnt] [8]),
        .I4(\tx_engine[baudcnt][9]_i_4_n_0 ),
        .O(\tx_engine[baudcnt][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    \tx_engine[baudcnt][9]_i_3 
       (.I0(\tx_engine_reg[baudcnt] [7]),
        .I1(\tx_engine_reg[baudcnt] [6]),
        .I2(\tx_engine_reg[baudcnt] [9]),
        .I3(\tx_engine_reg[baudcnt] [8]),
        .I4(\tx_engine[baudcnt][8]_i_2_n_0 ),
        .I5(\tx_engine_reg[state][0]_0 ),
        .O(\tx_engine[baudcnt][9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \tx_engine[baudcnt][9]_i_4 
       (.I0(\tx_engine[baudcnt][8]_i_2_n_0 ),
        .I1(\tx_engine_reg[baudcnt] [7]),
        .I2(\tx_engine_reg[baudcnt] [6]),
        .O(\tx_engine[baudcnt][9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tx_engine[bitcnt][0]_i_1 
       (.I0(\tx_engine_reg[bitcnt] [0]),
        .I1(\tx_engine_reg[state][0]_0 ),
        .O(\tx_engine[bitcnt][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    \tx_engine[bitcnt][1]_i_1 
       (.I0(\tx_engine_reg[state][0]_0 ),
        .I1(\tx_engine_reg[bitcnt] [0]),
        .I2(\tx_engine_reg[bitcnt] [1]),
        .O(\tx_engine[bitcnt][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'hA802)) 
    \tx_engine[bitcnt][2]_i_1 
       (.I0(\tx_engine_reg[state][0]_0 ),
        .I1(\tx_engine_reg[bitcnt] [1]),
        .I2(\tx_engine_reg[bitcnt] [0]),
        .I3(\tx_engine_reg[bitcnt] [2]),
        .O(\tx_engine[bitcnt][2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8A00)) 
    \tx_engine[bitcnt][3]_i_1 
       (.I0(\rx_engine_reg[state_n_0_][1] ),
        .I1(uart_clk),
        .I2(\tx_engine_reg[state][0]_0 ),
        .I3(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .O(\tx_engine[bitcnt][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'hFFFD5557)) 
    \tx_engine[bitcnt][3]_i_2 
       (.I0(\tx_engine_reg[state][0]_0 ),
        .I1(\tx_engine_reg[bitcnt] [2]),
        .I2(\tx_engine_reg[bitcnt] [0]),
        .I3(\tx_engine_reg[bitcnt] [1]),
        .I4(\tx_engine_reg[bitcnt] [3]),
        .O(\tx_engine[bitcnt][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \tx_engine[done]_i_1 
       (.I0(\tx_engine_reg[bitcnt] [3]),
        .I1(\tx_engine_reg[bitcnt] [1]),
        .I2(\tx_engine_reg[bitcnt] [0]),
        .I3(\tx_engine_reg[bitcnt] [2]),
        .I4(\tx_engine_reg[state][0]_0 ),
        .I5(\rx_engine_reg[state_n_0_][1] ),
        .O(\tx_engine[done]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tx_engine[sreg][0]_i_1 
       (.I0(\tx_engine_reg[state][0]_0 ),
        .I1(\tx_engine_reg[sreg_n_0_][1] ),
        .O(\tx_engine[sreg][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'hFDDD)) 
    \tx_engine[state][0]_i_2 
       (.I0(uart_clk),
        .I1(\tx_engine_reg[state][0]_0 ),
        .I2(\ctrl_reg[hwfc_en]__0 ),
        .I3(p_0_in),
        .O(\tx_engine[state][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \tx_engine[state][0]_i_3 
       (.I0(\tx_engine_reg[state][0]_0 ),
        .I1(\tx_engine_reg[bitcnt] [2]),
        .I2(\tx_engine_reg[bitcnt] [0]),
        .I3(\tx_engine_reg[bitcnt] [1]),
        .I4(\tx_engine_reg[bitcnt] [3]),
        .O(\tx_engine[state][0]_i_3_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_prim_fifo_3 tx_engine_fifo_inst
       (.D({tx_engine_fifo_inst_n_4,tx_engine_fifo_inst_n_5,tx_engine_fifo_inst_n_6,tx_engine_fifo_inst_n_7,tx_engine_fifo_inst_n_8,tx_engine_fifo_inst_n_9,tx_engine_fifo_inst_n_10,tx_engine_fifo_inst_n_11}),
        .Q({\tx_engine_reg[sreg_n_0_][8] ,\tx_engine_reg[sreg_n_0_][7] ,\tx_engine_reg[sreg_n_0_][6] ,\tx_engine_reg[sreg_n_0_][5] ,\tx_engine_reg[sreg_n_0_][4] ,\tx_engine_reg[sreg_n_0_][3] ,\tx_engine_reg[sreg_n_0_][2] }),
        .clk(clk),
        .\ctrl_reg[enable] (tx_engine_fifo_inst_n_3),
        .\ctrl_reg[irq_rx_full]__0 (\ctrl_reg[irq_rx_full]__0 ),
        .\ctrl_reg[irq_rx_nempty]__0 (\ctrl_reg[irq_rx_nempty]__0 ),
        .\ctrl_reg[irq_tx_empty]__0 (\ctrl_reg[irq_tx_empty]__0 ),
        .\ctrl_reg[irq_tx_nfull]__0 (\ctrl_reg[irq_tx_nfull]__0 ),
        .\dev_00_req_o[addr] (\dev_00_req_o[addr] ),
        .\dev_12_req_o[data] (\dev_12_req_o[data] [7:0]),
        .\dev_12_req_o[rw] (\dev_12_req_o[rw] ),
        .\fifo_status_large.avail_reg_0 (tx_engine_fifo_inst_n_12),
        .\iodev_req[11][stb] (\iodev_req[11][stb] ),
        .irq_o0(irq_o0),
        .irq_o_reg(\r_pnt_reg[6]_0 ),
        .\r_pnt_reg[6]_0 (\r_pnt_reg[6] ),
        .\r_pnt_reg[6]_1 (\ctrl_reg[sim_mode]__0 ),
        .\r_pnt_reg[6]_2 (\ctrl_reg[enable]__0 ),
        .rstn_sys(rstn_sys),
        .\rx_fifo[avail] (\rx_fifo[avail] ),
        .\tx_engine_reg[sreg][1] (\tx_engine_reg[state][0]_0 ),
        .\tx_engine_reg[state][0] (\tx_engine_reg[done_n_0_] ),
        .\tx_engine_reg[state][0]_0 (\tx_engine[state][0]_i_2_n_0 ),
        .\tx_engine_reg[state][0]_1 (\rx_engine_reg[state_n_0_][1] ),
        .\tx_engine_reg[state][0]_2 (\tx_engine[state][0]_i_3_n_0 ),
        .\tx_fifo[avail] (\tx_fifo[avail] ),
        .we(we));
  FDCE \tx_engine_reg[baudcnt][0] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[baudcnt][0]_i_1_n_0 ),
        .Q(\tx_engine_reg[baudcnt] [0]));
  FDCE \tx_engine_reg[baudcnt][1] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[baudcnt][1]_i_1_n_0 ),
        .Q(\tx_engine_reg[baudcnt] [1]));
  FDCE \tx_engine_reg[baudcnt][2] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[baudcnt][2]_i_1_n_0 ),
        .Q(\tx_engine_reg[baudcnt] [2]));
  FDCE \tx_engine_reg[baudcnt][3] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[baudcnt][3]_i_1_n_0 ),
        .Q(\tx_engine_reg[baudcnt] [3]));
  FDCE \tx_engine_reg[baudcnt][4] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[baudcnt][4]_i_1_n_0 ),
        .Q(\tx_engine_reg[baudcnt] [4]));
  FDCE \tx_engine_reg[baudcnt][5] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[baudcnt][5]_i_1_n_0 ),
        .Q(\tx_engine_reg[baudcnt] [5]));
  FDCE \tx_engine_reg[baudcnt][6] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[baudcnt][6]_i_1_n_0 ),
        .Q(\tx_engine_reg[baudcnt] [6]));
  FDCE \tx_engine_reg[baudcnt][7] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[baudcnt][7]_i_1_n_0 ),
        .Q(\tx_engine_reg[baudcnt] [7]));
  FDCE \tx_engine_reg[baudcnt][8] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[baudcnt][8]_i_1_n_0 ),
        .Q(\tx_engine_reg[baudcnt] [8]));
  FDCE \tx_engine_reg[baudcnt][9] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[baudcnt][9]_i_2_n_0 ),
        .Q(\tx_engine_reg[baudcnt] [9]));
  FDCE \tx_engine_reg[bitcnt][0] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[bitcnt][0]_i_1_n_0 ),
        .Q(\tx_engine_reg[bitcnt] [0]));
  FDCE \tx_engine_reg[bitcnt][1] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[bitcnt][1]_i_1_n_0 ),
        .Q(\tx_engine_reg[bitcnt] [1]));
  FDCE \tx_engine_reg[bitcnt][2] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[bitcnt][2]_i_1_n_0 ),
        .Q(\tx_engine_reg[bitcnt] [2]));
  FDCE \tx_engine_reg[bitcnt][3] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[bitcnt][3]_i_2_n_0 ),
        .Q(\tx_engine_reg[bitcnt] [3]));
  FDCE \tx_engine_reg[done] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\tx_engine[done]_i_1_n_0 ),
        .Q(\tx_engine_reg[done_n_0_] ));
  FDCE \tx_engine_reg[sreg][0] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[sreg][0]_i_1_n_0 ),
        .Q(\tx_engine_reg[sreg_n_0_][0] ));
  FDCE \tx_engine_reg[sreg][1] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_11),
        .Q(\tx_engine_reg[sreg_n_0_][1] ));
  FDCE \tx_engine_reg[sreg][2] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_10),
        .Q(\tx_engine_reg[sreg_n_0_][2] ));
  FDCE \tx_engine_reg[sreg][3] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_9),
        .Q(\tx_engine_reg[sreg_n_0_][3] ));
  FDCE \tx_engine_reg[sreg][4] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_8),
        .Q(\tx_engine_reg[sreg_n_0_][4] ));
  FDCE \tx_engine_reg[sreg][5] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_7),
        .Q(\tx_engine_reg[sreg_n_0_][5] ));
  FDCE \tx_engine_reg[sreg][6] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_6),
        .Q(\tx_engine_reg[sreg_n_0_][6] ));
  FDCE \tx_engine_reg[sreg][7] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_5),
        .Q(\tx_engine_reg[sreg_n_0_][7] ));
  FDCE \tx_engine_reg[sreg][8] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_4),
        .Q(\tx_engine_reg[sreg_n_0_][8] ));
  FDCE \tx_engine_reg[state][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_12),
        .Q(\tx_engine_reg[state][0]_0 ));
  FDCE \tx_engine_reg[sync][0] 
       (.C(clk),
        .CE(uart_clk),
        .CLR(rstn_sys),
        .D(uart0_ctsn_i),
        .Q(\tx_engine_reg[sync_n_0_][0] ));
  FDCE \tx_engine_reg[sync][1] 
       (.C(clk),
        .CE(uart_clk),
        .CLR(rstn_sys),
        .D(\tx_engine_reg[sync_n_0_][0] ),
        .Q(p_0_in));
  FDCE uart_rtsn_o_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(uart_rtsn_o0),
        .Q(uart0_rtsn_o));
  LUT3 #(
    .INIT(8'hBF)) 
    uart_txd_o_i_1
       (.I0(\tx_engine_reg[sreg_n_0_][0] ),
        .I1(\tx_engine_reg[state][0]_0 ),
        .I2(\rx_engine_reg[state_n_0_][1] ),
        .O(uart_txd_o_i_1_n_0));
  FDPE uart_txd_o_reg
       (.C(clk),
        .CE(1'b1),
        .D(uart_txd_o_i_1_n_0),
        .PRE(rstn_sys),
        .Q(uart0_txd_o));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_vivado_ip
   (m_axi_arlen,
    m_axi_awprot,
    m_axi_awaddr,
    m_axi_wdata,
    m_axi_wstrb,
    gpio_o,
    uart0_txd_o,
    uart0_rtsn_o,
    spi_dat_o,
    spi_clk_o,
    spi_csn_o,
    s0_axis_tlast,
    s0_axis_tdest,
    s0_axis_tdata,
    \w_pnt_reg[0] ,
    s0_axis_tvalid,
    m_axi_wvalid,
    m_axi_arvalid,
    m_axi_awvalid,
    m_axi_rdata,
    clk,
    mext_irq_i,
    mtime_irq_i,
    msw_irq_i,
    m_axi_bvalid,
    m_axi_rvalid,
    gpio_i,
    uart0_ctsn_i,
    uart0_rxd_i,
    spi_dat_i,
    s1_axis_tvalid,
    s0_axis_tready,
    s1_axis_tlast,
    s1_axis_tid,
    s1_axis_tdata,
    resetn,
    m_axi_rlast,
    m_axi_rresp,
    m_axi_bresp,
    m_axi_arready,
    m_axi_awready,
    m_axi_wready);
  output [0:0]m_axi_arlen;
  output [1:0]m_axi_awprot;
  output [31:0]m_axi_awaddr;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  output [15:0]gpio_o;
  output uart0_txd_o;
  output uart0_rtsn_o;
  output spi_dat_o;
  output spi_clk_o;
  output [7:0]spi_csn_o;
  output s0_axis_tlast;
  output [3:0]s0_axis_tdest;
  output [31:0]s0_axis_tdata;
  output \w_pnt_reg[0] ;
  output s0_axis_tvalid;
  output m_axi_wvalid;
  output m_axi_arvalid;
  output m_axi_awvalid;
  input [31:0]m_axi_rdata;
  input clk;
  input mext_irq_i;
  input mtime_irq_i;
  input msw_irq_i;
  input m_axi_bvalid;
  input m_axi_rvalid;
  input [31:0]gpio_i;
  input uart0_ctsn_i;
  input uart0_rxd_i;
  input spi_dat_i;
  input s1_axis_tvalid;
  input s0_axis_tready;
  input s1_axis_tlast;
  input [3:0]s1_axis_tid;
  input [31:0]s1_axis_tdata;
  input resetn;
  input m_axi_rlast;
  input [1:0]m_axi_rresp;
  input [1:0]m_axi_bresp;
  input m_axi_arready;
  input m_axi_awready;
  input m_axi_wready;

  wire arvalid;
  wire awvalid;
  wire awvalid_i_2_n_0;
  wire \axi4_bridge.axi4_bridge_inst_n_4 ;
  wire clk;
  wire [31:0]gpio_i;
  wire [15:0]gpio_o;
  wire [0:0]m_axi_arlen;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awprot;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rlast;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire mext_irq_i;
  wire msw_irq_i;
  wire mtime_irq_i;
  wire resetn;
  wire [31:0]s0_axis_tdata;
  wire [3:0]s0_axis_tdest;
  wire s0_axis_tlast;
  wire s0_axis_tready;
  wire s0_axis_tvalid;
  wire [31:0]s1_axis_tdata;
  wire [3:0]s1_axis_tid;
  wire s1_axis_tlast;
  wire s1_axis_tvalid;
  wire spi_clk_o;
  wire [7:0]spi_csn_o;
  wire spi_dat_i;
  wire spi_dat_o;
  wire uart0_ctsn_i;
  wire uart0_rtsn_o;
  wire uart0_rxd_i;
  wire uart0_txd_o;
  wire \w_pnt_reg[0] ;
  wire wvalid;
  wire [1:1]\xbus_req[cti] ;
  wire \xbus_req[stb] ;

  LUT1 #(
    .INIT(2'h1)) 
    awvalid_i_2
       (.I0(resetn),
        .O(awvalid_i_2_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbus2axi4_bridge \axi4_bridge.axi4_bridge_inst 
       (.\FSM_sequential_state_reg[0]_0 (\axi4_bridge.axi4_bridge_inst_n_4 ),
        .arvalid(arvalid),
        .awvalid(awvalid),
        .clk(clk),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wvalid(m_axi_wvalid),
        .wvalid(wvalid),
        .wvalid_reg_0(awvalid_i_2_n_0),
        .xbus_cti_o(\xbus_req[cti] ),
        .xbus_stb_o(\xbus_req[stb] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_top neorv32_top_inst
       (.D({s1_axis_tlast,s1_axis_tid,s1_axis_tdata}),
        .Q({s0_axis_tlast,s0_axis_tdest,s0_axis_tdata}),
        .arvalid(arvalid),
        .arvalid_reg(\axi4_bridge.axi4_bridge_inst_n_4 ),
        .awvalid(awvalid),
        .clk(clk),
        .gpio_i(gpio_i),
        .gpio_o(gpio_o),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .rstn_sys_o_reg_inv(awvalid_i_2_n_0),
        .s0_axis_tready(s0_axis_tready),
        .s0_axis_tvalid(s0_axis_tvalid),
        .s1_axis_tvalid(s1_axis_tvalid),
        .spi_clk_o(spi_clk_o),
        .spi_csn_o(spi_csn_o),
        .spi_dat_i(spi_dat_i),
        .spi_dat_o(spi_dat_o),
        .\trap_ctrl_reg[irq_pnd][2] ({mext_irq_i,mtime_irq_i,msw_irq_i}),
        .uart0_ctsn_i(uart0_ctsn_i),
        .uart0_rtsn_o(uart0_rtsn_o),
        .uart0_rxd_i(uart0_rxd_i),
        .uart0_txd_o(uart0_txd_o),
        .\w_pnt_reg[0] (\w_pnt_reg[0] ),
        .wvalid(wvalid),
        .xbus_cti_o(\xbus_req[cti] ),
        .xbus_stb_o(\xbus_req[stb] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_xbus
   (arvalid,
    xbus_cti_o,
    xbus_stb_o,
    awvalid,
    wvalid,
    data_i,
    \bus_rsp_o[err] ,
    m_axi_awprot,
    \bus_rsp_o[ack] ,
    \bus_rsp_o[data] ,
    m_axi_awaddr,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_rdata,
    m_axi_rvalid,
    m_axi_rresp,
    m_axi_bvalid,
    m_axi_bresp,
    m_axi_arvalid,
    m_axi_arready,
    arvalid_reg,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wvalid,
    m_axi_wready,
    \main_rsp_o[err] ,
    xbus_terminate,
    D,
    E,
    \request_reg_enabled.device_req_o_reg[stb] ,
    clk,
    rstn_sys,
    \bus_req_i[addr] ,
    \request_reg_enabled.device_req_o_reg[data][31] ,
    \bus_req_i[ben] ,
    \bus_req_i[rw] ,
    \bus_req_i[burst] ,
    \bus_req_i[lock] );
  output arvalid;
  output [0:0]xbus_cti_o;
  output xbus_stb_o;
  output awvalid;
  output wvalid;
  output [0:0]data_i;
  output \bus_rsp_o[err] ;
  output [1:0]m_axi_awprot;
  output \bus_rsp_o[ack] ;
  output [31:0]\bus_rsp_o[data] ;
  output [31:0]m_axi_awaddr;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  input [31:0]m_axi_rdata;
  input m_axi_rvalid;
  input [1:0]m_axi_rresp;
  input m_axi_bvalid;
  input [1:0]m_axi_bresp;
  input m_axi_arvalid;
  input m_axi_arready;
  input arvalid_reg;
  input m_axi_awvalid;
  input m_axi_awready;
  input m_axi_wvalid;
  input m_axi_wready;
  input \main_rsp_o[err] ;
  input xbus_terminate;
  input [1:0]D;
  input [0:0]E;
  input [0:0]\request_reg_enabled.device_req_o_reg[stb] ;
  input clk;
  input rstn_sys;
  input [31:0]\bus_req_i[addr] ;
  input [31:0]\request_reg_enabled.device_req_o_reg[data][31] ;
  input [3:0]\bus_req_i[ben] ;
  input \bus_req_i[rw] ;
  input \bus_req_i[burst] ;
  input \bus_req_i[lock] ;

  wire [1:0]D;
  wire [0:0]E;
  wire arvalid;
  wire arvalid_reg;
  wire awvalid;
  wire [31:0]\bus_req_i[addr] ;
  wire [3:0]\bus_req_i[ben] ;
  wire \bus_req_i[burst] ;
  wire \bus_req_i[lock] ;
  wire \bus_req_i[rw] ;
  wire \bus_rsp_o[ack] ;
  wire [31:0]\bus_rsp_o[data] ;
  wire \bus_rsp_o[err] ;
  wire clk;
  wire [0:0]data_i;
  wire locked;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awprot;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire \main_rsp_o[err] ;
  wire pending_reg_n_0;
  wire reg_stage_inst_n_8;
  wire reg_stage_inst_n_9;
  wire [31:0]\request_reg_enabled.device_req_o_reg[data][31] ;
  wire [0:0]\request_reg_enabled.device_req_o_reg[stb] ;
  wire rstn_sys;
  wire wvalid;
  wire [0:0]xbus_cti_o;
  wire xbus_stb_o;
  wire xbus_terminate;

  FDCE locked_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(reg_stage_inst_n_9),
        .Q(locked));
  FDCE pending_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(reg_stage_inst_n_8),
        .Q(pending_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_bus_reg reg_stage_inst
       (.D(D),
        .E(E),
        .arvalid(arvalid),
        .arvalid_reg(arvalid_reg),
        .awvalid(awvalid),
        .\bus_req_i[addr] (\bus_req_i[addr] ),
        .\bus_req_i[ben] (\bus_req_i[ben] ),
        .\bus_req_i[burst] (\bus_req_i[burst] ),
        .\bus_req_i[lock] (\bus_req_i[lock] ),
        .\bus_req_i[rw] (\bus_req_i[rw] ),
        .\bus_rsp_o[ack] (\bus_rsp_o[ack] ),
        .\bus_rsp_o[data] (\bus_rsp_o[data] ),
        .\bus_rsp_o[err] (\bus_rsp_o[err] ),
        .clk(clk),
        .data_i(data_i),
        .locked(locked),
        .locked_reg(reg_stage_inst_n_9),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .\main_rsp_o[err] (\main_rsp_o[err] ),
        .pending_reg(pending_reg_n_0),
        .\request_reg_enabled.device_req_o_reg[burst]_0 (xbus_cti_o),
        .\request_reg_enabled.device_req_o_reg[data][31]_0 (\request_reg_enabled.device_req_o_reg[data][31] ),
        .\request_reg_enabled.device_req_o_reg[stb]_0 (xbus_stb_o),
        .\request_reg_enabled.device_req_o_reg[stb]_1 (reg_stage_inst_n_8),
        .\request_reg_enabled.device_req_o_reg[stb]_2 (\request_reg_enabled.device_req_o_reg[stb] ),
        .rstn_sys(rstn_sys),
        .wvalid(wvalid),
        .xbus_terminate(xbus_terminate));
endmodule

(* CHECK_LICENSE_TYPE = "system_neorv32_vivado_ip_0_0,neorv32_vivado_ip,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) 
(* x_core_info = "neorv32_vivado_ip,Vivado 2025.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (clk,
    resetn,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_rvalid,
    m_axi_rready,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    s0_axis_tdest,
    s0_axis_tvalid,
    s0_axis_tready,
    s0_axis_tdata,
    s0_axis_tlast,
    s1_axis_tid,
    s1_axis_tvalid,
    s1_axis_tready,
    s1_axis_tdata,
    s1_axis_tlast,
    gpio_o,
    gpio_i,
    uart0_txd_o,
    uart0_rxd_i,
    uart0_rtsn_o,
    uart0_ctsn_i,
    spi_clk_o,
    spi_dat_o,
    spi_dat_i,
    spi_csn_o,
    mtime_irq_i,
    msw_irq_i,
    mext_irq_i);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk CLK" *) (* x_interface_mode = "slave clk" *) (* x_interface_parameter = "XIL_INTERFACENAME clk, ASSOCIATED_BUSIF s0_axis:s1_axis:m_axi, ASSOCIATED_RESET resetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_CLK100MHZ, INSERT_VIP 0" *) input clk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 resetn RST" *) (* x_interface_mode = "slave resetn" *) (* x_interface_parameter = "XIL_INTERFACENAME resetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input resetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWADDR" *) (* x_interface_mode = "master m_axi" *) (* x_interface_parameter = "XIL_INTERFACENAME m_axi, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN system_CLK100MHZ, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [31:0]m_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWLEN" *) output [7:0]m_axi_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWSIZE" *) output [2:0]m_axi_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWBURST" *) output [1:0]m_axi_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWCACHE" *) output [3:0]m_axi_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWPROT" *) output [2:0]m_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWVALID" *) output m_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWREADY" *) input m_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi WDATA" *) output [31:0]m_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi WSTRB" *) output [3:0]m_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi WLAST" *) output m_axi_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi WVALID" *) output m_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi WREADY" *) input m_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARADDR" *) output [31:0]m_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARLEN" *) output [7:0]m_axi_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARSIZE" *) output [2:0]m_axi_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARBURST" *) output [1:0]m_axi_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARCACHE" *) output [3:0]m_axi_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARPROT" *) output [2:0]m_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARVALID" *) output m_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARREADY" *) input m_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi RDATA" *) input [31:0]m_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi RRESP" *) input [1:0]m_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi RLAST" *) input m_axi_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi RVALID" *) input m_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi RREADY" *) output m_axi_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi BRESP" *) input [1:0]m_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi BVALID" *) input m_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi BREADY" *) output m_axi_bready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 s0_axis TDEST" *) (* x_interface_mode = "master s0_axis" *) (* x_interface_parameter = "XIL_INTERFACENAME s0_axis, TDATA_NUM_BYTES 4, TDEST_WIDTH 4, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN system_CLK100MHZ, LAYERED_METADATA undef, INSERT_VIP 0" *) output [3:0]s0_axis_tdest;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 s0_axis TVALID" *) output s0_axis_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 s0_axis TREADY" *) input s0_axis_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 s0_axis TDATA" *) output [31:0]s0_axis_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 s0_axis TLAST" *) output s0_axis_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 s1_axis TID" *) (* x_interface_mode = "slave s1_axis" *) (* x_interface_parameter = "XIL_INTERFACENAME s1_axis, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 4, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN system_CLK100MHZ, LAYERED_METADATA undef, INSERT_VIP 0" *) input [3:0]s1_axis_tid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 s1_axis TVALID" *) input s1_axis_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 s1_axis TREADY" *) output s1_axis_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 s1_axis TDATA" *) input [31:0]s1_axis_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 s1_axis TLAST" *) input s1_axis_tlast;
  output [15:0]gpio_o;
  input [31:0]gpio_i;
  output uart0_txd_o;
  input uart0_rxd_i;
  output uart0_rtsn_o;
  input uart0_ctsn_i;
  output spi_clk_o;
  output spi_dat_o;
  input spi_dat_i;
  output [7:0]spi_csn_o;
  input mtime_irq_i;
  input msw_irq_i;
  input mext_irq_i;

  wire \<const0> ;
  wire \<const1> ;
  wire clk;
  wire [31:0]gpio_i;
  wire [15:0]gpio_o;
  wire [0:0]\^m_axi_arlen ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [2:0]\^m_axi_awprot ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rlast;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire mext_irq_i;
  wire msw_irq_i;
  wire mtime_irq_i;
  wire resetn;
  wire [31:0]s0_axis_tdata;
  wire [3:0]s0_axis_tdest;
  wire s0_axis_tlast;
  wire s0_axis_tready;
  wire s0_axis_tvalid;
  wire [31:0]s1_axis_tdata;
  wire [3:0]s1_axis_tid;
  wire s1_axis_tlast;
  wire s1_axis_tready;
  wire s1_axis_tvalid;
  wire spi_clk_o;
  wire [7:0]spi_csn_o;
  wire spi_dat_i;
  wire spi_dat_o;
  wire uart0_ctsn_i;
  wire uart0_rtsn_o;
  wire uart0_rxd_i;
  wire uart0_txd_o;

  assign m_axi_araddr[31:0] = m_axi_awaddr;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const1> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const1> ;
  assign m_axi_arcache[0] = \<const1> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \^m_axi_arlen [0];
  assign m_axi_arlen[2] = \^m_axi_arlen [0];
  assign m_axi_arlen[1] = \^m_axi_arlen [0];
  assign m_axi_arlen[0] = \^m_axi_arlen [0];
  assign m_axi_arprot[2] = \^m_axi_awprot [2];
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \^m_axi_awprot [0];
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const1> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const1> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const1> ;
  assign m_axi_awcache[0] = \<const1> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awprot[2] = \^m_axi_awprot [2];
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \^m_axi_awprot [0];
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const1> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_bready = \<const1> ;
  assign m_axi_rready = \<const1> ;
  assign m_axi_wlast = \<const1> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_vivado_ip U0
       (.clk(clk),
        .gpio_i(gpio_i),
        .gpio_o(gpio_o),
        .m_axi_arlen(\^m_axi_arlen ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awprot({\^m_axi_awprot [2],\^m_axi_awprot [0]}),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .mext_irq_i(mext_irq_i),
        .msw_irq_i(msw_irq_i),
        .mtime_irq_i(mtime_irq_i),
        .resetn(resetn),
        .s0_axis_tdata(s0_axis_tdata),
        .s0_axis_tdest(s0_axis_tdest),
        .s0_axis_tlast(s0_axis_tlast),
        .s0_axis_tready(s0_axis_tready),
        .s0_axis_tvalid(s0_axis_tvalid),
        .s1_axis_tdata(s1_axis_tdata),
        .s1_axis_tid(s1_axis_tid),
        .s1_axis_tlast(s1_axis_tlast),
        .s1_axis_tvalid(s1_axis_tvalid),
        .spi_clk_o(spi_clk_o),
        .spi_csn_o(spi_csn_o),
        .spi_dat_i(spi_dat_i),
        .spi_dat_o(spi_dat_o),
        .uart0_ctsn_i(uart0_ctsn_i),
        .uart0_rtsn_o(uart0_rtsn_o),
        .uart0_rxd_i(uart0_rxd_i),
        .uart0_txd_o(uart0_txd_o),
        .\w_pnt_reg[0] (s1_axis_tready));
  VCC VCC
       (.P(\<const1> ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbus2axi4_bridge
   (m_axi_wvalid,
    m_axi_arvalid,
    m_axi_awvalid,
    m_axi_arlen,
    \FSM_sequential_state_reg[0]_0 ,
    wvalid,
    clk,
    wvalid_reg_0,
    arvalid,
    awvalid,
    m_axi_rvalid,
    m_axi_bvalid,
    xbus_stb_o,
    xbus_cti_o,
    m_axi_rlast);
  output m_axi_wvalid;
  output m_axi_arvalid;
  output m_axi_awvalid;
  output [0:0]m_axi_arlen;
  output \FSM_sequential_state_reg[0]_0 ;
  input wvalid;
  input clk;
  input wvalid_reg_0;
  input arvalid;
  input awvalid;
  input m_axi_rvalid;
  input m_axi_bvalid;
  input xbus_stb_o;
  input [0:0]xbus_cti_o;
  input m_axi_rlast;

  wire \FSM_sequential_state[0]_i_1_n_0 ;
  wire \FSM_sequential_state[1]_i_1_n_0 ;
  wire \FSM_sequential_state[1]_i_2_n_0 ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire arvalid;
  wire awvalid;
  wire clk;
  wire [0:0]m_axi_arlen;
  wire m_axi_arvalid;
  wire m_axi_awvalid;
  wire m_axi_bvalid;
  wire m_axi_rlast;
  wire m_axi_rvalid;
  wire m_axi_wvalid;
  wire [1:0]state;
  wire wvalid;
  wire wvalid_reg_0;
  wire [0:0]xbus_cti_o;
  wire xbus_stb_o;

  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h118C)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(m_axi_rlast),
        .I3(\FSM_sequential_state[1]_i_2_n_0 ),
        .O(\FSM_sequential_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h3131F8C8)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(xbus_cti_o),
        .I1(state[1]),
        .I2(state[0]),
        .I3(m_axi_rlast),
        .I4(\FSM_sequential_state[1]_i_2_n_0 ),
        .O(\FSM_sequential_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hE00FE000)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(m_axi_rvalid),
        .I1(m_axi_bvalid),
        .I2(state[0]),
        .I3(state[1]),
        .I4(xbus_stb_o),
        .O(\FSM_sequential_state[1]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:00,s_burst_end:10,s_single:11,s_burst_run:01" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(wvalid_reg_0),
        .D(\FSM_sequential_state[0]_i_1_n_0 ),
        .Q(state[0]));
  (* FSM_ENCODED_STATES = "iSTATE:00,s_burst_end:10,s_single:11,s_burst_run:01" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(wvalid_reg_0),
        .D(\FSM_sequential_state[1]_i_1_n_0 ),
        .Q(state[1]));
  FDCE arvalid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(wvalid_reg_0),
        .D(arvalid),
        .Q(m_axi_arvalid));
  LUT2 #(
    .INIT(4'hE)) 
    awvalid_i_3
       (.I0(state[0]),
        .I1(state[1]),
        .O(\FSM_sequential_state_reg[0]_0 ));
  FDCE awvalid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(wvalid_reg_0),
        .D(awvalid),
        .Q(m_axi_awvalid));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \m_axi_arlen[0]_INST_0 
       (.I0(state[0]),
        .I1(state[1]),
        .O(m_axi_arlen));
  FDCE wvalid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(wvalid_reg_0),
        .D(wvalid),
        .Q(m_axi_wvalid));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
