Release 14.3 - xst P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: MiniAlu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MiniAlu.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MiniAlu"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : MiniAlu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../ip_core"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/japup/Desktop/papilioDuo/src/VgaController.v" into library work
Parsing verilog file "/home/japup/Desktop/papilioDuo/src/Defintions.v" included at line 3.
Parsing module <VgaController>.
Analyzing Verilog file "/home/japup/Desktop/papilioDuo/src/MiniAlu.v" into library work
Parsing verilog file "/home/japup/Desktop/papilioDuo/src/Defintions.v" included at line 3.
Parsing verilog file "/home/japup/Desktop/papilioDuo/src/Collaterals.v" included at line 4.
Parsing module <UPCOUNTER_POSEDGE>.
Parsing module <FFD_POSEDGE_SYNCRONOUS_RESET>.
Parsing module <SHIFTLEFT_POSEDGE>.
Parsing verilog file "/home/japup/Desktop/papilioDuo/src/Module_ROM.v" included at line 5.
Parsing verilog file "/home/japup/Desktop/papilioDuo/src/Defintions.v" included at line 2.
Parsing module <ROM>.
Parsing verilog file "/home/japup/Desktop/papilioDuo/src/RAM.v" included at line 6.
Parsing module <RAM_DUAL_READ_PORT>.
Parsing module <MiniAlu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <MiniAlu>.
WARNING:HDLCompiler:1016 - "/home/japup/Desktop/papilioDuo/src/VgaController.v" Line 117: Port CLK0 is not connected to this instance

Elaborating module <VgaController>.

Elaborating module <DCM_SP(CLKFX_MULTIPLY=25,CLKFX_DIVIDE=32)>.
WARNING:HDLCompiler:1127 - "/home/japup/Desktop/papilioDuo/src/VgaController.v" Line 131: Assignment to wPsDone ignored, since the identifier is never used

Elaborating module <UPCOUNTER_POSEDGE(SIZE=16)>.
WARNING:HDLCompiler:413 - "/home/japup/Desktop/papilioDuo/src/Collaterals.v" Line 19: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <FFD_POSEDGE_SYNCRONOUS_RESET(SIZE=16)>.

Elaborating module <ROM>.

Elaborating module <RAM_DUAL_READ_PORT>.

Elaborating module <UPCOUNTER_POSEDGE>.
WARNING:HDLCompiler:413 - "/home/japup/Desktop/papilioDuo/src/Collaterals.v" Line 19: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <FFD_POSEDGE_SYNCRONOUS_RESET(SIZE=4)>.

Elaborating module <FFD_POSEDGE_SYNCRONOUS_RESET(SIZE=8)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MiniAlu>.
    Related source file is "/home/japup/Desktop/papilioDuo/src/MiniAlu.v".
    Found 16-bit adder for signal <wIPInitialValue[15]_GND_1_o_add_1_OUT> created at line 94.
    Found 16-bit adder for signal <wSourceData1[15]_wSourceData0[15]_add_8_OUT> created at line 183.
    Found 8-bit comparator equal for signal <wSourceAddr0[7]_wNextDest[7]_equal_5_o> created at line 163
    Found 8-bit comparator equal for signal <wSourceAddr1[7]_wNextDest[7]_equal_7_o> created at line 164
    Found 16-bit comparator lessequal for signal <n0010> created at line 199
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <MiniAlu> synthesized.

Synthesizing Unit <VgaController>.
    Related source file is "/home/japup/Desktop/papilioDuo/src/VgaController.v".
        HSYNC_VISIBLE_AREA = 640
        HSYNC_FRONT_PORCH = 16
        HSYNC_PULSE = 96
        HSYNC_BACK_PORCH = 48
        HORIZONTAL_LINE = 800
        VSYNC_VISIBLE_AREA = 480
        VSYNC_FRONT_PORCH = 10
        VSYNC_PULSE = 2
        VSYN_BACK_PORCH = 33
        VERTICAL_LINE = 525
        CLK_M = 25
        CLK_D = 32
    Found 16-bit comparator lessequal for signal <n0007> created at line 159
    Found 16-bit comparator lessequal for signal <n0009> created at line 160
    Found 16-bit comparator lessequal for signal <n0012> created at line 165
    Found 16-bit comparator lessequal for signal <n0014> created at line 166
    Found 16-bit comparator greater for signal <wHCount[15]_GND_2_o_LessThan_9_o> created at line 176
    Found 16-bit comparator greater for signal <wVCount[15]_GND_2_o_LessThan_11_o> created at line 177
    Found 16-bit comparator greater for signal <wHCount[15]_GND_2_o_LessThan_16_o> created at line 180
    Found 16-bit comparator greater for signal <wVCount[15]_GND_2_o_LessThan_17_o> created at line 180
    Summary:
	inferred   8 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <VgaController> synthesized.

Synthesizing Unit <UPCOUNTER_POSEDGE_1>.
    Related source file is "/home/japup/Desktop/papilioDuo/src/Collaterals.v".
        SIZE = 16
    Found 16-bit register for signal <Q>.
    Found 16-bit adder for signal <Q[15]_GND_4_o_add_1_OUT> created at line 19.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <UPCOUNTER_POSEDGE_1> synthesized.

Synthesizing Unit <FFD_POSEDGE_SYNCRONOUS_RESET_1>.
    Related source file is "/home/japup/Desktop/papilioDuo/src/Collaterals.v".
        SIZE = 16
    Found 16-bit register for signal <Q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <FFD_POSEDGE_SYNCRONOUS_RESET_1> synthesized.

Synthesizing Unit <ROM>.
    Related source file is "/home/japup/Desktop/papilioDuo/src/Module_ROM.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <ROM> synthesized.

Synthesizing Unit <RAM_DUAL_READ_PORT>.
    Related source file is "/home/japup/Desktop/papilioDuo/src/RAM.v".
        DATA_WIDTH = 16
        ADDR_WIDTH = 8
        MEM_SIZE = 8
WARNING:Xst:647 - Input <iReadAddress0<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iReadAddress1<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iWriteAddress<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <oDataOut1>.
    Found 16-bit register for signal <oDataOut0>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <Ram>, simulation mismatch.
    Found 9x16-bit dual-port RAM <Mram_Ram> for signal <Ram>.
    Summary:
	inferred   2 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <RAM_DUAL_READ_PORT> synthesized.

Synthesizing Unit <UPCOUNTER_POSEDGE>.
    Related source file is "/home/japup/Desktop/papilioDuo/src/Collaterals.v".
        SIZE = 16
    Found 16-bit register for signal <Q>.
    Found 16-bit adder for signal <Q[15]_Q[15]_mux_2_OUT> created at line 19.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <UPCOUNTER_POSEDGE> synthesized.

Synthesizing Unit <FFD_POSEDGE_SYNCRONOUS_RESET_2>.
    Related source file is "/home/japup/Desktop/papilioDuo/src/Collaterals.v".
        SIZE = 4
    Found 4-bit register for signal <Q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <FFD_POSEDGE_SYNCRONOUS_RESET_2> synthesized.

Synthesizing Unit <FFD_POSEDGE_SYNCRONOUS_RESET_3>.
    Related source file is "/home/japup/Desktop/papilioDuo/src/Collaterals.v".
        SIZE = 8
    Found 8-bit register for signal <Q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <FFD_POSEDGE_SYNCRONOUS_RESET_3> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 9x16-bit dual-port RAM                                : 2
# Adders/Subtractors                                   : 5
 16-bit adder                                          : 5
# Registers                                            : 12
 16-bit register                                       : 6
 4-bit register                                        : 1
 8-bit register                                        : 5
# Comparators                                          : 11
 16-bit comparator greater                             : 4
 16-bit comparator lessequal                           : 5
 8-bit comparator equal                                : 2
# Multiplexers                                         : 13
 12-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 11
 28-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <RAM_DUAL_READ_PORT>.
INFO:Xst:3231 - The small RAM <Mram_Ram> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 9-word x 16-bit                     |          |
    |     clkA           | connected to signal <Clock>         | rise     |
    |     weA            | connected to signal <iWriteEnable>  | high     |
    |     addrA          | connected to signal <iWriteAddress> |          |
    |     diA            | connected to signal <iDataIn>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 9-word x 16-bit                     |          |
    |     addrB          | connected to signal <iReadAddress0> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_Ram1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 9-word x 16-bit                     |          |
    |     clkA           | connected to signal <Clock>         | rise     |
    |     weA            | connected to signal <iWriteEnable>  | high     |
    |     addrA          | connected to signal <iWriteAddress> |          |
    |     diA            | connected to signal <iDataIn>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 9-word x 16-bit                     |          |
    |     addrB          | connected to signal <iReadAddress1> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAM_DUAL_READ_PORT> synthesized (advanced).

Synthesizing (advanced) Unit <UPCOUNTER_POSEDGE>.
The following registers are absorbed into counter <Q>: 1 register on signal <Q>.
Unit <UPCOUNTER_POSEDGE> synthesized (advanced).

Synthesizing (advanced) Unit <UPCOUNTER_POSEDGE_1>.
The following registers are absorbed into counter <Q>: 1 register on signal <Q>.
Unit <UPCOUNTER_POSEDGE_1> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 9x16-bit dual-port distributed RAM                    : 2
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 2
# Counters                                             : 3
 16-bit up counter                                     : 3
# Registers                                            : 92
 Flip-Flops                                            : 92
# Comparators                                          : 11
 16-bit comparator greater                             : 4
 16-bit comparator lessequal                           : 5
 8-bit comparator equal                                : 2
# Multiplexers                                         : 10
 12-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 8
 28-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <FFD1/Q_3> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FFD1/Q_0> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <FFD_POSEDGE_SYNCRONOUS_RESET_1> ...

Optimizing unit <RAM_DUAL_READ_PORT> ...

Optimizing unit <FFD_POSEDGE_SYNCRONOUS_RESET_3> ...

Optimizing unit <MiniAlu> ...

Optimizing unit <VgaController> ...
WARNING:Xst:1710 - FF/Latch <FFD4/Q_7> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FFD4/Q_6> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FFD4/Q_5> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FFD4/Q_4> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FFD4/Q_3> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_NDF/Q_7> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_NDF/Q_6> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_NDF/Q_5> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_NDF/Q_4> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_NDF/Q_3> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <FF_RSLT_FWD/Q_15> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <FF_RSLT_FWD/Q_14> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <FF_RSLT_FWD/Q_13> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <FF_RSLT_FWD/Q_12> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <FF_RSLT_FWD/Q_11> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <FF_RSLT_FWD/Q_10> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <FF_RSLT_FWD/Q_9> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <FF_RSLT_FWD/Q_8> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <DataRam/Mram_Ram134> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <DataRam/Mram_Ram133> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <DataRam/Mram_Ram132> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <DataRam/Mram_Ram131> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <DataRam/Mram_Ram44> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <DataRam/Mram_Ram43> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <DataRam/Mram_Ram42> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <DataRam/Mram_Ram41> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <DataRam/Mram_Ram3> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <DataRam/Mram_Ram2> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <DataRam/oDataOut0_15> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <DataRam/oDataOut0_14> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <DataRam/oDataOut0_13> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <DataRam/oDataOut0_12> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <DataRam/oDataOut0_11> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <DataRam/oDataOut0_10> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <DataRam/oDataOut0_9> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <DataRam/oDataOut0_8> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <DataRam/oDataOut0_7> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <DataRam/oDataOut0_6> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <DataRam/oDataOut0_5> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <DataRam/oDataOut0_4> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <DataRam/oDataOut0_3> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <DataRam/oDataOut0_2> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <DataRam/oDataOut0_1> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <DataRam/oDataOut0_0> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <DataRam/oDataOut1_15> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <DataRam/oDataOut1_14> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <DataRam/oDataOut1_13> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <DataRam/oDataOut1_12> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <DataRam/oDataOut1_11> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <DataRam/oDataOut1_10> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <DataRam/oDataOut1_9> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <DataRam/oDataOut1_8> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:1710 - FF/Latch <IP/Q_3> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP/Q_4> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP/Q_5> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP/Q_6> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP/Q_7> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP/Q_8> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP/Q_9> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP/Q_10> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP/Q_11> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP/Q_12> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP/Q_13> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP/Q_14> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP/Q_15> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <FF_RSLT_FWD/Q_7> in Unit <MiniAlu> is equivalent to the following 4 FFs/Latches, which will be removed : <FF_RSLT_FWD/Q_6> <FF_RSLT_FWD/Q_5> <FF_RSLT_FWD/Q_3> <FF_NDF/Q_2> 
INFO:Xst:2261 - The FF/Latch <FFD3/Q_2> in Unit <MiniAlu> is equivalent to the following 2 FFs/Latches, which will be removed : <FFD3/Q_1> <FFD3/Q_0> 
INFO:Xst:2261 - The FF/Latch <FFD3/Q_3> in Unit <MiniAlu> is equivalent to the following FF/Latch, which will be removed : <FFD2/Q_7> 
INFO:Xst:2261 - The FF/Latch <FFD4/Q_2> in Unit <MiniAlu> is equivalent to the following 10 FFs/Latches, which will be removed : <FFD4/Q_1> <FFD3/Q_7> <FFD3/Q_6> <FFD3/Q_5> <FFD3/Q_4> <FFD2/Q_6> <FFD2/Q_4> <FFD2/Q_3> <FFD2/Q_2> <FFD2/Q_0> 
INFO:Xst:2261 - The FF/Latch <FFD1/Q_1> in Unit <MiniAlu> is equivalent to the following FF/Latch, which will be removed : <IP/Q_2> 
INFO:Xst:2261 - The FF/Latch <FFD1/Q_2> in Unit <MiniAlu> is equivalent to the following FF/Latch, which will be removed : <FFD4/Q_0> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <FF_RSLT_FWD/Q_4> in Unit <MiniAlu> is equivalent to the following 2 FFs/Latches, which will be removed : <FF_RSLT_FWD/Q_2> <FF_RSLT_FWD/Q_0> 
Found area constraint ratio of 100 (+ 5) on block MiniAlu, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 62
 Flip-Flops                                            : 62

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MiniAlu.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 176
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 30
#      LUT2                        : 2
#      LUT3                        : 15
#      LUT4                        : 40
#      LUT5                        : 4
#      LUT6                        : 16
#      MUXCY                       : 31
#      VCC                         : 1
#      XORCY                       : 34
# FlipFlops/Latches                : 62
#      FD                          : 26
#      FDE                         : 16
#      FDR                         : 5
#      FDRE                        : 15
# RAMS                             : 2
#      RAM32M                      : 2
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 24
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 22
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              62  out of  11440     0%  
 Number of Slice LUTs:                  117  out of   5720     2%  
    Number used as Logic:               109  out of   5720     1%  
    Number used as Memory:                8  out of   1440     0%  
       Number used as RAM:                8

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    122
   Number with an unused Flip Flop:      60  out of    122    49%  
   Number with an unused LUT:             5  out of    122     4%  
   Number of fully used LUT-FF pairs:    57  out of    122    46%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    102    23%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clock                              | IBUFG+BUFG             | 32    |
Clock                              | DCM_SP:CLKFX           | 32    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.698ns (Maximum Frequency: 212.872MHz)
   Minimum input arrival time before clock: 5.318ns
   Maximum output required time after clock: 8.650ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock'
  Clock period: 4.698ns (frequency: 212.872MHz)
  Total number of paths / destination ports: 1502 / 90
-------------------------------------------------------------------------
Delay:               6.013ns (Levels of Logic = 4)
  Source:            VGA/HCOUNT/Q_3 (FF)
  Destination:       VGA/VCOUNT/Q_13 (FF)
  Source Clock:      Clock rising 0.8X
  Destination Clock: Clock rising 0.8X

  Data Path: VGA/HCOUNT/Q_3 to VGA/VCOUNT/Q_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.525   1.221  VGA/HCOUNT/Q_3 (VGA/HCOUNT/Q_3)
     LUT6:I0->O            1   0.254   0.790  VGA/wHCountEnd<15>_SW0 (N6)
     LUT6:I4->O           17   0.250   1.209  VGA/wHCountEnd<15> (VGA/wHCountEnd)
     LUT6:I5->O           16   0.254   1.182  VGA/VCOUNT/_n0013_inv1 (VGA/VCOUNT/_n0013_inv)
     LUT4:I3->O            1   0.254   0.000  VGA/VCOUNT/Q_15_rstpot (VGA/VCOUNT/Q_15_rstpot)
     FD:D                      0.074          VGA/VCOUNT/Q_15
    ----------------------------------------
    Total                      6.013ns (1.611ns logic, 4.402ns route)
                                       (26.8% logic, 73.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clock'
  Total number of paths / destination ports: 79 / 60
-------------------------------------------------------------------------
Offset:              5.318ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       VGA/VCOUNT/Q_13 (FF)
  Destination Clock: Clock rising 0.8X

  Data Path: Reset to VGA/VCOUNT/Q_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            47   1.328   2.226  Reset_IBUF (Reset_IBUF)
     LUT6:I0->O           16   0.254   1.182  VGA/VCOUNT/_n0013_inv1 (VGA/VCOUNT/_n0013_inv)
     LUT4:I3->O            1   0.254   0.000  VGA/VCOUNT/Q_15_rstpot (VGA/VCOUNT/Q_15_rstpot)
     FD:D                      0.074          VGA/VCOUNT/Q_15
    ----------------------------------------
    Total                      5.318ns (1.910ns logic, 3.408ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clock'
  Total number of paths / destination ports: 299 / 22
-------------------------------------------------------------------------
Offset:              8.650ns (Levels of Logic = 4)
  Source:            VGA/VCOUNT/Q_10 (FF)
  Destination:       oVgaBlue<3> (PAD)
  Source Clock:      Clock rising 0.8X

  Data Path: VGA/VCOUNT/Q_10 to oVgaBlue<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.221  VGA/VCOUNT/Q_10 (VGA/VCOUNT/Q_10)
     LUT6:I0->O            5   0.254   1.271  VGA/n0034<0>41 (VGA/Reset_wVCountEnd_OR_35_o1)
     LUT6:I1->O            2   0.254   1.156  VGA/n0034<0>51 (VGA/n0034<0>5)
     LUT5:I0->O            4   0.254   0.803  VGA/n0034<0>1 (oVgaBlue_0_OBUF)
     OBUF:I->O                 2.912          oVgaBlue_3_OBUF (oVgaBlue<3>)
    ----------------------------------------
    Total                      8.650ns (4.199ns logic, 4.451ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |    6.013|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 7.17 secs
 
--> 


Total memory usage is 386112 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   75 (   0 filtered)
Number of infos    :    9 (   0 filtered)

