

================================================================
== Vivado HLS Report for 'banker_algorithm'
================================================================
* Date:           Thu Mar  1 11:51:50 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        RTL_Banker_Algorithm
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.44|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    8|   69|    9|   70|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1     |    6|   67|  6 ~ 16  |          -|          -| 1 ~ 4 |    no    |
        | + Loop 1.1  |    4|   14|         4|          -|          -| 1 ~ 3 |    no    |
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	7  / (tmp)
3 --> 
	4  / (!tmp_1)
	2  / (tmp_1)
4 --> 
	5  / true
5 --> 
	6  / (!tmp_4)
	7  / (tmp_4)
6 --> 
	3  / true
7 --> 
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_8 (5)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([3 x i64]* %available) nounwind, !map !7

ST_1: StgValue_9 (6)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([12 x i64]* %allocated) nounwind, !map !13

ST_1: StgValue_10 (7)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([12 x i64]* %max) nounwind, !map !19

ST_1: StgValue_11 (8)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap([12 x i64]* %need) nounwind, !map !23

ST_1: StgValue_12 (9)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i64 0) nounwind, !map !27

ST_1: StgValue_13 (10)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @banker_algorithm_str) nounwind

ST_1: StgValue_14 (11)  [1/1] 1.59ns  loc: RTL_Banker_Algorithm/solution1/banker_algorithm.c:7
:6  br label %.loopexit3


 <State 2>: 2.33ns
ST_2: i (13)  [1/1] 0.00ns
.loopexit3:0  %i = phi i3 [ 0, %0 ], [ %i_1, %.loopexit3.loopexit ]

ST_2: i_cast2_cast (14)  [1/1] 0.00ns  loc: RTL_Banker_Algorithm/solution1/banker_algorithm.c:9
.loopexit3:1  %i_cast2_cast = zext i3 %i to i5

ST_2: tmp_5 (15)  [1/1] 0.00ns  loc: RTL_Banker_Algorithm/solution1/banker_algorithm.c:9
.loopexit3:2  %tmp_5 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i, i2 0)

ST_2: tmp_7 (16)  [1/1] 2.33ns  loc: RTL_Banker_Algorithm/solution1/banker_algorithm.c:18
.loopexit3:3  %tmp_7 = sub i5 %tmp_5, %i_cast2_cast

ST_2: tmp (17)  [1/1] 0.00ns  loc: RTL_Banker_Algorithm/solution1/banker_algorithm.c:7
.loopexit3:4  %tmp = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %i, i32 2)

ST_2: empty (18)  [1/1] 0.00ns
.loopexit3:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4, i64 2) nounwind

ST_2: i_1 (19)  [1/1] 2.26ns  loc: RTL_Banker_Algorithm/solution1/banker_algorithm.c:9
.loopexit3:6  %i_1 = add i3 %i, 1

ST_2: StgValue_22 (20)  [1/1] 0.00ns  loc: RTL_Banker_Algorithm/solution1/banker_algorithm.c:7
.loopexit3:7  br i1 %tmp, label %.loopexit.loopexit6, label %.preheader.preheader

ST_2: StgValue_23 (22)  [1/1] 1.59ns  loc: RTL_Banker_Algorithm/solution1/banker_algorithm.c:12
.preheader.preheader:0  br label %.preheader

ST_2: StgValue_24 (55)  [1/1] 1.59ns
.loopexit.loopexit6:0  br label %.loopexit


 <State 3>: 4.65ns
ST_3: j (24)  [1/1] 0.00ns
.preheader:0  %j = phi i2 [ %j_1, %.critedge ], [ 0, %.preheader.preheader ]

ST_3: j_cast1 (25)  [1/1] 0.00ns  loc: RTL_Banker_Algorithm/solution1/banker_algorithm.c:12
.preheader:1  %j_cast1 = zext i2 %j to i64

ST_3: j_cast1_cast (26)  [1/1] 0.00ns  loc: RTL_Banker_Algorithm/solution1/banker_algorithm.c:18
.preheader:2  %j_cast1_cast = zext i2 %j to i5

ST_3: tmp_8 (27)  [1/1] 2.33ns  loc: RTL_Banker_Algorithm/solution1/banker_algorithm.c:18
.preheader:3  %tmp_8 = add i5 %tmp_7, %j_cast1_cast

ST_3: tmp_8_cast (28)  [1/1] 0.00ns  loc: RTL_Banker_Algorithm/solution1/banker_algorithm.c:18
.preheader:4  %tmp_8_cast = sext i5 %tmp_8 to i64

ST_3: allocated_addr (29)  [1/1] 0.00ns  loc: RTL_Banker_Algorithm/solution1/banker_algorithm.c:18
.preheader:5  %allocated_addr = getelementptr [12 x i64]* %allocated, i64 0, i64 %tmp_8_cast

ST_3: need_addr (30)  [1/1] 0.00ns  loc: RTL_Banker_Algorithm/solution1/banker_algorithm.c:17
.preheader:6  %need_addr = getelementptr [12 x i64]* %need, i64 0, i64 %tmp_8_cast

ST_3: tmp_1 (31)  [1/1] 2.07ns  loc: RTL_Banker_Algorithm/solution1/banker_algorithm.c:12
.preheader:7  %tmp_1 = icmp eq i2 %j, -1

ST_3: empty_2 (32)  [1/1] 0.00ns
.preheader:8  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 3, i64 2) nounwind

ST_3: j_1 (33)  [1/1] 2.17ns  loc: RTL_Banker_Algorithm/solution1/banker_algorithm.c:14
.preheader:9  %j_1 = add i2 %j, 1

ST_3: StgValue_35 (34)  [1/1] 0.00ns  loc: RTL_Banker_Algorithm/solution1/banker_algorithm.c:12
.preheader:10  br i1 %tmp_1, label %.loopexit3.loopexit, label %1

ST_3: need_load (36)  [2/2] 2.32ns  loc: RTL_Banker_Algorithm/solution1/banker_algorithm.c:17
:0  %need_load = load i64* %need_addr, align 8

ST_3: available_addr (37)  [1/1] 0.00ns  loc: RTL_Banker_Algorithm/solution1/banker_algorithm.c:17
:1  %available_addr = getelementptr [3 x i64]* %available, i64 0, i64 %j_cast1

ST_3: available_load (38)  [2/2] 2.32ns  loc: RTL_Banker_Algorithm/solution1/banker_algorithm.c:17
:2  %available_load = load i64* %available_addr, align 8

ST_3: StgValue_39 (53)  [1/1] 0.00ns
.loopexit3.loopexit:0  br label %.loopexit3


 <State 4>: 2.32ns
ST_4: need_load (36)  [1/2] 2.32ns  loc: RTL_Banker_Algorithm/solution1/banker_algorithm.c:17
:0  %need_load = load i64* %need_addr, align 8

ST_4: available_load (38)  [1/2] 2.32ns  loc: RTL_Banker_Algorithm/solution1/banker_algorithm.c:17
:2  %available_load = load i64* %available_addr, align 8

ST_4: allocated_load (41)  [2/2] 2.32ns  loc: RTL_Banker_Algorithm/solution1/banker_algorithm.c:18
:5  %allocated_load = load i64* %allocated_addr, align 8


 <State 5>: 8.44ns
ST_5: tmp_2 (39)  [1/1] 3.79ns  loc: RTL_Banker_Algorithm/solution1/banker_algorithm.c:17
:3  %tmp_2 = sub nsw i64 %available_load, %need_load

ST_5: StgValue_44 (40)  [1/1] 2.32ns  loc: RTL_Banker_Algorithm/solution1/banker_algorithm.c:17
:4  store i64 %tmp_2, i64* %available_addr, align 8

ST_5: allocated_load (41)  [1/2] 2.32ns  loc: RTL_Banker_Algorithm/solution1/banker_algorithm.c:18
:5  %allocated_load = load i64* %allocated_addr, align 8

ST_5: tmp_3 (42)  [1/1] 3.79ns  loc: RTL_Banker_Algorithm/solution1/banker_algorithm.c:18
:6  %tmp_3 = add nsw i64 %allocated_load, %need_load

ST_5: StgValue_47 (43)  [1/1] 2.32ns  loc: RTL_Banker_Algorithm/solution1/banker_algorithm.c:18
:7  store i64 %tmp_3, i64* %allocated_addr, align 8

ST_5: tmp_4 (44)  [1/1] 3.73ns  loc: RTL_Banker_Algorithm/solution1/banker_algorithm.c:21
:8  %tmp_4 = icmp sgt i64 %need_load, %tmp_2

ST_5: StgValue_49 (45)  [1/1] 0.00ns  loc: RTL_Banker_Algorithm/solution1/banker_algorithm.c:21
:9  br i1 %tmp_4, label %.loopexit.loopexit, label %.critedge

ST_5: tmp_6 (47)  [1/1] 3.79ns  loc: RTL_Banker_Algorithm/solution1/banker_algorithm.c:24
.critedge:0  %tmp_6 = add i64 %allocated_load, %available_load

ST_5: StgValue_51 (51)  [1/1] 1.59ns
.loopexit.loopexit:0  br label %.loopexit


 <State 6>: 2.32ns
ST_6: StgValue_52 (48)  [1/1] 2.32ns  loc: RTL_Banker_Algorithm/solution1/banker_algorithm.c:24
.critedge:1  store i64 %tmp_6, i64* %available_addr, align 8

ST_6: StgValue_53 (49)  [1/1] 0.00ns  loc: RTL_Banker_Algorithm/solution1/banker_algorithm.c:14
.critedge:2  br label %.preheader


 <State 7>: 0.00ns
ST_7: p_0 (57)  [1/1] 0.00ns
.loopexit:0  %p_0 = phi i2 [ -1, %.loopexit.loopexit ], [ 1, %.loopexit.loopexit6 ]

ST_7: p_0_cast (58)  [1/1] 0.00ns  loc: RTL_Banker_Algorithm/solution1/banker_algorithm.c:35
.loopexit:1  %p_0_cast = sext i2 %p_0 to i64

ST_7: StgValue_56 (59)  [1/1] 0.00ns  loc: RTL_Banker_Algorithm/solution1/banker_algorithm.c:35
.loopexit:2  ret i64 %p_0_cast



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ available]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ allocated]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ max]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ need]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8     (specbitsmap      ) [ 00000000]
StgValue_9     (specbitsmap      ) [ 00000000]
StgValue_10    (specbitsmap      ) [ 00000000]
StgValue_11    (specbitsmap      ) [ 00000000]
StgValue_12    (specbitsmap      ) [ 00000000]
StgValue_13    (spectopmodule    ) [ 00000000]
StgValue_14    (br               ) [ 01111110]
i              (phi              ) [ 00100000]
i_cast2_cast   (zext             ) [ 00000000]
tmp_5          (bitconcatenate   ) [ 00000000]
tmp_7          (sub              ) [ 00011110]
tmp            (bitselect        ) [ 00111110]
empty          (speclooptripcount) [ 00000000]
i_1            (add              ) [ 01111110]
StgValue_22    (br               ) [ 00000000]
StgValue_23    (br               ) [ 00111110]
StgValue_24    (br               ) [ 00111111]
j              (phi              ) [ 00010000]
j_cast1        (zext             ) [ 00000000]
j_cast1_cast   (zext             ) [ 00000000]
tmp_8          (add              ) [ 00000000]
tmp_8_cast     (sext             ) [ 00000000]
allocated_addr (getelementptr    ) [ 00001100]
need_addr      (getelementptr    ) [ 00001000]
tmp_1          (icmp             ) [ 00111110]
empty_2        (speclooptripcount) [ 00000000]
j_1            (add              ) [ 00111110]
StgValue_35    (br               ) [ 00000000]
available_addr (getelementptr    ) [ 00001110]
StgValue_39    (br               ) [ 01111110]
need_load      (load             ) [ 00000100]
available_load (load             ) [ 00000100]
tmp_2          (sub              ) [ 00000000]
StgValue_44    (store            ) [ 00000000]
allocated_load (load             ) [ 00000000]
tmp_3          (add              ) [ 00000000]
StgValue_47    (store            ) [ 00000000]
tmp_4          (icmp             ) [ 00111110]
StgValue_49    (br               ) [ 00000000]
tmp_6          (add              ) [ 00000010]
StgValue_51    (br               ) [ 00111111]
StgValue_52    (store            ) [ 00000000]
StgValue_53    (br               ) [ 00111110]
p_0            (phi              ) [ 00000001]
p_0_cast       (sext             ) [ 00000000]
StgValue_56    (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="available">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="available"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="allocated">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="allocated"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="max">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="need">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="need"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="banker_algorithm_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="allocated_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="64" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="5" slack="0"/>
<pin id="46" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="allocated_addr/3 "/>
</bind>
</comp>

<comp id="49" class="1004" name="need_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="64" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="5" slack="0"/>
<pin id="53" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="need_addr/3 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="4" slack="0"/>
<pin id="58" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="59" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="need_load/3 "/>
</bind>
</comp>

<comp id="61" class="1004" name="available_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="64" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="2" slack="0"/>
<pin id="65" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="available_addr/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="2" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="available_load/3 StgValue_44/5 StgValue_52/6 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="4" slack="1"/>
<pin id="75" dir="0" index="1" bw="64" slack="0"/>
<pin id="76" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="allocated_load/4 StgValue_47/5 "/>
</bind>
</comp>

<comp id="77" class="1005" name="i_reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="3" slack="1"/>
<pin id="79" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="81" class="1004" name="i_phi_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="1"/>
<pin id="83" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="3" slack="0"/>
<pin id="85" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="88" class="1005" name="j_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="2" slack="1"/>
<pin id="90" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="j_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="2" slack="0"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="1" slack="1"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="99" class="1005" name="p_0_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="2" slack="1"/>
<pin id="101" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_0_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="1" slack="4"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/7 "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_cast2_cast_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="0"/>
<pin id="114" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast2_cast/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_5_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="5" slack="0"/>
<pin id="118" dir="0" index="1" bw="3" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_7_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="5" slack="0"/>
<pin id="126" dir="0" index="1" bw="3" slack="0"/>
<pin id="127" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="3" slack="0"/>
<pin id="133" dir="0" index="2" bw="3" slack="0"/>
<pin id="134" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="j_cast1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="2" slack="0"/>
<pin id="146" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast1/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="j_cast1_cast_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="2" slack="0"/>
<pin id="151" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast1_cast/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_8_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="5" slack="1"/>
<pin id="155" dir="0" index="1" bw="2" slack="0"/>
<pin id="156" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_8_cast_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="0"/>
<pin id="160" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_cast/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="j_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="1"/>
<pin id="178" dir="0" index="1" bw="64" slack="1"/>
<pin id="179" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_3_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="0"/>
<pin id="183" dir="0" index="1" bw="64" slack="1"/>
<pin id="184" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_4_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="1"/>
<pin id="189" dir="0" index="1" bw="64" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_6_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="1"/>
<pin id="195" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="197" class="1004" name="p_0_cast_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="2" slack="0"/>
<pin id="199" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0_cast/7 "/>
</bind>
</comp>

<comp id="201" class="1005" name="tmp_7_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="1"/>
<pin id="203" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="209" class="1005" name="i_1_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="3" slack="0"/>
<pin id="211" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="214" class="1005" name="allocated_addr_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="1"/>
<pin id="216" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="allocated_addr "/>
</bind>
</comp>

<comp id="219" class="1005" name="need_addr_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="1"/>
<pin id="221" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="need_addr "/>
</bind>
</comp>

<comp id="227" class="1005" name="j_1_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="2" slack="0"/>
<pin id="229" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="232" class="1005" name="available_addr_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="2" slack="1"/>
<pin id="234" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="available_addr "/>
</bind>
</comp>

<comp id="237" class="1005" name="need_load_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="1"/>
<pin id="239" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="need_load "/>
</bind>
</comp>

<comp id="244" class="1005" name="available_load_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="1"/>
<pin id="246" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="available_load "/>
</bind>
</comp>

<comp id="253" class="1005" name="tmp_6_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="1"/>
<pin id="255" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="10" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="6" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="10" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="60"><net_src comp="49" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="72"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="77" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="102"><net_src comp="36" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="40" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="99" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="99" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="115"><net_src comp="81" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="81" pin="4"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="112" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="81" pin="4"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="142"><net_src comp="81" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="34" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="92" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="152"><net_src comp="92" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="149" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="161"><net_src comp="153" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="163"><net_src comp="158" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="168"><net_src comp="92" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="36" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="92" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="40" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="176" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="185"><net_src comp="73" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="181" pin="2"/><net_sink comp="73" pin=1"/></net>

<net id="191"><net_src comp="176" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="73" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="104" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="124" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="212"><net_src comp="138" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="217"><net_src comp="42" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="222"><net_src comp="49" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="230"><net_src comp="170" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="235"><net_src comp="61" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="240"><net_src comp="56" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="242"><net_src comp="237" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="243"><net_src comp="237" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="247"><net_src comp="68" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="256"><net_src comp="192" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="68" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: available | {5 6 }
	Port: allocated | {5 }
 - Input state : 
	Port: banker_algorithm : available | {3 4 }
	Port: banker_algorithm : allocated | {4 5 }
	Port: banker_algorithm : need | {3 4 }
  - Chain level:
	State 1
	State 2
		i_cast2_cast : 1
		tmp_5 : 1
		tmp_7 : 2
		tmp : 1
		i_1 : 1
		StgValue_22 : 2
	State 3
		j_cast1 : 1
		j_cast1_cast : 1
		tmp_8 : 2
		tmp_8_cast : 3
		allocated_addr : 4
		need_addr : 4
		tmp_1 : 1
		j_1 : 1
		StgValue_35 : 2
		need_load : 5
		available_addr : 2
		available_load : 3
	State 4
	State 5
		StgValue_44 : 1
		tmp_3 : 1
		StgValue_47 : 2
		tmp_4 : 1
		StgValue_49 : 2
		tmp_6 : 1
	State 6
	State 7
		p_0_cast : 1
		StgValue_56 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |      i_1_fu_138     |    14   |    9    |
|          |     tmp_8_fu_153    |    20   |    10   |
|    add   |      j_1_fu_170     |    11   |    8    |
|          |     tmp_3_fu_181    |   197   |    69   |
|          |     tmp_6_fu_192    |   197   |    69   |
|----------|---------------------|---------|---------|
|    sub   |     tmp_7_fu_124    |    20   |    10   |
|          |     tmp_2_fu_176    |   197   |    69   |
|----------|---------------------|---------|---------|
|   icmp   |     tmp_1_fu_164    |    0    |    1    |
|          |     tmp_4_fu_187    |    0    |    32   |
|----------|---------------------|---------|---------|
|          | i_cast2_cast_fu_112 |    0    |    0    |
|   zext   |    j_cast1_fu_144   |    0    |    0    |
|          | j_cast1_cast_fu_149 |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|     tmp_5_fu_116    |    0    |    0    |
|----------|---------------------|---------|---------|
| bitselect|      tmp_fu_130     |    0    |    0    |
|----------|---------------------|---------|---------|
|   sext   |  tmp_8_cast_fu_158  |    0    |    0    |
|          |   p_0_cast_fu_197   |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |   656   |   277   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|allocated_addr_reg_214|    4   |
|available_addr_reg_232|    2   |
|available_load_reg_244|   64   |
|      i_1_reg_209     |    3   |
|       i_reg_77       |    3   |
|      j_1_reg_227     |    2   |
|       j_reg_88       |    2   |
|   need_addr_reg_219  |    4   |
|   need_load_reg_237  |   64   |
|      p_0_reg_99      |    2   |
|     tmp_6_reg_253    |   64   |
|     tmp_7_reg_201    |    5   |
+----------------------+--------+
|         Total        |   219  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_56 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_68 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_68 |  p1  |   2  |  64  |   128  ||    9    |
|    p_0_reg_99    |  p0  |   2  |   2  |    4   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   144  ||  6.352  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   656  |   277  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   27   |
|  Register |    -   |   219  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   875  |   304  |
+-----------+--------+--------+--------+
