Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Feb  3 03:02:33 2026
| Host         : DESKTOP-TD9Q979 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1 -file C:/Users/Berath/Safety/timing_report_RISC.txt -append
| Design       : ibex_ex_block
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (86)
6. checking no_output_delay (133)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (86)
-------------------------------
 There are 86 input ports with no input delay specified. (HIGH)

core_sleep_i
data_ind_timing_i
div_en_i
imd_val_q_i[0][31]
imd_val_q_i[1][31]
mult_en_i
multdiv_operand_a_i[0]
multdiv_operand_a_i[10]
multdiv_operand_a_i[11]
multdiv_operand_a_i[12]
multdiv_operand_a_i[13]
multdiv_operand_a_i[14]
multdiv_operand_a_i[15]
multdiv_operand_a_i[16]
multdiv_operand_a_i[17]
multdiv_operand_a_i[18]
multdiv_operand_a_i[19]
multdiv_operand_a_i[1]
multdiv_operand_a_i[20]
multdiv_operand_a_i[21]
multdiv_operand_a_i[22]
multdiv_operand_a_i[23]
multdiv_operand_a_i[24]
multdiv_operand_a_i[25]
multdiv_operand_a_i[26]
multdiv_operand_a_i[27]
multdiv_operand_a_i[28]
multdiv_operand_a_i[29]
multdiv_operand_a_i[2]
multdiv_operand_a_i[30]
multdiv_operand_a_i[31]
multdiv_operand_a_i[3]
multdiv_operand_a_i[4]
multdiv_operand_a_i[5]
multdiv_operand_a_i[6]
multdiv_operand_a_i[7]
multdiv_operand_a_i[8]
multdiv_operand_a_i[9]
multdiv_operator_i[0]
multdiv_operator_i[1]
multdiv_ready_id_i
multdiv_signed_mode_i[0]
paddr_i[0]
paddr_i[1]
paddr_i[2]
paddr_i[3]
paddr_i[4]
paddr_i[5]
paddr_i[6]
paddr_i[7]
penable_i
psel_i
pwdata_i[0]
pwdata_i[10]
pwdata_i[11]
pwdata_i[12]
pwdata_i[13]
pwdata_i[14]
pwdata_i[15]
pwdata_i[16]
pwdata_i[17]
pwdata_i[18]
pwdata_i[19]
pwdata_i[1]
pwdata_i[20]
pwdata_i[21]
pwdata_i[22]
pwdata_i[23]
pwdata_i[24]
pwdata_i[25]
pwdata_i[26]
pwdata_i[27]
pwdata_i[28]
pwdata_i[29]
pwdata_i[2]
pwdata_i[30]
pwdata_i[31]
pwdata_i[3]
pwdata_i[4]
pwdata_i[5]
pwdata_i[6]
pwdata_i[7]
pwdata_i[8]
pwdata_i[9]
pwrite_i
rst_ni

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (133)
---------------------------------
 There are 133 ports with no output delay specified. (HIGH)

bist_error_irq_o
branch_decision_o
ex_valid_o
imd_val_d_o[0][0]
imd_val_d_o[0][10]
imd_val_d_o[0][11]
imd_val_d_o[0][12]
imd_val_d_o[0][13]
imd_val_d_o[0][14]
imd_val_d_o[0][15]
imd_val_d_o[0][16]
imd_val_d_o[0][17]
imd_val_d_o[0][18]
imd_val_d_o[0][19]
imd_val_d_o[0][1]
imd_val_d_o[0][20]
imd_val_d_o[0][21]
imd_val_d_o[0][22]
imd_val_d_o[0][23]
imd_val_d_o[0][24]
imd_val_d_o[0][25]
imd_val_d_o[0][26]
imd_val_d_o[0][27]
imd_val_d_o[0][28]
imd_val_d_o[0][29]
imd_val_d_o[0][2]
imd_val_d_o[0][30]
imd_val_d_o[0][31]
imd_val_d_o[0][3]
imd_val_d_o[0][4]
imd_val_d_o[0][5]
imd_val_d_o[0][6]
imd_val_d_o[0][7]
imd_val_d_o[0][8]
imd_val_d_o[0][9]
imd_val_d_o[1][0]
imd_val_d_o[1][10]
imd_val_d_o[1][11]
imd_val_d_o[1][12]
imd_val_d_o[1][13]
imd_val_d_o[1][14]
imd_val_d_o[1][15]
imd_val_d_o[1][16]
imd_val_d_o[1][17]
imd_val_d_o[1][18]
imd_val_d_o[1][19]
imd_val_d_o[1][1]
imd_val_d_o[1][20]
imd_val_d_o[1][21]
imd_val_d_o[1][22]
imd_val_d_o[1][23]
imd_val_d_o[1][24]
imd_val_d_o[1][25]
imd_val_d_o[1][26]
imd_val_d_o[1][27]
imd_val_d_o[1][28]
imd_val_d_o[1][29]
imd_val_d_o[1][2]
imd_val_d_o[1][30]
imd_val_d_o[1][31]
imd_val_d_o[1][3]
imd_val_d_o[1][4]
imd_val_d_o[1][5]
imd_val_d_o[1][6]
imd_val_d_o[1][7]
imd_val_d_o[1][8]
imd_val_d_o[1][9]
imd_val_we_o[0]
imd_val_we_o[1]
prdata_o[0]
prdata_o[10]
prdata_o[11]
prdata_o[12]
prdata_o[13]
prdata_o[14]
prdata_o[15]
prdata_o[16]
prdata_o[17]
prdata_o[18]
prdata_o[19]
prdata_o[1]
prdata_o[20]
prdata_o[21]
prdata_o[22]
prdata_o[23]
prdata_o[24]
prdata_o[25]
prdata_o[26]
prdata_o[27]
prdata_o[28]
prdata_o[29]
prdata_o[2]
prdata_o[30]
prdata_o[31]
prdata_o[3]
prdata_o[4]
prdata_o[5]
prdata_o[6]
prdata_o[7]
prdata_o[8]
prdata_o[9]
result_ex_o[0]
result_ex_o[10]
result_ex_o[11]
result_ex_o[12]
result_ex_o[13]
result_ex_o[14]
result_ex_o[15]
result_ex_o[16]
result_ex_o[17]
result_ex_o[18]
result_ex_o[19]
result_ex_o[1]
result_ex_o[20]
result_ex_o[21]
result_ex_o[22]
result_ex_o[23]
result_ex_o[24]
result_ex_o[25]
result_ex_o[26]
result_ex_o[27]
result_ex_o[28]
result_ex_o[29]
result_ex_o[2]
result_ex_o[30]
result_ex_o[31]
result_ex_o[3]
result_ex_o[4]
result_ex_o[5]
result_ex_o[6]
result_ex_o[7]
result_ex_o[8]
result_ex_o[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.940        0.000                      0                  332        0.122        0.000                      0                  332        4.500        0.000                       0                   284  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.940        0.000                      0                  332        0.122        0.000                      0                  332        4.500        0.000                       0                   284  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 u_alu/u_bist_ctrl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_multdiv_fast.multdiv_i/FSM_sequential_md_state_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 2.430ns (49.501%)  route 2.479ns (50.499%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 11.881 - 10.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.584     2.193    u_alu/u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 f  u_alu/u_bist_ctrl/FSM_sequential_state_reg[0]/Q
                         net (fo=10, unplaced)        0.642     3.214    u_alu/u_bist_ctrl/u_misr/state[0]
                                                                      f  u_alu/u_bist_ctrl/u_misr/lfsr_reg[31]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.232     3.446 r  u_alu/u_bist_ctrl/u_misr/lfsr_reg[31]_i_1/O
                         net (fo=137, unplaced)       0.454     3.900    u_alu/u_bist_ctrl/u_lfsr/lfsr_reg_reg[31]_0
                                                                      r  u_alu/u_bist_ctrl/u_lfsr/adder_result_ext_o_carry_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     4.005 r  u_alu/u_bist_ctrl/u_lfsr/adder_result_ext_o_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.005    u_alu/u_real_alu/alu_operand_a_mux[0]
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.477     4.482 r  u_alu/u_real_alu/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.008     4.490    u_alu/u_real_alu/adder_result_ext_o_carry_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.590 r  u_alu/u_real_alu/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.590    u_alu/u_real_alu/adder_result_ext_o_carry__0_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.690 r  u_alu/u_real_alu/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.690    u_alu/u_real_alu/adder_result_ext_o_carry__1_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.790 r  u_alu/u_real_alu/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.790    u_alu/u_real_alu/adder_result_ext_o_carry__2_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.890 r  u_alu/u_real_alu/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.890    u_alu/u_real_alu/adder_result_ext_o_carry__3_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.990 r  u_alu/u_real_alu/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.990    u_alu/u_real_alu/adder_result_ext_o_carry__4_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.267 r  u_alu/u_real_alu/adder_result_ext_o_carry__5/O[3]
                         net (fo=6, unplaced)         0.682     5.949    u_alu/u_real_alu/alu_adder_result_ext[27]
                                                                      r  u_alu/u_real_alu/FSM_sequential_md_state_q[2]_i_7/I0
                         LUT4 (Prop_lut4_I0_O)        0.250     6.199 r  u_alu/u_real_alu/FSM_sequential_md_state_q[2]_i_7/O
                         net (fo=1, unplaced)         0.328     6.527    u_alu/u_real_alu/FSM_sequential_md_state_q[2]_i_7_n_0
                                                                      r  u_alu/u_real_alu/FSM_sequential_md_state_q[2]_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.105     6.632 r  u_alu/u_real_alu/FSM_sequential_md_state_q[2]_i_4/O
                         net (fo=3, unplaced)         0.365     6.997    gen_multdiv_fast.multdiv_i/FSM_sequential_md_state_q_reg[0]_1
                                                                      r  gen_multdiv_fast.multdiv_i/FSM_sequential_md_state_q[0]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.105     7.102 r  gen_multdiv_fast.multdiv_i/FSM_sequential_md_state_q[0]_i_1/O
                         net (fo=1, unplaced)         0.000     7.102    gen_multdiv_fast.multdiv_i/md_state_d[0]
                         FDCE                                         r  gen_multdiv_fast.multdiv_i/FSM_sequential_md_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751    10.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    11.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077    11.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.439    11.881    gen_multdiv_fast.multdiv_i/clk_i_IBUF_BUFG
                         FDCE                                         r  gen_multdiv_fast.multdiv_i/FSM_sequential_md_state_q_reg[0]/C
                         clock pessimism              0.167    12.048    
                         clock uncertainty           -0.035    12.012    
                         FDCE (Setup_fdce_C_D)        0.029    12.041    gen_multdiv_fast.multdiv_i/FSM_sequential_md_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.041    
                         arrival time                          -7.102    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 u_alu/u_bist_ctrl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_multdiv_fast.multdiv_i/FSM_sequential_md_state_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 2.430ns (49.501%)  route 2.479ns (50.499%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 11.881 - 10.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.584     2.193    u_alu/u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 f  u_alu/u_bist_ctrl/FSM_sequential_state_reg[0]/Q
                         net (fo=10, unplaced)        0.642     3.214    u_alu/u_bist_ctrl/u_misr/state[0]
                                                                      f  u_alu/u_bist_ctrl/u_misr/lfsr_reg[31]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.232     3.446 r  u_alu/u_bist_ctrl/u_misr/lfsr_reg[31]_i_1/O
                         net (fo=137, unplaced)       0.454     3.900    u_alu/u_bist_ctrl/u_lfsr/lfsr_reg_reg[31]_0
                                                                      r  u_alu/u_bist_ctrl/u_lfsr/adder_result_ext_o_carry_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     4.005 r  u_alu/u_bist_ctrl/u_lfsr/adder_result_ext_o_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.005    u_alu/u_real_alu/alu_operand_a_mux[0]
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.477     4.482 r  u_alu/u_real_alu/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.008     4.490    u_alu/u_real_alu/adder_result_ext_o_carry_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.590 r  u_alu/u_real_alu/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.590    u_alu/u_real_alu/adder_result_ext_o_carry__0_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.690 r  u_alu/u_real_alu/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.690    u_alu/u_real_alu/adder_result_ext_o_carry__1_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.790 r  u_alu/u_real_alu/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.790    u_alu/u_real_alu/adder_result_ext_o_carry__2_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.890 r  u_alu/u_real_alu/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.890    u_alu/u_real_alu/adder_result_ext_o_carry__3_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.990 r  u_alu/u_real_alu/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.990    u_alu/u_real_alu/adder_result_ext_o_carry__4_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.267 f  u_alu/u_real_alu/adder_result_ext_o_carry__5/O[3]
                         net (fo=6, unplaced)         0.682     5.949    u_alu/u_real_alu/alu_adder_result_ext[27]
                                                                      f  u_alu/u_real_alu/FSM_sequential_md_state_q[2]_i_7/I0
                         LUT4 (Prop_lut4_I0_O)        0.250     6.199 f  u_alu/u_real_alu/FSM_sequential_md_state_q[2]_i_7/O
                         net (fo=1, unplaced)         0.328     6.527    u_alu/u_real_alu/FSM_sequential_md_state_q[2]_i_7_n_0
                                                                      f  u_alu/u_real_alu/FSM_sequential_md_state_q[2]_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.105     6.632 f  u_alu/u_real_alu/FSM_sequential_md_state_q[2]_i_4/O
                         net (fo=3, unplaced)         0.365     6.997    gen_multdiv_fast.multdiv_i/FSM_sequential_md_state_q_reg[0]_1
                                                                      f  gen_multdiv_fast.multdiv_i/FSM_sequential_md_state_q[1]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.105     7.102 r  gen_multdiv_fast.multdiv_i/FSM_sequential_md_state_q[1]_i_1/O
                         net (fo=1, unplaced)         0.000     7.102    gen_multdiv_fast.multdiv_i/md_state_d[1]
                         FDCE                                         r  gen_multdiv_fast.multdiv_i/FSM_sequential_md_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751    10.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    11.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077    11.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.439    11.881    gen_multdiv_fast.multdiv_i/clk_i_IBUF_BUFG
                         FDCE                                         r  gen_multdiv_fast.multdiv_i/FSM_sequential_md_state_q_reg[1]/C
                         clock pessimism              0.167    12.048    
                         clock uncertainty           -0.035    12.012    
                         FDCE (Setup_fdce_C_D)        0.029    12.041    gen_multdiv_fast.multdiv_i/FSM_sequential_md_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.041    
                         arrival time                          -7.102    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 u_alu/u_bist_ctrl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_multdiv_fast.multdiv_i/FSM_sequential_md_state_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 2.430ns (49.501%)  route 2.479ns (50.499%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 11.881 - 10.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.584     2.193    u_alu/u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 f  u_alu/u_bist_ctrl/FSM_sequential_state_reg[0]/Q
                         net (fo=10, unplaced)        0.642     3.214    u_alu/u_bist_ctrl/u_misr/state[0]
                                                                      f  u_alu/u_bist_ctrl/u_misr/lfsr_reg[31]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.232     3.446 r  u_alu/u_bist_ctrl/u_misr/lfsr_reg[31]_i_1/O
                         net (fo=137, unplaced)       0.454     3.900    u_alu/u_bist_ctrl/u_lfsr/lfsr_reg_reg[31]_0
                                                                      r  u_alu/u_bist_ctrl/u_lfsr/adder_result_ext_o_carry_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     4.005 r  u_alu/u_bist_ctrl/u_lfsr/adder_result_ext_o_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.005    u_alu/u_real_alu/alu_operand_a_mux[0]
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.477     4.482 r  u_alu/u_real_alu/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.008     4.490    u_alu/u_real_alu/adder_result_ext_o_carry_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.590 r  u_alu/u_real_alu/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.590    u_alu/u_real_alu/adder_result_ext_o_carry__0_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.690 r  u_alu/u_real_alu/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.690    u_alu/u_real_alu/adder_result_ext_o_carry__1_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.790 r  u_alu/u_real_alu/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.790    u_alu/u_real_alu/adder_result_ext_o_carry__2_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.890 r  u_alu/u_real_alu/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.890    u_alu/u_real_alu/adder_result_ext_o_carry__3_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.990 r  u_alu/u_real_alu/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.990    u_alu/u_real_alu/adder_result_ext_o_carry__4_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.267 f  u_alu/u_real_alu/adder_result_ext_o_carry__5/O[3]
                         net (fo=6, unplaced)         0.682     5.949    u_alu/u_real_alu/alu_adder_result_ext[27]
                                                                      f  u_alu/u_real_alu/FSM_sequential_md_state_q[2]_i_7/I0
                         LUT4 (Prop_lut4_I0_O)        0.250     6.199 f  u_alu/u_real_alu/FSM_sequential_md_state_q[2]_i_7/O
                         net (fo=1, unplaced)         0.328     6.527    u_alu/u_real_alu/FSM_sequential_md_state_q[2]_i_7_n_0
                                                                      f  u_alu/u_real_alu/FSM_sequential_md_state_q[2]_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.105     6.632 f  u_alu/u_real_alu/FSM_sequential_md_state_q[2]_i_4/O
                         net (fo=3, unplaced)         0.365     6.997    u_alu/u_real_alu/FSM_sequential_md_state_q[2]_i_8_0
                                                                      f  u_alu/u_real_alu/FSM_sequential_md_state_q[2]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.105     7.102 r  u_alu/u_real_alu/FSM_sequential_md_state_q[2]_i_2/O
                         net (fo=1, unplaced)         0.000     7.102    gen_multdiv_fast.multdiv_i/D[0]
                         FDCE                                         r  gen_multdiv_fast.multdiv_i/FSM_sequential_md_state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751    10.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    11.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077    11.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.439    11.881    gen_multdiv_fast.multdiv_i/clk_i_IBUF_BUFG
                         FDCE                                         r  gen_multdiv_fast.multdiv_i/FSM_sequential_md_state_q_reg[2]/C
                         clock pessimism              0.167    12.048    
                         clock uncertainty           -0.035    12.012    
                         FDCE (Setup_fdce_C_D)        0.029    12.041    gen_multdiv_fast.multdiv_i/FSM_sequential_md_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.041    
                         arrival time                          -7.102    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.952ns  (required time - arrival time)
  Source:                 u_alu/u_bist_ctrl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_multdiv_fast.multdiv_i/div_by_zero_q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 2.530ns (51.664%)  route 2.367ns (48.336%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 11.881 - 10.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.584     2.193    u_alu/u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 f  u_alu/u_bist_ctrl/FSM_sequential_state_reg[0]/Q
                         net (fo=10, unplaced)        0.642     3.214    u_alu/u_bist_ctrl/u_misr/state[0]
                                                                      f  u_alu/u_bist_ctrl/u_misr/lfsr_reg[31]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.232     3.446 r  u_alu/u_bist_ctrl/u_misr/lfsr_reg[31]_i_1/O
                         net (fo=137, unplaced)       0.454     3.900    u_alu/u_bist_ctrl/u_lfsr/lfsr_reg_reg[31]_0
                                                                      r  u_alu/u_bist_ctrl/u_lfsr/adder_result_ext_o_carry_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     4.005 r  u_alu/u_bist_ctrl/u_lfsr/adder_result_ext_o_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.005    u_alu/u_real_alu/alu_operand_a_mux[0]
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.477     4.482 r  u_alu/u_real_alu/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.008     4.490    u_alu/u_real_alu/adder_result_ext_o_carry_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.590 r  u_alu/u_real_alu/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.590    u_alu/u_real_alu/adder_result_ext_o_carry__0_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.690 r  u_alu/u_real_alu/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.690    u_alu/u_real_alu/adder_result_ext_o_carry__1_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.790 r  u_alu/u_real_alu/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.790    u_alu/u_real_alu/adder_result_ext_o_carry__2_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.890 r  u_alu/u_real_alu/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.890    u_alu/u_real_alu/adder_result_ext_o_carry__3_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.990 r  u_alu/u_real_alu/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.990    u_alu/u_real_alu/adder_result_ext_o_carry__4_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.090 r  u_alu/u_real_alu/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     5.090    u_alu/u_real_alu/adder_result_ext_o_carry__5_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.367 f  u_alu/u_real_alu/adder_result_ext_o_carry__6/O[3]
                         net (fo=5, unplaced)         0.547     5.914    u_alu/u_bist_ctrl/u_lfsr/alu_adder_result_ext[3]
                                                                      f  u_alu/u_bist_ctrl/u_lfsr/branch_decision_o_OBUF_inst_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.250     6.164 f  u_alu/u_bist_ctrl/u_lfsr/branch_decision_o_OBUF_inst_i_6/O
                         net (fo=2, unplaced)         0.358     6.522    u_alu/u_real_alu/FSM_sequential_md_state_q_reg[2]_1
                                                                      f  u_alu/u_real_alu/branch_decision_o_OBUF_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.105     6.627 f  u_alu/u_real_alu/branch_decision_o_OBUF_inst_i_2/O
                         net (fo=2, unplaced)         0.358     6.985    u_alu/u_real_alu/branch_decision_o_OBUF_inst_i_2_n_0
                                                                      f  u_alu/u_real_alu/div_by_zero_q_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.105     7.090 r  u_alu/u_real_alu/div_by_zero_q_i_1/O
                         net (fo=1, unplaced)         0.000     7.090    gen_multdiv_fast.multdiv_i/div_by_zero_q_reg_1
                         FDCE                                         r  gen_multdiv_fast.multdiv_i/div_by_zero_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751    10.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    11.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077    11.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.439    11.881    gen_multdiv_fast.multdiv_i/clk_i_IBUF_BUFG
                         FDCE                                         r  gen_multdiv_fast.multdiv_i/div_by_zero_q_reg/C
                         clock pessimism              0.167    12.048    
                         clock uncertainty           -0.035    12.012    
                         FDCE (Setup_fdce_C_D)        0.029    12.041    gen_multdiv_fast.multdiv_i/div_by_zero_q_reg
  -------------------------------------------------------------------
                         required time                         12.041    
                         arrival time                          -7.090    
  -------------------------------------------------------------------
                         slack                                  4.952    

Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 u_alu/u_bist_ctrl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_alu/u_bist_ctrl/u_misr/misr_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 2.320ns (58.424%)  route 1.651ns (41.576%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 11.881 - 10.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.584     2.193    u_alu/u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 f  u_alu/u_bist_ctrl/FSM_sequential_state_reg[0]/Q
                         net (fo=10, unplaced)        0.642     3.214    u_alu/u_bist_ctrl/u_misr/state[0]
                                                                      f  u_alu/u_bist_ctrl/u_misr/lfsr_reg[31]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.232     3.446 r  u_alu/u_bist_ctrl/u_misr/lfsr_reg[31]_i_1/O
                         net (fo=137, unplaced)       0.454     3.900    u_alu/u_bist_ctrl/u_lfsr/lfsr_reg_reg[31]_0
                                                                      r  u_alu/u_bist_ctrl/u_lfsr/adder_result_ext_o_carry_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     4.005 r  u_alu/u_bist_ctrl/u_lfsr/adder_result_ext_o_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.005    u_alu/u_real_alu/alu_operand_a_mux[0]
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.477     4.482 r  u_alu/u_real_alu/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.008     4.490    u_alu/u_real_alu/adder_result_ext_o_carry_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.590 r  u_alu/u_real_alu/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.590    u_alu/u_real_alu/adder_result_ext_o_carry__0_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.690 r  u_alu/u_real_alu/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.690    u_alu/u_real_alu/adder_result_ext_o_carry__1_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.790 r  u_alu/u_real_alu/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.790    u_alu/u_real_alu/adder_result_ext_o_carry__2_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.890 r  u_alu/u_real_alu/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.890    u_alu/u_real_alu/adder_result_ext_o_carry__3_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.990 r  u_alu/u_real_alu/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.990    u_alu/u_real_alu/adder_result_ext_o_carry__4_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.090 r  u_alu/u_real_alu/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     5.090    u_alu/u_real_alu/adder_result_ext_o_carry__5_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.367 r  u_alu/u_real_alu/adder_result_ext_o_carry__6/O[3]
                         net (fo=5, unplaced)         0.547     5.914    u_alu/u_bist_ctrl/u_misr/alu_adder_result_ext[31]
                                                                      r  u_alu/u_bist_ctrl/u_misr/misr_reg[31]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.250     6.164 r  u_alu/u_bist_ctrl/u_misr/misr_reg[31]_i_1/O
                         net (fo=1, unplaced)         0.000     6.164    u_alu/u_bist_ctrl/u_misr/misr_reg[31]_i_1_n_0
                         FDCE                                         r  u_alu/u_bist_ctrl/u_misr/misr_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751    10.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    11.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077    11.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.439    11.881    u_alu/u_bist_ctrl/u_misr/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/u_misr/misr_reg_reg[31]/C
                         clock pessimism              0.167    12.048    
                         clock uncertainty           -0.035    12.012    
                         FDCE (Setup_fdce_C_D)        0.029    12.041    u_alu/u_bist_ctrl/u_misr/misr_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         12.041    
                         arrival time                          -6.164    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             5.974ns  (required time - arrival time)
  Source:                 u_alu/u_bist_ctrl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_alu/u_bist_ctrl/u_misr/misr_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 2.220ns (57.290%)  route 1.655ns (42.710%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 11.881 - 10.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.584     2.193    u_alu/u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 f  u_alu/u_bist_ctrl/FSM_sequential_state_reg[0]/Q
                         net (fo=10, unplaced)        0.642     3.214    u_alu/u_bist_ctrl/u_misr/state[0]
                                                                      f  u_alu/u_bist_ctrl/u_misr/lfsr_reg[31]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.232     3.446 r  u_alu/u_bist_ctrl/u_misr/lfsr_reg[31]_i_1/O
                         net (fo=137, unplaced)       0.454     3.900    u_alu/u_bist_ctrl/u_lfsr/lfsr_reg_reg[31]_0
                                                                      r  u_alu/u_bist_ctrl/u_lfsr/adder_result_ext_o_carry_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     4.005 r  u_alu/u_bist_ctrl/u_lfsr/adder_result_ext_o_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.005    u_alu/u_real_alu/alu_operand_a_mux[0]
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.477     4.482 r  u_alu/u_real_alu/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.008     4.490    u_alu/u_real_alu/adder_result_ext_o_carry_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.590 r  u_alu/u_real_alu/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.590    u_alu/u_real_alu/adder_result_ext_o_carry__0_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.690 r  u_alu/u_real_alu/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.690    u_alu/u_real_alu/adder_result_ext_o_carry__1_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.790 r  u_alu/u_real_alu/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.790    u_alu/u_real_alu/adder_result_ext_o_carry__2_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.890 r  u_alu/u_real_alu/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.890    u_alu/u_real_alu/adder_result_ext_o_carry__3_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.990 r  u_alu/u_real_alu/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.990    u_alu/u_real_alu/adder_result_ext_o_carry__4_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.267 r  u_alu/u_real_alu/adder_result_ext_o_carry__5/O[3]
                         net (fo=6, unplaced)         0.551     5.818    u_alu/u_bist_ctrl/u_misr/alu_adder_result_ext[27]
                                                                      r  u_alu/u_bist_ctrl/u_misr/misr_reg[27]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.250     6.068 r  u_alu/u_bist_ctrl/u_misr/misr_reg[27]_i_1/O
                         net (fo=1, unplaced)         0.000     6.068    u_alu/u_bist_ctrl/u_misr/misr_reg[27]_i_1_n_0
                         FDCE                                         r  u_alu/u_bist_ctrl/u_misr/misr_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751    10.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    11.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077    11.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.439    11.881    u_alu/u_bist_ctrl/u_misr/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/u_misr/misr_reg_reg[27]/C
                         clock pessimism              0.167    12.048    
                         clock uncertainty           -0.035    12.012    
                         FDCE (Setup_fdce_C_D)        0.029    12.041    u_alu/u_bist_ctrl/u_misr/misr_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         12.041    
                         arrival time                          -6.068    
  -------------------------------------------------------------------
                         slack                                  5.974    

Slack (MET) :             6.074ns  (required time - arrival time)
  Source:                 u_alu/u_bist_ctrl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_alu/u_bist_ctrl/u_misr/misr_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 2.120ns (56.159%)  route 1.655ns (43.841%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 11.881 - 10.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.584     2.193    u_alu/u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 f  u_alu/u_bist_ctrl/FSM_sequential_state_reg[0]/Q
                         net (fo=10, unplaced)        0.642     3.214    u_alu/u_bist_ctrl/u_misr/state[0]
                                                                      f  u_alu/u_bist_ctrl/u_misr/lfsr_reg[31]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.232     3.446 r  u_alu/u_bist_ctrl/u_misr/lfsr_reg[31]_i_1/O
                         net (fo=137, unplaced)       0.454     3.900    u_alu/u_bist_ctrl/u_lfsr/lfsr_reg_reg[31]_0
                                                                      r  u_alu/u_bist_ctrl/u_lfsr/adder_result_ext_o_carry_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     4.005 r  u_alu/u_bist_ctrl/u_lfsr/adder_result_ext_o_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.005    u_alu/u_real_alu/alu_operand_a_mux[0]
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.477     4.482 r  u_alu/u_real_alu/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.008     4.490    u_alu/u_real_alu/adder_result_ext_o_carry_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.590 r  u_alu/u_real_alu/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.590    u_alu/u_real_alu/adder_result_ext_o_carry__0_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.690 r  u_alu/u_real_alu/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.690    u_alu/u_real_alu/adder_result_ext_o_carry__1_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.790 r  u_alu/u_real_alu/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.790    u_alu/u_real_alu/adder_result_ext_o_carry__2_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.890 r  u_alu/u_real_alu/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.890    u_alu/u_real_alu/adder_result_ext_o_carry__3_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.167 r  u_alu/u_real_alu/adder_result_ext_o_carry__4/O[3]
                         net (fo=6, unplaced)         0.551     5.718    u_alu/u_bist_ctrl/u_misr/alu_adder_result_ext[23]
                                                                      r  u_alu/u_bist_ctrl/u_misr/misr_reg[23]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.250     5.968 r  u_alu/u_bist_ctrl/u_misr/misr_reg[23]_i_1/O
                         net (fo=1, unplaced)         0.000     5.968    u_alu/u_bist_ctrl/u_misr/misr_reg[23]_i_1_n_0
                         FDCE                                         r  u_alu/u_bist_ctrl/u_misr/misr_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751    10.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    11.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077    11.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.439    11.881    u_alu/u_bist_ctrl/u_misr/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/u_misr/misr_reg_reg[23]/C
                         clock pessimism              0.167    12.048    
                         clock uncertainty           -0.035    12.012    
                         FDCE (Setup_fdce_C_D)        0.029    12.041    u_alu/u_bist_ctrl/u_misr/misr_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         12.041    
                         arrival time                          -5.968    
  -------------------------------------------------------------------
                         slack                                  6.074    

Slack (MET) :             6.117ns  (required time - arrival time)
  Source:                 u_alu/u_bist_ctrl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_alu/u_bist_ctrl/u_misr/misr_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 2.251ns (60.316%)  route 1.481ns (39.684%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 11.881 - 10.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.584     2.193    u_alu/u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 f  u_alu/u_bist_ctrl/FSM_sequential_state_reg[0]/Q
                         net (fo=10, unplaced)        0.642     3.214    u_alu/u_bist_ctrl/u_misr/state[0]
                                                                      f  u_alu/u_bist_ctrl/u_misr/lfsr_reg[31]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.232     3.446 r  u_alu/u_bist_ctrl/u_misr/lfsr_reg[31]_i_1/O
                         net (fo=137, unplaced)       0.454     3.900    u_alu/u_bist_ctrl/u_lfsr/lfsr_reg_reg[31]_0
                                                                      r  u_alu/u_bist_ctrl/u_lfsr/adder_result_ext_o_carry_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     4.005 r  u_alu/u_bist_ctrl/u_lfsr/adder_result_ext_o_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.005    u_alu/u_real_alu/alu_operand_a_mux[0]
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.477     4.482 r  u_alu/u_real_alu/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.008     4.490    u_alu/u_real_alu/adder_result_ext_o_carry_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.590 r  u_alu/u_real_alu/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.590    u_alu/u_real_alu/adder_result_ext_o_carry__0_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.690 r  u_alu/u_real_alu/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.690    u_alu/u_real_alu/adder_result_ext_o_carry__1_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.790 r  u_alu/u_real_alu/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.790    u_alu/u_real_alu/adder_result_ext_o_carry__2_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.890 r  u_alu/u_real_alu/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.890    u_alu/u_real_alu/adder_result_ext_o_carry__3_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.990 r  u_alu/u_real_alu/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.990    u_alu/u_real_alu/adder_result_ext_o_carry__4_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.090 r  u_alu/u_real_alu/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     5.090    u_alu/u_real_alu/adder_result_ext_o_carry__5_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     5.304 r  u_alu/u_real_alu/adder_result_ext_o_carry__6/O[2]
                         net (fo=5, unplaced)         0.377     5.681    u_alu/u_bist_ctrl/u_misr/alu_adder_result_ext[30]
                                                                      r  u_alu/u_bist_ctrl/u_misr/misr_reg[30]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.244     5.925 r  u_alu/u_bist_ctrl/u_misr/misr_reg[30]_i_1/O
                         net (fo=1, unplaced)         0.000     5.925    u_alu/u_bist_ctrl/u_misr/misr_reg[30]_i_1_n_0
                         FDCE                                         r  u_alu/u_bist_ctrl/u_misr/misr_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751    10.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    11.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077    11.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.439    11.881    u_alu/u_bist_ctrl/u_misr/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/u_misr/misr_reg_reg[30]/C
                         clock pessimism              0.167    12.048    
                         clock uncertainty           -0.035    12.012    
                         FDCE (Setup_fdce_C_D)        0.029    12.041    u_alu/u_bist_ctrl/u_misr/misr_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         12.041    
                         arrival time                          -5.925    
  -------------------------------------------------------------------
                         slack                                  6.117    

Slack (MET) :             6.170ns  (required time - arrival time)
  Source:                 u_alu/u_bist_ctrl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_alu/u_bist_ctrl/u_misr/misr_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 2.307ns (62.707%)  route 1.372ns (37.293%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 11.881 - 10.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.584     2.193    u_alu/u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 f  u_alu/u_bist_ctrl/FSM_sequential_state_reg[0]/Q
                         net (fo=10, unplaced)        0.642     3.214    u_alu/u_bist_ctrl/u_misr/state[0]
                                                                      f  u_alu/u_bist_ctrl/u_misr/lfsr_reg[31]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.232     3.446 r  u_alu/u_bist_ctrl/u_misr/lfsr_reg[31]_i_1/O
                         net (fo=137, unplaced)       0.454     3.900    u_alu/u_bist_ctrl/u_lfsr/lfsr_reg_reg[31]_0
                                                                      r  u_alu/u_bist_ctrl/u_lfsr/adder_result_ext_o_carry_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     4.005 r  u_alu/u_bist_ctrl/u_lfsr/adder_result_ext_o_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.005    u_alu/u_real_alu/alu_operand_a_mux[0]
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.477     4.482 r  u_alu/u_real_alu/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.008     4.490    u_alu/u_real_alu/adder_result_ext_o_carry_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.590 r  u_alu/u_real_alu/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.590    u_alu/u_real_alu/adder_result_ext_o_carry__0_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.690 r  u_alu/u_real_alu/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.690    u_alu/u_real_alu/adder_result_ext_o_carry__1_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.790 r  u_alu/u_real_alu/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.790    u_alu/u_real_alu/adder_result_ext_o_carry__2_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.890 r  u_alu/u_real_alu/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.890    u_alu/u_real_alu/adder_result_ext_o_carry__3_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.990 r  u_alu/u_real_alu/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.990    u_alu/u_real_alu/adder_result_ext_o_carry__4_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.090 r  u_alu/u_real_alu/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     5.090    u_alu/u_real_alu/adder_result_ext_o_carry__5_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     5.359 r  u_alu/u_real_alu/adder_result_ext_o_carry__6/O[1]
                         net (fo=5, unplaced)         0.268     5.627    u_alu/u_bist_ctrl/u_misr/alu_adder_result_ext[29]
                                                                      r  u_alu/u_bist_ctrl/u_misr/misr_reg[29]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.245     5.872 r  u_alu/u_bist_ctrl/u_misr/misr_reg[29]_i_1/O
                         net (fo=1, unplaced)         0.000     5.872    u_alu/u_bist_ctrl/u_misr/misr_reg[29]_i_1_n_0
                         FDCE                                         r  u_alu/u_bist_ctrl/u_misr/misr_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751    10.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    11.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077    11.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.439    11.881    u_alu/u_bist_ctrl/u_misr/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/u_misr/misr_reg_reg[29]/C
                         clock pessimism              0.167    12.048    
                         clock uncertainty           -0.035    12.012    
                         FDCE (Setup_fdce_C_D)        0.029    12.041    u_alu/u_bist_ctrl/u_misr/misr_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         12.041    
                         arrival time                          -5.872    
  -------------------------------------------------------------------
                         slack                                  6.170    

Slack (MET) :             6.178ns  (required time - arrival time)
  Source:                 u_alu/u_bist_ctrl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_alu/u_bist_ctrl/u_misr/misr_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 2.020ns (55.026%)  route 1.651ns (44.974%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 11.881 - 10.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.584     2.193    u_alu/u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 f  u_alu/u_bist_ctrl/FSM_sequential_state_reg[0]/Q
                         net (fo=10, unplaced)        0.642     3.214    u_alu/u_bist_ctrl/u_misr/state[0]
                                                                      f  u_alu/u_bist_ctrl/u_misr/lfsr_reg[31]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.232     3.446 r  u_alu/u_bist_ctrl/u_misr/lfsr_reg[31]_i_1/O
                         net (fo=137, unplaced)       0.454     3.900    u_alu/u_bist_ctrl/u_lfsr/lfsr_reg_reg[31]_0
                                                                      r  u_alu/u_bist_ctrl/u_lfsr/adder_result_ext_o_carry_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     4.005 r  u_alu/u_bist_ctrl/u_lfsr/adder_result_ext_o_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.005    u_alu/u_real_alu/alu_operand_a_mux[0]
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.477     4.482 r  u_alu/u_real_alu/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.008     4.490    u_alu/u_real_alu/adder_result_ext_o_carry_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.590 r  u_alu/u_real_alu/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.590    u_alu/u_real_alu/adder_result_ext_o_carry__0_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.690 r  u_alu/u_real_alu/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.690    u_alu/u_real_alu/adder_result_ext_o_carry__1_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.790 r  u_alu/u_real_alu/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.790    u_alu/u_real_alu/adder_result_ext_o_carry__2_n_0
                                                                      r  u_alu/u_real_alu/adder_result_ext_o_carry__3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.067 r  u_alu/u_real_alu/adder_result_ext_o_carry__3/O[3]
                         net (fo=5, unplaced)         0.547     5.614    u_alu/u_bist_ctrl/u_misr/alu_adder_result_ext[19]
                                                                      r  u_alu/u_bist_ctrl/u_misr/misr_reg[19]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.250     5.864 r  u_alu/u_bist_ctrl/u_misr/misr_reg[19]_i_1/O
                         net (fo=1, unplaced)         0.000     5.864    u_alu/u_bist_ctrl/u_misr/misr_reg[19]_i_1_n_0
                         FDCE                                         r  u_alu/u_bist_ctrl/u_misr/misr_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751    10.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    11.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077    11.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.439    11.881    u_alu/u_bist_ctrl/u_misr/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/u_misr/misr_reg_reg[19]/C
                         clock pessimism              0.167    12.048    
                         clock uncertainty           -0.035    12.012    
                         FDCE (Setup_fdce_C_D)        0.029    12.041    u_alu/u_bist_ctrl/u_misr/misr_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         12.041    
                         arrival time                          -5.864    
  -------------------------------------------------------------------
                         slack                                  6.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_alu/u_bist_ctrl/u_lfsr/lfsr_reg_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_alu/u_bist_ctrl/u_lfsr/lfsr_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.239ns (66.757%)  route 0.119ns (33.243%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.114     0.639    u_alu/u_bist_ctrl/u_lfsr/clk_i_IBUF_BUFG
                         FDPE                                         r  u_alu/u_bist_ctrl/u_lfsr/lfsr_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     0.780 r  u_alu/u_bist_ctrl/u_lfsr/lfsr_reg_reg[31]/Q
                         net (fo=1, unplaced)         0.119     0.899    u_alu/u_bist_ctrl/u_lfsr/lfsr_reg[31]
                                                                      r  u_alu/u_bist_ctrl/u_lfsr/lfsr_reg[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     0.997 r  u_alu/u_bist_ctrl/u_lfsr/lfsr_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.997    u_alu/u_bist_ctrl/u_lfsr/p_0_out[0]
                         FDPE                                         r  u_alu/u_bist_ctrl/u_lfsr/lfsr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.259     0.993    u_alu/u_bist_ctrl/u_lfsr/clk_i_IBUF_BUFG
                         FDPE                                         r  u_alu/u_bist_ctrl/u_lfsr/lfsr_reg_reg[0]/C
                         clock pessimism             -0.209     0.784    
                         FDPE (Hold_fdpe_C_D)         0.091     0.875    u_alu/u_bist_ctrl/u_lfsr/lfsr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.257ns (64.519%)  route 0.141ns (35.481%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.114     0.639    u_alu/u_bist_ctrl/u_idle_det/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.786 r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[10]/Q
                         net (fo=3, unplaced)         0.141     0.928    u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[10]
                                                                      r  u_alu/u_bist_ctrl/u_idle_det/idle_counter[8]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.973 r  u_alu/u_bist_ctrl/u_idle_det/idle_counter[8]_i_3/O
                         net (fo=1, unplaced)         0.000     0.973    u_alu/u_bist_ctrl/u_idle_det/idle_counter[8]_i_3_n_0
                                                                      r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[8]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.038 r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[8]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.038    u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[8]_i_1_n_5
                         FDCE                                         r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.259     0.993    u_alu/u_bist_ctrl/u_idle_det/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[10]/C
                         clock pessimism             -0.209     0.784    
                         FDCE (Hold_fdce_C_D)         0.113     0.897    u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.257ns (64.519%)  route 0.141ns (35.481%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.114     0.639    u_alu/u_bist_ctrl/u_idle_det/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.786 r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[14]/Q
                         net (fo=3, unplaced)         0.141     0.928    u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[14]
                                                                      r  u_alu/u_bist_ctrl/u_idle_det/idle_counter[12]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.973 r  u_alu/u_bist_ctrl/u_idle_det/idle_counter[12]_i_3/O
                         net (fo=1, unplaced)         0.000     0.973    u_alu/u_bist_ctrl/u_idle_det/idle_counter[12]_i_3_n_0
                                                                      r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[12]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.038 r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[12]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.038    u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[12]_i_1_n_5
                         FDCE                                         r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.259     0.993    u_alu/u_bist_ctrl/u_idle_det/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[14]/C
                         clock pessimism             -0.209     0.784    
                         FDCE (Hold_fdce_C_D)         0.113     0.897    u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.257ns (64.519%)  route 0.141ns (35.481%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.114     0.639    u_alu/u_bist_ctrl/u_idle_det/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.786 r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[18]/Q
                         net (fo=3, unplaced)         0.141     0.928    u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[18]
                                                                      r  u_alu/u_bist_ctrl/u_idle_det/idle_counter[16]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.973 r  u_alu/u_bist_ctrl/u_idle_det/idle_counter[16]_i_3/O
                         net (fo=1, unplaced)         0.000     0.973    u_alu/u_bist_ctrl/u_idle_det/idle_counter[16]_i_3_n_0
                                                                      r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[16]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.038 r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[16]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.038    u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[16]_i_1_n_5
                         FDCE                                         r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.259     0.993    u_alu/u_bist_ctrl/u_idle_det/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[18]/C
                         clock pessimism             -0.209     0.784    
                         FDCE (Hold_fdce_C_D)         0.113     0.897    u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.257ns (64.519%)  route 0.141ns (35.481%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.114     0.639    u_alu/u_bist_ctrl/u_idle_det/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.786 r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[22]/Q
                         net (fo=3, unplaced)         0.141     0.928    u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[22]
                                                                      r  u_alu/u_bist_ctrl/u_idle_det/idle_counter[20]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.973 r  u_alu/u_bist_ctrl/u_idle_det/idle_counter[20]_i_3/O
                         net (fo=1, unplaced)         0.000     0.973    u_alu/u_bist_ctrl/u_idle_det/idle_counter[20]_i_3_n_0
                                                                      r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[20]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.038 r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[20]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.038    u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[20]_i_1_n_5
                         FDCE                                         r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.259     0.993    u_alu/u_bist_ctrl/u_idle_det/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[22]/C
                         clock pessimism             -0.209     0.784    
                         FDCE (Hold_fdce_C_D)         0.113     0.897    u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.257ns (64.519%)  route 0.141ns (35.481%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.114     0.639    u_alu/u_bist_ctrl/u_idle_det/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.786 r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[26]/Q
                         net (fo=3, unplaced)         0.141     0.928    u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[26]
                                                                      r  u_alu/u_bist_ctrl/u_idle_det/idle_counter[24]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.973 r  u_alu/u_bist_ctrl/u_idle_det/idle_counter[24]_i_3/O
                         net (fo=1, unplaced)         0.000     0.973    u_alu/u_bist_ctrl/u_idle_det/idle_counter[24]_i_3_n_0
                                                                      r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[24]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.038 r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[24]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.038    u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[24]_i_1_n_5
                         FDCE                                         r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.259     0.993    u_alu/u_bist_ctrl/u_idle_det/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[26]/C
                         clock pessimism             -0.209     0.784    
                         FDCE (Hold_fdce_C_D)         0.113     0.897    u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.257ns (64.519%)  route 0.141ns (35.481%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.114     0.639    u_alu/u_bist_ctrl/u_idle_det/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.786 r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[2]/Q
                         net (fo=3, unplaced)         0.141     0.928    u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[2]
                                                                      r  u_alu/u_bist_ctrl/u_idle_det/idle_counter[0]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.973 r  u_alu/u_bist_ctrl/u_idle_det/idle_counter[0]_i_4/O
                         net (fo=1, unplaced)         0.000     0.973    u_alu/u_bist_ctrl/u_idle_det/idle_counter[0]_i_4_n_0
                                                                      r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[0]_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.038 r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[0]_i_2/O[2]
                         net (fo=1, unplaced)         0.000     1.038    u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[0]_i_2_n_5
                         FDCE                                         r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.259     0.993    u_alu/u_bist_ctrl/u_idle_det/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[2]/C
                         clock pessimism             -0.209     0.784    
                         FDCE (Hold_fdce_C_D)         0.113     0.897    u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.257ns (64.519%)  route 0.141ns (35.481%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.114     0.639    u_alu/u_bist_ctrl/u_idle_det/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.786 r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[30]/Q
                         net (fo=3, unplaced)         0.141     0.928    u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[30]
                                                                      r  u_alu/u_bist_ctrl/u_idle_det/idle_counter[28]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.973 r  u_alu/u_bist_ctrl/u_idle_det/idle_counter[28]_i_3/O
                         net (fo=1, unplaced)         0.000     0.973    u_alu/u_bist_ctrl/u_idle_det/idle_counter[28]_i_3_n_0
                                                                      r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[28]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.038 r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.038    u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[28]_i_1_n_5
                         FDCE                                         r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.259     0.993    u_alu/u_bist_ctrl/u_idle_det/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[30]/C
                         clock pessimism             -0.209     0.784    
                         FDCE (Hold_fdce_C_D)         0.113     0.897    u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.257ns (64.519%)  route 0.141ns (35.481%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.114     0.639    u_alu/u_bist_ctrl/u_idle_det/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.786 r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[6]/Q
                         net (fo=3, unplaced)         0.141     0.928    u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[6]
                                                                      r  u_alu/u_bist_ctrl/u_idle_det/idle_counter[4]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.973 r  u_alu/u_bist_ctrl/u_idle_det/idle_counter[4]_i_3/O
                         net (fo=1, unplaced)         0.000     0.973    u_alu/u_bist_ctrl/u_idle_det/idle_counter[4]_i_3_n_0
                                                                      r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[4]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.038 r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[4]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.038    u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[4]_i_1_n_5
                         FDCE                                         r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.259     0.993    u_alu/u_bist_ctrl/u_idle_det/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[6]/C
                         clock pessimism             -0.209     0.784    
                         FDCE (Hold_fdce_C_D)         0.113     0.897    u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.258ns (64.608%)  route 0.141ns (35.392%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.114     0.639    u_alu/u_bist_ctrl/u_idle_det/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.786 r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[13]/Q
                         net (fo=3, unplaced)         0.141     0.928    u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[13]
                                                                      r  u_alu/u_bist_ctrl/u_idle_det/idle_counter[12]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.973 r  u_alu/u_bist_ctrl/u_idle_det/idle_counter[12]_i_4/O
                         net (fo=1, unplaced)         0.000     0.973    u_alu/u_bist_ctrl/u_idle_det/idle_counter[12]_i_4_n_0
                                                                      r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[12]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.039 r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[12]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.039    u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[12]_i_1_n_6
                         FDCE                                         r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.259     0.993    u_alu/u_bist_ctrl/u_idle_det/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[13]/C
                         clock pessimism             -0.209     0.784    
                         FDCE (Hold_fdce_C_D)         0.113     0.897    u_alu/u_bist_ctrl/u_idle_det/idle_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408                clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                gen_multdiv_fast.multdiv_i/FSM_sequential_md_state_q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                gen_multdiv_fast.multdiv_i/FSM_sequential_md_state_q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                gen_multdiv_fast.multdiv_i/FSM_sequential_md_state_q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                gen_multdiv_fast.multdiv_i/div_by_zero_q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                gen_multdiv_fast.multdiv_i/div_counter_q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                gen_multdiv_fast.multdiv_i/div_counter_q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                gen_multdiv_fast.multdiv_i/div_counter_q_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                gen_multdiv_fast.multdiv_i/FSM_sequential_md_state_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                gen_multdiv_fast.multdiv_i/FSM_sequential_md_state_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                gen_multdiv_fast.multdiv_i/FSM_sequential_md_state_q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                gen_multdiv_fast.multdiv_i/FSM_sequential_md_state_q_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                gen_multdiv_fast.multdiv_i/FSM_sequential_md_state_q_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                gen_multdiv_fast.multdiv_i/FSM_sequential_md_state_q_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                gen_multdiv_fast.multdiv_i/FSM_sequential_md_state_q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                gen_multdiv_fast.multdiv_i/FSM_sequential_md_state_q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                gen_multdiv_fast.multdiv_i/FSM_sequential_md_state_q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                gen_multdiv_fast.multdiv_i/FSM_sequential_md_state_q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                gen_multdiv_fast.multdiv_i/FSM_sequential_md_state_q_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                gen_multdiv_fast.multdiv_i/FSM_sequential_md_state_q_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           131 Endpoints
Min Delay           131 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 multdiv_signed_mode_i[0]
                            (input port)
  Destination:            imd_val_d_o[0][16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.908ns  (logic 6.787ns (68.497%)  route 3.121ns (31.503%))
  Logic Levels:           6  (DSP48E1=1 IBUF=1 LUT3=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  multdiv_signed_mode_i[0] (IN)
                         net (fo=0)                   0.000     0.000    multdiv_signed_mode_i[0]
                                                                      r  multdiv_signed_mode_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  multdiv_signed_mode_i_IBUF[0]_inst/O
                         net (fo=36, unplaced)        0.646     1.528    gen_multdiv_fast.multdiv_i/multdiv_signed_mode_i_IBUF[0]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     1.633 r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/O
                         net (fo=14, unplaced)        0.646     2.278    gen_multdiv_fast.multdiv_i/A[16]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[0])
                                                      3.230     5.508 r  gen_multdiv_fast.multdiv_i/mac_res_signed/P[0]
                         net (fo=3, unplaced)         0.646     6.154    gen_multdiv_fast.multdiv_i/mac_res_signed__0[0]
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][16]_INST_0_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.105     6.259 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][16]_INST_0_i_3/O
                         net (fo=2, unplaced)         0.539     6.798    gen_multdiv_fast.multdiv_i/imd_val_d_o[0][16]_INST_0_i_3_n_0
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][16]_INST_0_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     6.903 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][16]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.646     7.548    imd_val_d_o[0]_OBUF[16]
                                                                      r  imd_val_d_o[0][16]_INST_0/I
                         OBUF (Prop_obuf_I_O)         2.360     9.908 r  imd_val_d_o[0][16]_INST_0/O
                         net (fo=0)                   0.000     9.908    imd_val_d_o[0][16]
                                                                      r  imd_val_d_o[0][16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multdiv_signed_mode_i[0]
                            (input port)
  Destination:            imd_val_d_o[0][17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.908ns  (logic 6.787ns (68.497%)  route 3.121ns (31.503%))
  Logic Levels:           6  (DSP48E1=1 IBUF=1 LUT3=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  multdiv_signed_mode_i[0] (IN)
                         net (fo=0)                   0.000     0.000    multdiv_signed_mode_i[0]
                                                                      r  multdiv_signed_mode_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  multdiv_signed_mode_i_IBUF[0]_inst/O
                         net (fo=36, unplaced)        0.646     1.528    gen_multdiv_fast.multdiv_i/multdiv_signed_mode_i_IBUF[0]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     1.633 r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/O
                         net (fo=14, unplaced)        0.646     2.278    gen_multdiv_fast.multdiv_i/A[16]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[1])
                                                      3.230     5.508 r  gen_multdiv_fast.multdiv_i/mac_res_signed/P[1]
                         net (fo=3, unplaced)         0.646     6.154    gen_multdiv_fast.multdiv_i/mac_res_signed__0[1]
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][17]_INST_0_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.105     6.259 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][17]_INST_0_i_3/O
                         net (fo=2, unplaced)         0.539     6.798    gen_multdiv_fast.multdiv_i/imd_val_d_o[0][17]_INST_0_i_3_n_0
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][17]_INST_0_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     6.903 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][17]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.646     7.548    imd_val_d_o[0]_OBUF[17]
                                                                      r  imd_val_d_o[0][17]_INST_0/I
                         OBUF (Prop_obuf_I_O)         2.360     9.908 r  imd_val_d_o[0][17]_INST_0/O
                         net (fo=0)                   0.000     9.908    imd_val_d_o[0][17]
                                                                      r  imd_val_d_o[0][17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multdiv_signed_mode_i[0]
                            (input port)
  Destination:            imd_val_d_o[0][18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.908ns  (logic 6.787ns (68.497%)  route 3.121ns (31.503%))
  Logic Levels:           6  (DSP48E1=1 IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  multdiv_signed_mode_i[0] (IN)
                         net (fo=0)                   0.000     0.000    multdiv_signed_mode_i[0]
                                                                      r  multdiv_signed_mode_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  multdiv_signed_mode_i_IBUF[0]_inst/O
                         net (fo=36, unplaced)        0.646     1.528    gen_multdiv_fast.multdiv_i/multdiv_signed_mode_i_IBUF[0]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     1.633 r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/O
                         net (fo=14, unplaced)        0.646     2.278    gen_multdiv_fast.multdiv_i/A[16]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[2])
                                                      3.230     5.508 r  gen_multdiv_fast.multdiv_i/mac_res_signed/P[2]
                         net (fo=3, unplaced)         0.646     6.154    gen_multdiv_fast.multdiv_i/mac_res_signed__0[2]
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][18]_INST_0_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.105     6.259 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][18]_INST_0_i_3/O
                         net (fo=2, unplaced)         0.539     6.798    gen_multdiv_fast.multdiv_i/imd_val_d_o[0][18]_INST_0_i_3_n_0
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][18]_INST_0_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     6.903 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][18]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.646     7.548    imd_val_d_o[0]_OBUF[18]
                                                                      r  imd_val_d_o[0][18]_INST_0/I
                         OBUF (Prop_obuf_I_O)         2.360     9.908 r  imd_val_d_o[0][18]_INST_0/O
                         net (fo=0)                   0.000     9.908    imd_val_d_o[0][18]
                                                                      r  imd_val_d_o[0][18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multdiv_signed_mode_i[0]
                            (input port)
  Destination:            imd_val_d_o[0][19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.908ns  (logic 6.787ns (68.497%)  route 3.121ns (31.503%))
  Logic Levels:           6  (DSP48E1=1 IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  multdiv_signed_mode_i[0] (IN)
                         net (fo=0)                   0.000     0.000    multdiv_signed_mode_i[0]
                                                                      r  multdiv_signed_mode_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  multdiv_signed_mode_i_IBUF[0]_inst/O
                         net (fo=36, unplaced)        0.646     1.528    gen_multdiv_fast.multdiv_i/multdiv_signed_mode_i_IBUF[0]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     1.633 r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/O
                         net (fo=14, unplaced)        0.646     2.278    gen_multdiv_fast.multdiv_i/A[16]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[3])
                                                      3.230     5.508 r  gen_multdiv_fast.multdiv_i/mac_res_signed/P[3]
                         net (fo=3, unplaced)         0.646     6.154    gen_multdiv_fast.multdiv_i/mac_res_signed__0[3]
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][19]_INST_0_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.105     6.259 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][19]_INST_0_i_3/O
                         net (fo=2, unplaced)         0.539     6.798    gen_multdiv_fast.multdiv_i/imd_val_d_o[0][19]_INST_0_i_3_n_0
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][19]_INST_0_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     6.903 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][19]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.646     7.548    imd_val_d_o[0]_OBUF[19]
                                                                      r  imd_val_d_o[0][19]_INST_0/I
                         OBUF (Prop_obuf_I_O)         2.360     9.908 r  imd_val_d_o[0][19]_INST_0/O
                         net (fo=0)                   0.000     9.908    imd_val_d_o[0][19]
                                                                      r  imd_val_d_o[0][19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multdiv_signed_mode_i[0]
                            (input port)
  Destination:            imd_val_d_o[0][20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.908ns  (logic 6.787ns (68.497%)  route 3.121ns (31.503%))
  Logic Levels:           6  (DSP48E1=1 IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  multdiv_signed_mode_i[0] (IN)
                         net (fo=0)                   0.000     0.000    multdiv_signed_mode_i[0]
                                                                      r  multdiv_signed_mode_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  multdiv_signed_mode_i_IBUF[0]_inst/O
                         net (fo=36, unplaced)        0.646     1.528    gen_multdiv_fast.multdiv_i/multdiv_signed_mode_i_IBUF[0]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     1.633 r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/O
                         net (fo=14, unplaced)        0.646     2.278    gen_multdiv_fast.multdiv_i/A[16]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[4])
                                                      3.230     5.508 r  gen_multdiv_fast.multdiv_i/mac_res_signed/P[4]
                         net (fo=3, unplaced)         0.646     6.154    gen_multdiv_fast.multdiv_i/mac_res_signed__0[4]
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][20]_INST_0_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.105     6.259 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][20]_INST_0_i_3/O
                         net (fo=2, unplaced)         0.539     6.798    gen_multdiv_fast.multdiv_i/imd_val_d_o[0][20]_INST_0_i_3_n_0
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][20]_INST_0_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     6.903 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][20]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.646     7.548    imd_val_d_o[0]_OBUF[20]
                                                                      r  imd_val_d_o[0][20]_INST_0/I
                         OBUF (Prop_obuf_I_O)         2.360     9.908 r  imd_val_d_o[0][20]_INST_0/O
                         net (fo=0)                   0.000     9.908    imd_val_d_o[0][20]
                                                                      r  imd_val_d_o[0][20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multdiv_signed_mode_i[0]
                            (input port)
  Destination:            imd_val_d_o[0][21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.908ns  (logic 6.787ns (68.497%)  route 3.121ns (31.503%))
  Logic Levels:           6  (DSP48E1=1 IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  multdiv_signed_mode_i[0] (IN)
                         net (fo=0)                   0.000     0.000    multdiv_signed_mode_i[0]
                                                                      r  multdiv_signed_mode_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  multdiv_signed_mode_i_IBUF[0]_inst/O
                         net (fo=36, unplaced)        0.646     1.528    gen_multdiv_fast.multdiv_i/multdiv_signed_mode_i_IBUF[0]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     1.633 r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/O
                         net (fo=14, unplaced)        0.646     2.278    gen_multdiv_fast.multdiv_i/A[16]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[5])
                                                      3.230     5.508 r  gen_multdiv_fast.multdiv_i/mac_res_signed/P[5]
                         net (fo=3, unplaced)         0.646     6.154    gen_multdiv_fast.multdiv_i/mac_res_signed__0[5]
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][21]_INST_0_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.105     6.259 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][21]_INST_0_i_4/O
                         net (fo=2, unplaced)         0.539     6.798    gen_multdiv_fast.multdiv_i/imd_val_d_o[0][21]_INST_0_i_4_n_0
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][21]_INST_0_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.105     6.903 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][21]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.646     7.548    imd_val_d_o[0]_OBUF[21]
                                                                      r  imd_val_d_o[0][21]_INST_0/I
                         OBUF (Prop_obuf_I_O)         2.360     9.908 r  imd_val_d_o[0][21]_INST_0/O
                         net (fo=0)                   0.000     9.908    imd_val_d_o[0][21]
                                                                      r  imd_val_d_o[0][21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multdiv_signed_mode_i[0]
                            (input port)
  Destination:            imd_val_d_o[0][22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.908ns  (logic 6.787ns (68.497%)  route 3.121ns (31.503%))
  Logic Levels:           6  (DSP48E1=1 IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  multdiv_signed_mode_i[0] (IN)
                         net (fo=0)                   0.000     0.000    multdiv_signed_mode_i[0]
                                                                      r  multdiv_signed_mode_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  multdiv_signed_mode_i_IBUF[0]_inst/O
                         net (fo=36, unplaced)        0.646     1.528    gen_multdiv_fast.multdiv_i/multdiv_signed_mode_i_IBUF[0]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     1.633 r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/O
                         net (fo=14, unplaced)        0.646     2.278    gen_multdiv_fast.multdiv_i/A[16]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[6])
                                                      3.230     5.508 r  gen_multdiv_fast.multdiv_i/mac_res_signed/P[6]
                         net (fo=3, unplaced)         0.646     6.154    gen_multdiv_fast.multdiv_i/mac_res_signed__0[6]
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][22]_INST_0_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.105     6.259 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][22]_INST_0_i_3/O
                         net (fo=2, unplaced)         0.539     6.798    gen_multdiv_fast.multdiv_i/imd_val_d_o[0][22]_INST_0_i_3_n_0
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][22]_INST_0_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     6.903 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][22]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.646     7.548    imd_val_d_o[0]_OBUF[22]
                                                                      r  imd_val_d_o[0][22]_INST_0/I
                         OBUF (Prop_obuf_I_O)         2.360     9.908 r  imd_val_d_o[0][22]_INST_0/O
                         net (fo=0)                   0.000     9.908    imd_val_d_o[0][22]
                                                                      r  imd_val_d_o[0][22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multdiv_signed_mode_i[0]
                            (input port)
  Destination:            imd_val_d_o[0][23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.908ns  (logic 6.787ns (68.497%)  route 3.121ns (31.503%))
  Logic Levels:           6  (DSP48E1=1 IBUF=1 LUT3=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  multdiv_signed_mode_i[0] (IN)
                         net (fo=0)                   0.000     0.000    multdiv_signed_mode_i[0]
                                                                      r  multdiv_signed_mode_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  multdiv_signed_mode_i_IBUF[0]_inst/O
                         net (fo=36, unplaced)        0.646     1.528    gen_multdiv_fast.multdiv_i/multdiv_signed_mode_i_IBUF[0]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     1.633 r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/O
                         net (fo=14, unplaced)        0.646     2.278    gen_multdiv_fast.multdiv_i/A[16]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[7])
                                                      3.230     5.508 r  gen_multdiv_fast.multdiv_i/mac_res_signed/P[7]
                         net (fo=3, unplaced)         0.646     6.154    gen_multdiv_fast.multdiv_i/mac_res_signed__0[7]
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][23]_INST_0_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.105     6.259 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][23]_INST_0_i_3/O
                         net (fo=2, unplaced)         0.539     6.798    gen_multdiv_fast.multdiv_i/imd_val_d_o[0][23]_INST_0_i_3_n_0
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][23]_INST_0_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     6.903 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][23]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.646     7.548    imd_val_d_o[0]_OBUF[23]
                                                                      r  imd_val_d_o[0][23]_INST_0/I
                         OBUF (Prop_obuf_I_O)         2.360     9.908 r  imd_val_d_o[0][23]_INST_0/O
                         net (fo=0)                   0.000     9.908    imd_val_d_o[0][23]
                                                                      r  imd_val_d_o[0][23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multdiv_signed_mode_i[0]
                            (input port)
  Destination:            imd_val_d_o[0][24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.908ns  (logic 6.787ns (68.497%)  route 3.121ns (31.503%))
  Logic Levels:           6  (DSP48E1=1 IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  multdiv_signed_mode_i[0] (IN)
                         net (fo=0)                   0.000     0.000    multdiv_signed_mode_i[0]
                                                                      r  multdiv_signed_mode_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  multdiv_signed_mode_i_IBUF[0]_inst/O
                         net (fo=36, unplaced)        0.646     1.528    gen_multdiv_fast.multdiv_i/multdiv_signed_mode_i_IBUF[0]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     1.633 r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/O
                         net (fo=14, unplaced)        0.646     2.278    gen_multdiv_fast.multdiv_i/A[16]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[8])
                                                      3.230     5.508 r  gen_multdiv_fast.multdiv_i/mac_res_signed/P[8]
                         net (fo=3, unplaced)         0.646     6.154    gen_multdiv_fast.multdiv_i/mac_res_signed__0[8]
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][24]_INST_0_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.105     6.259 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][24]_INST_0_i_3/O
                         net (fo=2, unplaced)         0.539     6.798    gen_multdiv_fast.multdiv_i/imd_val_d_o[0][24]_INST_0_i_3_n_0
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][24]_INST_0_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     6.903 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][24]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.646     7.548    imd_val_d_o[0]_OBUF[24]
                                                                      r  imd_val_d_o[0][24]_INST_0/I
                         OBUF (Prop_obuf_I_O)         2.360     9.908 r  imd_val_d_o[0][24]_INST_0/O
                         net (fo=0)                   0.000     9.908    imd_val_d_o[0][24]
                                                                      r  imd_val_d_o[0][24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multdiv_signed_mode_i[0]
                            (input port)
  Destination:            imd_val_d_o[0][25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.908ns  (logic 6.787ns (68.497%)  route 3.121ns (31.503%))
  Logic Levels:           6  (DSP48E1=1 IBUF=1 LUT3=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  multdiv_signed_mode_i[0] (IN)
                         net (fo=0)                   0.000     0.000    multdiv_signed_mode_i[0]
                                                                      r  multdiv_signed_mode_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  multdiv_signed_mode_i_IBUF[0]_inst/O
                         net (fo=36, unplaced)        0.646     1.528    gen_multdiv_fast.multdiv_i/multdiv_signed_mode_i_IBUF[0]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     1.633 r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/O
                         net (fo=14, unplaced)        0.646     2.278    gen_multdiv_fast.multdiv_i/A[16]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[9])
                                                      3.230     5.508 r  gen_multdiv_fast.multdiv_i/mac_res_signed/P[9]
                         net (fo=3, unplaced)         0.646     6.154    gen_multdiv_fast.multdiv_i/mac_res_signed__0[9]
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][25]_INST_0_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.105     6.259 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][25]_INST_0_i_3/O
                         net (fo=2, unplaced)         0.539     6.798    gen_multdiv_fast.multdiv_i/imd_val_d_o[0][25]_INST_0_i_3_n_0
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][25]_INST_0_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     6.903 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][25]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.646     7.548    imd_val_d_o[0]_OBUF[25]
                                                                      r  imd_val_d_o[0][25]_INST_0/I
                         OBUF (Prop_obuf_I_O)         2.360     9.908 r  imd_val_d_o[0][25]_INST_0/O
                         net (fo=0)                   0.000     9.908    imd_val_d_o[0][25]
                                                                      r  imd_val_d_o[0][25] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 multdiv_operand_b_i[31]
                            (input port)
  Destination:            imd_val_d_o[1][31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.352ns (67.862%)  route 0.640ns (32.138%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  multdiv_operand_b_i[31] (IN)
                         net (fo=0)                   0.000     0.000    multdiv_operand_b_i[31]
                                                                      r  multdiv_operand_b_i_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  multdiv_operand_b_i_IBUF[31]_inst/O
                         net (fo=5, unplaced)         0.320     0.499    gen_multdiv_fast.multdiv_i/multdiv_operand_b_i_IBUF[31]
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[1][31]_INST_0_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.043     0.542 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[1][31]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.320     0.862    imd_val_d_o[1]_OBUF[31]
                                                                      r  imd_val_d_o[1][31]_INST_0/I
                         OBUF (Prop_obuf_I_O)         1.130     1.992 r  imd_val_d_o[1][31]_INST_0/O
                         net (fo=0)                   0.000     1.992    imd_val_d_o[1][31]
                                                                      r  imd_val_d_o[1][31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_sel_i
                            (input port)
  Destination:            ex_valid_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.354ns (67.895%)  route 0.640ns (32.105%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  mult_sel_i (IN)
                         net (fo=0)                   0.000     0.000    mult_sel_i
                                                                      f  mult_sel_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  mult_sel_i_IBUF_inst/O
                         net (fo=68, unplaced)        0.320     0.499    gen_multdiv_fast.multdiv_i/mult_sel_i_IBUF
                                                                      f  gen_multdiv_fast.multdiv_i/ex_valid_o_OBUF_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.544 r  gen_multdiv_fast.multdiv_i/ex_valid_o_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.320     0.864    ex_valid_o_OBUF
                                                                      r  ex_valid_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.130     1.994 r  ex_valid_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.994    ex_valid_o
                                                                      r  ex_valid_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 imd_val_q_i[0][0]
                            (input port)
  Destination:            imd_val_d_o[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.354ns (67.895%)  route 0.640ns (32.105%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  imd_val_q_i[0][0] (IN)
                         net (fo=0)                   0.000     0.000    imd_val_q_i[0][0]
                                                                      r  imd_val_d_o[0][0]_INST_0_i_5/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  imd_val_d_o[0][0]_INST_0_i_5/O
                         net (fo=6, unplaced)         0.320     0.499    gen_multdiv_fast.multdiv_i/mac_res_signed_13
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][0]_INST_0_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.544 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.320     0.864    imd_val_d_o[0]_OBUF[0]
                                                                      r  imd_val_d_o[0][0]_INST_0/I
                         OBUF (Prop_obuf_I_O)         1.130     1.994 r  imd_val_d_o[0][0]_INST_0/O
                         net (fo=0)                   0.000     1.994    imd_val_d_o[0][0]
                                                                      r  imd_val_d_o[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 imd_val_q_i[0][10]
                            (input port)
  Destination:            imd_val_d_o[0][10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.354ns (67.895%)  route 0.640ns (32.105%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  imd_val_q_i[0][10] (IN)
                         net (fo=0)                   0.000     0.000    imd_val_q_i[0][10]
                                                                      r  imd_val_d_o[0][10]_INST_0_i_5/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  imd_val_d_o[0][10]_INST_0_i_5/O
                         net (fo=6, unplaced)         0.320     0.499    gen_multdiv_fast.multdiv_i/mac_res_signed_3
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][10]_INST_0_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.544 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][10]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.320     0.864    imd_val_d_o[0]_OBUF[10]
                                                                      r  imd_val_d_o[0][10]_INST_0/I
                         OBUF (Prop_obuf_I_O)         1.130     1.994 r  imd_val_d_o[0][10]_INST_0/O
                         net (fo=0)                   0.000     1.994    imd_val_d_o[0][10]
                                                                      r  imd_val_d_o[0][10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 imd_val_q_i[0][11]
                            (input port)
  Destination:            imd_val_d_o[0][11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.354ns (67.895%)  route 0.640ns (32.105%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  imd_val_q_i[0][11] (IN)
                         net (fo=0)                   0.000     0.000    imd_val_q_i[0][11]
                                                                      r  imd_val_d_o[0][11]_INST_0_i_5/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  imd_val_d_o[0][11]_INST_0_i_5/O
                         net (fo=6, unplaced)         0.320     0.499    gen_multdiv_fast.multdiv_i/mac_res_signed_2
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][11]_INST_0_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.544 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][11]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.320     0.864    imd_val_d_o[0]_OBUF[11]
                                                                      r  imd_val_d_o[0][11]_INST_0/I
                         OBUF (Prop_obuf_I_O)         1.130     1.994 r  imd_val_d_o[0][11]_INST_0/O
                         net (fo=0)                   0.000     1.994    imd_val_d_o[0][11]
                                                                      r  imd_val_d_o[0][11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 imd_val_q_i[0][12]
                            (input port)
  Destination:            imd_val_d_o[0][12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.354ns (67.895%)  route 0.640ns (32.105%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  imd_val_q_i[0][12] (IN)
                         net (fo=0)                   0.000     0.000    imd_val_q_i[0][12]
                                                                      r  imd_val_d_o[0][12]_INST_0_i_5/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  imd_val_d_o[0][12]_INST_0_i_5/O
                         net (fo=6, unplaced)         0.320     0.499    gen_multdiv_fast.multdiv_i/mac_res_signed_4
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][12]_INST_0_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.544 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][12]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.320     0.864    imd_val_d_o[0]_OBUF[12]
                                                                      r  imd_val_d_o[0][12]_INST_0/I
                         OBUF (Prop_obuf_I_O)         1.130     1.994 r  imd_val_d_o[0][12]_INST_0/O
                         net (fo=0)                   0.000     1.994    imd_val_d_o[0][12]
                                                                      r  imd_val_d_o[0][12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 imd_val_q_i[0][13]
                            (input port)
  Destination:            imd_val_d_o[0][13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.354ns (67.895%)  route 0.640ns (32.105%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  imd_val_q_i[0][13] (IN)
                         net (fo=0)                   0.000     0.000    imd_val_q_i[0][13]
                                                                      r  imd_val_d_o[0][13]_INST_0_i_5/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  imd_val_d_o[0][13]_INST_0_i_5/O
                         net (fo=6, unplaced)         0.320     0.499    gen_multdiv_fast.multdiv_i/mac_res_signed_6
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][13]_INST_0_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.544 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][13]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.320     0.864    imd_val_d_o[0]_OBUF[13]
                                                                      r  imd_val_d_o[0][13]_INST_0/I
                         OBUF (Prop_obuf_I_O)         1.130     1.994 r  imd_val_d_o[0][13]_INST_0/O
                         net (fo=0)                   0.000     1.994    imd_val_d_o[0][13]
                                                                      r  imd_val_d_o[0][13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 imd_val_q_i[0][14]
                            (input port)
  Destination:            imd_val_d_o[0][14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.354ns (67.895%)  route 0.640ns (32.105%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  imd_val_q_i[0][14] (IN)
                         net (fo=0)                   0.000     0.000    imd_val_q_i[0][14]
                                                                      r  imd_val_d_o[0][14]_INST_0_i_5/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  imd_val_d_o[0][14]_INST_0_i_5/O
                         net (fo=6, unplaced)         0.320     0.499    gen_multdiv_fast.multdiv_i/mac_res_signed_5
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][14]_INST_0_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.544 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][14]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.320     0.864    imd_val_d_o[0]_OBUF[14]
                                                                      r  imd_val_d_o[0][14]_INST_0/I
                         OBUF (Prop_obuf_I_O)         1.130     1.994 r  imd_val_d_o[0][14]_INST_0/O
                         net (fo=0)                   0.000     1.994    imd_val_d_o[0][14]
                                                                      r  imd_val_d_o[0][14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 imd_val_q_i[0][15]
                            (input port)
  Destination:            imd_val_d_o[0][15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.354ns (67.895%)  route 0.640ns (32.105%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  imd_val_q_i[0][15] (IN)
                         net (fo=0)                   0.000     0.000    imd_val_q_i[0][15]
                                                                      r  imd_val_d_o[0][15]_INST_0_i_5/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  imd_val_d_o[0][15]_INST_0_i_5/O
                         net (fo=6, unplaced)         0.320     0.499    gen_multdiv_fast.multdiv_i/mac_res_signed_21
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][15]_INST_0_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.544 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][15]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.320     0.864    imd_val_d_o[0]_OBUF[15]
                                                                      r  imd_val_d_o[0][15]_INST_0/I
                         OBUF (Prop_obuf_I_O)         1.130     1.994 r  imd_val_d_o[0][15]_INST_0/O
                         net (fo=0)                   0.000     1.994    imd_val_d_o[0][15]
                                                                      r  imd_val_d_o[0][15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 imd_val_q_i[0][16]
                            (input port)
  Destination:            imd_val_d_o[0][16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.354ns (67.895%)  route 0.640ns (32.105%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  imd_val_q_i[0][16] (IN)
                         net (fo=0)                   0.000     0.000    imd_val_q_i[0][16]
                                                                      r  imd_val_d_o[0][16]_INST_0_i_5/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  imd_val_d_o[0][16]_INST_0_i_5/O
                         net (fo=6, unplaced)         0.320     0.499    gen_multdiv_fast.multdiv_i/mac_res_signed_22
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][16]_INST_0_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.544 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][16]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.320     0.864    imd_val_d_o[0]_OBUF[16]
                                                                      r  imd_val_d_o[0][16]_INST_0/I
                         OBUF (Prop_obuf_I_O)         1.130     1.994 r  imd_val_d_o[0][16]_INST_0/O
                         net (fo=0)                   0.000     1.994    imd_val_d_o[0][16]
                                                                      r  imd_val_d_o[0][16] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           133 Endpoints
Min Delay           133 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imd_val_d_o[0][16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.570ns  (logic 6.411ns (66.984%)  route 3.160ns (33.016%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.584     2.193    gen_multdiv_fast.multdiv_i/clk_i_IBUF_BUFG
                         FDCE                                         r  gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[1]/Q
                         net (fo=56, unplaced)        0.684     3.256    gen_multdiv_fast.multdiv_i/gen_mult_fast.mult_state_q[1]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/I0
                         LUT3 (Prop_lut3_I0_O)        0.232     3.488 r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/O
                         net (fo=14, unplaced)        0.646     4.133    gen_multdiv_fast.multdiv_i/A[16]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[0])
                                                      3.230     7.363 r  gen_multdiv_fast.multdiv_i/mac_res_signed/P[0]
                         net (fo=3, unplaced)         0.646     8.009    gen_multdiv_fast.multdiv_i/mac_res_signed__0[0]
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][16]_INST_0_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.105     8.114 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][16]_INST_0_i_3/O
                         net (fo=2, unplaced)         0.539     8.653    gen_multdiv_fast.multdiv_i/imd_val_d_o[0][16]_INST_0_i_3_n_0
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][16]_INST_0_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     8.758 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][16]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.646     9.403    imd_val_d_o[0]_OBUF[16]
                                                                      r  imd_val_d_o[0][16]_INST_0/I
                         OBUF (Prop_obuf_I_O)         2.360    11.763 r  imd_val_d_o[0][16]_INST_0/O
                         net (fo=0)                   0.000    11.763    imd_val_d_o[0][16]
                                                                      r  imd_val_d_o[0][16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imd_val_d_o[0][17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.570ns  (logic 6.411ns (66.984%)  route 3.160ns (33.016%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.584     2.193    gen_multdiv_fast.multdiv_i/clk_i_IBUF_BUFG
                         FDCE                                         r  gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[1]/Q
                         net (fo=56, unplaced)        0.684     3.256    gen_multdiv_fast.multdiv_i/gen_mult_fast.mult_state_q[1]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/I0
                         LUT3 (Prop_lut3_I0_O)        0.232     3.488 r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/O
                         net (fo=14, unplaced)        0.646     4.133    gen_multdiv_fast.multdiv_i/A[16]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[1])
                                                      3.230     7.363 r  gen_multdiv_fast.multdiv_i/mac_res_signed/P[1]
                         net (fo=3, unplaced)         0.646     8.009    gen_multdiv_fast.multdiv_i/mac_res_signed__0[1]
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][17]_INST_0_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.105     8.114 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][17]_INST_0_i_3/O
                         net (fo=2, unplaced)         0.539     8.653    gen_multdiv_fast.multdiv_i/imd_val_d_o[0][17]_INST_0_i_3_n_0
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][17]_INST_0_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     8.758 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][17]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.646     9.403    imd_val_d_o[0]_OBUF[17]
                                                                      r  imd_val_d_o[0][17]_INST_0/I
                         OBUF (Prop_obuf_I_O)         2.360    11.763 r  imd_val_d_o[0][17]_INST_0/O
                         net (fo=0)                   0.000    11.763    imd_val_d_o[0][17]
                                                                      r  imd_val_d_o[0][17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imd_val_d_o[0][18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.570ns  (logic 6.411ns (66.984%)  route 3.160ns (33.016%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.584     2.193    gen_multdiv_fast.multdiv_i/clk_i_IBUF_BUFG
                         FDCE                                         r  gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[1]/Q
                         net (fo=56, unplaced)        0.684     3.256    gen_multdiv_fast.multdiv_i/gen_mult_fast.mult_state_q[1]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/I0
                         LUT3 (Prop_lut3_I0_O)        0.232     3.488 r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/O
                         net (fo=14, unplaced)        0.646     4.133    gen_multdiv_fast.multdiv_i/A[16]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[2])
                                                      3.230     7.363 r  gen_multdiv_fast.multdiv_i/mac_res_signed/P[2]
                         net (fo=3, unplaced)         0.646     8.009    gen_multdiv_fast.multdiv_i/mac_res_signed__0[2]
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][18]_INST_0_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.105     8.114 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][18]_INST_0_i_3/O
                         net (fo=2, unplaced)         0.539     8.653    gen_multdiv_fast.multdiv_i/imd_val_d_o[0][18]_INST_0_i_3_n_0
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][18]_INST_0_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     8.758 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][18]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.646     9.403    imd_val_d_o[0]_OBUF[18]
                                                                      r  imd_val_d_o[0][18]_INST_0/I
                         OBUF (Prop_obuf_I_O)         2.360    11.763 r  imd_val_d_o[0][18]_INST_0/O
                         net (fo=0)                   0.000    11.763    imd_val_d_o[0][18]
                                                                      r  imd_val_d_o[0][18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imd_val_d_o[0][19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.570ns  (logic 6.411ns (66.984%)  route 3.160ns (33.016%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.584     2.193    gen_multdiv_fast.multdiv_i/clk_i_IBUF_BUFG
                         FDCE                                         r  gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[1]/Q
                         net (fo=56, unplaced)        0.684     3.256    gen_multdiv_fast.multdiv_i/gen_mult_fast.mult_state_q[1]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/I0
                         LUT3 (Prop_lut3_I0_O)        0.232     3.488 r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/O
                         net (fo=14, unplaced)        0.646     4.133    gen_multdiv_fast.multdiv_i/A[16]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[3])
                                                      3.230     7.363 r  gen_multdiv_fast.multdiv_i/mac_res_signed/P[3]
                         net (fo=3, unplaced)         0.646     8.009    gen_multdiv_fast.multdiv_i/mac_res_signed__0[3]
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][19]_INST_0_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.105     8.114 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][19]_INST_0_i_3/O
                         net (fo=2, unplaced)         0.539     8.653    gen_multdiv_fast.multdiv_i/imd_val_d_o[0][19]_INST_0_i_3_n_0
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][19]_INST_0_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     8.758 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][19]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.646     9.403    imd_val_d_o[0]_OBUF[19]
                                                                      r  imd_val_d_o[0][19]_INST_0/I
                         OBUF (Prop_obuf_I_O)         2.360    11.763 r  imd_val_d_o[0][19]_INST_0/O
                         net (fo=0)                   0.000    11.763    imd_val_d_o[0][19]
                                                                      r  imd_val_d_o[0][19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imd_val_d_o[0][20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.570ns  (logic 6.411ns (66.984%)  route 3.160ns (33.016%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.584     2.193    gen_multdiv_fast.multdiv_i/clk_i_IBUF_BUFG
                         FDCE                                         r  gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[1]/Q
                         net (fo=56, unplaced)        0.684     3.256    gen_multdiv_fast.multdiv_i/gen_mult_fast.mult_state_q[1]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/I0
                         LUT3 (Prop_lut3_I0_O)        0.232     3.488 r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/O
                         net (fo=14, unplaced)        0.646     4.133    gen_multdiv_fast.multdiv_i/A[16]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[4])
                                                      3.230     7.363 r  gen_multdiv_fast.multdiv_i/mac_res_signed/P[4]
                         net (fo=3, unplaced)         0.646     8.009    gen_multdiv_fast.multdiv_i/mac_res_signed__0[4]
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][20]_INST_0_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.105     8.114 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][20]_INST_0_i_3/O
                         net (fo=2, unplaced)         0.539     8.653    gen_multdiv_fast.multdiv_i/imd_val_d_o[0][20]_INST_0_i_3_n_0
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][20]_INST_0_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     8.758 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][20]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.646     9.403    imd_val_d_o[0]_OBUF[20]
                                                                      r  imd_val_d_o[0][20]_INST_0/I
                         OBUF (Prop_obuf_I_O)         2.360    11.763 r  imd_val_d_o[0][20]_INST_0/O
                         net (fo=0)                   0.000    11.763    imd_val_d_o[0][20]
                                                                      r  imd_val_d_o[0][20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imd_val_d_o[0][21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.570ns  (logic 6.411ns (66.984%)  route 3.160ns (33.016%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.584     2.193    gen_multdiv_fast.multdiv_i/clk_i_IBUF_BUFG
                         FDCE                                         r  gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[1]/Q
                         net (fo=56, unplaced)        0.684     3.256    gen_multdiv_fast.multdiv_i/gen_mult_fast.mult_state_q[1]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/I0
                         LUT3 (Prop_lut3_I0_O)        0.232     3.488 r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/O
                         net (fo=14, unplaced)        0.646     4.133    gen_multdiv_fast.multdiv_i/A[16]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[5])
                                                      3.230     7.363 r  gen_multdiv_fast.multdiv_i/mac_res_signed/P[5]
                         net (fo=3, unplaced)         0.646     8.009    gen_multdiv_fast.multdiv_i/mac_res_signed__0[5]
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][21]_INST_0_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.105     8.114 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][21]_INST_0_i_4/O
                         net (fo=2, unplaced)         0.539     8.653    gen_multdiv_fast.multdiv_i/imd_val_d_o[0][21]_INST_0_i_4_n_0
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][21]_INST_0_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.105     8.758 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][21]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.646     9.403    imd_val_d_o[0]_OBUF[21]
                                                                      r  imd_val_d_o[0][21]_INST_0/I
                         OBUF (Prop_obuf_I_O)         2.360    11.763 r  imd_val_d_o[0][21]_INST_0/O
                         net (fo=0)                   0.000    11.763    imd_val_d_o[0][21]
                                                                      r  imd_val_d_o[0][21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imd_val_d_o[0][22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.570ns  (logic 6.411ns (66.984%)  route 3.160ns (33.016%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.584     2.193    gen_multdiv_fast.multdiv_i/clk_i_IBUF_BUFG
                         FDCE                                         r  gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[1]/Q
                         net (fo=56, unplaced)        0.684     3.256    gen_multdiv_fast.multdiv_i/gen_mult_fast.mult_state_q[1]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/I0
                         LUT3 (Prop_lut3_I0_O)        0.232     3.488 r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/O
                         net (fo=14, unplaced)        0.646     4.133    gen_multdiv_fast.multdiv_i/A[16]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[6])
                                                      3.230     7.363 r  gen_multdiv_fast.multdiv_i/mac_res_signed/P[6]
                         net (fo=3, unplaced)         0.646     8.009    gen_multdiv_fast.multdiv_i/mac_res_signed__0[6]
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][22]_INST_0_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.105     8.114 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][22]_INST_0_i_3/O
                         net (fo=2, unplaced)         0.539     8.653    gen_multdiv_fast.multdiv_i/imd_val_d_o[0][22]_INST_0_i_3_n_0
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][22]_INST_0_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     8.758 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][22]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.646     9.403    imd_val_d_o[0]_OBUF[22]
                                                                      r  imd_val_d_o[0][22]_INST_0/I
                         OBUF (Prop_obuf_I_O)         2.360    11.763 r  imd_val_d_o[0][22]_INST_0/O
                         net (fo=0)                   0.000    11.763    imd_val_d_o[0][22]
                                                                      r  imd_val_d_o[0][22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imd_val_d_o[0][23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.570ns  (logic 6.411ns (66.984%)  route 3.160ns (33.016%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.584     2.193    gen_multdiv_fast.multdiv_i/clk_i_IBUF_BUFG
                         FDCE                                         r  gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[1]/Q
                         net (fo=56, unplaced)        0.684     3.256    gen_multdiv_fast.multdiv_i/gen_mult_fast.mult_state_q[1]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/I0
                         LUT3 (Prop_lut3_I0_O)        0.232     3.488 r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/O
                         net (fo=14, unplaced)        0.646     4.133    gen_multdiv_fast.multdiv_i/A[16]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[7])
                                                      3.230     7.363 r  gen_multdiv_fast.multdiv_i/mac_res_signed/P[7]
                         net (fo=3, unplaced)         0.646     8.009    gen_multdiv_fast.multdiv_i/mac_res_signed__0[7]
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][23]_INST_0_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.105     8.114 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][23]_INST_0_i_3/O
                         net (fo=2, unplaced)         0.539     8.653    gen_multdiv_fast.multdiv_i/imd_val_d_o[0][23]_INST_0_i_3_n_0
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][23]_INST_0_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     8.758 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][23]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.646     9.403    imd_val_d_o[0]_OBUF[23]
                                                                      r  imd_val_d_o[0][23]_INST_0/I
                         OBUF (Prop_obuf_I_O)         2.360    11.763 r  imd_val_d_o[0][23]_INST_0/O
                         net (fo=0)                   0.000    11.763    imd_val_d_o[0][23]
                                                                      r  imd_val_d_o[0][23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imd_val_d_o[0][24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.570ns  (logic 6.411ns (66.984%)  route 3.160ns (33.016%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.584     2.193    gen_multdiv_fast.multdiv_i/clk_i_IBUF_BUFG
                         FDCE                                         r  gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[1]/Q
                         net (fo=56, unplaced)        0.684     3.256    gen_multdiv_fast.multdiv_i/gen_mult_fast.mult_state_q[1]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/I0
                         LUT3 (Prop_lut3_I0_O)        0.232     3.488 r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/O
                         net (fo=14, unplaced)        0.646     4.133    gen_multdiv_fast.multdiv_i/A[16]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[8])
                                                      3.230     7.363 r  gen_multdiv_fast.multdiv_i/mac_res_signed/P[8]
                         net (fo=3, unplaced)         0.646     8.009    gen_multdiv_fast.multdiv_i/mac_res_signed__0[8]
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][24]_INST_0_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.105     8.114 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][24]_INST_0_i_3/O
                         net (fo=2, unplaced)         0.539     8.653    gen_multdiv_fast.multdiv_i/imd_val_d_o[0][24]_INST_0_i_3_n_0
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][24]_INST_0_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     8.758 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][24]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.646     9.403    imd_val_d_o[0]_OBUF[24]
                                                                      r  imd_val_d_o[0][24]_INST_0/I
                         OBUF (Prop_obuf_I_O)         2.360    11.763 r  imd_val_d_o[0][24]_INST_0/O
                         net (fo=0)                   0.000    11.763    imd_val_d_o[0][24]
                                                                      r  imd_val_d_o[0][24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imd_val_d_o[0][25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.570ns  (logic 6.411ns (66.984%)  route 3.160ns (33.016%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.584     2.193    gen_multdiv_fast.multdiv_i/clk_i_IBUF_BUFG
                         FDCE                                         r  gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  gen_multdiv_fast.multdiv_i/FSM_sequential_gen_mult_fast.mult_state_q_reg[1]/Q
                         net (fo=56, unplaced)        0.684     3.256    gen_multdiv_fast.multdiv_i/gen_mult_fast.mult_state_q[1]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/I0
                         LUT3 (Prop_lut3_I0_O)        0.232     3.488 r  gen_multdiv_fast.multdiv_i/mac_res_signed_i_18/O
                         net (fo=14, unplaced)        0.646     4.133    gen_multdiv_fast.multdiv_i/A[16]
                                                                      r  gen_multdiv_fast.multdiv_i/mac_res_signed/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[9])
                                                      3.230     7.363 r  gen_multdiv_fast.multdiv_i/mac_res_signed/P[9]
                         net (fo=3, unplaced)         0.646     8.009    gen_multdiv_fast.multdiv_i/mac_res_signed__0[9]
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][25]_INST_0_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.105     8.114 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][25]_INST_0_i_3/O
                         net (fo=2, unplaced)         0.539     8.653    gen_multdiv_fast.multdiv_i/imd_val_d_o[0][25]_INST_0_i_3_n_0
                                                                      r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][25]_INST_0_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     8.758 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][25]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.646     9.403    imd_val_d_o[0]_OBUF[25]
                                                                      r  imd_val_d_o[0][25]_INST_0/I
                         OBUF (Prop_obuf_I_O)         2.360    11.763 r  imd_val_d_o[0][25]_INST_0/O
                         net (fo=0)                   0.000    11.763    imd_val_d_o[0][25]
                                                                      r  imd_val_d_o[0][25] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_alu/u_bist_ctrl/error_irq_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bist_error_irq_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.114     0.639    u_alu/u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/error_irq_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  u_alu/u_bist_ctrl/error_irq_reg/Q
                         net (fo=1, unplaced)         0.320     1.100    bist_error_irq_o_OBUF
                                                                      r  bist_error_irq_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  bist_error_irq_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.284    bist_error_irq_o
                                                                      r  bist_error_irq_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_alu/u_bist_ctrl/reg_ctrl_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prdata_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 1.369ns (70.204%)  route 0.581ns (29.796%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.114     0.639    u_alu/u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  u_alu/u_bist_ctrl/reg_ctrl_reg[10]/Q
                         net (fo=1, unplaced)         0.261     1.041    u_alu/u_bist_ctrl/u_misr/prdata_o[27][5]
                                                                      r  u_alu/u_bist_ctrl/u_misr/prdata_o_OBUF[10]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.139 r  u_alu/u_bist_ctrl/u_misr/prdata_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.320     1.459    prdata_o_OBUF[10]
                                                                      r  prdata_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.130     2.589 r  prdata_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.589    prdata_o[10]
                                                                      r  prdata_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_alu/u_bist_ctrl/reg_ctrl_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prdata_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 1.369ns (70.204%)  route 0.581ns (29.796%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.114     0.639    u_alu/u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  u_alu/u_bist_ctrl/reg_ctrl_reg[15]/Q
                         net (fo=1, unplaced)         0.261     1.041    u_alu/u_bist_ctrl/u_misr/prdata_o[27][6]
                                                                      r  u_alu/u_bist_ctrl/u_misr/prdata_o_OBUF[15]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.139 r  u_alu/u_bist_ctrl/u_misr/prdata_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.320     1.459    prdata_o_OBUF[15]
                                                                      r  prdata_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.130     2.589 r  prdata_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.589    prdata_o[15]
                                                                      r  prdata_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_alu/u_bist_ctrl/reg_ctrl_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prdata_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 1.369ns (70.204%)  route 0.581ns (29.796%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.114     0.639    u_alu/u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  u_alu/u_bist_ctrl/reg_ctrl_reg[18]/Q
                         net (fo=1, unplaced)         0.261     1.041    u_alu/u_bist_ctrl/u_misr/prdata_o[27][7]
                                                                      r  u_alu/u_bist_ctrl/u_misr/prdata_o_OBUF[18]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.139 r  u_alu/u_bist_ctrl/u_misr/prdata_o_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.320     1.459    prdata_o_OBUF[18]
                                                                      r  prdata_o_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.130     2.589 r  prdata_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.589    prdata_o[18]
                                                                      r  prdata_o[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_alu/u_bist_ctrl/reg_ctrl_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prdata_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 1.369ns (70.204%)  route 0.581ns (29.796%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.114     0.639    u_alu/u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  u_alu/u_bist_ctrl/reg_ctrl_reg[2]/Q
                         net (fo=1, unplaced)         0.261     1.041    u_alu/u_bist_ctrl/u_misr/prdata_o[27][2]
                                                                      r  u_alu/u_bist_ctrl/u_misr/prdata_o_OBUF[2]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.139 r  u_alu/u_bist_ctrl/u_misr/prdata_o_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.320     1.459    prdata_o_OBUF[2]
                                                                      r  prdata_o_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.130     2.589 r  prdata_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.589    prdata_o[2]
                                                                      r  prdata_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_alu/u_bist_ctrl/reg_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prdata_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.955ns  (logic 1.369ns (70.008%)  route 0.586ns (29.992%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.114     0.639    u_alu/u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  u_alu/u_bist_ctrl/reg_ctrl_reg[0]/Q
                         net (fo=2, unplaced)         0.266     1.047    u_alu/u_bist_ctrl/u_misr/prdata_o[27][0]
                                                                      r  u_alu/u_bist_ctrl/u_misr/prdata_o_OBUF[0]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.145 r  u_alu/u_bist_ctrl/u_misr/prdata_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.320     1.465    prdata_o_OBUF[0]
                                                                      r  prdata_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.130     2.595 r  prdata_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.595    prdata_o[0]
                                                                      r  prdata_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_alu/u_bist_ctrl/u_misr/misr_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prdata_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.959ns  (logic 1.369ns (69.884%)  route 0.590ns (30.116%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.114     0.639    u_alu/u_bist_ctrl/u_misr/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/u_misr/misr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  u_alu/u_bist_ctrl/u_misr/misr_reg_reg[11]/Q
                         net (fo=3, unplaced)         0.270     1.050    u_alu/u_bist_ctrl/u_misr/misr_signature[11]
                                                                      r  u_alu/u_bist_ctrl/u_misr/prdata_o_OBUF[11]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.148 r  u_alu/u_bist_ctrl/u_misr/prdata_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.320     1.468    prdata_o_OBUF[11]
                                                                      r  prdata_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.130     2.598 r  prdata_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.598    prdata_o[11]
                                                                      r  prdata_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_alu/u_bist_ctrl/u_misr/misr_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prdata_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.959ns  (logic 1.369ns (69.884%)  route 0.590ns (30.116%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.114     0.639    u_alu/u_bist_ctrl/u_misr/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/u_misr/misr_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  u_alu/u_bist_ctrl/u_misr/misr_reg_reg[12]/Q
                         net (fo=3, unplaced)         0.270     1.050    u_alu/u_bist_ctrl/u_misr/misr_signature[12]
                                                                      r  u_alu/u_bist_ctrl/u_misr/prdata_o_OBUF[12]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.148 r  u_alu/u_bist_ctrl/u_misr/prdata_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.320     1.468    prdata_o_OBUF[12]
                                                                      r  prdata_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.130     2.598 r  prdata_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.598    prdata_o[12]
                                                                      r  prdata_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_alu/u_bist_ctrl/u_misr/misr_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prdata_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.959ns  (logic 1.369ns (69.884%)  route 0.590ns (30.116%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.114     0.639    u_alu/u_bist_ctrl/u_misr/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/u_misr/misr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  u_alu/u_bist_ctrl/u_misr/misr_reg_reg[13]/Q
                         net (fo=3, unplaced)         0.270     1.050    u_alu/u_bist_ctrl/u_misr/misr_signature[13]
                                                                      r  u_alu/u_bist_ctrl/u_misr/prdata_o_OBUF[13]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.148 r  u_alu/u_bist_ctrl/u_misr/prdata_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.320     1.468    prdata_o_OBUF[13]
                                                                      r  prdata_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.130     2.598 r  prdata_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.598    prdata_o[13]
                                                                      r  prdata_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_alu/u_bist_ctrl/u_misr/misr_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prdata_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.959ns  (logic 1.369ns (69.884%)  route 0.590ns (30.116%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.114     0.639    u_alu/u_bist_ctrl/u_misr/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/u_misr/misr_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  u_alu/u_bist_ctrl/u_misr/misr_reg_reg[14]/Q
                         net (fo=3, unplaced)         0.270     1.050    u_alu/u_bist_ctrl/u_misr/misr_signature[14]
                                                                      r  u_alu/u_bist_ctrl/u_misr/prdata_o_OBUF[14]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.148 r  u_alu/u_bist_ctrl/u_misr/prdata_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.320     1.468    prdata_o_OBUF[14]
                                                                      r  prdata_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.130     2.598 r  prdata_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.598    prdata_o[14]
                                                                      r  prdata_o[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           685 Endpoints
Min Delay           685 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 multdiv_operator_i[0]
                            (input port)
  Destination:            gen_multdiv_fast.multdiv_i/div_by_zero_q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.200ns  (logic 1.210ns (37.820%)  route 1.990ns (62.180%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  multdiv_operator_i[0] (IN)
                         net (fo=0)                   0.000     0.000    multdiv_operator_i[0]
                                                                      f  multdiv_operator_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  multdiv_operator_i_IBUF[0]_inst/O
                         net (fo=43, unplaced)        0.646     1.528    gen_multdiv_fast.multdiv_i/multdiv_operator_i_IBUF[0]
                                                                      f  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][30]_INST_0_i_8/I0
                         LUT5 (Prop_lut5_I0_O)        0.118     1.646 r  gen_multdiv_fast.multdiv_i/imd_val_d_o[0][30]_INST_0_i_8/O
                         net (fo=19, unplaced)        0.406     2.052    gen_multdiv_fast.multdiv_i/imd_val_d_o[0][30]_INST_0_i_8_n_0
                                                                      r  gen_multdiv_fast.multdiv_i/div_by_zero_q_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.105     2.157 r  gen_multdiv_fast.multdiv_i/div_by_zero_q_i_2/O
                         net (fo=1, unplaced)         0.938     3.095    u_alu/u_real_alu/div_by_zero_q
                                                                      r  u_alu/u_real_alu/div_by_zero_q_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.105     3.200 r  u_alu/u_real_alu/div_by_zero_q_i_1/O
                         net (fo=1, unplaced)         0.000     3.200    gen_multdiv_fast.multdiv_i/div_by_zero_q_reg_1
                         FDCE                                         r  gen_multdiv_fast.multdiv_i/div_by_zero_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.439     1.881    gen_multdiv_fast.multdiv_i/clk_i_IBUF_BUFG
                         FDCE                                         r  gen_multdiv_fast.multdiv_i/div_by_zero_q_reg/C

Slack:                    inf
  Source:                 paddr_i[6]
                            (input port)
  Destination:            u_alu/u_bist_ctrl/reg_ctrl_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.070ns  (logic 1.197ns (38.998%)  route 1.873ns (61.002%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  paddr_i[6] (IN)
                         net (fo=0)                   0.000     0.000    paddr_i[6]
                                                                      f  paddr_i_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  paddr_i_IBUF[6]_inst/O
                         net (fo=3, unplaced)         0.646     1.528    u_alu/u_bist_ctrl/paddr_i_IBUF[6]
                                                                      f  u_alu/u_bist_ctrl/prdata_o_OBUF[31]_inst_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.105     1.633 f  u_alu/u_bist_ctrl/prdata_o_OBUF[31]_inst_i_5/O
                         net (fo=4, unplaced)         0.371     2.004    u_alu/u_bist_ctrl/prdata_o_OBUF[31]_inst_i_5_n_0
                                                                      f  u_alu/u_bist_ctrl/prdata_o_OBUF[27]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.105     2.109 f  u_alu/u_bist_ctrl/prdata_o_OBUF[27]_inst_i_2/O
                         net (fo=33, unplaced)        0.419     2.528    u_alu/u_bist_ctrl/prdata_o_OBUF[27]_inst_i_2_n_0
                                                                      f  u_alu/u_bist_ctrl/reg_ctrl[31]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.105     2.633 r  u_alu/u_bist_ctrl/reg_ctrl[31]_i_1/O
                         net (fo=32, unplaced)        0.437     3.070    u_alu/u_bist_ctrl/reg_ctrl_2
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.439     1.881    u_alu/u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[0]/C

Slack:                    inf
  Source:                 paddr_i[6]
                            (input port)
  Destination:            u_alu/u_bist_ctrl/reg_ctrl_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.070ns  (logic 1.197ns (38.998%)  route 1.873ns (61.002%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  paddr_i[6] (IN)
                         net (fo=0)                   0.000     0.000    paddr_i[6]
                                                                      f  paddr_i_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  paddr_i_IBUF[6]_inst/O
                         net (fo=3, unplaced)         0.646     1.528    u_alu/u_bist_ctrl/paddr_i_IBUF[6]
                                                                      f  u_alu/u_bist_ctrl/prdata_o_OBUF[31]_inst_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.105     1.633 f  u_alu/u_bist_ctrl/prdata_o_OBUF[31]_inst_i_5/O
                         net (fo=4, unplaced)         0.371     2.004    u_alu/u_bist_ctrl/prdata_o_OBUF[31]_inst_i_5_n_0
                                                                      f  u_alu/u_bist_ctrl/prdata_o_OBUF[27]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.105     2.109 f  u_alu/u_bist_ctrl/prdata_o_OBUF[27]_inst_i_2/O
                         net (fo=33, unplaced)        0.419     2.528    u_alu/u_bist_ctrl/prdata_o_OBUF[27]_inst_i_2_n_0
                                                                      f  u_alu/u_bist_ctrl/reg_ctrl[31]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.105     2.633 r  u_alu/u_bist_ctrl/reg_ctrl[31]_i_1/O
                         net (fo=32, unplaced)        0.437     3.070    u_alu/u_bist_ctrl/reg_ctrl_2
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.439     1.881    u_alu/u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[10]/C

Slack:                    inf
  Source:                 paddr_i[6]
                            (input port)
  Destination:            u_alu/u_bist_ctrl/reg_ctrl_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.070ns  (logic 1.197ns (38.998%)  route 1.873ns (61.002%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  paddr_i[6] (IN)
                         net (fo=0)                   0.000     0.000    paddr_i[6]
                                                                      f  paddr_i_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  paddr_i_IBUF[6]_inst/O
                         net (fo=3, unplaced)         0.646     1.528    u_alu/u_bist_ctrl/paddr_i_IBUF[6]
                                                                      f  u_alu/u_bist_ctrl/prdata_o_OBUF[31]_inst_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.105     1.633 f  u_alu/u_bist_ctrl/prdata_o_OBUF[31]_inst_i_5/O
                         net (fo=4, unplaced)         0.371     2.004    u_alu/u_bist_ctrl/prdata_o_OBUF[31]_inst_i_5_n_0
                                                                      f  u_alu/u_bist_ctrl/prdata_o_OBUF[27]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.105     2.109 f  u_alu/u_bist_ctrl/prdata_o_OBUF[27]_inst_i_2/O
                         net (fo=33, unplaced)        0.419     2.528    u_alu/u_bist_ctrl/prdata_o_OBUF[27]_inst_i_2_n_0
                                                                      f  u_alu/u_bist_ctrl/reg_ctrl[31]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.105     2.633 r  u_alu/u_bist_ctrl/reg_ctrl[31]_i_1/O
                         net (fo=32, unplaced)        0.437     3.070    u_alu/u_bist_ctrl/reg_ctrl_2
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.439     1.881    u_alu/u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[11]/C

Slack:                    inf
  Source:                 paddr_i[6]
                            (input port)
  Destination:            u_alu/u_bist_ctrl/reg_ctrl_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.070ns  (logic 1.197ns (38.998%)  route 1.873ns (61.002%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  paddr_i[6] (IN)
                         net (fo=0)                   0.000     0.000    paddr_i[6]
                                                                      f  paddr_i_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  paddr_i_IBUF[6]_inst/O
                         net (fo=3, unplaced)         0.646     1.528    u_alu/u_bist_ctrl/paddr_i_IBUF[6]
                                                                      f  u_alu/u_bist_ctrl/prdata_o_OBUF[31]_inst_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.105     1.633 f  u_alu/u_bist_ctrl/prdata_o_OBUF[31]_inst_i_5/O
                         net (fo=4, unplaced)         0.371     2.004    u_alu/u_bist_ctrl/prdata_o_OBUF[31]_inst_i_5_n_0
                                                                      f  u_alu/u_bist_ctrl/prdata_o_OBUF[27]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.105     2.109 f  u_alu/u_bist_ctrl/prdata_o_OBUF[27]_inst_i_2/O
                         net (fo=33, unplaced)        0.419     2.528    u_alu/u_bist_ctrl/prdata_o_OBUF[27]_inst_i_2_n_0
                                                                      f  u_alu/u_bist_ctrl/reg_ctrl[31]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.105     2.633 r  u_alu/u_bist_ctrl/reg_ctrl[31]_i_1/O
                         net (fo=32, unplaced)        0.437     3.070    u_alu/u_bist_ctrl/reg_ctrl_2
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.439     1.881    u_alu/u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[12]/C

Slack:                    inf
  Source:                 paddr_i[6]
                            (input port)
  Destination:            u_alu/u_bist_ctrl/reg_ctrl_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.070ns  (logic 1.197ns (38.998%)  route 1.873ns (61.002%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  paddr_i[6] (IN)
                         net (fo=0)                   0.000     0.000    paddr_i[6]
                                                                      f  paddr_i_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  paddr_i_IBUF[6]_inst/O
                         net (fo=3, unplaced)         0.646     1.528    u_alu/u_bist_ctrl/paddr_i_IBUF[6]
                                                                      f  u_alu/u_bist_ctrl/prdata_o_OBUF[31]_inst_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.105     1.633 f  u_alu/u_bist_ctrl/prdata_o_OBUF[31]_inst_i_5/O
                         net (fo=4, unplaced)         0.371     2.004    u_alu/u_bist_ctrl/prdata_o_OBUF[31]_inst_i_5_n_0
                                                                      f  u_alu/u_bist_ctrl/prdata_o_OBUF[27]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.105     2.109 f  u_alu/u_bist_ctrl/prdata_o_OBUF[27]_inst_i_2/O
                         net (fo=33, unplaced)        0.419     2.528    u_alu/u_bist_ctrl/prdata_o_OBUF[27]_inst_i_2_n_0
                                                                      f  u_alu/u_bist_ctrl/reg_ctrl[31]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.105     2.633 r  u_alu/u_bist_ctrl/reg_ctrl[31]_i_1/O
                         net (fo=32, unplaced)        0.437     3.070    u_alu/u_bist_ctrl/reg_ctrl_2
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.439     1.881    u_alu/u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[13]/C

Slack:                    inf
  Source:                 paddr_i[6]
                            (input port)
  Destination:            u_alu/u_bist_ctrl/reg_ctrl_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.070ns  (logic 1.197ns (38.998%)  route 1.873ns (61.002%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  paddr_i[6] (IN)
                         net (fo=0)                   0.000     0.000    paddr_i[6]
                                                                      f  paddr_i_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  paddr_i_IBUF[6]_inst/O
                         net (fo=3, unplaced)         0.646     1.528    u_alu/u_bist_ctrl/paddr_i_IBUF[6]
                                                                      f  u_alu/u_bist_ctrl/prdata_o_OBUF[31]_inst_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.105     1.633 f  u_alu/u_bist_ctrl/prdata_o_OBUF[31]_inst_i_5/O
                         net (fo=4, unplaced)         0.371     2.004    u_alu/u_bist_ctrl/prdata_o_OBUF[31]_inst_i_5_n_0
                                                                      f  u_alu/u_bist_ctrl/prdata_o_OBUF[27]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.105     2.109 f  u_alu/u_bist_ctrl/prdata_o_OBUF[27]_inst_i_2/O
                         net (fo=33, unplaced)        0.419     2.528    u_alu/u_bist_ctrl/prdata_o_OBUF[27]_inst_i_2_n_0
                                                                      f  u_alu/u_bist_ctrl/reg_ctrl[31]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.105     2.633 r  u_alu/u_bist_ctrl/reg_ctrl[31]_i_1/O
                         net (fo=32, unplaced)        0.437     3.070    u_alu/u_bist_ctrl/reg_ctrl_2
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.439     1.881    u_alu/u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[14]/C

Slack:                    inf
  Source:                 paddr_i[6]
                            (input port)
  Destination:            u_alu/u_bist_ctrl/reg_ctrl_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.070ns  (logic 1.197ns (38.998%)  route 1.873ns (61.002%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  paddr_i[6] (IN)
                         net (fo=0)                   0.000     0.000    paddr_i[6]
                                                                      f  paddr_i_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  paddr_i_IBUF[6]_inst/O
                         net (fo=3, unplaced)         0.646     1.528    u_alu/u_bist_ctrl/paddr_i_IBUF[6]
                                                                      f  u_alu/u_bist_ctrl/prdata_o_OBUF[31]_inst_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.105     1.633 f  u_alu/u_bist_ctrl/prdata_o_OBUF[31]_inst_i_5/O
                         net (fo=4, unplaced)         0.371     2.004    u_alu/u_bist_ctrl/prdata_o_OBUF[31]_inst_i_5_n_0
                                                                      f  u_alu/u_bist_ctrl/prdata_o_OBUF[27]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.105     2.109 f  u_alu/u_bist_ctrl/prdata_o_OBUF[27]_inst_i_2/O
                         net (fo=33, unplaced)        0.419     2.528    u_alu/u_bist_ctrl/prdata_o_OBUF[27]_inst_i_2_n_0
                                                                      f  u_alu/u_bist_ctrl/reg_ctrl[31]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.105     2.633 r  u_alu/u_bist_ctrl/reg_ctrl[31]_i_1/O
                         net (fo=32, unplaced)        0.437     3.070    u_alu/u_bist_ctrl/reg_ctrl_2
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.439     1.881    u_alu/u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[15]/C

Slack:                    inf
  Source:                 paddr_i[6]
                            (input port)
  Destination:            u_alu/u_bist_ctrl/reg_ctrl_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.070ns  (logic 1.197ns (38.998%)  route 1.873ns (61.002%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  paddr_i[6] (IN)
                         net (fo=0)                   0.000     0.000    paddr_i[6]
                                                                      f  paddr_i_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  paddr_i_IBUF[6]_inst/O
                         net (fo=3, unplaced)         0.646     1.528    u_alu/u_bist_ctrl/paddr_i_IBUF[6]
                                                                      f  u_alu/u_bist_ctrl/prdata_o_OBUF[31]_inst_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.105     1.633 f  u_alu/u_bist_ctrl/prdata_o_OBUF[31]_inst_i_5/O
                         net (fo=4, unplaced)         0.371     2.004    u_alu/u_bist_ctrl/prdata_o_OBUF[31]_inst_i_5_n_0
                                                                      f  u_alu/u_bist_ctrl/prdata_o_OBUF[27]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.105     2.109 f  u_alu/u_bist_ctrl/prdata_o_OBUF[27]_inst_i_2/O
                         net (fo=33, unplaced)        0.419     2.528    u_alu/u_bist_ctrl/prdata_o_OBUF[27]_inst_i_2_n_0
                                                                      f  u_alu/u_bist_ctrl/reg_ctrl[31]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.105     2.633 r  u_alu/u_bist_ctrl/reg_ctrl[31]_i_1/O
                         net (fo=32, unplaced)        0.437     3.070    u_alu/u_bist_ctrl/reg_ctrl_2
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.439     1.881    u_alu/u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[16]/C

Slack:                    inf
  Source:                 paddr_i[6]
                            (input port)
  Destination:            u_alu/u_bist_ctrl/reg_ctrl_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.070ns  (logic 1.197ns (38.998%)  route 1.873ns (61.002%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  paddr_i[6] (IN)
                         net (fo=0)                   0.000     0.000    paddr_i[6]
                                                                      f  paddr_i_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  paddr_i_IBUF[6]_inst/O
                         net (fo=3, unplaced)         0.646     1.528    u_alu/u_bist_ctrl/paddr_i_IBUF[6]
                                                                      f  u_alu/u_bist_ctrl/prdata_o_OBUF[31]_inst_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.105     1.633 f  u_alu/u_bist_ctrl/prdata_o_OBUF[31]_inst_i_5/O
                         net (fo=4, unplaced)         0.371     2.004    u_alu/u_bist_ctrl/prdata_o_OBUF[31]_inst_i_5_n_0
                                                                      f  u_alu/u_bist_ctrl/prdata_o_OBUF[27]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.105     2.109 f  u_alu/u_bist_ctrl/prdata_o_OBUF[27]_inst_i_2/O
                         net (fo=33, unplaced)        0.419     2.528    u_alu/u_bist_ctrl/prdata_o_OBUF[27]_inst_i_2_n_0
                                                                      f  u_alu/u_bist_ctrl/reg_ctrl[31]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.105     2.633 r  u_alu/u_bist_ctrl/reg_ctrl[31]_i_1/O
                         net (fo=32, unplaced)        0.437     3.070    u_alu/u_bist_ctrl/reg_ctrl_2
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.439     1.881    u_alu/u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwdata_i[0]
                            (input port)
  Destination:            u_alu/u_bist_ctrl/reg_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pwdata_i[0] (IN)
                         net (fo=0)                   0.000     0.000    pwdata_i[0]
                                                                      r  pwdata_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  pwdata_i_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.320     0.499    u_alu/u_bist_ctrl/reg_golden_sig_reg[31]_0[0]
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.259     0.993    u_alu/u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[0]/C

Slack:                    inf
  Source:                 pwdata_i[10]
                            (input port)
  Destination:            u_alu/u_bist_ctrl/reg_ctrl_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pwdata_i[10] (IN)
                         net (fo=0)                   0.000     0.000    pwdata_i[10]
                                                                      r  pwdata_i_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  pwdata_i_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.320     0.499    u_alu/u_bist_ctrl/reg_golden_sig_reg[31]_0[10]
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.259     0.993    u_alu/u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[10]/C

Slack:                    inf
  Source:                 pwdata_i[11]
                            (input port)
  Destination:            u_alu/u_bist_ctrl/reg_ctrl_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pwdata_i[11] (IN)
                         net (fo=0)                   0.000     0.000    pwdata_i[11]
                                                                      r  pwdata_i_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  pwdata_i_IBUF[11]_inst/O
                         net (fo=3, unplaced)         0.320     0.499    u_alu/u_bist_ctrl/reg_golden_sig_reg[31]_0[11]
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.259     0.993    u_alu/u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[11]/C

Slack:                    inf
  Source:                 pwdata_i[12]
                            (input port)
  Destination:            u_alu/u_bist_ctrl/reg_ctrl_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pwdata_i[12] (IN)
                         net (fo=0)                   0.000     0.000    pwdata_i[12]
                                                                      r  pwdata_i_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  pwdata_i_IBUF[12]_inst/O
                         net (fo=3, unplaced)         0.320     0.499    u_alu/u_bist_ctrl/reg_golden_sig_reg[31]_0[12]
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.259     0.993    u_alu/u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[12]/C

Slack:                    inf
  Source:                 pwdata_i[13]
                            (input port)
  Destination:            u_alu/u_bist_ctrl/reg_ctrl_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pwdata_i[13] (IN)
                         net (fo=0)                   0.000     0.000    pwdata_i[13]
                                                                      r  pwdata_i_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  pwdata_i_IBUF[13]_inst/O
                         net (fo=3, unplaced)         0.320     0.499    u_alu/u_bist_ctrl/reg_golden_sig_reg[31]_0[13]
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.259     0.993    u_alu/u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[13]/C

Slack:                    inf
  Source:                 pwdata_i[14]
                            (input port)
  Destination:            u_alu/u_bist_ctrl/reg_ctrl_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pwdata_i[14] (IN)
                         net (fo=0)                   0.000     0.000    pwdata_i[14]
                                                                      r  pwdata_i_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  pwdata_i_IBUF[14]_inst/O
                         net (fo=3, unplaced)         0.320     0.499    u_alu/u_bist_ctrl/reg_golden_sig_reg[31]_0[14]
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.259     0.993    u_alu/u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[14]/C

Slack:                    inf
  Source:                 pwdata_i[15]
                            (input port)
  Destination:            u_alu/u_bist_ctrl/reg_ctrl_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pwdata_i[15] (IN)
                         net (fo=0)                   0.000     0.000    pwdata_i[15]
                                                                      r  pwdata_i_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  pwdata_i_IBUF[15]_inst/O
                         net (fo=3, unplaced)         0.320     0.499    u_alu/u_bist_ctrl/reg_golden_sig_reg[31]_0[15]
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.259     0.993    u_alu/u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[15]/C

Slack:                    inf
  Source:                 pwdata_i[16]
                            (input port)
  Destination:            u_alu/u_bist_ctrl/reg_ctrl_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pwdata_i[16] (IN)
                         net (fo=0)                   0.000     0.000    pwdata_i[16]
                                                                      r  pwdata_i_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  pwdata_i_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.320     0.499    u_alu/u_bist_ctrl/reg_golden_sig_reg[31]_0[16]
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.259     0.993    u_alu/u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[16]/C

Slack:                    inf
  Source:                 pwdata_i[17]
                            (input port)
  Destination:            u_alu/u_bist_ctrl/reg_ctrl_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pwdata_i[17] (IN)
                         net (fo=0)                   0.000     0.000    pwdata_i[17]
                                                                      r  pwdata_i_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  pwdata_i_IBUF[17]_inst/O
                         net (fo=3, unplaced)         0.320     0.499    u_alu/u_bist_ctrl/reg_golden_sig_reg[31]_0[17]
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.259     0.993    u_alu/u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[17]/C

Slack:                    inf
  Source:                 pwdata_i[18]
                            (input port)
  Destination:            u_alu/u_bist_ctrl/reg_ctrl_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pwdata_i[18] (IN)
                         net (fo=0)                   0.000     0.000    pwdata_i[18]
                                                                      r  pwdata_i_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  pwdata_i_IBUF[18]_inst/O
                         net (fo=3, unplaced)         0.320     0.499    u_alu/u_bist_ctrl/reg_golden_sig_reg[31]_0[18]
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=283, unplaced)       0.259     0.993    u_alu/u_bist_ctrl/clk_i_IBUF_BUFG
                         FDCE                                         r  u_alu/u_bist_ctrl/reg_ctrl_reg[18]/C





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

------------+--------------------------+---------+-------+---------------+---------+---------------+---------+----------+
Reference   | Input                    | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock       | Port                     | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
------------+--------------------------+---------+-------+---------------+---------+---------------+---------+----------+
sys_clk_pin | core_sleep_i             | FDCE    | -     |     1.034 (r) | SLOW    |     0.963 (r) | SLOW    |          |
sys_clk_pin | data_ind_timing_i        | FDCE    | -     |     0.134 (r) | FAST    |     0.963 (r) | SLOW    |          |
sys_clk_pin | div_en_i                 | FDCE    | -     |     0.791 (r) | SLOW    |     0.319 (r) | SLOW    |          |
sys_clk_pin | imd_val_q_i[0][31]       | FDCE    | -     |     0.530 (r) | FAST    |     0.963 (r) | SLOW    |          |
sys_clk_pin | imd_val_q_i[1][31]       | FDCE    | -     |     0.530 (r) | FAST    |     0.963 (r) | SLOW    |          |
sys_clk_pin | mult_en_i                | FDCE    | -     |     0.134 (r) | FAST    |     0.963 (r) | SLOW    |          |
sys_clk_pin | multdiv_operand_a_i[0]   | FDCE    | -     |     0.134 (r) | FAST    |     0.963 (r) | SLOW    |          |
sys_clk_pin | multdiv_operand_a_i[1]   | FDCE    | -     |     0.131 (r) | FAST    |     0.947 (r) | SLOW    |          |
sys_clk_pin | multdiv_operand_a_i[2]   | FDCE    | -     |     0.134 (r) | FAST    |     0.963 (r) | SLOW    |          |
sys_clk_pin | multdiv_operand_a_i[3]   | FDCE    | -     |     0.131 (r) | FAST    |     0.947 (r) | SLOW    |          |
sys_clk_pin | multdiv_operand_a_i[4]   | FDCE    | -     |     0.134 (r) | FAST    |     0.963 (r) | SLOW    |          |
sys_clk_pin | multdiv_operand_a_i[5]   | FDCE    | -     |     0.131 (r) | FAST    |     0.947 (r) | SLOW    |          |
sys_clk_pin | multdiv_operand_a_i[6]   | FDCE    | -     |     0.134 (r) | FAST    |     0.963 (r) | SLOW    |          |
sys_clk_pin | multdiv_operand_a_i[7]   | FDCE    | -     |     0.131 (r) | FAST    |     0.947 (r) | SLOW    |          |
sys_clk_pin | multdiv_operand_a_i[8]   | FDCE    | -     |     0.138 (r) | FAST    |     0.963 (r) | SLOW    |          |
sys_clk_pin | multdiv_operand_a_i[9]   | FDCE    | -     |     0.131 (r) | FAST    |     0.947 (r) | SLOW    |          |
sys_clk_pin | multdiv_operand_a_i[10]  | FDCE    | -     |     0.134 (r) | FAST    |     0.963 (r) | SLOW    |          |
sys_clk_pin | multdiv_operand_a_i[11]  | FDCE    | -     |     0.134 (r) | FAST    |     0.963 (r) | SLOW    |          |
sys_clk_pin | multdiv_operand_a_i[12]  | FDCE    | -     |     0.134 (r) | FAST    |     0.963 (r) | SLOW    |          |
sys_clk_pin | multdiv_operand_a_i[13]  | FDCE    | -     |     0.134 (r) | FAST    |     0.963 (r) | SLOW    |          |
sys_clk_pin | multdiv_operand_a_i[14]  | FDCE    | -     |     0.138 (r) | FAST    |     0.963 (r) | SLOW    |          |
sys_clk_pin | multdiv_operand_a_i[15]  | FDCE    | -     |     0.131 (r) | FAST    |     0.947 (r) | SLOW    |          |
sys_clk_pin | multdiv_operand_a_i[16]  | FDCE    | -     |     0.134 (r) | FAST    |     0.963 (r) | SLOW    |          |
sys_clk_pin | multdiv_operand_a_i[17]  | FDCE    | -     |     0.131 (r) | FAST    |     0.947 (r) | SLOW    |          |
sys_clk_pin | multdiv_operand_a_i[18]  | FDCE    | -     |     0.134 (r) | FAST    |     0.963 (r) | SLOW    |          |
sys_clk_pin | multdiv_operand_a_i[19]  | FDCE    | -     |     0.134 (r) | FAST    |     0.963 (r) | SLOW    |          |
sys_clk_pin | multdiv_operand_a_i[20]  | FDCE    | -     |     0.131 (r) | FAST    |     0.947 (r) | SLOW    |          |
sys_clk_pin | multdiv_operand_a_i[21]  | FDCE    | -     |     0.138 (r) | FAST    |     0.963 (r) | SLOW    |          |
sys_clk_pin | multdiv_operand_a_i[22]  | FDCE    | -     |     0.134 (r) | FAST    |     0.963 (r) | SLOW    |          |
sys_clk_pin | multdiv_operand_a_i[23]  | FDCE    | -     |     0.131 (r) | FAST    |     0.947 (r) | SLOW    |          |
sys_clk_pin | multdiv_operand_a_i[24]  | FDCE    | -     |     0.134 (r) | FAST    |     0.963 (r) | SLOW    |          |
sys_clk_pin | multdiv_operand_a_i[25]  | FDCE    | -     |     0.131 (r) | FAST    |     0.947 (r) | SLOW    |          |
sys_clk_pin | multdiv_operand_a_i[26]  | FDCE    | -     |     0.134 (r) | FAST    |     0.963 (r) | SLOW    |          |
sys_clk_pin | multdiv_operand_a_i[27]  | FDCE    | -     |     0.134 (r) | FAST    |     0.963 (r) | SLOW    |          |
sys_clk_pin | multdiv_operand_a_i[28]  | FDCE    | -     |     0.131 (r) | FAST    |     0.947 (r) | SLOW    |          |
sys_clk_pin | multdiv_operand_a_i[29]  | FDCE    | -     |     0.134 (r) | FAST    |     0.963 (r) | SLOW    |          |
sys_clk_pin | multdiv_operand_a_i[30]  | FDCE    | -     |     0.131 (r) | FAST    |     0.947 (r) | SLOW    |          |
sys_clk_pin | multdiv_operand_a_i[31]  | FDCE    | -     |     0.135 (r) | FAST    |     0.963 (r) | SLOW    |          |
sys_clk_pin | multdiv_operator_i[0]    | FDCE    | -     |     1.315 (r) | SLOW    |     0.963 (r) | SLOW    |          |
sys_clk_pin | multdiv_operator_i[1]    | FDCE    | -     |     1.312 (r) | SLOW    |     0.963 (r) | SLOW    |          |
sys_clk_pin | multdiv_ready_id_i       | FDCE    | -     |     0.791 (r) | SLOW    |     0.963 (r) | SLOW    |          |
sys_clk_pin | multdiv_signed_mode_i[0] | FDCE    | -     |     0.138 (r) | FAST    |     0.963 (r) | SLOW    |          |
sys_clk_pin | paddr_i[0]               | FDCE    | -     |     1.379 (r) | SLOW    |     0.291 (r) | SLOW    |          |
sys_clk_pin | paddr_i[1]               | FDCE    | -     |     1.379 (r) | SLOW    |     0.291 (r) | SLOW    |          |
sys_clk_pin | paddr_i[2]               | FDCE    | -     |     0.903 (r) | SLOW    |     0.291 (r) | SLOW    |          |
sys_clk_pin | paddr_i[3]               | FDCE    | -     |     0.903 (r) | SLOW    |     0.291 (r) | SLOW    |          |
sys_clk_pin | paddr_i[4]               | FDCE    | -     |     1.379 (r) | SLOW    |     0.291 (r) | SLOW    |          |
sys_clk_pin | paddr_i[5]               | FDCE    | -     |     1.379 (r) | SLOW    |    -0.028 (r) | FAST    |          |
sys_clk_pin | paddr_i[6]               | FDCE    | -     |     1.379 (r) | SLOW    |    -0.028 (r) | FAST    |          |
sys_clk_pin | paddr_i[7]               | FDCE    | -     |     1.379 (r) | SLOW    |    -0.028 (r) | FAST    |          |
sys_clk_pin | penable_i                | FDPE    | -     |     0.842 (r) | SLOW    |     0.291 (r) | SLOW    |          |
sys_clk_pin | psel_i                   | FDPE    | -     |     0.842 (r) | SLOW    |     0.291 (r) | SLOW    |          |
sys_clk_pin | pwdata_i[0]              | FDCE    | -     |     0.098 (r) | FAST    |     0.997 (r) | SLOW    |          |
sys_clk_pin | pwdata_i[1]              | FDCE    | -     |     0.098 (r) | FAST    |     0.997 (r) | SLOW    |          |
sys_clk_pin | pwdata_i[2]              | FDCE    | -     |     0.098 (r) | FAST    |     0.997 (r) | SLOW    |          |
sys_clk_pin | pwdata_i[3]              | FDCE    | -     |     0.098 (r) | FAST    |     0.997 (r) | SLOW    |          |
sys_clk_pin | pwdata_i[4]              | FDCE    | -     |     0.098 (r) | FAST    |     0.997 (r) | SLOW    |          |
sys_clk_pin | pwdata_i[5]              | FDCE    | -     |     0.098 (r) | FAST    |     0.997 (r) | SLOW    |          |
sys_clk_pin | pwdata_i[6]              | FDCE    | -     |     0.098 (r) | FAST    |     0.997 (r) | SLOW    |          |
sys_clk_pin | pwdata_i[7]              | FDCE    | -     |     0.098 (r) | FAST    |     0.997 (r) | SLOW    |          |
sys_clk_pin | pwdata_i[8]              | FDCE    | -     |     0.098 (r) | FAST    |     0.997 (r) | SLOW    |          |
sys_clk_pin | pwdata_i[9]              | FDCE    | -     |     0.098 (r) | FAST    |     0.997 (r) | SLOW    |          |
sys_clk_pin | pwdata_i[10]             | FDCE    | -     |     0.098 (r) | FAST    |     0.997 (r) | SLOW    |          |
sys_clk_pin | pwdata_i[11]             | FDCE    | -     |     0.098 (r) | FAST    |     0.997 (r) | SLOW    |          |
sys_clk_pin | pwdata_i[12]             | FDCE    | -     |     0.098 (r) | FAST    |     0.997 (r) | SLOW    |          |
sys_clk_pin | pwdata_i[13]             | FDCE    | -     |     0.098 (r) | FAST    |     0.997 (r) | SLOW    |          |
sys_clk_pin | pwdata_i[14]             | FDCE    | -     |     0.098 (r) | FAST    |     0.997 (r) | SLOW    |          |
sys_clk_pin | pwdata_i[15]             | FDCE    | -     |     0.098 (r) | FAST    |     0.997 (r) | SLOW    |          |
sys_clk_pin | pwdata_i[16]             | FDCE    | -     |     0.098 (r) | FAST    |     0.997 (r) | SLOW    |          |
sys_clk_pin | pwdata_i[17]             | FDCE    | -     |     0.098 (r) | FAST    |     0.997 (r) | SLOW    |          |
sys_clk_pin | pwdata_i[18]             | FDCE    | -     |     0.098 (r) | FAST    |     0.997 (r) | SLOW    |          |
sys_clk_pin | pwdata_i[19]             | FDCE    | -     |     0.098 (r) | FAST    |     0.997 (r) | SLOW    |          |
sys_clk_pin | pwdata_i[20]             | FDCE    | -     |     0.098 (r) | FAST    |     0.997 (r) | SLOW    |          |
sys_clk_pin | pwdata_i[21]             | FDCE    | -     |     0.098 (r) | FAST    |     0.997 (r) | SLOW    |          |
sys_clk_pin | pwdata_i[22]             | FDCE    | -     |     0.098 (r) | FAST    |     0.997 (r) | SLOW    |          |
sys_clk_pin | pwdata_i[23]             | FDCE    | -     |     0.098 (r) | FAST    |     0.997 (r) | SLOW    |          |
sys_clk_pin | pwdata_i[24]             | FDCE    | -     |     0.098 (r) | FAST    |     0.997 (r) | SLOW    |          |
sys_clk_pin | pwdata_i[25]             | FDCE    | -     |     0.098 (r) | FAST    |     0.997 (r) | SLOW    |          |
sys_clk_pin | pwdata_i[26]             | FDCE    | -     |     0.098 (r) | FAST    |     0.997 (r) | SLOW    |          |
sys_clk_pin | pwdata_i[27]             | FDCE    | -     |     0.098 (r) | FAST    |     0.997 (r) | SLOW    |          |
sys_clk_pin | pwdata_i[28]             | FDCE    | -     |     0.098 (r) | FAST    |     0.997 (r) | SLOW    |          |
sys_clk_pin | pwdata_i[29]             | FDCE    | -     |     0.098 (r) | FAST    |     0.997 (r) | SLOW    |          |
sys_clk_pin | pwdata_i[30]             | FDCE    | -     |     0.098 (r) | FAST    |     0.997 (r) | SLOW    |          |
sys_clk_pin | pwdata_i[31]             | FDCE    | -     |     0.098 (r) | FAST    |     0.997 (r) | SLOW    |          |
sys_clk_pin | pwrite_i                 | FDPE    | -     |     0.842 (r) | SLOW    |     0.291 (r) | SLOW    |          |
sys_clk_pin | rst_ni                   | FDCE    | -     |     0.881 (r) | SLOW    |    -0.021 (r) | FAST    |          |
------------+--------------------------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

------------+--------------------+--------+-------+----------------+---------+----------------+---------+----------+
Reference   | Output             | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock       | Port               | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
------------+--------------------+--------+-------+----------------+---------+----------------+---------+----------+
sys_clk_pin | bist_error_irq_o   | FDCE   | -     |      5.739 (r) | SLOW    |      2.259 (r) | FAST    |          |
sys_clk_pin | branch_decision_o  | FDCE   | -     |     10.120 (r) | SLOW    |      3.100 (r) | FAST    |          |
sys_clk_pin | ex_valid_o         | FDCE   | -     |      6.733 (r) | SLOW    |      2.607 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[0][0]  | FDCE   | -     |     11.777 (r) | SLOW    |      2.912 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[0][1]  | FDCE   | -     |     11.777 (r) | SLOW    |      2.912 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[0][2]  | FDCE   | -     |     11.777 (r) | SLOW    |      2.903 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[0][3]  | FDCE   | -     |     11.777 (r) | SLOW    |      2.912 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[0][4]  | FDCE   | -     |     11.777 (r) | SLOW    |      2.950 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[0][5]  | FDCE   | -     |     11.777 (r) | SLOW    |      2.950 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[0][6]  | FDCE   | -     |     11.777 (r) | SLOW    |      2.941 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[0][7]  | FDCE   | -     |     11.777 (r) | SLOW    |      2.950 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[0][8]  | FDCE   | -     |     11.777 (r) | SLOW    |      2.912 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[0][9]  | FDCE   | -     |     11.777 (r) | SLOW    |      2.912 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[0][10] | FDCE   | -     |     11.777 (r) | SLOW    |      2.912 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[0][11] | FDCE   | -     |     11.777 (r) | SLOW    |      2.912 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[0][12] | FDCE   | -     |     11.777 (r) | SLOW    |      2.912 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[0][13] | FDCE   | -     |     11.777 (r) | SLOW    |      2.912 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[0][14] | FDCE   | -     |     11.777 (r) | SLOW    |      2.912 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[0][15] | FDCE   | -     |     11.777 (r) | SLOW    |      2.912 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[0][16] | FDCE   | -     |     11.788 (r) | SLOW    |      2.912 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[0][17] | FDCE   | -     |     11.788 (r) | SLOW    |      2.912 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[0][18] | FDCE   | -     |     11.788 (r) | SLOW    |      2.912 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[0][19] | FDCE   | -     |     11.788 (r) | SLOW    |      2.912 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[0][20] | FDCE   | -     |     11.788 (r) | SLOW    |      2.941 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[0][21] | FDCE   | -     |     11.788 (r) | SLOW    |      2.941 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[0][22] | FDCE   | -     |     11.788 (r) | SLOW    |      2.950 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[0][23] | FDCE   | -     |     11.788 (r) | SLOW    |      2.950 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[0][24] | FDCE   | -     |     11.788 (r) | SLOW    |      2.912 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[0][25] | FDCE   | -     |     11.788 (r) | SLOW    |      2.912 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[0][26] | FDCE   | -     |     11.788 (r) | SLOW    |      2.903 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[0][27] | FDCE   | -     |     11.788 (r) | SLOW    |      2.912 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[0][28] | FDCE   | -     |     11.788 (r) | SLOW    |      2.912 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[0][29] | FDCE   | -     |     11.788 (r) | SLOW    |      2.912 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[0][30] | FDCE   | -     |     11.788 (r) | SLOW    |      2.912 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[0][31] | FDCE   | -     |     11.788 (r) | SLOW    |      2.850 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[1][0]  | FDCE   | -     |      7.223 (r) | SLOW    |      2.850 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[1][1]  | FDCE   | -     |      7.223 (r) | SLOW    |      2.850 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[1][2]  | FDCE   | -     |      7.223 (r) | SLOW    |      2.850 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[1][3]  | FDCE   | -     |      7.223 (r) | SLOW    |      2.850 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[1][4]  | FDCE   | -     |      7.223 (r) | SLOW    |      2.850 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[1][5]  | FDCE   | -     |      7.223 (r) | SLOW    |      2.850 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[1][6]  | FDCE   | -     |      7.223 (r) | SLOW    |      2.850 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[1][7]  | FDCE   | -     |      7.223 (r) | SLOW    |      2.850 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[1][8]  | FDCE   | -     |      7.223 (r) | SLOW    |      2.850 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[1][9]  | FDCE   | -     |      7.223 (r) | SLOW    |      2.850 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[1][10] | FDCE   | -     |      7.223 (r) | SLOW    |      2.850 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[1][11] | FDCE   | -     |      7.223 (r) | SLOW    |      2.850 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[1][12] | FDCE   | -     |      7.223 (r) | SLOW    |      2.850 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[1][13] | FDCE   | -     |      7.223 (r) | SLOW    |      2.850 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[1][14] | FDCE   | -     |      7.223 (r) | SLOW    |      2.850 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[1][15] | FDCE   | -     |      7.223 (r) | SLOW    |      2.850 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[1][16] | FDCE   | -     |      7.223 (r) | SLOW    |      2.850 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[1][17] | FDCE   | -     |      7.223 (r) | SLOW    |      2.850 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[1][18] | FDCE   | -     |      7.223 (r) | SLOW    |      2.850 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[1][19] | FDCE   | -     |      7.223 (r) | SLOW    |      2.850 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[1][20] | FDCE   | -     |      7.223 (r) | SLOW    |      2.850 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[1][21] | FDCE   | -     |      7.223 (r) | SLOW    |      2.850 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[1][22] | FDCE   | -     |      7.223 (r) | SLOW    |      2.850 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[1][23] | FDCE   | -     |      7.223 (r) | SLOW    |      2.850 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[1][24] | FDCE   | -     |      7.223 (r) | SLOW    |      2.850 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[1][25] | FDCE   | -     |      7.223 (r) | SLOW    |      2.850 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[1][26] | FDCE   | -     |      7.223 (r) | SLOW    |      2.850 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[1][27] | FDCE   | -     |      7.223 (r) | SLOW    |      2.850 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[1][28] | FDCE   | -     |      7.223 (r) | SLOW    |      2.850 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[1][29] | FDCE   | -     |      7.223 (r) | SLOW    |      2.850 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[1][30] | FDCE   | -     |      7.223 (r) | SLOW    |      2.850 (r) | FAST    |          |
sys_clk_pin | imd_val_d_o[1][31] | FDCE   | -     |      7.223 (r) | SLOW    |      2.851 (r) | FAST    |          |
sys_clk_pin | imd_val_we_o[0]    | FDCE   | -     |      7.012 (r) | SLOW    |      2.702 (r) | FAST    |          |
sys_clk_pin | imd_val_we_o[1]    | FDCE   | -     |      6.699 (r) | SLOW    |      2.607 (r) | FAST    |          |
sys_clk_pin | prdata_o[0]        | FDPE   | -     |      7.076 (r) | SLOW    |      2.570 (r) | FAST    |          |
sys_clk_pin | prdata_o[1]        | FDPE   | -     |      7.076 (r) | SLOW    |      2.573 (r) | FAST    |          |
sys_clk_pin | prdata_o[2]        | FDPE   | -     |      7.076 (r) | SLOW    |      2.564 (r) | FAST    |          |
sys_clk_pin | prdata_o[3]        | FDCE   | -     |      6.903 (r) | SLOW    |      2.573 (r) | FAST    |          |
sys_clk_pin | prdata_o[4]        | FDCE   | -     |      6.885 (r) | SLOW    |      2.573 (r) | FAST    |          |
sys_clk_pin | prdata_o[5]        | FDCE   | -     |      6.885 (r) | SLOW    |      2.573 (r) | FAST    |          |
sys_clk_pin | prdata_o[6]        | FDPE   | -     |      6.903 (r) | SLOW    |      2.573 (r) | FAST    |          |
sys_clk_pin | prdata_o[7]        | FDCE   | -     |      6.903 (r) | SLOW    |      2.573 (r) | FAST    |          |
sys_clk_pin | prdata_o[8]        | FDCE   | -     |      6.885 (r) | SLOW    |      2.573 (r) | FAST    |          |
sys_clk_pin | prdata_o[9]        | FDCE   | -     |      6.885 (r) | SLOW    |      2.573 (r) | FAST    |          |
sys_clk_pin | prdata_o[10]       | FDCE   | -     |      6.903 (r) | SLOW    |      2.564 (r) | FAST    |          |
sys_clk_pin | prdata_o[11]       | FDCE   | -     |      6.885 (r) | SLOW    |      2.573 (r) | FAST    |          |
sys_clk_pin | prdata_o[12]       | FDCE   | -     |      6.885 (r) | SLOW    |      2.573 (r) | FAST    |          |
sys_clk_pin | prdata_o[13]       | FDCE   | -     |      6.903 (r) | SLOW    |      2.573 (r) | FAST    |          |
sys_clk_pin | prdata_o[14]       | FDCE   | -     |      6.903 (r) | SLOW    |      2.573 (r) | FAST    |          |
sys_clk_pin | prdata_o[15]       | FDCE   | -     |      6.903 (r) | SLOW    |      2.564 (r) | FAST    |          |
sys_clk_pin | prdata_o[16]       | FDCE   | -     |      6.885 (r) | SLOW    |      2.573 (r) | FAST    |          |
sys_clk_pin | prdata_o[17]       | FDCE   | -     |      6.903 (r) | SLOW    |      2.573 (r) | FAST    |          |
sys_clk_pin | prdata_o[18]       | FDCE   | -     |      6.903 (r) | SLOW    |      2.564 (r) | FAST    |          |
sys_clk_pin | prdata_o[19]       | FDCE   | -     |      6.903 (r) | SLOW    |      2.573 (r) | FAST    |          |
sys_clk_pin | prdata_o[20]       | FDCE   | -     |      6.885 (r) | SLOW    |      2.573 (r) | FAST    |          |
sys_clk_pin | prdata_o[21]       | FDCE   | -     |      6.903 (r) | SLOW    |      2.573 (r) | FAST    |          |
sys_clk_pin | prdata_o[22]       | FDCE   | -     |      6.903 (r) | SLOW    |      2.573 (r) | FAST    |          |
sys_clk_pin | prdata_o[23]       | FDCE   | -     |      6.903 (r) | SLOW    |      2.573 (r) | FAST    |          |
sys_clk_pin | prdata_o[24]       | FDCE   | -     |      6.903 (r) | SLOW    |      2.573 (r) | FAST    |          |
sys_clk_pin | prdata_o[25]       | FDCE   | -     |      6.903 (r) | SLOW    |      2.573 (r) | FAST    |          |
sys_clk_pin | prdata_o[26]       | FDCE   | -     |      6.903 (r) | SLOW    |      2.573 (r) | FAST    |          |
sys_clk_pin | prdata_o[27]       | FDCE   | -     |      6.903 (r) | SLOW    |      2.573 (r) | FAST    |          |
sys_clk_pin | prdata_o[28]       | FDCE   | -     |      6.885 (r) | SLOW    |      2.573 (r) | FAST    |          |
sys_clk_pin | prdata_o[29]       | FDCE   | -     |      6.885 (r) | SLOW    |      2.573 (r) | FAST    |          |
sys_clk_pin | prdata_o[30]       | FDCE   | -     |      6.885 (r) | SLOW    |      2.573 (r) | FAST    |          |
sys_clk_pin | prdata_o[31]       | FDCE   | -     |      6.903 (r) | SLOW    |      2.573 (r) | FAST    |          |
sys_clk_pin | result_ex_o[0]     | FDCE   | -     |     11.144 (r) | SLOW    |      2.712 (r) | FAST    |          |
sys_clk_pin | result_ex_o[1]     | FDCE   | -     |     11.144 (r) | SLOW    |      2.712 (r) | FAST    |          |
sys_clk_pin | result_ex_o[2]     | FDCE   | -     |     11.144 (r) | SLOW    |      2.712 (r) | FAST    |          |
sys_clk_pin | result_ex_o[3]     | FDCE   | -     |     11.144 (r) | SLOW    |      2.712 (r) | FAST    |          |
sys_clk_pin | result_ex_o[4]     | FDCE   | -     |     11.144 (r) | SLOW    |      2.712 (r) | FAST    |          |
sys_clk_pin | result_ex_o[5]     | FDCE   | -     |     11.144 (r) | SLOW    |      2.712 (r) | FAST    |          |
sys_clk_pin | result_ex_o[6]     | FDCE   | -     |     11.144 (r) | SLOW    |      2.712 (r) | FAST    |          |
sys_clk_pin | result_ex_o[7]     | FDCE   | -     |     11.144 (r) | SLOW    |      2.712 (r) | FAST    |          |
sys_clk_pin | result_ex_o[8]     | FDCE   | -     |     11.144 (r) | SLOW    |      2.712 (r) | FAST    |          |
sys_clk_pin | result_ex_o[9]     | FDCE   | -     |     11.144 (r) | SLOW    |      2.712 (r) | FAST    |          |
sys_clk_pin | result_ex_o[10]    | FDCE   | -     |     11.144 (r) | SLOW    |      2.712 (r) | FAST    |          |
sys_clk_pin | result_ex_o[11]    | FDCE   | -     |     11.144 (r) | SLOW    |      2.712 (r) | FAST    |          |
sys_clk_pin | result_ex_o[12]    | FDCE   | -     |     11.144 (r) | SLOW    |      2.712 (r) | FAST    |          |
sys_clk_pin | result_ex_o[13]    | FDCE   | -     |     11.144 (r) | SLOW    |      2.712 (r) | FAST    |          |
sys_clk_pin | result_ex_o[14]    | FDCE   | -     |     11.144 (r) | SLOW    |      2.712 (r) | FAST    |          |
sys_clk_pin | result_ex_o[15]    | FDCE   | -     |     11.144 (r) | SLOW    |      2.712 (r) | FAST    |          |
sys_clk_pin | result_ex_o[16]    | FDCE   | -     |     11.588 (r) | SLOW    |      2.867 (r) | FAST    |          |
sys_clk_pin | result_ex_o[17]    | FDCE   | -     |     11.588 (r) | SLOW    |      2.825 (r) | FAST    |          |
sys_clk_pin | result_ex_o[18]    | FDCE   | -     |     11.588 (r) | SLOW    |      2.896 (r) | FAST    |          |
sys_clk_pin | result_ex_o[19]    | FDCE   | -     |     11.588 (r) | SLOW    |      2.935 (r) | FAST    |          |
sys_clk_pin | result_ex_o[20]    | FDCE   | -     |     11.588 (r) | SLOW    |      2.869 (r) | FAST    |          |
sys_clk_pin | result_ex_o[21]    | FDCE   | -     |     11.588 (r) | SLOW    |      2.827 (r) | FAST    |          |
sys_clk_pin | result_ex_o[22]    | FDCE   | -     |     11.588 (r) | SLOW    |      2.902 (r) | FAST    |          |
sys_clk_pin | result_ex_o[23]    | FDCE   | -     |     11.588 (r) | SLOW    |      2.935 (r) | FAST    |          |
sys_clk_pin | result_ex_o[24]    | FDCE   | -     |     11.588 (r) | SLOW    |      2.869 (r) | FAST    |          |
sys_clk_pin | result_ex_o[25]    | FDCE   | -     |     11.588 (r) | SLOW    |      2.827 (r) | FAST    |          |
sys_clk_pin | result_ex_o[26]    | FDCE   | -     |     11.588 (r) | SLOW    |      2.898 (r) | FAST    |          |
sys_clk_pin | result_ex_o[27]    | FDCE   | -     |     11.588 (r) | SLOW    |      2.935 (r) | FAST    |          |
sys_clk_pin | result_ex_o[28]    | FDCE   | -     |     11.588 (r) | SLOW    |      2.867 (r) | FAST    |          |
sys_clk_pin | result_ex_o[29]    | FDCE   | -     |     11.588 (r) | SLOW    |      2.825 (r) | FAST    |          |
sys_clk_pin | result_ex_o[30]    | FDCE   | -     |     11.588 (r) | SLOW    |      2.896 (r) | FAST    |          |
sys_clk_pin | result_ex_o[31]    | FDCE   | -     |     11.588 (r) | SLOW    |      2.890 (r) | FAST    |          |
------------+--------------------+--------+-------+----------------+---------+----------------+---------+----------+


Combinational Delays

-------------------------+--------------------+-----------+---------+-----------+---------+
From                     | To                 |   Max     | Process |   Min     | Process |
Port                     | Port               | Delay(ns) | Corner  | Delay(ns) | Corner  |
-------------------------+--------------------+-----------+---------+-----------+---------+
div_en_i                 | imd_val_we_o[0]    |     5.131 | SLOW    |     2.232 | FAST    |
div_en_i                 | imd_val_we_o[1]    |     4.638 | SLOW    |     1.994 | FAST    |
div_sel_i                | ex_valid_o         |     4.638 | SLOW    |     1.994 | FAST    |
div_sel_i                | imd_val_d_o[0][0]  |     6.204 | SLOW    |     2.301 | FAST    |
div_sel_i                | imd_val_d_o[0][1]  |     6.204 | SLOW    |     2.301 | FAST    |
div_sel_i                | imd_val_d_o[0][2]  |     6.204 | SLOW    |     2.301 | FAST    |
div_sel_i                | imd_val_d_o[0][3]  |     6.204 | SLOW    |     2.301 | FAST    |
div_sel_i                | imd_val_d_o[0][4]  |     5.847 | SLOW    |     2.301 | FAST    |
div_sel_i                | imd_val_d_o[0][5]  |     5.847 | SLOW    |     2.301 | FAST    |
div_sel_i                | imd_val_d_o[0][6]  |     6.204 | SLOW    |     2.301 | FAST    |
div_sel_i                | imd_val_d_o[0][7]  |     6.185 | SLOW    |     2.301 | FAST    |
div_sel_i                | imd_val_d_o[0][8]  |     6.204 | SLOW    |     2.301 | FAST    |
div_sel_i                | imd_val_d_o[0][9]  |     6.204 | SLOW    |     2.301 | FAST    |
div_sel_i                | imd_val_d_o[0][10] |     6.204 | SLOW    |     2.301 | FAST    |
div_sel_i                | imd_val_d_o[0][11] |     6.204 | SLOW    |     2.301 | FAST    |
div_sel_i                | imd_val_d_o[0][12] |     6.204 | SLOW    |     2.301 | FAST    |
div_sel_i                | imd_val_d_o[0][13] |     6.204 | SLOW    |     2.301 | FAST    |
div_sel_i                | imd_val_d_o[0][14] |     6.204 | SLOW    |     2.301 | FAST    |
div_sel_i                | imd_val_d_o[0][15] |     6.204 | SLOW    |     2.301 | FAST    |
div_sel_i                | imd_val_d_o[0][16] |     6.204 | SLOW    |     2.307 | FAST    |
div_sel_i                | imd_val_d_o[0][17] |     6.204 | SLOW    |     2.307 | FAST    |
div_sel_i                | imd_val_d_o[0][18] |     6.204 | SLOW    |     2.307 | FAST    |
div_sel_i                | imd_val_d_o[0][19] |     6.204 | SLOW    |     2.307 | FAST    |
div_sel_i                | imd_val_d_o[0][20] |     5.828 | SLOW    |     2.307 | FAST    |
div_sel_i                | imd_val_d_o[0][21] |     5.828 | SLOW    |     2.307 | FAST    |
div_sel_i                | imd_val_d_o[0][22] |     5.847 | SLOW    |     2.307 | FAST    |
div_sel_i                | imd_val_d_o[0][23] |     6.185 | SLOW    |     2.307 | FAST    |
div_sel_i                | imd_val_d_o[0][24] |     6.204 | SLOW    |     2.307 | FAST    |
div_sel_i                | imd_val_d_o[0][25] |     6.204 | SLOW    |     2.307 | FAST    |
div_sel_i                | imd_val_d_o[0][26] |     6.204 | SLOW    |     2.307 | FAST    |
div_sel_i                | imd_val_d_o[0][27] |     6.204 | SLOW    |     2.307 | FAST    |
div_sel_i                | imd_val_d_o[0][28] |     6.204 | SLOW    |     2.307 | FAST    |
div_sel_i                | imd_val_d_o[0][29] |     6.204 | SLOW    |     2.307 | FAST    |
div_sel_i                | imd_val_d_o[0][30] |     6.204 | SLOW    |     2.307 | FAST    |
div_sel_i                | imd_val_d_o[0][31] |     6.204 | SLOW    |     2.237 | FAST    |
div_sel_i                | imd_val_d_o[1][0]  |     5.644 | SLOW    |     2.237 | FAST    |
div_sel_i                | imd_val_d_o[1][1]  |     5.644 | SLOW    |     2.237 | FAST    |
div_sel_i                | imd_val_d_o[1][2]  |     5.644 | SLOW    |     2.237 | FAST    |
div_sel_i                | imd_val_d_o[1][3]  |     5.644 | SLOW    |     2.237 | FAST    |
div_sel_i                | imd_val_d_o[1][4]  |     5.644 | SLOW    |     2.237 | FAST    |
div_sel_i                | imd_val_d_o[1][5]  |     5.644 | SLOW    |     2.237 | FAST    |
div_sel_i                | imd_val_d_o[1][6]  |     5.644 | SLOW    |     2.237 | FAST    |
div_sel_i                | imd_val_d_o[1][7]  |     5.644 | SLOW    |     2.237 | FAST    |
div_sel_i                | imd_val_d_o[1][8]  |     5.644 | SLOW    |     2.237 | FAST    |
div_sel_i                | imd_val_d_o[1][9]  |     5.644 | SLOW    |     2.237 | FAST    |
div_sel_i                | imd_val_d_o[1][10] |     5.644 | SLOW    |     2.237 | FAST    |
div_sel_i                | imd_val_d_o[1][11] |     5.644 | SLOW    |     2.237 | FAST    |
div_sel_i                | imd_val_d_o[1][12] |     5.644 | SLOW    |     2.237 | FAST    |
div_sel_i                | imd_val_d_o[1][13] |     5.644 | SLOW    |     2.237 | FAST    |
div_sel_i                | imd_val_d_o[1][14] |     5.644 | SLOW    |     2.237 | FAST    |
div_sel_i                | imd_val_d_o[1][15] |     5.644 | SLOW    |     2.237 | FAST    |
div_sel_i                | imd_val_d_o[1][16] |     5.644 | SLOW    |     2.237 | FAST    |
div_sel_i                | imd_val_d_o[1][17] |     5.644 | SLOW    |     2.237 | FAST    |
div_sel_i                | imd_val_d_o[1][18] |     5.644 | SLOW    |     2.237 | FAST    |
div_sel_i                | imd_val_d_o[1][19] |     5.644 | SLOW    |     2.237 | FAST    |
div_sel_i                | imd_val_d_o[1][20] |     5.644 | SLOW    |     2.237 | FAST    |
div_sel_i                | imd_val_d_o[1][21] |     5.644 | SLOW    |     2.237 | FAST    |
div_sel_i                | imd_val_d_o[1][22] |     5.644 | SLOW    |     2.237 | FAST    |
div_sel_i                | imd_val_d_o[1][23] |     5.644 | SLOW    |     2.237 | FAST    |
div_sel_i                | imd_val_d_o[1][24] |     5.644 | SLOW    |     2.237 | FAST    |
div_sel_i                | imd_val_d_o[1][25] |     5.644 | SLOW    |     2.237 | FAST    |
div_sel_i                | imd_val_d_o[1][26] |     5.644 | SLOW    |     2.237 | FAST    |
div_sel_i                | imd_val_d_o[1][27] |     5.644 | SLOW    |     2.237 | FAST    |
div_sel_i                | imd_val_d_o[1][28] |     5.644 | SLOW    |     2.237 | FAST    |
div_sel_i                | imd_val_d_o[1][29] |     5.644 | SLOW    |     2.237 | FAST    |
div_sel_i                | imd_val_d_o[1][30] |     5.644 | SLOW    |     2.237 | FAST    |
div_sel_i                | imd_val_d_o[1][31] |     5.644 | SLOW    |     2.238 | FAST    |
div_sel_i                | imd_val_we_o[0]    |     4.638 | SLOW    |     1.994 | FAST    |
div_sel_i                | imd_val_we_o[1]    |     5.121 | SLOW    |     2.218 | FAST    |
div_sel_i                | result_ex_o[0]     |     4.638 | SLOW    |     1.994 | FAST    |
div_sel_i                | result_ex_o[1]     |     4.638 | SLOW    |     1.994 | FAST    |
div_sel_i                | result_ex_o[2]     |     4.638 | SLOW    |     1.994 | FAST    |
div_sel_i                | result_ex_o[3]     |     4.638 | SLOW    |     1.994 | FAST    |
div_sel_i                | result_ex_o[4]     |     4.638 | SLOW    |     1.994 | FAST    |
div_sel_i                | result_ex_o[5]     |     4.638 | SLOW    |     1.994 | FAST    |
div_sel_i                | result_ex_o[6]     |     4.638 | SLOW    |     1.994 | FAST    |
div_sel_i                | result_ex_o[7]     |     4.638 | SLOW    |     1.994 | FAST    |
div_sel_i                | result_ex_o[8]     |     4.638 | SLOW    |     1.994 | FAST    |
div_sel_i                | result_ex_o[9]     |     4.638 | SLOW    |     1.994 | FAST    |
div_sel_i                | result_ex_o[10]    |     4.638 | SLOW    |     1.994 | FAST    |
div_sel_i                | result_ex_o[11]    |     4.638 | SLOW    |     1.994 | FAST    |
div_sel_i                | result_ex_o[12]    |     4.638 | SLOW    |     1.994 | FAST    |
div_sel_i                | result_ex_o[13]    |     4.638 | SLOW    |     1.994 | FAST    |
div_sel_i                | result_ex_o[14]    |     4.638 | SLOW    |     1.994 | FAST    |
div_sel_i                | result_ex_o[15]    |     4.638 | SLOW    |     1.994 | FAST    |
div_sel_i                | result_ex_o[16]    |     5.082 | SLOW    |     1.994 | FAST    |
div_sel_i                | result_ex_o[17]    |     5.082 | SLOW    |     1.994 | FAST    |
div_sel_i                | result_ex_o[18]    |     5.082 | SLOW    |     1.994 | FAST    |
div_sel_i                | result_ex_o[19]    |     5.082 | SLOW    |     1.994 | FAST    |
div_sel_i                | result_ex_o[20]    |     5.082 | SLOW    |     1.994 | FAST    |
div_sel_i                | result_ex_o[21]    |     5.082 | SLOW    |     1.994 | FAST    |
div_sel_i                | result_ex_o[22]    |     5.082 | SLOW    |     1.994 | FAST    |
div_sel_i                | result_ex_o[23]    |     5.082 | SLOW    |     1.994 | FAST    |
div_sel_i                | result_ex_o[24]    |     5.082 | SLOW    |     1.994 | FAST    |
div_sel_i                | result_ex_o[25]    |     5.082 | SLOW    |     1.994 | FAST    |
div_sel_i                | result_ex_o[26]    |     5.082 | SLOW    |     1.994 | FAST    |
div_sel_i                | result_ex_o[27]    |     5.082 | SLOW    |     1.994 | FAST    |
div_sel_i                | result_ex_o[28]    |     5.082 | SLOW    |     1.994 | FAST    |
div_sel_i                | result_ex_o[29]    |     5.082 | SLOW    |     1.994 | FAST    |
div_sel_i                | result_ex_o[30]    |     5.082 | SLOW    |     1.994 | FAST    |
div_sel_i                | result_ex_o[31]    |     5.082 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][0]        | imd_val_d_o[0][0]  |     8.190 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][0]        | imd_val_d_o[0][1]  |     8.190 | SLOW    |     2.410 | FAST    |
imd_val_q_i[0][0]        | imd_val_d_o[0][2]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][0]        | imd_val_d_o[0][3]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][0]        | imd_val_d_o[0][4]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][0]        | imd_val_d_o[0][5]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][0]        | imd_val_d_o[0][6]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][0]        | imd_val_d_o[0][7]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][0]        | imd_val_d_o[0][8]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][0]        | imd_val_d_o[0][9]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][0]        | imd_val_d_o[0][10] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][0]        | imd_val_d_o[0][11] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][0]        | imd_val_d_o[0][12] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][0]        | imd_val_d_o[0][13] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][0]        | imd_val_d_o[0][14] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][0]        | imd_val_d_o[0][15] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][0]        | imd_val_d_o[0][16] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][0]        | imd_val_d_o[0][17] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][0]        | imd_val_d_o[0][18] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][0]        | imd_val_d_o[0][19] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][0]        | imd_val_d_o[0][20] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][0]        | imd_val_d_o[0][21] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][0]        | imd_val_d_o[0][22] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][0]        | imd_val_d_o[0][23] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][0]        | imd_val_d_o[0][24] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][0]        | imd_val_d_o[0][25] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][0]        | imd_val_d_o[0][26] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][0]        | imd_val_d_o[0][27] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][0]        | imd_val_d_o[0][28] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][0]        | imd_val_d_o[0][29] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][0]        | imd_val_d_o[0][30] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][0]        | imd_val_d_o[0][31] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][0]        | result_ex_o[0]     |     7.557 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][0]        | result_ex_o[1]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][0]        | result_ex_o[2]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][0]        | result_ex_o[3]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][0]        | result_ex_o[4]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][0]        | result_ex_o[5]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][0]        | result_ex_o[6]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][0]        | result_ex_o[7]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][0]        | result_ex_o[8]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][0]        | result_ex_o[9]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][0]        | result_ex_o[10]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][0]        | result_ex_o[11]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][0]        | result_ex_o[12]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][0]        | result_ex_o[13]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][0]        | result_ex_o[14]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][0]        | result_ex_o[15]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][0]        | result_ex_o[16]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][0]        | result_ex_o[17]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][0]        | result_ex_o[18]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][0]        | result_ex_o[19]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][0]        | result_ex_o[20]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][0]        | result_ex_o[21]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][0]        | result_ex_o[22]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][0]        | result_ex_o[23]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][0]        | result_ex_o[24]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][0]        | result_ex_o[25]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][0]        | result_ex_o[26]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][0]        | result_ex_o[27]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][0]        | result_ex_o[28]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][0]        | result_ex_o[29]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][0]        | result_ex_o[30]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][0]        | result_ex_o[31]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][1]        | imd_val_d_o[0][0]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][1]        | imd_val_d_o[0][1]  |     8.190 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][1]        | imd_val_d_o[0][2]  |     8.190 | SLOW    |     2.211 | FAST    |
imd_val_q_i[0][1]        | imd_val_d_o[0][3]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][1]        | imd_val_d_o[0][4]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][1]        | imd_val_d_o[0][5]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][1]        | imd_val_d_o[0][6]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][1]        | imd_val_d_o[0][7]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][1]        | imd_val_d_o[0][8]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][1]        | imd_val_d_o[0][9]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][1]        | imd_val_d_o[0][10] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][1]        | imd_val_d_o[0][11] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][1]        | imd_val_d_o[0][12] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][1]        | imd_val_d_o[0][13] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][1]        | imd_val_d_o[0][14] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][1]        | imd_val_d_o[0][15] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][1]        | imd_val_d_o[0][16] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][1]        | imd_val_d_o[0][17] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][1]        | imd_val_d_o[0][18] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][1]        | imd_val_d_o[0][19] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][1]        | imd_val_d_o[0][20] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][1]        | imd_val_d_o[0][21] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][1]        | imd_val_d_o[0][22] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][1]        | imd_val_d_o[0][23] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][1]        | imd_val_d_o[0][24] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][1]        | imd_val_d_o[0][25] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][1]        | imd_val_d_o[0][26] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][1]        | imd_val_d_o[0][27] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][1]        | imd_val_d_o[0][28] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][1]        | imd_val_d_o[0][29] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][1]        | imd_val_d_o[0][30] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][1]        | imd_val_d_o[0][31] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][1]        | result_ex_o[0]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][1]        | result_ex_o[1]     |     7.557 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][1]        | result_ex_o[2]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][1]        | result_ex_o[3]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][1]        | result_ex_o[4]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][1]        | result_ex_o[5]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][1]        | result_ex_o[6]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][1]        | result_ex_o[7]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][1]        | result_ex_o[8]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][1]        | result_ex_o[9]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][1]        | result_ex_o[10]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][1]        | result_ex_o[11]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][1]        | result_ex_o[12]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][1]        | result_ex_o[13]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][1]        | result_ex_o[14]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][1]        | result_ex_o[15]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][1]        | result_ex_o[16]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][1]        | result_ex_o[17]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][1]        | result_ex_o[18]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][1]        | result_ex_o[19]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][1]        | result_ex_o[20]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][1]        | result_ex_o[21]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][1]        | result_ex_o[22]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][1]        | result_ex_o[23]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][1]        | result_ex_o[24]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][1]        | result_ex_o[25]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][1]        | result_ex_o[26]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][1]        | result_ex_o[27]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][1]        | result_ex_o[28]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][1]        | result_ex_o[29]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][1]        | result_ex_o[30]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][1]        | result_ex_o[31]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][2]        | imd_val_d_o[0][0]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][2]        | imd_val_d_o[0][1]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][2]        | imd_val_d_o[0][2]  |     8.190 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][2]        | imd_val_d_o[0][3]  |     8.190 | SLOW    |     2.202 | FAST    |
imd_val_q_i[0][2]        | imd_val_d_o[0][4]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][2]        | imd_val_d_o[0][5]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][2]        | imd_val_d_o[0][6]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][2]        | imd_val_d_o[0][7]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][2]        | imd_val_d_o[0][8]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][2]        | imd_val_d_o[0][9]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][2]        | imd_val_d_o[0][10] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][2]        | imd_val_d_o[0][11] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][2]        | imd_val_d_o[0][12] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][2]        | imd_val_d_o[0][13] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][2]        | imd_val_d_o[0][14] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][2]        | imd_val_d_o[0][15] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][2]        | imd_val_d_o[0][16] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][2]        | imd_val_d_o[0][17] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][2]        | imd_val_d_o[0][18] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][2]        | imd_val_d_o[0][19] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][2]        | imd_val_d_o[0][20] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][2]        | imd_val_d_o[0][21] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][2]        | imd_val_d_o[0][22] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][2]        | imd_val_d_o[0][23] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][2]        | imd_val_d_o[0][24] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][2]        | imd_val_d_o[0][25] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][2]        | imd_val_d_o[0][26] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][2]        | imd_val_d_o[0][27] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][2]        | imd_val_d_o[0][28] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][2]        | imd_val_d_o[0][29] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][2]        | imd_val_d_o[0][30] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][2]        | imd_val_d_o[0][31] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][2]        | result_ex_o[0]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][2]        | result_ex_o[1]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][2]        | result_ex_o[2]     |     7.557 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][2]        | result_ex_o[3]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][2]        | result_ex_o[4]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][2]        | result_ex_o[5]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][2]        | result_ex_o[6]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][2]        | result_ex_o[7]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][2]        | result_ex_o[8]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][2]        | result_ex_o[9]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][2]        | result_ex_o[10]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][2]        | result_ex_o[11]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][2]        | result_ex_o[12]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][2]        | result_ex_o[13]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][2]        | result_ex_o[14]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][2]        | result_ex_o[15]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][2]        | result_ex_o[16]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][2]        | result_ex_o[17]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][2]        | result_ex_o[18]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][2]        | result_ex_o[19]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][2]        | result_ex_o[20]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][2]        | result_ex_o[21]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][2]        | result_ex_o[22]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][2]        | result_ex_o[23]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][2]        | result_ex_o[24]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][2]        | result_ex_o[25]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][2]        | result_ex_o[26]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][2]        | result_ex_o[27]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][2]        | result_ex_o[28]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][2]        | result_ex_o[29]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][2]        | result_ex_o[30]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][2]        | result_ex_o[31]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][3]        | imd_val_d_o[0][0]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][3]        | imd_val_d_o[0][1]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][3]        | imd_val_d_o[0][2]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][3]        | imd_val_d_o[0][3]  |     8.190 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][3]        | imd_val_d_o[0][4]  |     8.190 | SLOW    |     2.410 | FAST    |
imd_val_q_i[0][3]        | imd_val_d_o[0][5]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][3]        | imd_val_d_o[0][6]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][3]        | imd_val_d_o[0][7]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][3]        | imd_val_d_o[0][8]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][3]        | imd_val_d_o[0][9]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][3]        | imd_val_d_o[0][10] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][3]        | imd_val_d_o[0][11] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][3]        | imd_val_d_o[0][12] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][3]        | imd_val_d_o[0][13] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][3]        | imd_val_d_o[0][14] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][3]        | imd_val_d_o[0][15] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][3]        | imd_val_d_o[0][16] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][3]        | imd_val_d_o[0][17] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][3]        | imd_val_d_o[0][18] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][3]        | imd_val_d_o[0][19] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][3]        | imd_val_d_o[0][20] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][3]        | imd_val_d_o[0][21] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][3]        | imd_val_d_o[0][22] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][3]        | imd_val_d_o[0][23] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][3]        | imd_val_d_o[0][24] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][3]        | imd_val_d_o[0][25] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][3]        | imd_val_d_o[0][26] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][3]        | imd_val_d_o[0][27] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][3]        | imd_val_d_o[0][28] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][3]        | imd_val_d_o[0][29] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][3]        | imd_val_d_o[0][30] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][3]        | imd_val_d_o[0][31] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][3]        | result_ex_o[0]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][3]        | result_ex_o[1]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][3]        | result_ex_o[2]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][3]        | result_ex_o[3]     |     7.557 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][3]        | result_ex_o[4]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][3]        | result_ex_o[5]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][3]        | result_ex_o[6]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][3]        | result_ex_o[7]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][3]        | result_ex_o[8]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][3]        | result_ex_o[9]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][3]        | result_ex_o[10]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][3]        | result_ex_o[11]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][3]        | result_ex_o[12]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][3]        | result_ex_o[13]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][3]        | result_ex_o[14]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][3]        | result_ex_o[15]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][3]        | result_ex_o[16]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][3]        | result_ex_o[17]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][3]        | result_ex_o[18]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][3]        | result_ex_o[19]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][3]        | result_ex_o[20]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][3]        | result_ex_o[21]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][3]        | result_ex_o[22]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][3]        | result_ex_o[23]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][3]        | result_ex_o[24]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][3]        | result_ex_o[25]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][3]        | result_ex_o[26]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][3]        | result_ex_o[27]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][3]        | result_ex_o[28]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][3]        | result_ex_o[29]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][3]        | result_ex_o[30]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][3]        | result_ex_o[31]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][4]        | imd_val_d_o[0][0]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][4]        | imd_val_d_o[0][1]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][4]        | imd_val_d_o[0][2]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][4]        | imd_val_d_o[0][3]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][4]        | imd_val_d_o[0][4]  |     8.190 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][4]        | imd_val_d_o[0][5]  |     8.190 | SLOW    |     2.410 | FAST    |
imd_val_q_i[0][4]        | imd_val_d_o[0][6]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][4]        | imd_val_d_o[0][7]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][4]        | imd_val_d_o[0][8]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][4]        | imd_val_d_o[0][9]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][4]        | imd_val_d_o[0][10] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][4]        | imd_val_d_o[0][11] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][4]        | imd_val_d_o[0][12] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][4]        | imd_val_d_o[0][13] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][4]        | imd_val_d_o[0][14] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][4]        | imd_val_d_o[0][15] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][4]        | imd_val_d_o[0][16] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][4]        | imd_val_d_o[0][17] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][4]        | imd_val_d_o[0][18] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][4]        | imd_val_d_o[0][19] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][4]        | imd_val_d_o[0][20] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][4]        | imd_val_d_o[0][21] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][4]        | imd_val_d_o[0][22] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][4]        | imd_val_d_o[0][23] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][4]        | imd_val_d_o[0][24] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][4]        | imd_val_d_o[0][25] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][4]        | imd_val_d_o[0][26] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][4]        | imd_val_d_o[0][27] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][4]        | imd_val_d_o[0][28] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][4]        | imd_val_d_o[0][29] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][4]        | imd_val_d_o[0][30] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][4]        | imd_val_d_o[0][31] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][4]        | result_ex_o[0]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][4]        | result_ex_o[1]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][4]        | result_ex_o[2]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][4]        | result_ex_o[3]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][4]        | result_ex_o[4]     |     7.557 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][4]        | result_ex_o[5]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][4]        | result_ex_o[6]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][4]        | result_ex_o[7]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][4]        | result_ex_o[8]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][4]        | result_ex_o[9]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][4]        | result_ex_o[10]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][4]        | result_ex_o[11]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][4]        | result_ex_o[12]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][4]        | result_ex_o[13]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][4]        | result_ex_o[14]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][4]        | result_ex_o[15]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][4]        | result_ex_o[16]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][4]        | result_ex_o[17]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][4]        | result_ex_o[18]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][4]        | result_ex_o[19]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][4]        | result_ex_o[20]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][4]        | result_ex_o[21]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][4]        | result_ex_o[22]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][4]        | result_ex_o[23]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][4]        | result_ex_o[24]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][4]        | result_ex_o[25]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][4]        | result_ex_o[26]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][4]        | result_ex_o[27]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][4]        | result_ex_o[28]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][4]        | result_ex_o[29]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][4]        | result_ex_o[30]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][4]        | result_ex_o[31]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][5]        | imd_val_d_o[0][0]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][5]        | imd_val_d_o[0][1]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][5]        | imd_val_d_o[0][2]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][5]        | imd_val_d_o[0][3]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][5]        | imd_val_d_o[0][4]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][5]        | imd_val_d_o[0][5]  |     8.190 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][5]        | imd_val_d_o[0][6]  |     8.190 | SLOW    |     2.211 | FAST    |
imd_val_q_i[0][5]        | imd_val_d_o[0][7]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][5]        | imd_val_d_o[0][8]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][5]        | imd_val_d_o[0][9]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][5]        | imd_val_d_o[0][10] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][5]        | imd_val_d_o[0][11] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][5]        | imd_val_d_o[0][12] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][5]        | imd_val_d_o[0][13] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][5]        | imd_val_d_o[0][14] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][5]        | imd_val_d_o[0][15] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][5]        | imd_val_d_o[0][16] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][5]        | imd_val_d_o[0][17] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][5]        | imd_val_d_o[0][18] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][5]        | imd_val_d_o[0][19] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][5]        | imd_val_d_o[0][20] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][5]        | imd_val_d_o[0][21] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][5]        | imd_val_d_o[0][22] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][5]        | imd_val_d_o[0][23] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][5]        | imd_val_d_o[0][24] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][5]        | imd_val_d_o[0][25] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][5]        | imd_val_d_o[0][26] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][5]        | imd_val_d_o[0][27] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][5]        | imd_val_d_o[0][28] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][5]        | imd_val_d_o[0][29] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][5]        | imd_val_d_o[0][30] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][5]        | imd_val_d_o[0][31] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][5]        | result_ex_o[0]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][5]        | result_ex_o[1]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][5]        | result_ex_o[2]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][5]        | result_ex_o[3]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][5]        | result_ex_o[4]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][5]        | result_ex_o[5]     |     7.557 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][5]        | result_ex_o[6]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][5]        | result_ex_o[7]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][5]        | result_ex_o[8]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][5]        | result_ex_o[9]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][5]        | result_ex_o[10]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][5]        | result_ex_o[11]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][5]        | result_ex_o[12]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][5]        | result_ex_o[13]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][5]        | result_ex_o[14]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][5]        | result_ex_o[15]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][5]        | result_ex_o[16]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][5]        | result_ex_o[17]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][5]        | result_ex_o[18]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][5]        | result_ex_o[19]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][5]        | result_ex_o[20]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][5]        | result_ex_o[21]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][5]        | result_ex_o[22]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][5]        | result_ex_o[23]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][5]        | result_ex_o[24]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][5]        | result_ex_o[25]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][5]        | result_ex_o[26]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][5]        | result_ex_o[27]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][5]        | result_ex_o[28]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][5]        | result_ex_o[29]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][5]        | result_ex_o[30]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][5]        | result_ex_o[31]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][6]        | imd_val_d_o[0][0]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][6]        | imd_val_d_o[0][1]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][6]        | imd_val_d_o[0][2]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][6]        | imd_val_d_o[0][3]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][6]        | imd_val_d_o[0][4]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][6]        | imd_val_d_o[0][5]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][6]        | imd_val_d_o[0][6]  |     8.190 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][6]        | imd_val_d_o[0][7]  |     8.190 | SLOW    |     2.202 | FAST    |
imd_val_q_i[0][6]        | imd_val_d_o[0][8]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][6]        | imd_val_d_o[0][9]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][6]        | imd_val_d_o[0][10] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][6]        | imd_val_d_o[0][11] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][6]        | imd_val_d_o[0][12] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][6]        | imd_val_d_o[0][13] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][6]        | imd_val_d_o[0][14] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][6]        | imd_val_d_o[0][15] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][6]        | imd_val_d_o[0][16] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][6]        | imd_val_d_o[0][17] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][6]        | imd_val_d_o[0][18] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][6]        | imd_val_d_o[0][19] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][6]        | imd_val_d_o[0][20] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][6]        | imd_val_d_o[0][21] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][6]        | imd_val_d_o[0][22] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][6]        | imd_val_d_o[0][23] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][6]        | imd_val_d_o[0][24] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][6]        | imd_val_d_o[0][25] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][6]        | imd_val_d_o[0][26] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][6]        | imd_val_d_o[0][27] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][6]        | imd_val_d_o[0][28] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][6]        | imd_val_d_o[0][29] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][6]        | imd_val_d_o[0][30] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][6]        | imd_val_d_o[0][31] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][6]        | result_ex_o[0]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][6]        | result_ex_o[1]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][6]        | result_ex_o[2]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][6]        | result_ex_o[3]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][6]        | result_ex_o[4]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][6]        | result_ex_o[5]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][6]        | result_ex_o[6]     |     7.557 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][6]        | result_ex_o[7]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][6]        | result_ex_o[8]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][6]        | result_ex_o[9]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][6]        | result_ex_o[10]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][6]        | result_ex_o[11]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][6]        | result_ex_o[12]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][6]        | result_ex_o[13]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][6]        | result_ex_o[14]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][6]        | result_ex_o[15]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][6]        | result_ex_o[16]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][6]        | result_ex_o[17]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][6]        | result_ex_o[18]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][6]        | result_ex_o[19]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][6]        | result_ex_o[20]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][6]        | result_ex_o[21]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][6]        | result_ex_o[22]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][6]        | result_ex_o[23]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][6]        | result_ex_o[24]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][6]        | result_ex_o[25]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][6]        | result_ex_o[26]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][6]        | result_ex_o[27]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][6]        | result_ex_o[28]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][6]        | result_ex_o[29]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][6]        | result_ex_o[30]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][6]        | result_ex_o[31]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][7]        | imd_val_d_o[0][0]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][7]        | imd_val_d_o[0][1]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][7]        | imd_val_d_o[0][2]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][7]        | imd_val_d_o[0][3]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][7]        | imd_val_d_o[0][4]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][7]        | imd_val_d_o[0][5]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][7]        | imd_val_d_o[0][6]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][7]        | imd_val_d_o[0][7]  |     8.190 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][7]        | imd_val_d_o[0][8]  |     8.190 | SLOW    |     2.410 | FAST    |
imd_val_q_i[0][7]        | imd_val_d_o[0][9]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][7]        | imd_val_d_o[0][10] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][7]        | imd_val_d_o[0][11] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][7]        | imd_val_d_o[0][12] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][7]        | imd_val_d_o[0][13] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][7]        | imd_val_d_o[0][14] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][7]        | imd_val_d_o[0][15] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][7]        | imd_val_d_o[0][16] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][7]        | imd_val_d_o[0][17] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][7]        | imd_val_d_o[0][18] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][7]        | imd_val_d_o[0][19] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][7]        | imd_val_d_o[0][20] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][7]        | imd_val_d_o[0][21] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][7]        | imd_val_d_o[0][22] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][7]        | imd_val_d_o[0][23] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][7]        | imd_val_d_o[0][24] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][7]        | imd_val_d_o[0][25] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][7]        | imd_val_d_o[0][26] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][7]        | imd_val_d_o[0][27] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][7]        | imd_val_d_o[0][28] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][7]        | imd_val_d_o[0][29] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][7]        | imd_val_d_o[0][30] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][7]        | imd_val_d_o[0][31] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][7]        | result_ex_o[0]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][7]        | result_ex_o[1]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][7]        | result_ex_o[2]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][7]        | result_ex_o[3]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][7]        | result_ex_o[4]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][7]        | result_ex_o[5]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][7]        | result_ex_o[6]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][7]        | result_ex_o[7]     |     7.557 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][7]        | result_ex_o[8]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][7]        | result_ex_o[9]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][7]        | result_ex_o[10]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][7]        | result_ex_o[11]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][7]        | result_ex_o[12]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][7]        | result_ex_o[13]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][7]        | result_ex_o[14]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][7]        | result_ex_o[15]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][7]        | result_ex_o[16]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][7]        | result_ex_o[17]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][7]        | result_ex_o[18]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][7]        | result_ex_o[19]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][7]        | result_ex_o[20]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][7]        | result_ex_o[21]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][7]        | result_ex_o[22]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][7]        | result_ex_o[23]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][7]        | result_ex_o[24]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][7]        | result_ex_o[25]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][7]        | result_ex_o[26]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][7]        | result_ex_o[27]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][7]        | result_ex_o[28]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][7]        | result_ex_o[29]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][7]        | result_ex_o[30]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][7]        | result_ex_o[31]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][8]        | imd_val_d_o[0][0]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][8]        | imd_val_d_o[0][1]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][8]        | imd_val_d_o[0][2]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][8]        | imd_val_d_o[0][3]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][8]        | imd_val_d_o[0][4]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][8]        | imd_val_d_o[0][5]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][8]        | imd_val_d_o[0][6]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][8]        | imd_val_d_o[0][7]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][8]        | imd_val_d_o[0][8]  |     8.190 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][8]        | imd_val_d_o[0][9]  |     8.190 | SLOW    |     2.202 | FAST    |
imd_val_q_i[0][8]        | imd_val_d_o[0][10] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][8]        | imd_val_d_o[0][11] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][8]        | imd_val_d_o[0][12] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][8]        | imd_val_d_o[0][13] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][8]        | imd_val_d_o[0][14] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][8]        | imd_val_d_o[0][15] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][8]        | imd_val_d_o[0][16] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][8]        | imd_val_d_o[0][17] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][8]        | imd_val_d_o[0][18] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][8]        | imd_val_d_o[0][19] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][8]        | imd_val_d_o[0][20] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][8]        | imd_val_d_o[0][21] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][8]        | imd_val_d_o[0][22] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][8]        | imd_val_d_o[0][23] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][8]        | imd_val_d_o[0][24] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][8]        | imd_val_d_o[0][25] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][8]        | imd_val_d_o[0][26] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][8]        | imd_val_d_o[0][27] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][8]        | imd_val_d_o[0][28] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][8]        | imd_val_d_o[0][29] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][8]        | imd_val_d_o[0][30] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][8]        | imd_val_d_o[0][31] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][8]        | result_ex_o[0]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][8]        | result_ex_o[1]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][8]        | result_ex_o[2]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][8]        | result_ex_o[3]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][8]        | result_ex_o[4]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][8]        | result_ex_o[5]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][8]        | result_ex_o[6]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][8]        | result_ex_o[7]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][8]        | result_ex_o[8]     |     7.557 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][8]        | result_ex_o[9]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][8]        | result_ex_o[10]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][8]        | result_ex_o[11]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][8]        | result_ex_o[12]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][8]        | result_ex_o[13]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][8]        | result_ex_o[14]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][8]        | result_ex_o[15]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][8]        | result_ex_o[16]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][8]        | result_ex_o[17]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][8]        | result_ex_o[18]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][8]        | result_ex_o[19]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][8]        | result_ex_o[20]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][8]        | result_ex_o[21]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][8]        | result_ex_o[22]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][8]        | result_ex_o[23]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][8]        | result_ex_o[24]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][8]        | result_ex_o[25]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][8]        | result_ex_o[26]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][8]        | result_ex_o[27]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][8]        | result_ex_o[28]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][8]        | result_ex_o[29]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][8]        | result_ex_o[30]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][8]        | result_ex_o[31]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][9]        | imd_val_d_o[0][0]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][9]        | imd_val_d_o[0][1]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][9]        | imd_val_d_o[0][2]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][9]        | imd_val_d_o[0][3]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][9]        | imd_val_d_o[0][4]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][9]        | imd_val_d_o[0][5]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][9]        | imd_val_d_o[0][6]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][9]        | imd_val_d_o[0][7]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][9]        | imd_val_d_o[0][8]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][9]        | imd_val_d_o[0][9]  |     8.190 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][9]        | imd_val_d_o[0][10] |     8.190 | SLOW    |     2.410 | FAST    |
imd_val_q_i[0][9]        | imd_val_d_o[0][11] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][9]        | imd_val_d_o[0][12] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][9]        | imd_val_d_o[0][13] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][9]        | imd_val_d_o[0][14] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][9]        | imd_val_d_o[0][15] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][9]        | imd_val_d_o[0][16] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][9]        | imd_val_d_o[0][17] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][9]        | imd_val_d_o[0][18] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][9]        | imd_val_d_o[0][19] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][9]        | imd_val_d_o[0][20] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][9]        | imd_val_d_o[0][21] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][9]        | imd_val_d_o[0][22] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][9]        | imd_val_d_o[0][23] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][9]        | imd_val_d_o[0][24] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][9]        | imd_val_d_o[0][25] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][9]        | imd_val_d_o[0][26] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][9]        | imd_val_d_o[0][27] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][9]        | imd_val_d_o[0][28] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][9]        | imd_val_d_o[0][29] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][9]        | imd_val_d_o[0][30] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][9]        | imd_val_d_o[0][31] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][9]        | result_ex_o[0]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][9]        | result_ex_o[1]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][9]        | result_ex_o[2]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][9]        | result_ex_o[3]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][9]        | result_ex_o[4]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][9]        | result_ex_o[5]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][9]        | result_ex_o[6]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][9]        | result_ex_o[7]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][9]        | result_ex_o[8]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][9]        | result_ex_o[9]     |     7.557 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][9]        | result_ex_o[10]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][9]        | result_ex_o[11]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][9]        | result_ex_o[12]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][9]        | result_ex_o[13]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][9]        | result_ex_o[14]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][9]        | result_ex_o[15]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][9]        | result_ex_o[16]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][9]        | result_ex_o[17]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][9]        | result_ex_o[18]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][9]        | result_ex_o[19]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][9]        | result_ex_o[20]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][9]        | result_ex_o[21]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][9]        | result_ex_o[22]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][9]        | result_ex_o[23]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][9]        | result_ex_o[24]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][9]        | result_ex_o[25]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][9]        | result_ex_o[26]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][9]        | result_ex_o[27]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][9]        | result_ex_o[28]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][9]        | result_ex_o[29]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][9]        | result_ex_o[30]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][9]        | result_ex_o[31]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][10]       | imd_val_d_o[0][0]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][10]       | imd_val_d_o[0][1]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][10]       | imd_val_d_o[0][2]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][10]       | imd_val_d_o[0][3]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][10]       | imd_val_d_o[0][4]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][10]       | imd_val_d_o[0][5]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][10]       | imd_val_d_o[0][6]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][10]       | imd_val_d_o[0][7]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][10]       | imd_val_d_o[0][8]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][10]       | imd_val_d_o[0][9]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][10]       | imd_val_d_o[0][10] |     8.190 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][10]       | imd_val_d_o[0][11] |     8.190 | SLOW    |     2.410 | FAST    |
imd_val_q_i[0][10]       | imd_val_d_o[0][12] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][10]       | imd_val_d_o[0][13] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][10]       | imd_val_d_o[0][14] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][10]       | imd_val_d_o[0][15] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][10]       | imd_val_d_o[0][16] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][10]       | imd_val_d_o[0][17] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][10]       | imd_val_d_o[0][18] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][10]       | imd_val_d_o[0][19] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][10]       | imd_val_d_o[0][20] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][10]       | imd_val_d_o[0][21] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][10]       | imd_val_d_o[0][22] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][10]       | imd_val_d_o[0][23] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][10]       | imd_val_d_o[0][24] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][10]       | imd_val_d_o[0][25] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][10]       | imd_val_d_o[0][26] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][10]       | imd_val_d_o[0][27] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][10]       | imd_val_d_o[0][28] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][10]       | imd_val_d_o[0][29] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][10]       | imd_val_d_o[0][30] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][10]       | imd_val_d_o[0][31] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][10]       | result_ex_o[0]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][10]       | result_ex_o[1]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][10]       | result_ex_o[2]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][10]       | result_ex_o[3]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][10]       | result_ex_o[4]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][10]       | result_ex_o[5]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][10]       | result_ex_o[6]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][10]       | result_ex_o[7]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][10]       | result_ex_o[8]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][10]       | result_ex_o[9]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][10]       | result_ex_o[10]    |     7.557 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][10]       | result_ex_o[11]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][10]       | result_ex_o[12]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][10]       | result_ex_o[13]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][10]       | result_ex_o[14]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][10]       | result_ex_o[15]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][10]       | result_ex_o[16]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][10]       | result_ex_o[17]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][10]       | result_ex_o[18]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][10]       | result_ex_o[19]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][10]       | result_ex_o[20]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][10]       | result_ex_o[21]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][10]       | result_ex_o[22]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][10]       | result_ex_o[23]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][10]       | result_ex_o[24]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][10]       | result_ex_o[25]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][10]       | result_ex_o[26]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][10]       | result_ex_o[27]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][10]       | result_ex_o[28]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][10]       | result_ex_o[29]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][10]       | result_ex_o[30]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][10]       | result_ex_o[31]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][11]       | imd_val_d_o[0][0]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][11]       | imd_val_d_o[0][1]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][11]       | imd_val_d_o[0][2]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][11]       | imd_val_d_o[0][3]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][11]       | imd_val_d_o[0][4]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][11]       | imd_val_d_o[0][5]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][11]       | imd_val_d_o[0][6]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][11]       | imd_val_d_o[0][7]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][11]       | imd_val_d_o[0][8]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][11]       | imd_val_d_o[0][9]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][11]       | imd_val_d_o[0][10] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][11]       | imd_val_d_o[0][11] |     8.190 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][11]       | imd_val_d_o[0][12] |     8.190 | SLOW    |     2.410 | FAST    |
imd_val_q_i[0][11]       | imd_val_d_o[0][13] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][11]       | imd_val_d_o[0][14] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][11]       | imd_val_d_o[0][15] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][11]       | imd_val_d_o[0][16] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][11]       | imd_val_d_o[0][17] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][11]       | imd_val_d_o[0][18] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][11]       | imd_val_d_o[0][19] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][11]       | imd_val_d_o[0][20] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][11]       | imd_val_d_o[0][21] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][11]       | imd_val_d_o[0][22] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][11]       | imd_val_d_o[0][23] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][11]       | imd_val_d_o[0][24] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][11]       | imd_val_d_o[0][25] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][11]       | imd_val_d_o[0][26] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][11]       | imd_val_d_o[0][27] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][11]       | imd_val_d_o[0][28] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][11]       | imd_val_d_o[0][29] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][11]       | imd_val_d_o[0][30] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][11]       | imd_val_d_o[0][31] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][11]       | result_ex_o[0]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][11]       | result_ex_o[1]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][11]       | result_ex_o[2]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][11]       | result_ex_o[3]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][11]       | result_ex_o[4]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][11]       | result_ex_o[5]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][11]       | result_ex_o[6]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][11]       | result_ex_o[7]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][11]       | result_ex_o[8]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][11]       | result_ex_o[9]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][11]       | result_ex_o[10]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][11]       | result_ex_o[11]    |     7.557 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][11]       | result_ex_o[12]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][11]       | result_ex_o[13]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][11]       | result_ex_o[14]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][11]       | result_ex_o[15]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][11]       | result_ex_o[16]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][11]       | result_ex_o[17]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][11]       | result_ex_o[18]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][11]       | result_ex_o[19]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][11]       | result_ex_o[20]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][11]       | result_ex_o[21]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][11]       | result_ex_o[22]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][11]       | result_ex_o[23]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][11]       | result_ex_o[24]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][11]       | result_ex_o[25]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][11]       | result_ex_o[26]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][11]       | result_ex_o[27]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][11]       | result_ex_o[28]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][11]       | result_ex_o[29]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][11]       | result_ex_o[30]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][11]       | result_ex_o[31]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][12]       | imd_val_d_o[0][0]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][12]       | imd_val_d_o[0][1]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][12]       | imd_val_d_o[0][2]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][12]       | imd_val_d_o[0][3]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][12]       | imd_val_d_o[0][4]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][12]       | imd_val_d_o[0][5]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][12]       | imd_val_d_o[0][6]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][12]       | imd_val_d_o[0][7]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][12]       | imd_val_d_o[0][8]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][12]       | imd_val_d_o[0][9]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][12]       | imd_val_d_o[0][10] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][12]       | imd_val_d_o[0][11] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][12]       | imd_val_d_o[0][12] |     8.190 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][12]       | imd_val_d_o[0][13] |     8.190 | SLOW    |     2.202 | FAST    |
imd_val_q_i[0][12]       | imd_val_d_o[0][14] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][12]       | imd_val_d_o[0][15] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][12]       | imd_val_d_o[0][16] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][12]       | imd_val_d_o[0][17] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][12]       | imd_val_d_o[0][18] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][12]       | imd_val_d_o[0][19] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][12]       | imd_val_d_o[0][20] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][12]       | imd_val_d_o[0][21] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][12]       | imd_val_d_o[0][22] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][12]       | imd_val_d_o[0][23] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][12]       | imd_val_d_o[0][24] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][12]       | imd_val_d_o[0][25] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][12]       | imd_val_d_o[0][26] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][12]       | imd_val_d_o[0][27] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][12]       | imd_val_d_o[0][28] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][12]       | imd_val_d_o[0][29] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][12]       | imd_val_d_o[0][30] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][12]       | imd_val_d_o[0][31] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][12]       | result_ex_o[0]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][12]       | result_ex_o[1]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][12]       | result_ex_o[2]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][12]       | result_ex_o[3]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][12]       | result_ex_o[4]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][12]       | result_ex_o[5]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][12]       | result_ex_o[6]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][12]       | result_ex_o[7]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][12]       | result_ex_o[8]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][12]       | result_ex_o[9]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][12]       | result_ex_o[10]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][12]       | result_ex_o[11]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][12]       | result_ex_o[12]    |     7.557 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][12]       | result_ex_o[13]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][12]       | result_ex_o[14]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][12]       | result_ex_o[15]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][12]       | result_ex_o[16]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][12]       | result_ex_o[17]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][12]       | result_ex_o[18]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][12]       | result_ex_o[19]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][12]       | result_ex_o[20]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][12]       | result_ex_o[21]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][12]       | result_ex_o[22]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][12]       | result_ex_o[23]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][12]       | result_ex_o[24]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][12]       | result_ex_o[25]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][12]       | result_ex_o[26]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][12]       | result_ex_o[27]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][12]       | result_ex_o[28]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][12]       | result_ex_o[29]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][12]       | result_ex_o[30]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][12]       | result_ex_o[31]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][13]       | imd_val_d_o[0][0]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][13]       | imd_val_d_o[0][1]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][13]       | imd_val_d_o[0][2]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][13]       | imd_val_d_o[0][3]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][13]       | imd_val_d_o[0][4]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][13]       | imd_val_d_o[0][5]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][13]       | imd_val_d_o[0][6]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][13]       | imd_val_d_o[0][7]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][13]       | imd_val_d_o[0][8]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][13]       | imd_val_d_o[0][9]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][13]       | imd_val_d_o[0][10] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][13]       | imd_val_d_o[0][11] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][13]       | imd_val_d_o[0][12] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][13]       | imd_val_d_o[0][13] |     8.190 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][13]       | imd_val_d_o[0][14] |     8.190 | SLOW    |     2.410 | FAST    |
imd_val_q_i[0][13]       | imd_val_d_o[0][15] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][13]       | imd_val_d_o[0][16] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][13]       | imd_val_d_o[0][17] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][13]       | imd_val_d_o[0][18] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][13]       | imd_val_d_o[0][19] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][13]       | imd_val_d_o[0][20] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][13]       | imd_val_d_o[0][21] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][13]       | imd_val_d_o[0][22] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][13]       | imd_val_d_o[0][23] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][13]       | imd_val_d_o[0][24] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][13]       | imd_val_d_o[0][25] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][13]       | imd_val_d_o[0][26] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][13]       | imd_val_d_o[0][27] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][13]       | imd_val_d_o[0][28] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][13]       | imd_val_d_o[0][29] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][13]       | imd_val_d_o[0][30] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][13]       | imd_val_d_o[0][31] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][13]       | result_ex_o[0]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][13]       | result_ex_o[1]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][13]       | result_ex_o[2]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][13]       | result_ex_o[3]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][13]       | result_ex_o[4]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][13]       | result_ex_o[5]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][13]       | result_ex_o[6]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][13]       | result_ex_o[7]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][13]       | result_ex_o[8]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][13]       | result_ex_o[9]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][13]       | result_ex_o[10]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][13]       | result_ex_o[11]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][13]       | result_ex_o[12]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][13]       | result_ex_o[13]    |     7.557 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][13]       | result_ex_o[14]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][13]       | result_ex_o[15]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][13]       | result_ex_o[16]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][13]       | result_ex_o[17]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][13]       | result_ex_o[18]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][13]       | result_ex_o[19]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][13]       | result_ex_o[20]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][13]       | result_ex_o[21]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][13]       | result_ex_o[22]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][13]       | result_ex_o[23]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][13]       | result_ex_o[24]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][13]       | result_ex_o[25]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][13]       | result_ex_o[26]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][13]       | result_ex_o[27]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][13]       | result_ex_o[28]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][13]       | result_ex_o[29]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][13]       | result_ex_o[30]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][13]       | result_ex_o[31]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][14]       | imd_val_d_o[0][0]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][14]       | imd_val_d_o[0][1]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][14]       | imd_val_d_o[0][2]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][14]       | imd_val_d_o[0][3]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][14]       | imd_val_d_o[0][4]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][14]       | imd_val_d_o[0][5]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][14]       | imd_val_d_o[0][6]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][14]       | imd_val_d_o[0][7]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][14]       | imd_val_d_o[0][8]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][14]       | imd_val_d_o[0][9]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][14]       | imd_val_d_o[0][10] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][14]       | imd_val_d_o[0][11] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][14]       | imd_val_d_o[0][12] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][14]       | imd_val_d_o[0][13] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][14]       | imd_val_d_o[0][14] |     8.190 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][14]       | imd_val_d_o[0][15] |     8.190 | SLOW    |     2.410 | FAST    |
imd_val_q_i[0][14]       | imd_val_d_o[0][16] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][14]       | imd_val_d_o[0][17] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][14]       | imd_val_d_o[0][18] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][14]       | imd_val_d_o[0][19] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][14]       | imd_val_d_o[0][20] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][14]       | imd_val_d_o[0][21] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][14]       | imd_val_d_o[0][22] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][14]       | imd_val_d_o[0][23] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][14]       | imd_val_d_o[0][24] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][14]       | imd_val_d_o[0][25] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][14]       | imd_val_d_o[0][26] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][14]       | imd_val_d_o[0][27] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][14]       | imd_val_d_o[0][28] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][14]       | imd_val_d_o[0][29] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][14]       | imd_val_d_o[0][30] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][14]       | imd_val_d_o[0][31] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][14]       | result_ex_o[0]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][14]       | result_ex_o[1]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][14]       | result_ex_o[2]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][14]       | result_ex_o[3]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][14]       | result_ex_o[4]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][14]       | result_ex_o[5]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][14]       | result_ex_o[6]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][14]       | result_ex_o[7]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][14]       | result_ex_o[8]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][14]       | result_ex_o[9]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][14]       | result_ex_o[10]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][14]       | result_ex_o[11]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][14]       | result_ex_o[12]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][14]       | result_ex_o[13]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][14]       | result_ex_o[14]    |     7.557 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][14]       | result_ex_o[15]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][14]       | result_ex_o[16]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][14]       | result_ex_o[17]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][14]       | result_ex_o[18]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][14]       | result_ex_o[19]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][14]       | result_ex_o[20]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][14]       | result_ex_o[21]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][14]       | result_ex_o[22]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][14]       | result_ex_o[23]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][14]       | result_ex_o[24]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][14]       | result_ex_o[25]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][14]       | result_ex_o[26]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][14]       | result_ex_o[27]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][14]       | result_ex_o[28]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][14]       | result_ex_o[29]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][14]       | result_ex_o[30]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][14]       | result_ex_o[31]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][15]       | imd_val_d_o[0][0]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][15]       | imd_val_d_o[0][1]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][15]       | imd_val_d_o[0][2]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][15]       | imd_val_d_o[0][3]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][15]       | imd_val_d_o[0][4]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][15]       | imd_val_d_o[0][5]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][15]       | imd_val_d_o[0][6]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][15]       | imd_val_d_o[0][7]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][15]       | imd_val_d_o[0][8]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][15]       | imd_val_d_o[0][9]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][15]       | imd_val_d_o[0][10] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][15]       | imd_val_d_o[0][11] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][15]       | imd_val_d_o[0][12] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][15]       | imd_val_d_o[0][13] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][15]       | imd_val_d_o[0][14] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][15]       | imd_val_d_o[0][15] |     8.190 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][15]       | imd_val_d_o[0][16] |     8.201 | SLOW    |     2.202 | FAST    |
imd_val_q_i[0][15]       | imd_val_d_o[0][17] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][15]       | imd_val_d_o[0][18] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][15]       | imd_val_d_o[0][19] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][15]       | imd_val_d_o[0][20] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][15]       | imd_val_d_o[0][21] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][15]       | imd_val_d_o[0][22] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][15]       | imd_val_d_o[0][23] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][15]       | imd_val_d_o[0][24] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][15]       | imd_val_d_o[0][25] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][15]       | imd_val_d_o[0][26] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][15]       | imd_val_d_o[0][27] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][15]       | imd_val_d_o[0][28] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][15]       | imd_val_d_o[0][29] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][15]       | imd_val_d_o[0][30] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][15]       | imd_val_d_o[0][31] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][15]       | result_ex_o[0]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][15]       | result_ex_o[1]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][15]       | result_ex_o[2]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][15]       | result_ex_o[3]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][15]       | result_ex_o[4]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][15]       | result_ex_o[5]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][15]       | result_ex_o[6]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][15]       | result_ex_o[7]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][15]       | result_ex_o[8]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][15]       | result_ex_o[9]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][15]       | result_ex_o[10]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][15]       | result_ex_o[11]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][15]       | result_ex_o[12]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][15]       | result_ex_o[13]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][15]       | result_ex_o[14]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][15]       | result_ex_o[15]    |     7.557 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][15]       | result_ex_o[16]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][15]       | result_ex_o[17]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][15]       | result_ex_o[18]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][15]       | result_ex_o[19]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][15]       | result_ex_o[20]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][15]       | result_ex_o[21]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][15]       | result_ex_o[22]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][15]       | result_ex_o[23]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][15]       | result_ex_o[24]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][15]       | result_ex_o[25]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][15]       | result_ex_o[26]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][15]       | result_ex_o[27]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][15]       | result_ex_o[28]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][15]       | result_ex_o[29]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][15]       | result_ex_o[30]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][15]       | result_ex_o[31]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][16]       | imd_val_d_o[0][0]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][16]       | imd_val_d_o[0][1]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][16]       | imd_val_d_o[0][2]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][16]       | imd_val_d_o[0][3]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][16]       | imd_val_d_o[0][4]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][16]       | imd_val_d_o[0][5]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][16]       | imd_val_d_o[0][6]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][16]       | imd_val_d_o[0][7]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][16]       | imd_val_d_o[0][8]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][16]       | imd_val_d_o[0][9]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][16]       | imd_val_d_o[0][10] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][16]       | imd_val_d_o[0][11] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][16]       | imd_val_d_o[0][12] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][16]       | imd_val_d_o[0][13] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][16]       | imd_val_d_o[0][14] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][16]       | imd_val_d_o[0][15] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][16]       | imd_val_d_o[0][16] |     8.201 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][16]       | imd_val_d_o[0][17] |     8.201 | SLOW    |     2.202 | FAST    |
imd_val_q_i[0][16]       | imd_val_d_o[0][18] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][16]       | imd_val_d_o[0][19] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][16]       | imd_val_d_o[0][20] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][16]       | imd_val_d_o[0][21] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][16]       | imd_val_d_o[0][22] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][16]       | imd_val_d_o[0][23] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][16]       | imd_val_d_o[0][24] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][16]       | imd_val_d_o[0][25] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][16]       | imd_val_d_o[0][26] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][16]       | imd_val_d_o[0][27] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][16]       | imd_val_d_o[0][28] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][16]       | imd_val_d_o[0][29] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][16]       | imd_val_d_o[0][30] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][16]       | imd_val_d_o[0][31] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][16]       | result_ex_o[0]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][16]       | result_ex_o[1]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][16]       | result_ex_o[2]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][16]       | result_ex_o[3]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][16]       | result_ex_o[4]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][16]       | result_ex_o[5]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][16]       | result_ex_o[6]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][16]       | result_ex_o[7]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][16]       | result_ex_o[8]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][16]       | result_ex_o[9]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][16]       | result_ex_o[10]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][16]       | result_ex_o[11]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][16]       | result_ex_o[12]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][16]       | result_ex_o[13]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][16]       | result_ex_o[14]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][16]       | result_ex_o[15]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][16]       | result_ex_o[16]    |     8.001 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][16]       | result_ex_o[17]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][16]       | result_ex_o[18]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][16]       | result_ex_o[19]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][16]       | result_ex_o[20]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][16]       | result_ex_o[21]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][16]       | result_ex_o[22]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][16]       | result_ex_o[23]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][16]       | result_ex_o[24]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][16]       | result_ex_o[25]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][16]       | result_ex_o[26]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][16]       | result_ex_o[27]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][16]       | result_ex_o[28]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][16]       | result_ex_o[29]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][16]       | result_ex_o[30]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][16]       | result_ex_o[31]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][17]       | imd_val_d_o[0][0]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][17]       | imd_val_d_o[0][1]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][17]       | imd_val_d_o[0][2]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][17]       | imd_val_d_o[0][3]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][17]       | imd_val_d_o[0][4]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][17]       | imd_val_d_o[0][5]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][17]       | imd_val_d_o[0][6]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][17]       | imd_val_d_o[0][7]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][17]       | imd_val_d_o[0][8]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][17]       | imd_val_d_o[0][9]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][17]       | imd_val_d_o[0][10] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][17]       | imd_val_d_o[0][11] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][17]       | imd_val_d_o[0][12] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][17]       | imd_val_d_o[0][13] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][17]       | imd_val_d_o[0][14] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][17]       | imd_val_d_o[0][15] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][17]       | imd_val_d_o[0][16] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][17]       | imd_val_d_o[0][17] |     8.201 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][17]       | imd_val_d_o[0][18] |     8.201 | SLOW    |     2.410 | FAST    |
imd_val_q_i[0][17]       | imd_val_d_o[0][19] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][17]       | imd_val_d_o[0][20] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][17]       | imd_val_d_o[0][21] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][17]       | imd_val_d_o[0][22] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][17]       | imd_val_d_o[0][23] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][17]       | imd_val_d_o[0][24] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][17]       | imd_val_d_o[0][25] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][17]       | imd_val_d_o[0][26] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][17]       | imd_val_d_o[0][27] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][17]       | imd_val_d_o[0][28] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][17]       | imd_val_d_o[0][29] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][17]       | imd_val_d_o[0][30] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][17]       | imd_val_d_o[0][31] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][17]       | result_ex_o[0]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][17]       | result_ex_o[1]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][17]       | result_ex_o[2]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][17]       | result_ex_o[3]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][17]       | result_ex_o[4]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][17]       | result_ex_o[5]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][17]       | result_ex_o[6]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][17]       | result_ex_o[7]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][17]       | result_ex_o[8]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][17]       | result_ex_o[9]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][17]       | result_ex_o[10]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][17]       | result_ex_o[11]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][17]       | result_ex_o[12]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][17]       | result_ex_o[13]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][17]       | result_ex_o[14]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][17]       | result_ex_o[15]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][17]       | result_ex_o[16]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][17]       | result_ex_o[17]    |     8.001 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][17]       | result_ex_o[18]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][17]       | result_ex_o[19]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][17]       | result_ex_o[20]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][17]       | result_ex_o[21]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][17]       | result_ex_o[22]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][17]       | result_ex_o[23]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][17]       | result_ex_o[24]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][17]       | result_ex_o[25]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][17]       | result_ex_o[26]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][17]       | result_ex_o[27]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][17]       | result_ex_o[28]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][17]       | result_ex_o[29]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][17]       | result_ex_o[30]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][17]       | result_ex_o[31]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][18]       | imd_val_d_o[0][0]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][18]       | imd_val_d_o[0][1]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][18]       | imd_val_d_o[0][2]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][18]       | imd_val_d_o[0][3]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][18]       | imd_val_d_o[0][4]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][18]       | imd_val_d_o[0][5]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][18]       | imd_val_d_o[0][6]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][18]       | imd_val_d_o[0][7]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][18]       | imd_val_d_o[0][8]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][18]       | imd_val_d_o[0][9]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][18]       | imd_val_d_o[0][10] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][18]       | imd_val_d_o[0][11] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][18]       | imd_val_d_o[0][12] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][18]       | imd_val_d_o[0][13] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][18]       | imd_val_d_o[0][14] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][18]       | imd_val_d_o[0][15] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][18]       | imd_val_d_o[0][16] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][18]       | imd_val_d_o[0][17] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][18]       | imd_val_d_o[0][18] |     8.201 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][18]       | imd_val_d_o[0][19] |     8.201 | SLOW    |     2.410 | FAST    |
imd_val_q_i[0][18]       | imd_val_d_o[0][20] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][18]       | imd_val_d_o[0][21] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][18]       | imd_val_d_o[0][22] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][18]       | imd_val_d_o[0][23] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][18]       | imd_val_d_o[0][24] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][18]       | imd_val_d_o[0][25] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][18]       | imd_val_d_o[0][26] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][18]       | imd_val_d_o[0][27] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][18]       | imd_val_d_o[0][28] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][18]       | imd_val_d_o[0][29] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][18]       | imd_val_d_o[0][30] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][18]       | imd_val_d_o[0][31] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][18]       | result_ex_o[0]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][18]       | result_ex_o[1]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][18]       | result_ex_o[2]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][18]       | result_ex_o[3]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][18]       | result_ex_o[4]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][18]       | result_ex_o[5]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][18]       | result_ex_o[6]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][18]       | result_ex_o[7]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][18]       | result_ex_o[8]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][18]       | result_ex_o[9]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][18]       | result_ex_o[10]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][18]       | result_ex_o[11]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][18]       | result_ex_o[12]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][18]       | result_ex_o[13]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][18]       | result_ex_o[14]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][18]       | result_ex_o[15]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][18]       | result_ex_o[16]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][18]       | result_ex_o[17]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][18]       | result_ex_o[18]    |     8.001 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][18]       | result_ex_o[19]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][18]       | result_ex_o[20]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][18]       | result_ex_o[21]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][18]       | result_ex_o[22]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][18]       | result_ex_o[23]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][18]       | result_ex_o[24]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][18]       | result_ex_o[25]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][18]       | result_ex_o[26]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][18]       | result_ex_o[27]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][18]       | result_ex_o[28]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][18]       | result_ex_o[29]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][18]       | result_ex_o[30]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][18]       | result_ex_o[31]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][19]       | imd_val_d_o[0][0]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][19]       | imd_val_d_o[0][1]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][19]       | imd_val_d_o[0][2]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][19]       | imd_val_d_o[0][3]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][19]       | imd_val_d_o[0][4]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][19]       | imd_val_d_o[0][5]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][19]       | imd_val_d_o[0][6]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][19]       | imd_val_d_o[0][7]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][19]       | imd_val_d_o[0][8]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][19]       | imd_val_d_o[0][9]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][19]       | imd_val_d_o[0][10] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][19]       | imd_val_d_o[0][11] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][19]       | imd_val_d_o[0][12] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][19]       | imd_val_d_o[0][13] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][19]       | imd_val_d_o[0][14] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][19]       | imd_val_d_o[0][15] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][19]       | imd_val_d_o[0][16] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][19]       | imd_val_d_o[0][17] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][19]       | imd_val_d_o[0][18] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][19]       | imd_val_d_o[0][19] |     8.201 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][19]       | imd_val_d_o[0][20] |     8.201 | SLOW    |     2.419 | FAST    |
imd_val_q_i[0][19]       | imd_val_d_o[0][21] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][19]       | imd_val_d_o[0][22] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][19]       | imd_val_d_o[0][23] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][19]       | imd_val_d_o[0][24] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][19]       | imd_val_d_o[0][25] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][19]       | imd_val_d_o[0][26] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][19]       | imd_val_d_o[0][27] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][19]       | imd_val_d_o[0][28] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][19]       | imd_val_d_o[0][29] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][19]       | imd_val_d_o[0][30] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][19]       | imd_val_d_o[0][31] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][19]       | result_ex_o[0]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][19]       | result_ex_o[1]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][19]       | result_ex_o[2]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][19]       | result_ex_o[3]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][19]       | result_ex_o[4]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][19]       | result_ex_o[5]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][19]       | result_ex_o[6]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][19]       | result_ex_o[7]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][19]       | result_ex_o[8]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][19]       | result_ex_o[9]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][19]       | result_ex_o[10]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][19]       | result_ex_o[11]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][19]       | result_ex_o[12]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][19]       | result_ex_o[13]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][19]       | result_ex_o[14]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][19]       | result_ex_o[15]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][19]       | result_ex_o[16]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][19]       | result_ex_o[17]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][19]       | result_ex_o[18]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][19]       | result_ex_o[19]    |     8.001 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][19]       | result_ex_o[20]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][19]       | result_ex_o[21]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][19]       | result_ex_o[22]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][19]       | result_ex_o[23]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][19]       | result_ex_o[24]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][19]       | result_ex_o[25]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][19]       | result_ex_o[26]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][19]       | result_ex_o[27]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][19]       | result_ex_o[28]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][19]       | result_ex_o[29]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][19]       | result_ex_o[30]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][19]       | result_ex_o[31]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][20]       | imd_val_d_o[0][0]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][20]       | imd_val_d_o[0][1]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][20]       | imd_val_d_o[0][2]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][20]       | imd_val_d_o[0][3]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][20]       | imd_val_d_o[0][4]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][20]       | imd_val_d_o[0][5]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][20]       | imd_val_d_o[0][6]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][20]       | imd_val_d_o[0][7]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][20]       | imd_val_d_o[0][8]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][20]       | imd_val_d_o[0][9]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][20]       | imd_val_d_o[0][10] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][20]       | imd_val_d_o[0][11] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][20]       | imd_val_d_o[0][12] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][20]       | imd_val_d_o[0][13] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][20]       | imd_val_d_o[0][14] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][20]       | imd_val_d_o[0][15] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][20]       | imd_val_d_o[0][16] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][20]       | imd_val_d_o[0][17] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][20]       | imd_val_d_o[0][18] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][20]       | imd_val_d_o[0][19] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][20]       | imd_val_d_o[0][20] |     8.201 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][20]       | imd_val_d_o[0][21] |     8.201 | SLOW    |     2.419 | FAST    |
imd_val_q_i[0][20]       | imd_val_d_o[0][22] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][20]       | imd_val_d_o[0][23] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][20]       | imd_val_d_o[0][24] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][20]       | imd_val_d_o[0][25] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][20]       | imd_val_d_o[0][26] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][20]       | imd_val_d_o[0][27] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][20]       | imd_val_d_o[0][28] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][20]       | imd_val_d_o[0][29] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][20]       | imd_val_d_o[0][30] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][20]       | imd_val_d_o[0][31] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][20]       | result_ex_o[0]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][20]       | result_ex_o[1]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][20]       | result_ex_o[2]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][20]       | result_ex_o[3]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][20]       | result_ex_o[4]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][20]       | result_ex_o[5]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][20]       | result_ex_o[6]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][20]       | result_ex_o[7]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][20]       | result_ex_o[8]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][20]       | result_ex_o[9]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][20]       | result_ex_o[10]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][20]       | result_ex_o[11]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][20]       | result_ex_o[12]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][20]       | result_ex_o[13]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][20]       | result_ex_o[14]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][20]       | result_ex_o[15]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][20]       | result_ex_o[16]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][20]       | result_ex_o[17]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][20]       | result_ex_o[18]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][20]       | result_ex_o[19]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][20]       | result_ex_o[20]    |     8.001 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][20]       | result_ex_o[21]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][20]       | result_ex_o[22]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][20]       | result_ex_o[23]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][20]       | result_ex_o[24]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][20]       | result_ex_o[25]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][20]       | result_ex_o[26]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][20]       | result_ex_o[27]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][20]       | result_ex_o[28]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][20]       | result_ex_o[29]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][20]       | result_ex_o[30]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][20]       | result_ex_o[31]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][21]       | imd_val_d_o[0][0]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][21]       | imd_val_d_o[0][1]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][21]       | imd_val_d_o[0][2]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][21]       | imd_val_d_o[0][3]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][21]       | imd_val_d_o[0][4]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][21]       | imd_val_d_o[0][5]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][21]       | imd_val_d_o[0][6]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][21]       | imd_val_d_o[0][7]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][21]       | imd_val_d_o[0][8]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][21]       | imd_val_d_o[0][9]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][21]       | imd_val_d_o[0][10] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][21]       | imd_val_d_o[0][11] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][21]       | imd_val_d_o[0][12] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][21]       | imd_val_d_o[0][13] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][21]       | imd_val_d_o[0][14] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][21]       | imd_val_d_o[0][15] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][21]       | imd_val_d_o[0][16] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][21]       | imd_val_d_o[0][17] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][21]       | imd_val_d_o[0][18] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][21]       | imd_val_d_o[0][19] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][21]       | imd_val_d_o[0][20] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][21]       | imd_val_d_o[0][21] |     8.201 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][21]       | imd_val_d_o[0][22] |     8.201 | SLOW    |     2.410 | FAST    |
imd_val_q_i[0][21]       | imd_val_d_o[0][23] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][21]       | imd_val_d_o[0][24] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][21]       | imd_val_d_o[0][25] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][21]       | imd_val_d_o[0][26] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][21]       | imd_val_d_o[0][27] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][21]       | imd_val_d_o[0][28] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][21]       | imd_val_d_o[0][29] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][21]       | imd_val_d_o[0][30] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][21]       | imd_val_d_o[0][31] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][21]       | result_ex_o[0]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][21]       | result_ex_o[1]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][21]       | result_ex_o[2]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][21]       | result_ex_o[3]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][21]       | result_ex_o[4]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][21]       | result_ex_o[5]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][21]       | result_ex_o[6]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][21]       | result_ex_o[7]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][21]       | result_ex_o[8]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][21]       | result_ex_o[9]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][21]       | result_ex_o[10]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][21]       | result_ex_o[11]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][21]       | result_ex_o[12]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][21]       | result_ex_o[13]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][21]       | result_ex_o[14]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][21]       | result_ex_o[15]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][21]       | result_ex_o[16]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][21]       | result_ex_o[17]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][21]       | result_ex_o[18]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][21]       | result_ex_o[19]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][21]       | result_ex_o[20]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][21]       | result_ex_o[21]    |     8.001 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][21]       | result_ex_o[22]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][21]       | result_ex_o[23]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][21]       | result_ex_o[24]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][21]       | result_ex_o[25]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][21]       | result_ex_o[26]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][21]       | result_ex_o[27]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][21]       | result_ex_o[28]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][21]       | result_ex_o[29]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][21]       | result_ex_o[30]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][21]       | result_ex_o[31]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][22]       | imd_val_d_o[0][0]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][22]       | imd_val_d_o[0][1]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][22]       | imd_val_d_o[0][2]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][22]       | imd_val_d_o[0][3]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][22]       | imd_val_d_o[0][4]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][22]       | imd_val_d_o[0][5]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][22]       | imd_val_d_o[0][6]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][22]       | imd_val_d_o[0][7]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][22]       | imd_val_d_o[0][8]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][22]       | imd_val_d_o[0][9]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][22]       | imd_val_d_o[0][10] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][22]       | imd_val_d_o[0][11] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][22]       | imd_val_d_o[0][12] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][22]       | imd_val_d_o[0][13] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][22]       | imd_val_d_o[0][14] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][22]       | imd_val_d_o[0][15] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][22]       | imd_val_d_o[0][16] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][22]       | imd_val_d_o[0][17] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][22]       | imd_val_d_o[0][18] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][22]       | imd_val_d_o[0][19] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][22]       | imd_val_d_o[0][20] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][22]       | imd_val_d_o[0][21] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][22]       | imd_val_d_o[0][22] |     8.201 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][22]       | imd_val_d_o[0][23] |     8.201 | SLOW    |     2.202 | FAST    |
imd_val_q_i[0][22]       | imd_val_d_o[0][24] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][22]       | imd_val_d_o[0][25] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][22]       | imd_val_d_o[0][26] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][22]       | imd_val_d_o[0][27] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][22]       | imd_val_d_o[0][28] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][22]       | imd_val_d_o[0][29] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][22]       | imd_val_d_o[0][30] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][22]       | imd_val_d_o[0][31] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][22]       | result_ex_o[0]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][22]       | result_ex_o[1]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][22]       | result_ex_o[2]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][22]       | result_ex_o[3]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][22]       | result_ex_o[4]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][22]       | result_ex_o[5]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][22]       | result_ex_o[6]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][22]       | result_ex_o[7]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][22]       | result_ex_o[8]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][22]       | result_ex_o[9]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][22]       | result_ex_o[10]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][22]       | result_ex_o[11]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][22]       | result_ex_o[12]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][22]       | result_ex_o[13]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][22]       | result_ex_o[14]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][22]       | result_ex_o[15]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][22]       | result_ex_o[16]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][22]       | result_ex_o[17]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][22]       | result_ex_o[18]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][22]       | result_ex_o[19]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][22]       | result_ex_o[20]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][22]       | result_ex_o[21]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][22]       | result_ex_o[22]    |     8.001 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][22]       | result_ex_o[23]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][22]       | result_ex_o[24]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][22]       | result_ex_o[25]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][22]       | result_ex_o[26]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][22]       | result_ex_o[27]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][22]       | result_ex_o[28]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][22]       | result_ex_o[29]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][22]       | result_ex_o[30]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][22]       | result_ex_o[31]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][23]       | imd_val_d_o[0][0]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][23]       | imd_val_d_o[0][1]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][23]       | imd_val_d_o[0][2]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][23]       | imd_val_d_o[0][3]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][23]       | imd_val_d_o[0][4]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][23]       | imd_val_d_o[0][5]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][23]       | imd_val_d_o[0][6]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][23]       | imd_val_d_o[0][7]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][23]       | imd_val_d_o[0][8]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][23]       | imd_val_d_o[0][9]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][23]       | imd_val_d_o[0][10] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][23]       | imd_val_d_o[0][11] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][23]       | imd_val_d_o[0][12] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][23]       | imd_val_d_o[0][13] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][23]       | imd_val_d_o[0][14] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][23]       | imd_val_d_o[0][15] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][23]       | imd_val_d_o[0][16] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][23]       | imd_val_d_o[0][17] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][23]       | imd_val_d_o[0][18] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][23]       | imd_val_d_o[0][19] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][23]       | imd_val_d_o[0][20] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][23]       | imd_val_d_o[0][21] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][23]       | imd_val_d_o[0][22] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][23]       | imd_val_d_o[0][23] |     8.201 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][23]       | imd_val_d_o[0][24] |     8.201 | SLOW    |     2.410 | FAST    |
imd_val_q_i[0][23]       | imd_val_d_o[0][25] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][23]       | imd_val_d_o[0][26] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][23]       | imd_val_d_o[0][27] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][23]       | imd_val_d_o[0][28] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][23]       | imd_val_d_o[0][29] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][23]       | imd_val_d_o[0][30] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][23]       | imd_val_d_o[0][31] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][23]       | result_ex_o[0]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][23]       | result_ex_o[1]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][23]       | result_ex_o[2]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][23]       | result_ex_o[3]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][23]       | result_ex_o[4]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][23]       | result_ex_o[5]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][23]       | result_ex_o[6]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][23]       | result_ex_o[7]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][23]       | result_ex_o[8]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][23]       | result_ex_o[9]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][23]       | result_ex_o[10]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][23]       | result_ex_o[11]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][23]       | result_ex_o[12]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][23]       | result_ex_o[13]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][23]       | result_ex_o[14]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][23]       | result_ex_o[15]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][23]       | result_ex_o[16]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][23]       | result_ex_o[17]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][23]       | result_ex_o[18]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][23]       | result_ex_o[19]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][23]       | result_ex_o[20]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][23]       | result_ex_o[21]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][23]       | result_ex_o[22]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][23]       | result_ex_o[23]    |     8.001 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][23]       | result_ex_o[24]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][23]       | result_ex_o[25]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][23]       | result_ex_o[26]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][23]       | result_ex_o[27]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][23]       | result_ex_o[28]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][23]       | result_ex_o[29]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][23]       | result_ex_o[30]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][23]       | result_ex_o[31]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][24]       | imd_val_d_o[0][0]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][24]       | imd_val_d_o[0][1]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][24]       | imd_val_d_o[0][2]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][24]       | imd_val_d_o[0][3]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][24]       | imd_val_d_o[0][4]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][24]       | imd_val_d_o[0][5]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][24]       | imd_val_d_o[0][6]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][24]       | imd_val_d_o[0][7]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][24]       | imd_val_d_o[0][8]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][24]       | imd_val_d_o[0][9]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][24]       | imd_val_d_o[0][10] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][24]       | imd_val_d_o[0][11] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][24]       | imd_val_d_o[0][12] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][24]       | imd_val_d_o[0][13] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][24]       | imd_val_d_o[0][14] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][24]       | imd_val_d_o[0][15] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][24]       | imd_val_d_o[0][16] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][24]       | imd_val_d_o[0][17] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][24]       | imd_val_d_o[0][18] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][24]       | imd_val_d_o[0][19] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][24]       | imd_val_d_o[0][20] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][24]       | imd_val_d_o[0][21] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][24]       | imd_val_d_o[0][22] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][24]       | imd_val_d_o[0][23] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][24]       | imd_val_d_o[0][24] |     8.201 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][24]       | imd_val_d_o[0][25] |     8.201 | SLOW    |     2.202 | FAST    |
imd_val_q_i[0][24]       | imd_val_d_o[0][26] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][24]       | imd_val_d_o[0][27] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][24]       | imd_val_d_o[0][28] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][24]       | imd_val_d_o[0][29] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][24]       | imd_val_d_o[0][30] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][24]       | imd_val_d_o[0][31] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][24]       | result_ex_o[0]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][24]       | result_ex_o[1]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][24]       | result_ex_o[2]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][24]       | result_ex_o[3]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][24]       | result_ex_o[4]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][24]       | result_ex_o[5]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][24]       | result_ex_o[6]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][24]       | result_ex_o[7]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][24]       | result_ex_o[8]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][24]       | result_ex_o[9]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][24]       | result_ex_o[10]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][24]       | result_ex_o[11]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][24]       | result_ex_o[12]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][24]       | result_ex_o[13]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][24]       | result_ex_o[14]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][24]       | result_ex_o[15]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][24]       | result_ex_o[16]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][24]       | result_ex_o[17]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][24]       | result_ex_o[18]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][24]       | result_ex_o[19]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][24]       | result_ex_o[20]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][24]       | result_ex_o[21]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][24]       | result_ex_o[22]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][24]       | result_ex_o[23]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][24]       | result_ex_o[24]    |     8.001 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][24]       | result_ex_o[25]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][24]       | result_ex_o[26]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][24]       | result_ex_o[27]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][24]       | result_ex_o[28]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][24]       | result_ex_o[29]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][24]       | result_ex_o[30]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][24]       | result_ex_o[31]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][25]       | imd_val_d_o[0][0]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][25]       | imd_val_d_o[0][1]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][25]       | imd_val_d_o[0][2]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][25]       | imd_val_d_o[0][3]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][25]       | imd_val_d_o[0][4]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][25]       | imd_val_d_o[0][5]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][25]       | imd_val_d_o[0][6]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][25]       | imd_val_d_o[0][7]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][25]       | imd_val_d_o[0][8]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][25]       | imd_val_d_o[0][9]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][25]       | imd_val_d_o[0][10] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][25]       | imd_val_d_o[0][11] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][25]       | imd_val_d_o[0][12] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][25]       | imd_val_d_o[0][13] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][25]       | imd_val_d_o[0][14] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][25]       | imd_val_d_o[0][15] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][25]       | imd_val_d_o[0][16] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][25]       | imd_val_d_o[0][17] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][25]       | imd_val_d_o[0][18] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][25]       | imd_val_d_o[0][19] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][25]       | imd_val_d_o[0][20] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][25]       | imd_val_d_o[0][21] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][25]       | imd_val_d_o[0][22] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][25]       | imd_val_d_o[0][23] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][25]       | imd_val_d_o[0][24] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][25]       | imd_val_d_o[0][25] |     8.201 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][25]       | imd_val_d_o[0][26] |     8.201 | SLOW    |     2.211 | FAST    |
imd_val_q_i[0][25]       | imd_val_d_o[0][27] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][25]       | imd_val_d_o[0][28] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][25]       | imd_val_d_o[0][29] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][25]       | imd_val_d_o[0][30] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][25]       | imd_val_d_o[0][31] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][25]       | result_ex_o[0]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][25]       | result_ex_o[1]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][25]       | result_ex_o[2]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][25]       | result_ex_o[3]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][25]       | result_ex_o[4]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][25]       | result_ex_o[5]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][25]       | result_ex_o[6]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][25]       | result_ex_o[7]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][25]       | result_ex_o[8]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][25]       | result_ex_o[9]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][25]       | result_ex_o[10]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][25]       | result_ex_o[11]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][25]       | result_ex_o[12]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][25]       | result_ex_o[13]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][25]       | result_ex_o[14]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][25]       | result_ex_o[15]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][25]       | result_ex_o[16]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][25]       | result_ex_o[17]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][25]       | result_ex_o[18]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][25]       | result_ex_o[19]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][25]       | result_ex_o[20]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][25]       | result_ex_o[21]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][25]       | result_ex_o[22]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][25]       | result_ex_o[23]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][25]       | result_ex_o[24]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][25]       | result_ex_o[25]    |     8.001 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][25]       | result_ex_o[26]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][25]       | result_ex_o[27]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][25]       | result_ex_o[28]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][25]       | result_ex_o[29]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][25]       | result_ex_o[30]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][25]       | result_ex_o[31]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][26]       | imd_val_d_o[0][0]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][26]       | imd_val_d_o[0][1]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][26]       | imd_val_d_o[0][2]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][26]       | imd_val_d_o[0][3]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][26]       | imd_val_d_o[0][4]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][26]       | imd_val_d_o[0][5]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][26]       | imd_val_d_o[0][6]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][26]       | imd_val_d_o[0][7]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][26]       | imd_val_d_o[0][8]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][26]       | imd_val_d_o[0][9]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][26]       | imd_val_d_o[0][10] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][26]       | imd_val_d_o[0][11] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][26]       | imd_val_d_o[0][12] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][26]       | imd_val_d_o[0][13] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][26]       | imd_val_d_o[0][14] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][26]       | imd_val_d_o[0][15] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][26]       | imd_val_d_o[0][16] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][26]       | imd_val_d_o[0][17] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][26]       | imd_val_d_o[0][18] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][26]       | imd_val_d_o[0][19] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][26]       | imd_val_d_o[0][20] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][26]       | imd_val_d_o[0][21] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][26]       | imd_val_d_o[0][22] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][26]       | imd_val_d_o[0][23] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][26]       | imd_val_d_o[0][24] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][26]       | imd_val_d_o[0][25] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][26]       | imd_val_d_o[0][26] |     8.201 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][26]       | imd_val_d_o[0][27] |     8.201 | SLOW    |     2.410 | FAST    |
imd_val_q_i[0][26]       | imd_val_d_o[0][28] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][26]       | imd_val_d_o[0][29] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][26]       | imd_val_d_o[0][30] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][26]       | imd_val_d_o[0][31] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][26]       | result_ex_o[0]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][26]       | result_ex_o[1]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][26]       | result_ex_o[2]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][26]       | result_ex_o[3]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][26]       | result_ex_o[4]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][26]       | result_ex_o[5]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][26]       | result_ex_o[6]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][26]       | result_ex_o[7]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][26]       | result_ex_o[8]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][26]       | result_ex_o[9]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][26]       | result_ex_o[10]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][26]       | result_ex_o[11]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][26]       | result_ex_o[12]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][26]       | result_ex_o[13]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][26]       | result_ex_o[14]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][26]       | result_ex_o[15]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][26]       | result_ex_o[16]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][26]       | result_ex_o[17]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][26]       | result_ex_o[18]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][26]       | result_ex_o[19]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][26]       | result_ex_o[20]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][26]       | result_ex_o[21]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][26]       | result_ex_o[22]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][26]       | result_ex_o[23]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][26]       | result_ex_o[24]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][26]       | result_ex_o[25]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][26]       | result_ex_o[26]    |     8.001 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][26]       | result_ex_o[27]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][26]       | result_ex_o[28]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][26]       | result_ex_o[29]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][26]       | result_ex_o[30]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][26]       | result_ex_o[31]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][27]       | imd_val_d_o[0][0]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][27]       | imd_val_d_o[0][1]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][27]       | imd_val_d_o[0][2]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][27]       | imd_val_d_o[0][3]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][27]       | imd_val_d_o[0][4]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][27]       | imd_val_d_o[0][5]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][27]       | imd_val_d_o[0][6]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][27]       | imd_val_d_o[0][7]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][27]       | imd_val_d_o[0][8]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][27]       | imd_val_d_o[0][9]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][27]       | imd_val_d_o[0][10] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][27]       | imd_val_d_o[0][11] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][27]       | imd_val_d_o[0][12] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][27]       | imd_val_d_o[0][13] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][27]       | imd_val_d_o[0][14] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][27]       | imd_val_d_o[0][15] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][27]       | imd_val_d_o[0][16] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][27]       | imd_val_d_o[0][17] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][27]       | imd_val_d_o[0][18] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][27]       | imd_val_d_o[0][19] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][27]       | imd_val_d_o[0][20] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][27]       | imd_val_d_o[0][21] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][27]       | imd_val_d_o[0][22] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][27]       | imd_val_d_o[0][23] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][27]       | imd_val_d_o[0][24] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][27]       | imd_val_d_o[0][25] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][27]       | imd_val_d_o[0][26] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][27]       | imd_val_d_o[0][27] |     8.201 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][27]       | imd_val_d_o[0][28] |     8.201 | SLOW    |     2.410 | FAST    |
imd_val_q_i[0][27]       | imd_val_d_o[0][29] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][27]       | imd_val_d_o[0][30] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][27]       | imd_val_d_o[0][31] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][27]       | result_ex_o[0]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][27]       | result_ex_o[1]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][27]       | result_ex_o[2]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][27]       | result_ex_o[3]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][27]       | result_ex_o[4]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][27]       | result_ex_o[5]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][27]       | result_ex_o[6]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][27]       | result_ex_o[7]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][27]       | result_ex_o[8]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][27]       | result_ex_o[9]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][27]       | result_ex_o[10]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][27]       | result_ex_o[11]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][27]       | result_ex_o[12]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][27]       | result_ex_o[13]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][27]       | result_ex_o[14]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][27]       | result_ex_o[15]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][27]       | result_ex_o[16]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][27]       | result_ex_o[17]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][27]       | result_ex_o[18]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][27]       | result_ex_o[19]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][27]       | result_ex_o[20]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][27]       | result_ex_o[21]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][27]       | result_ex_o[22]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][27]       | result_ex_o[23]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][27]       | result_ex_o[24]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][27]       | result_ex_o[25]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][27]       | result_ex_o[26]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][27]       | result_ex_o[27]    |     8.001 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][27]       | result_ex_o[28]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][27]       | result_ex_o[29]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][27]       | result_ex_o[30]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][27]       | result_ex_o[31]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][28]       | imd_val_d_o[0][0]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][28]       | imd_val_d_o[0][1]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][28]       | imd_val_d_o[0][2]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][28]       | imd_val_d_o[0][3]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][28]       | imd_val_d_o[0][4]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][28]       | imd_val_d_o[0][5]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][28]       | imd_val_d_o[0][6]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][28]       | imd_val_d_o[0][7]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][28]       | imd_val_d_o[0][8]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][28]       | imd_val_d_o[0][9]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][28]       | imd_val_d_o[0][10] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][28]       | imd_val_d_o[0][11] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][28]       | imd_val_d_o[0][12] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][28]       | imd_val_d_o[0][13] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][28]       | imd_val_d_o[0][14] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][28]       | imd_val_d_o[0][15] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][28]       | imd_val_d_o[0][16] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][28]       | imd_val_d_o[0][17] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][28]       | imd_val_d_o[0][18] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][28]       | imd_val_d_o[0][19] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][28]       | imd_val_d_o[0][20] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][28]       | imd_val_d_o[0][21] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][28]       | imd_val_d_o[0][22] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][28]       | imd_val_d_o[0][23] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][28]       | imd_val_d_o[0][24] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][28]       | imd_val_d_o[0][25] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][28]       | imd_val_d_o[0][26] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][28]       | imd_val_d_o[0][27] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][28]       | imd_val_d_o[0][28] |     8.201 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][28]       | imd_val_d_o[0][29] |     8.201 | SLOW    |     2.202 | FAST    |
imd_val_q_i[0][28]       | imd_val_d_o[0][30] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][28]       | imd_val_d_o[0][31] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][28]       | result_ex_o[0]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][28]       | result_ex_o[1]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][28]       | result_ex_o[2]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][28]       | result_ex_o[3]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][28]       | result_ex_o[4]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][28]       | result_ex_o[5]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][28]       | result_ex_o[6]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][28]       | result_ex_o[7]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][28]       | result_ex_o[8]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][28]       | result_ex_o[9]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][28]       | result_ex_o[10]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][28]       | result_ex_o[11]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][28]       | result_ex_o[12]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][28]       | result_ex_o[13]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][28]       | result_ex_o[14]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][28]       | result_ex_o[15]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][28]       | result_ex_o[16]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][28]       | result_ex_o[17]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][28]       | result_ex_o[18]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][28]       | result_ex_o[19]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][28]       | result_ex_o[20]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][28]       | result_ex_o[21]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][28]       | result_ex_o[22]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][28]       | result_ex_o[23]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][28]       | result_ex_o[24]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][28]       | result_ex_o[25]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][28]       | result_ex_o[26]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][28]       | result_ex_o[27]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][28]       | result_ex_o[28]    |     8.001 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][28]       | result_ex_o[29]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][28]       | result_ex_o[30]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][28]       | result_ex_o[31]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][29]       | imd_val_d_o[0][0]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][29]       | imd_val_d_o[0][1]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][29]       | imd_val_d_o[0][2]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][29]       | imd_val_d_o[0][3]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][29]       | imd_val_d_o[0][4]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][29]       | imd_val_d_o[0][5]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][29]       | imd_val_d_o[0][6]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][29]       | imd_val_d_o[0][7]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][29]       | imd_val_d_o[0][8]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][29]       | imd_val_d_o[0][9]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][29]       | imd_val_d_o[0][10] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][29]       | imd_val_d_o[0][11] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][29]       | imd_val_d_o[0][12] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][29]       | imd_val_d_o[0][13] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][29]       | imd_val_d_o[0][14] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][29]       | imd_val_d_o[0][15] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][29]       | imd_val_d_o[0][16] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][29]       | imd_val_d_o[0][17] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][29]       | imd_val_d_o[0][18] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][29]       | imd_val_d_o[0][19] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][29]       | imd_val_d_o[0][20] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][29]       | imd_val_d_o[0][21] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][29]       | imd_val_d_o[0][22] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][29]       | imd_val_d_o[0][23] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][29]       | imd_val_d_o[0][24] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][29]       | imd_val_d_o[0][25] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][29]       | imd_val_d_o[0][26] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][29]       | imd_val_d_o[0][27] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][29]       | imd_val_d_o[0][28] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][29]       | imd_val_d_o[0][29] |     8.201 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][29]       | imd_val_d_o[0][30] |     8.201 | SLOW    |     2.410 | FAST    |
imd_val_q_i[0][29]       | imd_val_d_o[0][31] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][29]       | result_ex_o[0]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][29]       | result_ex_o[1]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][29]       | result_ex_o[2]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][29]       | result_ex_o[3]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][29]       | result_ex_o[4]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][29]       | result_ex_o[5]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][29]       | result_ex_o[6]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][29]       | result_ex_o[7]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][29]       | result_ex_o[8]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][29]       | result_ex_o[9]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][29]       | result_ex_o[10]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][29]       | result_ex_o[11]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][29]       | result_ex_o[12]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][29]       | result_ex_o[13]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][29]       | result_ex_o[14]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][29]       | result_ex_o[15]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][29]       | result_ex_o[16]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][29]       | result_ex_o[17]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][29]       | result_ex_o[18]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][29]       | result_ex_o[19]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][29]       | result_ex_o[20]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][29]       | result_ex_o[21]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][29]       | result_ex_o[22]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][29]       | result_ex_o[23]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][29]       | result_ex_o[24]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][29]       | result_ex_o[25]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][29]       | result_ex_o[26]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][29]       | result_ex_o[27]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][29]       | result_ex_o[28]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][29]       | result_ex_o[29]    |     8.001 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][29]       | result_ex_o[30]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][29]       | result_ex_o[31]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][30]       | imd_val_d_o[0][0]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][30]       | imd_val_d_o[0][1]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][30]       | imd_val_d_o[0][2]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][30]       | imd_val_d_o[0][3]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][30]       | imd_val_d_o[0][4]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][30]       | imd_val_d_o[0][5]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][30]       | imd_val_d_o[0][6]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][30]       | imd_val_d_o[0][7]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][30]       | imd_val_d_o[0][8]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][30]       | imd_val_d_o[0][9]  |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][30]       | imd_val_d_o[0][10] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][30]       | imd_val_d_o[0][11] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][30]       | imd_val_d_o[0][12] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][30]       | imd_val_d_o[0][13] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][30]       | imd_val_d_o[0][14] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][30]       | imd_val_d_o[0][15] |     8.190 | SLOW    |     3.294 | FAST    |
imd_val_q_i[0][30]       | imd_val_d_o[0][16] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][30]       | imd_val_d_o[0][17] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][30]       | imd_val_d_o[0][18] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][30]       | imd_val_d_o[0][19] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][30]       | imd_val_d_o[0][20] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][30]       | imd_val_d_o[0][21] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][30]       | imd_val_d_o[0][22] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][30]       | imd_val_d_o[0][23] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][30]       | imd_val_d_o[0][24] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][30]       | imd_val_d_o[0][25] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][30]       | imd_val_d_o[0][26] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][30]       | imd_val_d_o[0][27] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][30]       | imd_val_d_o[0][28] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][30]       | imd_val_d_o[0][29] |     8.201 | SLOW    |     3.300 | FAST    |
imd_val_q_i[0][30]       | imd_val_d_o[0][30] |     8.201 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][30]       | imd_val_d_o[0][31] |     8.201 | SLOW    |     2.211 | FAST    |
imd_val_q_i[0][30]       | result_ex_o[0]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][30]       | result_ex_o[1]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][30]       | result_ex_o[2]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][30]       | result_ex_o[3]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][30]       | result_ex_o[4]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][30]       | result_ex_o[5]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][30]       | result_ex_o[6]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][30]       | result_ex_o[7]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][30]       | result_ex_o[8]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][30]       | result_ex_o[9]     |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][30]       | result_ex_o[10]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][30]       | result_ex_o[11]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][30]       | result_ex_o[12]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][30]       | result_ex_o[13]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][30]       | result_ex_o[14]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][30]       | result_ex_o[15]    |     7.557 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][30]       | result_ex_o[16]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][30]       | result_ex_o[17]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][30]       | result_ex_o[18]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][30]       | result_ex_o[19]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][30]       | result_ex_o[20]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][30]       | result_ex_o[21]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][30]       | result_ex_o[22]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][30]       | result_ex_o[23]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][30]       | result_ex_o[24]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][30]       | result_ex_o[25]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][30]       | result_ex_o[26]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][30]       | result_ex_o[27]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][30]       | result_ex_o[28]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][30]       | result_ex_o[29]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][30]       | result_ex_o[30]    |     8.001 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][30]       | result_ex_o[31]    |     8.001 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][31]       | imd_val_d_o[0][0]  |     8.692 | SLOW    |     2.553 | FAST    |
imd_val_q_i[0][31]       | imd_val_d_o[0][1]  |     8.692 | SLOW    |     2.553 | FAST    |
imd_val_q_i[0][31]       | imd_val_d_o[0][2]  |     8.692 | SLOW    |     2.544 | FAST    |
imd_val_q_i[0][31]       | imd_val_d_o[0][3]  |     8.692 | SLOW    |     2.544 | FAST    |
imd_val_q_i[0][31]       | imd_val_d_o[0][4]  |     8.692 | SLOW    |     2.570 | FAST    |
imd_val_q_i[0][31]       | imd_val_d_o[0][5]  |     8.692 | SLOW    |     2.570 | FAST    |
imd_val_q_i[0][31]       | imd_val_d_o[0][6]  |     8.692 | SLOW    |     2.553 | FAST    |
imd_val_q_i[0][31]       | imd_val_d_o[0][7]  |     8.692 | SLOW    |     2.544 | FAST    |
imd_val_q_i[0][31]       | imd_val_d_o[0][8]  |     8.692 | SLOW    |     2.553 | FAST    |
imd_val_q_i[0][31]       | imd_val_d_o[0][9]  |     8.692 | SLOW    |     2.544 | FAST    |
imd_val_q_i[0][31]       | imd_val_d_o[0][10] |     8.692 | SLOW    |     2.553 | FAST    |
imd_val_q_i[0][31]       | imd_val_d_o[0][11] |     8.692 | SLOW    |     2.553 | FAST    |
imd_val_q_i[0][31]       | imd_val_d_o[0][12] |     8.692 | SLOW    |     2.553 | FAST    |
imd_val_q_i[0][31]       | imd_val_d_o[0][13] |     8.692 | SLOW    |     2.544 | FAST    |
imd_val_q_i[0][31]       | imd_val_d_o[0][14] |     8.692 | SLOW    |     2.553 | FAST    |
imd_val_q_i[0][31]       | imd_val_d_o[0][15] |     8.692 | SLOW    |     2.553 | FAST    |
imd_val_q_i[0][31]       | imd_val_d_o[0][16] |     8.703 | SLOW    |     2.544 | FAST    |
imd_val_q_i[0][31]       | imd_val_d_o[0][17] |     8.703 | SLOW    |     2.544 | FAST    |
imd_val_q_i[0][31]       | imd_val_d_o[0][18] |     8.703 | SLOW    |     2.570 | FAST    |
imd_val_q_i[0][31]       | imd_val_d_o[0][19] |     8.703 | SLOW    |     2.570 | FAST    |
imd_val_q_i[0][31]       | imd_val_d_o[0][20] |     8.703 | SLOW    |     2.571 | FAST    |
imd_val_q_i[0][31]       | imd_val_d_o[0][21] |     8.703 | SLOW    |     2.571 | FAST    |
imd_val_q_i[0][31]       | imd_val_d_o[0][22] |     8.703 | SLOW    |     2.570 | FAST    |
imd_val_q_i[0][31]       | imd_val_d_o[0][23] |     8.703 | SLOW    |     2.544 | FAST    |
imd_val_q_i[0][31]       | imd_val_d_o[0][24] |     8.703 | SLOW    |     2.570 | FAST    |
imd_val_q_i[0][31]       | imd_val_d_o[0][25] |     8.703 | SLOW    |     2.544 | FAST    |
imd_val_q_i[0][31]       | imd_val_d_o[0][26] |     8.703 | SLOW    |     2.553 | FAST    |
imd_val_q_i[0][31]       | imd_val_d_o[0][27] |     8.703 | SLOW    |     2.570 | FAST    |
imd_val_q_i[0][31]       | imd_val_d_o[0][28] |     8.703 | SLOW    |     2.570 | FAST    |
imd_val_q_i[0][31]       | imd_val_d_o[0][29] |     8.703 | SLOW    |     2.544 | FAST    |
imd_val_q_i[0][31]       | imd_val_d_o[0][30] |     8.703 | SLOW    |     2.570 | FAST    |
imd_val_q_i[0][31]       | imd_val_d_o[0][31] |     8.703 | SLOW    |     1.994 | FAST    |
imd_val_q_i[0][31]       | result_ex_o[0]     |     8.059 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][31]       | result_ex_o[1]     |     8.059 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][31]       | result_ex_o[2]     |     8.059 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][31]       | result_ex_o[3]     |     8.059 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][31]       | result_ex_o[4]     |     8.059 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][31]       | result_ex_o[5]     |     8.059 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][31]       | result_ex_o[6]     |     8.059 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][31]       | result_ex_o[7]     |     8.059 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][31]       | result_ex_o[8]     |     8.059 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][31]       | result_ex_o[9]     |     8.059 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][31]       | result_ex_o[10]    |     8.059 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][31]       | result_ex_o[11]    |     8.059 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][31]       | result_ex_o[12]    |     8.059 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][31]       | result_ex_o[13]    |     8.059 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][31]       | result_ex_o[14]    |     8.059 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][31]       | result_ex_o[15]    |     8.059 | SLOW    |     2.988 | FAST    |
imd_val_q_i[0][31]       | result_ex_o[16]    |     8.503 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][31]       | result_ex_o[17]    |     8.503 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][31]       | result_ex_o[18]    |     8.503 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][31]       | result_ex_o[19]    |     8.503 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][31]       | result_ex_o[20]    |     8.503 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][31]       | result_ex_o[21]    |     8.503 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][31]       | result_ex_o[22]    |     8.503 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][31]       | result_ex_o[23]    |     8.503 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][31]       | result_ex_o[24]    |     8.503 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][31]       | result_ex_o[25]    |     8.503 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][31]       | result_ex_o[26]    |     8.503 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][31]       | result_ex_o[27]    |     8.503 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][31]       | result_ex_o[28]    |     8.503 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][31]       | result_ex_o[29]    |     8.503 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][31]       | result_ex_o[30]    |     8.503 | SLOW    |     3.201 | FAST    |
imd_val_q_i[0][31]       | result_ex_o[31]    |     8.503 | SLOW    |     1.994 | FAST    |
imd_val_q_i[1][0]        | imd_val_d_o[1][0]  |     4.638 | SLOW    |     1.994 | FAST    |
imd_val_q_i[1][1]        | imd_val_d_o[1][1]  |     4.638 | SLOW    |     1.994 | FAST    |
imd_val_q_i[1][2]        | imd_val_d_o[1][2]  |     4.638 | SLOW    |     1.994 | FAST    |
imd_val_q_i[1][3]        | imd_val_d_o[1][3]  |     4.638 | SLOW    |     1.994 | FAST    |
imd_val_q_i[1][4]        | imd_val_d_o[1][4]  |     4.638 | SLOW    |     1.994 | FAST    |
imd_val_q_i[1][5]        | imd_val_d_o[1][5]  |     4.638 | SLOW    |     1.994 | FAST    |
imd_val_q_i[1][6]        | imd_val_d_o[1][6]  |     4.638 | SLOW    |     1.994 | FAST    |
imd_val_q_i[1][7]        | imd_val_d_o[1][7]  |     4.638 | SLOW    |     1.994 | FAST    |
imd_val_q_i[1][8]        | imd_val_d_o[1][8]  |     4.638 | SLOW    |     1.994 | FAST    |
imd_val_q_i[1][9]        | imd_val_d_o[1][9]  |     4.638 | SLOW    |     1.994 | FAST    |
imd_val_q_i[1][10]       | imd_val_d_o[1][10] |     4.638 | SLOW    |     1.994 | FAST    |
imd_val_q_i[1][11]       | imd_val_d_o[1][11] |     4.638 | SLOW    |     1.994 | FAST    |
imd_val_q_i[1][12]       | imd_val_d_o[1][12] |     4.638 | SLOW    |     1.994 | FAST    |
imd_val_q_i[1][13]       | imd_val_d_o[1][13] |     4.638 | SLOW    |     1.994 | FAST    |
imd_val_q_i[1][14]       | imd_val_d_o[1][14] |     4.638 | SLOW    |     1.994 | FAST    |
imd_val_q_i[1][15]       | imd_val_d_o[1][15] |     4.638 | SLOW    |     1.994 | FAST    |
imd_val_q_i[1][16]       | imd_val_d_o[1][16] |     4.638 | SLOW    |     1.994 | FAST    |
imd_val_q_i[1][17]       | imd_val_d_o[1][17] |     4.638 | SLOW    |     1.994 | FAST    |
imd_val_q_i[1][18]       | imd_val_d_o[1][18] |     4.638 | SLOW    |     1.994 | FAST    |
imd_val_q_i[1][19]       | imd_val_d_o[1][19] |     4.638 | SLOW    |     1.994 | FAST    |
imd_val_q_i[1][20]       | imd_val_d_o[1][20] |     4.638 | SLOW    |     1.994 | FAST    |
imd_val_q_i[1][21]       | imd_val_d_o[1][21] |     4.638 | SLOW    |     1.994 | FAST    |
imd_val_q_i[1][22]       | imd_val_d_o[1][22] |     4.638 | SLOW    |     1.994 | FAST    |
imd_val_q_i[1][23]       | imd_val_d_o[1][23] |     4.638 | SLOW    |     1.994 | FAST    |
imd_val_q_i[1][24]       | imd_val_d_o[1][24] |     4.638 | SLOW    |     1.994 | FAST    |
imd_val_q_i[1][25]       | imd_val_d_o[1][25] |     4.638 | SLOW    |     1.994 | FAST    |
imd_val_q_i[1][26]       | imd_val_d_o[1][26] |     4.638 | SLOW    |     1.994 | FAST    |
imd_val_q_i[1][27]       | imd_val_d_o[1][27] |     4.638 | SLOW    |     1.994 | FAST    |
imd_val_q_i[1][28]       | imd_val_d_o[1][28] |     4.638 | SLOW    |     1.994 | FAST    |
imd_val_q_i[1][29]       | imd_val_d_o[1][29] |     4.638 | SLOW    |     1.994 | FAST    |
imd_val_q_i[1][30]       | imd_val_d_o[1][30] |     4.638 | SLOW    |     1.994 | FAST    |
imd_val_q_i[1][31]       | imd_val_d_o[0][0]  |     6.026 | SLOW    |     2.553 | FAST    |
imd_val_q_i[1][31]       | imd_val_d_o[0][1]  |     6.026 | SLOW    |     2.553 | FAST    |
imd_val_q_i[1][31]       | imd_val_d_o[0][2]  |     6.007 | SLOW    |     2.544 | FAST    |
imd_val_q_i[1][31]       | imd_val_d_o[0][3]  |     6.026 | SLOW    |     2.544 | FAST    |
imd_val_q_i[1][31]       | imd_val_d_o[0][4]  |     6.280 | SLOW    |     2.570 | FAST    |
imd_val_q_i[1][31]       | imd_val_d_o[0][5]  |     6.280 | SLOW    |     2.570 | FAST    |
imd_val_q_i[1][31]       | imd_val_d_o[0][6]  |     6.261 | SLOW    |     2.553 | FAST    |
imd_val_q_i[1][31]       | imd_val_d_o[0][7]  |     6.280 | SLOW    |     2.544 | FAST    |
imd_val_q_i[1][31]       | imd_val_d_o[0][8]  |     6.026 | SLOW    |     2.553 | FAST    |
imd_val_q_i[1][31]       | imd_val_d_o[0][9]  |     6.026 | SLOW    |     2.544 | FAST    |
imd_val_q_i[1][31]       | imd_val_d_o[0][10] |     6.026 | SLOW    |     2.553 | FAST    |
imd_val_q_i[1][31]       | imd_val_d_o[0][11] |     6.026 | SLOW    |     2.553 | FAST    |
imd_val_q_i[1][31]       | imd_val_d_o[0][12] |     6.026 | SLOW    |     2.553 | FAST    |
imd_val_q_i[1][31]       | imd_val_d_o[0][13] |     6.026 | SLOW    |     2.544 | FAST    |
imd_val_q_i[1][31]       | imd_val_d_o[0][14] |     6.026 | SLOW    |     2.553 | FAST    |
imd_val_q_i[1][31]       | imd_val_d_o[0][15] |     6.026 | SLOW    |     2.553 | FAST    |
imd_val_q_i[1][31]       | imd_val_d_o[0][16] |     6.026 | SLOW    |     2.544 | FAST    |
imd_val_q_i[1][31]       | imd_val_d_o[0][17] |     6.026 | SLOW    |     2.544 | FAST    |
imd_val_q_i[1][31]       | imd_val_d_o[0][18] |     6.026 | SLOW    |     2.570 | FAST    |
imd_val_q_i[1][31]       | imd_val_d_o[0][19] |     6.026 | SLOW    |     2.570 | FAST    |
imd_val_q_i[1][31]       | imd_val_d_o[0][20] |     6.261 | SLOW    |     2.571 | FAST    |
imd_val_q_i[1][31]       | imd_val_d_o[0][21] |     6.261 | SLOW    |     2.571 | FAST    |
imd_val_q_i[1][31]       | imd_val_d_o[0][22] |     6.280 | SLOW    |     2.570 | FAST    |
imd_val_q_i[1][31]       | imd_val_d_o[0][23] |     6.280 | SLOW    |     2.544 | FAST    |
imd_val_q_i[1][31]       | imd_val_d_o[0][24] |     6.026 | SLOW    |     2.570 | FAST    |
imd_val_q_i[1][31]       | imd_val_d_o[0][25] |     6.026 | SLOW    |     2.544 | FAST    |
imd_val_q_i[1][31]       | imd_val_d_o[0][26] |     6.007 | SLOW    |     2.553 | FAST    |
imd_val_q_i[1][31]       | imd_val_d_o[0][27] |     6.026 | SLOW    |     2.570 | FAST    |
imd_val_q_i[1][31]       | imd_val_d_o[0][28] |     6.026 | SLOW    |     2.570 | FAST    |
imd_val_q_i[1][31]       | imd_val_d_o[0][29] |     6.026 | SLOW    |     2.544 | FAST    |
imd_val_q_i[1][31]       | imd_val_d_o[0][30] |     6.026 | SLOW    |     2.570 | FAST    |
imd_val_q_i[1][31]       | imd_val_d_o[0][31] |     5.847 | SLOW    |     2.445 | FAST    |
imd_val_q_i[1][31]       | imd_val_d_o[1][31] |     4.648 | SLOW    |     1.993 | FAST    |
mult_en_i                | imd_val_we_o[0]    |     5.071 | SLOW    |     2.202 | FAST    |
mult_sel_i               | ex_valid_o         |     4.638 | SLOW    |     1.994 | FAST    |
mult_sel_i               | imd_val_d_o[0][0]  |     5.271 | SLOW    |     2.301 | FAST    |
mult_sel_i               | imd_val_d_o[0][1]  |     5.271 | SLOW    |     2.301 | FAST    |
mult_sel_i               | imd_val_d_o[0][2]  |     5.271 | SLOW    |     2.301 | FAST    |
mult_sel_i               | imd_val_d_o[0][3]  |     5.271 | SLOW    |     2.301 | FAST    |
mult_sel_i               | imd_val_d_o[0][4]  |     5.271 | SLOW    |     2.301 | FAST    |
mult_sel_i               | imd_val_d_o[0][5]  |     5.271 | SLOW    |     2.301 | FAST    |
mult_sel_i               | imd_val_d_o[0][6]  |     5.271 | SLOW    |     2.301 | FAST    |
mult_sel_i               | imd_val_d_o[0][7]  |     5.271 | SLOW    |     2.301 | FAST    |
mult_sel_i               | imd_val_d_o[0][8]  |     5.271 | SLOW    |     2.301 | FAST    |
mult_sel_i               | imd_val_d_o[0][9]  |     5.271 | SLOW    |     2.301 | FAST    |
mult_sel_i               | imd_val_d_o[0][10] |     5.271 | SLOW    |     2.301 | FAST    |
mult_sel_i               | imd_val_d_o[0][11] |     5.271 | SLOW    |     2.301 | FAST    |
mult_sel_i               | imd_val_d_o[0][12] |     5.271 | SLOW    |     2.301 | FAST    |
mult_sel_i               | imd_val_d_o[0][13] |     5.271 | SLOW    |     2.301 | FAST    |
mult_sel_i               | imd_val_d_o[0][14] |     5.271 | SLOW    |     2.301 | FAST    |
mult_sel_i               | imd_val_d_o[0][15] |     5.271 | SLOW    |     2.301 | FAST    |
mult_sel_i               | imd_val_d_o[0][16] |     5.282 | SLOW    |     2.307 | FAST    |
mult_sel_i               | imd_val_d_o[0][17] |     5.282 | SLOW    |     2.307 | FAST    |
mult_sel_i               | imd_val_d_o[0][18] |     5.282 | SLOW    |     2.307 | FAST    |
mult_sel_i               | imd_val_d_o[0][19] |     5.282 | SLOW    |     2.307 | FAST    |
mult_sel_i               | imd_val_d_o[0][20] |     5.282 | SLOW    |     2.307 | FAST    |
mult_sel_i               | imd_val_d_o[0][21] |     5.282 | SLOW    |     2.307 | FAST    |
mult_sel_i               | imd_val_d_o[0][22] |     5.282 | SLOW    |     2.307 | FAST    |
mult_sel_i               | imd_val_d_o[0][23] |     5.282 | SLOW    |     2.307 | FAST    |
mult_sel_i               | imd_val_d_o[0][24] |     5.282 | SLOW    |     2.307 | FAST    |
mult_sel_i               | imd_val_d_o[0][25] |     5.282 | SLOW    |     2.307 | FAST    |
mult_sel_i               | imd_val_d_o[0][26] |     5.282 | SLOW    |     2.307 | FAST    |
mult_sel_i               | imd_val_d_o[0][27] |     5.282 | SLOW    |     2.307 | FAST    |
mult_sel_i               | imd_val_d_o[0][28] |     5.282 | SLOW    |     2.307 | FAST    |
mult_sel_i               | imd_val_d_o[0][29] |     5.282 | SLOW    |     2.307 | FAST    |
mult_sel_i               | imd_val_d_o[0][30] |     5.282 | SLOW    |     2.307 | FAST    |
mult_sel_i               | imd_val_d_o[0][31] |     5.282 | SLOW    |     2.307 | FAST    |
mult_sel_i               | imd_val_d_o[1][0]  |     5.624 | SLOW    |     2.237 | FAST    |
mult_sel_i               | imd_val_d_o[1][1]  |     5.624 | SLOW    |     2.237 | FAST    |
mult_sel_i               | imd_val_d_o[1][2]  |     5.624 | SLOW    |     2.237 | FAST    |
mult_sel_i               | imd_val_d_o[1][3]  |     5.624 | SLOW    |     2.237 | FAST    |
mult_sel_i               | imd_val_d_o[1][4]  |     5.624 | SLOW    |     2.237 | FAST    |
mult_sel_i               | imd_val_d_o[1][5]  |     5.624 | SLOW    |     2.237 | FAST    |
mult_sel_i               | imd_val_d_o[1][6]  |     5.624 | SLOW    |     2.237 | FAST    |
mult_sel_i               | imd_val_d_o[1][7]  |     5.624 | SLOW    |     2.237 | FAST    |
mult_sel_i               | imd_val_d_o[1][8]  |     5.624 | SLOW    |     2.237 | FAST    |
mult_sel_i               | imd_val_d_o[1][9]  |     5.624 | SLOW    |     2.237 | FAST    |
mult_sel_i               | imd_val_d_o[1][10] |     5.624 | SLOW    |     2.237 | FAST    |
mult_sel_i               | imd_val_d_o[1][11] |     5.624 | SLOW    |     2.237 | FAST    |
mult_sel_i               | imd_val_d_o[1][12] |     5.624 | SLOW    |     2.237 | FAST    |
mult_sel_i               | imd_val_d_o[1][13] |     5.624 | SLOW    |     2.237 | FAST    |
mult_sel_i               | imd_val_d_o[1][14] |     5.624 | SLOW    |     2.237 | FAST    |
mult_sel_i               | imd_val_d_o[1][15] |     5.624 | SLOW    |     2.237 | FAST    |
mult_sel_i               | imd_val_d_o[1][16] |     5.624 | SLOW    |     2.237 | FAST    |
mult_sel_i               | imd_val_d_o[1][17] |     5.624 | SLOW    |     2.237 | FAST    |
mult_sel_i               | imd_val_d_o[1][18] |     5.624 | SLOW    |     2.237 | FAST    |
mult_sel_i               | imd_val_d_o[1][19] |     5.624 | SLOW    |     2.237 | FAST    |
mult_sel_i               | imd_val_d_o[1][20] |     5.624 | SLOW    |     2.237 | FAST    |
mult_sel_i               | imd_val_d_o[1][21] |     5.624 | SLOW    |     2.237 | FAST    |
mult_sel_i               | imd_val_d_o[1][22] |     5.624 | SLOW    |     2.237 | FAST    |
mult_sel_i               | imd_val_d_o[1][23] |     5.624 | SLOW    |     2.237 | FAST    |
mult_sel_i               | imd_val_d_o[1][24] |     5.624 | SLOW    |     2.237 | FAST    |
mult_sel_i               | imd_val_d_o[1][25] |     5.624 | SLOW    |     2.237 | FAST    |
mult_sel_i               | imd_val_d_o[1][26] |     5.624 | SLOW    |     2.237 | FAST    |
mult_sel_i               | imd_val_d_o[1][27] |     5.624 | SLOW    |     2.237 | FAST    |
mult_sel_i               | imd_val_d_o[1][28] |     5.624 | SLOW    |     2.237 | FAST    |
mult_sel_i               | imd_val_d_o[1][29] |     5.624 | SLOW    |     2.237 | FAST    |
mult_sel_i               | imd_val_d_o[1][30] |     5.624 | SLOW    |     2.237 | FAST    |
mult_sel_i               | imd_val_d_o[1][31] |     5.624 | SLOW    |     2.238 | FAST    |
mult_sel_i               | imd_val_we_o[0]    |     4.638 | SLOW    |     1.994 | FAST    |
mult_sel_i               | imd_val_we_o[1]    |     5.101 | SLOW    |     2.220 | FAST    |
mult_sel_i               | result_ex_o[0]     |     4.638 | SLOW    |     1.994 | FAST    |
mult_sel_i               | result_ex_o[1]     |     4.638 | SLOW    |     1.994 | FAST    |
mult_sel_i               | result_ex_o[2]     |     4.638 | SLOW    |     1.994 | FAST    |
mult_sel_i               | result_ex_o[3]     |     4.638 | SLOW    |     1.994 | FAST    |
mult_sel_i               | result_ex_o[4]     |     4.638 | SLOW    |     1.994 | FAST    |
mult_sel_i               | result_ex_o[5]     |     4.638 | SLOW    |     1.994 | FAST    |
mult_sel_i               | result_ex_o[6]     |     4.638 | SLOW    |     1.994 | FAST    |
mult_sel_i               | result_ex_o[7]     |     4.638 | SLOW    |     1.994 | FAST    |
mult_sel_i               | result_ex_o[8]     |     4.638 | SLOW    |     1.994 | FAST    |
mult_sel_i               | result_ex_o[9]     |     4.638 | SLOW    |     1.994 | FAST    |
mult_sel_i               | result_ex_o[10]    |     4.638 | SLOW    |     1.994 | FAST    |
mult_sel_i               | result_ex_o[11]    |     4.638 | SLOW    |     1.994 | FAST    |
mult_sel_i               | result_ex_o[12]    |     4.638 | SLOW    |     1.994 | FAST    |
mult_sel_i               | result_ex_o[13]    |     4.638 | SLOW    |     1.994 | FAST    |
mult_sel_i               | result_ex_o[14]    |     4.638 | SLOW    |     1.994 | FAST    |
mult_sel_i               | result_ex_o[15]    |     4.638 | SLOW    |     1.994 | FAST    |
mult_sel_i               | result_ex_o[16]    |     5.082 | SLOW    |     1.994 | FAST    |
mult_sel_i               | result_ex_o[17]    |     5.082 | SLOW    |     1.994 | FAST    |
mult_sel_i               | result_ex_o[18]    |     5.082 | SLOW    |     1.994 | FAST    |
mult_sel_i               | result_ex_o[19]    |     5.082 | SLOW    |     1.994 | FAST    |
mult_sel_i               | result_ex_o[20]    |     5.082 | SLOW    |     1.994 | FAST    |
mult_sel_i               | result_ex_o[21]    |     5.082 | SLOW    |     1.994 | FAST    |
mult_sel_i               | result_ex_o[22]    |     5.082 | SLOW    |     1.994 | FAST    |
mult_sel_i               | result_ex_o[23]    |     5.082 | SLOW    |     1.994 | FAST    |
mult_sel_i               | result_ex_o[24]    |     5.082 | SLOW    |     1.994 | FAST    |
mult_sel_i               | result_ex_o[25]    |     5.082 | SLOW    |     1.994 | FAST    |
mult_sel_i               | result_ex_o[26]    |     5.082 | SLOW    |     1.994 | FAST    |
mult_sel_i               | result_ex_o[27]    |     5.082 | SLOW    |     1.994 | FAST    |
mult_sel_i               | result_ex_o[28]    |     5.082 | SLOW    |     1.994 | FAST    |
mult_sel_i               | result_ex_o[29]    |     5.082 | SLOW    |     1.994 | FAST    |
mult_sel_i               | result_ex_o[30]    |     5.082 | SLOW    |     1.994 | FAST    |
mult_sel_i               | result_ex_o[31]    |     5.082 | SLOW    |     1.994 | FAST    |
multdiv_operand_a_i[0]   | imd_val_d_o[0][0]  |     9.897 | SLOW    |     2.509 | FAST    |
multdiv_operand_a_i[0]   | imd_val_d_o[0][1]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[0]   | imd_val_d_o[0][2]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[0]   | imd_val_d_o[0][3]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[0]   | imd_val_d_o[0][4]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[0]   | imd_val_d_o[0][5]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[0]   | imd_val_d_o[0][6]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[0]   | imd_val_d_o[0][7]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[0]   | imd_val_d_o[0][8]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[0]   | imd_val_d_o[0][9]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[0]   | imd_val_d_o[0][10] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[0]   | imd_val_d_o[0][11] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[0]   | imd_val_d_o[0][12] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[0]   | imd_val_d_o[0][13] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[0]   | imd_val_d_o[0][14] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[0]   | imd_val_d_o[0][15] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[0]   | imd_val_d_o[0][16] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[0]   | imd_val_d_o[0][17] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[0]   | imd_val_d_o[0][18] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[0]   | imd_val_d_o[0][19] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[0]   | imd_val_d_o[0][20] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[0]   | imd_val_d_o[0][21] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[0]   | imd_val_d_o[0][22] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[0]   | imd_val_d_o[0][23] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[0]   | imd_val_d_o[0][24] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[0]   | imd_val_d_o[0][25] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[0]   | imd_val_d_o[0][26] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[0]   | imd_val_d_o[0][27] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[0]   | imd_val_d_o[0][28] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[0]   | imd_val_d_o[0][29] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[0]   | imd_val_d_o[0][30] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[0]   | imd_val_d_o[0][31] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[0]   | result_ex_o[0]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[0]   | result_ex_o[1]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[0]   | result_ex_o[2]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[0]   | result_ex_o[3]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[0]   | result_ex_o[4]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[0]   | result_ex_o[5]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[0]   | result_ex_o[6]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[0]   | result_ex_o[7]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[0]   | result_ex_o[8]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[0]   | result_ex_o[9]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[0]   | result_ex_o[10]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[0]   | result_ex_o[11]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[0]   | result_ex_o[12]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[0]   | result_ex_o[13]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[0]   | result_ex_o[14]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[0]   | result_ex_o[15]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[0]   | result_ex_o[16]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[0]   | result_ex_o[17]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[0]   | result_ex_o[18]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[0]   | result_ex_o[19]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[0]   | result_ex_o[20]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[0]   | result_ex_o[21]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[0]   | result_ex_o[22]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[0]   | result_ex_o[23]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[0]   | result_ex_o[24]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[0]   | result_ex_o[25]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[0]   | result_ex_o[26]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[0]   | result_ex_o[27]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[0]   | result_ex_o[28]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[0]   | result_ex_o[29]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[0]   | result_ex_o[30]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[0]   | result_ex_o[31]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[1]   | imd_val_d_o[0][0]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[1]   | imd_val_d_o[0][1]  |     9.897 | SLOW    |     2.410 | FAST    |
multdiv_operand_a_i[1]   | imd_val_d_o[0][2]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[1]   | imd_val_d_o[0][3]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[1]   | imd_val_d_o[0][4]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[1]   | imd_val_d_o[0][5]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[1]   | imd_val_d_o[0][6]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[1]   | imd_val_d_o[0][7]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[1]   | imd_val_d_o[0][8]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[1]   | imd_val_d_o[0][9]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[1]   | imd_val_d_o[0][10] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[1]   | imd_val_d_o[0][11] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[1]   | imd_val_d_o[0][12] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[1]   | imd_val_d_o[0][13] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[1]   | imd_val_d_o[0][14] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[1]   | imd_val_d_o[0][15] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[1]   | imd_val_d_o[0][16] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[1]   | imd_val_d_o[0][17] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[1]   | imd_val_d_o[0][18] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[1]   | imd_val_d_o[0][19] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[1]   | imd_val_d_o[0][20] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[1]   | imd_val_d_o[0][21] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[1]   | imd_val_d_o[0][22] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[1]   | imd_val_d_o[0][23] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[1]   | imd_val_d_o[0][24] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[1]   | imd_val_d_o[0][25] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[1]   | imd_val_d_o[0][26] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[1]   | imd_val_d_o[0][27] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[1]   | imd_val_d_o[0][28] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[1]   | imd_val_d_o[0][29] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[1]   | imd_val_d_o[0][30] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[1]   | imd_val_d_o[0][31] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[1]   | result_ex_o[0]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[1]   | result_ex_o[1]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[1]   | result_ex_o[2]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[1]   | result_ex_o[3]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[1]   | result_ex_o[4]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[1]   | result_ex_o[5]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[1]   | result_ex_o[6]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[1]   | result_ex_o[7]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[1]   | result_ex_o[8]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[1]   | result_ex_o[9]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[1]   | result_ex_o[10]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[1]   | result_ex_o[11]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[1]   | result_ex_o[12]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[1]   | result_ex_o[13]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[1]   | result_ex_o[14]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[1]   | result_ex_o[15]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[1]   | result_ex_o[16]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[1]   | result_ex_o[17]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[1]   | result_ex_o[18]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[1]   | result_ex_o[19]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[1]   | result_ex_o[20]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[1]   | result_ex_o[21]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[1]   | result_ex_o[22]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[1]   | result_ex_o[23]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[1]   | result_ex_o[24]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[1]   | result_ex_o[25]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[1]   | result_ex_o[26]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[1]   | result_ex_o[27]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[1]   | result_ex_o[28]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[1]   | result_ex_o[29]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[1]   | result_ex_o[30]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[1]   | result_ex_o[31]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[2]   | imd_val_d_o[0][0]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[2]   | imd_val_d_o[0][1]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[2]   | imd_val_d_o[0][2]  |     9.897 | SLOW    |     2.419 | FAST    |
multdiv_operand_a_i[2]   | imd_val_d_o[0][3]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[2]   | imd_val_d_o[0][4]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[2]   | imd_val_d_o[0][5]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[2]   | imd_val_d_o[0][6]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[2]   | imd_val_d_o[0][7]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[2]   | imd_val_d_o[0][8]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[2]   | imd_val_d_o[0][9]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[2]   | imd_val_d_o[0][10] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[2]   | imd_val_d_o[0][11] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[2]   | imd_val_d_o[0][12] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[2]   | imd_val_d_o[0][13] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[2]   | imd_val_d_o[0][14] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[2]   | imd_val_d_o[0][15] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[2]   | imd_val_d_o[0][16] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[2]   | imd_val_d_o[0][17] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[2]   | imd_val_d_o[0][18] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[2]   | imd_val_d_o[0][19] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[2]   | imd_val_d_o[0][20] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[2]   | imd_val_d_o[0][21] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[2]   | imd_val_d_o[0][22] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[2]   | imd_val_d_o[0][23] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[2]   | imd_val_d_o[0][24] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[2]   | imd_val_d_o[0][25] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[2]   | imd_val_d_o[0][26] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[2]   | imd_val_d_o[0][27] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[2]   | imd_val_d_o[0][28] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[2]   | imd_val_d_o[0][29] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[2]   | imd_val_d_o[0][30] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[2]   | imd_val_d_o[0][31] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[2]   | result_ex_o[0]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[2]   | result_ex_o[1]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[2]   | result_ex_o[2]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[2]   | result_ex_o[3]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[2]   | result_ex_o[4]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[2]   | result_ex_o[5]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[2]   | result_ex_o[6]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[2]   | result_ex_o[7]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[2]   | result_ex_o[8]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[2]   | result_ex_o[9]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[2]   | result_ex_o[10]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[2]   | result_ex_o[11]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[2]   | result_ex_o[12]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[2]   | result_ex_o[13]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[2]   | result_ex_o[14]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[2]   | result_ex_o[15]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[2]   | result_ex_o[16]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[2]   | result_ex_o[17]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[2]   | result_ex_o[18]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[2]   | result_ex_o[19]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[2]   | result_ex_o[20]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[2]   | result_ex_o[21]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[2]   | result_ex_o[22]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[2]   | result_ex_o[23]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[2]   | result_ex_o[24]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[2]   | result_ex_o[25]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[2]   | result_ex_o[26]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[2]   | result_ex_o[27]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[2]   | result_ex_o[28]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[2]   | result_ex_o[29]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[2]   | result_ex_o[30]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[2]   | result_ex_o[31]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[3]   | imd_val_d_o[0][0]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[3]   | imd_val_d_o[0][1]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[3]   | imd_val_d_o[0][2]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[3]   | imd_val_d_o[0][3]  |     9.897 | SLOW    |     2.410 | FAST    |
multdiv_operand_a_i[3]   | imd_val_d_o[0][4]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[3]   | imd_val_d_o[0][5]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[3]   | imd_val_d_o[0][6]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[3]   | imd_val_d_o[0][7]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[3]   | imd_val_d_o[0][8]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[3]   | imd_val_d_o[0][9]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[3]   | imd_val_d_o[0][10] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[3]   | imd_val_d_o[0][11] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[3]   | imd_val_d_o[0][12] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[3]   | imd_val_d_o[0][13] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[3]   | imd_val_d_o[0][14] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[3]   | imd_val_d_o[0][15] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[3]   | imd_val_d_o[0][16] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[3]   | imd_val_d_o[0][17] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[3]   | imd_val_d_o[0][18] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[3]   | imd_val_d_o[0][19] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[3]   | imd_val_d_o[0][20] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[3]   | imd_val_d_o[0][21] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[3]   | imd_val_d_o[0][22] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[3]   | imd_val_d_o[0][23] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[3]   | imd_val_d_o[0][24] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[3]   | imd_val_d_o[0][25] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[3]   | imd_val_d_o[0][26] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[3]   | imd_val_d_o[0][27] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[3]   | imd_val_d_o[0][28] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[3]   | imd_val_d_o[0][29] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[3]   | imd_val_d_o[0][30] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[3]   | imd_val_d_o[0][31] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[3]   | result_ex_o[0]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[3]   | result_ex_o[1]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[3]   | result_ex_o[2]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[3]   | result_ex_o[3]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[3]   | result_ex_o[4]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[3]   | result_ex_o[5]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[3]   | result_ex_o[6]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[3]   | result_ex_o[7]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[3]   | result_ex_o[8]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[3]   | result_ex_o[9]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[3]   | result_ex_o[10]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[3]   | result_ex_o[11]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[3]   | result_ex_o[12]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[3]   | result_ex_o[13]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[3]   | result_ex_o[14]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[3]   | result_ex_o[15]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[3]   | result_ex_o[16]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[3]   | result_ex_o[17]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[3]   | result_ex_o[18]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[3]   | result_ex_o[19]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[3]   | result_ex_o[20]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[3]   | result_ex_o[21]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[3]   | result_ex_o[22]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[3]   | result_ex_o[23]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[3]   | result_ex_o[24]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[3]   | result_ex_o[25]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[3]   | result_ex_o[26]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[3]   | result_ex_o[27]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[3]   | result_ex_o[28]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[3]   | result_ex_o[29]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[3]   | result_ex_o[30]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[3]   | result_ex_o[31]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[4]   | imd_val_d_o[0][0]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[4]   | imd_val_d_o[0][1]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[4]   | imd_val_d_o[0][2]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[4]   | imd_val_d_o[0][3]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[4]   | imd_val_d_o[0][4]  |     9.897 | SLOW    |     2.410 | FAST    |
multdiv_operand_a_i[4]   | imd_val_d_o[0][5]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[4]   | imd_val_d_o[0][6]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[4]   | imd_val_d_o[0][7]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[4]   | imd_val_d_o[0][8]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[4]   | imd_val_d_o[0][9]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[4]   | imd_val_d_o[0][10] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[4]   | imd_val_d_o[0][11] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[4]   | imd_val_d_o[0][12] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[4]   | imd_val_d_o[0][13] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[4]   | imd_val_d_o[0][14] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[4]   | imd_val_d_o[0][15] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[4]   | imd_val_d_o[0][16] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[4]   | imd_val_d_o[0][17] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[4]   | imd_val_d_o[0][18] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[4]   | imd_val_d_o[0][19] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[4]   | imd_val_d_o[0][20] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[4]   | imd_val_d_o[0][21] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[4]   | imd_val_d_o[0][22] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[4]   | imd_val_d_o[0][23] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[4]   | imd_val_d_o[0][24] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[4]   | imd_val_d_o[0][25] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[4]   | imd_val_d_o[0][26] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[4]   | imd_val_d_o[0][27] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[4]   | imd_val_d_o[0][28] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[4]   | imd_val_d_o[0][29] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[4]   | imd_val_d_o[0][30] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[4]   | imd_val_d_o[0][31] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[4]   | result_ex_o[0]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[4]   | result_ex_o[1]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[4]   | result_ex_o[2]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[4]   | result_ex_o[3]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[4]   | result_ex_o[4]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[4]   | result_ex_o[5]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[4]   | result_ex_o[6]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[4]   | result_ex_o[7]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[4]   | result_ex_o[8]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[4]   | result_ex_o[9]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[4]   | result_ex_o[10]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[4]   | result_ex_o[11]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[4]   | result_ex_o[12]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[4]   | result_ex_o[13]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[4]   | result_ex_o[14]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[4]   | result_ex_o[15]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[4]   | result_ex_o[16]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[4]   | result_ex_o[17]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[4]   | result_ex_o[18]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[4]   | result_ex_o[19]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[4]   | result_ex_o[20]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[4]   | result_ex_o[21]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[4]   | result_ex_o[22]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[4]   | result_ex_o[23]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[4]   | result_ex_o[24]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[4]   | result_ex_o[25]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[4]   | result_ex_o[26]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[4]   | result_ex_o[27]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[4]   | result_ex_o[28]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[4]   | result_ex_o[29]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[4]   | result_ex_o[30]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[4]   | result_ex_o[31]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[5]   | imd_val_d_o[0][0]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[5]   | imd_val_d_o[0][1]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[5]   | imd_val_d_o[0][2]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[5]   | imd_val_d_o[0][3]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[5]   | imd_val_d_o[0][4]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[5]   | imd_val_d_o[0][5]  |     9.897 | SLOW    |     2.410 | FAST    |
multdiv_operand_a_i[5]   | imd_val_d_o[0][6]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[5]   | imd_val_d_o[0][7]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[5]   | imd_val_d_o[0][8]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[5]   | imd_val_d_o[0][9]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[5]   | imd_val_d_o[0][10] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[5]   | imd_val_d_o[0][11] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[5]   | imd_val_d_o[0][12] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[5]   | imd_val_d_o[0][13] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[5]   | imd_val_d_o[0][14] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[5]   | imd_val_d_o[0][15] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[5]   | imd_val_d_o[0][16] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[5]   | imd_val_d_o[0][17] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[5]   | imd_val_d_o[0][18] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[5]   | imd_val_d_o[0][19] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[5]   | imd_val_d_o[0][20] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[5]   | imd_val_d_o[0][21] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[5]   | imd_val_d_o[0][22] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[5]   | imd_val_d_o[0][23] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[5]   | imd_val_d_o[0][24] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[5]   | imd_val_d_o[0][25] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[5]   | imd_val_d_o[0][26] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[5]   | imd_val_d_o[0][27] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[5]   | imd_val_d_o[0][28] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[5]   | imd_val_d_o[0][29] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[5]   | imd_val_d_o[0][30] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[5]   | imd_val_d_o[0][31] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[5]   | result_ex_o[0]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[5]   | result_ex_o[1]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[5]   | result_ex_o[2]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[5]   | result_ex_o[3]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[5]   | result_ex_o[4]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[5]   | result_ex_o[5]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[5]   | result_ex_o[6]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[5]   | result_ex_o[7]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[5]   | result_ex_o[8]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[5]   | result_ex_o[9]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[5]   | result_ex_o[10]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[5]   | result_ex_o[11]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[5]   | result_ex_o[12]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[5]   | result_ex_o[13]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[5]   | result_ex_o[14]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[5]   | result_ex_o[15]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[5]   | result_ex_o[16]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[5]   | result_ex_o[17]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[5]   | result_ex_o[18]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[5]   | result_ex_o[19]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[5]   | result_ex_o[20]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[5]   | result_ex_o[21]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[5]   | result_ex_o[22]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[5]   | result_ex_o[23]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[5]   | result_ex_o[24]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[5]   | result_ex_o[25]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[5]   | result_ex_o[26]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[5]   | result_ex_o[27]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[5]   | result_ex_o[28]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[5]   | result_ex_o[29]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[5]   | result_ex_o[30]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[5]   | result_ex_o[31]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[6]   | imd_val_d_o[0][0]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[6]   | imd_val_d_o[0][1]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[6]   | imd_val_d_o[0][2]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[6]   | imd_val_d_o[0][3]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[6]   | imd_val_d_o[0][4]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[6]   | imd_val_d_o[0][5]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[6]   | imd_val_d_o[0][6]  |     9.897 | SLOW    |     2.419 | FAST    |
multdiv_operand_a_i[6]   | imd_val_d_o[0][7]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[6]   | imd_val_d_o[0][8]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[6]   | imd_val_d_o[0][9]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[6]   | imd_val_d_o[0][10] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[6]   | imd_val_d_o[0][11] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[6]   | imd_val_d_o[0][12] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[6]   | imd_val_d_o[0][13] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[6]   | imd_val_d_o[0][14] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[6]   | imd_val_d_o[0][15] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[6]   | imd_val_d_o[0][16] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[6]   | imd_val_d_o[0][17] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[6]   | imd_val_d_o[0][18] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[6]   | imd_val_d_o[0][19] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[6]   | imd_val_d_o[0][20] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[6]   | imd_val_d_o[0][21] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[6]   | imd_val_d_o[0][22] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[6]   | imd_val_d_o[0][23] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[6]   | imd_val_d_o[0][24] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[6]   | imd_val_d_o[0][25] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[6]   | imd_val_d_o[0][26] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[6]   | imd_val_d_o[0][27] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[6]   | imd_val_d_o[0][28] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[6]   | imd_val_d_o[0][29] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[6]   | imd_val_d_o[0][30] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[6]   | imd_val_d_o[0][31] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[6]   | result_ex_o[0]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[6]   | result_ex_o[1]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[6]   | result_ex_o[2]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[6]   | result_ex_o[3]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[6]   | result_ex_o[4]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[6]   | result_ex_o[5]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[6]   | result_ex_o[6]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[6]   | result_ex_o[7]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[6]   | result_ex_o[8]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[6]   | result_ex_o[9]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[6]   | result_ex_o[10]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[6]   | result_ex_o[11]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[6]   | result_ex_o[12]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[6]   | result_ex_o[13]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[6]   | result_ex_o[14]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[6]   | result_ex_o[15]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[6]   | result_ex_o[16]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[6]   | result_ex_o[17]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[6]   | result_ex_o[18]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[6]   | result_ex_o[19]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[6]   | result_ex_o[20]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[6]   | result_ex_o[21]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[6]   | result_ex_o[22]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[6]   | result_ex_o[23]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[6]   | result_ex_o[24]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[6]   | result_ex_o[25]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[6]   | result_ex_o[26]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[6]   | result_ex_o[27]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[6]   | result_ex_o[28]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[6]   | result_ex_o[29]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[6]   | result_ex_o[30]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[6]   | result_ex_o[31]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[7]   | imd_val_d_o[0][0]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[7]   | imd_val_d_o[0][1]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[7]   | imd_val_d_o[0][2]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[7]   | imd_val_d_o[0][3]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[7]   | imd_val_d_o[0][4]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[7]   | imd_val_d_o[0][5]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[7]   | imd_val_d_o[0][6]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[7]   | imd_val_d_o[0][7]  |     9.897 | SLOW    |     2.410 | FAST    |
multdiv_operand_a_i[7]   | imd_val_d_o[0][8]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[7]   | imd_val_d_o[0][9]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[7]   | imd_val_d_o[0][10] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[7]   | imd_val_d_o[0][11] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[7]   | imd_val_d_o[0][12] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[7]   | imd_val_d_o[0][13] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[7]   | imd_val_d_o[0][14] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[7]   | imd_val_d_o[0][15] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[7]   | imd_val_d_o[0][16] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[7]   | imd_val_d_o[0][17] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[7]   | imd_val_d_o[0][18] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[7]   | imd_val_d_o[0][19] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[7]   | imd_val_d_o[0][20] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[7]   | imd_val_d_o[0][21] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[7]   | imd_val_d_o[0][22] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[7]   | imd_val_d_o[0][23] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[7]   | imd_val_d_o[0][24] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[7]   | imd_val_d_o[0][25] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[7]   | imd_val_d_o[0][26] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[7]   | imd_val_d_o[0][27] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[7]   | imd_val_d_o[0][28] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[7]   | imd_val_d_o[0][29] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[7]   | imd_val_d_o[0][30] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[7]   | imd_val_d_o[0][31] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[7]   | result_ex_o[0]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[7]   | result_ex_o[1]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[7]   | result_ex_o[2]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[7]   | result_ex_o[3]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[7]   | result_ex_o[4]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[7]   | result_ex_o[5]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[7]   | result_ex_o[6]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[7]   | result_ex_o[7]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[7]   | result_ex_o[8]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[7]   | result_ex_o[9]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[7]   | result_ex_o[10]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[7]   | result_ex_o[11]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[7]   | result_ex_o[12]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[7]   | result_ex_o[13]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[7]   | result_ex_o[14]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[7]   | result_ex_o[15]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[7]   | result_ex_o[16]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[7]   | result_ex_o[17]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[7]   | result_ex_o[18]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[7]   | result_ex_o[19]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[7]   | result_ex_o[20]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[7]   | result_ex_o[21]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[7]   | result_ex_o[22]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[7]   | result_ex_o[23]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[7]   | result_ex_o[24]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[7]   | result_ex_o[25]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[7]   | result_ex_o[26]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[7]   | result_ex_o[27]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[7]   | result_ex_o[28]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[7]   | result_ex_o[29]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[7]   | result_ex_o[30]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[7]   | result_ex_o[31]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[8]   | imd_val_d_o[0][0]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[8]   | imd_val_d_o[0][1]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[8]   | imd_val_d_o[0][2]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[8]   | imd_val_d_o[0][3]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[8]   | imd_val_d_o[0][4]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[8]   | imd_val_d_o[0][5]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[8]   | imd_val_d_o[0][6]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[8]   | imd_val_d_o[0][7]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[8]   | imd_val_d_o[0][8]  |     9.897 | SLOW    |     2.410 | FAST    |
multdiv_operand_a_i[8]   | imd_val_d_o[0][9]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[8]   | imd_val_d_o[0][10] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[8]   | imd_val_d_o[0][11] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[8]   | imd_val_d_o[0][12] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[8]   | imd_val_d_o[0][13] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[8]   | imd_val_d_o[0][14] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[8]   | imd_val_d_o[0][15] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[8]   | imd_val_d_o[0][16] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[8]   | imd_val_d_o[0][17] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[8]   | imd_val_d_o[0][18] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[8]   | imd_val_d_o[0][19] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[8]   | imd_val_d_o[0][20] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[8]   | imd_val_d_o[0][21] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[8]   | imd_val_d_o[0][22] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[8]   | imd_val_d_o[0][23] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[8]   | imd_val_d_o[0][24] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[8]   | imd_val_d_o[0][25] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[8]   | imd_val_d_o[0][26] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[8]   | imd_val_d_o[0][27] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[8]   | imd_val_d_o[0][28] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[8]   | imd_val_d_o[0][29] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[8]   | imd_val_d_o[0][30] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[8]   | imd_val_d_o[0][31] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[8]   | result_ex_o[0]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[8]   | result_ex_o[1]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[8]   | result_ex_o[2]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[8]   | result_ex_o[3]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[8]   | result_ex_o[4]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[8]   | result_ex_o[5]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[8]   | result_ex_o[6]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[8]   | result_ex_o[7]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[8]   | result_ex_o[8]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[8]   | result_ex_o[9]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[8]   | result_ex_o[10]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[8]   | result_ex_o[11]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[8]   | result_ex_o[12]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[8]   | result_ex_o[13]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[8]   | result_ex_o[14]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[8]   | result_ex_o[15]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[8]   | result_ex_o[16]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[8]   | result_ex_o[17]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[8]   | result_ex_o[18]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[8]   | result_ex_o[19]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[8]   | result_ex_o[20]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[8]   | result_ex_o[21]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[8]   | result_ex_o[22]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[8]   | result_ex_o[23]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[8]   | result_ex_o[24]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[8]   | result_ex_o[25]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[8]   | result_ex_o[26]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[8]   | result_ex_o[27]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[8]   | result_ex_o[28]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[8]   | result_ex_o[29]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[8]   | result_ex_o[30]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[8]   | result_ex_o[31]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[9]   | imd_val_d_o[0][0]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[9]   | imd_val_d_o[0][1]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[9]   | imd_val_d_o[0][2]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[9]   | imd_val_d_o[0][3]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[9]   | imd_val_d_o[0][4]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[9]   | imd_val_d_o[0][5]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[9]   | imd_val_d_o[0][6]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[9]   | imd_val_d_o[0][7]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[9]   | imd_val_d_o[0][8]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[9]   | imd_val_d_o[0][9]  |     9.897 | SLOW    |     2.410 | FAST    |
multdiv_operand_a_i[9]   | imd_val_d_o[0][10] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[9]   | imd_val_d_o[0][11] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[9]   | imd_val_d_o[0][12] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[9]   | imd_val_d_o[0][13] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[9]   | imd_val_d_o[0][14] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[9]   | imd_val_d_o[0][15] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[9]   | imd_val_d_o[0][16] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[9]   | imd_val_d_o[0][17] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[9]   | imd_val_d_o[0][18] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[9]   | imd_val_d_o[0][19] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[9]   | imd_val_d_o[0][20] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[9]   | imd_val_d_o[0][21] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[9]   | imd_val_d_o[0][22] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[9]   | imd_val_d_o[0][23] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[9]   | imd_val_d_o[0][24] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[9]   | imd_val_d_o[0][25] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[9]   | imd_val_d_o[0][26] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[9]   | imd_val_d_o[0][27] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[9]   | imd_val_d_o[0][28] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[9]   | imd_val_d_o[0][29] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[9]   | imd_val_d_o[0][30] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[9]   | imd_val_d_o[0][31] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[9]   | result_ex_o[0]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[9]   | result_ex_o[1]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[9]   | result_ex_o[2]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[9]   | result_ex_o[3]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[9]   | result_ex_o[4]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[9]   | result_ex_o[5]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[9]   | result_ex_o[6]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[9]   | result_ex_o[7]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[9]   | result_ex_o[8]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[9]   | result_ex_o[9]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[9]   | result_ex_o[10]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[9]   | result_ex_o[11]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[9]   | result_ex_o[12]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[9]   | result_ex_o[13]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[9]   | result_ex_o[14]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[9]   | result_ex_o[15]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[9]   | result_ex_o[16]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[9]   | result_ex_o[17]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[9]   | result_ex_o[18]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[9]   | result_ex_o[19]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[9]   | result_ex_o[20]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[9]   | result_ex_o[21]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[9]   | result_ex_o[22]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[9]   | result_ex_o[23]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[9]   | result_ex_o[24]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[9]   | result_ex_o[25]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[9]   | result_ex_o[26]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[9]   | result_ex_o[27]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[9]   | result_ex_o[28]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[9]   | result_ex_o[29]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[9]   | result_ex_o[30]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[9]   | result_ex_o[31]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[10]  | imd_val_d_o[0][0]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[10]  | imd_val_d_o[0][1]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[10]  | imd_val_d_o[0][2]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[10]  | imd_val_d_o[0][3]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[10]  | imd_val_d_o[0][4]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[10]  | imd_val_d_o[0][5]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[10]  | imd_val_d_o[0][6]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[10]  | imd_val_d_o[0][7]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[10]  | imd_val_d_o[0][8]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[10]  | imd_val_d_o[0][9]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[10]  | imd_val_d_o[0][10] |     9.897 | SLOW    |     2.410 | FAST    |
multdiv_operand_a_i[10]  | imd_val_d_o[0][11] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[10]  | imd_val_d_o[0][12] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[10]  | imd_val_d_o[0][13] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[10]  | imd_val_d_o[0][14] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[10]  | imd_val_d_o[0][15] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[10]  | imd_val_d_o[0][16] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[10]  | imd_val_d_o[0][17] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[10]  | imd_val_d_o[0][18] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[10]  | imd_val_d_o[0][19] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[10]  | imd_val_d_o[0][20] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[10]  | imd_val_d_o[0][21] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[10]  | imd_val_d_o[0][22] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[10]  | imd_val_d_o[0][23] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[10]  | imd_val_d_o[0][24] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[10]  | imd_val_d_o[0][25] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[10]  | imd_val_d_o[0][26] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[10]  | imd_val_d_o[0][27] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[10]  | imd_val_d_o[0][28] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[10]  | imd_val_d_o[0][29] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[10]  | imd_val_d_o[0][30] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[10]  | imd_val_d_o[0][31] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[10]  | result_ex_o[0]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[10]  | result_ex_o[1]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[10]  | result_ex_o[2]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[10]  | result_ex_o[3]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[10]  | result_ex_o[4]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[10]  | result_ex_o[5]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[10]  | result_ex_o[6]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[10]  | result_ex_o[7]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[10]  | result_ex_o[8]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[10]  | result_ex_o[9]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[10]  | result_ex_o[10]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[10]  | result_ex_o[11]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[10]  | result_ex_o[12]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[10]  | result_ex_o[13]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[10]  | result_ex_o[14]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[10]  | result_ex_o[15]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[10]  | result_ex_o[16]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[10]  | result_ex_o[17]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[10]  | result_ex_o[18]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[10]  | result_ex_o[19]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[10]  | result_ex_o[20]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[10]  | result_ex_o[21]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[10]  | result_ex_o[22]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[10]  | result_ex_o[23]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[10]  | result_ex_o[24]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[10]  | result_ex_o[25]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[10]  | result_ex_o[26]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[10]  | result_ex_o[27]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[10]  | result_ex_o[28]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[10]  | result_ex_o[29]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[10]  | result_ex_o[30]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[10]  | result_ex_o[31]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[11]  | imd_val_d_o[0][0]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[11]  | imd_val_d_o[0][1]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[11]  | imd_val_d_o[0][2]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[11]  | imd_val_d_o[0][3]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[11]  | imd_val_d_o[0][4]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[11]  | imd_val_d_o[0][5]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[11]  | imd_val_d_o[0][6]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[11]  | imd_val_d_o[0][7]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[11]  | imd_val_d_o[0][8]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[11]  | imd_val_d_o[0][9]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[11]  | imd_val_d_o[0][10] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[11]  | imd_val_d_o[0][11] |     9.897 | SLOW    |     2.410 | FAST    |
multdiv_operand_a_i[11]  | imd_val_d_o[0][12] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[11]  | imd_val_d_o[0][13] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[11]  | imd_val_d_o[0][14] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[11]  | imd_val_d_o[0][15] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[11]  | imd_val_d_o[0][16] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[11]  | imd_val_d_o[0][17] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[11]  | imd_val_d_o[0][18] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[11]  | imd_val_d_o[0][19] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[11]  | imd_val_d_o[0][20] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[11]  | imd_val_d_o[0][21] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[11]  | imd_val_d_o[0][22] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[11]  | imd_val_d_o[0][23] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[11]  | imd_val_d_o[0][24] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[11]  | imd_val_d_o[0][25] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[11]  | imd_val_d_o[0][26] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[11]  | imd_val_d_o[0][27] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[11]  | imd_val_d_o[0][28] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[11]  | imd_val_d_o[0][29] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[11]  | imd_val_d_o[0][30] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[11]  | imd_val_d_o[0][31] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[11]  | result_ex_o[0]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[11]  | result_ex_o[1]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[11]  | result_ex_o[2]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[11]  | result_ex_o[3]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[11]  | result_ex_o[4]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[11]  | result_ex_o[5]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[11]  | result_ex_o[6]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[11]  | result_ex_o[7]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[11]  | result_ex_o[8]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[11]  | result_ex_o[9]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[11]  | result_ex_o[10]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[11]  | result_ex_o[11]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[11]  | result_ex_o[12]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[11]  | result_ex_o[13]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[11]  | result_ex_o[14]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[11]  | result_ex_o[15]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[11]  | result_ex_o[16]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[11]  | result_ex_o[17]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[11]  | result_ex_o[18]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[11]  | result_ex_o[19]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[11]  | result_ex_o[20]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[11]  | result_ex_o[21]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[11]  | result_ex_o[22]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[11]  | result_ex_o[23]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[11]  | result_ex_o[24]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[11]  | result_ex_o[25]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[11]  | result_ex_o[26]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[11]  | result_ex_o[27]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[11]  | result_ex_o[28]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[11]  | result_ex_o[29]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[11]  | result_ex_o[30]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[11]  | result_ex_o[31]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[12]  | imd_val_d_o[0][0]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[12]  | imd_val_d_o[0][1]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[12]  | imd_val_d_o[0][2]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[12]  | imd_val_d_o[0][3]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[12]  | imd_val_d_o[0][4]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[12]  | imd_val_d_o[0][5]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[12]  | imd_val_d_o[0][6]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[12]  | imd_val_d_o[0][7]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[12]  | imd_val_d_o[0][8]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[12]  | imd_val_d_o[0][9]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[12]  | imd_val_d_o[0][10] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[12]  | imd_val_d_o[0][11] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[12]  | imd_val_d_o[0][12] |     9.897 | SLOW    |     2.410 | FAST    |
multdiv_operand_a_i[12]  | imd_val_d_o[0][13] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[12]  | imd_val_d_o[0][14] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[12]  | imd_val_d_o[0][15] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[12]  | imd_val_d_o[0][16] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[12]  | imd_val_d_o[0][17] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[12]  | imd_val_d_o[0][18] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[12]  | imd_val_d_o[0][19] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[12]  | imd_val_d_o[0][20] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[12]  | imd_val_d_o[0][21] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[12]  | imd_val_d_o[0][22] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[12]  | imd_val_d_o[0][23] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[12]  | imd_val_d_o[0][24] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[12]  | imd_val_d_o[0][25] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[12]  | imd_val_d_o[0][26] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[12]  | imd_val_d_o[0][27] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[12]  | imd_val_d_o[0][28] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[12]  | imd_val_d_o[0][29] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[12]  | imd_val_d_o[0][30] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[12]  | imd_val_d_o[0][31] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[12]  | result_ex_o[0]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[12]  | result_ex_o[1]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[12]  | result_ex_o[2]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[12]  | result_ex_o[3]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[12]  | result_ex_o[4]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[12]  | result_ex_o[5]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[12]  | result_ex_o[6]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[12]  | result_ex_o[7]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[12]  | result_ex_o[8]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[12]  | result_ex_o[9]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[12]  | result_ex_o[10]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[12]  | result_ex_o[11]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[12]  | result_ex_o[12]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[12]  | result_ex_o[13]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[12]  | result_ex_o[14]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[12]  | result_ex_o[15]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[12]  | result_ex_o[16]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[12]  | result_ex_o[17]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[12]  | result_ex_o[18]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[12]  | result_ex_o[19]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[12]  | result_ex_o[20]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[12]  | result_ex_o[21]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[12]  | result_ex_o[22]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[12]  | result_ex_o[23]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[12]  | result_ex_o[24]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[12]  | result_ex_o[25]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[12]  | result_ex_o[26]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[12]  | result_ex_o[27]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[12]  | result_ex_o[28]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[12]  | result_ex_o[29]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[12]  | result_ex_o[30]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[12]  | result_ex_o[31]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[13]  | imd_val_d_o[0][0]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[13]  | imd_val_d_o[0][1]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[13]  | imd_val_d_o[0][2]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[13]  | imd_val_d_o[0][3]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[13]  | imd_val_d_o[0][4]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[13]  | imd_val_d_o[0][5]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[13]  | imd_val_d_o[0][6]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[13]  | imd_val_d_o[0][7]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[13]  | imd_val_d_o[0][8]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[13]  | imd_val_d_o[0][9]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[13]  | imd_val_d_o[0][10] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[13]  | imd_val_d_o[0][11] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[13]  | imd_val_d_o[0][12] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[13]  | imd_val_d_o[0][13] |     9.897 | SLOW    |     2.410 | FAST    |
multdiv_operand_a_i[13]  | imd_val_d_o[0][14] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[13]  | imd_val_d_o[0][15] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[13]  | imd_val_d_o[0][16] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[13]  | imd_val_d_o[0][17] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[13]  | imd_val_d_o[0][18] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[13]  | imd_val_d_o[0][19] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[13]  | imd_val_d_o[0][20] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[13]  | imd_val_d_o[0][21] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[13]  | imd_val_d_o[0][22] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[13]  | imd_val_d_o[0][23] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[13]  | imd_val_d_o[0][24] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[13]  | imd_val_d_o[0][25] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[13]  | imd_val_d_o[0][26] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[13]  | imd_val_d_o[0][27] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[13]  | imd_val_d_o[0][28] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[13]  | imd_val_d_o[0][29] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[13]  | imd_val_d_o[0][30] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[13]  | imd_val_d_o[0][31] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[13]  | result_ex_o[0]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[13]  | result_ex_o[1]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[13]  | result_ex_o[2]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[13]  | result_ex_o[3]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[13]  | result_ex_o[4]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[13]  | result_ex_o[5]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[13]  | result_ex_o[6]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[13]  | result_ex_o[7]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[13]  | result_ex_o[8]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[13]  | result_ex_o[9]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[13]  | result_ex_o[10]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[13]  | result_ex_o[11]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[13]  | result_ex_o[12]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[13]  | result_ex_o[13]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[13]  | result_ex_o[14]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[13]  | result_ex_o[15]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[13]  | result_ex_o[16]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[13]  | result_ex_o[17]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[13]  | result_ex_o[18]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[13]  | result_ex_o[19]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[13]  | result_ex_o[20]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[13]  | result_ex_o[21]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[13]  | result_ex_o[22]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[13]  | result_ex_o[23]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[13]  | result_ex_o[24]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[13]  | result_ex_o[25]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[13]  | result_ex_o[26]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[13]  | result_ex_o[27]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[13]  | result_ex_o[28]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[13]  | result_ex_o[29]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[13]  | result_ex_o[30]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[13]  | result_ex_o[31]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[14]  | imd_val_d_o[0][0]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[14]  | imd_val_d_o[0][1]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[14]  | imd_val_d_o[0][2]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[14]  | imd_val_d_o[0][3]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[14]  | imd_val_d_o[0][4]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[14]  | imd_val_d_o[0][5]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[14]  | imd_val_d_o[0][6]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[14]  | imd_val_d_o[0][7]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[14]  | imd_val_d_o[0][8]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[14]  | imd_val_d_o[0][9]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[14]  | imd_val_d_o[0][10] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[14]  | imd_val_d_o[0][11] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[14]  | imd_val_d_o[0][12] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[14]  | imd_val_d_o[0][13] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[14]  | imd_val_d_o[0][14] |     9.897 | SLOW    |     2.410 | FAST    |
multdiv_operand_a_i[14]  | imd_val_d_o[0][15] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[14]  | imd_val_d_o[0][16] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[14]  | imd_val_d_o[0][17] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[14]  | imd_val_d_o[0][18] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[14]  | imd_val_d_o[0][19] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[14]  | imd_val_d_o[0][20] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[14]  | imd_val_d_o[0][21] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[14]  | imd_val_d_o[0][22] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[14]  | imd_val_d_o[0][23] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[14]  | imd_val_d_o[0][24] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[14]  | imd_val_d_o[0][25] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[14]  | imd_val_d_o[0][26] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[14]  | imd_val_d_o[0][27] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[14]  | imd_val_d_o[0][28] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[14]  | imd_val_d_o[0][29] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[14]  | imd_val_d_o[0][30] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[14]  | imd_val_d_o[0][31] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[14]  | result_ex_o[0]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[14]  | result_ex_o[1]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[14]  | result_ex_o[2]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[14]  | result_ex_o[3]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[14]  | result_ex_o[4]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[14]  | result_ex_o[5]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[14]  | result_ex_o[6]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[14]  | result_ex_o[7]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[14]  | result_ex_o[8]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[14]  | result_ex_o[9]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[14]  | result_ex_o[10]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[14]  | result_ex_o[11]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[14]  | result_ex_o[12]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[14]  | result_ex_o[13]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[14]  | result_ex_o[14]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[14]  | result_ex_o[15]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[14]  | result_ex_o[16]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[14]  | result_ex_o[17]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[14]  | result_ex_o[18]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[14]  | result_ex_o[19]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[14]  | result_ex_o[20]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[14]  | result_ex_o[21]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[14]  | result_ex_o[22]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[14]  | result_ex_o[23]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[14]  | result_ex_o[24]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[14]  | result_ex_o[25]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[14]  | result_ex_o[26]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[14]  | result_ex_o[27]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[14]  | result_ex_o[28]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[14]  | result_ex_o[29]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[14]  | result_ex_o[30]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[14]  | result_ex_o[31]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[15]  | imd_val_d_o[0][0]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[15]  | imd_val_d_o[0][1]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[15]  | imd_val_d_o[0][2]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[15]  | imd_val_d_o[0][3]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[15]  | imd_val_d_o[0][4]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[15]  | imd_val_d_o[0][5]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[15]  | imd_val_d_o[0][6]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[15]  | imd_val_d_o[0][7]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[15]  | imd_val_d_o[0][8]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[15]  | imd_val_d_o[0][9]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[15]  | imd_val_d_o[0][10] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[15]  | imd_val_d_o[0][11] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[15]  | imd_val_d_o[0][12] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[15]  | imd_val_d_o[0][13] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[15]  | imd_val_d_o[0][14] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[15]  | imd_val_d_o[0][15] |     9.897 | SLOW    |     2.410 | FAST    |
multdiv_operand_a_i[15]  | imd_val_d_o[0][16] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[15]  | imd_val_d_o[0][17] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[15]  | imd_val_d_o[0][18] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[15]  | imd_val_d_o[0][19] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[15]  | imd_val_d_o[0][20] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[15]  | imd_val_d_o[0][21] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[15]  | imd_val_d_o[0][22] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[15]  | imd_val_d_o[0][23] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[15]  | imd_val_d_o[0][24] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[15]  | imd_val_d_o[0][25] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[15]  | imd_val_d_o[0][26] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[15]  | imd_val_d_o[0][27] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[15]  | imd_val_d_o[0][28] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[15]  | imd_val_d_o[0][29] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[15]  | imd_val_d_o[0][30] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[15]  | imd_val_d_o[0][31] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[15]  | result_ex_o[0]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[15]  | result_ex_o[1]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[15]  | result_ex_o[2]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[15]  | result_ex_o[3]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[15]  | result_ex_o[4]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[15]  | result_ex_o[5]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[15]  | result_ex_o[6]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[15]  | result_ex_o[7]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[15]  | result_ex_o[8]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[15]  | result_ex_o[9]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[15]  | result_ex_o[10]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[15]  | result_ex_o[11]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[15]  | result_ex_o[12]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[15]  | result_ex_o[13]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[15]  | result_ex_o[14]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[15]  | result_ex_o[15]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[15]  | result_ex_o[16]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[15]  | result_ex_o[17]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[15]  | result_ex_o[18]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[15]  | result_ex_o[19]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[15]  | result_ex_o[20]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[15]  | result_ex_o[21]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[15]  | result_ex_o[22]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[15]  | result_ex_o[23]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[15]  | result_ex_o[24]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[15]  | result_ex_o[25]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[15]  | result_ex_o[26]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[15]  | result_ex_o[27]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[15]  | result_ex_o[28]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[15]  | result_ex_o[29]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[15]  | result_ex_o[30]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[15]  | result_ex_o[31]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[16]  | imd_val_d_o[0][0]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[16]  | imd_val_d_o[0][1]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[16]  | imd_val_d_o[0][2]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[16]  | imd_val_d_o[0][3]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[16]  | imd_val_d_o[0][4]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[16]  | imd_val_d_o[0][5]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[16]  | imd_val_d_o[0][6]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[16]  | imd_val_d_o[0][7]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[16]  | imd_val_d_o[0][8]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[16]  | imd_val_d_o[0][9]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[16]  | imd_val_d_o[0][10] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[16]  | imd_val_d_o[0][11] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[16]  | imd_val_d_o[0][12] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[16]  | imd_val_d_o[0][13] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[16]  | imd_val_d_o[0][14] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[16]  | imd_val_d_o[0][15] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[16]  | imd_val_d_o[0][16] |     9.908 | SLOW    |     2.410 | FAST    |
multdiv_operand_a_i[16]  | imd_val_d_o[0][17] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[16]  | imd_val_d_o[0][18] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[16]  | imd_val_d_o[0][19] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[16]  | imd_val_d_o[0][20] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[16]  | imd_val_d_o[0][21] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[16]  | imd_val_d_o[0][22] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[16]  | imd_val_d_o[0][23] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[16]  | imd_val_d_o[0][24] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[16]  | imd_val_d_o[0][25] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[16]  | imd_val_d_o[0][26] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[16]  | imd_val_d_o[0][27] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[16]  | imd_val_d_o[0][28] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[16]  | imd_val_d_o[0][29] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[16]  | imd_val_d_o[0][30] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[16]  | imd_val_d_o[0][31] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[16]  | result_ex_o[0]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[16]  | result_ex_o[1]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[16]  | result_ex_o[2]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[16]  | result_ex_o[3]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[16]  | result_ex_o[4]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[16]  | result_ex_o[5]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[16]  | result_ex_o[6]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[16]  | result_ex_o[7]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[16]  | result_ex_o[8]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[16]  | result_ex_o[9]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[16]  | result_ex_o[10]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[16]  | result_ex_o[11]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[16]  | result_ex_o[12]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[16]  | result_ex_o[13]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[16]  | result_ex_o[14]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[16]  | result_ex_o[15]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[16]  | result_ex_o[16]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[16]  | result_ex_o[17]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[16]  | result_ex_o[18]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[16]  | result_ex_o[19]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[16]  | result_ex_o[20]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[16]  | result_ex_o[21]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[16]  | result_ex_o[22]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[16]  | result_ex_o[23]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[16]  | result_ex_o[24]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[16]  | result_ex_o[25]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[16]  | result_ex_o[26]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[16]  | result_ex_o[27]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[16]  | result_ex_o[28]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[16]  | result_ex_o[29]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[16]  | result_ex_o[30]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[16]  | result_ex_o[31]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[17]  | imd_val_d_o[0][0]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[17]  | imd_val_d_o[0][1]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[17]  | imd_val_d_o[0][2]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[17]  | imd_val_d_o[0][3]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[17]  | imd_val_d_o[0][4]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[17]  | imd_val_d_o[0][5]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[17]  | imd_val_d_o[0][6]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[17]  | imd_val_d_o[0][7]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[17]  | imd_val_d_o[0][8]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[17]  | imd_val_d_o[0][9]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[17]  | imd_val_d_o[0][10] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[17]  | imd_val_d_o[0][11] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[17]  | imd_val_d_o[0][12] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[17]  | imd_val_d_o[0][13] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[17]  | imd_val_d_o[0][14] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[17]  | imd_val_d_o[0][15] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[17]  | imd_val_d_o[0][16] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[17]  | imd_val_d_o[0][17] |     9.908 | SLOW    |     2.410 | FAST    |
multdiv_operand_a_i[17]  | imd_val_d_o[0][18] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[17]  | imd_val_d_o[0][19] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[17]  | imd_val_d_o[0][20] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[17]  | imd_val_d_o[0][21] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[17]  | imd_val_d_o[0][22] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[17]  | imd_val_d_o[0][23] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[17]  | imd_val_d_o[0][24] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[17]  | imd_val_d_o[0][25] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[17]  | imd_val_d_o[0][26] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[17]  | imd_val_d_o[0][27] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[17]  | imd_val_d_o[0][28] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[17]  | imd_val_d_o[0][29] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[17]  | imd_val_d_o[0][30] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[17]  | imd_val_d_o[0][31] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[17]  | result_ex_o[0]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[17]  | result_ex_o[1]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[17]  | result_ex_o[2]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[17]  | result_ex_o[3]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[17]  | result_ex_o[4]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[17]  | result_ex_o[5]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[17]  | result_ex_o[6]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[17]  | result_ex_o[7]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[17]  | result_ex_o[8]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[17]  | result_ex_o[9]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[17]  | result_ex_o[10]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[17]  | result_ex_o[11]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[17]  | result_ex_o[12]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[17]  | result_ex_o[13]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[17]  | result_ex_o[14]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[17]  | result_ex_o[15]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[17]  | result_ex_o[16]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[17]  | result_ex_o[17]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[17]  | result_ex_o[18]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[17]  | result_ex_o[19]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[17]  | result_ex_o[20]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[17]  | result_ex_o[21]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[17]  | result_ex_o[22]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[17]  | result_ex_o[23]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[17]  | result_ex_o[24]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[17]  | result_ex_o[25]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[17]  | result_ex_o[26]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[17]  | result_ex_o[27]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[17]  | result_ex_o[28]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[17]  | result_ex_o[29]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[17]  | result_ex_o[30]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[17]  | result_ex_o[31]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[18]  | imd_val_d_o[0][0]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[18]  | imd_val_d_o[0][1]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[18]  | imd_val_d_o[0][2]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[18]  | imd_val_d_o[0][3]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[18]  | imd_val_d_o[0][4]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[18]  | imd_val_d_o[0][5]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[18]  | imd_val_d_o[0][6]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[18]  | imd_val_d_o[0][7]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[18]  | imd_val_d_o[0][8]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[18]  | imd_val_d_o[0][9]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[18]  | imd_val_d_o[0][10] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[18]  | imd_val_d_o[0][11] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[18]  | imd_val_d_o[0][12] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[18]  | imd_val_d_o[0][13] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[18]  | imd_val_d_o[0][14] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[18]  | imd_val_d_o[0][15] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[18]  | imd_val_d_o[0][16] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[18]  | imd_val_d_o[0][17] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[18]  | imd_val_d_o[0][18] |     9.908 | SLOW    |     2.410 | FAST    |
multdiv_operand_a_i[18]  | imd_val_d_o[0][19] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[18]  | imd_val_d_o[0][20] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[18]  | imd_val_d_o[0][21] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[18]  | imd_val_d_o[0][22] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[18]  | imd_val_d_o[0][23] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[18]  | imd_val_d_o[0][24] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[18]  | imd_val_d_o[0][25] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[18]  | imd_val_d_o[0][26] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[18]  | imd_val_d_o[0][27] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[18]  | imd_val_d_o[0][28] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[18]  | imd_val_d_o[0][29] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[18]  | imd_val_d_o[0][30] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[18]  | imd_val_d_o[0][31] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[18]  | result_ex_o[0]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[18]  | result_ex_o[1]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[18]  | result_ex_o[2]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[18]  | result_ex_o[3]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[18]  | result_ex_o[4]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[18]  | result_ex_o[5]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[18]  | result_ex_o[6]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[18]  | result_ex_o[7]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[18]  | result_ex_o[8]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[18]  | result_ex_o[9]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[18]  | result_ex_o[10]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[18]  | result_ex_o[11]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[18]  | result_ex_o[12]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[18]  | result_ex_o[13]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[18]  | result_ex_o[14]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[18]  | result_ex_o[15]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[18]  | result_ex_o[16]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[18]  | result_ex_o[17]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[18]  | result_ex_o[18]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[18]  | result_ex_o[19]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[18]  | result_ex_o[20]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[18]  | result_ex_o[21]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[18]  | result_ex_o[22]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[18]  | result_ex_o[23]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[18]  | result_ex_o[24]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[18]  | result_ex_o[25]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[18]  | result_ex_o[26]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[18]  | result_ex_o[27]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[18]  | result_ex_o[28]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[18]  | result_ex_o[29]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[18]  | result_ex_o[30]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[18]  | result_ex_o[31]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[19]  | imd_val_d_o[0][0]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[19]  | imd_val_d_o[0][1]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[19]  | imd_val_d_o[0][2]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[19]  | imd_val_d_o[0][3]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[19]  | imd_val_d_o[0][4]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[19]  | imd_val_d_o[0][5]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[19]  | imd_val_d_o[0][6]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[19]  | imd_val_d_o[0][7]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[19]  | imd_val_d_o[0][8]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[19]  | imd_val_d_o[0][9]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[19]  | imd_val_d_o[0][10] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[19]  | imd_val_d_o[0][11] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[19]  | imd_val_d_o[0][12] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[19]  | imd_val_d_o[0][13] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[19]  | imd_val_d_o[0][14] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[19]  | imd_val_d_o[0][15] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[19]  | imd_val_d_o[0][16] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[19]  | imd_val_d_o[0][17] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[19]  | imd_val_d_o[0][18] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[19]  | imd_val_d_o[0][19] |     9.908 | SLOW    |     2.410 | FAST    |
multdiv_operand_a_i[19]  | imd_val_d_o[0][20] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[19]  | imd_val_d_o[0][21] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[19]  | imd_val_d_o[0][22] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[19]  | imd_val_d_o[0][23] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[19]  | imd_val_d_o[0][24] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[19]  | imd_val_d_o[0][25] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[19]  | imd_val_d_o[0][26] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[19]  | imd_val_d_o[0][27] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[19]  | imd_val_d_o[0][28] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[19]  | imd_val_d_o[0][29] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[19]  | imd_val_d_o[0][30] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[19]  | imd_val_d_o[0][31] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[19]  | result_ex_o[0]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[19]  | result_ex_o[1]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[19]  | result_ex_o[2]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[19]  | result_ex_o[3]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[19]  | result_ex_o[4]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[19]  | result_ex_o[5]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[19]  | result_ex_o[6]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[19]  | result_ex_o[7]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[19]  | result_ex_o[8]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[19]  | result_ex_o[9]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[19]  | result_ex_o[10]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[19]  | result_ex_o[11]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[19]  | result_ex_o[12]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[19]  | result_ex_o[13]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[19]  | result_ex_o[14]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[19]  | result_ex_o[15]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[19]  | result_ex_o[16]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[19]  | result_ex_o[17]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[19]  | result_ex_o[18]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[19]  | result_ex_o[19]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[19]  | result_ex_o[20]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[19]  | result_ex_o[21]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[19]  | result_ex_o[22]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[19]  | result_ex_o[23]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[19]  | result_ex_o[24]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[19]  | result_ex_o[25]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[19]  | result_ex_o[26]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[19]  | result_ex_o[27]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[19]  | result_ex_o[28]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[19]  | result_ex_o[29]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[19]  | result_ex_o[30]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[19]  | result_ex_o[31]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[20]  | imd_val_d_o[0][0]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[20]  | imd_val_d_o[0][1]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[20]  | imd_val_d_o[0][2]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[20]  | imd_val_d_o[0][3]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[20]  | imd_val_d_o[0][4]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[20]  | imd_val_d_o[0][5]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[20]  | imd_val_d_o[0][6]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[20]  | imd_val_d_o[0][7]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[20]  | imd_val_d_o[0][8]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[20]  | imd_val_d_o[0][9]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[20]  | imd_val_d_o[0][10] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[20]  | imd_val_d_o[0][11] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[20]  | imd_val_d_o[0][12] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[20]  | imd_val_d_o[0][13] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[20]  | imd_val_d_o[0][14] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[20]  | imd_val_d_o[0][15] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[20]  | imd_val_d_o[0][16] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[20]  | imd_val_d_o[0][17] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[20]  | imd_val_d_o[0][18] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[20]  | imd_val_d_o[0][19] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[20]  | imd_val_d_o[0][20] |     9.908 | SLOW    |     2.419 | FAST    |
multdiv_operand_a_i[20]  | imd_val_d_o[0][21] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[20]  | imd_val_d_o[0][22] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[20]  | imd_val_d_o[0][23] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[20]  | imd_val_d_o[0][24] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[20]  | imd_val_d_o[0][25] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[20]  | imd_val_d_o[0][26] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[20]  | imd_val_d_o[0][27] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[20]  | imd_val_d_o[0][28] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[20]  | imd_val_d_o[0][29] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[20]  | imd_val_d_o[0][30] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[20]  | imd_val_d_o[0][31] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[20]  | result_ex_o[0]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[20]  | result_ex_o[1]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[20]  | result_ex_o[2]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[20]  | result_ex_o[3]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[20]  | result_ex_o[4]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[20]  | result_ex_o[5]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[20]  | result_ex_o[6]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[20]  | result_ex_o[7]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[20]  | result_ex_o[8]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[20]  | result_ex_o[9]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[20]  | result_ex_o[10]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[20]  | result_ex_o[11]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[20]  | result_ex_o[12]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[20]  | result_ex_o[13]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[20]  | result_ex_o[14]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[20]  | result_ex_o[15]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[20]  | result_ex_o[16]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[20]  | result_ex_o[17]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[20]  | result_ex_o[18]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[20]  | result_ex_o[19]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[20]  | result_ex_o[20]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[20]  | result_ex_o[21]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[20]  | result_ex_o[22]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[20]  | result_ex_o[23]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[20]  | result_ex_o[24]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[20]  | result_ex_o[25]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[20]  | result_ex_o[26]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[20]  | result_ex_o[27]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[20]  | result_ex_o[28]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[20]  | result_ex_o[29]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[20]  | result_ex_o[30]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[20]  | result_ex_o[31]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[21]  | imd_val_d_o[0][0]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[21]  | imd_val_d_o[0][1]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[21]  | imd_val_d_o[0][2]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[21]  | imd_val_d_o[0][3]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[21]  | imd_val_d_o[0][4]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[21]  | imd_val_d_o[0][5]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[21]  | imd_val_d_o[0][6]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[21]  | imd_val_d_o[0][7]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[21]  | imd_val_d_o[0][8]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[21]  | imd_val_d_o[0][9]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[21]  | imd_val_d_o[0][10] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[21]  | imd_val_d_o[0][11] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[21]  | imd_val_d_o[0][12] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[21]  | imd_val_d_o[0][13] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[21]  | imd_val_d_o[0][14] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[21]  | imd_val_d_o[0][15] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[21]  | imd_val_d_o[0][16] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[21]  | imd_val_d_o[0][17] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[21]  | imd_val_d_o[0][18] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[21]  | imd_val_d_o[0][19] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[21]  | imd_val_d_o[0][20] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[21]  | imd_val_d_o[0][21] |     9.908 | SLOW    |     2.419 | FAST    |
multdiv_operand_a_i[21]  | imd_val_d_o[0][22] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[21]  | imd_val_d_o[0][23] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[21]  | imd_val_d_o[0][24] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[21]  | imd_val_d_o[0][25] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[21]  | imd_val_d_o[0][26] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[21]  | imd_val_d_o[0][27] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[21]  | imd_val_d_o[0][28] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[21]  | imd_val_d_o[0][29] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[21]  | imd_val_d_o[0][30] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[21]  | imd_val_d_o[0][31] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[21]  | result_ex_o[0]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[21]  | result_ex_o[1]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[21]  | result_ex_o[2]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[21]  | result_ex_o[3]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[21]  | result_ex_o[4]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[21]  | result_ex_o[5]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[21]  | result_ex_o[6]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[21]  | result_ex_o[7]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[21]  | result_ex_o[8]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[21]  | result_ex_o[9]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[21]  | result_ex_o[10]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[21]  | result_ex_o[11]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[21]  | result_ex_o[12]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[21]  | result_ex_o[13]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[21]  | result_ex_o[14]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[21]  | result_ex_o[15]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[21]  | result_ex_o[16]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[21]  | result_ex_o[17]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[21]  | result_ex_o[18]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[21]  | result_ex_o[19]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[21]  | result_ex_o[20]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[21]  | result_ex_o[21]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[21]  | result_ex_o[22]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[21]  | result_ex_o[23]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[21]  | result_ex_o[24]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[21]  | result_ex_o[25]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[21]  | result_ex_o[26]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[21]  | result_ex_o[27]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[21]  | result_ex_o[28]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[21]  | result_ex_o[29]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[21]  | result_ex_o[30]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[21]  | result_ex_o[31]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[22]  | imd_val_d_o[0][0]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[22]  | imd_val_d_o[0][1]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[22]  | imd_val_d_o[0][2]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[22]  | imd_val_d_o[0][3]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[22]  | imd_val_d_o[0][4]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[22]  | imd_val_d_o[0][5]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[22]  | imd_val_d_o[0][6]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[22]  | imd_val_d_o[0][7]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[22]  | imd_val_d_o[0][8]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[22]  | imd_val_d_o[0][9]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[22]  | imd_val_d_o[0][10] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[22]  | imd_val_d_o[0][11] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[22]  | imd_val_d_o[0][12] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[22]  | imd_val_d_o[0][13] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[22]  | imd_val_d_o[0][14] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[22]  | imd_val_d_o[0][15] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[22]  | imd_val_d_o[0][16] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[22]  | imd_val_d_o[0][17] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[22]  | imd_val_d_o[0][18] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[22]  | imd_val_d_o[0][19] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[22]  | imd_val_d_o[0][20] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[22]  | imd_val_d_o[0][21] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[22]  | imd_val_d_o[0][22] |     9.908 | SLOW    |     2.410 | FAST    |
multdiv_operand_a_i[22]  | imd_val_d_o[0][23] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[22]  | imd_val_d_o[0][24] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[22]  | imd_val_d_o[0][25] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[22]  | imd_val_d_o[0][26] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[22]  | imd_val_d_o[0][27] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[22]  | imd_val_d_o[0][28] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[22]  | imd_val_d_o[0][29] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[22]  | imd_val_d_o[0][30] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[22]  | imd_val_d_o[0][31] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[22]  | result_ex_o[0]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[22]  | result_ex_o[1]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[22]  | result_ex_o[2]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[22]  | result_ex_o[3]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[22]  | result_ex_o[4]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[22]  | result_ex_o[5]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[22]  | result_ex_o[6]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[22]  | result_ex_o[7]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[22]  | result_ex_o[8]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[22]  | result_ex_o[9]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[22]  | result_ex_o[10]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[22]  | result_ex_o[11]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[22]  | result_ex_o[12]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[22]  | result_ex_o[13]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[22]  | result_ex_o[14]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[22]  | result_ex_o[15]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[22]  | result_ex_o[16]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[22]  | result_ex_o[17]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[22]  | result_ex_o[18]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[22]  | result_ex_o[19]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[22]  | result_ex_o[20]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[22]  | result_ex_o[21]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[22]  | result_ex_o[22]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[22]  | result_ex_o[23]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[22]  | result_ex_o[24]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[22]  | result_ex_o[25]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[22]  | result_ex_o[26]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[22]  | result_ex_o[27]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[22]  | result_ex_o[28]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[22]  | result_ex_o[29]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[22]  | result_ex_o[30]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[22]  | result_ex_o[31]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[23]  | imd_val_d_o[0][0]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[23]  | imd_val_d_o[0][1]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[23]  | imd_val_d_o[0][2]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[23]  | imd_val_d_o[0][3]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[23]  | imd_val_d_o[0][4]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[23]  | imd_val_d_o[0][5]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[23]  | imd_val_d_o[0][6]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[23]  | imd_val_d_o[0][7]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[23]  | imd_val_d_o[0][8]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[23]  | imd_val_d_o[0][9]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[23]  | imd_val_d_o[0][10] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[23]  | imd_val_d_o[0][11] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[23]  | imd_val_d_o[0][12] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[23]  | imd_val_d_o[0][13] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[23]  | imd_val_d_o[0][14] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[23]  | imd_val_d_o[0][15] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[23]  | imd_val_d_o[0][16] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[23]  | imd_val_d_o[0][17] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[23]  | imd_val_d_o[0][18] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[23]  | imd_val_d_o[0][19] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[23]  | imd_val_d_o[0][20] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[23]  | imd_val_d_o[0][21] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[23]  | imd_val_d_o[0][22] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[23]  | imd_val_d_o[0][23] |     9.908 | SLOW    |     2.410 | FAST    |
multdiv_operand_a_i[23]  | imd_val_d_o[0][24] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[23]  | imd_val_d_o[0][25] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[23]  | imd_val_d_o[0][26] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[23]  | imd_val_d_o[0][27] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[23]  | imd_val_d_o[0][28] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[23]  | imd_val_d_o[0][29] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[23]  | imd_val_d_o[0][30] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[23]  | imd_val_d_o[0][31] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[23]  | result_ex_o[0]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[23]  | result_ex_o[1]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[23]  | result_ex_o[2]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[23]  | result_ex_o[3]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[23]  | result_ex_o[4]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[23]  | result_ex_o[5]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[23]  | result_ex_o[6]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[23]  | result_ex_o[7]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[23]  | result_ex_o[8]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[23]  | result_ex_o[9]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[23]  | result_ex_o[10]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[23]  | result_ex_o[11]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[23]  | result_ex_o[12]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[23]  | result_ex_o[13]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[23]  | result_ex_o[14]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[23]  | result_ex_o[15]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[23]  | result_ex_o[16]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[23]  | result_ex_o[17]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[23]  | result_ex_o[18]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[23]  | result_ex_o[19]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[23]  | result_ex_o[20]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[23]  | result_ex_o[21]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[23]  | result_ex_o[22]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[23]  | result_ex_o[23]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[23]  | result_ex_o[24]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[23]  | result_ex_o[25]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[23]  | result_ex_o[26]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[23]  | result_ex_o[27]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[23]  | result_ex_o[28]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[23]  | result_ex_o[29]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[23]  | result_ex_o[30]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[23]  | result_ex_o[31]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[24]  | imd_val_d_o[0][0]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[24]  | imd_val_d_o[0][1]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[24]  | imd_val_d_o[0][2]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[24]  | imd_val_d_o[0][3]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[24]  | imd_val_d_o[0][4]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[24]  | imd_val_d_o[0][5]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[24]  | imd_val_d_o[0][6]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[24]  | imd_val_d_o[0][7]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[24]  | imd_val_d_o[0][8]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[24]  | imd_val_d_o[0][9]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[24]  | imd_val_d_o[0][10] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[24]  | imd_val_d_o[0][11] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[24]  | imd_val_d_o[0][12] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[24]  | imd_val_d_o[0][13] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[24]  | imd_val_d_o[0][14] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[24]  | imd_val_d_o[0][15] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[24]  | imd_val_d_o[0][16] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[24]  | imd_val_d_o[0][17] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[24]  | imd_val_d_o[0][18] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[24]  | imd_val_d_o[0][19] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[24]  | imd_val_d_o[0][20] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[24]  | imd_val_d_o[0][21] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[24]  | imd_val_d_o[0][22] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[24]  | imd_val_d_o[0][23] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[24]  | imd_val_d_o[0][24] |     9.908 | SLOW    |     2.410 | FAST    |
multdiv_operand_a_i[24]  | imd_val_d_o[0][25] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[24]  | imd_val_d_o[0][26] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[24]  | imd_val_d_o[0][27] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[24]  | imd_val_d_o[0][28] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[24]  | imd_val_d_o[0][29] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[24]  | imd_val_d_o[0][30] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[24]  | imd_val_d_o[0][31] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[24]  | result_ex_o[0]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[24]  | result_ex_o[1]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[24]  | result_ex_o[2]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[24]  | result_ex_o[3]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[24]  | result_ex_o[4]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[24]  | result_ex_o[5]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[24]  | result_ex_o[6]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[24]  | result_ex_o[7]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[24]  | result_ex_o[8]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[24]  | result_ex_o[9]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[24]  | result_ex_o[10]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[24]  | result_ex_o[11]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[24]  | result_ex_o[12]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[24]  | result_ex_o[13]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[24]  | result_ex_o[14]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[24]  | result_ex_o[15]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[24]  | result_ex_o[16]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[24]  | result_ex_o[17]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[24]  | result_ex_o[18]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[24]  | result_ex_o[19]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[24]  | result_ex_o[20]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[24]  | result_ex_o[21]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[24]  | result_ex_o[22]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[24]  | result_ex_o[23]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[24]  | result_ex_o[24]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[24]  | result_ex_o[25]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[24]  | result_ex_o[26]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[24]  | result_ex_o[27]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[24]  | result_ex_o[28]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[24]  | result_ex_o[29]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[24]  | result_ex_o[30]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[24]  | result_ex_o[31]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[25]  | imd_val_d_o[0][0]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[25]  | imd_val_d_o[0][1]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[25]  | imd_val_d_o[0][2]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[25]  | imd_val_d_o[0][3]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[25]  | imd_val_d_o[0][4]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[25]  | imd_val_d_o[0][5]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[25]  | imd_val_d_o[0][6]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[25]  | imd_val_d_o[0][7]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[25]  | imd_val_d_o[0][8]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[25]  | imd_val_d_o[0][9]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[25]  | imd_val_d_o[0][10] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[25]  | imd_val_d_o[0][11] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[25]  | imd_val_d_o[0][12] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[25]  | imd_val_d_o[0][13] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[25]  | imd_val_d_o[0][14] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[25]  | imd_val_d_o[0][15] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[25]  | imd_val_d_o[0][16] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[25]  | imd_val_d_o[0][17] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[25]  | imd_val_d_o[0][18] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[25]  | imd_val_d_o[0][19] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[25]  | imd_val_d_o[0][20] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[25]  | imd_val_d_o[0][21] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[25]  | imd_val_d_o[0][22] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[25]  | imd_val_d_o[0][23] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[25]  | imd_val_d_o[0][24] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[25]  | imd_val_d_o[0][25] |     9.908 | SLOW    |     2.410 | FAST    |
multdiv_operand_a_i[25]  | imd_val_d_o[0][26] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[25]  | imd_val_d_o[0][27] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[25]  | imd_val_d_o[0][28] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[25]  | imd_val_d_o[0][29] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[25]  | imd_val_d_o[0][30] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[25]  | imd_val_d_o[0][31] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[25]  | result_ex_o[0]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[25]  | result_ex_o[1]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[25]  | result_ex_o[2]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[25]  | result_ex_o[3]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[25]  | result_ex_o[4]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[25]  | result_ex_o[5]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[25]  | result_ex_o[6]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[25]  | result_ex_o[7]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[25]  | result_ex_o[8]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[25]  | result_ex_o[9]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[25]  | result_ex_o[10]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[25]  | result_ex_o[11]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[25]  | result_ex_o[12]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[25]  | result_ex_o[13]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[25]  | result_ex_o[14]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[25]  | result_ex_o[15]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[25]  | result_ex_o[16]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[25]  | result_ex_o[17]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[25]  | result_ex_o[18]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[25]  | result_ex_o[19]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[25]  | result_ex_o[20]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[25]  | result_ex_o[21]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[25]  | result_ex_o[22]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[25]  | result_ex_o[23]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[25]  | result_ex_o[24]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[25]  | result_ex_o[25]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[25]  | result_ex_o[26]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[25]  | result_ex_o[27]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[25]  | result_ex_o[28]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[25]  | result_ex_o[29]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[25]  | result_ex_o[30]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[25]  | result_ex_o[31]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[26]  | imd_val_d_o[0][0]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[26]  | imd_val_d_o[0][1]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[26]  | imd_val_d_o[0][2]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[26]  | imd_val_d_o[0][3]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[26]  | imd_val_d_o[0][4]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[26]  | imd_val_d_o[0][5]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[26]  | imd_val_d_o[0][6]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[26]  | imd_val_d_o[0][7]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[26]  | imd_val_d_o[0][8]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[26]  | imd_val_d_o[0][9]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[26]  | imd_val_d_o[0][10] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[26]  | imd_val_d_o[0][11] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[26]  | imd_val_d_o[0][12] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[26]  | imd_val_d_o[0][13] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[26]  | imd_val_d_o[0][14] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[26]  | imd_val_d_o[0][15] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[26]  | imd_val_d_o[0][16] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[26]  | imd_val_d_o[0][17] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[26]  | imd_val_d_o[0][18] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[26]  | imd_val_d_o[0][19] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[26]  | imd_val_d_o[0][20] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[26]  | imd_val_d_o[0][21] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[26]  | imd_val_d_o[0][22] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[26]  | imd_val_d_o[0][23] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[26]  | imd_val_d_o[0][24] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[26]  | imd_val_d_o[0][25] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[26]  | imd_val_d_o[0][26] |     9.908 | SLOW    |     2.419 | FAST    |
multdiv_operand_a_i[26]  | imd_val_d_o[0][27] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[26]  | imd_val_d_o[0][28] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[26]  | imd_val_d_o[0][29] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[26]  | imd_val_d_o[0][30] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[26]  | imd_val_d_o[0][31] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[26]  | result_ex_o[0]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[26]  | result_ex_o[1]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[26]  | result_ex_o[2]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[26]  | result_ex_o[3]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[26]  | result_ex_o[4]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[26]  | result_ex_o[5]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[26]  | result_ex_o[6]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[26]  | result_ex_o[7]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[26]  | result_ex_o[8]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[26]  | result_ex_o[9]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[26]  | result_ex_o[10]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[26]  | result_ex_o[11]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[26]  | result_ex_o[12]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[26]  | result_ex_o[13]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[26]  | result_ex_o[14]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[26]  | result_ex_o[15]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[26]  | result_ex_o[16]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[26]  | result_ex_o[17]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[26]  | result_ex_o[18]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[26]  | result_ex_o[19]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[26]  | result_ex_o[20]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[26]  | result_ex_o[21]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[26]  | result_ex_o[22]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[26]  | result_ex_o[23]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[26]  | result_ex_o[24]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[26]  | result_ex_o[25]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[26]  | result_ex_o[26]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[26]  | result_ex_o[27]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[26]  | result_ex_o[28]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[26]  | result_ex_o[29]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[26]  | result_ex_o[30]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[26]  | result_ex_o[31]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[27]  | imd_val_d_o[0][0]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[27]  | imd_val_d_o[0][1]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[27]  | imd_val_d_o[0][2]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[27]  | imd_val_d_o[0][3]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[27]  | imd_val_d_o[0][4]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[27]  | imd_val_d_o[0][5]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[27]  | imd_val_d_o[0][6]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[27]  | imd_val_d_o[0][7]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[27]  | imd_val_d_o[0][8]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[27]  | imd_val_d_o[0][9]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[27]  | imd_val_d_o[0][10] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[27]  | imd_val_d_o[0][11] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[27]  | imd_val_d_o[0][12] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[27]  | imd_val_d_o[0][13] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[27]  | imd_val_d_o[0][14] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[27]  | imd_val_d_o[0][15] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[27]  | imd_val_d_o[0][16] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[27]  | imd_val_d_o[0][17] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[27]  | imd_val_d_o[0][18] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[27]  | imd_val_d_o[0][19] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[27]  | imd_val_d_o[0][20] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[27]  | imd_val_d_o[0][21] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[27]  | imd_val_d_o[0][22] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[27]  | imd_val_d_o[0][23] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[27]  | imd_val_d_o[0][24] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[27]  | imd_val_d_o[0][25] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[27]  | imd_val_d_o[0][26] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[27]  | imd_val_d_o[0][27] |     9.908 | SLOW    |     2.410 | FAST    |
multdiv_operand_a_i[27]  | imd_val_d_o[0][28] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[27]  | imd_val_d_o[0][29] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[27]  | imd_val_d_o[0][30] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[27]  | imd_val_d_o[0][31] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[27]  | result_ex_o[0]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[27]  | result_ex_o[1]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[27]  | result_ex_o[2]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[27]  | result_ex_o[3]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[27]  | result_ex_o[4]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[27]  | result_ex_o[5]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[27]  | result_ex_o[6]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[27]  | result_ex_o[7]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[27]  | result_ex_o[8]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[27]  | result_ex_o[9]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[27]  | result_ex_o[10]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[27]  | result_ex_o[11]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[27]  | result_ex_o[12]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[27]  | result_ex_o[13]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[27]  | result_ex_o[14]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[27]  | result_ex_o[15]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[27]  | result_ex_o[16]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[27]  | result_ex_o[17]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[27]  | result_ex_o[18]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[27]  | result_ex_o[19]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[27]  | result_ex_o[20]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[27]  | result_ex_o[21]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[27]  | result_ex_o[22]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[27]  | result_ex_o[23]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[27]  | result_ex_o[24]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[27]  | result_ex_o[25]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[27]  | result_ex_o[26]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[27]  | result_ex_o[27]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[27]  | result_ex_o[28]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[27]  | result_ex_o[29]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[27]  | result_ex_o[30]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[27]  | result_ex_o[31]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[28]  | imd_val_d_o[0][0]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[28]  | imd_val_d_o[0][1]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[28]  | imd_val_d_o[0][2]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[28]  | imd_val_d_o[0][3]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[28]  | imd_val_d_o[0][4]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[28]  | imd_val_d_o[0][5]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[28]  | imd_val_d_o[0][6]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[28]  | imd_val_d_o[0][7]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[28]  | imd_val_d_o[0][8]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[28]  | imd_val_d_o[0][9]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[28]  | imd_val_d_o[0][10] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[28]  | imd_val_d_o[0][11] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[28]  | imd_val_d_o[0][12] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[28]  | imd_val_d_o[0][13] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[28]  | imd_val_d_o[0][14] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[28]  | imd_val_d_o[0][15] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[28]  | imd_val_d_o[0][16] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[28]  | imd_val_d_o[0][17] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[28]  | imd_val_d_o[0][18] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[28]  | imd_val_d_o[0][19] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[28]  | imd_val_d_o[0][20] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[28]  | imd_val_d_o[0][21] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[28]  | imd_val_d_o[0][22] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[28]  | imd_val_d_o[0][23] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[28]  | imd_val_d_o[0][24] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[28]  | imd_val_d_o[0][25] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[28]  | imd_val_d_o[0][26] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[28]  | imd_val_d_o[0][27] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[28]  | imd_val_d_o[0][28] |     9.908 | SLOW    |     2.410 | FAST    |
multdiv_operand_a_i[28]  | imd_val_d_o[0][29] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[28]  | imd_val_d_o[0][30] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[28]  | imd_val_d_o[0][31] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[28]  | result_ex_o[0]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[28]  | result_ex_o[1]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[28]  | result_ex_o[2]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[28]  | result_ex_o[3]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[28]  | result_ex_o[4]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[28]  | result_ex_o[5]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[28]  | result_ex_o[6]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[28]  | result_ex_o[7]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[28]  | result_ex_o[8]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[28]  | result_ex_o[9]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[28]  | result_ex_o[10]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[28]  | result_ex_o[11]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[28]  | result_ex_o[12]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[28]  | result_ex_o[13]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[28]  | result_ex_o[14]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[28]  | result_ex_o[15]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[28]  | result_ex_o[16]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[28]  | result_ex_o[17]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[28]  | result_ex_o[18]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[28]  | result_ex_o[19]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[28]  | result_ex_o[20]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[28]  | result_ex_o[21]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[28]  | result_ex_o[22]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[28]  | result_ex_o[23]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[28]  | result_ex_o[24]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[28]  | result_ex_o[25]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[28]  | result_ex_o[26]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[28]  | result_ex_o[27]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[28]  | result_ex_o[28]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[28]  | result_ex_o[29]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[28]  | result_ex_o[30]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[28]  | result_ex_o[31]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[29]  | imd_val_d_o[0][0]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[29]  | imd_val_d_o[0][1]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[29]  | imd_val_d_o[0][2]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[29]  | imd_val_d_o[0][3]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[29]  | imd_val_d_o[0][4]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[29]  | imd_val_d_o[0][5]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[29]  | imd_val_d_o[0][6]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[29]  | imd_val_d_o[0][7]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[29]  | imd_val_d_o[0][8]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[29]  | imd_val_d_o[0][9]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[29]  | imd_val_d_o[0][10] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[29]  | imd_val_d_o[0][11] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[29]  | imd_val_d_o[0][12] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[29]  | imd_val_d_o[0][13] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[29]  | imd_val_d_o[0][14] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[29]  | imd_val_d_o[0][15] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[29]  | imd_val_d_o[0][16] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[29]  | imd_val_d_o[0][17] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[29]  | imd_val_d_o[0][18] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[29]  | imd_val_d_o[0][19] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[29]  | imd_val_d_o[0][20] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[29]  | imd_val_d_o[0][21] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[29]  | imd_val_d_o[0][22] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[29]  | imd_val_d_o[0][23] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[29]  | imd_val_d_o[0][24] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[29]  | imd_val_d_o[0][25] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[29]  | imd_val_d_o[0][26] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[29]  | imd_val_d_o[0][27] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[29]  | imd_val_d_o[0][28] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[29]  | imd_val_d_o[0][29] |     9.908 | SLOW    |     2.410 | FAST    |
multdiv_operand_a_i[29]  | imd_val_d_o[0][30] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[29]  | imd_val_d_o[0][31] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[29]  | result_ex_o[0]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[29]  | result_ex_o[1]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[29]  | result_ex_o[2]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[29]  | result_ex_o[3]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[29]  | result_ex_o[4]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[29]  | result_ex_o[5]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[29]  | result_ex_o[6]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[29]  | result_ex_o[7]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[29]  | result_ex_o[8]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[29]  | result_ex_o[9]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[29]  | result_ex_o[10]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[29]  | result_ex_o[11]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[29]  | result_ex_o[12]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[29]  | result_ex_o[13]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[29]  | result_ex_o[14]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[29]  | result_ex_o[15]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[29]  | result_ex_o[16]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[29]  | result_ex_o[17]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[29]  | result_ex_o[18]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[29]  | result_ex_o[19]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[29]  | result_ex_o[20]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[29]  | result_ex_o[21]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[29]  | result_ex_o[22]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[29]  | result_ex_o[23]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[29]  | result_ex_o[24]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[29]  | result_ex_o[25]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[29]  | result_ex_o[26]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[29]  | result_ex_o[27]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[29]  | result_ex_o[28]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[29]  | result_ex_o[29]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[29]  | result_ex_o[30]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[29]  | result_ex_o[31]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[30]  | imd_val_d_o[0][0]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[30]  | imd_val_d_o[0][1]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[30]  | imd_val_d_o[0][2]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[30]  | imd_val_d_o[0][3]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[30]  | imd_val_d_o[0][4]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[30]  | imd_val_d_o[0][5]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[30]  | imd_val_d_o[0][6]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[30]  | imd_val_d_o[0][7]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[30]  | imd_val_d_o[0][8]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[30]  | imd_val_d_o[0][9]  |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[30]  | imd_val_d_o[0][10] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[30]  | imd_val_d_o[0][11] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[30]  | imd_val_d_o[0][12] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[30]  | imd_val_d_o[0][13] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[30]  | imd_val_d_o[0][14] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[30]  | imd_val_d_o[0][15] |     9.897 | SLOW    |     3.595 | FAST    |
multdiv_operand_a_i[30]  | imd_val_d_o[0][16] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[30]  | imd_val_d_o[0][17] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[30]  | imd_val_d_o[0][18] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[30]  | imd_val_d_o[0][19] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[30]  | imd_val_d_o[0][20] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[30]  | imd_val_d_o[0][21] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[30]  | imd_val_d_o[0][22] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[30]  | imd_val_d_o[0][23] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[30]  | imd_val_d_o[0][24] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[30]  | imd_val_d_o[0][25] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[30]  | imd_val_d_o[0][26] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[30]  | imd_val_d_o[0][27] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[30]  | imd_val_d_o[0][28] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[30]  | imd_val_d_o[0][29] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[30]  | imd_val_d_o[0][30] |     9.908 | SLOW    |     2.410 | FAST    |
multdiv_operand_a_i[30]  | imd_val_d_o[0][31] |     9.908 | SLOW    |     3.601 | FAST    |
multdiv_operand_a_i[30]  | result_ex_o[0]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[30]  | result_ex_o[1]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[30]  | result_ex_o[2]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[30]  | result_ex_o[3]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[30]  | result_ex_o[4]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[30]  | result_ex_o[5]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[30]  | result_ex_o[6]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[30]  | result_ex_o[7]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[30]  | result_ex_o[8]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[30]  | result_ex_o[9]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[30]  | result_ex_o[10]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[30]  | result_ex_o[11]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[30]  | result_ex_o[12]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[30]  | result_ex_o[13]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[30]  | result_ex_o[14]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[30]  | result_ex_o[15]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[30]  | result_ex_o[16]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[30]  | result_ex_o[17]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[30]  | result_ex_o[18]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[30]  | result_ex_o[19]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[30]  | result_ex_o[20]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[30]  | result_ex_o[21]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[30]  | result_ex_o[22]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[30]  | result_ex_o[23]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[30]  | result_ex_o[24]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[30]  | result_ex_o[25]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[30]  | result_ex_o[26]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[30]  | result_ex_o[27]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[30]  | result_ex_o[28]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[30]  | result_ex_o[29]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[30]  | result_ex_o[30]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[30]  | result_ex_o[31]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[31]  | imd_val_d_o[0][0]  |     9.897 | SLOW    |     2.797 | FAST    |
multdiv_operand_a_i[31]  | imd_val_d_o[0][1]  |     9.897 | SLOW    |     2.797 | FAST    |
multdiv_operand_a_i[31]  | imd_val_d_o[0][2]  |     9.897 | SLOW    |     2.797 | FAST    |
multdiv_operand_a_i[31]  | imd_val_d_o[0][3]  |     9.897 | SLOW    |     2.797 | FAST    |
multdiv_operand_a_i[31]  | imd_val_d_o[0][4]  |     9.897 | SLOW    |     2.797 | FAST    |
multdiv_operand_a_i[31]  | imd_val_d_o[0][5]  |     9.897 | SLOW    |     2.797 | FAST    |
multdiv_operand_a_i[31]  | imd_val_d_o[0][6]  |     9.897 | SLOW    |     2.797 | FAST    |
multdiv_operand_a_i[31]  | imd_val_d_o[0][7]  |     9.897 | SLOW    |     2.797 | FAST    |
multdiv_operand_a_i[31]  | imd_val_d_o[0][8]  |     9.897 | SLOW    |     2.797 | FAST    |
multdiv_operand_a_i[31]  | imd_val_d_o[0][9]  |     9.897 | SLOW    |     2.797 | FAST    |
multdiv_operand_a_i[31]  | imd_val_d_o[0][10] |     9.897 | SLOW    |     2.797 | FAST    |
multdiv_operand_a_i[31]  | imd_val_d_o[0][11] |     9.897 | SLOW    |     2.797 | FAST    |
multdiv_operand_a_i[31]  | imd_val_d_o[0][12] |     9.897 | SLOW    |     2.797 | FAST    |
multdiv_operand_a_i[31]  | imd_val_d_o[0][13] |     9.897 | SLOW    |     2.797 | FAST    |
multdiv_operand_a_i[31]  | imd_val_d_o[0][14] |     9.897 | SLOW    |     2.797 | FAST    |
multdiv_operand_a_i[31]  | imd_val_d_o[0][15] |     9.897 | SLOW    |     2.797 | FAST    |
multdiv_operand_a_i[31]  | imd_val_d_o[0][16] |     9.908 | SLOW    |     2.797 | FAST    |
multdiv_operand_a_i[31]  | imd_val_d_o[0][17] |     9.908 | SLOW    |     2.797 | FAST    |
multdiv_operand_a_i[31]  | imd_val_d_o[0][18] |     9.908 | SLOW    |     2.797 | FAST    |
multdiv_operand_a_i[31]  | imd_val_d_o[0][19] |     9.908 | SLOW    |     2.797 | FAST    |
multdiv_operand_a_i[31]  | imd_val_d_o[0][20] |     9.908 | SLOW    |     2.797 | FAST    |
multdiv_operand_a_i[31]  | imd_val_d_o[0][21] |     9.908 | SLOW    |     2.797 | FAST    |
multdiv_operand_a_i[31]  | imd_val_d_o[0][22] |     9.908 | SLOW    |     2.797 | FAST    |
multdiv_operand_a_i[31]  | imd_val_d_o[0][23] |     9.908 | SLOW    |     2.797 | FAST    |
multdiv_operand_a_i[31]  | imd_val_d_o[0][24] |     9.908 | SLOW    |     2.797 | FAST    |
multdiv_operand_a_i[31]  | imd_val_d_o[0][25] |     9.908 | SLOW    |     2.797 | FAST    |
multdiv_operand_a_i[31]  | imd_val_d_o[0][26] |     9.908 | SLOW    |     2.797 | FAST    |
multdiv_operand_a_i[31]  | imd_val_d_o[0][27] |     9.908 | SLOW    |     2.797 | FAST    |
multdiv_operand_a_i[31]  | imd_val_d_o[0][28] |     9.908 | SLOW    |     2.797 | FAST    |
multdiv_operand_a_i[31]  | imd_val_d_o[0][29] |     9.908 | SLOW    |     2.797 | FAST    |
multdiv_operand_a_i[31]  | imd_val_d_o[0][30] |     9.908 | SLOW    |     2.797 | FAST    |
multdiv_operand_a_i[31]  | imd_val_d_o[0][31] |     9.908 | SLOW    |     2.419 | FAST    |
multdiv_operand_a_i[31]  | result_ex_o[0]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[31]  | result_ex_o[1]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[31]  | result_ex_o[2]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[31]  | result_ex_o[3]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[31]  | result_ex_o[4]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[31]  | result_ex_o[5]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[31]  | result_ex_o[6]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[31]  | result_ex_o[7]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[31]  | result_ex_o[8]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[31]  | result_ex_o[9]     |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[31]  | result_ex_o[10]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[31]  | result_ex_o[11]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[31]  | result_ex_o[12]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[31]  | result_ex_o[13]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[31]  | result_ex_o[14]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[31]  | result_ex_o[15]    |     9.264 | SLOW    |     3.289 | FAST    |
multdiv_operand_a_i[31]  | result_ex_o[16]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[31]  | result_ex_o[17]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[31]  | result_ex_o[18]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[31]  | result_ex_o[19]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[31]  | result_ex_o[20]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[31]  | result_ex_o[21]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[31]  | result_ex_o[22]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[31]  | result_ex_o[23]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[31]  | result_ex_o[24]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[31]  | result_ex_o[25]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[31]  | result_ex_o[26]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[31]  | result_ex_o[27]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[31]  | result_ex_o[28]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[31]  | result_ex_o[29]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[31]  | result_ex_o[30]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_a_i[31]  | result_ex_o[31]    |     9.708 | SLOW    |     3.502 | FAST    |
multdiv_operand_b_i[0]   | imd_val_d_o[0][0]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[0]   | imd_val_d_o[0][1]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[0]   | imd_val_d_o[0][2]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[0]   | imd_val_d_o[0][3]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[0]   | imd_val_d_o[0][4]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[0]   | imd_val_d_o[0][5]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[0]   | imd_val_d_o[0][6]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[0]   | imd_val_d_o[0][7]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[0]   | imd_val_d_o[0][8]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[0]   | imd_val_d_o[0][9]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[0]   | imd_val_d_o[0][10] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[0]   | imd_val_d_o[0][11] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[0]   | imd_val_d_o[0][12] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[0]   | imd_val_d_o[0][13] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[0]   | imd_val_d_o[0][14] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[0]   | imd_val_d_o[0][15] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[0]   | imd_val_d_o[0][16] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[0]   | imd_val_d_o[0][17] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[0]   | imd_val_d_o[0][18] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[0]   | imd_val_d_o[0][19] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[0]   | imd_val_d_o[0][20] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[0]   | imd_val_d_o[0][21] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[0]   | imd_val_d_o[0][22] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[0]   | imd_val_d_o[0][23] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[0]   | imd_val_d_o[0][24] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[0]   | imd_val_d_o[0][25] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[0]   | imd_val_d_o[0][26] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[0]   | imd_val_d_o[0][27] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[0]   | imd_val_d_o[0][28] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[0]   | imd_val_d_o[0][29] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[0]   | imd_val_d_o[0][30] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[0]   | imd_val_d_o[0][31] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[0]   | imd_val_d_o[1][0]  |     4.638 | SLOW    |     1.994 | FAST    |
multdiv_operand_b_i[0]   | result_ex_o[0]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[0]   | result_ex_o[1]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[0]   | result_ex_o[2]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[0]   | result_ex_o[3]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[0]   | result_ex_o[4]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[0]   | result_ex_o[5]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[0]   | result_ex_o[6]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[0]   | result_ex_o[7]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[0]   | result_ex_o[8]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[0]   | result_ex_o[9]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[0]   | result_ex_o[10]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[0]   | result_ex_o[11]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[0]   | result_ex_o[12]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[0]   | result_ex_o[13]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[0]   | result_ex_o[14]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[0]   | result_ex_o[15]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[0]   | result_ex_o[16]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[0]   | result_ex_o[17]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[0]   | result_ex_o[18]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[0]   | result_ex_o[19]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[0]   | result_ex_o[20]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[0]   | result_ex_o[21]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[0]   | result_ex_o[22]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[0]   | result_ex_o[23]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[0]   | result_ex_o[24]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[0]   | result_ex_o[25]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[0]   | result_ex_o[26]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[0]   | result_ex_o[27]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[0]   | result_ex_o[28]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[0]   | result_ex_o[29]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[0]   | result_ex_o[30]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[0]   | result_ex_o[31]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[1]   | imd_val_d_o[0][0]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[1]   | imd_val_d_o[0][1]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[1]   | imd_val_d_o[0][2]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[1]   | imd_val_d_o[0][3]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[1]   | imd_val_d_o[0][4]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[1]   | imd_val_d_o[0][5]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[1]   | imd_val_d_o[0][6]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[1]   | imd_val_d_o[0][7]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[1]   | imd_val_d_o[0][8]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[1]   | imd_val_d_o[0][9]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[1]   | imd_val_d_o[0][10] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[1]   | imd_val_d_o[0][11] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[1]   | imd_val_d_o[0][12] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[1]   | imd_val_d_o[0][13] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[1]   | imd_val_d_o[0][14] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[1]   | imd_val_d_o[0][15] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[1]   | imd_val_d_o[0][16] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[1]   | imd_val_d_o[0][17] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[1]   | imd_val_d_o[0][18] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[1]   | imd_val_d_o[0][19] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[1]   | imd_val_d_o[0][20] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[1]   | imd_val_d_o[0][21] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[1]   | imd_val_d_o[0][22] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[1]   | imd_val_d_o[0][23] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[1]   | imd_val_d_o[0][24] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[1]   | imd_val_d_o[0][25] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[1]   | imd_val_d_o[0][26] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[1]   | imd_val_d_o[0][27] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[1]   | imd_val_d_o[0][28] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[1]   | imd_val_d_o[0][29] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[1]   | imd_val_d_o[0][30] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[1]   | imd_val_d_o[0][31] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[1]   | imd_val_d_o[1][1]  |     4.638 | SLOW    |     1.994 | FAST    |
multdiv_operand_b_i[1]   | result_ex_o[0]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[1]   | result_ex_o[1]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[1]   | result_ex_o[2]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[1]   | result_ex_o[3]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[1]   | result_ex_o[4]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[1]   | result_ex_o[5]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[1]   | result_ex_o[6]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[1]   | result_ex_o[7]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[1]   | result_ex_o[8]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[1]   | result_ex_o[9]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[1]   | result_ex_o[10]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[1]   | result_ex_o[11]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[1]   | result_ex_o[12]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[1]   | result_ex_o[13]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[1]   | result_ex_o[14]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[1]   | result_ex_o[15]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[1]   | result_ex_o[16]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[1]   | result_ex_o[17]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[1]   | result_ex_o[18]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[1]   | result_ex_o[19]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[1]   | result_ex_o[20]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[1]   | result_ex_o[21]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[1]   | result_ex_o[22]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[1]   | result_ex_o[23]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[1]   | result_ex_o[24]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[1]   | result_ex_o[25]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[1]   | result_ex_o[26]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[1]   | result_ex_o[27]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[1]   | result_ex_o[28]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[1]   | result_ex_o[29]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[1]   | result_ex_o[30]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[1]   | result_ex_o[31]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[2]   | imd_val_d_o[0][0]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[2]   | imd_val_d_o[0][1]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[2]   | imd_val_d_o[0][2]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[2]   | imd_val_d_o[0][3]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[2]   | imd_val_d_o[0][4]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[2]   | imd_val_d_o[0][5]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[2]   | imd_val_d_o[0][6]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[2]   | imd_val_d_o[0][7]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[2]   | imd_val_d_o[0][8]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[2]   | imd_val_d_o[0][9]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[2]   | imd_val_d_o[0][10] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[2]   | imd_val_d_o[0][11] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[2]   | imd_val_d_o[0][12] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[2]   | imd_val_d_o[0][13] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[2]   | imd_val_d_o[0][14] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[2]   | imd_val_d_o[0][15] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[2]   | imd_val_d_o[0][16] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[2]   | imd_val_d_o[0][17] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[2]   | imd_val_d_o[0][18] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[2]   | imd_val_d_o[0][19] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[2]   | imd_val_d_o[0][20] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[2]   | imd_val_d_o[0][21] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[2]   | imd_val_d_o[0][22] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[2]   | imd_val_d_o[0][23] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[2]   | imd_val_d_o[0][24] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[2]   | imd_val_d_o[0][25] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[2]   | imd_val_d_o[0][26] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[2]   | imd_val_d_o[0][27] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[2]   | imd_val_d_o[0][28] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[2]   | imd_val_d_o[0][29] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[2]   | imd_val_d_o[0][30] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[2]   | imd_val_d_o[0][31] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[2]   | imd_val_d_o[1][2]  |     4.638 | SLOW    |     1.994 | FAST    |
multdiv_operand_b_i[2]   | result_ex_o[0]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[2]   | result_ex_o[1]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[2]   | result_ex_o[2]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[2]   | result_ex_o[3]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[2]   | result_ex_o[4]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[2]   | result_ex_o[5]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[2]   | result_ex_o[6]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[2]   | result_ex_o[7]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[2]   | result_ex_o[8]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[2]   | result_ex_o[9]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[2]   | result_ex_o[10]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[2]   | result_ex_o[11]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[2]   | result_ex_o[12]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[2]   | result_ex_o[13]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[2]   | result_ex_o[14]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[2]   | result_ex_o[15]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[2]   | result_ex_o[16]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[2]   | result_ex_o[17]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[2]   | result_ex_o[18]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[2]   | result_ex_o[19]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[2]   | result_ex_o[20]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[2]   | result_ex_o[21]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[2]   | result_ex_o[22]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[2]   | result_ex_o[23]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[2]   | result_ex_o[24]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[2]   | result_ex_o[25]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[2]   | result_ex_o[26]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[2]   | result_ex_o[27]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[2]   | result_ex_o[28]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[2]   | result_ex_o[29]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[2]   | result_ex_o[30]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[2]   | result_ex_o[31]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[3]   | imd_val_d_o[0][0]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[3]   | imd_val_d_o[0][1]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[3]   | imd_val_d_o[0][2]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[3]   | imd_val_d_o[0][3]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[3]   | imd_val_d_o[0][4]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[3]   | imd_val_d_o[0][5]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[3]   | imd_val_d_o[0][6]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[3]   | imd_val_d_o[0][7]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[3]   | imd_val_d_o[0][8]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[3]   | imd_val_d_o[0][9]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[3]   | imd_val_d_o[0][10] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[3]   | imd_val_d_o[0][11] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[3]   | imd_val_d_o[0][12] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[3]   | imd_val_d_o[0][13] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[3]   | imd_val_d_o[0][14] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[3]   | imd_val_d_o[0][15] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[3]   | imd_val_d_o[0][16] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[3]   | imd_val_d_o[0][17] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[3]   | imd_val_d_o[0][18] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[3]   | imd_val_d_o[0][19] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[3]   | imd_val_d_o[0][20] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[3]   | imd_val_d_o[0][21] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[3]   | imd_val_d_o[0][22] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[3]   | imd_val_d_o[0][23] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[3]   | imd_val_d_o[0][24] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[3]   | imd_val_d_o[0][25] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[3]   | imd_val_d_o[0][26] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[3]   | imd_val_d_o[0][27] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[3]   | imd_val_d_o[0][28] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[3]   | imd_val_d_o[0][29] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[3]   | imd_val_d_o[0][30] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[3]   | imd_val_d_o[0][31] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[3]   | imd_val_d_o[1][3]  |     4.638 | SLOW    |     1.994 | FAST    |
multdiv_operand_b_i[3]   | result_ex_o[0]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[3]   | result_ex_o[1]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[3]   | result_ex_o[2]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[3]   | result_ex_o[3]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[3]   | result_ex_o[4]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[3]   | result_ex_o[5]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[3]   | result_ex_o[6]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[3]   | result_ex_o[7]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[3]   | result_ex_o[8]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[3]   | result_ex_o[9]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[3]   | result_ex_o[10]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[3]   | result_ex_o[11]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[3]   | result_ex_o[12]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[3]   | result_ex_o[13]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[3]   | result_ex_o[14]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[3]   | result_ex_o[15]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[3]   | result_ex_o[16]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[3]   | result_ex_o[17]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[3]   | result_ex_o[18]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[3]   | result_ex_o[19]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[3]   | result_ex_o[20]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[3]   | result_ex_o[21]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[3]   | result_ex_o[22]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[3]   | result_ex_o[23]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[3]   | result_ex_o[24]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[3]   | result_ex_o[25]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[3]   | result_ex_o[26]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[3]   | result_ex_o[27]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[3]   | result_ex_o[28]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[3]   | result_ex_o[29]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[3]   | result_ex_o[30]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[3]   | result_ex_o[31]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[4]   | imd_val_d_o[0][0]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[4]   | imd_val_d_o[0][1]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[4]   | imd_val_d_o[0][2]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[4]   | imd_val_d_o[0][3]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[4]   | imd_val_d_o[0][4]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[4]   | imd_val_d_o[0][5]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[4]   | imd_val_d_o[0][6]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[4]   | imd_val_d_o[0][7]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[4]   | imd_val_d_o[0][8]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[4]   | imd_val_d_o[0][9]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[4]   | imd_val_d_o[0][10] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[4]   | imd_val_d_o[0][11] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[4]   | imd_val_d_o[0][12] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[4]   | imd_val_d_o[0][13] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[4]   | imd_val_d_o[0][14] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[4]   | imd_val_d_o[0][15] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[4]   | imd_val_d_o[0][16] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[4]   | imd_val_d_o[0][17] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[4]   | imd_val_d_o[0][18] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[4]   | imd_val_d_o[0][19] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[4]   | imd_val_d_o[0][20] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[4]   | imd_val_d_o[0][21] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[4]   | imd_val_d_o[0][22] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[4]   | imd_val_d_o[0][23] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[4]   | imd_val_d_o[0][24] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[4]   | imd_val_d_o[0][25] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[4]   | imd_val_d_o[0][26] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[4]   | imd_val_d_o[0][27] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[4]   | imd_val_d_o[0][28] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[4]   | imd_val_d_o[0][29] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[4]   | imd_val_d_o[0][30] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[4]   | imd_val_d_o[0][31] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[4]   | imd_val_d_o[1][4]  |     4.638 | SLOW    |     1.994 | FAST    |
multdiv_operand_b_i[4]   | result_ex_o[0]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[4]   | result_ex_o[1]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[4]   | result_ex_o[2]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[4]   | result_ex_o[3]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[4]   | result_ex_o[4]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[4]   | result_ex_o[5]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[4]   | result_ex_o[6]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[4]   | result_ex_o[7]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[4]   | result_ex_o[8]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[4]   | result_ex_o[9]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[4]   | result_ex_o[10]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[4]   | result_ex_o[11]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[4]   | result_ex_o[12]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[4]   | result_ex_o[13]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[4]   | result_ex_o[14]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[4]   | result_ex_o[15]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[4]   | result_ex_o[16]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[4]   | result_ex_o[17]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[4]   | result_ex_o[18]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[4]   | result_ex_o[19]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[4]   | result_ex_o[20]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[4]   | result_ex_o[21]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[4]   | result_ex_o[22]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[4]   | result_ex_o[23]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[4]   | result_ex_o[24]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[4]   | result_ex_o[25]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[4]   | result_ex_o[26]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[4]   | result_ex_o[27]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[4]   | result_ex_o[28]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[4]   | result_ex_o[29]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[4]   | result_ex_o[30]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[4]   | result_ex_o[31]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[5]   | imd_val_d_o[0][0]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[5]   | imd_val_d_o[0][1]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[5]   | imd_val_d_o[0][2]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[5]   | imd_val_d_o[0][3]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[5]   | imd_val_d_o[0][4]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[5]   | imd_val_d_o[0][5]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[5]   | imd_val_d_o[0][6]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[5]   | imd_val_d_o[0][7]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[5]   | imd_val_d_o[0][8]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[5]   | imd_val_d_o[0][9]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[5]   | imd_val_d_o[0][10] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[5]   | imd_val_d_o[0][11] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[5]   | imd_val_d_o[0][12] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[5]   | imd_val_d_o[0][13] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[5]   | imd_val_d_o[0][14] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[5]   | imd_val_d_o[0][15] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[5]   | imd_val_d_o[0][16] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[5]   | imd_val_d_o[0][17] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[5]   | imd_val_d_o[0][18] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[5]   | imd_val_d_o[0][19] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[5]   | imd_val_d_o[0][20] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[5]   | imd_val_d_o[0][21] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[5]   | imd_val_d_o[0][22] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[5]   | imd_val_d_o[0][23] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[5]   | imd_val_d_o[0][24] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[5]   | imd_val_d_o[0][25] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[5]   | imd_val_d_o[0][26] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[5]   | imd_val_d_o[0][27] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[5]   | imd_val_d_o[0][28] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[5]   | imd_val_d_o[0][29] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[5]   | imd_val_d_o[0][30] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[5]   | imd_val_d_o[0][31] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[5]   | imd_val_d_o[1][5]  |     4.638 | SLOW    |     1.994 | FAST    |
multdiv_operand_b_i[5]   | result_ex_o[0]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[5]   | result_ex_o[1]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[5]   | result_ex_o[2]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[5]   | result_ex_o[3]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[5]   | result_ex_o[4]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[5]   | result_ex_o[5]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[5]   | result_ex_o[6]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[5]   | result_ex_o[7]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[5]   | result_ex_o[8]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[5]   | result_ex_o[9]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[5]   | result_ex_o[10]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[5]   | result_ex_o[11]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[5]   | result_ex_o[12]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[5]   | result_ex_o[13]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[5]   | result_ex_o[14]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[5]   | result_ex_o[15]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[5]   | result_ex_o[16]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[5]   | result_ex_o[17]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[5]   | result_ex_o[18]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[5]   | result_ex_o[19]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[5]   | result_ex_o[20]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[5]   | result_ex_o[21]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[5]   | result_ex_o[22]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[5]   | result_ex_o[23]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[5]   | result_ex_o[24]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[5]   | result_ex_o[25]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[5]   | result_ex_o[26]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[5]   | result_ex_o[27]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[5]   | result_ex_o[28]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[5]   | result_ex_o[29]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[5]   | result_ex_o[30]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[5]   | result_ex_o[31]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[6]   | imd_val_d_o[0][0]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[6]   | imd_val_d_o[0][1]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[6]   | imd_val_d_o[0][2]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[6]   | imd_val_d_o[0][3]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[6]   | imd_val_d_o[0][4]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[6]   | imd_val_d_o[0][5]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[6]   | imd_val_d_o[0][6]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[6]   | imd_val_d_o[0][7]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[6]   | imd_val_d_o[0][8]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[6]   | imd_val_d_o[0][9]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[6]   | imd_val_d_o[0][10] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[6]   | imd_val_d_o[0][11] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[6]   | imd_val_d_o[0][12] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[6]   | imd_val_d_o[0][13] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[6]   | imd_val_d_o[0][14] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[6]   | imd_val_d_o[0][15] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[6]   | imd_val_d_o[0][16] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[6]   | imd_val_d_o[0][17] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[6]   | imd_val_d_o[0][18] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[6]   | imd_val_d_o[0][19] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[6]   | imd_val_d_o[0][20] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[6]   | imd_val_d_o[0][21] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[6]   | imd_val_d_o[0][22] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[6]   | imd_val_d_o[0][23] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[6]   | imd_val_d_o[0][24] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[6]   | imd_val_d_o[0][25] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[6]   | imd_val_d_o[0][26] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[6]   | imd_val_d_o[0][27] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[6]   | imd_val_d_o[0][28] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[6]   | imd_val_d_o[0][29] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[6]   | imd_val_d_o[0][30] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[6]   | imd_val_d_o[0][31] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[6]   | imd_val_d_o[1][6]  |     4.638 | SLOW    |     1.994 | FAST    |
multdiv_operand_b_i[6]   | result_ex_o[0]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[6]   | result_ex_o[1]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[6]   | result_ex_o[2]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[6]   | result_ex_o[3]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[6]   | result_ex_o[4]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[6]   | result_ex_o[5]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[6]   | result_ex_o[6]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[6]   | result_ex_o[7]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[6]   | result_ex_o[8]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[6]   | result_ex_o[9]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[6]   | result_ex_o[10]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[6]   | result_ex_o[11]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[6]   | result_ex_o[12]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[6]   | result_ex_o[13]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[6]   | result_ex_o[14]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[6]   | result_ex_o[15]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[6]   | result_ex_o[16]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[6]   | result_ex_o[17]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[6]   | result_ex_o[18]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[6]   | result_ex_o[19]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[6]   | result_ex_o[20]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[6]   | result_ex_o[21]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[6]   | result_ex_o[22]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[6]   | result_ex_o[23]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[6]   | result_ex_o[24]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[6]   | result_ex_o[25]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[6]   | result_ex_o[26]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[6]   | result_ex_o[27]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[6]   | result_ex_o[28]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[6]   | result_ex_o[29]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[6]   | result_ex_o[30]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[6]   | result_ex_o[31]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[7]   | imd_val_d_o[0][0]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[7]   | imd_val_d_o[0][1]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[7]   | imd_val_d_o[0][2]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[7]   | imd_val_d_o[0][3]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[7]   | imd_val_d_o[0][4]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[7]   | imd_val_d_o[0][5]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[7]   | imd_val_d_o[0][6]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[7]   | imd_val_d_o[0][7]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[7]   | imd_val_d_o[0][8]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[7]   | imd_val_d_o[0][9]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[7]   | imd_val_d_o[0][10] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[7]   | imd_val_d_o[0][11] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[7]   | imd_val_d_o[0][12] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[7]   | imd_val_d_o[0][13] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[7]   | imd_val_d_o[0][14] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[7]   | imd_val_d_o[0][15] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[7]   | imd_val_d_o[0][16] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[7]   | imd_val_d_o[0][17] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[7]   | imd_val_d_o[0][18] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[7]   | imd_val_d_o[0][19] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[7]   | imd_val_d_o[0][20] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[7]   | imd_val_d_o[0][21] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[7]   | imd_val_d_o[0][22] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[7]   | imd_val_d_o[0][23] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[7]   | imd_val_d_o[0][24] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[7]   | imd_val_d_o[0][25] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[7]   | imd_val_d_o[0][26] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[7]   | imd_val_d_o[0][27] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[7]   | imd_val_d_o[0][28] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[7]   | imd_val_d_o[0][29] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[7]   | imd_val_d_o[0][30] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[7]   | imd_val_d_o[0][31] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[7]   | imd_val_d_o[1][7]  |     4.638 | SLOW    |     1.994 | FAST    |
multdiv_operand_b_i[7]   | result_ex_o[0]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[7]   | result_ex_o[1]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[7]   | result_ex_o[2]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[7]   | result_ex_o[3]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[7]   | result_ex_o[4]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[7]   | result_ex_o[5]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[7]   | result_ex_o[6]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[7]   | result_ex_o[7]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[7]   | result_ex_o[8]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[7]   | result_ex_o[9]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[7]   | result_ex_o[10]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[7]   | result_ex_o[11]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[7]   | result_ex_o[12]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[7]   | result_ex_o[13]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[7]   | result_ex_o[14]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[7]   | result_ex_o[15]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[7]   | result_ex_o[16]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[7]   | result_ex_o[17]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[7]   | result_ex_o[18]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[7]   | result_ex_o[19]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[7]   | result_ex_o[20]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[7]   | result_ex_o[21]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[7]   | result_ex_o[22]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[7]   | result_ex_o[23]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[7]   | result_ex_o[24]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[7]   | result_ex_o[25]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[7]   | result_ex_o[26]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[7]   | result_ex_o[27]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[7]   | result_ex_o[28]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[7]   | result_ex_o[29]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[7]   | result_ex_o[30]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[7]   | result_ex_o[31]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[8]   | imd_val_d_o[0][0]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[8]   | imd_val_d_o[0][1]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[8]   | imd_val_d_o[0][2]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[8]   | imd_val_d_o[0][3]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[8]   | imd_val_d_o[0][4]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[8]   | imd_val_d_o[0][5]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[8]   | imd_val_d_o[0][6]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[8]   | imd_val_d_o[0][7]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[8]   | imd_val_d_o[0][8]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[8]   | imd_val_d_o[0][9]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[8]   | imd_val_d_o[0][10] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[8]   | imd_val_d_o[0][11] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[8]   | imd_val_d_o[0][12] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[8]   | imd_val_d_o[0][13] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[8]   | imd_val_d_o[0][14] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[8]   | imd_val_d_o[0][15] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[8]   | imd_val_d_o[0][16] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[8]   | imd_val_d_o[0][17] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[8]   | imd_val_d_o[0][18] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[8]   | imd_val_d_o[0][19] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[8]   | imd_val_d_o[0][20] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[8]   | imd_val_d_o[0][21] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[8]   | imd_val_d_o[0][22] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[8]   | imd_val_d_o[0][23] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[8]   | imd_val_d_o[0][24] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[8]   | imd_val_d_o[0][25] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[8]   | imd_val_d_o[0][26] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[8]   | imd_val_d_o[0][27] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[8]   | imd_val_d_o[0][28] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[8]   | imd_val_d_o[0][29] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[8]   | imd_val_d_o[0][30] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[8]   | imd_val_d_o[0][31] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[8]   | imd_val_d_o[1][8]  |     4.638 | SLOW    |     1.994 | FAST    |
multdiv_operand_b_i[8]   | result_ex_o[0]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[8]   | result_ex_o[1]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[8]   | result_ex_o[2]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[8]   | result_ex_o[3]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[8]   | result_ex_o[4]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[8]   | result_ex_o[5]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[8]   | result_ex_o[6]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[8]   | result_ex_o[7]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[8]   | result_ex_o[8]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[8]   | result_ex_o[9]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[8]   | result_ex_o[10]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[8]   | result_ex_o[11]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[8]   | result_ex_o[12]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[8]   | result_ex_o[13]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[8]   | result_ex_o[14]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[8]   | result_ex_o[15]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[8]   | result_ex_o[16]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[8]   | result_ex_o[17]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[8]   | result_ex_o[18]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[8]   | result_ex_o[19]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[8]   | result_ex_o[20]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[8]   | result_ex_o[21]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[8]   | result_ex_o[22]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[8]   | result_ex_o[23]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[8]   | result_ex_o[24]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[8]   | result_ex_o[25]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[8]   | result_ex_o[26]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[8]   | result_ex_o[27]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[8]   | result_ex_o[28]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[8]   | result_ex_o[29]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[8]   | result_ex_o[30]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[8]   | result_ex_o[31]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[9]   | imd_val_d_o[0][0]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[9]   | imd_val_d_o[0][1]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[9]   | imd_val_d_o[0][2]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[9]   | imd_val_d_o[0][3]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[9]   | imd_val_d_o[0][4]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[9]   | imd_val_d_o[0][5]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[9]   | imd_val_d_o[0][6]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[9]   | imd_val_d_o[0][7]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[9]   | imd_val_d_o[0][8]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[9]   | imd_val_d_o[0][9]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[9]   | imd_val_d_o[0][10] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[9]   | imd_val_d_o[0][11] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[9]   | imd_val_d_o[0][12] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[9]   | imd_val_d_o[0][13] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[9]   | imd_val_d_o[0][14] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[9]   | imd_val_d_o[0][15] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[9]   | imd_val_d_o[0][16] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[9]   | imd_val_d_o[0][17] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[9]   | imd_val_d_o[0][18] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[9]   | imd_val_d_o[0][19] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[9]   | imd_val_d_o[0][20] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[9]   | imd_val_d_o[0][21] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[9]   | imd_val_d_o[0][22] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[9]   | imd_val_d_o[0][23] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[9]   | imd_val_d_o[0][24] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[9]   | imd_val_d_o[0][25] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[9]   | imd_val_d_o[0][26] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[9]   | imd_val_d_o[0][27] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[9]   | imd_val_d_o[0][28] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[9]   | imd_val_d_o[0][29] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[9]   | imd_val_d_o[0][30] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[9]   | imd_val_d_o[0][31] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[9]   | imd_val_d_o[1][9]  |     4.638 | SLOW    |     1.994 | FAST    |
multdiv_operand_b_i[9]   | result_ex_o[0]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[9]   | result_ex_o[1]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[9]   | result_ex_o[2]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[9]   | result_ex_o[3]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[9]   | result_ex_o[4]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[9]   | result_ex_o[5]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[9]   | result_ex_o[6]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[9]   | result_ex_o[7]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[9]   | result_ex_o[8]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[9]   | result_ex_o[9]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[9]   | result_ex_o[10]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[9]   | result_ex_o[11]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[9]   | result_ex_o[12]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[9]   | result_ex_o[13]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[9]   | result_ex_o[14]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[9]   | result_ex_o[15]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[9]   | result_ex_o[16]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[9]   | result_ex_o[17]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[9]   | result_ex_o[18]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[9]   | result_ex_o[19]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[9]   | result_ex_o[20]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[9]   | result_ex_o[21]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[9]   | result_ex_o[22]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[9]   | result_ex_o[23]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[9]   | result_ex_o[24]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[9]   | result_ex_o[25]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[9]   | result_ex_o[26]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[9]   | result_ex_o[27]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[9]   | result_ex_o[28]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[9]   | result_ex_o[29]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[9]   | result_ex_o[30]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[9]   | result_ex_o[31]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[10]  | imd_val_d_o[0][0]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[10]  | imd_val_d_o[0][1]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[10]  | imd_val_d_o[0][2]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[10]  | imd_val_d_o[0][3]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[10]  | imd_val_d_o[0][4]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[10]  | imd_val_d_o[0][5]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[10]  | imd_val_d_o[0][6]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[10]  | imd_val_d_o[0][7]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[10]  | imd_val_d_o[0][8]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[10]  | imd_val_d_o[0][9]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[10]  | imd_val_d_o[0][10] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[10]  | imd_val_d_o[0][11] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[10]  | imd_val_d_o[0][12] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[10]  | imd_val_d_o[0][13] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[10]  | imd_val_d_o[0][14] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[10]  | imd_val_d_o[0][15] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[10]  | imd_val_d_o[0][16] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[10]  | imd_val_d_o[0][17] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[10]  | imd_val_d_o[0][18] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[10]  | imd_val_d_o[0][19] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[10]  | imd_val_d_o[0][20] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[10]  | imd_val_d_o[0][21] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[10]  | imd_val_d_o[0][22] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[10]  | imd_val_d_o[0][23] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[10]  | imd_val_d_o[0][24] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[10]  | imd_val_d_o[0][25] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[10]  | imd_val_d_o[0][26] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[10]  | imd_val_d_o[0][27] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[10]  | imd_val_d_o[0][28] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[10]  | imd_val_d_o[0][29] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[10]  | imd_val_d_o[0][30] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[10]  | imd_val_d_o[0][31] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[10]  | imd_val_d_o[1][10] |     4.638 | SLOW    |     1.994 | FAST    |
multdiv_operand_b_i[10]  | result_ex_o[0]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[10]  | result_ex_o[1]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[10]  | result_ex_o[2]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[10]  | result_ex_o[3]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[10]  | result_ex_o[4]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[10]  | result_ex_o[5]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[10]  | result_ex_o[6]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[10]  | result_ex_o[7]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[10]  | result_ex_o[8]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[10]  | result_ex_o[9]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[10]  | result_ex_o[10]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[10]  | result_ex_o[11]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[10]  | result_ex_o[12]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[10]  | result_ex_o[13]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[10]  | result_ex_o[14]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[10]  | result_ex_o[15]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[10]  | result_ex_o[16]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[10]  | result_ex_o[17]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[10]  | result_ex_o[18]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[10]  | result_ex_o[19]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[10]  | result_ex_o[20]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[10]  | result_ex_o[21]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[10]  | result_ex_o[22]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[10]  | result_ex_o[23]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[10]  | result_ex_o[24]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[10]  | result_ex_o[25]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[10]  | result_ex_o[26]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[10]  | result_ex_o[27]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[10]  | result_ex_o[28]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[10]  | result_ex_o[29]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[10]  | result_ex_o[30]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[10]  | result_ex_o[31]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[11]  | imd_val_d_o[0][0]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[11]  | imd_val_d_o[0][1]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[11]  | imd_val_d_o[0][2]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[11]  | imd_val_d_o[0][3]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[11]  | imd_val_d_o[0][4]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[11]  | imd_val_d_o[0][5]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[11]  | imd_val_d_o[0][6]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[11]  | imd_val_d_o[0][7]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[11]  | imd_val_d_o[0][8]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[11]  | imd_val_d_o[0][9]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[11]  | imd_val_d_o[0][10] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[11]  | imd_val_d_o[0][11] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[11]  | imd_val_d_o[0][12] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[11]  | imd_val_d_o[0][13] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[11]  | imd_val_d_o[0][14] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[11]  | imd_val_d_o[0][15] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[11]  | imd_val_d_o[0][16] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[11]  | imd_val_d_o[0][17] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[11]  | imd_val_d_o[0][18] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[11]  | imd_val_d_o[0][19] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[11]  | imd_val_d_o[0][20] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[11]  | imd_val_d_o[0][21] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[11]  | imd_val_d_o[0][22] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[11]  | imd_val_d_o[0][23] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[11]  | imd_val_d_o[0][24] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[11]  | imd_val_d_o[0][25] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[11]  | imd_val_d_o[0][26] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[11]  | imd_val_d_o[0][27] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[11]  | imd_val_d_o[0][28] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[11]  | imd_val_d_o[0][29] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[11]  | imd_val_d_o[0][30] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[11]  | imd_val_d_o[0][31] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[11]  | imd_val_d_o[1][11] |     4.638 | SLOW    |     1.994 | FAST    |
multdiv_operand_b_i[11]  | result_ex_o[0]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[11]  | result_ex_o[1]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[11]  | result_ex_o[2]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[11]  | result_ex_o[3]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[11]  | result_ex_o[4]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[11]  | result_ex_o[5]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[11]  | result_ex_o[6]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[11]  | result_ex_o[7]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[11]  | result_ex_o[8]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[11]  | result_ex_o[9]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[11]  | result_ex_o[10]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[11]  | result_ex_o[11]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[11]  | result_ex_o[12]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[11]  | result_ex_o[13]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[11]  | result_ex_o[14]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[11]  | result_ex_o[15]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[11]  | result_ex_o[16]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[11]  | result_ex_o[17]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[11]  | result_ex_o[18]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[11]  | result_ex_o[19]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[11]  | result_ex_o[20]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[11]  | result_ex_o[21]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[11]  | result_ex_o[22]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[11]  | result_ex_o[23]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[11]  | result_ex_o[24]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[11]  | result_ex_o[25]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[11]  | result_ex_o[26]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[11]  | result_ex_o[27]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[11]  | result_ex_o[28]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[11]  | result_ex_o[29]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[11]  | result_ex_o[30]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[11]  | result_ex_o[31]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[12]  | imd_val_d_o[0][0]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[12]  | imd_val_d_o[0][1]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[12]  | imd_val_d_o[0][2]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[12]  | imd_val_d_o[0][3]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[12]  | imd_val_d_o[0][4]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[12]  | imd_val_d_o[0][5]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[12]  | imd_val_d_o[0][6]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[12]  | imd_val_d_o[0][7]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[12]  | imd_val_d_o[0][8]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[12]  | imd_val_d_o[0][9]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[12]  | imd_val_d_o[0][10] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[12]  | imd_val_d_o[0][11] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[12]  | imd_val_d_o[0][12] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[12]  | imd_val_d_o[0][13] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[12]  | imd_val_d_o[0][14] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[12]  | imd_val_d_o[0][15] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[12]  | imd_val_d_o[0][16] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[12]  | imd_val_d_o[0][17] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[12]  | imd_val_d_o[0][18] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[12]  | imd_val_d_o[0][19] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[12]  | imd_val_d_o[0][20] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[12]  | imd_val_d_o[0][21] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[12]  | imd_val_d_o[0][22] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[12]  | imd_val_d_o[0][23] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[12]  | imd_val_d_o[0][24] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[12]  | imd_val_d_o[0][25] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[12]  | imd_val_d_o[0][26] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[12]  | imd_val_d_o[0][27] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[12]  | imd_val_d_o[0][28] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[12]  | imd_val_d_o[0][29] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[12]  | imd_val_d_o[0][30] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[12]  | imd_val_d_o[0][31] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[12]  | imd_val_d_o[1][12] |     4.638 | SLOW    |     1.994 | FAST    |
multdiv_operand_b_i[12]  | result_ex_o[0]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[12]  | result_ex_o[1]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[12]  | result_ex_o[2]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[12]  | result_ex_o[3]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[12]  | result_ex_o[4]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[12]  | result_ex_o[5]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[12]  | result_ex_o[6]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[12]  | result_ex_o[7]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[12]  | result_ex_o[8]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[12]  | result_ex_o[9]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[12]  | result_ex_o[10]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[12]  | result_ex_o[11]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[12]  | result_ex_o[12]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[12]  | result_ex_o[13]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[12]  | result_ex_o[14]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[12]  | result_ex_o[15]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[12]  | result_ex_o[16]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[12]  | result_ex_o[17]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[12]  | result_ex_o[18]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[12]  | result_ex_o[19]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[12]  | result_ex_o[20]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[12]  | result_ex_o[21]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[12]  | result_ex_o[22]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[12]  | result_ex_o[23]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[12]  | result_ex_o[24]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[12]  | result_ex_o[25]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[12]  | result_ex_o[26]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[12]  | result_ex_o[27]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[12]  | result_ex_o[28]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[12]  | result_ex_o[29]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[12]  | result_ex_o[30]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[12]  | result_ex_o[31]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[13]  | imd_val_d_o[0][0]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[13]  | imd_val_d_o[0][1]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[13]  | imd_val_d_o[0][2]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[13]  | imd_val_d_o[0][3]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[13]  | imd_val_d_o[0][4]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[13]  | imd_val_d_o[0][5]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[13]  | imd_val_d_o[0][6]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[13]  | imd_val_d_o[0][7]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[13]  | imd_val_d_o[0][8]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[13]  | imd_val_d_o[0][9]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[13]  | imd_val_d_o[0][10] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[13]  | imd_val_d_o[0][11] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[13]  | imd_val_d_o[0][12] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[13]  | imd_val_d_o[0][13] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[13]  | imd_val_d_o[0][14] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[13]  | imd_val_d_o[0][15] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[13]  | imd_val_d_o[0][16] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[13]  | imd_val_d_o[0][17] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[13]  | imd_val_d_o[0][18] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[13]  | imd_val_d_o[0][19] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[13]  | imd_val_d_o[0][20] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[13]  | imd_val_d_o[0][21] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[13]  | imd_val_d_o[0][22] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[13]  | imd_val_d_o[0][23] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[13]  | imd_val_d_o[0][24] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[13]  | imd_val_d_o[0][25] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[13]  | imd_val_d_o[0][26] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[13]  | imd_val_d_o[0][27] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[13]  | imd_val_d_o[0][28] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[13]  | imd_val_d_o[0][29] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[13]  | imd_val_d_o[0][30] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[13]  | imd_val_d_o[0][31] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[13]  | imd_val_d_o[1][13] |     4.638 | SLOW    |     1.994 | FAST    |
multdiv_operand_b_i[13]  | result_ex_o[0]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[13]  | result_ex_o[1]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[13]  | result_ex_o[2]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[13]  | result_ex_o[3]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[13]  | result_ex_o[4]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[13]  | result_ex_o[5]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[13]  | result_ex_o[6]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[13]  | result_ex_o[7]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[13]  | result_ex_o[8]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[13]  | result_ex_o[9]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[13]  | result_ex_o[10]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[13]  | result_ex_o[11]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[13]  | result_ex_o[12]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[13]  | result_ex_o[13]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[13]  | result_ex_o[14]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[13]  | result_ex_o[15]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[13]  | result_ex_o[16]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[13]  | result_ex_o[17]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[13]  | result_ex_o[18]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[13]  | result_ex_o[19]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[13]  | result_ex_o[20]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[13]  | result_ex_o[21]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[13]  | result_ex_o[22]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[13]  | result_ex_o[23]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[13]  | result_ex_o[24]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[13]  | result_ex_o[25]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[13]  | result_ex_o[26]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[13]  | result_ex_o[27]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[13]  | result_ex_o[28]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[13]  | result_ex_o[29]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[13]  | result_ex_o[30]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[13]  | result_ex_o[31]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[14]  | imd_val_d_o[0][0]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[14]  | imd_val_d_o[0][1]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[14]  | imd_val_d_o[0][2]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[14]  | imd_val_d_o[0][3]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[14]  | imd_val_d_o[0][4]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[14]  | imd_val_d_o[0][5]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[14]  | imd_val_d_o[0][6]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[14]  | imd_val_d_o[0][7]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[14]  | imd_val_d_o[0][8]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[14]  | imd_val_d_o[0][9]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[14]  | imd_val_d_o[0][10] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[14]  | imd_val_d_o[0][11] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[14]  | imd_val_d_o[0][12] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[14]  | imd_val_d_o[0][13] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[14]  | imd_val_d_o[0][14] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[14]  | imd_val_d_o[0][15] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[14]  | imd_val_d_o[0][16] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[14]  | imd_val_d_o[0][17] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[14]  | imd_val_d_o[0][18] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[14]  | imd_val_d_o[0][19] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[14]  | imd_val_d_o[0][20] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[14]  | imd_val_d_o[0][21] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[14]  | imd_val_d_o[0][22] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[14]  | imd_val_d_o[0][23] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[14]  | imd_val_d_o[0][24] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[14]  | imd_val_d_o[0][25] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[14]  | imd_val_d_o[0][26] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[14]  | imd_val_d_o[0][27] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[14]  | imd_val_d_o[0][28] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[14]  | imd_val_d_o[0][29] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[14]  | imd_val_d_o[0][30] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[14]  | imd_val_d_o[0][31] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[14]  | imd_val_d_o[1][14] |     4.638 | SLOW    |     1.994 | FAST    |
multdiv_operand_b_i[14]  | result_ex_o[0]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[14]  | result_ex_o[1]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[14]  | result_ex_o[2]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[14]  | result_ex_o[3]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[14]  | result_ex_o[4]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[14]  | result_ex_o[5]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[14]  | result_ex_o[6]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[14]  | result_ex_o[7]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[14]  | result_ex_o[8]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[14]  | result_ex_o[9]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[14]  | result_ex_o[10]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[14]  | result_ex_o[11]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[14]  | result_ex_o[12]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[14]  | result_ex_o[13]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[14]  | result_ex_o[14]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[14]  | result_ex_o[15]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[14]  | result_ex_o[16]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[14]  | result_ex_o[17]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[14]  | result_ex_o[18]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[14]  | result_ex_o[19]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[14]  | result_ex_o[20]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[14]  | result_ex_o[21]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[14]  | result_ex_o[22]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[14]  | result_ex_o[23]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[14]  | result_ex_o[24]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[14]  | result_ex_o[25]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[14]  | result_ex_o[26]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[14]  | result_ex_o[27]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[14]  | result_ex_o[28]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[14]  | result_ex_o[29]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[14]  | result_ex_o[30]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[14]  | result_ex_o[31]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[15]  | imd_val_d_o[0][0]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[15]  | imd_val_d_o[0][1]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[15]  | imd_val_d_o[0][2]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[15]  | imd_val_d_o[0][3]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[15]  | imd_val_d_o[0][4]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[15]  | imd_val_d_o[0][5]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[15]  | imd_val_d_o[0][6]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[15]  | imd_val_d_o[0][7]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[15]  | imd_val_d_o[0][8]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[15]  | imd_val_d_o[0][9]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[15]  | imd_val_d_o[0][10] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[15]  | imd_val_d_o[0][11] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[15]  | imd_val_d_o[0][12] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[15]  | imd_val_d_o[0][13] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[15]  | imd_val_d_o[0][14] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[15]  | imd_val_d_o[0][15] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[15]  | imd_val_d_o[0][16] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[15]  | imd_val_d_o[0][17] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[15]  | imd_val_d_o[0][18] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[15]  | imd_val_d_o[0][19] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[15]  | imd_val_d_o[0][20] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[15]  | imd_val_d_o[0][21] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[15]  | imd_val_d_o[0][22] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[15]  | imd_val_d_o[0][23] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[15]  | imd_val_d_o[0][24] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[15]  | imd_val_d_o[0][25] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[15]  | imd_val_d_o[0][26] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[15]  | imd_val_d_o[0][27] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[15]  | imd_val_d_o[0][28] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[15]  | imd_val_d_o[0][29] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[15]  | imd_val_d_o[0][30] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[15]  | imd_val_d_o[0][31] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[15]  | imd_val_d_o[1][15] |     4.638 | SLOW    |     1.994 | FAST    |
multdiv_operand_b_i[15]  | result_ex_o[0]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[15]  | result_ex_o[1]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[15]  | result_ex_o[2]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[15]  | result_ex_o[3]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[15]  | result_ex_o[4]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[15]  | result_ex_o[5]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[15]  | result_ex_o[6]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[15]  | result_ex_o[7]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[15]  | result_ex_o[8]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[15]  | result_ex_o[9]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[15]  | result_ex_o[10]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[15]  | result_ex_o[11]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[15]  | result_ex_o[12]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[15]  | result_ex_o[13]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[15]  | result_ex_o[14]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[15]  | result_ex_o[15]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[15]  | result_ex_o[16]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[15]  | result_ex_o[17]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[15]  | result_ex_o[18]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[15]  | result_ex_o[19]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[15]  | result_ex_o[20]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[15]  | result_ex_o[21]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[15]  | result_ex_o[22]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[15]  | result_ex_o[23]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[15]  | result_ex_o[24]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[15]  | result_ex_o[25]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[15]  | result_ex_o[26]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[15]  | result_ex_o[27]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[15]  | result_ex_o[28]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[15]  | result_ex_o[29]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[15]  | result_ex_o[30]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[15]  | result_ex_o[31]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[16]  | imd_val_d_o[0][0]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[16]  | imd_val_d_o[0][1]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[16]  | imd_val_d_o[0][2]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[16]  | imd_val_d_o[0][3]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[16]  | imd_val_d_o[0][4]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[16]  | imd_val_d_o[0][5]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[16]  | imd_val_d_o[0][6]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[16]  | imd_val_d_o[0][7]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[16]  | imd_val_d_o[0][8]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[16]  | imd_val_d_o[0][9]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[16]  | imd_val_d_o[0][10] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[16]  | imd_val_d_o[0][11] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[16]  | imd_val_d_o[0][12] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[16]  | imd_val_d_o[0][13] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[16]  | imd_val_d_o[0][14] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[16]  | imd_val_d_o[0][15] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[16]  | imd_val_d_o[0][16] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[16]  | imd_val_d_o[0][17] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[16]  | imd_val_d_o[0][18] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[16]  | imd_val_d_o[0][19] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[16]  | imd_val_d_o[0][20] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[16]  | imd_val_d_o[0][21] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[16]  | imd_val_d_o[0][22] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[16]  | imd_val_d_o[0][23] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[16]  | imd_val_d_o[0][24] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[16]  | imd_val_d_o[0][25] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[16]  | imd_val_d_o[0][26] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[16]  | imd_val_d_o[0][27] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[16]  | imd_val_d_o[0][28] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[16]  | imd_val_d_o[0][29] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[16]  | imd_val_d_o[0][30] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[16]  | imd_val_d_o[0][31] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[16]  | imd_val_d_o[1][16] |     4.638 | SLOW    |     1.994 | FAST    |
multdiv_operand_b_i[16]  | result_ex_o[0]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[16]  | result_ex_o[1]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[16]  | result_ex_o[2]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[16]  | result_ex_o[3]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[16]  | result_ex_o[4]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[16]  | result_ex_o[5]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[16]  | result_ex_o[6]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[16]  | result_ex_o[7]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[16]  | result_ex_o[8]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[16]  | result_ex_o[9]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[16]  | result_ex_o[10]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[16]  | result_ex_o[11]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[16]  | result_ex_o[12]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[16]  | result_ex_o[13]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[16]  | result_ex_o[14]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[16]  | result_ex_o[15]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[16]  | result_ex_o[16]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[16]  | result_ex_o[17]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[16]  | result_ex_o[18]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[16]  | result_ex_o[19]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[16]  | result_ex_o[20]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[16]  | result_ex_o[21]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[16]  | result_ex_o[22]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[16]  | result_ex_o[23]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[16]  | result_ex_o[24]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[16]  | result_ex_o[25]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[16]  | result_ex_o[26]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[16]  | result_ex_o[27]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[16]  | result_ex_o[28]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[16]  | result_ex_o[29]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[16]  | result_ex_o[30]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[16]  | result_ex_o[31]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[17]  | imd_val_d_o[0][0]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[17]  | imd_val_d_o[0][1]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[17]  | imd_val_d_o[0][2]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[17]  | imd_val_d_o[0][3]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[17]  | imd_val_d_o[0][4]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[17]  | imd_val_d_o[0][5]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[17]  | imd_val_d_o[0][6]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[17]  | imd_val_d_o[0][7]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[17]  | imd_val_d_o[0][8]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[17]  | imd_val_d_o[0][9]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[17]  | imd_val_d_o[0][10] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[17]  | imd_val_d_o[0][11] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[17]  | imd_val_d_o[0][12] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[17]  | imd_val_d_o[0][13] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[17]  | imd_val_d_o[0][14] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[17]  | imd_val_d_o[0][15] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[17]  | imd_val_d_o[0][16] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[17]  | imd_val_d_o[0][17] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[17]  | imd_val_d_o[0][18] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[17]  | imd_val_d_o[0][19] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[17]  | imd_val_d_o[0][20] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[17]  | imd_val_d_o[0][21] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[17]  | imd_val_d_o[0][22] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[17]  | imd_val_d_o[0][23] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[17]  | imd_val_d_o[0][24] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[17]  | imd_val_d_o[0][25] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[17]  | imd_val_d_o[0][26] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[17]  | imd_val_d_o[0][27] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[17]  | imd_val_d_o[0][28] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[17]  | imd_val_d_o[0][29] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[17]  | imd_val_d_o[0][30] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[17]  | imd_val_d_o[0][31] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[17]  | imd_val_d_o[1][17] |     4.638 | SLOW    |     1.994 | FAST    |
multdiv_operand_b_i[17]  | result_ex_o[0]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[17]  | result_ex_o[1]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[17]  | result_ex_o[2]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[17]  | result_ex_o[3]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[17]  | result_ex_o[4]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[17]  | result_ex_o[5]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[17]  | result_ex_o[6]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[17]  | result_ex_o[7]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[17]  | result_ex_o[8]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[17]  | result_ex_o[9]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[17]  | result_ex_o[10]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[17]  | result_ex_o[11]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[17]  | result_ex_o[12]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[17]  | result_ex_o[13]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[17]  | result_ex_o[14]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[17]  | result_ex_o[15]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[17]  | result_ex_o[16]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[17]  | result_ex_o[17]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[17]  | result_ex_o[18]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[17]  | result_ex_o[19]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[17]  | result_ex_o[20]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[17]  | result_ex_o[21]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[17]  | result_ex_o[22]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[17]  | result_ex_o[23]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[17]  | result_ex_o[24]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[17]  | result_ex_o[25]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[17]  | result_ex_o[26]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[17]  | result_ex_o[27]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[17]  | result_ex_o[28]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[17]  | result_ex_o[29]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[17]  | result_ex_o[30]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[17]  | result_ex_o[31]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[18]  | imd_val_d_o[0][0]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[18]  | imd_val_d_o[0][1]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[18]  | imd_val_d_o[0][2]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[18]  | imd_val_d_o[0][3]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[18]  | imd_val_d_o[0][4]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[18]  | imd_val_d_o[0][5]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[18]  | imd_val_d_o[0][6]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[18]  | imd_val_d_o[0][7]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[18]  | imd_val_d_o[0][8]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[18]  | imd_val_d_o[0][9]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[18]  | imd_val_d_o[0][10] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[18]  | imd_val_d_o[0][11] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[18]  | imd_val_d_o[0][12] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[18]  | imd_val_d_o[0][13] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[18]  | imd_val_d_o[0][14] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[18]  | imd_val_d_o[0][15] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[18]  | imd_val_d_o[0][16] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[18]  | imd_val_d_o[0][17] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[18]  | imd_val_d_o[0][18] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[18]  | imd_val_d_o[0][19] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[18]  | imd_val_d_o[0][20] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[18]  | imd_val_d_o[0][21] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[18]  | imd_val_d_o[0][22] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[18]  | imd_val_d_o[0][23] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[18]  | imd_val_d_o[0][24] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[18]  | imd_val_d_o[0][25] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[18]  | imd_val_d_o[0][26] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[18]  | imd_val_d_o[0][27] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[18]  | imd_val_d_o[0][28] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[18]  | imd_val_d_o[0][29] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[18]  | imd_val_d_o[0][30] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[18]  | imd_val_d_o[0][31] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[18]  | imd_val_d_o[1][18] |     4.638 | SLOW    |     1.994 | FAST    |
multdiv_operand_b_i[18]  | result_ex_o[0]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[18]  | result_ex_o[1]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[18]  | result_ex_o[2]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[18]  | result_ex_o[3]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[18]  | result_ex_o[4]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[18]  | result_ex_o[5]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[18]  | result_ex_o[6]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[18]  | result_ex_o[7]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[18]  | result_ex_o[8]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[18]  | result_ex_o[9]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[18]  | result_ex_o[10]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[18]  | result_ex_o[11]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[18]  | result_ex_o[12]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[18]  | result_ex_o[13]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[18]  | result_ex_o[14]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[18]  | result_ex_o[15]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[18]  | result_ex_o[16]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[18]  | result_ex_o[17]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[18]  | result_ex_o[18]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[18]  | result_ex_o[19]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[18]  | result_ex_o[20]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[18]  | result_ex_o[21]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[18]  | result_ex_o[22]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[18]  | result_ex_o[23]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[18]  | result_ex_o[24]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[18]  | result_ex_o[25]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[18]  | result_ex_o[26]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[18]  | result_ex_o[27]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[18]  | result_ex_o[28]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[18]  | result_ex_o[29]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[18]  | result_ex_o[30]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[18]  | result_ex_o[31]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[19]  | imd_val_d_o[0][0]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[19]  | imd_val_d_o[0][1]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[19]  | imd_val_d_o[0][2]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[19]  | imd_val_d_o[0][3]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[19]  | imd_val_d_o[0][4]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[19]  | imd_val_d_o[0][5]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[19]  | imd_val_d_o[0][6]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[19]  | imd_val_d_o[0][7]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[19]  | imd_val_d_o[0][8]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[19]  | imd_val_d_o[0][9]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[19]  | imd_val_d_o[0][10] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[19]  | imd_val_d_o[0][11] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[19]  | imd_val_d_o[0][12] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[19]  | imd_val_d_o[0][13] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[19]  | imd_val_d_o[0][14] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[19]  | imd_val_d_o[0][15] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[19]  | imd_val_d_o[0][16] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[19]  | imd_val_d_o[0][17] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[19]  | imd_val_d_o[0][18] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[19]  | imd_val_d_o[0][19] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[19]  | imd_val_d_o[0][20] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[19]  | imd_val_d_o[0][21] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[19]  | imd_val_d_o[0][22] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[19]  | imd_val_d_o[0][23] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[19]  | imd_val_d_o[0][24] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[19]  | imd_val_d_o[0][25] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[19]  | imd_val_d_o[0][26] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[19]  | imd_val_d_o[0][27] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[19]  | imd_val_d_o[0][28] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[19]  | imd_val_d_o[0][29] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[19]  | imd_val_d_o[0][30] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[19]  | imd_val_d_o[0][31] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[19]  | imd_val_d_o[1][19] |     4.638 | SLOW    |     1.994 | FAST    |
multdiv_operand_b_i[19]  | result_ex_o[0]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[19]  | result_ex_o[1]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[19]  | result_ex_o[2]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[19]  | result_ex_o[3]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[19]  | result_ex_o[4]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[19]  | result_ex_o[5]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[19]  | result_ex_o[6]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[19]  | result_ex_o[7]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[19]  | result_ex_o[8]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[19]  | result_ex_o[9]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[19]  | result_ex_o[10]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[19]  | result_ex_o[11]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[19]  | result_ex_o[12]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[19]  | result_ex_o[13]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[19]  | result_ex_o[14]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[19]  | result_ex_o[15]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[19]  | result_ex_o[16]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[19]  | result_ex_o[17]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[19]  | result_ex_o[18]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[19]  | result_ex_o[19]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[19]  | result_ex_o[20]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[19]  | result_ex_o[21]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[19]  | result_ex_o[22]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[19]  | result_ex_o[23]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[19]  | result_ex_o[24]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[19]  | result_ex_o[25]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[19]  | result_ex_o[26]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[19]  | result_ex_o[27]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[19]  | result_ex_o[28]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[19]  | result_ex_o[29]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[19]  | result_ex_o[30]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[19]  | result_ex_o[31]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[20]  | imd_val_d_o[0][0]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[20]  | imd_val_d_o[0][1]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[20]  | imd_val_d_o[0][2]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[20]  | imd_val_d_o[0][3]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[20]  | imd_val_d_o[0][4]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[20]  | imd_val_d_o[0][5]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[20]  | imd_val_d_o[0][6]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[20]  | imd_val_d_o[0][7]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[20]  | imd_val_d_o[0][8]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[20]  | imd_val_d_o[0][9]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[20]  | imd_val_d_o[0][10] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[20]  | imd_val_d_o[0][11] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[20]  | imd_val_d_o[0][12] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[20]  | imd_val_d_o[0][13] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[20]  | imd_val_d_o[0][14] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[20]  | imd_val_d_o[0][15] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[20]  | imd_val_d_o[0][16] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[20]  | imd_val_d_o[0][17] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[20]  | imd_val_d_o[0][18] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[20]  | imd_val_d_o[0][19] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[20]  | imd_val_d_o[0][20] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[20]  | imd_val_d_o[0][21] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[20]  | imd_val_d_o[0][22] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[20]  | imd_val_d_o[0][23] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[20]  | imd_val_d_o[0][24] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[20]  | imd_val_d_o[0][25] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[20]  | imd_val_d_o[0][26] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[20]  | imd_val_d_o[0][27] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[20]  | imd_val_d_o[0][28] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[20]  | imd_val_d_o[0][29] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[20]  | imd_val_d_o[0][30] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[20]  | imd_val_d_o[0][31] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[20]  | imd_val_d_o[1][20] |     4.638 | SLOW    |     1.994 | FAST    |
multdiv_operand_b_i[20]  | result_ex_o[0]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[20]  | result_ex_o[1]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[20]  | result_ex_o[2]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[20]  | result_ex_o[3]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[20]  | result_ex_o[4]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[20]  | result_ex_o[5]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[20]  | result_ex_o[6]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[20]  | result_ex_o[7]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[20]  | result_ex_o[8]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[20]  | result_ex_o[9]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[20]  | result_ex_o[10]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[20]  | result_ex_o[11]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[20]  | result_ex_o[12]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[20]  | result_ex_o[13]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[20]  | result_ex_o[14]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[20]  | result_ex_o[15]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[20]  | result_ex_o[16]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[20]  | result_ex_o[17]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[20]  | result_ex_o[18]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[20]  | result_ex_o[19]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[20]  | result_ex_o[20]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[20]  | result_ex_o[21]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[20]  | result_ex_o[22]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[20]  | result_ex_o[23]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[20]  | result_ex_o[24]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[20]  | result_ex_o[25]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[20]  | result_ex_o[26]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[20]  | result_ex_o[27]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[20]  | result_ex_o[28]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[20]  | result_ex_o[29]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[20]  | result_ex_o[30]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[20]  | result_ex_o[31]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[21]  | imd_val_d_o[0][0]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[21]  | imd_val_d_o[0][1]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[21]  | imd_val_d_o[0][2]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[21]  | imd_val_d_o[0][3]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[21]  | imd_val_d_o[0][4]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[21]  | imd_val_d_o[0][5]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[21]  | imd_val_d_o[0][6]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[21]  | imd_val_d_o[0][7]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[21]  | imd_val_d_o[0][8]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[21]  | imd_val_d_o[0][9]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[21]  | imd_val_d_o[0][10] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[21]  | imd_val_d_o[0][11] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[21]  | imd_val_d_o[0][12] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[21]  | imd_val_d_o[0][13] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[21]  | imd_val_d_o[0][14] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[21]  | imd_val_d_o[0][15] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[21]  | imd_val_d_o[0][16] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[21]  | imd_val_d_o[0][17] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[21]  | imd_val_d_o[0][18] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[21]  | imd_val_d_o[0][19] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[21]  | imd_val_d_o[0][20] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[21]  | imd_val_d_o[0][21] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[21]  | imd_val_d_o[0][22] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[21]  | imd_val_d_o[0][23] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[21]  | imd_val_d_o[0][24] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[21]  | imd_val_d_o[0][25] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[21]  | imd_val_d_o[0][26] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[21]  | imd_val_d_o[0][27] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[21]  | imd_val_d_o[0][28] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[21]  | imd_val_d_o[0][29] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[21]  | imd_val_d_o[0][30] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[21]  | imd_val_d_o[0][31] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[21]  | imd_val_d_o[1][21] |     4.638 | SLOW    |     1.994 | FAST    |
multdiv_operand_b_i[21]  | result_ex_o[0]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[21]  | result_ex_o[1]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[21]  | result_ex_o[2]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[21]  | result_ex_o[3]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[21]  | result_ex_o[4]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[21]  | result_ex_o[5]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[21]  | result_ex_o[6]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[21]  | result_ex_o[7]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[21]  | result_ex_o[8]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[21]  | result_ex_o[9]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[21]  | result_ex_o[10]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[21]  | result_ex_o[11]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[21]  | result_ex_o[12]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[21]  | result_ex_o[13]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[21]  | result_ex_o[14]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[21]  | result_ex_o[15]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[21]  | result_ex_o[16]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[21]  | result_ex_o[17]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[21]  | result_ex_o[18]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[21]  | result_ex_o[19]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[21]  | result_ex_o[20]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[21]  | result_ex_o[21]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[21]  | result_ex_o[22]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[21]  | result_ex_o[23]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[21]  | result_ex_o[24]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[21]  | result_ex_o[25]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[21]  | result_ex_o[26]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[21]  | result_ex_o[27]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[21]  | result_ex_o[28]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[21]  | result_ex_o[29]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[21]  | result_ex_o[30]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[21]  | result_ex_o[31]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[22]  | imd_val_d_o[0][0]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[22]  | imd_val_d_o[0][1]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[22]  | imd_val_d_o[0][2]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[22]  | imd_val_d_o[0][3]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[22]  | imd_val_d_o[0][4]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[22]  | imd_val_d_o[0][5]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[22]  | imd_val_d_o[0][6]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[22]  | imd_val_d_o[0][7]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[22]  | imd_val_d_o[0][8]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[22]  | imd_val_d_o[0][9]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[22]  | imd_val_d_o[0][10] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[22]  | imd_val_d_o[0][11] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[22]  | imd_val_d_o[0][12] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[22]  | imd_val_d_o[0][13] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[22]  | imd_val_d_o[0][14] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[22]  | imd_val_d_o[0][15] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[22]  | imd_val_d_o[0][16] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[22]  | imd_val_d_o[0][17] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[22]  | imd_val_d_o[0][18] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[22]  | imd_val_d_o[0][19] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[22]  | imd_val_d_o[0][20] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[22]  | imd_val_d_o[0][21] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[22]  | imd_val_d_o[0][22] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[22]  | imd_val_d_o[0][23] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[22]  | imd_val_d_o[0][24] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[22]  | imd_val_d_o[0][25] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[22]  | imd_val_d_o[0][26] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[22]  | imd_val_d_o[0][27] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[22]  | imd_val_d_o[0][28] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[22]  | imd_val_d_o[0][29] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[22]  | imd_val_d_o[0][30] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[22]  | imd_val_d_o[0][31] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[22]  | imd_val_d_o[1][22] |     4.638 | SLOW    |     1.994 | FAST    |
multdiv_operand_b_i[22]  | result_ex_o[0]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[22]  | result_ex_o[1]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[22]  | result_ex_o[2]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[22]  | result_ex_o[3]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[22]  | result_ex_o[4]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[22]  | result_ex_o[5]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[22]  | result_ex_o[6]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[22]  | result_ex_o[7]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[22]  | result_ex_o[8]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[22]  | result_ex_o[9]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[22]  | result_ex_o[10]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[22]  | result_ex_o[11]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[22]  | result_ex_o[12]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[22]  | result_ex_o[13]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[22]  | result_ex_o[14]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[22]  | result_ex_o[15]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[22]  | result_ex_o[16]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[22]  | result_ex_o[17]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[22]  | result_ex_o[18]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[22]  | result_ex_o[19]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[22]  | result_ex_o[20]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[22]  | result_ex_o[21]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[22]  | result_ex_o[22]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[22]  | result_ex_o[23]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[22]  | result_ex_o[24]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[22]  | result_ex_o[25]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[22]  | result_ex_o[26]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[22]  | result_ex_o[27]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[22]  | result_ex_o[28]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[22]  | result_ex_o[29]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[22]  | result_ex_o[30]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[22]  | result_ex_o[31]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[23]  | imd_val_d_o[0][0]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[23]  | imd_val_d_o[0][1]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[23]  | imd_val_d_o[0][2]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[23]  | imd_val_d_o[0][3]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[23]  | imd_val_d_o[0][4]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[23]  | imd_val_d_o[0][5]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[23]  | imd_val_d_o[0][6]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[23]  | imd_val_d_o[0][7]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[23]  | imd_val_d_o[0][8]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[23]  | imd_val_d_o[0][9]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[23]  | imd_val_d_o[0][10] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[23]  | imd_val_d_o[0][11] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[23]  | imd_val_d_o[0][12] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[23]  | imd_val_d_o[0][13] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[23]  | imd_val_d_o[0][14] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[23]  | imd_val_d_o[0][15] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[23]  | imd_val_d_o[0][16] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[23]  | imd_val_d_o[0][17] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[23]  | imd_val_d_o[0][18] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[23]  | imd_val_d_o[0][19] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[23]  | imd_val_d_o[0][20] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[23]  | imd_val_d_o[0][21] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[23]  | imd_val_d_o[0][22] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[23]  | imd_val_d_o[0][23] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[23]  | imd_val_d_o[0][24] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[23]  | imd_val_d_o[0][25] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[23]  | imd_val_d_o[0][26] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[23]  | imd_val_d_o[0][27] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[23]  | imd_val_d_o[0][28] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[23]  | imd_val_d_o[0][29] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[23]  | imd_val_d_o[0][30] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[23]  | imd_val_d_o[0][31] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[23]  | imd_val_d_o[1][23] |     4.638 | SLOW    |     1.994 | FAST    |
multdiv_operand_b_i[23]  | result_ex_o[0]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[23]  | result_ex_o[1]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[23]  | result_ex_o[2]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[23]  | result_ex_o[3]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[23]  | result_ex_o[4]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[23]  | result_ex_o[5]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[23]  | result_ex_o[6]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[23]  | result_ex_o[7]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[23]  | result_ex_o[8]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[23]  | result_ex_o[9]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[23]  | result_ex_o[10]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[23]  | result_ex_o[11]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[23]  | result_ex_o[12]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[23]  | result_ex_o[13]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[23]  | result_ex_o[14]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[23]  | result_ex_o[15]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[23]  | result_ex_o[16]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[23]  | result_ex_o[17]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[23]  | result_ex_o[18]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[23]  | result_ex_o[19]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[23]  | result_ex_o[20]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[23]  | result_ex_o[21]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[23]  | result_ex_o[22]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[23]  | result_ex_o[23]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[23]  | result_ex_o[24]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[23]  | result_ex_o[25]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[23]  | result_ex_o[26]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[23]  | result_ex_o[27]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[23]  | result_ex_o[28]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[23]  | result_ex_o[29]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[23]  | result_ex_o[30]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[23]  | result_ex_o[31]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[24]  | imd_val_d_o[0][0]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[24]  | imd_val_d_o[0][1]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[24]  | imd_val_d_o[0][2]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[24]  | imd_val_d_o[0][3]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[24]  | imd_val_d_o[0][4]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[24]  | imd_val_d_o[0][5]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[24]  | imd_val_d_o[0][6]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[24]  | imd_val_d_o[0][7]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[24]  | imd_val_d_o[0][8]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[24]  | imd_val_d_o[0][9]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[24]  | imd_val_d_o[0][10] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[24]  | imd_val_d_o[0][11] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[24]  | imd_val_d_o[0][12] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[24]  | imd_val_d_o[0][13] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[24]  | imd_val_d_o[0][14] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[24]  | imd_val_d_o[0][15] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[24]  | imd_val_d_o[0][16] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[24]  | imd_val_d_o[0][17] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[24]  | imd_val_d_o[0][18] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[24]  | imd_val_d_o[0][19] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[24]  | imd_val_d_o[0][20] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[24]  | imd_val_d_o[0][21] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[24]  | imd_val_d_o[0][22] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[24]  | imd_val_d_o[0][23] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[24]  | imd_val_d_o[0][24] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[24]  | imd_val_d_o[0][25] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[24]  | imd_val_d_o[0][26] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[24]  | imd_val_d_o[0][27] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[24]  | imd_val_d_o[0][28] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[24]  | imd_val_d_o[0][29] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[24]  | imd_val_d_o[0][30] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[24]  | imd_val_d_o[0][31] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[24]  | imd_val_d_o[1][24] |     4.638 | SLOW    |     1.994 | FAST    |
multdiv_operand_b_i[24]  | result_ex_o[0]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[24]  | result_ex_o[1]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[24]  | result_ex_o[2]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[24]  | result_ex_o[3]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[24]  | result_ex_o[4]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[24]  | result_ex_o[5]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[24]  | result_ex_o[6]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[24]  | result_ex_o[7]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[24]  | result_ex_o[8]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[24]  | result_ex_o[9]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[24]  | result_ex_o[10]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[24]  | result_ex_o[11]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[24]  | result_ex_o[12]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[24]  | result_ex_o[13]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[24]  | result_ex_o[14]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[24]  | result_ex_o[15]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[24]  | result_ex_o[16]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[24]  | result_ex_o[17]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[24]  | result_ex_o[18]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[24]  | result_ex_o[19]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[24]  | result_ex_o[20]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[24]  | result_ex_o[21]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[24]  | result_ex_o[22]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[24]  | result_ex_o[23]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[24]  | result_ex_o[24]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[24]  | result_ex_o[25]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[24]  | result_ex_o[26]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[24]  | result_ex_o[27]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[24]  | result_ex_o[28]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[24]  | result_ex_o[29]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[24]  | result_ex_o[30]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[24]  | result_ex_o[31]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[25]  | imd_val_d_o[0][0]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[25]  | imd_val_d_o[0][1]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[25]  | imd_val_d_o[0][2]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[25]  | imd_val_d_o[0][3]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[25]  | imd_val_d_o[0][4]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[25]  | imd_val_d_o[0][5]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[25]  | imd_val_d_o[0][6]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[25]  | imd_val_d_o[0][7]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[25]  | imd_val_d_o[0][8]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[25]  | imd_val_d_o[0][9]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[25]  | imd_val_d_o[0][10] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[25]  | imd_val_d_o[0][11] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[25]  | imd_val_d_o[0][12] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[25]  | imd_val_d_o[0][13] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[25]  | imd_val_d_o[0][14] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[25]  | imd_val_d_o[0][15] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[25]  | imd_val_d_o[0][16] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[25]  | imd_val_d_o[0][17] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[25]  | imd_val_d_o[0][18] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[25]  | imd_val_d_o[0][19] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[25]  | imd_val_d_o[0][20] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[25]  | imd_val_d_o[0][21] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[25]  | imd_val_d_o[0][22] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[25]  | imd_val_d_o[0][23] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[25]  | imd_val_d_o[0][24] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[25]  | imd_val_d_o[0][25] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[25]  | imd_val_d_o[0][26] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[25]  | imd_val_d_o[0][27] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[25]  | imd_val_d_o[0][28] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[25]  | imd_val_d_o[0][29] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[25]  | imd_val_d_o[0][30] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[25]  | imd_val_d_o[0][31] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[25]  | imd_val_d_o[1][25] |     4.638 | SLOW    |     1.994 | FAST    |
multdiv_operand_b_i[25]  | result_ex_o[0]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[25]  | result_ex_o[1]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[25]  | result_ex_o[2]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[25]  | result_ex_o[3]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[25]  | result_ex_o[4]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[25]  | result_ex_o[5]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[25]  | result_ex_o[6]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[25]  | result_ex_o[7]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[25]  | result_ex_o[8]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[25]  | result_ex_o[9]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[25]  | result_ex_o[10]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[25]  | result_ex_o[11]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[25]  | result_ex_o[12]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[25]  | result_ex_o[13]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[25]  | result_ex_o[14]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[25]  | result_ex_o[15]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[25]  | result_ex_o[16]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[25]  | result_ex_o[17]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[25]  | result_ex_o[18]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[25]  | result_ex_o[19]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[25]  | result_ex_o[20]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[25]  | result_ex_o[21]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[25]  | result_ex_o[22]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[25]  | result_ex_o[23]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[25]  | result_ex_o[24]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[25]  | result_ex_o[25]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[25]  | result_ex_o[26]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[25]  | result_ex_o[27]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[25]  | result_ex_o[28]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[25]  | result_ex_o[29]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[25]  | result_ex_o[30]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[25]  | result_ex_o[31]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[26]  | imd_val_d_o[0][0]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[26]  | imd_val_d_o[0][1]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[26]  | imd_val_d_o[0][2]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[26]  | imd_val_d_o[0][3]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[26]  | imd_val_d_o[0][4]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[26]  | imd_val_d_o[0][5]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[26]  | imd_val_d_o[0][6]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[26]  | imd_val_d_o[0][7]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[26]  | imd_val_d_o[0][8]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[26]  | imd_val_d_o[0][9]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[26]  | imd_val_d_o[0][10] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[26]  | imd_val_d_o[0][11] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[26]  | imd_val_d_o[0][12] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[26]  | imd_val_d_o[0][13] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[26]  | imd_val_d_o[0][14] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[26]  | imd_val_d_o[0][15] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[26]  | imd_val_d_o[0][16] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[26]  | imd_val_d_o[0][17] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[26]  | imd_val_d_o[0][18] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[26]  | imd_val_d_o[0][19] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[26]  | imd_val_d_o[0][20] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[26]  | imd_val_d_o[0][21] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[26]  | imd_val_d_o[0][22] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[26]  | imd_val_d_o[0][23] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[26]  | imd_val_d_o[0][24] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[26]  | imd_val_d_o[0][25] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[26]  | imd_val_d_o[0][26] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[26]  | imd_val_d_o[0][27] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[26]  | imd_val_d_o[0][28] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[26]  | imd_val_d_o[0][29] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[26]  | imd_val_d_o[0][30] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[26]  | imd_val_d_o[0][31] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[26]  | imd_val_d_o[1][26] |     4.638 | SLOW    |     1.994 | FAST    |
multdiv_operand_b_i[26]  | result_ex_o[0]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[26]  | result_ex_o[1]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[26]  | result_ex_o[2]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[26]  | result_ex_o[3]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[26]  | result_ex_o[4]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[26]  | result_ex_o[5]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[26]  | result_ex_o[6]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[26]  | result_ex_o[7]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[26]  | result_ex_o[8]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[26]  | result_ex_o[9]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[26]  | result_ex_o[10]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[26]  | result_ex_o[11]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[26]  | result_ex_o[12]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[26]  | result_ex_o[13]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[26]  | result_ex_o[14]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[26]  | result_ex_o[15]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[26]  | result_ex_o[16]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[26]  | result_ex_o[17]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[26]  | result_ex_o[18]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[26]  | result_ex_o[19]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[26]  | result_ex_o[20]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[26]  | result_ex_o[21]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[26]  | result_ex_o[22]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[26]  | result_ex_o[23]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[26]  | result_ex_o[24]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[26]  | result_ex_o[25]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[26]  | result_ex_o[26]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[26]  | result_ex_o[27]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[26]  | result_ex_o[28]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[26]  | result_ex_o[29]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[26]  | result_ex_o[30]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[26]  | result_ex_o[31]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[27]  | imd_val_d_o[0][0]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[27]  | imd_val_d_o[0][1]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[27]  | imd_val_d_o[0][2]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[27]  | imd_val_d_o[0][3]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[27]  | imd_val_d_o[0][4]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[27]  | imd_val_d_o[0][5]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[27]  | imd_val_d_o[0][6]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[27]  | imd_val_d_o[0][7]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[27]  | imd_val_d_o[0][8]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[27]  | imd_val_d_o[0][9]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[27]  | imd_val_d_o[0][10] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[27]  | imd_val_d_o[0][11] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[27]  | imd_val_d_o[0][12] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[27]  | imd_val_d_o[0][13] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[27]  | imd_val_d_o[0][14] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[27]  | imd_val_d_o[0][15] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[27]  | imd_val_d_o[0][16] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[27]  | imd_val_d_o[0][17] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[27]  | imd_val_d_o[0][18] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[27]  | imd_val_d_o[0][19] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[27]  | imd_val_d_o[0][20] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[27]  | imd_val_d_o[0][21] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[27]  | imd_val_d_o[0][22] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[27]  | imd_val_d_o[0][23] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[27]  | imd_val_d_o[0][24] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[27]  | imd_val_d_o[0][25] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[27]  | imd_val_d_o[0][26] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[27]  | imd_val_d_o[0][27] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[27]  | imd_val_d_o[0][28] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[27]  | imd_val_d_o[0][29] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[27]  | imd_val_d_o[0][30] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[27]  | imd_val_d_o[0][31] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[27]  | imd_val_d_o[1][27] |     4.638 | SLOW    |     1.994 | FAST    |
multdiv_operand_b_i[27]  | result_ex_o[0]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[27]  | result_ex_o[1]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[27]  | result_ex_o[2]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[27]  | result_ex_o[3]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[27]  | result_ex_o[4]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[27]  | result_ex_o[5]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[27]  | result_ex_o[6]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[27]  | result_ex_o[7]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[27]  | result_ex_o[8]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[27]  | result_ex_o[9]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[27]  | result_ex_o[10]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[27]  | result_ex_o[11]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[27]  | result_ex_o[12]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[27]  | result_ex_o[13]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[27]  | result_ex_o[14]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[27]  | result_ex_o[15]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[27]  | result_ex_o[16]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[27]  | result_ex_o[17]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[27]  | result_ex_o[18]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[27]  | result_ex_o[19]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[27]  | result_ex_o[20]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[27]  | result_ex_o[21]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[27]  | result_ex_o[22]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[27]  | result_ex_o[23]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[27]  | result_ex_o[24]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[27]  | result_ex_o[25]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[27]  | result_ex_o[26]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[27]  | result_ex_o[27]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[27]  | result_ex_o[28]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[27]  | result_ex_o[29]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[27]  | result_ex_o[30]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[27]  | result_ex_o[31]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[28]  | imd_val_d_o[0][0]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[28]  | imd_val_d_o[0][1]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[28]  | imd_val_d_o[0][2]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[28]  | imd_val_d_o[0][3]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[28]  | imd_val_d_o[0][4]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[28]  | imd_val_d_o[0][5]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[28]  | imd_val_d_o[0][6]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[28]  | imd_val_d_o[0][7]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[28]  | imd_val_d_o[0][8]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[28]  | imd_val_d_o[0][9]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[28]  | imd_val_d_o[0][10] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[28]  | imd_val_d_o[0][11] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[28]  | imd_val_d_o[0][12] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[28]  | imd_val_d_o[0][13] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[28]  | imd_val_d_o[0][14] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[28]  | imd_val_d_o[0][15] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[28]  | imd_val_d_o[0][16] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[28]  | imd_val_d_o[0][17] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[28]  | imd_val_d_o[0][18] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[28]  | imd_val_d_o[0][19] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[28]  | imd_val_d_o[0][20] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[28]  | imd_val_d_o[0][21] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[28]  | imd_val_d_o[0][22] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[28]  | imd_val_d_o[0][23] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[28]  | imd_val_d_o[0][24] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[28]  | imd_val_d_o[0][25] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[28]  | imd_val_d_o[0][26] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[28]  | imd_val_d_o[0][27] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[28]  | imd_val_d_o[0][28] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[28]  | imd_val_d_o[0][29] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[28]  | imd_val_d_o[0][30] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[28]  | imd_val_d_o[0][31] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[28]  | imd_val_d_o[1][28] |     4.638 | SLOW    |     1.994 | FAST    |
multdiv_operand_b_i[28]  | result_ex_o[0]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[28]  | result_ex_o[1]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[28]  | result_ex_o[2]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[28]  | result_ex_o[3]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[28]  | result_ex_o[4]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[28]  | result_ex_o[5]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[28]  | result_ex_o[6]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[28]  | result_ex_o[7]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[28]  | result_ex_o[8]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[28]  | result_ex_o[9]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[28]  | result_ex_o[10]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[28]  | result_ex_o[11]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[28]  | result_ex_o[12]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[28]  | result_ex_o[13]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[28]  | result_ex_o[14]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[28]  | result_ex_o[15]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[28]  | result_ex_o[16]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[28]  | result_ex_o[17]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[28]  | result_ex_o[18]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[28]  | result_ex_o[19]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[28]  | result_ex_o[20]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[28]  | result_ex_o[21]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[28]  | result_ex_o[22]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[28]  | result_ex_o[23]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[28]  | result_ex_o[24]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[28]  | result_ex_o[25]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[28]  | result_ex_o[26]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[28]  | result_ex_o[27]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[28]  | result_ex_o[28]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[28]  | result_ex_o[29]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[28]  | result_ex_o[30]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[28]  | result_ex_o[31]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[29]  | imd_val_d_o[0][0]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[29]  | imd_val_d_o[0][1]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[29]  | imd_val_d_o[0][2]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[29]  | imd_val_d_o[0][3]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[29]  | imd_val_d_o[0][4]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[29]  | imd_val_d_o[0][5]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[29]  | imd_val_d_o[0][6]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[29]  | imd_val_d_o[0][7]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[29]  | imd_val_d_o[0][8]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[29]  | imd_val_d_o[0][9]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[29]  | imd_val_d_o[0][10] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[29]  | imd_val_d_o[0][11] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[29]  | imd_val_d_o[0][12] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[29]  | imd_val_d_o[0][13] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[29]  | imd_val_d_o[0][14] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[29]  | imd_val_d_o[0][15] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[29]  | imd_val_d_o[0][16] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[29]  | imd_val_d_o[0][17] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[29]  | imd_val_d_o[0][18] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[29]  | imd_val_d_o[0][19] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[29]  | imd_val_d_o[0][20] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[29]  | imd_val_d_o[0][21] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[29]  | imd_val_d_o[0][22] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[29]  | imd_val_d_o[0][23] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[29]  | imd_val_d_o[0][24] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[29]  | imd_val_d_o[0][25] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[29]  | imd_val_d_o[0][26] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[29]  | imd_val_d_o[0][27] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[29]  | imd_val_d_o[0][28] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[29]  | imd_val_d_o[0][29] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[29]  | imd_val_d_o[0][30] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[29]  | imd_val_d_o[0][31] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[29]  | imd_val_d_o[1][29] |     4.638 | SLOW    |     1.994 | FAST    |
multdiv_operand_b_i[29]  | result_ex_o[0]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[29]  | result_ex_o[1]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[29]  | result_ex_o[2]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[29]  | result_ex_o[3]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[29]  | result_ex_o[4]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[29]  | result_ex_o[5]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[29]  | result_ex_o[6]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[29]  | result_ex_o[7]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[29]  | result_ex_o[8]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[29]  | result_ex_o[9]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[29]  | result_ex_o[10]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[29]  | result_ex_o[11]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[29]  | result_ex_o[12]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[29]  | result_ex_o[13]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[29]  | result_ex_o[14]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[29]  | result_ex_o[15]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[29]  | result_ex_o[16]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[29]  | result_ex_o[17]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[29]  | result_ex_o[18]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[29]  | result_ex_o[19]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[29]  | result_ex_o[20]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[29]  | result_ex_o[21]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[29]  | result_ex_o[22]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[29]  | result_ex_o[23]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[29]  | result_ex_o[24]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[29]  | result_ex_o[25]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[29]  | result_ex_o[26]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[29]  | result_ex_o[27]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[29]  | result_ex_o[28]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[29]  | result_ex_o[29]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[29]  | result_ex_o[30]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[29]  | result_ex_o[31]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[30]  | imd_val_d_o[0][0]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[30]  | imd_val_d_o[0][1]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[30]  | imd_val_d_o[0][2]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[30]  | imd_val_d_o[0][3]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[30]  | imd_val_d_o[0][4]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[30]  | imd_val_d_o[0][5]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[30]  | imd_val_d_o[0][6]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[30]  | imd_val_d_o[0][7]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[30]  | imd_val_d_o[0][8]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[30]  | imd_val_d_o[0][9]  |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[30]  | imd_val_d_o[0][10] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[30]  | imd_val_d_o[0][11] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[30]  | imd_val_d_o[0][12] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[30]  | imd_val_d_o[0][13] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[30]  | imd_val_d_o[0][14] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[30]  | imd_val_d_o[0][15] |     9.743 | SLOW    |     3.557 | FAST    |
multdiv_operand_b_i[30]  | imd_val_d_o[0][16] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[30]  | imd_val_d_o[0][17] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[30]  | imd_val_d_o[0][18] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[30]  | imd_val_d_o[0][19] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[30]  | imd_val_d_o[0][20] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[30]  | imd_val_d_o[0][21] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[30]  | imd_val_d_o[0][22] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[30]  | imd_val_d_o[0][23] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[30]  | imd_val_d_o[0][24] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[30]  | imd_val_d_o[0][25] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[30]  | imd_val_d_o[0][26] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[30]  | imd_val_d_o[0][27] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[30]  | imd_val_d_o[0][28] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[30]  | imd_val_d_o[0][29] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[30]  | imd_val_d_o[0][30] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[30]  | imd_val_d_o[0][31] |     9.754 | SLOW    |     3.563 | FAST    |
multdiv_operand_b_i[30]  | imd_val_d_o[1][30] |     4.638 | SLOW    |     1.994 | FAST    |
multdiv_operand_b_i[30]  | result_ex_o[0]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[30]  | result_ex_o[1]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[30]  | result_ex_o[2]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[30]  | result_ex_o[3]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[30]  | result_ex_o[4]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[30]  | result_ex_o[5]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[30]  | result_ex_o[6]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[30]  | result_ex_o[7]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[30]  | result_ex_o[8]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[30]  | result_ex_o[9]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[30]  | result_ex_o[10]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[30]  | result_ex_o[11]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[30]  | result_ex_o[12]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[30]  | result_ex_o[13]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[30]  | result_ex_o[14]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[30]  | result_ex_o[15]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[30]  | result_ex_o[16]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[30]  | result_ex_o[17]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[30]  | result_ex_o[18]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[30]  | result_ex_o[19]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[30]  | result_ex_o[20]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[30]  | result_ex_o[21]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[30]  | result_ex_o[22]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[30]  | result_ex_o[23]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[30]  | result_ex_o[24]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[30]  | result_ex_o[25]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[30]  | result_ex_o[26]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[30]  | result_ex_o[27]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[30]  | result_ex_o[28]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[30]  | result_ex_o[29]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[30]  | result_ex_o[30]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[30]  | result_ex_o[31]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[0][0]  |     9.743 | SLOW    |     2.580 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[0][1]  |     9.743 | SLOW    |     2.580 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[0][2]  |     9.743 | SLOW    |     2.580 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[0][3]  |     9.743 | SLOW    |     2.580 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[0][4]  |     9.743 | SLOW    |     2.580 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[0][5]  |     9.743 | SLOW    |     2.580 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[0][6]  |     9.743 | SLOW    |     2.580 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[0][7]  |     9.743 | SLOW    |     2.580 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[0][8]  |     9.743 | SLOW    |     2.580 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[0][9]  |     9.743 | SLOW    |     2.580 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[0][10] |     9.743 | SLOW    |     2.580 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[0][11] |     9.743 | SLOW    |     2.580 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[0][12] |     9.743 | SLOW    |     2.580 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[0][13] |     9.743 | SLOW    |     2.580 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[0][14] |     9.743 | SLOW    |     2.580 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[0][15] |     9.743 | SLOW    |     2.580 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[0][16] |     9.754 | SLOW    |     2.580 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[0][17] |     9.754 | SLOW    |     2.580 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[0][18] |     9.754 | SLOW    |     2.580 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[0][19] |     9.754 | SLOW    |     2.580 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[0][20] |     9.754 | SLOW    |     2.580 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[0][21] |     9.754 | SLOW    |     2.580 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[0][22] |     9.754 | SLOW    |     2.580 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[0][23] |     9.754 | SLOW    |     2.580 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[0][24] |     9.754 | SLOW    |     2.580 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[0][25] |     9.754 | SLOW    |     2.580 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[0][26] |     9.754 | SLOW    |     2.580 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[0][27] |     9.754 | SLOW    |     2.580 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[0][28] |     9.754 | SLOW    |     2.580 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[0][29] |     9.754 | SLOW    |     2.580 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[0][30] |     9.754 | SLOW    |     2.580 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[0][31] |     9.754 | SLOW    |     2.454 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[1][0]  |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[1][1]  |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[1][2]  |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[1][3]  |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[1][4]  |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[1][5]  |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[1][6]  |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[1][7]  |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[1][8]  |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[1][9]  |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[1][10] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[1][11] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[1][12] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[1][13] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[1][14] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[1][15] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[1][16] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[1][17] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[1][18] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[1][19] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[1][20] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[1][21] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[1][22] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[1][23] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[1][24] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[1][25] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[1][26] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[1][27] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[1][28] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[1][29] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[1][30] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_operand_b_i[31]  | imd_val_d_o[1][31] |     5.161 | SLOW    |     1.992 | FAST    |
multdiv_operand_b_i[31]  | result_ex_o[0]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[31]  | result_ex_o[1]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[31]  | result_ex_o[2]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[31]  | result_ex_o[3]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[31]  | result_ex_o[4]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[31]  | result_ex_o[5]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[31]  | result_ex_o[6]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[31]  | result_ex_o[7]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[31]  | result_ex_o[8]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[31]  | result_ex_o[9]     |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[31]  | result_ex_o[10]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[31]  | result_ex_o[11]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[31]  | result_ex_o[12]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[31]  | result_ex_o[13]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[31]  | result_ex_o[14]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[31]  | result_ex_o[15]    |     9.110 | SLOW    |     3.251 | FAST    |
multdiv_operand_b_i[31]  | result_ex_o[16]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[31]  | result_ex_o[17]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[31]  | result_ex_o[18]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[31]  | result_ex_o[19]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[31]  | result_ex_o[20]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[31]  | result_ex_o[21]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[31]  | result_ex_o[22]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[31]  | result_ex_o[23]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[31]  | result_ex_o[24]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[31]  | result_ex_o[25]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[31]  | result_ex_o[26]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[31]  | result_ex_o[27]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[31]  | result_ex_o[28]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[31]  | result_ex_o[29]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[31]  | result_ex_o[30]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operand_b_i[31]  | result_ex_o[31]    |     9.554 | SLOW    |     3.464 | FAST    |
multdiv_operator_i[0]    | ex_valid_o         |     5.090 | SLOW    |     2.211 | FAST    |
multdiv_operator_i[0]    | imd_val_d_o[0][0]  |     8.662 | SLOW    |     2.558 | FAST    |
multdiv_operator_i[0]    | imd_val_d_o[0][1]  |     8.662 | SLOW    |     2.558 | FAST    |
multdiv_operator_i[0]    | imd_val_d_o[0][2]  |     8.662 | SLOW    |     2.558 | FAST    |
multdiv_operator_i[0]    | imd_val_d_o[0][3]  |     8.662 | SLOW    |     2.558 | FAST    |
multdiv_operator_i[0]    | imd_val_d_o[0][4]  |     8.662 | SLOW    |     2.553 | FAST    |
multdiv_operator_i[0]    | imd_val_d_o[0][5]  |     8.662 | SLOW    |     2.553 | FAST    |
multdiv_operator_i[0]    | imd_val_d_o[0][6]  |     8.662 | SLOW    |     2.544 | FAST    |
multdiv_operator_i[0]    | imd_val_d_o[0][7]  |     8.662 | SLOW    |     2.553 | FAST    |
multdiv_operator_i[0]    | imd_val_d_o[0][8]  |     8.662 | SLOW    |     2.558 | FAST    |
multdiv_operator_i[0]    | imd_val_d_o[0][9]  |     8.662 | SLOW    |     2.558 | FAST    |
multdiv_operator_i[0]    | imd_val_d_o[0][10] |     8.662 | SLOW    |     2.558 | FAST    |
multdiv_operator_i[0]    | imd_val_d_o[0][11] |     8.662 | SLOW    |     2.558 | FAST    |
multdiv_operator_i[0]    | imd_val_d_o[0][12] |     8.662 | SLOW    |     2.558 | FAST    |
multdiv_operator_i[0]    | imd_val_d_o[0][13] |     8.662 | SLOW    |     2.558 | FAST    |
multdiv_operator_i[0]    | imd_val_d_o[0][14] |     8.662 | SLOW    |     2.558 | FAST    |
multdiv_operator_i[0]    | imd_val_d_o[0][15] |     8.662 | SLOW    |     2.558 | FAST    |
multdiv_operator_i[0]    | imd_val_d_o[0][16] |     8.673 | SLOW    |     2.564 | FAST    |
multdiv_operator_i[0]    | imd_val_d_o[0][17] |     8.673 | SLOW    |     2.564 | FAST    |
multdiv_operator_i[0]    | imd_val_d_o[0][18] |     8.673 | SLOW    |     2.564 | FAST    |
multdiv_operator_i[0]    | imd_val_d_o[0][19] |     8.673 | SLOW    |     2.564 | FAST    |
multdiv_operator_i[0]    | imd_val_d_o[0][20] |     8.673 | SLOW    |     2.544 | FAST    |
multdiv_operator_i[0]    | imd_val_d_o[0][21] |     8.673 | SLOW    |     2.544 | FAST    |
multdiv_operator_i[0]    | imd_val_d_o[0][22] |     8.673 | SLOW    |     2.553 | FAST    |
multdiv_operator_i[0]    | imd_val_d_o[0][23] |     8.673 | SLOW    |     2.553 | FAST    |
multdiv_operator_i[0]    | imd_val_d_o[0][24] |     8.673 | SLOW    |     2.564 | FAST    |
multdiv_operator_i[0]    | imd_val_d_o[0][25] |     8.673 | SLOW    |     2.564 | FAST    |
multdiv_operator_i[0]    | imd_val_d_o[0][26] |     8.673 | SLOW    |     2.564 | FAST    |
multdiv_operator_i[0]    | imd_val_d_o[0][27] |     8.673 | SLOW    |     2.564 | FAST    |
multdiv_operator_i[0]    | imd_val_d_o[0][28] |     8.673 | SLOW    |     2.564 | FAST    |
multdiv_operator_i[0]    | imd_val_d_o[0][29] |     8.673 | SLOW    |     2.564 | FAST    |
multdiv_operator_i[0]    | imd_val_d_o[0][30] |     8.673 | SLOW    |     2.564 | FAST    |
multdiv_operator_i[0]    | imd_val_d_o[0][31] |     8.673 | SLOW    |     2.445 | FAST    |
multdiv_operator_i[0]    | imd_val_we_o[0]    |     5.071 | SLOW    |     2.202 | FAST    |
multdiv_operator_i[0]    | result_ex_o[0]     |     8.029 | SLOW    |     2.242 | FAST    |
multdiv_operator_i[0]    | result_ex_o[1]     |     8.029 | SLOW    |     2.242 | FAST    |
multdiv_operator_i[0]    | result_ex_o[2]     |     8.029 | SLOW    |     2.242 | FAST    |
multdiv_operator_i[0]    | result_ex_o[3]     |     8.029 | SLOW    |     2.242 | FAST    |
multdiv_operator_i[0]    | result_ex_o[4]     |     8.029 | SLOW    |     2.242 | FAST    |
multdiv_operator_i[0]    | result_ex_o[5]     |     8.029 | SLOW    |     2.242 | FAST    |
multdiv_operator_i[0]    | result_ex_o[6]     |     8.029 | SLOW    |     2.242 | FAST    |
multdiv_operator_i[0]    | result_ex_o[7]     |     8.029 | SLOW    |     2.242 | FAST    |
multdiv_operator_i[0]    | result_ex_o[8]     |     8.029 | SLOW    |     2.242 | FAST    |
multdiv_operator_i[0]    | result_ex_o[9]     |     8.029 | SLOW    |     2.242 | FAST    |
multdiv_operator_i[0]    | result_ex_o[10]    |     8.029 | SLOW    |     2.242 | FAST    |
multdiv_operator_i[0]    | result_ex_o[11]    |     8.029 | SLOW    |     2.242 | FAST    |
multdiv_operator_i[0]    | result_ex_o[12]    |     8.029 | SLOW    |     2.242 | FAST    |
multdiv_operator_i[0]    | result_ex_o[13]    |     8.029 | SLOW    |     2.242 | FAST    |
multdiv_operator_i[0]    | result_ex_o[14]    |     8.029 | SLOW    |     2.242 | FAST    |
multdiv_operator_i[0]    | result_ex_o[15]    |     8.029 | SLOW    |     2.242 | FAST    |
multdiv_operator_i[0]    | result_ex_o[16]    |     8.473 | SLOW    |     2.465 | FAST    |
multdiv_operator_i[0]    | result_ex_o[17]    |     8.473 | SLOW    |     2.465 | FAST    |
multdiv_operator_i[0]    | result_ex_o[18]    |     8.473 | SLOW    |     2.465 | FAST    |
multdiv_operator_i[0]    | result_ex_o[19]    |     8.473 | SLOW    |     2.465 | FAST    |
multdiv_operator_i[0]    | result_ex_o[20]    |     8.473 | SLOW    |     2.465 | FAST    |
multdiv_operator_i[0]    | result_ex_o[21]    |     8.473 | SLOW    |     2.465 | FAST    |
multdiv_operator_i[0]    | result_ex_o[22]    |     8.473 | SLOW    |     2.465 | FAST    |
multdiv_operator_i[0]    | result_ex_o[23]    |     8.473 | SLOW    |     2.465 | FAST    |
multdiv_operator_i[0]    | result_ex_o[24]    |     8.473 | SLOW    |     2.465 | FAST    |
multdiv_operator_i[0]    | result_ex_o[25]    |     8.473 | SLOW    |     2.465 | FAST    |
multdiv_operator_i[0]    | result_ex_o[26]    |     8.473 | SLOW    |     2.465 | FAST    |
multdiv_operator_i[0]    | result_ex_o[27]    |     8.473 | SLOW    |     2.465 | FAST    |
multdiv_operator_i[0]    | result_ex_o[28]    |     8.473 | SLOW    |     2.465 | FAST    |
multdiv_operator_i[0]    | result_ex_o[29]    |     8.473 | SLOW    |     2.465 | FAST    |
multdiv_operator_i[0]    | result_ex_o[30]    |     8.473 | SLOW    |     2.465 | FAST    |
multdiv_operator_i[0]    | result_ex_o[31]    |     8.473 | SLOW    |     2.465 | FAST    |
multdiv_operator_i[1]    | ex_valid_o         |     5.090 | SLOW    |     2.211 | FAST    |
multdiv_operator_i[1]    | imd_val_d_o[0][0]  |     8.642 | SLOW    |     2.558 | FAST    |
multdiv_operator_i[1]    | imd_val_d_o[0][1]  |     8.642 | SLOW    |     2.558 | FAST    |
multdiv_operator_i[1]    | imd_val_d_o[0][2]  |     8.642 | SLOW    |     2.558 | FAST    |
multdiv_operator_i[1]    | imd_val_d_o[0][3]  |     8.642 | SLOW    |     2.558 | FAST    |
multdiv_operator_i[1]    | imd_val_d_o[0][4]  |     8.642 | SLOW    |     2.553 | FAST    |
multdiv_operator_i[1]    | imd_val_d_o[0][5]  |     8.642 | SLOW    |     2.553 | FAST    |
multdiv_operator_i[1]    | imd_val_d_o[0][6]  |     8.642 | SLOW    |     2.544 | FAST    |
multdiv_operator_i[1]    | imd_val_d_o[0][7]  |     8.642 | SLOW    |     2.553 | FAST    |
multdiv_operator_i[1]    | imd_val_d_o[0][8]  |     8.642 | SLOW    |     2.558 | FAST    |
multdiv_operator_i[1]    | imd_val_d_o[0][9]  |     8.642 | SLOW    |     2.558 | FAST    |
multdiv_operator_i[1]    | imd_val_d_o[0][10] |     8.642 | SLOW    |     2.558 | FAST    |
multdiv_operator_i[1]    | imd_val_d_o[0][11] |     8.642 | SLOW    |     2.558 | FAST    |
multdiv_operator_i[1]    | imd_val_d_o[0][12] |     8.642 | SLOW    |     2.558 | FAST    |
multdiv_operator_i[1]    | imd_val_d_o[0][13] |     8.642 | SLOW    |     2.558 | FAST    |
multdiv_operator_i[1]    | imd_val_d_o[0][14] |     8.642 | SLOW    |     2.558 | FAST    |
multdiv_operator_i[1]    | imd_val_d_o[0][15] |     8.642 | SLOW    |     2.558 | FAST    |
multdiv_operator_i[1]    | imd_val_d_o[0][16] |     8.653 | SLOW    |     2.564 | FAST    |
multdiv_operator_i[1]    | imd_val_d_o[0][17] |     8.653 | SLOW    |     2.564 | FAST    |
multdiv_operator_i[1]    | imd_val_d_o[0][18] |     8.653 | SLOW    |     2.564 | FAST    |
multdiv_operator_i[1]    | imd_val_d_o[0][19] |     8.653 | SLOW    |     2.564 | FAST    |
multdiv_operator_i[1]    | imd_val_d_o[0][20] |     8.653 | SLOW    |     2.544 | FAST    |
multdiv_operator_i[1]    | imd_val_d_o[0][21] |     8.653 | SLOW    |     2.544 | FAST    |
multdiv_operator_i[1]    | imd_val_d_o[0][22] |     8.653 | SLOW    |     2.553 | FAST    |
multdiv_operator_i[1]    | imd_val_d_o[0][23] |     8.653 | SLOW    |     2.553 | FAST    |
multdiv_operator_i[1]    | imd_val_d_o[0][24] |     8.653 | SLOW    |     2.564 | FAST    |
multdiv_operator_i[1]    | imd_val_d_o[0][25] |     8.653 | SLOW    |     2.564 | FAST    |
multdiv_operator_i[1]    | imd_val_d_o[0][26] |     8.653 | SLOW    |     2.564 | FAST    |
multdiv_operator_i[1]    | imd_val_d_o[0][27] |     8.653 | SLOW    |     2.564 | FAST    |
multdiv_operator_i[1]    | imd_val_d_o[0][28] |     8.653 | SLOW    |     2.564 | FAST    |
multdiv_operator_i[1]    | imd_val_d_o[0][29] |     8.653 | SLOW    |     2.564 | FAST    |
multdiv_operator_i[1]    | imd_val_d_o[0][30] |     8.653 | SLOW    |     2.564 | FAST    |
multdiv_operator_i[1]    | imd_val_d_o[0][31] |     8.653 | SLOW    |     2.445 | FAST    |
multdiv_operator_i[1]    | imd_val_we_o[0]    |     5.071 | SLOW    |     2.202 | FAST    |
multdiv_operator_i[1]    | result_ex_o[0]     |     8.009 | SLOW    |     2.242 | FAST    |
multdiv_operator_i[1]    | result_ex_o[1]     |     8.009 | SLOW    |     2.242 | FAST    |
multdiv_operator_i[1]    | result_ex_o[2]     |     8.009 | SLOW    |     2.242 | FAST    |
multdiv_operator_i[1]    | result_ex_o[3]     |     8.009 | SLOW    |     2.242 | FAST    |
multdiv_operator_i[1]    | result_ex_o[4]     |     8.009 | SLOW    |     2.242 | FAST    |
multdiv_operator_i[1]    | result_ex_o[5]     |     8.009 | SLOW    |     2.242 | FAST    |
multdiv_operator_i[1]    | result_ex_o[6]     |     8.009 | SLOW    |     2.242 | FAST    |
multdiv_operator_i[1]    | result_ex_o[7]     |     8.009 | SLOW    |     2.242 | FAST    |
multdiv_operator_i[1]    | result_ex_o[8]     |     8.009 | SLOW    |     2.242 | FAST    |
multdiv_operator_i[1]    | result_ex_o[9]     |     8.009 | SLOW    |     2.242 | FAST    |
multdiv_operator_i[1]    | result_ex_o[10]    |     8.009 | SLOW    |     2.242 | FAST    |
multdiv_operator_i[1]    | result_ex_o[11]    |     8.009 | SLOW    |     2.242 | FAST    |
multdiv_operator_i[1]    | result_ex_o[12]    |     8.009 | SLOW    |     2.242 | FAST    |
multdiv_operator_i[1]    | result_ex_o[13]    |     8.009 | SLOW    |     2.242 | FAST    |
multdiv_operator_i[1]    | result_ex_o[14]    |     8.009 | SLOW    |     2.242 | FAST    |
multdiv_operator_i[1]    | result_ex_o[15]    |     8.009 | SLOW    |     2.242 | FAST    |
multdiv_operator_i[1]    | result_ex_o[16]    |     8.453 | SLOW    |     2.465 | FAST    |
multdiv_operator_i[1]    | result_ex_o[17]    |     8.453 | SLOW    |     2.465 | FAST    |
multdiv_operator_i[1]    | result_ex_o[18]    |     8.453 | SLOW    |     2.465 | FAST    |
multdiv_operator_i[1]    | result_ex_o[19]    |     8.453 | SLOW    |     2.465 | FAST    |
multdiv_operator_i[1]    | result_ex_o[20]    |     8.453 | SLOW    |     2.465 | FAST    |
multdiv_operator_i[1]    | result_ex_o[21]    |     8.453 | SLOW    |     2.465 | FAST    |
multdiv_operator_i[1]    | result_ex_o[22]    |     8.453 | SLOW    |     2.465 | FAST    |
multdiv_operator_i[1]    | result_ex_o[23]    |     8.453 | SLOW    |     2.465 | FAST    |
multdiv_operator_i[1]    | result_ex_o[24]    |     8.453 | SLOW    |     2.465 | FAST    |
multdiv_operator_i[1]    | result_ex_o[25]    |     8.453 | SLOW    |     2.465 | FAST    |
multdiv_operator_i[1]    | result_ex_o[26]    |     8.453 | SLOW    |     2.465 | FAST    |
multdiv_operator_i[1]    | result_ex_o[27]    |     8.453 | SLOW    |     2.465 | FAST    |
multdiv_operator_i[1]    | result_ex_o[28]    |     8.453 | SLOW    |     2.465 | FAST    |
multdiv_operator_i[1]    | result_ex_o[29]    |     8.453 | SLOW    |     2.465 | FAST    |
multdiv_operator_i[1]    | result_ex_o[30]    |     8.453 | SLOW    |     2.465 | FAST    |
multdiv_operator_i[1]    | result_ex_o[31]    |     8.453 | SLOW    |     2.465 | FAST    |
multdiv_ready_id_i       | imd_val_we_o[0]    |     5.131 | SLOW    |     2.202 | FAST    |
multdiv_ready_id_i       | imd_val_we_o[1]    |     4.638 | SLOW    |     1.994 | FAST    |
multdiv_signed_mode_i[0] | imd_val_d_o[0][0]  |     9.897 | SLOW    |     2.797 | FAST    |
multdiv_signed_mode_i[0] | imd_val_d_o[0][1]  |     9.897 | SLOW    |     2.797 | FAST    |
multdiv_signed_mode_i[0] | imd_val_d_o[0][2]  |     9.897 | SLOW    |     2.797 | FAST    |
multdiv_signed_mode_i[0] | imd_val_d_o[0][3]  |     9.897 | SLOW    |     2.797 | FAST    |
multdiv_signed_mode_i[0] | imd_val_d_o[0][4]  |     9.897 | SLOW    |     2.797 | FAST    |
multdiv_signed_mode_i[0] | imd_val_d_o[0][5]  |     9.897 | SLOW    |     2.797 | FAST    |
multdiv_signed_mode_i[0] | imd_val_d_o[0][6]  |     9.897 | SLOW    |     2.797 | FAST    |
multdiv_signed_mode_i[0] | imd_val_d_o[0][7]  |     9.897 | SLOW    |     2.797 | FAST    |
multdiv_signed_mode_i[0] | imd_val_d_o[0][8]  |     9.897 | SLOW    |     2.797 | FAST    |
multdiv_signed_mode_i[0] | imd_val_d_o[0][9]  |     9.897 | SLOW    |     2.797 | FAST    |
multdiv_signed_mode_i[0] | imd_val_d_o[0][10] |     9.897 | SLOW    |     2.797 | FAST    |
multdiv_signed_mode_i[0] | imd_val_d_o[0][11] |     9.897 | SLOW    |     2.797 | FAST    |
multdiv_signed_mode_i[0] | imd_val_d_o[0][12] |     9.897 | SLOW    |     2.797 | FAST    |
multdiv_signed_mode_i[0] | imd_val_d_o[0][13] |     9.897 | SLOW    |     2.797 | FAST    |
multdiv_signed_mode_i[0] | imd_val_d_o[0][14] |     9.897 | SLOW    |     2.797 | FAST    |
multdiv_signed_mode_i[0] | imd_val_d_o[0][15] |     9.897 | SLOW    |     2.797 | FAST    |
multdiv_signed_mode_i[0] | imd_val_d_o[0][16] |     9.908 | SLOW    |     2.797 | FAST    |
multdiv_signed_mode_i[0] | imd_val_d_o[0][17] |     9.908 | SLOW    |     2.797 | FAST    |
multdiv_signed_mode_i[0] | imd_val_d_o[0][18] |     9.908 | SLOW    |     2.797 | FAST    |
multdiv_signed_mode_i[0] | imd_val_d_o[0][19] |     9.908 | SLOW    |     2.797 | FAST    |
multdiv_signed_mode_i[0] | imd_val_d_o[0][20] |     9.908 | SLOW    |     2.797 | FAST    |
multdiv_signed_mode_i[0] | imd_val_d_o[0][21] |     9.908 | SLOW    |     2.797 | FAST    |
multdiv_signed_mode_i[0] | imd_val_d_o[0][22] |     9.908 | SLOW    |     2.797 | FAST    |
multdiv_signed_mode_i[0] | imd_val_d_o[0][23] |     9.908 | SLOW    |     2.797 | FAST    |
multdiv_signed_mode_i[0] | imd_val_d_o[0][24] |     9.908 | SLOW    |     2.797 | FAST    |
multdiv_signed_mode_i[0] | imd_val_d_o[0][25] |     9.908 | SLOW    |     2.797 | FAST    |
multdiv_signed_mode_i[0] | imd_val_d_o[0][26] |     9.908 | SLOW    |     2.797 | FAST    |
multdiv_signed_mode_i[0] | imd_val_d_o[0][27] |     9.908 | SLOW    |     2.797 | FAST    |
multdiv_signed_mode_i[0] | imd_val_d_o[0][28] |     9.908 | SLOW    |     2.797 | FAST    |
multdiv_signed_mode_i[0] | imd_val_d_o[0][29] |     9.908 | SLOW    |     2.797 | FAST    |
multdiv_signed_mode_i[0] | imd_val_d_o[0][30] |     9.908 | SLOW    |     2.797 | FAST    |
multdiv_signed_mode_i[0] | imd_val_d_o[0][31] |     9.908 | SLOW    |     2.671 | FAST    |
multdiv_signed_mode_i[0] | result_ex_o[0]     |     9.264 | SLOW    |     2.988 | FAST    |
multdiv_signed_mode_i[0] | result_ex_o[1]     |     9.264 | SLOW    |     2.988 | FAST    |
multdiv_signed_mode_i[0] | result_ex_o[2]     |     9.264 | SLOW    |     2.988 | FAST    |
multdiv_signed_mode_i[0] | result_ex_o[3]     |     9.264 | SLOW    |     2.988 | FAST    |
multdiv_signed_mode_i[0] | result_ex_o[4]     |     9.264 | SLOW    |     2.988 | FAST    |
multdiv_signed_mode_i[0] | result_ex_o[5]     |     9.264 | SLOW    |     2.988 | FAST    |
multdiv_signed_mode_i[0] | result_ex_o[6]     |     9.264 | SLOW    |     2.988 | FAST    |
multdiv_signed_mode_i[0] | result_ex_o[7]     |     9.264 | SLOW    |     2.988 | FAST    |
multdiv_signed_mode_i[0] | result_ex_o[8]     |     9.264 | SLOW    |     2.988 | FAST    |
multdiv_signed_mode_i[0] | result_ex_o[9]     |     9.264 | SLOW    |     2.988 | FAST    |
multdiv_signed_mode_i[0] | result_ex_o[10]    |     9.264 | SLOW    |     2.988 | FAST    |
multdiv_signed_mode_i[0] | result_ex_o[11]    |     9.264 | SLOW    |     2.988 | FAST    |
multdiv_signed_mode_i[0] | result_ex_o[12]    |     9.264 | SLOW    |     2.988 | FAST    |
multdiv_signed_mode_i[0] | result_ex_o[13]    |     9.264 | SLOW    |     2.988 | FAST    |
multdiv_signed_mode_i[0] | result_ex_o[14]    |     9.264 | SLOW    |     2.988 | FAST    |
multdiv_signed_mode_i[0] | result_ex_o[15]    |     9.264 | SLOW    |     2.988 | FAST    |
multdiv_signed_mode_i[0] | result_ex_o[16]    |     9.708 | SLOW    |     3.201 | FAST    |
multdiv_signed_mode_i[0] | result_ex_o[17]    |     9.708 | SLOW    |     3.201 | FAST    |
multdiv_signed_mode_i[0] | result_ex_o[18]    |     9.708 | SLOW    |     3.201 | FAST    |
multdiv_signed_mode_i[0] | result_ex_o[19]    |     9.708 | SLOW    |     3.201 | FAST    |
multdiv_signed_mode_i[0] | result_ex_o[20]    |     9.708 | SLOW    |     3.201 | FAST    |
multdiv_signed_mode_i[0] | result_ex_o[21]    |     9.708 | SLOW    |     3.201 | FAST    |
multdiv_signed_mode_i[0] | result_ex_o[22]    |     9.708 | SLOW    |     3.201 | FAST    |
multdiv_signed_mode_i[0] | result_ex_o[23]    |     9.708 | SLOW    |     3.201 | FAST    |
multdiv_signed_mode_i[0] | result_ex_o[24]    |     9.708 | SLOW    |     3.201 | FAST    |
multdiv_signed_mode_i[0] | result_ex_o[25]    |     9.708 | SLOW    |     3.201 | FAST    |
multdiv_signed_mode_i[0] | result_ex_o[26]    |     9.708 | SLOW    |     3.201 | FAST    |
multdiv_signed_mode_i[0] | result_ex_o[27]    |     9.708 | SLOW    |     3.201 | FAST    |
multdiv_signed_mode_i[0] | result_ex_o[28]    |     9.708 | SLOW    |     3.201 | FAST    |
multdiv_signed_mode_i[0] | result_ex_o[29]    |     9.708 | SLOW    |     3.201 | FAST    |
multdiv_signed_mode_i[0] | result_ex_o[30]    |     9.708 | SLOW    |     3.201 | FAST    |
multdiv_signed_mode_i[0] | result_ex_o[31]    |     9.708 | SLOW    |     3.201 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[0][0]  |     9.743 | SLOW    |     2.580 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[0][1]  |     9.743 | SLOW    |     2.580 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[0][2]  |     9.743 | SLOW    |     2.580 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[0][3]  |     9.743 | SLOW    |     2.580 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[0][4]  |     9.743 | SLOW    |     2.580 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[0][5]  |     9.743 | SLOW    |     2.580 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[0][6]  |     9.743 | SLOW    |     2.580 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[0][7]  |     9.743 | SLOW    |     2.580 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[0][8]  |     9.743 | SLOW    |     2.580 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[0][9]  |     9.743 | SLOW    |     2.580 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[0][10] |     9.743 | SLOW    |     2.580 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[0][11] |     9.743 | SLOW    |     2.580 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[0][12] |     9.743 | SLOW    |     2.580 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[0][13] |     9.743 | SLOW    |     2.580 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[0][14] |     9.743 | SLOW    |     2.580 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[0][15] |     9.743 | SLOW    |     2.580 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[0][16] |     9.754 | SLOW    |     2.580 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[0][17] |     9.754 | SLOW    |     2.580 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[0][18] |     9.754 | SLOW    |     2.580 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[0][19] |     9.754 | SLOW    |     2.580 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[0][20] |     9.754 | SLOW    |     2.580 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[0][21] |     9.754 | SLOW    |     2.580 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[0][22] |     9.754 | SLOW    |     2.580 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[0][23] |     9.754 | SLOW    |     2.580 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[0][24] |     9.754 | SLOW    |     2.580 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[0][25] |     9.754 | SLOW    |     2.580 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[0][26] |     9.754 | SLOW    |     2.580 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[0][27] |     9.754 | SLOW    |     2.580 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[0][28] |     9.754 | SLOW    |     2.580 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[0][29] |     9.754 | SLOW    |     2.580 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[0][30] |     9.754 | SLOW    |     2.580 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[0][31] |     9.754 | SLOW    |     2.454 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[1][0]  |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[1][1]  |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[1][2]  |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[1][3]  |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[1][4]  |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[1][5]  |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[1][6]  |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[1][7]  |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[1][8]  |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[1][9]  |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[1][10] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[1][11] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[1][12] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[1][13] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[1][14] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[1][15] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[1][16] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[1][17] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[1][18] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[1][19] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[1][20] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[1][21] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[1][22] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[1][23] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[1][24] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[1][25] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[1][26] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[1][27] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[1][28] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[1][29] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[1][30] |     5.161 | SLOW    |     2.247 | FAST    |
multdiv_signed_mode_i[1] | imd_val_d_o[1][31] |     5.161 | SLOW    |     2.250 | FAST    |
multdiv_signed_mode_i[1] | result_ex_o[0]     |     9.110 | SLOW    |     2.988 | FAST    |
multdiv_signed_mode_i[1] | result_ex_o[1]     |     9.110 | SLOW    |     2.988 | FAST    |
multdiv_signed_mode_i[1] | result_ex_o[2]     |     9.110 | SLOW    |     2.988 | FAST    |
multdiv_signed_mode_i[1] | result_ex_o[3]     |     9.110 | SLOW    |     2.988 | FAST    |
multdiv_signed_mode_i[1] | result_ex_o[4]     |     9.110 | SLOW    |     2.988 | FAST    |
multdiv_signed_mode_i[1] | result_ex_o[5]     |     9.110 | SLOW    |     2.988 | FAST    |
multdiv_signed_mode_i[1] | result_ex_o[6]     |     9.110 | SLOW    |     2.988 | FAST    |
multdiv_signed_mode_i[1] | result_ex_o[7]     |     9.110 | SLOW    |     2.988 | FAST    |
multdiv_signed_mode_i[1] | result_ex_o[8]     |     9.110 | SLOW    |     2.988 | FAST    |
multdiv_signed_mode_i[1] | result_ex_o[9]     |     9.110 | SLOW    |     2.988 | FAST    |
multdiv_signed_mode_i[1] | result_ex_o[10]    |     9.110 | SLOW    |     2.988 | FAST    |
multdiv_signed_mode_i[1] | result_ex_o[11]    |     9.110 | SLOW    |     2.988 | FAST    |
multdiv_signed_mode_i[1] | result_ex_o[12]    |     9.110 | SLOW    |     2.988 | FAST    |
multdiv_signed_mode_i[1] | result_ex_o[13]    |     9.110 | SLOW    |     2.988 | FAST    |
multdiv_signed_mode_i[1] | result_ex_o[14]    |     9.110 | SLOW    |     2.988 | FAST    |
multdiv_signed_mode_i[1] | result_ex_o[15]    |     9.110 | SLOW    |     2.988 | FAST    |
multdiv_signed_mode_i[1] | result_ex_o[16]    |     9.554 | SLOW    |     3.201 | FAST    |
multdiv_signed_mode_i[1] | result_ex_o[17]    |     9.554 | SLOW    |     3.201 | FAST    |
multdiv_signed_mode_i[1] | result_ex_o[18]    |     9.554 | SLOW    |     3.201 | FAST    |
multdiv_signed_mode_i[1] | result_ex_o[19]    |     9.554 | SLOW    |     3.201 | FAST    |
multdiv_signed_mode_i[1] | result_ex_o[20]    |     9.554 | SLOW    |     3.201 | FAST    |
multdiv_signed_mode_i[1] | result_ex_o[21]    |     9.554 | SLOW    |     3.201 | FAST    |
multdiv_signed_mode_i[1] | result_ex_o[22]    |     9.554 | SLOW    |     3.201 | FAST    |
multdiv_signed_mode_i[1] | result_ex_o[23]    |     9.554 | SLOW    |     3.201 | FAST    |
multdiv_signed_mode_i[1] | result_ex_o[24]    |     9.554 | SLOW    |     3.201 | FAST    |
multdiv_signed_mode_i[1] | result_ex_o[25]    |     9.554 | SLOW    |     3.201 | FAST    |
multdiv_signed_mode_i[1] | result_ex_o[26]    |     9.554 | SLOW    |     3.201 | FAST    |
multdiv_signed_mode_i[1] | result_ex_o[27]    |     9.554 | SLOW    |     3.201 | FAST    |
multdiv_signed_mode_i[1] | result_ex_o[28]    |     9.554 | SLOW    |     3.201 | FAST    |
multdiv_signed_mode_i[1] | result_ex_o[29]    |     9.554 | SLOW    |     3.201 | FAST    |
multdiv_signed_mode_i[1] | result_ex_o[30]    |     9.554 | SLOW    |     3.201 | FAST    |
multdiv_signed_mode_i[1] | result_ex_o[31]    |     9.554 | SLOW    |     3.201 | FAST    |
paddr_i[0]               | prdata_o[0]        |     6.065 | SLOW    |     2.467 | FAST    |
paddr_i[0]               | prdata_o[1]        |     6.065 | SLOW    |     2.466 | FAST    |
paddr_i[0]               | prdata_o[2]        |     6.065 | SLOW    |     2.467 | FAST    |
paddr_i[0]               | prdata_o[3]        |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[0]               | prdata_o[4]        |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[0]               | prdata_o[5]        |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[0]               | prdata_o[6]        |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[0]               | prdata_o[7]        |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[0]               | prdata_o[8]        |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[0]               | prdata_o[9]        |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[0]               | prdata_o[10]       |     6.089 | SLOW    |     2.467 | FAST    |
paddr_i[0]               | prdata_o[11]       |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[0]               | prdata_o[12]       |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[0]               | prdata_o[13]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[0]               | prdata_o[14]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[0]               | prdata_o[15]       |     6.089 | SLOW    |     2.467 | FAST    |
paddr_i[0]               | prdata_o[16]       |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[0]               | prdata_o[17]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[0]               | prdata_o[18]       |     6.089 | SLOW    |     2.467 | FAST    |
paddr_i[0]               | prdata_o[19]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[0]               | prdata_o[20]       |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[0]               | prdata_o[21]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[0]               | prdata_o[22]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[0]               | prdata_o[23]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[0]               | prdata_o[24]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[0]               | prdata_o[25]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[0]               | prdata_o[26]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[0]               | prdata_o[27]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[0]               | prdata_o[28]       |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[0]               | prdata_o[29]       |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[0]               | prdata_o[30]       |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[0]               | prdata_o[31]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[1]               | prdata_o[0]        |     6.065 | SLOW    |     2.467 | FAST    |
paddr_i[1]               | prdata_o[1]        |     6.065 | SLOW    |     2.466 | FAST    |
paddr_i[1]               | prdata_o[2]        |     6.065 | SLOW    |     2.467 | FAST    |
paddr_i[1]               | prdata_o[3]        |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[1]               | prdata_o[4]        |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[1]               | prdata_o[5]        |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[1]               | prdata_o[6]        |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[1]               | prdata_o[7]        |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[1]               | prdata_o[8]        |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[1]               | prdata_o[9]        |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[1]               | prdata_o[10]       |     6.089 | SLOW    |     2.467 | FAST    |
paddr_i[1]               | prdata_o[11]       |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[1]               | prdata_o[12]       |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[1]               | prdata_o[13]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[1]               | prdata_o[14]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[1]               | prdata_o[15]       |     6.089 | SLOW    |     2.467 | FAST    |
paddr_i[1]               | prdata_o[16]       |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[1]               | prdata_o[17]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[1]               | prdata_o[18]       |     6.089 | SLOW    |     2.467 | FAST    |
paddr_i[1]               | prdata_o[19]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[1]               | prdata_o[20]       |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[1]               | prdata_o[21]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[1]               | prdata_o[22]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[1]               | prdata_o[23]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[1]               | prdata_o[24]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[1]               | prdata_o[25]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[1]               | prdata_o[26]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[1]               | prdata_o[27]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[1]               | prdata_o[28]       |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[1]               | prdata_o[29]       |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[1]               | prdata_o[30]       |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[1]               | prdata_o[31]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[2]               | prdata_o[0]        |     5.613 | SLOW    |     2.238 | FAST    |
paddr_i[2]               | prdata_o[1]        |     5.613 | SLOW    |     2.237 | FAST    |
paddr_i[2]               | prdata_o[2]        |     5.613 | SLOW    |     2.238 | FAST    |
paddr_i[2]               | prdata_o[3]        |     5.613 | SLOW    |     2.237 | FAST    |
paddr_i[2]               | prdata_o[4]        |     5.614 | SLOW    |     2.237 | FAST    |
paddr_i[2]               | prdata_o[5]        |     5.614 | SLOW    |     2.237 | FAST    |
paddr_i[2]               | prdata_o[6]        |     5.613 | SLOW    |     2.237 | FAST    |
paddr_i[2]               | prdata_o[7]        |     5.613 | SLOW    |     2.237 | FAST    |
paddr_i[2]               | prdata_o[8]        |     5.614 | SLOW    |     2.237 | FAST    |
paddr_i[2]               | prdata_o[9]        |     5.614 | SLOW    |     2.237 | FAST    |
paddr_i[2]               | prdata_o[10]       |     5.613 | SLOW    |     2.238 | FAST    |
paddr_i[2]               | prdata_o[11]       |     5.614 | SLOW    |     2.237 | FAST    |
paddr_i[2]               | prdata_o[12]       |     5.614 | SLOW    |     2.237 | FAST    |
paddr_i[2]               | prdata_o[13]       |     5.613 | SLOW    |     2.237 | FAST    |
paddr_i[2]               | prdata_o[14]       |     5.613 | SLOW    |     2.237 | FAST    |
paddr_i[2]               | prdata_o[15]       |     5.613 | SLOW    |     2.238 | FAST    |
paddr_i[2]               | prdata_o[16]       |     5.614 | SLOW    |     2.237 | FAST    |
paddr_i[2]               | prdata_o[17]       |     5.613 | SLOW    |     2.237 | FAST    |
paddr_i[2]               | prdata_o[18]       |     5.613 | SLOW    |     2.238 | FAST    |
paddr_i[2]               | prdata_o[19]       |     5.613 | SLOW    |     2.237 | FAST    |
paddr_i[2]               | prdata_o[20]       |     5.614 | SLOW    |     2.237 | FAST    |
paddr_i[2]               | prdata_o[21]       |     5.613 | SLOW    |     2.237 | FAST    |
paddr_i[2]               | prdata_o[22]       |     5.613 | SLOW    |     2.237 | FAST    |
paddr_i[2]               | prdata_o[23]       |     5.613 | SLOW    |     2.237 | FAST    |
paddr_i[2]               | prdata_o[24]       |     5.613 | SLOW    |     2.237 | FAST    |
paddr_i[2]               | prdata_o[25]       |     5.613 | SLOW    |     2.237 | FAST    |
paddr_i[2]               | prdata_o[26]       |     5.613 | SLOW    |     2.237 | FAST    |
paddr_i[2]               | prdata_o[27]       |     5.613 | SLOW    |     2.237 | FAST    |
paddr_i[2]               | prdata_o[28]       |     5.614 | SLOW    |     2.237 | FAST    |
paddr_i[2]               | prdata_o[29]       |     5.614 | SLOW    |     2.237 | FAST    |
paddr_i[2]               | prdata_o[30]       |     5.614 | SLOW    |     2.237 | FAST    |
paddr_i[2]               | prdata_o[31]       |     5.613 | SLOW    |     2.237 | FAST    |
paddr_i[3]               | prdata_o[0]        |     5.613 | SLOW    |     2.211 | FAST    |
paddr_i[3]               | prdata_o[1]        |     5.613 | SLOW    |     2.211 | FAST    |
paddr_i[3]               | prdata_o[2]        |     5.613 | SLOW    |     2.211 | FAST    |
paddr_i[3]               | prdata_o[3]        |     5.613 | SLOW    |     2.237 | FAST    |
paddr_i[3]               | prdata_o[4]        |     5.614 | SLOW    |     2.237 | FAST    |
paddr_i[3]               | prdata_o[5]        |     5.614 | SLOW    |     2.237 | FAST    |
paddr_i[3]               | prdata_o[6]        |     5.613 | SLOW    |     2.237 | FAST    |
paddr_i[3]               | prdata_o[7]        |     5.613 | SLOW    |     2.237 | FAST    |
paddr_i[3]               | prdata_o[8]        |     5.614 | SLOW    |     2.237 | FAST    |
paddr_i[3]               | prdata_o[9]        |     5.614 | SLOW    |     2.237 | FAST    |
paddr_i[3]               | prdata_o[10]       |     5.613 | SLOW    |     2.238 | FAST    |
paddr_i[3]               | prdata_o[11]       |     5.614 | SLOW    |     2.237 | FAST    |
paddr_i[3]               | prdata_o[12]       |     5.614 | SLOW    |     2.237 | FAST    |
paddr_i[3]               | prdata_o[13]       |     5.613 | SLOW    |     2.237 | FAST    |
paddr_i[3]               | prdata_o[14]       |     5.613 | SLOW    |     2.237 | FAST    |
paddr_i[3]               | prdata_o[15]       |     5.613 | SLOW    |     2.238 | FAST    |
paddr_i[3]               | prdata_o[16]       |     5.614 | SLOW    |     2.237 | FAST    |
paddr_i[3]               | prdata_o[17]       |     5.613 | SLOW    |     2.237 | FAST    |
paddr_i[3]               | prdata_o[18]       |     5.613 | SLOW    |     2.238 | FAST    |
paddr_i[3]               | prdata_o[19]       |     5.613 | SLOW    |     2.237 | FAST    |
paddr_i[3]               | prdata_o[20]       |     5.614 | SLOW    |     2.237 | FAST    |
paddr_i[3]               | prdata_o[21]       |     5.613 | SLOW    |     2.237 | FAST    |
paddr_i[3]               | prdata_o[22]       |     5.613 | SLOW    |     2.237 | FAST    |
paddr_i[3]               | prdata_o[23]       |     5.613 | SLOW    |     2.237 | FAST    |
paddr_i[3]               | prdata_o[24]       |     5.613 | SLOW    |     2.237 | FAST    |
paddr_i[3]               | prdata_o[25]       |     5.613 | SLOW    |     2.237 | FAST    |
paddr_i[3]               | prdata_o[26]       |     5.613 | SLOW    |     2.237 | FAST    |
paddr_i[3]               | prdata_o[27]       |     5.613 | SLOW    |     2.237 | FAST    |
paddr_i[3]               | prdata_o[28]       |     5.614 | SLOW    |     2.237 | FAST    |
paddr_i[3]               | prdata_o[29]       |     5.614 | SLOW    |     2.237 | FAST    |
paddr_i[3]               | prdata_o[30]       |     5.614 | SLOW    |     2.237 | FAST    |
paddr_i[3]               | prdata_o[31]       |     5.613 | SLOW    |     2.237 | FAST    |
paddr_i[4]               | prdata_o[0]        |     6.017 | SLOW    |     2.464 | FAST    |
paddr_i[4]               | prdata_o[1]        |     6.017 | SLOW    |     2.464 | FAST    |
paddr_i[4]               | prdata_o[2]        |     6.017 | SLOW    |     2.464 | FAST    |
paddr_i[4]               | prdata_o[3]        |     6.089 | SLOW    |     2.237 | FAST    |
paddr_i[4]               | prdata_o[4]        |     6.090 | SLOW    |     2.237 | FAST    |
paddr_i[4]               | prdata_o[5]        |     6.090 | SLOW    |     2.237 | FAST    |
paddr_i[4]               | prdata_o[6]        |     6.089 | SLOW    |     2.237 | FAST    |
paddr_i[4]               | prdata_o[7]        |     6.089 | SLOW    |     2.237 | FAST    |
paddr_i[4]               | prdata_o[8]        |     6.090 | SLOW    |     2.237 | FAST    |
paddr_i[4]               | prdata_o[9]        |     6.090 | SLOW    |     2.237 | FAST    |
paddr_i[4]               | prdata_o[10]       |     6.089 | SLOW    |     2.363 | FAST    |
paddr_i[4]               | prdata_o[11]       |     6.090 | SLOW    |     2.237 | FAST    |
paddr_i[4]               | prdata_o[12]       |     6.090 | SLOW    |     2.237 | FAST    |
paddr_i[4]               | prdata_o[13]       |     6.089 | SLOW    |     2.237 | FAST    |
paddr_i[4]               | prdata_o[14]       |     6.089 | SLOW    |     2.237 | FAST    |
paddr_i[4]               | prdata_o[15]       |     6.089 | SLOW    |     2.363 | FAST    |
paddr_i[4]               | prdata_o[16]       |     6.090 | SLOW    |     2.237 | FAST    |
paddr_i[4]               | prdata_o[17]       |     6.089 | SLOW    |     2.237 | FAST    |
paddr_i[4]               | prdata_o[18]       |     6.089 | SLOW    |     2.363 | FAST    |
paddr_i[4]               | prdata_o[19]       |     6.089 | SLOW    |     2.237 | FAST    |
paddr_i[4]               | prdata_o[20]       |     6.090 | SLOW    |     2.237 | FAST    |
paddr_i[4]               | prdata_o[21]       |     6.089 | SLOW    |     2.237 | FAST    |
paddr_i[4]               | prdata_o[22]       |     6.089 | SLOW    |     2.237 | FAST    |
paddr_i[4]               | prdata_o[23]       |     6.089 | SLOW    |     2.237 | FAST    |
paddr_i[4]               | prdata_o[24]       |     6.089 | SLOW    |     2.237 | FAST    |
paddr_i[4]               | prdata_o[25]       |     6.089 | SLOW    |     2.237 | FAST    |
paddr_i[4]               | prdata_o[26]       |     6.089 | SLOW    |     2.237 | FAST    |
paddr_i[4]               | prdata_o[27]       |     6.089 | SLOW    |     2.237 | FAST    |
paddr_i[4]               | prdata_o[28]       |     6.090 | SLOW    |     2.237 | FAST    |
paddr_i[4]               | prdata_o[29]       |     6.090 | SLOW    |     2.237 | FAST    |
paddr_i[4]               | prdata_o[30]       |     6.090 | SLOW    |     2.237 | FAST    |
paddr_i[4]               | prdata_o[31]       |     6.089 | SLOW    |     2.237 | FAST    |
paddr_i[5]               | prdata_o[0]        |     6.065 | SLOW    |     2.467 | FAST    |
paddr_i[5]               | prdata_o[1]        |     6.065 | SLOW    |     2.466 | FAST    |
paddr_i[5]               | prdata_o[2]        |     6.065 | SLOW    |     2.467 | FAST    |
paddr_i[5]               | prdata_o[3]        |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[5]               | prdata_o[4]        |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[5]               | prdata_o[5]        |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[5]               | prdata_o[6]        |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[5]               | prdata_o[7]        |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[5]               | prdata_o[8]        |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[5]               | prdata_o[9]        |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[5]               | prdata_o[10]       |     6.089 | SLOW    |     2.467 | FAST    |
paddr_i[5]               | prdata_o[11]       |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[5]               | prdata_o[12]       |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[5]               | prdata_o[13]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[5]               | prdata_o[14]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[5]               | prdata_o[15]       |     6.089 | SLOW    |     2.467 | FAST    |
paddr_i[5]               | prdata_o[16]       |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[5]               | prdata_o[17]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[5]               | prdata_o[18]       |     6.089 | SLOW    |     2.467 | FAST    |
paddr_i[5]               | prdata_o[19]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[5]               | prdata_o[20]       |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[5]               | prdata_o[21]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[5]               | prdata_o[22]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[5]               | prdata_o[23]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[5]               | prdata_o[24]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[5]               | prdata_o[25]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[5]               | prdata_o[26]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[5]               | prdata_o[27]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[5]               | prdata_o[28]       |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[5]               | prdata_o[29]       |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[5]               | prdata_o[30]       |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[5]               | prdata_o[31]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[6]               | prdata_o[0]        |     6.065 | SLOW    |     2.467 | FAST    |
paddr_i[6]               | prdata_o[1]        |     6.065 | SLOW    |     2.466 | FAST    |
paddr_i[6]               | prdata_o[2]        |     6.065 | SLOW    |     2.467 | FAST    |
paddr_i[6]               | prdata_o[3]        |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[6]               | prdata_o[4]        |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[6]               | prdata_o[5]        |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[6]               | prdata_o[6]        |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[6]               | prdata_o[7]        |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[6]               | prdata_o[8]        |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[6]               | prdata_o[9]        |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[6]               | prdata_o[10]       |     6.089 | SLOW    |     2.467 | FAST    |
paddr_i[6]               | prdata_o[11]       |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[6]               | prdata_o[12]       |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[6]               | prdata_o[13]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[6]               | prdata_o[14]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[6]               | prdata_o[15]       |     6.089 | SLOW    |     2.467 | FAST    |
paddr_i[6]               | prdata_o[16]       |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[6]               | prdata_o[17]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[6]               | prdata_o[18]       |     6.089 | SLOW    |     2.467 | FAST    |
paddr_i[6]               | prdata_o[19]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[6]               | prdata_o[20]       |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[6]               | prdata_o[21]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[6]               | prdata_o[22]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[6]               | prdata_o[23]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[6]               | prdata_o[24]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[6]               | prdata_o[25]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[6]               | prdata_o[26]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[6]               | prdata_o[27]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[6]               | prdata_o[28]       |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[6]               | prdata_o[29]       |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[6]               | prdata_o[30]       |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[6]               | prdata_o[31]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[7]               | prdata_o[0]        |     6.065 | SLOW    |     2.467 | FAST    |
paddr_i[7]               | prdata_o[1]        |     6.065 | SLOW    |     2.466 | FAST    |
paddr_i[7]               | prdata_o[2]        |     6.065 | SLOW    |     2.467 | FAST    |
paddr_i[7]               | prdata_o[3]        |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[7]               | prdata_o[4]        |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[7]               | prdata_o[5]        |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[7]               | prdata_o[6]        |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[7]               | prdata_o[7]        |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[7]               | prdata_o[8]        |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[7]               | prdata_o[9]        |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[7]               | prdata_o[10]       |     6.089 | SLOW    |     2.467 | FAST    |
paddr_i[7]               | prdata_o[11]       |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[7]               | prdata_o[12]       |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[7]               | prdata_o[13]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[7]               | prdata_o[14]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[7]               | prdata_o[15]       |     6.089 | SLOW    |     2.467 | FAST    |
paddr_i[7]               | prdata_o[16]       |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[7]               | prdata_o[17]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[7]               | prdata_o[18]       |     6.089 | SLOW    |     2.467 | FAST    |
paddr_i[7]               | prdata_o[19]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[7]               | prdata_o[20]       |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[7]               | prdata_o[21]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[7]               | prdata_o[22]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[7]               | prdata_o[23]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[7]               | prdata_o[24]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[7]               | prdata_o[25]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[7]               | prdata_o[26]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[7]               | prdata_o[27]       |     6.089 | SLOW    |     2.454 | FAST    |
paddr_i[7]               | prdata_o[28]       |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[7]               | prdata_o[29]       |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[7]               | prdata_o[30]       |     6.090 | SLOW    |     2.454 | FAST    |
paddr_i[7]               | prdata_o[31]       |     6.089 | SLOW    |     2.454 | FAST    |
-------------------------+--------------------+-----------+---------+-----------+---------+


Setup between Clocks

------------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source      | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock       | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
------------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
sys_clk_pin | sys_clk_pin |         5.060 | SLOW    |               |         |               |         |               |         |
------------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: sys_clk_pin
Worst Case Data Window: 1.493 ns
Ideal Clock Offset to Actual Clock: 0.217 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
imd_val_q_i[0][0]  |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[0][1]  |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[0][2]  |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[0][3]  |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[0][4]  |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[0][5]  |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[0][6]  |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[0][7]  |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[0][8]  |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[0][9]  |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[0][10] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[0][11] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[0][12] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[0][13] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[0][14] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[0][15] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[0][16] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[0][17] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[0][18] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[0][19] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[0][20] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[0][21] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[0][22] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[0][23] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[0][24] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[0][25] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[0][26] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[0][27] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[0][28] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[0][29] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[0][30] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[0][31] |  0.530 (r) | FAST    |  0.963 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.530 (r) | FAST    |  0.963 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: sys_clk_pin
Worst Case Data Window: 1.493 ns
Ideal Clock Offset to Actual Clock: 0.217 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
imd_val_q_i[1][0]  |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[1][1]  |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[1][2]  |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[1][3]  |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[1][4]  |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[1][5]  |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[1][6]  |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[1][7]  |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[1][8]  |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[1][9]  |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[1][10] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[1][11] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[1][12] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[1][13] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[1][14] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[1][15] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[1][16] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[1][17] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[1][18] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[1][19] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[1][20] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[1][21] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[1][22] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[1][23] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[1][24] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[1][25] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[1][26] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[1][27] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[1][28] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[1][29] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[1][30] |          - | -       |          - | -       |       inf |       inf |             - |
imd_val_q_i[1][31] |  0.530 (r) | FAST    |  0.963 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.530 (r) | FAST    |  0.963 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: sys_clk_pin
Worst Case Data Window: 1.101 ns
Ideal Clock Offset to Actual Clock: 0.413 ns
------------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                        |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source                  |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
------------------------+------------+---------+------------+---------+-----------+-----------+---------------+
multdiv_operand_a_i[0]  |  0.134 (r) | FAST    |  0.963 (r) | SLOW    |       inf |       inf |             - |
multdiv_operand_a_i[1]  |  0.131 (r) | FAST    |  0.947 (r) | SLOW    |       inf |       inf |             - |
multdiv_operand_a_i[2]  |  0.134 (r) | FAST    |  0.963 (r) | SLOW    |       inf |       inf |             - |
multdiv_operand_a_i[3]  |  0.131 (r) | FAST    |  0.947 (r) | SLOW    |       inf |       inf |             - |
multdiv_operand_a_i[4]  |  0.134 (r) | FAST    |  0.963 (r) | SLOW    |       inf |       inf |             - |
multdiv_operand_a_i[5]  |  0.131 (r) | FAST    |  0.947 (r) | SLOW    |       inf |       inf |             - |
multdiv_operand_a_i[6]  |  0.134 (r) | FAST    |  0.963 (r) | SLOW    |       inf |       inf |             - |
multdiv_operand_a_i[7]  |  0.131 (r) | FAST    |  0.947 (r) | SLOW    |       inf |       inf |             - |
multdiv_operand_a_i[8]  |  0.138 (r) | FAST    |  0.963 (r) | SLOW    |       inf |       inf |             - |
multdiv_operand_a_i[9]  |  0.131 (r) | FAST    |  0.947 (r) | SLOW    |       inf |       inf |             - |
multdiv_operand_a_i[10] |  0.134 (r) | FAST    |  0.963 (r) | SLOW    |       inf |       inf |             - |
multdiv_operand_a_i[11] |  0.134 (r) | FAST    |  0.963 (r) | SLOW    |       inf |       inf |             - |
multdiv_operand_a_i[12] |  0.134 (r) | FAST    |  0.963 (r) | SLOW    |       inf |       inf |             - |
multdiv_operand_a_i[13] |  0.134 (r) | FAST    |  0.963 (r) | SLOW    |       inf |       inf |             - |
multdiv_operand_a_i[14] |  0.138 (r) | FAST    |  0.963 (r) | SLOW    |       inf |       inf |             - |
multdiv_operand_a_i[15] |  0.131 (r) | FAST    |  0.947 (r) | SLOW    |       inf |       inf |             - |
multdiv_operand_a_i[16] |  0.134 (r) | FAST    |  0.963 (r) | SLOW    |       inf |       inf |             - |
multdiv_operand_a_i[17] |  0.131 (r) | FAST    |  0.947 (r) | SLOW    |       inf |       inf |             - |
multdiv_operand_a_i[18] |  0.134 (r) | FAST    |  0.963 (r) | SLOW    |       inf |       inf |             - |
multdiv_operand_a_i[19] |  0.134 (r) | FAST    |  0.963 (r) | SLOW    |       inf |       inf |             - |
multdiv_operand_a_i[20] |  0.131 (r) | FAST    |  0.947 (r) | SLOW    |       inf |       inf |             - |
multdiv_operand_a_i[21] |  0.138 (r) | FAST    |  0.963 (r) | SLOW    |       inf |       inf |             - |
multdiv_operand_a_i[22] |  0.134 (r) | FAST    |  0.963 (r) | SLOW    |       inf |       inf |             - |
multdiv_operand_a_i[23] |  0.131 (r) | FAST    |  0.947 (r) | SLOW    |       inf |       inf |             - |
multdiv_operand_a_i[24] |  0.134 (r) | FAST    |  0.963 (r) | SLOW    |       inf |       inf |             - |
multdiv_operand_a_i[25] |  0.131 (r) | FAST    |  0.947 (r) | SLOW    |       inf |       inf |             - |
multdiv_operand_a_i[26] |  0.134 (r) | FAST    |  0.963 (r) | SLOW    |       inf |       inf |             - |
multdiv_operand_a_i[27] |  0.134 (r) | FAST    |  0.963 (r) | SLOW    |       inf |       inf |             - |
multdiv_operand_a_i[28] |  0.131 (r) | FAST    |  0.947 (r) | SLOW    |       inf |       inf |             - |
multdiv_operand_a_i[29] |  0.134 (r) | FAST    |  0.963 (r) | SLOW    |       inf |       inf |             - |
multdiv_operand_a_i[30] |  0.131 (r) | FAST    |  0.947 (r) | SLOW    |       inf |       inf |             - |
multdiv_operand_a_i[31] |  0.135 (r) | FAST    |  0.963 (r) | SLOW    |       inf |       inf |             - |
------------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary      |  0.138 (r) | FAST    |  0.963 (r) | SLOW    |       inf |       inf |             - |
------------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: sys_clk_pin
Worst Case Data Window: 2.278 ns
Ideal Clock Offset to Actual Clock: -0.176 ns
----------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                      |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source                |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
----------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
multdiv_operator_i[0] |   1.315 (r) | SLOW    |  0.963 (r) | SLOW    |       inf |       inf |             - |
multdiv_operator_i[1] |   1.312 (r) | SLOW    |  0.963 (r) | SLOW    |       inf |       inf |             - |
----------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary    |   1.315 (r) | SLOW    |  0.963 (r) | SLOW    |       inf |       inf |             - |
----------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: sys_clk_pin
Worst Case Data Window: 1.101 ns
Ideal Clock Offset to Actual Clock: 0.413 ns
-------------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                         |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source                   |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------------+------------+---------+------------+---------+-----------+-----------+---------------+
multdiv_signed_mode_i[0] |  0.138 (r) | FAST    |  0.963 (r) | SLOW    |       inf |       inf |             - |
multdiv_signed_mode_i[1] |          - | -       |          - | -       |       inf |       inf |             - |
-------------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary       |  0.138 (r) | FAST    |  0.963 (r) | SLOW    |       inf |       inf |             - |
-------------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: sys_clk_pin
Worst Case Data Window: 1.670 ns
Ideal Clock Offset to Actual Clock: -0.544 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
paddr_i[0]         |   1.379 (r) | SLOW    |  0.291 (r) | SLOW    |       inf |       inf |             - |
paddr_i[1]         |   1.379 (r) | SLOW    |  0.291 (r) | SLOW    |       inf |       inf |             - |
paddr_i[2]         |   0.903 (r) | SLOW    |  0.291 (r) | SLOW    |       inf |       inf |             - |
paddr_i[3]         |   0.903 (r) | SLOW    |  0.291 (r) | SLOW    |       inf |       inf |             - |
paddr_i[4]         |   1.379 (r) | SLOW    |  0.291 (r) | SLOW    |       inf |       inf |             - |
paddr_i[5]         |   1.379 (r) | SLOW    | -0.028 (r) | FAST    |       inf |       inf |             - |
paddr_i[6]         |   1.379 (r) | SLOW    | -0.028 (r) | FAST    |       inf |       inf |             - |
paddr_i[7]         |   1.379 (r) | SLOW    | -0.028 (r) | FAST    |       inf |       inf |             - |
paddr_i[8]         |           - | -       |          - | -       |       inf |       inf |             - |
paddr_i[9]         |           - | -       |          - | -       |       inf |       inf |             - |
paddr_i[10]        |           - | -       |          - | -       |       inf |       inf |             - |
paddr_i[11]        |           - | -       |          - | -       |       inf |       inf |             - |
paddr_i[12]        |           - | -       |          - | -       |       inf |       inf |             - |
paddr_i[13]        |           - | -       |          - | -       |       inf |       inf |             - |
paddr_i[14]        |           - | -       |          - | -       |       inf |       inf |             - |
paddr_i[15]        |           - | -       |          - | -       |       inf |       inf |             - |
paddr_i[16]        |           - | -       |          - | -       |       inf |       inf |             - |
paddr_i[17]        |           - | -       |          - | -       |       inf |       inf |             - |
paddr_i[18]        |           - | -       |          - | -       |       inf |       inf |             - |
paddr_i[19]        |           - | -       |          - | -       |       inf |       inf |             - |
paddr_i[20]        |           - | -       |          - | -       |       inf |       inf |             - |
paddr_i[21]        |           - | -       |          - | -       |       inf |       inf |             - |
paddr_i[22]        |           - | -       |          - | -       |       inf |       inf |             - |
paddr_i[23]        |           - | -       |          - | -       |       inf |       inf |             - |
paddr_i[24]        |           - | -       |          - | -       |       inf |       inf |             - |
paddr_i[25]        |           - | -       |          - | -       |       inf |       inf |             - |
paddr_i[26]        |           - | -       |          - | -       |       inf |       inf |             - |
paddr_i[27]        |           - | -       |          - | -       |       inf |       inf |             - |
paddr_i[28]        |           - | -       |          - | -       |       inf |       inf |             - |
paddr_i[29]        |           - | -       |          - | -       |       inf |       inf |             - |
paddr_i[30]        |           - | -       |          - | -       |       inf |       inf |             - |
paddr_i[31]        |           - | -       |          - | -       |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.379 (r) | SLOW    |  0.291 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: sys_clk_pin
Worst Case Data Window: 1.095 ns
Ideal Clock Offset to Actual Clock: 0.450 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
pwdata_i[0]        |  0.098 (r) | FAST    |  0.997 (r) | SLOW    |       inf |       inf |             - |
pwdata_i[1]        |  0.098 (r) | FAST    |  0.997 (r) | SLOW    |       inf |       inf |             - |
pwdata_i[2]        |  0.098 (r) | FAST    |  0.997 (r) | SLOW    |       inf |       inf |             - |
pwdata_i[3]        |  0.098 (r) | FAST    |  0.997 (r) | SLOW    |       inf |       inf |             - |
pwdata_i[4]        |  0.098 (r) | FAST    |  0.997 (r) | SLOW    |       inf |       inf |             - |
pwdata_i[5]        |  0.098 (r) | FAST    |  0.997 (r) | SLOW    |       inf |       inf |             - |
pwdata_i[6]        |  0.098 (r) | FAST    |  0.997 (r) | SLOW    |       inf |       inf |             - |
pwdata_i[7]        |  0.098 (r) | FAST    |  0.997 (r) | SLOW    |       inf |       inf |             - |
pwdata_i[8]        |  0.098 (r) | FAST    |  0.997 (r) | SLOW    |       inf |       inf |             - |
pwdata_i[9]        |  0.098 (r) | FAST    |  0.997 (r) | SLOW    |       inf |       inf |             - |
pwdata_i[10]       |  0.098 (r) | FAST    |  0.997 (r) | SLOW    |       inf |       inf |             - |
pwdata_i[11]       |  0.098 (r) | FAST    |  0.997 (r) | SLOW    |       inf |       inf |             - |
pwdata_i[12]       |  0.098 (r) | FAST    |  0.997 (r) | SLOW    |       inf |       inf |             - |
pwdata_i[13]       |  0.098 (r) | FAST    |  0.997 (r) | SLOW    |       inf |       inf |             - |
pwdata_i[14]       |  0.098 (r) | FAST    |  0.997 (r) | SLOW    |       inf |       inf |             - |
pwdata_i[15]       |  0.098 (r) | FAST    |  0.997 (r) | SLOW    |       inf |       inf |             - |
pwdata_i[16]       |  0.098 (r) | FAST    |  0.997 (r) | SLOW    |       inf |       inf |             - |
pwdata_i[17]       |  0.098 (r) | FAST    |  0.997 (r) | SLOW    |       inf |       inf |             - |
pwdata_i[18]       |  0.098 (r) | FAST    |  0.997 (r) | SLOW    |       inf |       inf |             - |
pwdata_i[19]       |  0.098 (r) | FAST    |  0.997 (r) | SLOW    |       inf |       inf |             - |
pwdata_i[20]       |  0.098 (r) | FAST    |  0.997 (r) | SLOW    |       inf |       inf |             - |
pwdata_i[21]       |  0.098 (r) | FAST    |  0.997 (r) | SLOW    |       inf |       inf |             - |
pwdata_i[22]       |  0.098 (r) | FAST    |  0.997 (r) | SLOW    |       inf |       inf |             - |
pwdata_i[23]       |  0.098 (r) | FAST    |  0.997 (r) | SLOW    |       inf |       inf |             - |
pwdata_i[24]       |  0.098 (r) | FAST    |  0.997 (r) | SLOW    |       inf |       inf |             - |
pwdata_i[25]       |  0.098 (r) | FAST    |  0.997 (r) | SLOW    |       inf |       inf |             - |
pwdata_i[26]       |  0.098 (r) | FAST    |  0.997 (r) | SLOW    |       inf |       inf |             - |
pwdata_i[27]       |  0.098 (r) | FAST    |  0.997 (r) | SLOW    |       inf |       inf |             - |
pwdata_i[28]       |  0.098 (r) | FAST    |  0.997 (r) | SLOW    |       inf |       inf |             - |
pwdata_i[29]       |  0.098 (r) | FAST    |  0.997 (r) | SLOW    |       inf |       inf |             - |
pwdata_i[30]       |  0.098 (r) | FAST    |  0.997 (r) | SLOW    |       inf |       inf |             - |
pwdata_i[31]       |  0.098 (r) | FAST    |  0.997 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.098 (r) | FAST    |  0.997 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: sys_clk_pin
Bus Skew: 0.100 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
imd_val_d_o[0][0]  |   11.777 (r) | SLOW    |   2.912 (r) | FAST    |    0.062 |
imd_val_d_o[0][1]  |   11.777 (r) | SLOW    |   2.912 (r) | FAST    |    0.062 |
imd_val_d_o[0][2]  |   11.777 (r) | SLOW    |   2.903 (r) | FAST    |    0.053 |
imd_val_d_o[0][3]  |   11.777 (r) | SLOW    |   2.912 (r) | FAST    |    0.062 |
imd_val_d_o[0][4]  |   11.777 (r) | SLOW    |   2.950 (r) | FAST    |    0.100 |
imd_val_d_o[0][5]  |   11.777 (r) | SLOW    |   2.950 (r) | FAST    |    0.100 |
imd_val_d_o[0][6]  |   11.777 (r) | SLOW    |   2.941 (r) | FAST    |    0.091 |
imd_val_d_o[0][7]  |   11.777 (r) | SLOW    |   2.950 (r) | FAST    |    0.100 |
imd_val_d_o[0][8]  |   11.777 (r) | SLOW    |   2.912 (r) | FAST    |    0.062 |
imd_val_d_o[0][9]  |   11.777 (r) | SLOW    |   2.912 (r) | FAST    |    0.062 |
imd_val_d_o[0][10] |   11.777 (r) | SLOW    |   2.912 (r) | FAST    |    0.062 |
imd_val_d_o[0][11] |   11.777 (r) | SLOW    |   2.912 (r) | FAST    |    0.062 |
imd_val_d_o[0][12] |   11.777 (r) | SLOW    |   2.912 (r) | FAST    |    0.062 |
imd_val_d_o[0][13] |   11.777 (r) | SLOW    |   2.912 (r) | FAST    |    0.062 |
imd_val_d_o[0][14] |   11.777 (r) | SLOW    |   2.912 (r) | FAST    |    0.062 |
imd_val_d_o[0][15] |   11.777 (r) | SLOW    |   2.912 (r) | FAST    |    0.062 |
imd_val_d_o[0][16] |   11.788 (r) | SLOW    |   2.912 (r) | FAST    |    0.062 |
imd_val_d_o[0][17] |   11.788 (r) | SLOW    |   2.912 (r) | FAST    |    0.062 |
imd_val_d_o[0][18] |   11.788 (r) | SLOW    |   2.912 (r) | FAST    |    0.062 |
imd_val_d_o[0][19] |   11.788 (r) | SLOW    |   2.912 (r) | FAST    |    0.062 |
imd_val_d_o[0][20] |   11.788 (r) | SLOW    |   2.941 (r) | FAST    |    0.091 |
imd_val_d_o[0][21] |   11.788 (r) | SLOW    |   2.941 (r) | FAST    |    0.091 |
imd_val_d_o[0][22] |   11.788 (r) | SLOW    |   2.950 (r) | FAST    |    0.100 |
imd_val_d_o[0][23] |   11.788 (r) | SLOW    |   2.950 (r) | FAST    |    0.100 |
imd_val_d_o[0][24] |   11.788 (r) | SLOW    |   2.912 (r) | FAST    |    0.062 |
imd_val_d_o[0][25] |   11.788 (r) | SLOW    |   2.912 (r) | FAST    |    0.062 |
imd_val_d_o[0][26] |   11.788 (r) | SLOW    |   2.903 (r) | FAST    |    0.053 |
imd_val_d_o[0][27] |   11.788 (r) | SLOW    |   2.912 (r) | FAST    |    0.062 |
imd_val_d_o[0][28] |   11.788 (r) | SLOW    |   2.912 (r) | FAST    |    0.062 |
imd_val_d_o[0][29] |   11.788 (r) | SLOW    |   2.912 (r) | FAST    |    0.062 |
imd_val_d_o[0][30] |   11.788 (r) | SLOW    |   2.912 (r) | FAST    |    0.062 |
imd_val_d_o[0][31] |   11.788 (r) | SLOW    |   2.850 (r) | FAST    |    0.011 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   11.788 (r) | SLOW    |   2.850 (r) | FAST    |    0.100 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk_pin
Bus Skew: 0.001 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
imd_val_d_o[1][0]  |   7.223 (r) | SLOW    |   2.850 (r) | FAST    |    0.000 |
imd_val_d_o[1][1]  |   7.223 (r) | SLOW    |   2.850 (r) | FAST    |    0.000 |
imd_val_d_o[1][2]  |   7.223 (r) | SLOW    |   2.850 (r) | FAST    |    0.000 |
imd_val_d_o[1][3]  |   7.223 (r) | SLOW    |   2.850 (r) | FAST    |    0.000 |
imd_val_d_o[1][4]  |   7.223 (r) | SLOW    |   2.850 (r) | FAST    |    0.000 |
imd_val_d_o[1][5]  |   7.223 (r) | SLOW    |   2.850 (r) | FAST    |    0.000 |
imd_val_d_o[1][6]  |   7.223 (r) | SLOW    |   2.850 (r) | FAST    |    0.000 |
imd_val_d_o[1][7]  |   7.223 (r) | SLOW    |   2.850 (r) | FAST    |    0.000 |
imd_val_d_o[1][8]  |   7.223 (r) | SLOW    |   2.850 (r) | FAST    |    0.000 |
imd_val_d_o[1][9]  |   7.223 (r) | SLOW    |   2.850 (r) | FAST    |    0.000 |
imd_val_d_o[1][10] |   7.223 (r) | SLOW    |   2.850 (r) | FAST    |    0.000 |
imd_val_d_o[1][11] |   7.223 (r) | SLOW    |   2.850 (r) | FAST    |    0.000 |
imd_val_d_o[1][12] |   7.223 (r) | SLOW    |   2.850 (r) | FAST    |    0.000 |
imd_val_d_o[1][13] |   7.223 (r) | SLOW    |   2.850 (r) | FAST    |    0.000 |
imd_val_d_o[1][14] |   7.223 (r) | SLOW    |   2.850 (r) | FAST    |    0.000 |
imd_val_d_o[1][15] |   7.223 (r) | SLOW    |   2.850 (r) | FAST    |    0.000 |
imd_val_d_o[1][16] |   7.223 (r) | SLOW    |   2.850 (r) | FAST    |    0.000 |
imd_val_d_o[1][17] |   7.223 (r) | SLOW    |   2.850 (r) | FAST    |    0.000 |
imd_val_d_o[1][18] |   7.223 (r) | SLOW    |   2.850 (r) | FAST    |    0.000 |
imd_val_d_o[1][19] |   7.223 (r) | SLOW    |   2.850 (r) | FAST    |    0.000 |
imd_val_d_o[1][20] |   7.223 (r) | SLOW    |   2.850 (r) | FAST    |    0.000 |
imd_val_d_o[1][21] |   7.223 (r) | SLOW    |   2.850 (r) | FAST    |    0.000 |
imd_val_d_o[1][22] |   7.223 (r) | SLOW    |   2.850 (r) | FAST    |    0.000 |
imd_val_d_o[1][23] |   7.223 (r) | SLOW    |   2.850 (r) | FAST    |    0.000 |
imd_val_d_o[1][24] |   7.223 (r) | SLOW    |   2.850 (r) | FAST    |    0.000 |
imd_val_d_o[1][25] |   7.223 (r) | SLOW    |   2.850 (r) | FAST    |    0.000 |
imd_val_d_o[1][26] |   7.223 (r) | SLOW    |   2.850 (r) | FAST    |    0.000 |
imd_val_d_o[1][27] |   7.223 (r) | SLOW    |   2.850 (r) | FAST    |    0.000 |
imd_val_d_o[1][28] |   7.223 (r) | SLOW    |   2.850 (r) | FAST    |    0.000 |
imd_val_d_o[1][29] |   7.223 (r) | SLOW    |   2.850 (r) | FAST    |    0.000 |
imd_val_d_o[1][30] |   7.223 (r) | SLOW    |   2.850 (r) | FAST    |    0.000 |
imd_val_d_o[1][31] |   7.223 (r) | SLOW    |   2.851 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.223 (r) | SLOW    |   2.850 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk_pin
Bus Skew: 0.313 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
imd_val_we_o[0]    |   7.012 (r) | SLOW    |   2.702 (r) | FAST    |    0.313 |
imd_val_we_o[1]    |   6.699 (r) | SLOW    |   2.607 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.012 (r) | SLOW    |   2.607 (r) | FAST    |    0.313 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk_pin
Bus Skew: 0.191 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
prdata_o[0]        |   7.076 (r) | SLOW    |   2.570 (r) | FAST    |    0.191 |
prdata_o[1]        |   7.076 (r) | SLOW    |   2.573 (r) | FAST    |    0.191 |
prdata_o[2]        |   7.076 (r) | SLOW    |   2.564 (r) | FAST    |    0.191 |
prdata_o[3]        |   6.903 (r) | SLOW    |   2.573 (r) | FAST    |    0.018 |
prdata_o[4]        |   6.885 (r) | SLOW    |   2.573 (r) | FAST    |    0.009 |
prdata_o[5]        |   6.885 (r) | SLOW    |   2.573 (r) | FAST    |    0.009 |
prdata_o[6]        |   6.903 (r) | SLOW    |   2.573 (r) | FAST    |    0.018 |
prdata_o[7]        |   6.903 (r) | SLOW    |   2.573 (r) | FAST    |    0.018 |
prdata_o[8]        |   6.885 (r) | SLOW    |   2.573 (r) | FAST    |    0.009 |
prdata_o[9]        |   6.885 (r) | SLOW    |   2.573 (r) | FAST    |    0.009 |
prdata_o[10]       |   6.903 (r) | SLOW    |   2.564 (r) | FAST    |    0.018 |
prdata_o[11]       |   6.885 (r) | SLOW    |   2.573 (r) | FAST    |    0.009 |
prdata_o[12]       |   6.885 (r) | SLOW    |   2.573 (r) | FAST    |    0.009 |
prdata_o[13]       |   6.903 (r) | SLOW    |   2.573 (r) | FAST    |    0.018 |
prdata_o[14]       |   6.903 (r) | SLOW    |   2.573 (r) | FAST    |    0.018 |
prdata_o[15]       |   6.903 (r) | SLOW    |   2.564 (r) | FAST    |    0.018 |
prdata_o[16]       |   6.885 (r) | SLOW    |   2.573 (r) | FAST    |    0.009 |
prdata_o[17]       |   6.903 (r) | SLOW    |   2.573 (r) | FAST    |    0.018 |
prdata_o[18]       |   6.903 (r) | SLOW    |   2.564 (r) | FAST    |    0.018 |
prdata_o[19]       |   6.903 (r) | SLOW    |   2.573 (r) | FAST    |    0.018 |
prdata_o[20]       |   6.885 (r) | SLOW    |   2.573 (r) | FAST    |    0.009 |
prdata_o[21]       |   6.903 (r) | SLOW    |   2.573 (r) | FAST    |    0.018 |
prdata_o[22]       |   6.903 (r) | SLOW    |   2.573 (r) | FAST    |    0.018 |
prdata_o[23]       |   6.903 (r) | SLOW    |   2.573 (r) | FAST    |    0.018 |
prdata_o[24]       |   6.903 (r) | SLOW    |   2.573 (r) | FAST    |    0.018 |
prdata_o[25]       |   6.903 (r) | SLOW    |   2.573 (r) | FAST    |    0.018 |
prdata_o[26]       |   6.903 (r) | SLOW    |   2.573 (r) | FAST    |    0.018 |
prdata_o[27]       |   6.903 (r) | SLOW    |   2.573 (r) | FAST    |    0.018 |
prdata_o[28]       |   6.885 (r) | SLOW    |   2.573 (r) | FAST    |    0.009 |
prdata_o[29]       |   6.885 (r) | SLOW    |   2.573 (r) | FAST    |    0.009 |
prdata_o[30]       |   6.885 (r) | SLOW    |   2.573 (r) | FAST    |    0.009 |
prdata_o[31]       |   6.903 (r) | SLOW    |   2.573 (r) | FAST    |    0.018 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.076 (r) | SLOW    |   2.564 (r) | FAST    |    0.191 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk_pin
Bus Skew: 0.444 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
result_ex_o[0]     |   11.144 (r) | SLOW    |   2.712 (r) | FAST    |    0.000 |
result_ex_o[1]     |   11.144 (r) | SLOW    |   2.712 (r) | FAST    |    0.000 |
result_ex_o[2]     |   11.144 (r) | SLOW    |   2.712 (r) | FAST    |    0.000 |
result_ex_o[3]     |   11.144 (r) | SLOW    |   2.712 (r) | FAST    |    0.000 |
result_ex_o[4]     |   11.144 (r) | SLOW    |   2.712 (r) | FAST    |    0.000 |
result_ex_o[5]     |   11.144 (r) | SLOW    |   2.712 (r) | FAST    |    0.000 |
result_ex_o[6]     |   11.144 (r) | SLOW    |   2.712 (r) | FAST    |    0.000 |
result_ex_o[7]     |   11.144 (r) | SLOW    |   2.712 (r) | FAST    |    0.000 |
result_ex_o[8]     |   11.144 (r) | SLOW    |   2.712 (r) | FAST    |    0.000 |
result_ex_o[9]     |   11.144 (r) | SLOW    |   2.712 (r) | FAST    |    0.000 |
result_ex_o[10]    |   11.144 (r) | SLOW    |   2.712 (r) | FAST    |    0.000 |
result_ex_o[11]    |   11.144 (r) | SLOW    |   2.712 (r) | FAST    |    0.000 |
result_ex_o[12]    |   11.144 (r) | SLOW    |   2.712 (r) | FAST    |    0.000 |
result_ex_o[13]    |   11.144 (r) | SLOW    |   2.712 (r) | FAST    |    0.000 |
result_ex_o[14]    |   11.144 (r) | SLOW    |   2.712 (r) | FAST    |    0.000 |
result_ex_o[15]    |   11.144 (r) | SLOW    |   2.712 (r) | FAST    |    0.000 |
result_ex_o[16]    |   11.588 (r) | SLOW    |   2.867 (r) | FAST    |    0.444 |
result_ex_o[17]    |   11.588 (r) | SLOW    |   2.825 (r) | FAST    |    0.444 |
result_ex_o[18]    |   11.588 (r) | SLOW    |   2.896 (r) | FAST    |    0.444 |
result_ex_o[19]    |   11.588 (r) | SLOW    |   2.935 (r) | FAST    |    0.444 |
result_ex_o[20]    |   11.588 (r) | SLOW    |   2.869 (r) | FAST    |    0.444 |
result_ex_o[21]    |   11.588 (r) | SLOW    |   2.827 (r) | FAST    |    0.444 |
result_ex_o[22]    |   11.588 (r) | SLOW    |   2.902 (r) | FAST    |    0.444 |
result_ex_o[23]    |   11.588 (r) | SLOW    |   2.935 (r) | FAST    |    0.444 |
result_ex_o[24]    |   11.588 (r) | SLOW    |   2.869 (r) | FAST    |    0.444 |
result_ex_o[25]    |   11.588 (r) | SLOW    |   2.827 (r) | FAST    |    0.444 |
result_ex_o[26]    |   11.588 (r) | SLOW    |   2.898 (r) | FAST    |    0.444 |
result_ex_o[27]    |   11.588 (r) | SLOW    |   2.935 (r) | FAST    |    0.444 |
result_ex_o[28]    |   11.588 (r) | SLOW    |   2.867 (r) | FAST    |    0.444 |
result_ex_o[29]    |   11.588 (r) | SLOW    |   2.825 (r) | FAST    |    0.444 |
result_ex_o[30]    |   11.588 (r) | SLOW    |   2.896 (r) | FAST    |    0.444 |
result_ex_o[31]    |   11.588 (r) | SLOW    |   2.890 (r) | FAST    |    0.444 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   11.588 (r) | SLOW    |   2.712 (r) | FAST    |    0.444 |
-------------------+--------------+---------+-------------+---------+----------+




