[2025-06-07 04:10:43 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv  && unbuffer vvp a.out  
A B | Y
VCD info: dumpfile or_gate.vcd opened for output.
At time                    0 : a=0, b=0, y=0
At time                   10 : a=0, b=1, y=1
At time                   20 : a=1, b=0, y=1
At time                   30 : a=1, b=1, y=1
testbench.sv:17: $finish called at 40 (1s)
Finding VCD file...
./or_gate.vcd
[2025-06-07 04:10:43 UTC] Opening EPWave...
Done
