Classic Timing Analyzer report for counter
Thu May 13 21:04:24 2021
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLK'
  6. Clock Setup: 'PR0'
  7. Clock Setup: 'CLR'
  8. Clock Setup: 'PR1'
  9. Clock Setup: 'PR2'
 10. Clock Setup: 'PR3'
 11. Clock Setup: 'PR4'
 12. Clock Setup: 'PR5'
 13. Clock Setup: 'PR6'
 14. Clock Hold: 'CLR'
 15. tsu
 16. tco
 17. tpd
 18. th
 19. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                               ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------+------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From             ; To               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------+------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.157 ns                                       ; CLR              ; inst14~_emulated ; --         ; PR6      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 30.725 ns                                      ; inst14~_emulated ; q7               ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 13.166 ns                                      ; CLR              ; q7               ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 20.266 ns                                      ; PR6              ; inst13~_emulated ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLR'           ; N/A                                      ; None          ; 46.87 MHz ( period = 21.337 ns )               ; inst14~_emulated ; inst14~_emulated ; CLR        ; CLR      ; 0            ;
; Clock Setup: 'PR2'           ; N/A                                      ; None          ; 243.61 MHz ( period = 4.105 ns )               ; inst10~_emulated ; inst10~_emulated ; PR2        ; PR2      ; 0            ;
; Clock Setup: 'PR1'           ; N/A                                      ; None          ; 243.61 MHz ( period = 4.105 ns )               ; inst10~_emulated ; inst10~_emulated ; PR1        ; PR1      ; 0            ;
; Clock Setup: 'PR0'           ; N/A                                      ; None          ; 243.61 MHz ( period = 4.105 ns )               ; inst10~_emulated ; inst10~_emulated ; PR0        ; PR0      ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 243.61 MHz ( period = 4.105 ns )               ; inst10~_emulated ; inst10~_emulated ; CLK        ; CLK      ; 0            ;
; Clock Setup: 'PR3'           ; N/A                                      ; None          ; 252.97 MHz ( period = 3.953 ns )               ; inst11~_emulated ; inst11~_emulated ; PR3        ; PR3      ; 0            ;
; Clock Setup: 'PR4'           ; N/A                                      ; None          ; 375.23 MHz ( period = 2.665 ns )               ; inst12~_emulated ; inst12~_emulated ; PR4        ; PR4      ; 0            ;
; Clock Setup: 'PR6'           ; N/A                                      ; None          ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; inst14~_emulated ; inst14~_emulated ; PR6        ; PR6      ; 0            ;
; Clock Setup: 'PR5'           ; N/A                                      ; None          ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; inst13~_emulated ; inst13~_emulated ; PR5        ; PR5      ; 0            ;
; Clock Hold: 'CLR'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; inst14~_emulated ; inst14~_emulated ; CLR        ; CLR      ; 5            ;
; Total number of failed paths ;                                          ;               ;                                                ;                  ;                  ;            ;          ; 5            ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------+------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C7        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; PR0             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLR             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; PR1             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; PR2             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; PR3             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; PR4             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; PR5             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; PR6             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From             ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 243.61 MHz ( period = 4.105 ns )               ; inst10~_emulated ; inst10~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 3.866 ns                ;
; N/A   ; 252.97 MHz ( period = 3.953 ns )               ; inst11~_emulated ; inst11~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 3.714 ns                ;
; N/A   ; 310.75 MHz ( period = 3.218 ns )               ; inst9~_emulated  ; inst9~_emulated  ; CLK        ; CLK      ; None                        ; None                      ; 2.979 ns                ;
; N/A   ; 375.23 MHz ( period = 2.665 ns )               ; inst12~_emulated ; inst12~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 2.426 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; inst3~_emulated  ; inst3~_emulated  ; CLK        ; CLK      ; None                        ; None                      ; 1.274 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; inst8~_emulated  ; inst8~_emulated  ; CLK        ; CLK      ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; inst13~_emulated ; inst13~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 1.114 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; inst14~_emulated ; inst14~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 1.106 ns                ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PR0'                                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From             ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 243.61 MHz ( period = 4.105 ns )               ; inst10~_emulated ; inst10~_emulated ; PR0        ; PR0      ; None                        ; None                      ; 3.866 ns                ;
; N/A   ; 252.97 MHz ( period = 3.953 ns )               ; inst11~_emulated ; inst11~_emulated ; PR0        ; PR0      ; None                        ; None                      ; 3.714 ns                ;
; N/A   ; 310.75 MHz ( period = 3.218 ns )               ; inst9~_emulated  ; inst9~_emulated  ; PR0        ; PR0      ; None                        ; None                      ; 2.979 ns                ;
; N/A   ; 375.23 MHz ( period = 2.665 ns )               ; inst12~_emulated ; inst12~_emulated ; PR0        ; PR0      ; None                        ; None                      ; 2.426 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; inst8~_emulated  ; inst8~_emulated  ; PR0        ; PR0      ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; inst13~_emulated ; inst13~_emulated ; PR0        ; PR0      ; None                        ; None                      ; 1.114 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; inst14~_emulated ; inst14~_emulated ; PR0        ; PR0      ; None                        ; None                      ; 1.106 ns                ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLR'                                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From             ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 46.87 MHz ( period = 21.337 ns )               ; inst14~_emulated ; inst14~_emulated ; CLR        ; CLR      ; None                        ; None                      ; 1.106 ns                ;
; N/A   ; 51.40 MHz ( period = 19.456 ns )               ; inst13~_emulated ; inst13~_emulated ; CLR        ; CLR      ; None                        ; None                      ; 1.114 ns                ;
; N/A   ; 60.00 MHz ( period = 16.666 ns )               ; inst12~_emulated ; inst12~_emulated ; CLR        ; CLR      ; None                        ; None                      ; 2.426 ns                ;
; N/A   ; 73.17 MHz ( period = 13.666 ns )               ; inst11~_emulated ; inst11~_emulated ; CLR        ; CLR      ; None                        ; None                      ; 3.714 ns                ;
; N/A   ; 104.00 MHz ( period = 9.615 ns )               ; inst10~_emulated ; inst10~_emulated ; CLR        ; CLR      ; None                        ; None                      ; 3.866 ns                ;
; N/A   ; 202.84 MHz ( period = 4.930 ns )               ; inst9~_emulated  ; inst9~_emulated  ; CLR        ; CLR      ; None                        ; None                      ; 2.979 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; inst8~_emulated  ; inst8~_emulated  ; CLR        ; CLR      ; None                        ; None                      ; 1.119 ns                ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PR1'                                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From             ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 243.61 MHz ( period = 4.105 ns )               ; inst10~_emulated ; inst10~_emulated ; PR1        ; PR1      ; None                        ; None                      ; 3.866 ns                ;
; N/A   ; 252.97 MHz ( period = 3.953 ns )               ; inst11~_emulated ; inst11~_emulated ; PR1        ; PR1      ; None                        ; None                      ; 3.714 ns                ;
; N/A   ; 310.75 MHz ( period = 3.218 ns )               ; inst9~_emulated  ; inst9~_emulated  ; PR1        ; PR1      ; None                        ; None                      ; 2.979 ns                ;
; N/A   ; 375.23 MHz ( period = 2.665 ns )               ; inst12~_emulated ; inst12~_emulated ; PR1        ; PR1      ; None                        ; None                      ; 2.426 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; inst13~_emulated ; inst13~_emulated ; PR1        ; PR1      ; None                        ; None                      ; 1.114 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; inst14~_emulated ; inst14~_emulated ; PR1        ; PR1      ; None                        ; None                      ; 1.106 ns                ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PR2'                                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From             ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 243.61 MHz ( period = 4.105 ns )               ; inst10~_emulated ; inst10~_emulated ; PR2        ; PR2      ; None                        ; None                      ; 3.866 ns                ;
; N/A   ; 252.97 MHz ( period = 3.953 ns )               ; inst11~_emulated ; inst11~_emulated ; PR2        ; PR2      ; None                        ; None                      ; 3.714 ns                ;
; N/A   ; 375.23 MHz ( period = 2.665 ns )               ; inst12~_emulated ; inst12~_emulated ; PR2        ; PR2      ; None                        ; None                      ; 2.426 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; inst13~_emulated ; inst13~_emulated ; PR2        ; PR2      ; None                        ; None                      ; 1.114 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; inst14~_emulated ; inst14~_emulated ; PR2        ; PR2      ; None                        ; None                      ; 1.106 ns                ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PR3'                                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From             ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 252.97 MHz ( period = 3.953 ns )               ; inst11~_emulated ; inst11~_emulated ; PR3        ; PR3      ; None                        ; None                      ; 3.714 ns                ;
; N/A   ; 375.23 MHz ( period = 2.665 ns )               ; inst12~_emulated ; inst12~_emulated ; PR3        ; PR3      ; None                        ; None                      ; 2.426 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; inst13~_emulated ; inst13~_emulated ; PR3        ; PR3      ; None                        ; None                      ; 1.114 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; inst14~_emulated ; inst14~_emulated ; PR3        ; PR3      ; None                        ; None                      ; 1.106 ns                ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PR4'                                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From             ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 375.23 MHz ( period = 2.665 ns )               ; inst12~_emulated ; inst12~_emulated ; PR4        ; PR4      ; None                        ; None                      ; 2.426 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; inst13~_emulated ; inst13~_emulated ; PR4        ; PR4      ; None                        ; None                      ; 1.114 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; inst14~_emulated ; inst14~_emulated ; PR4        ; PR4      ; None                        ; None                      ; 1.106 ns                ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PR5'                                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From             ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; inst13~_emulated ; inst13~_emulated ; PR5        ; PR5      ; None                        ; None                      ; 1.114 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; inst14~_emulated ; inst14~_emulated ; PR5        ; PR5      ; None                        ; None                      ; 1.106 ns                ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PR6'                                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From             ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; inst14~_emulated ; inst14~_emulated ; PR6        ; PR6      ; None                        ; None                      ; 1.106 ns                ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLR'                                                                                                                                                                           ;
+------------------------------------------+------------------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From             ; To               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst14~_emulated ; inst14~_emulated ; CLR        ; CLR      ; None                       ; None                       ; 1.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst13~_emulated ; inst13~_emulated ; CLR        ; CLR      ; None                       ; None                       ; 1.114 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst12~_emulated ; inst12~_emulated ; CLR        ; CLR      ; None                       ; None                       ; 2.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst11~_emulated ; inst11~_emulated ; CLR        ; CLR      ; None                       ; None                       ; 3.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst10~_emulated ; inst10~_emulated ; CLR        ; CLR      ; None                       ; None                       ; 3.866 ns                 ;
+------------------------------------------+------------------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------+
; tsu                                                                    ;
+-------+--------------+------------+------+------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To               ; To Clock ;
+-------+--------------+------------+------+------------------+----------+
; N/A   ; None         ; 5.157 ns   ; CLR  ; inst14~_emulated ; PR6      ;
; N/A   ; None         ; 4.348 ns   ; CLR  ; inst14~_emulated ; CLR      ;
; N/A   ; None         ; 3.848 ns   ; PR7  ; inst14~_emulated ; PR6      ;
; N/A   ; None         ; 3.829 ns   ; CLR  ; inst14~_emulated ; PR5      ;
; N/A   ; None         ; 3.039 ns   ; PR7  ; inst14~_emulated ; CLR      ;
; N/A   ; None         ; 2.520 ns   ; PR7  ; inst14~_emulated ; PR5      ;
; N/A   ; None         ; 1.382 ns   ; CLR  ; inst11~_emulated ; PR3      ;
; N/A   ; None         ; 1.085 ns   ; CLR  ; inst8~_emulated  ; PR0      ;
; N/A   ; None         ; 1.014 ns   ; CLR  ; inst9~_emulated  ; PR1      ;
; N/A   ; None         ; 0.992 ns   ; CLR  ; inst10~_emulated ; PR2      ;
; N/A   ; None         ; 0.943 ns   ; CLR  ; inst3~_emulated  ; CLK      ;
; N/A   ; None         ; 0.834 ns   ; CLR  ; inst13~_emulated ; PR5      ;
; N/A   ; None         ; 0.082 ns   ; PR4  ; inst11~_emulated ; PR3      ;
; N/A   ; None         ; 0.025 ns   ; PR6  ; inst13~_emulated ; PR5      ;
; N/A   ; None         ; -0.076 ns  ; PR2  ; inst9~_emulated  ; PR1      ;
; N/A   ; None         ; -0.098 ns  ; CLR  ; inst10~_emulated ; CLR      ;
; N/A   ; None         ; -0.137 ns  ; CLR  ; inst12~_emulated ; PR4      ;
; N/A   ; None         ; -0.335 ns  ; CLR  ; inst11~_emulated ; CLR      ;
; N/A   ; None         ; -0.343 ns  ; CLR  ; inst14~_emulated ; PR4      ;
; N/A   ; None         ; -0.354 ns  ; CLR  ; inst8~_emulated  ; CLR      ;
; N/A   ; None         ; -0.496 ns  ; PR0  ; inst3~_emulated  ; CLK      ;
; N/A   ; None         ; -0.509 ns  ; PR1  ; inst8~_emulated  ; PR0      ;
; N/A   ; None         ; -0.536 ns  ; CLR  ; inst13~_emulated ; CLR      ;
; N/A   ; None         ; -0.580 ns  ; CLR  ; inst9~_emulated  ; CLR      ;
; N/A   ; None         ; -0.725 ns  ; PR3  ; inst10~_emulated ; PR2      ;
; N/A   ; None         ; -0.853 ns  ; CLR  ; inst9~_emulated  ; PR0      ;
; N/A   ; None         ; -0.924 ns  ; CLR  ; inst8~_emulated  ; CLK      ;
; N/A   ; None         ; -1.345 ns  ; PR6  ; inst13~_emulated ; CLR      ;
; N/A   ; None         ; -1.437 ns  ; CLR  ; inst12~_emulated ; CLR      ;
; N/A   ; None         ; -1.507 ns  ; PR5  ; inst12~_emulated ; PR4      ;
; N/A   ; None         ; -1.635 ns  ; PR4  ; inst11~_emulated ; CLR      ;
; N/A   ; None         ; -1.652 ns  ; PR7  ; inst14~_emulated ; PR4      ;
; N/A   ; None         ; -1.670 ns  ; PR2  ; inst9~_emulated  ; CLR      ;
; N/A   ; None         ; -1.815 ns  ; PR3  ; inst10~_emulated ; CLR      ;
; N/A   ; None         ; -1.943 ns  ; PR2  ; inst9~_emulated  ; PR0      ;
; N/A   ; None         ; -1.948 ns  ; PR1  ; inst8~_emulated  ; CLR      ;
; N/A   ; None         ; -2.302 ns  ; CLR  ; inst10~_emulated ; PR1      ;
; N/A   ; None         ; -2.518 ns  ; PR1  ; inst8~_emulated  ; CLK      ;
; N/A   ; None         ; -2.807 ns  ; PR5  ; inst12~_emulated ; CLR      ;
; N/A   ; None         ; -2.862 ns  ; CLR  ; inst9~_emulated  ; CLK      ;
; N/A   ; None         ; -3.338 ns  ; CLR  ; inst13~_emulated ; PR4      ;
; N/A   ; None         ; -3.448 ns  ; CLR  ; inst11~_emulated ; PR2      ;
; N/A   ; None         ; -3.952 ns  ; PR2  ; inst9~_emulated  ; CLK      ;
; N/A   ; None         ; -4.008 ns  ; CLR  ; inst12~_emulated ; PR3      ;
; N/A   ; None         ; -4.019 ns  ; PR3  ; inst10~_emulated ; PR1      ;
; N/A   ; None         ; -4.147 ns  ; PR6  ; inst13~_emulated ; PR4      ;
; N/A   ; None         ; -4.169 ns  ; CLR  ; inst10~_emulated ; PR0      ;
; N/A   ; None         ; -4.214 ns  ; CLR  ; inst14~_emulated ; PR3      ;
; N/A   ; None         ; -4.748 ns  ; PR4  ; inst11~_emulated ; PR2      ;
; N/A   ; None         ; -5.378 ns  ; PR5  ; inst12~_emulated ; PR3      ;
; N/A   ; None         ; -5.523 ns  ; PR7  ; inst14~_emulated ; PR3      ;
; N/A   ; None         ; -5.886 ns  ; PR3  ; inst10~_emulated ; PR0      ;
; N/A   ; None         ; -6.178 ns  ; CLR  ; inst10~_emulated ; CLK      ;
; N/A   ; None         ; -6.742 ns  ; CLR  ; inst11~_emulated ; PR1      ;
; N/A   ; None         ; -7.209 ns  ; CLR  ; inst13~_emulated ; PR3      ;
; N/A   ; None         ; -7.895 ns  ; PR3  ; inst10~_emulated ; CLK      ;
; N/A   ; None         ; -8.018 ns  ; PR6  ; inst13~_emulated ; PR3      ;
; N/A   ; None         ; -8.042 ns  ; PR4  ; inst11~_emulated ; PR1      ;
; N/A   ; None         ; -8.609 ns  ; CLR  ; inst11~_emulated ; PR0      ;
; N/A   ; None         ; -8.838 ns  ; CLR  ; inst12~_emulated ; PR2      ;
; N/A   ; None         ; -9.044 ns  ; CLR  ; inst14~_emulated ; PR2      ;
; N/A   ; None         ; -9.909 ns  ; PR4  ; inst11~_emulated ; PR0      ;
; N/A   ; None         ; -10.208 ns ; PR5  ; inst12~_emulated ; PR2      ;
; N/A   ; None         ; -10.353 ns ; PR7  ; inst14~_emulated ; PR2      ;
; N/A   ; None         ; -10.618 ns ; CLR  ; inst11~_emulated ; CLK      ;
; N/A   ; None         ; -11.918 ns ; PR4  ; inst11~_emulated ; CLK      ;
; N/A   ; None         ; -12.039 ns ; CLR  ; inst13~_emulated ; PR2      ;
; N/A   ; None         ; -12.132 ns ; CLR  ; inst12~_emulated ; PR1      ;
; N/A   ; None         ; -12.338 ns ; CLR  ; inst14~_emulated ; PR1      ;
; N/A   ; None         ; -12.848 ns ; PR6  ; inst13~_emulated ; PR2      ;
; N/A   ; None         ; -13.502 ns ; PR5  ; inst12~_emulated ; PR1      ;
; N/A   ; None         ; -13.647 ns ; PR7  ; inst14~_emulated ; PR1      ;
; N/A   ; None         ; -13.999 ns ; CLR  ; inst12~_emulated ; PR0      ;
; N/A   ; None         ; -14.205 ns ; CLR  ; inst14~_emulated ; PR0      ;
; N/A   ; None         ; -15.333 ns ; CLR  ; inst13~_emulated ; PR1      ;
; N/A   ; None         ; -15.369 ns ; PR5  ; inst12~_emulated ; PR0      ;
; N/A   ; None         ; -15.514 ns ; PR7  ; inst14~_emulated ; PR0      ;
; N/A   ; None         ; -16.008 ns ; CLR  ; inst12~_emulated ; CLK      ;
; N/A   ; None         ; -16.142 ns ; PR6  ; inst13~_emulated ; PR1      ;
; N/A   ; None         ; -16.214 ns ; CLR  ; inst14~_emulated ; CLK      ;
; N/A   ; None         ; -17.200 ns ; CLR  ; inst13~_emulated ; PR0      ;
; N/A   ; None         ; -17.378 ns ; PR5  ; inst12~_emulated ; CLK      ;
; N/A   ; None         ; -17.523 ns ; PR7  ; inst14~_emulated ; CLK      ;
; N/A   ; None         ; -18.009 ns ; PR6  ; inst13~_emulated ; PR0      ;
; N/A   ; None         ; -19.209 ns ; CLR  ; inst13~_emulated ; CLK      ;
; N/A   ; None         ; -20.018 ns ; PR6  ; inst13~_emulated ; CLK      ;
+-------+--------------+------------+------+------------------+----------+


+------------------------------------------------------------------------+
; tco                                                                    ;
+-------+--------------+------------+------------------+----+------------+
; Slack ; Required tco ; Actual tco ; From             ; To ; From Clock ;
+-------+--------------+------------+------------------+----+------------+
; N/A   ; None         ; 30.725 ns  ; inst14~_emulated ; q7 ; CLK        ;
; N/A   ; None         ; 30.155 ns  ; inst14~_emulated ; q7 ; CLR        ;
; N/A   ; None         ; 29.022 ns  ; inst13~_emulated ; q6 ; CLK        ;
; N/A   ; None         ; 28.716 ns  ; inst14~_emulated ; q7 ; PR0        ;
; N/A   ; None         ; 28.452 ns  ; inst13~_emulated ; q6 ; CLR        ;
; N/A   ; None         ; 27.358 ns  ; inst12~_emulated ; q5 ; CLK        ;
; N/A   ; None         ; 27.013 ns  ; inst13~_emulated ; q6 ; PR0        ;
; N/A   ; None         ; 26.849 ns  ; inst14~_emulated ; q7 ; PR1        ;
; N/A   ; None         ; 26.788 ns  ; inst12~_emulated ; q5 ; CLR        ;
; N/A   ; None         ; 25.349 ns  ; inst12~_emulated ; q5 ; PR0        ;
; N/A   ; None         ; 25.146 ns  ; inst13~_emulated ; q6 ; PR1        ;
; N/A   ; None         ; 24.156 ns  ; inst11~_emulated ; q4 ; CLK        ;
; N/A   ; None         ; 23.586 ns  ; inst11~_emulated ; q4 ; CLR        ;
; N/A   ; None         ; 23.555 ns  ; inst14~_emulated ; q7 ; PR2        ;
; N/A   ; None         ; 23.482 ns  ; inst12~_emulated ; q5 ; PR1        ;
; N/A   ; None         ; 22.147 ns  ; inst11~_emulated ; q4 ; PR0        ;
; N/A   ; None         ; 21.852 ns  ; inst13~_emulated ; q6 ; PR2        ;
; N/A   ; None         ; 20.280 ns  ; inst11~_emulated ; q4 ; PR1        ;
; N/A   ; None         ; 20.188 ns  ; inst12~_emulated ; q5 ; PR2        ;
; N/A   ; None         ; 19.846 ns  ; inst10~_emulated ; q3 ; CLK        ;
; N/A   ; None         ; 19.276 ns  ; inst10~_emulated ; q3 ; CLR        ;
; N/A   ; None         ; 18.725 ns  ; inst14~_emulated ; q7 ; PR3        ;
; N/A   ; None         ; 17.837 ns  ; inst10~_emulated ; q3 ; PR0        ;
; N/A   ; None         ; 17.022 ns  ; inst13~_emulated ; q6 ; PR3        ;
; N/A   ; None         ; 16.986 ns  ; inst11~_emulated ; q4 ; PR2        ;
; N/A   ; None         ; 15.970 ns  ; inst10~_emulated ; q3 ; PR1        ;
; N/A   ; None         ; 15.360 ns  ; inst9~_emulated  ; q2 ; CLK        ;
; N/A   ; None         ; 15.358 ns  ; inst12~_emulated ; q5 ; PR3        ;
; N/A   ; None         ; 14.854 ns  ; inst14~_emulated ; q7 ; PR4        ;
; N/A   ; None         ; 14.790 ns  ; inst9~_emulated  ; q2 ; CLR        ;
; N/A   ; None         ; 13.351 ns  ; inst9~_emulated  ; q2 ; PR0        ;
; N/A   ; None         ; 13.151 ns  ; inst13~_emulated ; q6 ; PR4        ;
; N/A   ; None         ; 12.676 ns  ; inst10~_emulated ; q3 ; PR2        ;
; N/A   ; None         ; 12.156 ns  ; inst11~_emulated ; q4 ; PR3        ;
; N/A   ; None         ; 12.096 ns  ; inst8~_emulated  ; q1 ; CLK        ;
; N/A   ; None         ; 11.526 ns  ; inst8~_emulated  ; q1 ; CLR        ;
; N/A   ; None         ; 11.487 ns  ; inst12~_emulated ; q5 ; PR4        ;
; N/A   ; None         ; 11.484 ns  ; inst9~_emulated  ; q2 ; PR1        ;
; N/A   ; None         ; 10.682 ns  ; inst14~_emulated ; q7 ; PR5        ;
; N/A   ; None         ; 10.087 ns  ; inst8~_emulated  ; q1 ; PR0        ;
; N/A   ; None         ; 10.067 ns  ; inst3~_emulated  ; q0 ; CLK        ;
; N/A   ; None         ; 9.354 ns   ; inst14~_emulated ; q7 ; PR6        ;
; N/A   ; None         ; 8.979 ns   ; inst13~_emulated ; q6 ; PR5        ;
+-------+--------------+------------+------------------+----+------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 13.166 ns       ; CLR  ; q7 ;
; N/A   ; None              ; 11.857 ns       ; PR7  ; q7 ;
; N/A   ; None              ; 9.814 ns        ; CLR  ; q1 ;
; N/A   ; None              ; 9.585 ns        ; CLR  ; q4 ;
; N/A   ; None              ; 9.563 ns        ; CLR  ; q3 ;
; N/A   ; None              ; 9.497 ns        ; CLR  ; q0 ;
; N/A   ; None              ; 9.280 ns        ; CLR  ; q2 ;
; N/A   ; None              ; 8.685 ns        ; CLR  ; q5 ;
; N/A   ; None              ; 8.460 ns        ; CLR  ; q6 ;
; N/A   ; None              ; 8.285 ns        ; PR4  ; q4 ;
; N/A   ; None              ; 8.220 ns        ; PR1  ; q1 ;
; N/A   ; None              ; 8.190 ns        ; PR2  ; q2 ;
; N/A   ; None              ; 8.058 ns        ; PR0  ; q0 ;
; N/A   ; None              ; 7.846 ns        ; PR3  ; q3 ;
; N/A   ; None              ; 7.651 ns        ; PR6  ; q6 ;
; N/A   ; None              ; 7.315 ns        ; PR5  ; q5 ;
+-------+-------------------+-----------------+------+----+


+------------------------------------------------------------------------------+
; th                                                                           ;
+---------------+-------------+-----------+------+------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To               ; To Clock ;
+---------------+-------------+-----------+------+------------------+----------+
; N/A           ; None        ; 20.266 ns ; PR6  ; inst13~_emulated ; CLK      ;
; N/A           ; None        ; 19.696 ns ; PR6  ; inst13~_emulated ; CLR      ;
; N/A           ; None        ; 19.457 ns ; CLR  ; inst13~_emulated ; CLK      ;
; N/A           ; None        ; 18.887 ns ; CLR  ; inst13~_emulated ; CLR      ;
; N/A           ; None        ; 18.257 ns ; PR6  ; inst13~_emulated ; PR0      ;
; N/A           ; None        ; 17.771 ns ; PR7  ; inst14~_emulated ; CLK      ;
; N/A           ; None        ; 17.626 ns ; PR5  ; inst12~_emulated ; CLK      ;
; N/A           ; None        ; 17.448 ns ; CLR  ; inst13~_emulated ; PR0      ;
; N/A           ; None        ; 17.201 ns ; PR7  ; inst14~_emulated ; CLR      ;
; N/A           ; None        ; 17.056 ns ; PR5  ; inst12~_emulated ; CLR      ;
; N/A           ; None        ; 16.462 ns ; CLR  ; inst14~_emulated ; CLK      ;
; N/A           ; None        ; 16.390 ns ; PR6  ; inst13~_emulated ; PR1      ;
; N/A           ; None        ; 16.256 ns ; CLR  ; inst12~_emulated ; CLK      ;
; N/A           ; None        ; 15.892 ns ; CLR  ; inst14~_emulated ; CLR      ;
; N/A           ; None        ; 15.762 ns ; PR7  ; inst14~_emulated ; PR0      ;
; N/A           ; None        ; 15.686 ns ; CLR  ; inst12~_emulated ; CLR      ;
; N/A           ; None        ; 15.617 ns ; PR5  ; inst12~_emulated ; PR0      ;
; N/A           ; None        ; 15.581 ns ; CLR  ; inst13~_emulated ; PR1      ;
; N/A           ; None        ; 14.453 ns ; CLR  ; inst14~_emulated ; PR0      ;
; N/A           ; None        ; 14.247 ns ; CLR  ; inst12~_emulated ; PR0      ;
; N/A           ; None        ; 13.895 ns ; PR7  ; inst14~_emulated ; PR1      ;
; N/A           ; None        ; 13.750 ns ; PR5  ; inst12~_emulated ; PR1      ;
; N/A           ; None        ; 13.096 ns ; PR6  ; inst13~_emulated ; PR2      ;
; N/A           ; None        ; 12.586 ns ; CLR  ; inst14~_emulated ; PR1      ;
; N/A           ; None        ; 12.380 ns ; CLR  ; inst12~_emulated ; PR1      ;
; N/A           ; None        ; 12.287 ns ; CLR  ; inst13~_emulated ; PR2      ;
; N/A           ; None        ; 12.166 ns ; PR4  ; inst11~_emulated ; CLK      ;
; N/A           ; None        ; 11.596 ns ; PR4  ; inst11~_emulated ; CLR      ;
; N/A           ; None        ; 10.866 ns ; CLR  ; inst11~_emulated ; CLK      ;
; N/A           ; None        ; 10.601 ns ; PR7  ; inst14~_emulated ; PR2      ;
; N/A           ; None        ; 10.456 ns ; PR5  ; inst12~_emulated ; PR2      ;
; N/A           ; None        ; 10.296 ns ; CLR  ; inst11~_emulated ; CLR      ;
; N/A           ; None        ; 10.157 ns ; PR4  ; inst11~_emulated ; PR0      ;
; N/A           ; None        ; 9.292 ns  ; CLR  ; inst14~_emulated ; PR2      ;
; N/A           ; None        ; 9.086 ns  ; CLR  ; inst12~_emulated ; PR2      ;
; N/A           ; None        ; 8.857 ns  ; CLR  ; inst11~_emulated ; PR0      ;
; N/A           ; None        ; 8.290 ns  ; PR4  ; inst11~_emulated ; PR1      ;
; N/A           ; None        ; 8.266 ns  ; PR6  ; inst13~_emulated ; PR3      ;
; N/A           ; None        ; 8.143 ns  ; PR3  ; inst10~_emulated ; CLK      ;
; N/A           ; None        ; 7.573 ns  ; PR3  ; inst10~_emulated ; CLR      ;
; N/A           ; None        ; 7.457 ns  ; CLR  ; inst13~_emulated ; PR3      ;
; N/A           ; None        ; 6.990 ns  ; CLR  ; inst11~_emulated ; PR1      ;
; N/A           ; None        ; 6.426 ns  ; CLR  ; inst10~_emulated ; CLK      ;
; N/A           ; None        ; 6.134 ns  ; PR3  ; inst10~_emulated ; PR0      ;
; N/A           ; None        ; 5.856 ns  ; CLR  ; inst10~_emulated ; CLR      ;
; N/A           ; None        ; 5.771 ns  ; PR7  ; inst14~_emulated ; PR3      ;
; N/A           ; None        ; 5.626 ns  ; PR5  ; inst12~_emulated ; PR3      ;
; N/A           ; None        ; 4.996 ns  ; PR4  ; inst11~_emulated ; PR2      ;
; N/A           ; None        ; 4.462 ns  ; CLR  ; inst14~_emulated ; PR3      ;
; N/A           ; None        ; 4.417 ns  ; CLR  ; inst10~_emulated ; PR0      ;
; N/A           ; None        ; 4.395 ns  ; PR6  ; inst13~_emulated ; PR4      ;
; N/A           ; None        ; 4.267 ns  ; PR3  ; inst10~_emulated ; PR1      ;
; N/A           ; None        ; 4.256 ns  ; CLR  ; inst12~_emulated ; PR3      ;
; N/A           ; None        ; 4.200 ns  ; PR2  ; inst9~_emulated  ; CLK      ;
; N/A           ; None        ; 3.696 ns  ; CLR  ; inst11~_emulated ; PR2      ;
; N/A           ; None        ; 3.630 ns  ; PR2  ; inst9~_emulated  ; CLR      ;
; N/A           ; None        ; 3.586 ns  ; CLR  ; inst13~_emulated ; PR4      ;
; N/A           ; None        ; 3.110 ns  ; CLR  ; inst9~_emulated  ; CLK      ;
; N/A           ; None        ; 2.766 ns  ; PR1  ; inst8~_emulated  ; CLK      ;
; N/A           ; None        ; 2.550 ns  ; CLR  ; inst10~_emulated ; PR1      ;
; N/A           ; None        ; 2.540 ns  ; CLR  ; inst9~_emulated  ; CLR      ;
; N/A           ; None        ; 2.196 ns  ; PR1  ; inst8~_emulated  ; CLR      ;
; N/A           ; None        ; 2.191 ns  ; PR2  ; inst9~_emulated  ; PR0      ;
; N/A           ; None        ; 1.900 ns  ; PR7  ; inst14~_emulated ; PR4      ;
; N/A           ; None        ; 1.755 ns  ; PR5  ; inst12~_emulated ; PR4      ;
; N/A           ; None        ; 1.172 ns  ; CLR  ; inst8~_emulated  ; CLK      ;
; N/A           ; None        ; 1.101 ns  ; CLR  ; inst9~_emulated  ; PR0      ;
; N/A           ; None        ; 0.973 ns  ; PR3  ; inst10~_emulated ; PR2      ;
; N/A           ; None        ; 0.757 ns  ; PR1  ; inst8~_emulated  ; PR0      ;
; N/A           ; None        ; 0.744 ns  ; PR0  ; inst3~_emulated  ; CLK      ;
; N/A           ; None        ; 0.602 ns  ; CLR  ; inst8~_emulated  ; CLR      ;
; N/A           ; None        ; 0.591 ns  ; CLR  ; inst14~_emulated ; PR4      ;
; N/A           ; None        ; 0.385 ns  ; CLR  ; inst12~_emulated ; PR4      ;
; N/A           ; None        ; 0.324 ns  ; PR2  ; inst9~_emulated  ; PR1      ;
; N/A           ; None        ; 0.223 ns  ; PR6  ; inst13~_emulated ; PR5      ;
; N/A           ; None        ; 0.166 ns  ; PR4  ; inst11~_emulated ; PR3      ;
; N/A           ; None        ; -0.586 ns ; CLR  ; inst13~_emulated ; PR5      ;
; N/A           ; None        ; -0.695 ns ; CLR  ; inst3~_emulated  ; CLK      ;
; N/A           ; None        ; -0.744 ns ; CLR  ; inst10~_emulated ; PR2      ;
; N/A           ; None        ; -0.766 ns ; CLR  ; inst9~_emulated  ; PR1      ;
; N/A           ; None        ; -0.837 ns ; CLR  ; inst8~_emulated  ; PR0      ;
; N/A           ; None        ; -1.134 ns ; CLR  ; inst11~_emulated ; PR3      ;
; N/A           ; None        ; -2.272 ns ; PR7  ; inst14~_emulated ; PR5      ;
; N/A           ; None        ; -3.581 ns ; CLR  ; inst14~_emulated ; PR5      ;
; N/A           ; None        ; -3.600 ns ; PR7  ; inst14~_emulated ; PR6      ;
; N/A           ; None        ; -4.909 ns ; CLR  ; inst14~_emulated ; PR6      ;
+---------------+-------------+-----------+------+------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Thu May 13 21:04:23 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst3~latch" is a latch
    Warning: Node "inst8~latch" is a latch
    Warning: Node "inst9~latch" is a latch
    Warning: Node "inst10~latch" is a latch
    Warning: Node "inst11~latch" is a latch
    Warning: Node "inst12~latch" is a latch
    Warning: Node "inst13~latch" is a latch
    Warning: Node "inst14~latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
    Info: Assuming node "PR0" is an undefined clock
    Info: Assuming node "CLR" is an undefined clock
    Info: Assuming node "PR1" is an undefined clock
    Info: Assuming node "PR2" is an undefined clock
    Info: Assuming node "PR3" is an undefined clock
    Info: Assuming node "PR4" is an undefined clock
    Info: Assuming node "PR5" is an undefined clock
    Info: Assuming node "PR6" is an undefined clock
Warning: Found 21 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "inst13~latch" as buffer
    Info: Detected ripple clock "inst12~latch" as buffer
    Info: Detected ripple clock "inst11~latch" as buffer
    Info: Detected ripple clock "inst10~latch" as buffer
    Info: Detected ripple clock "inst9~latch" as buffer
    Info: Detected ripple clock "inst8~latch" as buffer
    Info: Detected ripple clock "inst3~latch" as buffer
    Info: Detected gated clock "inst13~head_lut" as buffer
    Info: Detected ripple clock "inst13~_emulated" as buffer
    Info: Detected gated clock "inst12~head_lut" as buffer
    Info: Detected ripple clock "inst12~_emulated" as buffer
    Info: Detected gated clock "inst11~head_lut" as buffer
    Info: Detected ripple clock "inst11~_emulated" as buffer
    Info: Detected gated clock "inst10~head_lut" as buffer
    Info: Detected ripple clock "inst10~_emulated" as buffer
    Info: Detected gated clock "inst9~head_lut" as buffer
    Info: Detected ripple clock "inst9~_emulated" as buffer
    Info: Detected gated clock "inst8~head_lut" as buffer
    Info: Detected ripple clock "inst8~_emulated" as buffer
    Info: Detected gated clock "inst3~head_lut" as buffer
    Info: Detected ripple clock "inst3~_emulated" as buffer
Info: Clock "CLK" has Internal fmax of 243.61 MHz between source register "inst10~_emulated" and destination register "inst10~_emulated" (period= 4.105 ns)
    Info: + Longest register to register delay is 3.866 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'
        Info: 2: + IC(1.661 ns) + CELL(0.322 ns) = 1.983 ns; Loc. = LCCOMB_X22_Y1_N10; Fanout = 3; COMB Node = 'inst10~head_lut'
        Info: 3: + IC(1.609 ns) + CELL(0.178 ns) = 3.770 ns; Loc. = LCCOMB_X23_Y11_N8; Fanout = 1; COMB Node = 'inst10~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 3.866 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'
        Info: Total cell delay = 0.596 ns ( 15.42 % )
        Info: Total interconnect delay = 3.270 ns ( 84.58 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 11.953 ns
            Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(1.858 ns) + CELL(0.879 ns) = 3.813 ns; Loc. = LCFF_X22_Y1_N9; Fanout = 1; REG Node = 'inst3~_emulated'
            Info: 3: + IC(0.362 ns) + CELL(0.322 ns) = 4.497 ns; Loc. = LCCOMB_X22_Y1_N26; Fanout = 3; COMB Node = 'inst3~head_lut'
            Info: 4: + IC(0.289 ns) + CELL(0.879 ns) = 5.665 ns; Loc. = LCFF_X22_Y1_N29; Fanout = 1; REG Node = 'inst8~_emulated'
            Info: 5: + IC(0.368 ns) + CELL(0.178 ns) = 6.211 ns; Loc. = LCCOMB_X22_Y1_N6; Fanout = 3; COMB Node = 'inst8~head_lut'
            Info: 6: + IC(1.211 ns) + CELL(0.879 ns) = 8.301 ns; Loc. = LCFF_X21_Y8_N17; Fanout = 1; REG Node = 'inst9~_emulated'
            Info: 7: + IC(1.290 ns) + CELL(0.178 ns) = 9.769 ns; Loc. = LCCOMB_X22_Y1_N24; Fanout = 3; COMB Node = 'inst9~head_lut'
            Info: 8: + IC(1.582 ns) + CELL(0.602 ns) = 11.953 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'
            Info: Total cell delay = 4.993 ns ( 41.77 % )
            Info: Total interconnect delay = 6.960 ns ( 58.23 % )
        Info: - Longest clock path from clock "CLK" to source register is 11.953 ns
            Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(1.858 ns) + CELL(0.879 ns) = 3.813 ns; Loc. = LCFF_X22_Y1_N9; Fanout = 1; REG Node = 'inst3~_emulated'
            Info: 3: + IC(0.362 ns) + CELL(0.322 ns) = 4.497 ns; Loc. = LCCOMB_X22_Y1_N26; Fanout = 3; COMB Node = 'inst3~head_lut'
            Info: 4: + IC(0.289 ns) + CELL(0.879 ns) = 5.665 ns; Loc. = LCFF_X22_Y1_N29; Fanout = 1; REG Node = 'inst8~_emulated'
            Info: 5: + IC(0.368 ns) + CELL(0.178 ns) = 6.211 ns; Loc. = LCCOMB_X22_Y1_N6; Fanout = 3; COMB Node = 'inst8~head_lut'
            Info: 6: + IC(1.211 ns) + CELL(0.879 ns) = 8.301 ns; Loc. = LCFF_X21_Y8_N17; Fanout = 1; REG Node = 'inst9~_emulated'
            Info: 7: + IC(1.290 ns) + CELL(0.178 ns) = 9.769 ns; Loc. = LCCOMB_X22_Y1_N24; Fanout = 3; COMB Node = 'inst9~head_lut'
            Info: 8: + IC(1.582 ns) + CELL(0.602 ns) = 11.953 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'
            Info: Total cell delay = 4.993 ns ( 41.77 % )
            Info: Total interconnect delay = 6.960 ns ( 58.23 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: Clock "PR0" has Internal fmax of 243.61 MHz between source register "inst10~_emulated" and destination register "inst10~_emulated" (period= 4.105 ns)
    Info: + Longest register to register delay is 3.866 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'
        Info: 2: + IC(1.661 ns) + CELL(0.322 ns) = 1.983 ns; Loc. = LCCOMB_X22_Y1_N10; Fanout = 3; COMB Node = 'inst10~head_lut'
        Info: 3: + IC(1.609 ns) + CELL(0.178 ns) = 3.770 ns; Loc. = LCCOMB_X23_Y11_N8; Fanout = 1; COMB Node = 'inst10~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 3.866 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'
        Info: Total cell delay = 0.596 ns ( 15.42 % )
        Info: Total interconnect delay = 3.270 ns ( 84.58 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "PR0" to destination register is 9.944 ns
            Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_77; Fanout = 3; CLK Node = 'PR0'
            Info: 2: + IC(1.407 ns) + CELL(0.178 ns) = 2.488 ns; Loc. = LCCOMB_X22_Y1_N26; Fanout = 3; COMB Node = 'inst3~head_lut'
            Info: 3: + IC(0.289 ns) + CELL(0.879 ns) = 3.656 ns; Loc. = LCFF_X22_Y1_N29; Fanout = 1; REG Node = 'inst8~_emulated'
            Info: 4: + IC(0.368 ns) + CELL(0.178 ns) = 4.202 ns; Loc. = LCCOMB_X22_Y1_N6; Fanout = 3; COMB Node = 'inst8~head_lut'
            Info: 5: + IC(1.211 ns) + CELL(0.879 ns) = 6.292 ns; Loc. = LCFF_X21_Y8_N17; Fanout = 1; REG Node = 'inst9~_emulated'
            Info: 6: + IC(1.290 ns) + CELL(0.178 ns) = 7.760 ns; Loc. = LCCOMB_X22_Y1_N24; Fanout = 3; COMB Node = 'inst9~head_lut'
            Info: 7: + IC(1.582 ns) + CELL(0.602 ns) = 9.944 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'
            Info: Total cell delay = 3.797 ns ( 38.18 % )
            Info: Total interconnect delay = 6.147 ns ( 61.82 % )
        Info: - Longest clock path from clock "PR0" to source register is 9.944 ns
            Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_77; Fanout = 3; CLK Node = 'PR0'
            Info: 2: + IC(1.407 ns) + CELL(0.178 ns) = 2.488 ns; Loc. = LCCOMB_X22_Y1_N26; Fanout = 3; COMB Node = 'inst3~head_lut'
            Info: 3: + IC(0.289 ns) + CELL(0.879 ns) = 3.656 ns; Loc. = LCFF_X22_Y1_N29; Fanout = 1; REG Node = 'inst8~_emulated'
            Info: 4: + IC(0.368 ns) + CELL(0.178 ns) = 4.202 ns; Loc. = LCCOMB_X22_Y1_N6; Fanout = 3; COMB Node = 'inst8~head_lut'
            Info: 5: + IC(1.211 ns) + CELL(0.879 ns) = 6.292 ns; Loc. = LCFF_X21_Y8_N17; Fanout = 1; REG Node = 'inst9~_emulated'
            Info: 6: + IC(1.290 ns) + CELL(0.178 ns) = 7.760 ns; Loc. = LCCOMB_X22_Y1_N24; Fanout = 3; COMB Node = 'inst9~head_lut'
            Info: 7: + IC(1.582 ns) + CELL(0.602 ns) = 9.944 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'
            Info: Total cell delay = 3.797 ns ( 38.18 % )
            Info: Total interconnect delay = 6.147 ns ( 61.82 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: Clock "CLR" has Internal fmax of 46.87 MHz between source register "inst14~_emulated" and destination register "inst14~_emulated" (period= 21.337 ns)
    Info: + Longest register to register delay is 1.106 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'
        Info: 2: + IC(0.359 ns) + CELL(0.178 ns) = 0.537 ns; Loc. = LCCOMB_X28_Y8_N0; Fanout = 2; COMB Node = 'inst14~head_lut'
        Info: 3: + IC(0.295 ns) + CELL(0.178 ns) = 1.010 ns; Loc. = LCCOMB_X28_Y8_N22; Fanout = 1; COMB Node = 'inst14~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.106 ns; Loc. = LCFF_X28_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'
        Info: Total cell delay = 0.452 ns ( 40.87 % )
        Info: Total interconnect delay = 0.654 ns ( 59.13 % )
    Info: - Smallest clock skew is -19.992 ns
        Info: + Shortest clock path from clock "CLR" to destination register is 4.690 ns
            Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_206; Fanout = 24; CLK Node = 'CLR'
            Info: 2: + IC(2.557 ns) + CELL(0.322 ns) = 3.812 ns; Loc. = LCCOMB_X28_Y8_N28; Fanout = 3; COMB Node = 'inst13~head_lut'
            Info: 3: + IC(0.276 ns) + CELL(0.602 ns) = 4.690 ns; Loc. = LCFF_X28_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'
            Info: Total cell delay = 1.857 ns ( 39.59 % )
            Info: Total interconnect delay = 2.833 ns ( 60.41 % )
        Info: - Longest clock path from clock "CLR" to source register is 24.682 ns
            Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_206; Fanout = 24; CLK Node = 'CLR'
            Info: 2: + IC(2.450 ns) + CELL(0.544 ns) = 3.927 ns; Loc. = LCCOMB_X22_Y1_N26; Fanout = 3; COMB Node = 'inst3~head_lut'
            Info: 3: + IC(0.289 ns) + CELL(0.879 ns) = 5.095 ns; Loc. = LCFF_X22_Y1_N29; Fanout = 1; REG Node = 'inst8~_emulated'
            Info: 4: + IC(0.368 ns) + CELL(0.178 ns) = 5.641 ns; Loc. = LCCOMB_X22_Y1_N6; Fanout = 3; COMB Node = 'inst8~head_lut'
            Info: 5: + IC(1.211 ns) + CELL(0.879 ns) = 7.731 ns; Loc. = LCFF_X21_Y8_N17; Fanout = 1; REG Node = 'inst9~_emulated'
            Info: 6: + IC(1.290 ns) + CELL(0.178 ns) = 9.199 ns; Loc. = LCCOMB_X22_Y1_N24; Fanout = 3; COMB Node = 'inst9~head_lut'
            Info: 7: + IC(1.582 ns) + CELL(0.879 ns) = 11.660 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'
            Info: 8: + IC(1.661 ns) + CELL(0.322 ns) = 13.643 ns; Loc. = LCCOMB_X22_Y1_N10; Fanout = 3; COMB Node = 'inst10~head_lut'
            Info: 9: + IC(1.585 ns) + CELL(0.879 ns) = 16.107 ns; Loc. = LCFF_X23_Y11_N27; Fanout = 1; REG Node = 'inst11~_emulated'
            Info: 10: + IC(1.646 ns) + CELL(0.178 ns) = 17.931 ns; Loc. = LCCOMB_X22_Y1_N4; Fanout = 3; COMB Node = 'inst11~head_lut'
            Info: 11: + IC(2.029 ns) + CELL(0.879 ns) = 20.839 ns; Loc. = LCFF_X28_Y10_N9; Fanout = 1; REG Node = 'inst12~_emulated'
            Info: 12: + IC(0.949 ns) + CELL(0.322 ns) = 22.110 ns; Loc. = LCCOMB_X28_Y8_N8; Fanout = 3; COMB Node = 'inst12~head_lut'
            Info: 13: + IC(0.278 ns) + CELL(0.879 ns) = 23.267 ns; Loc. = LCFF_X28_Y8_N3; Fanout = 1; REG Node = 'inst13~_emulated'
            Info: 14: + IC(0.359 ns) + CELL(0.178 ns) = 23.804 ns; Loc. = LCCOMB_X28_Y8_N28; Fanout = 3; COMB Node = 'inst13~head_lut'
            Info: 15: + IC(0.276 ns) + CELL(0.602 ns) = 24.682 ns; Loc. = LCFF_X28_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'
            Info: Total cell delay = 8.709 ns ( 35.28 % )
            Info: Total interconnect delay = 15.973 ns ( 64.72 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: Clock "PR1" has Internal fmax of 243.61 MHz between source register "inst10~_emulated" and destination register "inst10~_emulated" (period= 4.105 ns)
    Info: + Longest register to register delay is 3.866 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'
        Info: 2: + IC(1.661 ns) + CELL(0.322 ns) = 1.983 ns; Loc. = LCCOMB_X22_Y1_N10; Fanout = 3; COMB Node = 'inst10~head_lut'
        Info: 3: + IC(1.609 ns) + CELL(0.178 ns) = 3.770 ns; Loc. = LCCOMB_X23_Y11_N8; Fanout = 1; COMB Node = 'inst10~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 3.866 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'
        Info: Total cell delay = 0.596 ns ( 15.42 % )
        Info: Total interconnect delay = 3.270 ns ( 84.58 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "PR1" to destination register is 8.077 ns
            Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_80; Fanout = 3; CLK Node = 'PR1'
            Info: 2: + IC(1.100 ns) + CELL(0.322 ns) = 2.335 ns; Loc. = LCCOMB_X22_Y1_N6; Fanout = 3; COMB Node = 'inst8~head_lut'
            Info: 3: + IC(1.211 ns) + CELL(0.879 ns) = 4.425 ns; Loc. = LCFF_X21_Y8_N17; Fanout = 1; REG Node = 'inst9~_emulated'
            Info: 4: + IC(1.290 ns) + CELL(0.178 ns) = 5.893 ns; Loc. = LCCOMB_X22_Y1_N24; Fanout = 3; COMB Node = 'inst9~head_lut'
            Info: 5: + IC(1.582 ns) + CELL(0.602 ns) = 8.077 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'
            Info: Total cell delay = 2.894 ns ( 35.83 % )
            Info: Total interconnect delay = 5.183 ns ( 64.17 % )
        Info: - Longest clock path from clock "PR1" to source register is 8.077 ns
            Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_80; Fanout = 3; CLK Node = 'PR1'
            Info: 2: + IC(1.100 ns) + CELL(0.322 ns) = 2.335 ns; Loc. = LCCOMB_X22_Y1_N6; Fanout = 3; COMB Node = 'inst8~head_lut'
            Info: 3: + IC(1.211 ns) + CELL(0.879 ns) = 4.425 ns; Loc. = LCFF_X21_Y8_N17; Fanout = 1; REG Node = 'inst9~_emulated'
            Info: 4: + IC(1.290 ns) + CELL(0.178 ns) = 5.893 ns; Loc. = LCCOMB_X22_Y1_N24; Fanout = 3; COMB Node = 'inst9~head_lut'
            Info: 5: + IC(1.582 ns) + CELL(0.602 ns) = 8.077 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'
            Info: Total cell delay = 2.894 ns ( 35.83 % )
            Info: Total interconnect delay = 5.183 ns ( 64.17 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: Clock "PR2" has Internal fmax of 243.61 MHz between source register "inst10~_emulated" and destination register "inst10~_emulated" (period= 4.105 ns)
    Info: + Longest register to register delay is 3.866 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'
        Info: 2: + IC(1.661 ns) + CELL(0.322 ns) = 1.983 ns; Loc. = LCCOMB_X22_Y1_N10; Fanout = 3; COMB Node = 'inst10~head_lut'
        Info: 3: + IC(1.609 ns) + CELL(0.178 ns) = 3.770 ns; Loc. = LCCOMB_X23_Y11_N8; Fanout = 1; COMB Node = 'inst10~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 3.866 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'
        Info: Total cell delay = 0.596 ns ( 15.42 % )
        Info: Total interconnect delay = 3.270 ns ( 84.58 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "PR2" to destination register is 4.783 ns
            Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_81; Fanout = 3; CLK Node = 'PR2'
            Info: 2: + IC(1.154 ns) + CELL(0.542 ns) = 2.599 ns; Loc. = LCCOMB_X22_Y1_N24; Fanout = 3; COMB Node = 'inst9~head_lut'
            Info: 3: + IC(1.582 ns) + CELL(0.602 ns) = 4.783 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'
            Info: Total cell delay = 2.047 ns ( 42.80 % )
            Info: Total interconnect delay = 2.736 ns ( 57.20 % )
        Info: - Longest clock path from clock "PR2" to source register is 4.783 ns
            Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_81; Fanout = 3; CLK Node = 'PR2'
            Info: 2: + IC(1.154 ns) + CELL(0.542 ns) = 2.599 ns; Loc. = LCCOMB_X22_Y1_N24; Fanout = 3; COMB Node = 'inst9~head_lut'
            Info: 3: + IC(1.582 ns) + CELL(0.602 ns) = 4.783 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'
            Info: Total cell delay = 2.047 ns ( 42.80 % )
            Info: Total interconnect delay = 2.736 ns ( 57.20 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: Clock "PR3" has Internal fmax of 252.97 MHz between source register "inst11~_emulated" and destination register "inst11~_emulated" (period= 3.953 ns)
    Info: + Longest register to register delay is 3.714 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y11_N27; Fanout = 1; REG Node = 'inst11~_emulated'
        Info: 2: + IC(1.646 ns) + CELL(0.178 ns) = 1.824 ns; Loc. = LCCOMB_X22_Y1_N4; Fanout = 3; COMB Node = 'inst11~head_lut'
        Info: 3: + IC(1.616 ns) + CELL(0.178 ns) = 3.618 ns; Loc. = LCCOMB_X23_Y11_N26; Fanout = 1; COMB Node = 'inst11~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 3.714 ns; Loc. = LCFF_X23_Y11_N27; Fanout = 1; REG Node = 'inst11~_emulated'
        Info: Total cell delay = 0.452 ns ( 12.17 % )
        Info: Total interconnect delay = 3.262 ns ( 87.83 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "PR3" to destination register is 4.400 ns
            Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_82; Fanout = 3; CLK Node = 'PR3'
            Info: 2: + IC(1.132 ns) + CELL(0.178 ns) = 2.213 ns; Loc. = LCCOMB_X22_Y1_N10; Fanout = 3; COMB Node = 'inst10~head_lut'
            Info: 3: + IC(1.585 ns) + CELL(0.602 ns) = 4.400 ns; Loc. = LCFF_X23_Y11_N27; Fanout = 1; REG Node = 'inst11~_emulated'
            Info: Total cell delay = 1.683 ns ( 38.25 % )
            Info: Total interconnect delay = 2.717 ns ( 61.75 % )
        Info: - Longest clock path from clock "PR3" to source register is 4.400 ns
            Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_82; Fanout = 3; CLK Node = 'PR3'
            Info: 2: + IC(1.132 ns) + CELL(0.178 ns) = 2.213 ns; Loc. = LCCOMB_X22_Y1_N10; Fanout = 3; COMB Node = 'inst10~head_lut'
            Info: 3: + IC(1.585 ns) + CELL(0.602 ns) = 4.400 ns; Loc. = LCFF_X23_Y11_N27; Fanout = 1; REG Node = 'inst11~_emulated'
            Info: Total cell delay = 1.683 ns ( 38.25 % )
            Info: Total interconnect delay = 2.717 ns ( 61.75 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: Clock "PR4" has Internal fmax of 375.23 MHz between source register "inst12~_emulated" and destination register "inst12~_emulated" (period= 2.665 ns)
    Info: + Longest register to register delay is 2.426 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y10_N9; Fanout = 1; REG Node = 'inst12~_emulated'
        Info: 2: + IC(0.949 ns) + CELL(0.322 ns) = 1.271 ns; Loc. = LCCOMB_X28_Y8_N8; Fanout = 3; COMB Node = 'inst12~head_lut'
        Info: 3: + IC(0.881 ns) + CELL(0.178 ns) = 2.330 ns; Loc. = LCCOMB_X28_Y10_N8; Fanout = 1; COMB Node = 'inst12~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 2.426 ns; Loc. = LCFF_X28_Y10_N9; Fanout = 1; REG Node = 'inst12~_emulated'
        Info: Total cell delay = 0.596 ns ( 24.57 % )
        Info: Total interconnect delay = 1.830 ns ( 75.43 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "PR4" to destination register is 5.261 ns
            Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_84; Fanout = 3; CLK Node = 'PR4'
            Info: 2: + IC(1.415 ns) + CELL(0.322 ns) = 2.630 ns; Loc. = LCCOMB_X22_Y1_N4; Fanout = 3; COMB Node = 'inst11~head_lut'
            Info: 3: + IC(2.029 ns) + CELL(0.602 ns) = 5.261 ns; Loc. = LCFF_X28_Y10_N9; Fanout = 1; REG Node = 'inst12~_emulated'
            Info: Total cell delay = 1.817 ns ( 34.54 % )
            Info: Total interconnect delay = 3.444 ns ( 65.46 % )
        Info: - Longest clock path from clock "PR4" to source register is 5.261 ns
            Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_84; Fanout = 3; CLK Node = 'PR4'
            Info: 2: + IC(1.415 ns) + CELL(0.322 ns) = 2.630 ns; Loc. = LCCOMB_X22_Y1_N4; Fanout = 3; COMB Node = 'inst11~head_lut'
            Info: 3: + IC(2.029 ns) + CELL(0.602 ns) = 5.261 ns; Loc. = LCFF_X28_Y10_N9; Fanout = 1; REG Node = 'inst12~_emulated'
            Info: Total cell delay = 1.817 ns ( 34.54 % )
            Info: Total interconnect delay = 3.444 ns ( 65.46 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: Clock "PR5" Internal fmax is restricted to 405.02 MHz between source register "inst13~_emulated" and destination register "inst13~_emulated"
    Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.114 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y8_N3; Fanout = 1; REG Node = 'inst13~_emulated'
            Info: 2: + IC(0.359 ns) + CELL(0.178 ns) = 0.537 ns; Loc. = LCCOMB_X28_Y8_N28; Fanout = 3; COMB Node = 'inst13~head_lut'
            Info: 3: + IC(0.303 ns) + CELL(0.178 ns) = 1.018 ns; Loc. = LCCOMB_X28_Y8_N2; Fanout = 1; COMB Node = 'inst13~data_lut'
            Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.114 ns; Loc. = LCFF_X28_Y8_N3; Fanout = 1; REG Node = 'inst13~_emulated'
            Info: Total cell delay = 0.452 ns ( 40.57 % )
            Info: Total interconnect delay = 0.662 ns ( 59.43 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "PR5" to destination register is 3.517 ns
                Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_86; Fanout = 3; CLK Node = 'PR5'
                Info: 2: + IC(1.566 ns) + CELL(0.178 ns) = 2.637 ns; Loc. = LCCOMB_X28_Y8_N8; Fanout = 3; COMB Node = 'inst12~head_lut'
                Info: 3: + IC(0.278 ns) + CELL(0.602 ns) = 3.517 ns; Loc. = LCFF_X28_Y8_N3; Fanout = 1; REG Node = 'inst13~_emulated'
                Info: Total cell delay = 1.673 ns ( 47.57 % )
                Info: Total interconnect delay = 1.844 ns ( 52.43 % )
            Info: - Longest clock path from clock "PR5" to source register is 3.517 ns
                Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_86; Fanout = 3; CLK Node = 'PR5'
                Info: 2: + IC(1.566 ns) + CELL(0.178 ns) = 2.637 ns; Loc. = LCCOMB_X28_Y8_N8; Fanout = 3; COMB Node = 'inst12~head_lut'
                Info: 3: + IC(0.278 ns) + CELL(0.602 ns) = 3.517 ns; Loc. = LCFF_X28_Y8_N3; Fanout = 1; REG Node = 'inst13~_emulated'
                Info: Total cell delay = 1.673 ns ( 47.57 % )
                Info: Total interconnect delay = 1.844 ns ( 52.43 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Info: Clock "PR6" Internal fmax is restricted to 405.02 MHz between source register "inst14~_emulated" and destination register "inst14~_emulated"
    Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.106 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'
            Info: 2: + IC(0.359 ns) + CELL(0.178 ns) = 0.537 ns; Loc. = LCCOMB_X28_Y8_N0; Fanout = 2; COMB Node = 'inst14~head_lut'
            Info: 3: + IC(0.295 ns) + CELL(0.178 ns) = 1.010 ns; Loc. = LCCOMB_X28_Y8_N22; Fanout = 1; COMB Node = 'inst14~data_lut'
            Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.106 ns; Loc. = LCFF_X28_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'
            Info: Total cell delay = 0.452 ns ( 40.87 % )
            Info: Total interconnect delay = 0.654 ns ( 59.13 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "PR6" to destination register is 3.881 ns
                Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_87; Fanout = 3; CLK Node = 'PR6'
                Info: 2: + IC(1.579 ns) + CELL(0.521 ns) = 3.003 ns; Loc. = LCCOMB_X28_Y8_N28; Fanout = 3; COMB Node = 'inst13~head_lut'
                Info: 3: + IC(0.276 ns) + CELL(0.602 ns) = 3.881 ns; Loc. = LCFF_X28_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'
                Info: Total cell delay = 2.026 ns ( 52.20 % )
                Info: Total interconnect delay = 1.855 ns ( 47.80 % )
            Info: - Longest clock path from clock "PR6" to source register is 3.881 ns
                Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_87; Fanout = 3; CLK Node = 'PR6'
                Info: 2: + IC(1.579 ns) + CELL(0.521 ns) = 3.003 ns; Loc. = LCCOMB_X28_Y8_N28; Fanout = 3; COMB Node = 'inst13~head_lut'
                Info: 3: + IC(0.276 ns) + CELL(0.602 ns) = 3.881 ns; Loc. = LCFF_X28_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'
                Info: Total cell delay = 2.026 ns ( 52.20 % )
                Info: Total interconnect delay = 1.855 ns ( 47.80 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Warning: Circuit may not operate. Detected 5 non-operational path(s) clocked by clock "CLR" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst14~_emulated" and destination pin or register "inst14~_emulated" for clock "CLR" (Hold time is 18.895 ns)
    Info: + Largest clock skew is 19.992 ns
        Info: + Longest clock path from clock "CLR" to destination register is 24.682 ns
            Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_206; Fanout = 24; CLK Node = 'CLR'
            Info: 2: + IC(2.450 ns) + CELL(0.544 ns) = 3.927 ns; Loc. = LCCOMB_X22_Y1_N26; Fanout = 3; COMB Node = 'inst3~head_lut'
            Info: 3: + IC(0.289 ns) + CELL(0.879 ns) = 5.095 ns; Loc. = LCFF_X22_Y1_N29; Fanout = 1; REG Node = 'inst8~_emulated'
            Info: 4: + IC(0.368 ns) + CELL(0.178 ns) = 5.641 ns; Loc. = LCCOMB_X22_Y1_N6; Fanout = 3; COMB Node = 'inst8~head_lut'
            Info: 5: + IC(1.211 ns) + CELL(0.879 ns) = 7.731 ns; Loc. = LCFF_X21_Y8_N17; Fanout = 1; REG Node = 'inst9~_emulated'
            Info: 6: + IC(1.290 ns) + CELL(0.178 ns) = 9.199 ns; Loc. = LCCOMB_X22_Y1_N24; Fanout = 3; COMB Node = 'inst9~head_lut'
            Info: 7: + IC(1.582 ns) + CELL(0.879 ns) = 11.660 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'
            Info: 8: + IC(1.661 ns) + CELL(0.322 ns) = 13.643 ns; Loc. = LCCOMB_X22_Y1_N10; Fanout = 3; COMB Node = 'inst10~head_lut'
            Info: 9: + IC(1.585 ns) + CELL(0.879 ns) = 16.107 ns; Loc. = LCFF_X23_Y11_N27; Fanout = 1; REG Node = 'inst11~_emulated'
            Info: 10: + IC(1.646 ns) + CELL(0.178 ns) = 17.931 ns; Loc. = LCCOMB_X22_Y1_N4; Fanout = 3; COMB Node = 'inst11~head_lut'
            Info: 11: + IC(2.029 ns) + CELL(0.879 ns) = 20.839 ns; Loc. = LCFF_X28_Y10_N9; Fanout = 1; REG Node = 'inst12~_emulated'
            Info: 12: + IC(0.949 ns) + CELL(0.322 ns) = 22.110 ns; Loc. = LCCOMB_X28_Y8_N8; Fanout = 3; COMB Node = 'inst12~head_lut'
            Info: 13: + IC(0.278 ns) + CELL(0.879 ns) = 23.267 ns; Loc. = LCFF_X28_Y8_N3; Fanout = 1; REG Node = 'inst13~_emulated'
            Info: 14: + IC(0.359 ns) + CELL(0.178 ns) = 23.804 ns; Loc. = LCCOMB_X28_Y8_N28; Fanout = 3; COMB Node = 'inst13~head_lut'
            Info: 15: + IC(0.276 ns) + CELL(0.602 ns) = 24.682 ns; Loc. = LCFF_X28_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'
            Info: Total cell delay = 8.709 ns ( 35.28 % )
            Info: Total interconnect delay = 15.973 ns ( 64.72 % )
        Info: - Shortest clock path from clock "CLR" to source register is 4.690 ns
            Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_206; Fanout = 24; CLK Node = 'CLR'
            Info: 2: + IC(2.557 ns) + CELL(0.322 ns) = 3.812 ns; Loc. = LCCOMB_X28_Y8_N28; Fanout = 3; COMB Node = 'inst13~head_lut'
            Info: 3: + IC(0.276 ns) + CELL(0.602 ns) = 4.690 ns; Loc. = LCFF_X28_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'
            Info: Total cell delay = 1.857 ns ( 39.59 % )
            Info: Total interconnect delay = 2.833 ns ( 60.41 % )
    Info: - Micro clock to output delay of source is 0.277 ns
    Info: - Shortest register to register delay is 1.106 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'
        Info: 2: + IC(0.359 ns) + CELL(0.178 ns) = 0.537 ns; Loc. = LCCOMB_X28_Y8_N0; Fanout = 2; COMB Node = 'inst14~head_lut'
        Info: 3: + IC(0.295 ns) + CELL(0.178 ns) = 1.010 ns; Loc. = LCCOMB_X28_Y8_N22; Fanout = 1; COMB Node = 'inst14~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.106 ns; Loc. = LCFF_X28_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'
        Info: Total cell delay = 0.452 ns ( 40.87 % )
        Info: Total interconnect delay = 0.654 ns ( 59.13 % )
    Info: + Micro hold delay of destination is 0.286 ns
Info: tsu for register "inst14~_emulated" (data pin = "CLR", clock pin = "PR6") is 5.157 ns
    Info: + Longest pin to register delay is 9.076 ns
        Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_206; Fanout = 24; CLK Node = 'CLR'
        Info: 2: + IC(7.252 ns) + CELL(0.322 ns) = 8.507 ns; Loc. = LCCOMB_X28_Y8_N0; Fanout = 2; COMB Node = 'inst14~head_lut'
        Info: 3: + IC(0.295 ns) + CELL(0.178 ns) = 8.980 ns; Loc. = LCCOMB_X28_Y8_N22; Fanout = 1; COMB Node = 'inst14~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 9.076 ns; Loc. = LCFF_X28_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'
        Info: Total cell delay = 1.529 ns ( 16.85 % )
        Info: Total interconnect delay = 7.547 ns ( 83.15 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "PR6" to destination register is 3.881 ns
        Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_87; Fanout = 3; CLK Node = 'PR6'
        Info: 2: + IC(1.579 ns) + CELL(0.521 ns) = 3.003 ns; Loc. = LCCOMB_X28_Y8_N28; Fanout = 3; COMB Node = 'inst13~head_lut'
        Info: 3: + IC(0.276 ns) + CELL(0.602 ns) = 3.881 ns; Loc. = LCFF_X28_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'
        Info: Total cell delay = 2.026 ns ( 52.20 % )
        Info: Total interconnect delay = 1.855 ns ( 47.80 % )
Info: tco from clock "CLK" to destination pin "q7" through register "inst14~_emulated" is 30.725 ns
    Info: + Longest clock path from clock "CLK" to source register is 25.252 ns
        Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(1.858 ns) + CELL(0.879 ns) = 3.813 ns; Loc. = LCFF_X22_Y1_N9; Fanout = 1; REG Node = 'inst3~_emulated'
        Info: 3: + IC(0.362 ns) + CELL(0.322 ns) = 4.497 ns; Loc. = LCCOMB_X22_Y1_N26; Fanout = 3; COMB Node = 'inst3~head_lut'
        Info: 4: + IC(0.289 ns) + CELL(0.879 ns) = 5.665 ns; Loc. = LCFF_X22_Y1_N29; Fanout = 1; REG Node = 'inst8~_emulated'
        Info: 5: + IC(0.368 ns) + CELL(0.178 ns) = 6.211 ns; Loc. = LCCOMB_X22_Y1_N6; Fanout = 3; COMB Node = 'inst8~head_lut'
        Info: 6: + IC(1.211 ns) + CELL(0.879 ns) = 8.301 ns; Loc. = LCFF_X21_Y8_N17; Fanout = 1; REG Node = 'inst9~_emulated'
        Info: 7: + IC(1.290 ns) + CELL(0.178 ns) = 9.769 ns; Loc. = LCCOMB_X22_Y1_N24; Fanout = 3; COMB Node = 'inst9~head_lut'
        Info: 8: + IC(1.582 ns) + CELL(0.879 ns) = 12.230 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'
        Info: 9: + IC(1.661 ns) + CELL(0.322 ns) = 14.213 ns; Loc. = LCCOMB_X22_Y1_N10; Fanout = 3; COMB Node = 'inst10~head_lut'
        Info: 10: + IC(1.585 ns) + CELL(0.879 ns) = 16.677 ns; Loc. = LCFF_X23_Y11_N27; Fanout = 1; REG Node = 'inst11~_emulated'
        Info: 11: + IC(1.646 ns) + CELL(0.178 ns) = 18.501 ns; Loc. = LCCOMB_X22_Y1_N4; Fanout = 3; COMB Node = 'inst11~head_lut'
        Info: 12: + IC(2.029 ns) + CELL(0.879 ns) = 21.409 ns; Loc. = LCFF_X28_Y10_N9; Fanout = 1; REG Node = 'inst12~_emulated'
        Info: 13: + IC(0.949 ns) + CELL(0.322 ns) = 22.680 ns; Loc. = LCCOMB_X28_Y8_N8; Fanout = 3; COMB Node = 'inst12~head_lut'
        Info: 14: + IC(0.278 ns) + CELL(0.879 ns) = 23.837 ns; Loc. = LCFF_X28_Y8_N3; Fanout = 1; REG Node = 'inst13~_emulated'
        Info: 15: + IC(0.359 ns) + CELL(0.178 ns) = 24.374 ns; Loc. = LCCOMB_X28_Y8_N28; Fanout = 3; COMB Node = 'inst13~head_lut'
        Info: 16: + IC(0.276 ns) + CELL(0.602 ns) = 25.252 ns; Loc. = LCFF_X28_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'
        Info: Total cell delay = 9.509 ns ( 37.66 % )
        Info: Total interconnect delay = 15.743 ns ( 62.34 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 5.196 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'
        Info: 2: + IC(0.359 ns) + CELL(0.178 ns) = 0.537 ns; Loc. = LCCOMB_X28_Y8_N0; Fanout = 2; COMB Node = 'inst14~head_lut'
        Info: 3: + IC(1.759 ns) + CELL(2.900 ns) = 5.196 ns; Loc. = PIN_150; Fanout = 0; PIN Node = 'q7'
        Info: Total cell delay = 3.078 ns ( 59.24 % )
        Info: Total interconnect delay = 2.118 ns ( 40.76 % )
Info: Longest tpd from source pin "CLR" to destination pin "q7" is 13.166 ns
    Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_206; Fanout = 24; CLK Node = 'CLR'
    Info: 2: + IC(7.252 ns) + CELL(0.322 ns) = 8.507 ns; Loc. = LCCOMB_X28_Y8_N0; Fanout = 2; COMB Node = 'inst14~head_lut'
    Info: 3: + IC(1.759 ns) + CELL(2.900 ns) = 13.166 ns; Loc. = PIN_150; Fanout = 0; PIN Node = 'q7'
    Info: Total cell delay = 4.155 ns ( 31.56 % )
    Info: Total interconnect delay = 9.011 ns ( 68.44 % )
Info: th for register "inst13~_emulated" (data pin = "PR6", clock pin = "CLK") is 20.266 ns
    Info: + Longest clock path from clock "CLK" to destination register is 23.560 ns
        Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(1.858 ns) + CELL(0.879 ns) = 3.813 ns; Loc. = LCFF_X22_Y1_N9; Fanout = 1; REG Node = 'inst3~_emulated'
        Info: 3: + IC(0.362 ns) + CELL(0.322 ns) = 4.497 ns; Loc. = LCCOMB_X22_Y1_N26; Fanout = 3; COMB Node = 'inst3~head_lut'
        Info: 4: + IC(0.289 ns) + CELL(0.879 ns) = 5.665 ns; Loc. = LCFF_X22_Y1_N29; Fanout = 1; REG Node = 'inst8~_emulated'
        Info: 5: + IC(0.368 ns) + CELL(0.178 ns) = 6.211 ns; Loc. = LCCOMB_X22_Y1_N6; Fanout = 3; COMB Node = 'inst8~head_lut'
        Info: 6: + IC(1.211 ns) + CELL(0.879 ns) = 8.301 ns; Loc. = LCFF_X21_Y8_N17; Fanout = 1; REG Node = 'inst9~_emulated'
        Info: 7: + IC(1.290 ns) + CELL(0.178 ns) = 9.769 ns; Loc. = LCCOMB_X22_Y1_N24; Fanout = 3; COMB Node = 'inst9~head_lut'
        Info: 8: + IC(1.582 ns) + CELL(0.879 ns) = 12.230 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 1; REG Node = 'inst10~_emulated'
        Info: 9: + IC(1.661 ns) + CELL(0.322 ns) = 14.213 ns; Loc. = LCCOMB_X22_Y1_N10; Fanout = 3; COMB Node = 'inst10~head_lut'
        Info: 10: + IC(1.585 ns) + CELL(0.879 ns) = 16.677 ns; Loc. = LCFF_X23_Y11_N27; Fanout = 1; REG Node = 'inst11~_emulated'
        Info: 11: + IC(1.646 ns) + CELL(0.178 ns) = 18.501 ns; Loc. = LCCOMB_X22_Y1_N4; Fanout = 3; COMB Node = 'inst11~head_lut'
        Info: 12: + IC(2.029 ns) + CELL(0.879 ns) = 21.409 ns; Loc. = LCFF_X28_Y10_N9; Fanout = 1; REG Node = 'inst12~_emulated'
        Info: 13: + IC(0.949 ns) + CELL(0.322 ns) = 22.680 ns; Loc. = LCCOMB_X28_Y8_N8; Fanout = 3; COMB Node = 'inst12~head_lut'
        Info: 14: + IC(0.278 ns) + CELL(0.602 ns) = 23.560 ns; Loc. = LCFF_X28_Y8_N3; Fanout = 1; REG Node = 'inst13~_emulated'
        Info: Total cell delay = 8.452 ns ( 35.87 % )
        Info: Total interconnect delay = 15.108 ns ( 64.13 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 3.580 ns
        Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_87; Fanout = 3; CLK Node = 'PR6'
        Info: 2: + IC(1.579 ns) + CELL(0.521 ns) = 3.003 ns; Loc. = LCCOMB_X28_Y8_N28; Fanout = 3; COMB Node = 'inst13~head_lut'
        Info: 3: + IC(0.303 ns) + CELL(0.178 ns) = 3.484 ns; Loc. = LCCOMB_X28_Y8_N2; Fanout = 1; COMB Node = 'inst13~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 3.580 ns; Loc. = LCFF_X28_Y8_N3; Fanout = 1; REG Node = 'inst13~_emulated'
        Info: Total cell delay = 1.698 ns ( 47.43 % )
        Info: Total interconnect delay = 1.882 ns ( 52.57 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 157 megabytes
    Info: Processing ended: Thu May 13 21:04:24 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


