Design Entry;HDL Check||(null)||Checking HDL syntax of 'neorv32_ProcessorTop_MinimalBoot.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'neorv32_ProcessorTop_MinimalBoot.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||SmartDesign 'top_sd' design rules check succeeded, but with warnings||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||Warning: Unconnected bus interface pin COREAHBLSRAM_C0_0:AHBSlaveInterface||(null);(null)||Unconnected Bus Interface;liberoaction://cross_probe/smartdesign/top_sd/pins/COREAHBLSRAM_C0_0:AHBSlaveInterface
HelpInfo,/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/html,fpgahelp.qhc,synerrmsg.mp,/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/bin/assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'.||top_sd.srr(54);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'.||top_sd.srr(55);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/usram_128to9216x8.vhd'.||top_sd.srr(56);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/Actel/DirectCore/COREAHBLSRAM/2.2.104/rtl/vhdl/core/coreahblsram_pkg.vhd'.||top_sd.srr(57);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.vhd'.||top_sd.srr(58);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd'.||top_sd.srr(59);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_package.vhd'.||top_sd.srr(60);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/60||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_cfu.vhd'.||top_sd.srr(61);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/61||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_clockgate.vhd'.||top_sd.srr(62);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/62||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/xbus2ahblite_bridge.vhd'.||top_sd.srr(63);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/63||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'.||top_sd.srr(64);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/64||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/CoreAHBLSRAM.vhd'.||top_sd.srr(65);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/65||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0.vhd'.||top_sd.srr(66);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/66||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/FCCC_C0/FCCC_C0.vhd'.||top_sd.srr(67);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/67||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd'.||top_sd.srr(68);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/68||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/OSC_C0/OSC_C0.vhd'.||top_sd.srr(69);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/69||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd'.||top_sd.srr(70);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/70||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd'.||top_sd.srr(71);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/71||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_bitmanip.vhd'.||top_sd.srr(72);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/72||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_cond.vhd'.||top_sd.srr(73);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/73||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_fpu.vhd'.||top_sd.srr(74);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/74||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_muldiv.vhd'.||top_sd.srr(75);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/75||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd'.||top_sd.srr(76);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/76||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd'.||top_sd.srr(77);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/77||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_decompressor.vhd'.||top_sd.srr(78);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/78||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd'.||top_sd.srr(79);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/79||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_lsu.vhd'.||top_sd.srr(80);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/80||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_regfile.vhd'.||top_sd.srr(81);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/81||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_pmp.vhd'.||top_sd.srr(82);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/82||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu.vhd'.||top_sd.srr(83);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/83||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.entity.vhd'.||top_sd.srr(84);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/84||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.default.vhd'.||top_sd.srr(85);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/85||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd'.||top_sd.srr(86);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/86||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_sysinfo.vhd'.||top_sd.srr(87);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/87||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd'.||top_sd.srr(88);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/88||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_xbus.vhd'.||top_sd.srr(89);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/89||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_bootloader_image.vhd'.||top_sd.srr(90);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/90||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_boot_rom.vhd'.||top_sd.srr(91);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/91||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cache.vhd'.||top_sd.srr(92);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/92||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cfs.vhd'.||top_sd.srr(93);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/93||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_crc.vhd'.||top_sd.srr(94);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/94||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_debug_dm.vhd'.||top_sd.srr(95);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/95||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_debug_dtm.vhd'.||top_sd.srr(96);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/96||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dma.vhd'.||top_sd.srr(97);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/97||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gptmr.vhd'.||top_sd.srr(98);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/98||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_imem.entity.vhd'.||top_sd.srr(99);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/99||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_imem.default.vhd'.||top_sd.srr(100);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/100||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_mtime.vhd'.||top_sd.srr(101);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/101||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_neoled.vhd'.||top_sd.srr(102);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/102||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_onewire.vhd'.||top_sd.srr(103);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/103||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_pwm.vhd'.||top_sd.srr(104);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/104||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_sdi.vhd'.||top_sd.srr(105);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/105||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_slink.vhd'.||top_sd.srr(106);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/106||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_spi.vhd'.||top_sd.srr(107);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/107||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_trng.vhd'.||top_sd.srr(108);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/108||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_twi.vhd'.||top_sd.srr(109);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/109||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_wdt.vhd'.||top_sd.srr(110);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/110||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_xip.vhd'.||top_sd.srr(111);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/111||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_xirq.vhd'.||top_sd.srr(112);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/112||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd'.||top_sd.srr(113);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/113||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'.||top_sd.srr(114);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/114||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/top_sd/top_sd.vhd'.||top_sd.srr(115);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/115||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||top_sd.srr(118);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/118||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.top_sd.rtl.||top_sd.srr(119);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/119||top_sd.vhd(19);liberoaction://cross_probe/hdl/file/'<project>/component/work/top_sd/top_sd.vhd'/linenumber/19
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.xbus2ahblite_bridge.xbus2ahblite_bridge_rtl.||top_sd.srr(120);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/120||xbus2ahblite_bridge.vhd(15);liberoaction://cross_probe/hdl/file/'<project>/hdl/xbus2ahblite_bridge.vhd'/linenumber/15
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.sysreset.syn_black_box.||top_sd.srr(124);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/124||smartfusion2.vhd(790);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/generic/smartfusion2.vhd'/linenumber/790
Implementation;Synthesis||CD630||@N: Synthesizing work.osc_c0.rtl.||top_sd.srr(126);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/126||OSC_C0.vhd(39);liberoaction://cross_probe/hdl/file/'<project>/component/work/OSC_C0/OSC_C0.vhd'/linenumber/39
Implementation;Synthesis||CD630||@N: Synthesizing work.osc_c0_osc_c0_0_osc.def_arch.||top_sd.srr(127);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/127||OSC_C0_OSC_C0_0_OSC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing work.rcosc_25_50mhz.def_arch.||top_sd.srr(128);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/128||osc_comps.vhd(19);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd'/linenumber/19
Implementation;Synthesis||CL240||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||top_sd.srr(132);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/132||OSC_C0_OSC_C0_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'<project>/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/16
Implementation;Synthesis||CL240||@W:Signal XTLOSC_CCC is floating; a simulation mismatch is possible.||top_sd.srr(133);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/133||OSC_C0_OSC_C0_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/15
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||top_sd.srr(134);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/134||OSC_C0_OSC_C0_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'<project>/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/14
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||top_sd.srr(135);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/135||OSC_C0_OSC_C0_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'<project>/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/13
Implementation;Synthesis||CL240||@W:Signal RCOSC_25_50MHZ_O2F is floating; a simulation mismatch is possible.||top_sd.srr(136);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/136||OSC_C0_OSC_C0_0_OSC.vhd(12);liberoaction://cross_probe/hdl/file/'<project>/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/12
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.or2.syn_black_box.||top_sd.srr(141);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/141||smartfusion2.vhd(207);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/generic/smartfusion2.vhd'/linenumber/207
Implementation;Synthesis||CD630||@N: Synthesizing work.neorv32_processortop_minimalboot.neorv32_processortop_minimalboot_rtl.||top_sd.srr(143);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/143||neorv32_ProcessorTop_MinimalBoot.vhd(17);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/17
Implementation;Synthesis||CD326||@W:Port mtime_time_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(144);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/144||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port neoled_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(145);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/145||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port cfs_out_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(146);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/146||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port pwm_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(147);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/147||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port onewire_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(148);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/148||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port twi_scl_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(149);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/149||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port twi_sda_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(150);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/150||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port sdi_dat_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(151);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/151||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port spi_csn_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(152);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/152||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port spi_dat_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(153);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/153||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port spi_clk_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(154);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/154||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port uart1_rts_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(155);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/155||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port uart1_txd_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(156);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/156||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port uart0_rts_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(157);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/157||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port xip_dat_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(158);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/158||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port xip_clk_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(159);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/159||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port xip_csn_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(160);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/160||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port slink_tx_lst_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(161);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/161||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port slink_tx_val_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(162);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/162||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port slink_tx_dst_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(163);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/163||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port slink_tx_dat_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(164);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/164||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port slink_rx_rdy_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(165);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/165||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD326||@W:Port jtag_tdo_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top_sd.srr(166);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/166||neorv32_ProcessorTop_MinimalBoot.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_MinimalBoot.vhd'/linenumber/87
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_top.neorv32_top_rtl.||top_sd.srr(167);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/167||neorv32_top.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/23
Implementation;Synthesis||CD231||@N: Using onehot encoding for type cg_en_enum_t. For example, enumeration cg_cfs is mapped to "10000000000".||top_sd.srr(168);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/168||neorv32_top.vhd(271);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/271
Implementation;Synthesis||CD231||@N: Using onehot encoding for type firq_enum_t. For example, enumeration firq_trng is mapped to "1000000000000000".||top_sd.srr(169);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/169||neorv32_top.vhd(315);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/315
Implementation;Synthesis||CD231||@N: Using onehot encoding for type io_devices_enum_t. For example, enumeration iodev_ocd is mapped to "100000000000000000000".||top_sd.srr(170);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/170||neorv32_top.vhd(304);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/304
Implementation;Synthesis||CD638||@W:Signal dmi_req.data is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(171);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/171||neorv32_top.vhd(281);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/281
Implementation;Synthesis||CD638||@W:Signal dmi_req.op is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(172);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/172||neorv32_top.vhd(281);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/281
Implementation;Synthesis||CD638||@W:Signal dmi_req.addr is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(173);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/173||neorv32_top.vhd(281);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/281
Implementation;Synthesis||CD638||@W:Signal dmi_rsp.ack is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(174);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/174||neorv32_top.vhd(282);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/282
Implementation;Synthesis||CD638||@W:Signal dmi_rsp.data is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(175);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/175||neorv32_top.vhd(282);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/282
Implementation;Synthesis||CD638||@W:Signal dma_req.fence is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(176);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/176||neorv32_top.vhd(296);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/296
Implementation;Synthesis||CD638||@W:Signal dma_req.rvso is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(177);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/177||neorv32_top.vhd(296);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/296
Implementation;Synthesis||CD638||@W:Signal dma_req.priv is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(178);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/178||neorv32_top.vhd(296);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/296
Implementation;Synthesis||CD638||@W:Signal dma_req.src is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(179);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/179||neorv32_top.vhd(296);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/296
Implementation;Synthesis||CD638||@W:Signal dma_req.rw is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(180);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/180||neorv32_top.vhd(296);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/296
Implementation;Synthesis||CD638||@W:Signal dma_req.stb is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(181);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/181||neorv32_top.vhd(296);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/296
Implementation;Synthesis||CD638||@W:Signal dma_req.ben is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(182);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/182||neorv32_top.vhd(296);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/296
Implementation;Synthesis||CD638||@W:Signal dma_req.data is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(183);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/183||neorv32_top.vhd(296);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/296
Implementation;Synthesis||CD638||@W:Signal dma_req.addr is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(184);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/184||neorv32_top.vhd(296);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/296
Implementation;Synthesis||CD638||@W:Signal dma_rsp.err is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(185);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/185||neorv32_top.vhd(297);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/297
Implementation;Synthesis||CD638||@W:Signal dma_rsp.ack is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(186);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/186||neorv32_top.vhd(297);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/297
Implementation;Synthesis||CD638||@W:Signal dma_rsp.data is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(187);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/187||neorv32_top.vhd(297);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/297
Implementation;Synthesis||CD638||@W:Signal xipcache_req.fence is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(188);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/188||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CD638||@W:Signal xipcache_req.rvso is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(189);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/189||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CD638||@W:Signal xipcache_req.priv is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(190);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/190||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CD638||@W:Signal xipcache_req.src is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(191);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/191||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CD638||@W:Signal xipcache_req.rw is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(192);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/192||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CD638||@W:Signal xipcache_req.stb is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(193);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/193||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CD638||@W:Signal xipcache_req.ben is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(194);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/194||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CD638||@W:Signal xipcache_req.data is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(195);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/195||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CD638||@W:Signal xipcache_req.addr is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(196);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/196||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CD638||@W:Signal xipcache_rsp.err is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(197);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/197||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CD638||@W:Signal xipcache_rsp.ack is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(198);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/198||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CD638||@W:Signal xipcache_rsp.data is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(199);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/199||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_sysinfo.neorv32_sysinfo_rtl.||top_sd.srr(200);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/200||neorv32_sysinfo.vhd(18);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/18
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_uart.neorv32_uart_rtl.||top_sd.srr(204);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/204||neorv32_uart.vhd(24);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/24
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_fifo.neorv32_fifo_rtl.||top_sd.srr(205);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/205||neorv32_fifo.vhd(18);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/18
Implementation;Synthesis||CD638||@W:Signal fifo_mem_0 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(206);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/206||neorv32_fifo.vhd(50);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/50
Implementation;Synthesis||CD638||@W:Signal r_pnt_ff is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(207);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/207||neorv32_fifo.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/57
Implementation;Synthesis||CD638||@W:Signal diff is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(208);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/208||neorv32_fifo.vhd(60);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/60
Implementation;Synthesis||CL252||@W:Bit 0 of signal fifo_mem_0 is floating -- simulation mismatch possible.||top_sd.srr(211);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/211||neorv32_fifo.vhd(50);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/50
Implementation;Synthesis||CL252||@W:Bit 1 of signal fifo_mem_0 is floating -- simulation mismatch possible.||top_sd.srr(212);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/212||neorv32_fifo.vhd(50);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/50
Implementation;Synthesis||CL252||@W:Bit 2 of signal fifo_mem_0 is floating -- simulation mismatch possible.||top_sd.srr(213);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/213||neorv32_fifo.vhd(50);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/50
Implementation;Synthesis||CL252||@W:Bit 3 of signal fifo_mem_0 is floating -- simulation mismatch possible.||top_sd.srr(214);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/214||neorv32_fifo.vhd(50);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/50
Implementation;Synthesis||CL252||@W:Bit 4 of signal fifo_mem_0 is floating -- simulation mismatch possible.||top_sd.srr(215);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/215||neorv32_fifo.vhd(50);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/50
Implementation;Synthesis||CL252||@W:Bit 5 of signal fifo_mem_0 is floating -- simulation mismatch possible.||top_sd.srr(216);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/216||neorv32_fifo.vhd(50);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/50
Implementation;Synthesis||CL252||@W:Bit 6 of signal fifo_mem_0 is floating -- simulation mismatch possible.||top_sd.srr(217);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/217||neorv32_fifo.vhd(50);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/50
Implementation;Synthesis||CL252||@W:Bit 7 of signal fifo_mem_0 is floating -- simulation mismatch possible.||top_sd.srr(218);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/218||neorv32_fifo.vhd(50);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/50
Implementation;Synthesis||CL177||@W:Sharing sequential element avail_o and merging half_o. Add a syn_preserve attribute to the element to prevent sharing.||top_sd.srr(219);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/219||neorv32_fifo.vhd(242);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/242
Implementation;Synthesis||CL169||@W:Pruning unused register tx_engine.done_3. Make sure that there are no unused intermediate registers.||top_sd.srr(223);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/223||neorv32_uart.vhd(321);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/321
Implementation;Synthesis||CL111||@W:All reachable assignments to bus_rsp_o.data(27) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(224);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/224||neorv32_uart.vhd(155);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/155
Implementation;Synthesis||CL111||@W:All reachable assignments to bus_rsp_o.data(28) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(225);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/225||neorv32_uart.vhd(155);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/155
Implementation;Synthesis||CL111||@W:All reachable assignments to bus_rsp_o.data(29) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(226);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/226||neorv32_uart.vhd(155);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/155
Implementation;Synthesis||CL111||@W:All reachable assignments to bus_rsp_o.err are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(227);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/227||neorv32_uart.vhd(155);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/155
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_mtime.neorv32_mtime_rtl.||top_sd.srr(229);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/229||neorv32_mtime.vhd(18);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_mtime.vhd'/linenumber/18
Implementation;Synthesis||CL111||@W:All reachable assignments to bus_rsp_o.err are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(232);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/232||neorv32_mtime.vhd(53);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_mtime.vhd'/linenumber/53
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_gpio.neorv32_gpio_rtl.||top_sd.srr(234);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/234||neorv32_gpio.vhd(18);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/18
Implementation;Synthesis||CL271||@W:Pruning unused bits 63 to 8 of din_3(63 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top_sd.srr(237);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/237||neorv32_gpio.vhd(90);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/90
Implementation;Synthesis||CL111||@W:All reachable assignments to bus_rsp_o.err are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(238);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/238||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(239);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/239||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(240);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/240||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(241);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/241||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(242);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/242||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(243);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/243||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(244);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/244||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(245);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/245||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(246);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/246||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(247);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/247||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(248);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/248||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(249);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/249||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(250);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/250||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(251);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/251||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(252);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/252||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(253);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/253||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(254);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/254||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(24) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(255);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/255||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(25) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(256);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/256||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(257);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/257||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(258);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/258||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(259);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/259||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(260);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/260||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(261);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/261||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(262);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/262||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 8 of bus_rsp_o.data(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top_sd.srr(263);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/263||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL279||@W:Pruning register bits 63 to 8 of dout(63 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top_sd.srr(264);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/264||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_bus_io_switch.neorv32_bus_io_switch_rtl.||top_sd.srr(266);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/266||neorv32_intercon.vhd(382);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/382
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_xbus.neorv32_xbus_rtl.||top_sd.srr(270);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/270||neorv32_xbus.vhd(20);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_xbus.vhd'/linenumber/20
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_dmem.neorv32_dmem_rtl.||top_sd.srr(274);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/274||neorv32_dmem.entity.vhd(18);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_dmem.entity.vhd'/linenumber/18
Implementation;Synthesis||CL134||@N: Found RAM mem_ram_b3, depth=2048, width=8||top_sd.srr(277);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/277||neorv32_dmem.default.vhd(31);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_dmem.default.vhd'/linenumber/31
Implementation;Synthesis||CL134||@N: Found RAM mem_ram_b2, depth=2048, width=8||top_sd.srr(278);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/278||neorv32_dmem.default.vhd(31);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_dmem.default.vhd'/linenumber/31
Implementation;Synthesis||CL134||@N: Found RAM mem_ram_b1, depth=2048, width=8||top_sd.srr(279);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/279||neorv32_dmem.default.vhd(31);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_dmem.default.vhd'/linenumber/31
Implementation;Synthesis||CL134||@N: Found RAM mem_ram_b0, depth=2048, width=8||top_sd.srr(280);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/280||neorv32_dmem.default.vhd(31);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_dmem.default.vhd'/linenumber/31
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_bus_gateway.neorv32_bus_gateway_rtl.||top_sd.srr(282);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/282||neorv32_intercon.vhd(173);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/173
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_bus_switch.neorv32_bus_switch_rtl.||top_sd.srr(286);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/286||neorv32_intercon.vhd(20);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/20
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_cpu.neorv32_cpu_rtl.||top_sd.srr(290);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/290||neorv32_cpu.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu.vhd'/linenumber/23
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_cpu_lsu.neorv32_cpu_lsu_rtl.||top_sd.srr(291);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/291||neorv32_cpu_lsu.vhd(18);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_lsu.vhd'/linenumber/18
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_req_o.rvso to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(294);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/294||neorv32_cpu_lsu.vhd(80);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_lsu.vhd'/linenumber/80
Implementation;Synthesis||CL169||@W:Pruning unused register bus_req_o.rvso. Make sure that there are no unused intermediate registers.||top_sd.srr(295);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/295||neorv32_cpu_lsu.vhd(80);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_lsu.vhd'/linenumber/80
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_cpu_alu.neorv32_cpu_cpu_rtl.||top_sd.srr(297);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/297||neorv32_cpu_alu.vhd(18);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/18
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top_sd.srr(298);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/298||neorv32_cpu_alu.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/136
Implementation;Synthesis||CD638||@W:Signal fpu_csr_en is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(299);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/299||neorv32_cpu_alu.vhd(80);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/80
Implementation;Synthesis||CD638||@W:Signal cfu_csr_en is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(300);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/300||neorv32_cpu_alu.vhd(80);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/80
Implementation;Synthesis||CD638||@W:Signal fpu_csr_we is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(301);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/301||neorv32_cpu_alu.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/81
Implementation;Synthesis||CD638||@W:Signal cfu_csr_we is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(302);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/302||neorv32_cpu_alu.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/81
Implementation;Synthesis||CD638||@W:Signal fpu_csr_rd is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(303);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/303||neorv32_cpu_alu.vhd(82);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/82
Implementation;Synthesis||CD638||@W:Signal cfu_csr_rd is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(304);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/304||neorv32_cpu_alu.vhd(82);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/82
Implementation;Synthesis||CD638||@W:Signal cfu_run is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(305);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/305||neorv32_cpu_alu.vhd(85);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/85
Implementation;Synthesis||CD638||@W:Signal cfu_done is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(306);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/306||neorv32_cpu_alu.vhd(86);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/86
Implementation;Synthesis||CD638||@W:Signal cfu_wait is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(307);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/307||neorv32_cpu_alu.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/87
Implementation;Synthesis||CD638||@W:Signal cfu_res is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(308);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/308||neorv32_cpu_alu.vhd(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/88
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_cpu_cp_shifter.neorv32_cpu_cp_shifter_rtl.||top_sd.srr(309);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/309||neorv32_cpu_cp_shifter.vhd(21);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_cp_shifter.vhd'/linenumber/21
Implementation;Synthesis||CD638||@W:Signal bs_level is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(310);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/310||neorv32_cpu_cp_shifter.vhd(55);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_cp_shifter.vhd'/linenumber/55
Implementation;Synthesis||CD638||@W:Signal bs_sign is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(311);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/311||neorv32_cpu_cp_shifter.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_cp_shifter.vhd'/linenumber/56
Implementation;Synthesis||CD638||@W:Signal bs_start is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(312);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/312||neorv32_cpu_cp_shifter.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_cp_shifter.vhd'/linenumber/57
Implementation;Synthesis||CD638||@W:Signal bs_result is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(313);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/313||neorv32_cpu_cp_shifter.vhd(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_cp_shifter.vhd'/linenumber/58
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_cpu_regfile.neorv32_cpu_regfile_rtl.||top_sd.srr(320);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/320||neorv32_cpu_regfile.vhd(28);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_regfile.vhd'/linenumber/28
Implementation;Synthesis||CD638||@W:Signal rs3_addr is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(321);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/321||neorv32_cpu_regfile.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_regfile.vhd'/linenumber/62
Implementation;Synthesis||CD638||@W:Signal rs4_addr is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(322);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/322||neorv32_cpu_regfile.vhd(63);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_regfile.vhd'/linenumber/63
Implementation;Synthesis||CL134||@N: Found RAM reg_file, depth=32, width=32||top_sd.srr(325);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/325||neorv32_cpu_regfile.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_regfile.vhd'/linenumber/56
Implementation;Synthesis||CL134||@N: Found RAM reg_file, depth=32, width=32||top_sd.srr(326);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/326||neorv32_cpu_regfile.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_regfile.vhd'/linenumber/56
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_cpu_control.neorv32_cpu_control_rtl.||top_sd.srr(328);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/328||neorv32_cpu_control.vhd(29);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/29
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fetch_engine_state_t.||top_sd.srr(329);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/329||neorv32_cpu_control.vhd(110);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/110
Implementation;Synthesis||CD231||@N: Using onehot encoding for type execute_engine_state_t. For example, enumeration dispatch is mapped to "1000000000000".||top_sd.srr(330);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/330||neorv32_cpu_control.vhd(157);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/157
Implementation;Synthesis||CD434||@W:Signal hw_trigger_match in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(331);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/331||neorv32_cpu_control.vhd(737);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/737
Implementation;Synthesis||CD638||@W:Signal issue_engine.ci_i32 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(332);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/332||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CD638||@W:Signal issue_engine.ci_i16 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(333);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/333||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CD638||@W:Signal issue_engine.align_clr is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(334);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/334||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CD638||@W:Signal issue_engine.align_set is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(335);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/335||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CD638||@W:Signal issue_engine.align is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(336);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/336||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CD638||@W:Signal hpmevent_we is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(337);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/337||neorv32_cpu_control.vhd(266);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/266
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_fifo.neorv32_fifo_rtl.||top_sd.srr(338);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/338||neorv32_fifo.vhd(18);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/18
Implementation;Synthesis||CD638||@W:Signal fifo_reg is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(339);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/339||neorv32_fifo.vhd(51);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/51
Implementation;Synthesis||CL265||@W:Removing unused bit 1 of r_pnt_ff_1(1 downto 0). Either assign all bits or reduce the width of the signal.||top_sd.srr(342);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/342||neorv32_fifo.vhd(202);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/202
Implementation;Synthesis||CL134||@N: Found RAM fifo_mem, depth=2, width=17||top_sd.srr(343);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/343||neorv32_fifo.vhd(50);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/50
Implementation;Synthesis||CL252||@W:Bit 0 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(347);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/347||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 1 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(348);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/348||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 2 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(349);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/349||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 3 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(350);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/350||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 4 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(351);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/351||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 5 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(352);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/352||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 6 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(353);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/353||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 7 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(354);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/354||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 8 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(355);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/355||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 9 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(356);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/356||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 10 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(357);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/357||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 11 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(358);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/358||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 12 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(359);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/359||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 13 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(360);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/360||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 14 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(361);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/361||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 15 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(362);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/362||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 16 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(363);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/363||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 17 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(364);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/364||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 18 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(365);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/365||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 19 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(366);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/366||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 20 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(367);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/367||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 21 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(368);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/368||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 22 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(369);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/369||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 23 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(370);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/370||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 24 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(371);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/371||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 25 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(372);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/372||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 26 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(373);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/373||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 27 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(374);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/374||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 28 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(375);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/375||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 29 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(376);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/376||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 30 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(377);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/377||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 31 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.||top_sd.srr(378);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/378||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 0 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.||top_sd.srr(379);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/379||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 1 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.||top_sd.srr(380);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/380||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 2 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.||top_sd.srr(381);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/381||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 3 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.||top_sd.srr(382);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/382||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 4 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.||top_sd.srr(383);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/383||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 5 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.||top_sd.srr(384);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/384||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 6 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.||top_sd.srr(385);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/385||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 7 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.||top_sd.srr(386);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/386||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 8 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.||top_sd.srr(387);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/387||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 9 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.||top_sd.srr(388);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/388||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 10 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.||top_sd.srr(389);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/389||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 11 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.||top_sd.srr(390);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/390||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 12 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.||top_sd.srr(391);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/391||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 13 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.||top_sd.srr(392);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/392||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 14 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.||top_sd.srr(393);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/393||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL252||@W:Bit 15 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.||top_sd.srr(394);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/394||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL240||@W:Signal issue_engine.align_clr is floating; a simulation mismatch is possible.||top_sd.srr(395);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/395||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL240||@W:Signal issue_engine.align_set is floating; a simulation mismatch is possible.||top_sd.srr(396);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/396||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL240||@W:Signal issue_engine.align is floating; a simulation mismatch is possible.||top_sd.srr(397);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/397||neorv32_cpu_control.vhd(141);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/141
Implementation;Synthesis||CL169||@W:Pruning unused register cnt.inc_15_2(0). Make sure that there are no unused intermediate registers.||top_sd.srr(398);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/398||neorv32_cpu_control.vhd(2200);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2200
Implementation;Synthesis||CL169||@W:Pruning unused register cnt.inc_14_2(0). Make sure that there are no unused intermediate registers.||top_sd.srr(399);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/399||neorv32_cpu_control.vhd(2200);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2200
Implementation;Synthesis||CL169||@W:Pruning unused register cnt.inc_13_2(0). Make sure that there are no unused intermediate registers.||top_sd.srr(400);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/400||neorv32_cpu_control.vhd(2200);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2200
Implementation;Synthesis||CL169||@W:Pruning unused register cnt.inc_12_2(0). Make sure that there are no unused intermediate registers.||top_sd.srr(401);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/401||neorv32_cpu_control.vhd(2200);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2200
Implementation;Synthesis||CL169||@W:Pruning unused register cnt.inc_11_2(0). Make sure that there are no unused intermediate registers.||top_sd.srr(402);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/402||neorv32_cpu_control.vhd(2200);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2200
Implementation;Synthesis||CL169||@W:Pruning unused register cnt.inc_10_2(0). Make sure that there are no unused intermediate registers.||top_sd.srr(403);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/403||neorv32_cpu_control.vhd(2200);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2200
Implementation;Synthesis||CL169||@W:Pruning unused register cnt.inc_9_2(0). Make sure that there are no unused intermediate registers.||top_sd.srr(404);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/404||neorv32_cpu_control.vhd(2200);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2200
Implementation;Synthesis||CL169||@W:Pruning unused register cnt.inc_8_2(0). Make sure that there are no unused intermediate registers.||top_sd.srr(405);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/405||neorv32_cpu_control.vhd(2200);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2200
Implementation;Synthesis||CL169||@W:Pruning unused register cnt.inc_7_2(0). Make sure that there are no unused intermediate registers.||top_sd.srr(406);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/406||neorv32_cpu_control.vhd(2200);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2200
Implementation;Synthesis||CL169||@W:Pruning unused register cnt.inc_6_2(0). Make sure that there are no unused intermediate registers.||top_sd.srr(407);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/407||neorv32_cpu_control.vhd(2200);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2200
Implementation;Synthesis||CL169||@W:Pruning unused register cnt.inc_5_2(0). Make sure that there are no unused intermediate registers.||top_sd.srr(408);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/408||neorv32_cpu_control.vhd(2200);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2200
Implementation;Synthesis||CL169||@W:Pruning unused register cnt.inc_4_2(0). Make sure that there are no unused intermediate registers.||top_sd.srr(409);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/409||neorv32_cpu_control.vhd(2200);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2200
Implementation;Synthesis||CL169||@W:Pruning unused register cnt.inc_3_2(0). Make sure that there are no unused intermediate registers.||top_sd.srr(410);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/410||neorv32_cpu_control.vhd(2200);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2200
Implementation;Synthesis||CL169||@W:Pruning unused register cnt.inc_1_2(0). Make sure that there are no unused intermediate registers.||top_sd.srr(411);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/411||neorv32_cpu_control.vhd(2200);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2200
Implementation;Synthesis||CL169||@W:Pruning unused register cnt.hi_1_3(31 downto 0). Make sure that there are no unused intermediate registers.||top_sd.srr(412);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/412||neorv32_cpu_control.vhd(2093);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2093
Implementation;Synthesis||CL169||@W:Pruning unused register cnt.ovf_1_2(0). Make sure that there are no unused intermediate registers.||top_sd.srr(413);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/413||neorv32_cpu_control.vhd(2093);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2093
Implementation;Synthesis||CL169||@W:Pruning unused register cnt.lo_1_3(31 downto 0). Make sure that there are no unused intermediate registers.||top_sd.srr(414);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/414||neorv32_cpu_control.vhd(2093);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2093
Implementation;Synthesis||CL169||@W:Pruning unused register csr.tdata2_4(31 downto 0). Make sure that there are no unused intermediate registers.||top_sd.srr(415);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/415||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL169||@W:Pruning unused register csr.tdata1_dmode_4. Make sure that there are no unused intermediate registers.||top_sd.srr(416);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/416||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL169||@W:Pruning unused register csr.tdata1_execute_4. Make sure that there are no unused intermediate registers.||top_sd.srr(417);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/417||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL169||@W:Pruning unused register csr.dscratch0_4(31 downto 0). Make sure that there are no unused intermediate registers.||top_sd.srr(418);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/418||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL169||@W:Pruning unused register csr.dpc_4(31 downto 0). Make sure that there are no unused intermediate registers.||top_sd.srr(419);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/419||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL169||@W:Pruning unused register csr.dcsr_cause_4(2 downto 0). Make sure that there are no unused intermediate registers.||top_sd.srr(420);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/420||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL169||@W:Pruning unused register csr.dcsr_prv_4. Make sure that there are no unused intermediate registers.||top_sd.srr(421);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/421||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL169||@W:Pruning unused register csr.dcsr_ebreaku_4. Make sure that there are no unused intermediate registers.||top_sd.srr(422);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/422||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL169||@W:Pruning unused register csr.dcsr_ebreakm_4. Make sure that there are no unused intermediate registers.||top_sd.srr(423);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/423||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL169||@W:Pruning unused register csr.mcounteren_4. Make sure that there are no unused intermediate registers.||top_sd.srr(424);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/424||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL169||@W:Pruning unused register ctrl.cpu_debug_2. Make sure that there are no unused intermediate registers.||top_sd.srr(425);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/425||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL169||@W:Pruning unused register ctrl.cpu_trap_2. Make sure that there are no unused intermediate registers.||top_sd.srr(426);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/426||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL169||@W:Pruning unused register ctrl.cpu_sleep_2. Make sure that there are no unused intermediate registers.||top_sd.srr(427);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/427||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL169||@W:Pruning unused register ctrl.cpu_priv_2. Make sure that there are no unused intermediate registers.||top_sd.srr(428);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/428||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL169||@W:Pruning unused register ctrl.ir_opcode_3(6 downto 0). Make sure that there are no unused intermediate registers.||top_sd.srr(429);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/429||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL169||@W:Pruning unused register ctrl.ir_funct12_3(11 downto 0). Make sure that there are no unused intermediate registers.||top_sd.srr(430);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/430||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL169||@W:Pruning unused register ctrl.ir_funct3_2(2 downto 0). Make sure that there are no unused intermediate registers.||top_sd.srr(431);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/431||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL169||@W:Pruning unused register ctrl.lsu_priv_2. Make sure that there are no unused intermediate registers.||top_sd.srr(432);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/432||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL169||@W:Pruning unused register ctrl.lsu_mo_we_2. Make sure that there are no unused intermediate registers.||top_sd.srr(433);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/433||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL169||@W:Pruning unused register ctrl.rf_rd_2(4 downto 0). Make sure that there are no unused intermediate registers.||top_sd.srr(434);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/434||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL169||@W:Pruning unused register ctrl.rf_rs2_2(4 downto 0). Make sure that there are no unused intermediate registers.||top_sd.srr(435);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/435||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL169||@W:Pruning unused register ctrl.rf_rs1_3(4 downto 0). Make sure that there are no unused intermediate registers.||top_sd.srr(436);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/436||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL265||@W:Removing unused bit 5 of trap_ctrl.cause_34(6 downto 0). Either assign all bits or reduce the width of the signal.||top_sd.srr(437);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/437||neorv32_cpu_control.vhd(1387);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1387
Implementation;Synthesis||CL271||@W:Pruning unused bits 20 to 19 of trap_ctrl.irq_pnd_9(20 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top_sd.srr(438);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/438||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of execute_engine.link_pc_2(31 downto 0). Either assign all bits or reduce the width of the signal.||top_sd.srr(439);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/439||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of execute_engine.next_pc_10(31 downto 0). Either assign all bits or reduce the width of the signal.||top_sd.srr(440);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/440||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(441);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/441||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(442);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/442||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(443);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/443||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(444);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/444||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(445);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/445||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(446);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/446||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(447);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/447||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(448);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/448||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(449);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/449||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(450);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/450||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(451);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/451||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(452);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/452||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(453);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/453||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(454);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/454||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.privilege are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(455);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/455||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mstatus_tw are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(456);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/456||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mstatus_mprv are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(457);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/457||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mstatus_mpp are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(458);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/458||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.dcsr_step are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top_sd.srr(459);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/459||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL190||@W:Optimizing register bit fetch_engine.priv to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(460);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/460||neorv32_cpu_control.vhd(320);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/320
Implementation;Synthesis||CL190||@W:Optimizing register bit execute_engine.pc(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(461);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/461||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL190||@W:Optimizing register bit trap_ctrl.exc_buf(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(462);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/462||neorv32_cpu_control.vhd(1292);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1292
Implementation;Synthesis||CL190||@W:Optimizing register bit trap_ctrl.exc_buf(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(463);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/463||neorv32_cpu_control.vhd(1292);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1292
Implementation;Synthesis||CL190||@W:Optimizing register bit csr.mepc(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(464);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/464||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL190||@W:Optimizing register bit csr.mtvec(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(465);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/465||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL279||@W:Pruning register bits 10 to 9 of trap_ctrl.exc_buf(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top_sd.srr(466);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/466||neorv32_cpu_control.vhd(1292);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1292
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of execute_engine.pc(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top_sd.srr(467);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/467||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of csr.mtvec(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top_sd.srr(468);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/468||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of csr.mepc(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top_sd.srr(469);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/469||neorv32_cpu_control.vhd(1552);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1552
Implementation;Synthesis||CL169||@W:Pruning unused register fetch_engine.priv. Make sure that there are no unused intermediate registers.||top_sd.srr(470);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/470||neorv32_cpu_control.vhd(320);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/320
Implementation;Synthesis||CL240||@W:Signal xipcache_rsp.err is floating; a simulation mismatch is possible.||top_sd.srr(477);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/477||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL240||@W:Signal xipcache_rsp.ack is floating; a simulation mismatch is possible.||top_sd.srr(478);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/478||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 0 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(479);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/479||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 1 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(480);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/480||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 2 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(481);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/481||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 3 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(482);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/482||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 4 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(483);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/483||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 5 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(484);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/484||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 6 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(485);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/485||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 7 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(486);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/486||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 8 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(487);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/487||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 9 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(488);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/488||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 10 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(489);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/489||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 11 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(490);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/490||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 12 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(491);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/491||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 13 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(492);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/492||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 14 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(493);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/493||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 15 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(494);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/494||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 16 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(495);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/495||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 17 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(496);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/496||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 18 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(497);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/497||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 19 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(498);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/498||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 20 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(499);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/499||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 21 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(500);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/500||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 22 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(501);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/501||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 23 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(502);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/502||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 24 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(503);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/503||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 25 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(504);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/504||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 26 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(505);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/505||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 27 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(506);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/506||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 28 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(507);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/507||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 29 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(508);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/508||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 30 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(509);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/509||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL252||@W:Bit 31 of signal xipcache_rsp.data is floating -- simulation mismatch possible.||top_sd.srr(510);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/510||neorv32_top.vhd(301);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/301
Implementation;Synthesis||CL240||@W:Signal xipcache_req.fence is floating; a simulation mismatch is possible.||top_sd.srr(511);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/511||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CL240||@W:Signal xipcache_req.rvso is floating; a simulation mismatch is possible.||top_sd.srr(512);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/512||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CL240||@W:Signal xipcache_req.priv is floating; a simulation mismatch is possible.||top_sd.srr(513);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/513||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CL240||@W:Signal xipcache_req.src is floating; a simulation mismatch is possible.||top_sd.srr(514);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/514||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CL240||@W:Signal xipcache_req.rw is floating; a simulation mismatch is possible.||top_sd.srr(515);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/515||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CL240||@W:Signal xipcache_req.stb is floating; a simulation mismatch is possible.||top_sd.srr(516);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/516||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CL252||@W:Bit 0 of signal xipcache_req.ben is floating -- simulation mismatch possible.||top_sd.srr(517);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/517||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CL252||@W:Bit 1 of signal xipcache_req.ben is floating -- simulation mismatch possible.||top_sd.srr(518);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/518||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CL252||@W:Bit 2 of signal xipcache_req.ben is floating -- simulation mismatch possible.||top_sd.srr(519);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/519||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CL252||@W:Bit 3 of signal xipcache_req.ben is floating -- simulation mismatch possible.||top_sd.srr(520);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/520||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CL252||@W:Bit 0 of signal xipcache_req.data is floating -- simulation mismatch possible.||top_sd.srr(521);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/521||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CL252||@W:Bit 1 of signal xipcache_req.data is floating -- simulation mismatch possible.||top_sd.srr(522);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/522||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CL252||@W:Bit 2 of signal xipcache_req.data is floating -- simulation mismatch possible.||top_sd.srr(523);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/523||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CL252||@W:Bit 3 of signal xipcache_req.data is floating -- simulation mismatch possible.||top_sd.srr(524);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/524||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CL252||@W:Bit 4 of signal xipcache_req.data is floating -- simulation mismatch possible.||top_sd.srr(525);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/525||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CL252||@W:Bit 5 of signal xipcache_req.data is floating -- simulation mismatch possible.||top_sd.srr(526);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/526||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CL252||@W:Bit 6 of signal xipcache_req.data is floating -- simulation mismatch possible.||top_sd.srr(527);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/527||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CL252||@W:Bit 7 of signal xipcache_req.data is floating -- simulation mismatch possible.||top_sd.srr(528);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/528||neorv32_top.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/300
Implementation;Synthesis||CL240||@W:Signal dma_rsp.err is floating; a simulation mismatch is possible.||top_sd.srr(531);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/531||neorv32_top.vhd(297);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/297
Implementation;Synthesis||CL240||@W:Signal dma_rsp.ack is floating; a simulation mismatch is possible.||top_sd.srr(532);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/532||neorv32_top.vhd(297);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/297
Implementation;Synthesis||CL240||@W:Signal dma_req.fence is floating; a simulation mismatch is possible.||top_sd.srr(533);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/533||neorv32_top.vhd(296);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/296
Implementation;Synthesis||CL240||@W:Signal dma_req.rvso is floating; a simulation mismatch is possible.||top_sd.srr(534);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/534||neorv32_top.vhd(296);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/296
Implementation;Synthesis||CL240||@W:Signal dma_req.priv is floating; a simulation mismatch is possible.||top_sd.srr(535);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/535||neorv32_top.vhd(296);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/296
Implementation;Synthesis||CL240||@W:Signal dma_req.src is floating; a simulation mismatch is possible.||top_sd.srr(536);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/536||neorv32_top.vhd(296);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/296
Implementation;Synthesis||CL240||@W:Signal dma_req.rw is floating; a simulation mismatch is possible.||top_sd.srr(537);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/537||neorv32_top.vhd(296);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/296
Implementation;Synthesis||CL240||@W:Signal dma_req.stb is floating; a simulation mismatch is possible.||top_sd.srr(538);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/538||neorv32_top.vhd(296);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/296
Implementation;Synthesis||CL240||@W:Signal dmi_rsp.ack is floating; a simulation mismatch is possible.||top_sd.srr(539);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/539||neorv32_top.vhd(282);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/282
Implementation;Synthesis||CL169||@W:Pruning unused register rst_cause_5(1 downto 0). Make sure that there are no unused intermediate registers.||top_sd.srr(540);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/540||neorv32_top.vhd(422);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/422
Implementation;Synthesis||CL169||@W:Pruning unused register rstn_ext_2. Make sure that there are no unused intermediate registers.||top_sd.srr(541);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/541||neorv32_top.vhd(398);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/398
Implementation;Synthesis||CL169||@W:Pruning unused register rstn_ext_sreg_3(3 downto 0). Make sure that there are no unused intermediate registers.||top_sd.srr(542);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/542||neorv32_top.vhd(398);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/398
Implementation;Synthesis||CL271||@W:Pruning unused bits 8 to 7 of clk_div_ff_2(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top_sd.srr(543);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/543||neorv32_top.vhd(438);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/438
Implementation;Synthesis||CL271||@W:Pruning unused bits 4 to 3 of clk_div_ff_2(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top_sd.srr(544);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/544||neorv32_top.vhd(438);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/438
Implementation;Synthesis||CD630||@N: Synthesizing work.fccc_c0.rtl.||top_sd.srr(549);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/549||FCCC_C0.vhd(145);liberoaction://cross_probe/hdl/file/'<project>/component/work/FCCC_C0/FCCC_C0.vhd'/linenumber/145
Implementation;Synthesis||CD630||@N: Synthesizing work.fccc_c0_fccc_c0_0_fccc.def_arch.||top_sd.srr(550);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/550||FCCC_C0_FCCC_C0_0_FCCC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.ccc.syn_black_box.||top_sd.srr(551);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/551||smartfusion2.vhd(798);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/generic/smartfusion2.vhd'/linenumber/798
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.clkint.syn_black_box.||top_sd.srr(553);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/553||smartfusion2.vhd(562);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/generic/smartfusion2.vhd'/linenumber/562
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.gnd.syn_black_box.||top_sd.srr(555);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/555||smartfusion2.vhd(576);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/generic/smartfusion2.vhd'/linenumber/576
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.vcc.syn_black_box.||top_sd.srr(557);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/557||smartfusion2.vhd(582);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/generic/smartfusion2.vhd'/linenumber/582
Implementation;Synthesis||CD630||@N: Synthesizing work.coreahblsram_c0.rtl.||top_sd.srr(565);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/565||COREAHBLSRAM_C0.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0.vhd'/linenumber/34
Implementation;Synthesis||CD630||@N: Synthesizing coreahblsram_lib.coreahblsram_c0_coreahblsram_c0_0_coreahblsram.translated.||top_sd.srr(566);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/566||CoreAHBLSRAM.vhd(24);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/CoreAHBLSRAM.vhd'/linenumber/24
Implementation;Synthesis||CD630||@N: Synthesizing coreahblsram_lib.coreahblsram_c0_coreahblsram_c0_0_sramctrlif.translated.||top_sd.srr(567);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/567||SramCtrlIf.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/23
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top_sd.srr(568);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/568||SramCtrlIf.vhd(380);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/380
Implementation;Synthesis||CD638||@W:Signal ahbsram_wdata_upd_r is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(569);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/569||SramCtrlIf.vhd(128);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/128
Implementation;Synthesis||CD638||@W:Signal u_ahbsram_wdata_upd_r is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(570);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/570||SramCtrlIf.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal u_busy_all_0 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(571);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/571||SramCtrlIf.vhd(131);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/131
Implementation;Synthesis||CD638||@W:Signal u_busy_all_1 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(572);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/572||SramCtrlIf.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal u_busy_all_2 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(573);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/573||SramCtrlIf.vhd(133);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/133
Implementation;Synthesis||CD638||@W:Signal u_busy_all_3 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(574);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/574||SramCtrlIf.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal l_busy_all_1 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(575);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/575||SramCtrlIf.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/136
Implementation;Synthesis||CD638||@W:Signal l_busy_all_2 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(576);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/576||SramCtrlIf.vhd(137);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/137
Implementation;Synthesis||CD638||@W:Signal l_busy_all_3 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(577);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/577||SramCtrlIf.vhd(138);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/138
Implementation;Synthesis||CD638||@W:Signal xhdl_7 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(578);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/578||SramCtrlIf.vhd(143);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/143
Implementation;Synthesis||CD638||@W:Signal xhdl_8 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(579);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/579||SramCtrlIf.vhd(144);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/144
Implementation;Synthesis||CD638||@W:Signal xhdl_10 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(580);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/580||SramCtrlIf.vhd(145);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/145
Implementation;Synthesis||CD638||@W:Signal xhdl_12 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(581);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/581||SramCtrlIf.vhd(146);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/146
Implementation;Synthesis||CD630||@N: Synthesizing coreahblsram_lib.coreahblsram_c0_coreahblsram_c0_0_lsram_2048to139264x8.translated.||top_sd.srr(582);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/582||lsram_2048to139264x8.vhd(24);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/24
Implementation;Synthesis||CD434||@W:Signal readdata20 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(583);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/583||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata21 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(584);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/584||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata22 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(585);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/585||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata23 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(586);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/586||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata24 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(587);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/587||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata25 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(588);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/588||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata26 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(589);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/589||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata27 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(590);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/590||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata28 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(591);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/591||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata29 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(592);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/592||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata30 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(593);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/593||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata31 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(594);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/594||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata32 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(595);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/595||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata33 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(596);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/596||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata34 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(597);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/597||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata35 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(598);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/598||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata36 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(599);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/599||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata37 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(600);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/600||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata38 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(601);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/601||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata39 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(602);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/602||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata40 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(603);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/603||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata41 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(604);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/604||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata42 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(605);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/605||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata43 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(606);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/606||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata44 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(607);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/607||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata45 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(608);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/608||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata46 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(609);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/609||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata47 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(610);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/610||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata48 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(611);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/611||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata49 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(612);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/612||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata50 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(613);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/613||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(614);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/614||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata51 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(615);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/615||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(616);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/616||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata52 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(617);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/617||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(618);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/618||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata53 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(619);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/619||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(620);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/620||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata54 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(621);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/621||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(622);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/622||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(623);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/623||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata55 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(624);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/624||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(625);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/625||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata56 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(626);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/626||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(627);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/627||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata57 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(628);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/628||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(629);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/629||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata58 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(630);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/630||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata59 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(631);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/631||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal writeaddr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(632);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/632||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata60 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(633);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/633||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata61 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(634);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/634||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata62 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(635);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/635||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata63 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(636);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/636||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata64 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(637);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/637||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata65 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(638);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/638||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata66 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(639);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/639||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata67 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(640);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/640||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata68 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(641);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/641||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal writedata in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(642);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/642||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readaddr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(643);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/643||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata10 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(644);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/644||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(645);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/645||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(646);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/646||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(647);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/647||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(648);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/648||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(649);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/649||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(650);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/650||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata17 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(651);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/651||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata18 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(652);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/652||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata19 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(653);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/653||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.ram1k18.syn_black_box.||top_sd.srr(654);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/654||smartfusion2.vhd(588);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/generic/smartfusion2.vhd'/linenumber/588
Implementation;Synthesis||CD638||@W:Signal wen_b68_xhdl is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(656);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/656||lsram_2048to139264x8.vhd(220);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/220
Implementation;Synthesis||CD638||@W:Signal writeaddr0 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(657);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/657||lsram_2048to139264x8.vhd(359);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/359
Implementation;Synthesis||CD638||@W:Signal writeaddr1 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(658);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/658||lsram_2048to139264x8.vhd(360);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/360
Implementation;Synthesis||CD638||@W:Signal writeaddr2 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(659);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/659||lsram_2048to139264x8.vhd(361);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/361
Implementation;Synthesis||CD638||@W:Signal writeaddr3 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(660);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/660||lsram_2048to139264x8.vhd(362);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/362
Implementation;Synthesis||CD638||@W:Signal writeaddr4 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(661);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/661||lsram_2048to139264x8.vhd(363);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/363
Implementation;Synthesis||CD638||@W:Signal writeaddr5 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(662);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/662||lsram_2048to139264x8.vhd(364);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/364
Implementation;Synthesis||CD638||@W:Signal writeaddr6 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(663);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/663||lsram_2048to139264x8.vhd(365);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/365
Implementation;Synthesis||CD638||@W:Signal writeaddr7 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(664);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/664||lsram_2048to139264x8.vhd(366);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/366
Implementation;Synthesis||CD638||@W:Signal writeaddr8 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(665);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/665||lsram_2048to139264x8.vhd(367);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/367
Implementation;Synthesis||CD638||@W:Signal writeaddr9 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(666);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/666||lsram_2048to139264x8.vhd(368);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/368
Implementation;Synthesis||CD638||@W:Signal writeaddr10 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(667);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/667||lsram_2048to139264x8.vhd(369);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/369
Implementation;Synthesis||CD638||@W:Signal writeaddr11 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(668);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/668||lsram_2048to139264x8.vhd(370);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/370
Implementation;Synthesis||CD638||@W:Signal writeaddr12 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(669);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/669||lsram_2048to139264x8.vhd(371);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/371
Implementation;Synthesis||CD638||@W:Signal writeaddr13 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(670);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/670||lsram_2048to139264x8.vhd(372);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/372
Implementation;Synthesis||CD638||@W:Signal writeaddr14 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(671);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/671||lsram_2048to139264x8.vhd(373);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/373
Implementation;Synthesis||CD638||@W:Signal writeaddr15 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(672);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/672||lsram_2048to139264x8.vhd(374);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/374
Implementation;Synthesis||CD638||@W:Signal writeaddr16 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(673);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/673||lsram_2048to139264x8.vhd(375);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/375
Implementation;Synthesis||CD638||@W:Signal writeaddr17 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(674);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/674||lsram_2048to139264x8.vhd(376);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/376
Implementation;Synthesis||CD638||@W:Signal writeaddr18 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(675);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/675||lsram_2048to139264x8.vhd(377);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/377
Implementation;Synthesis||CD638||@W:Signal writeaddr19 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(676);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/676||lsram_2048to139264x8.vhd(378);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/378
Implementation;Synthesis||CD638||@W:Signal writeaddr20 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(677);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/677||lsram_2048to139264x8.vhd(379);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/379
Implementation;Synthesis||CD638||@W:Signal writeaddr21 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(678);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/678||lsram_2048to139264x8.vhd(380);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/380
Implementation;Synthesis||CD638||@W:Signal writeaddr22 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(679);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/679||lsram_2048to139264x8.vhd(381);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/381
Implementation;Synthesis||CD638||@W:Signal writeaddr23 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(680);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/680||lsram_2048to139264x8.vhd(382);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/382
Implementation;Synthesis||CD638||@W:Signal writeaddr24 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(681);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/681||lsram_2048to139264x8.vhd(383);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/383
Implementation;Synthesis||CD638||@W:Signal writeaddr25 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(682);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/682||lsram_2048to139264x8.vhd(384);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/384
Implementation;Synthesis||CD638||@W:Signal writeaddr26 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(683);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/683||lsram_2048to139264x8.vhd(385);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/385
Implementation;Synthesis||CD638||@W:Signal writeaddr27 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(684);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/684||lsram_2048to139264x8.vhd(386);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/386
Implementation;Synthesis||CD638||@W:Signal writeaddr28 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(685);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/685||lsram_2048to139264x8.vhd(387);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/387
Implementation;Synthesis||CD638||@W:Signal writeaddr29 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(686);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/686||lsram_2048to139264x8.vhd(388);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/388
Implementation;Synthesis||CD638||@W:Signal writeaddr30 is undriven. Either assign the signal a value or remove the signal declaration.||top_sd.srr(687);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/687||lsram_2048to139264x8.vhd(389);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/389
Implementation;Synthesis||CL168||@W:Removing instance block17 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(692);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/692||lsram_2048to139264x8.vhd(25863);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/25863
Implementation;Synthesis||CL168||@W:Removing instance block18 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(693);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/693||lsram_2048to139264x8.vhd(25823);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/25823
Implementation;Synthesis||CL168||@W:Removing instance block19 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(694);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/694||lsram_2048to139264x8.vhd(25783);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/25783
Implementation;Synthesis||CL168||@W:Removing instance block20 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(695);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/695||lsram_2048to139264x8.vhd(25743);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/25743
Implementation;Synthesis||CL168||@W:Removing instance block21 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(696);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/696||lsram_2048to139264x8.vhd(25703);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/25703
Implementation;Synthesis||CL168||@W:Removing instance block22 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(697);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/697||lsram_2048to139264x8.vhd(25663);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/25663
Implementation;Synthesis||CL168||@W:Removing instance block23 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(698);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/698||lsram_2048to139264x8.vhd(25623);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/25623
Implementation;Synthesis||CL168||@W:Removing instance block24 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(699);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/699||lsram_2048to139264x8.vhd(25583);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/25583
Implementation;Synthesis||CL168||@W:Removing instance block25 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(700);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/700||lsram_2048to139264x8.vhd(25543);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/25543
Implementation;Synthesis||CL168||@W:Removing instance block26 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(701);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/701||lsram_2048to139264x8.vhd(25503);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/25503
Implementation;Synthesis||CL168||@W:Removing instance block27 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(702);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/702||lsram_2048to139264x8.vhd(25463);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/25463
Implementation;Synthesis||CL168||@W:Removing instance block28 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(703);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/703||lsram_2048to139264x8.vhd(25423);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/25423
Implementation;Synthesis||CL168||@W:Removing instance block29 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(704);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/704||lsram_2048to139264x8.vhd(25383);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/25383
Implementation;Synthesis||CL168||@W:Removing instance block30 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(705);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/705||lsram_2048to139264x8.vhd(25343);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/25343
Implementation;Synthesis||CL168||@W:Removing instance block31 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(706);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/706||lsram_2048to139264x8.vhd(25303);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/25303
Implementation;Synthesis||CL168||@W:Removing instance block32 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(707);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/707||lsram_2048to139264x8.vhd(25263);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/25263
Implementation;Synthesis||CL168||@W:Removing instance block33 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(708);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/708||lsram_2048to139264x8.vhd(25223);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/25223
Implementation;Synthesis||CL168||@W:Removing instance block34 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(709);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/709||lsram_2048to139264x8.vhd(25183);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/25183
Implementation;Synthesis||CL168||@W:Removing instance block35 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(710);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/710||lsram_2048to139264x8.vhd(25143);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/25143
Implementation;Synthesis||CL168||@W:Removing instance block36 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(711);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/711||lsram_2048to139264x8.vhd(25103);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/25103
Implementation;Synthesis||CL168||@W:Removing instance block37 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(712);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/712||lsram_2048to139264x8.vhd(25063);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/25063
Implementation;Synthesis||CL168||@W:Removing instance block38 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(713);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/713||lsram_2048to139264x8.vhd(25023);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/25023
Implementation;Synthesis||CL168||@W:Removing instance block39 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(714);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/714||lsram_2048to139264x8.vhd(24983);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/24983
Implementation;Synthesis||CL168||@W:Removing instance block40 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(715);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/715||lsram_2048to139264x8.vhd(24943);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/24943
Implementation;Synthesis||CL168||@W:Removing instance block41 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(716);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/716||lsram_2048to139264x8.vhd(24903);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/24903
Implementation;Synthesis||CL168||@W:Removing instance block42 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(717);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/717||lsram_2048to139264x8.vhd(24863);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/24863
Implementation;Synthesis||CL168||@W:Removing instance block43 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(718);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/718||lsram_2048to139264x8.vhd(24823);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/24823
Implementation;Synthesis||CL168||@W:Removing instance block44 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(719);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/719||lsram_2048to139264x8.vhd(24783);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/24783
Implementation;Synthesis||CL168||@W:Removing instance block45 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(720);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/720||lsram_2048to139264x8.vhd(24743);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/24743
Implementation;Synthesis||CL168||@W:Removing instance block46 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(721);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/721||lsram_2048to139264x8.vhd(24703);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/24703
Implementation;Synthesis||CL168||@W:Removing instance block47 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(722);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/722||lsram_2048to139264x8.vhd(24663);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/24663
Implementation;Synthesis||CL168||@W:Removing instance block48 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(723);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/723||lsram_2048to139264x8.vhd(24623);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/24623
Implementation;Synthesis||CL168||@W:Removing instance block49 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(724);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/724||lsram_2048to139264x8.vhd(24583);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/24583
Implementation;Synthesis||CL168||@W:Removing instance block50 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(725);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/725||lsram_2048to139264x8.vhd(24543);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/24543
Implementation;Synthesis||CL168||@W:Removing instance block51 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(726);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/726||lsram_2048to139264x8.vhd(24503);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/24503
Implementation;Synthesis||CL168||@W:Removing instance block52 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(727);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/727||lsram_2048to139264x8.vhd(24463);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/24463
Implementation;Synthesis||CL168||@W:Removing instance block53 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(728);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/728||lsram_2048to139264x8.vhd(24423);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/24423
Implementation;Synthesis||CL168||@W:Removing instance block54 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(729);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/729||lsram_2048to139264x8.vhd(24383);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/24383
Implementation;Synthesis||CL168||@W:Removing instance block55 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(730);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/730||lsram_2048to139264x8.vhd(24343);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/24343
Implementation;Synthesis||CL168||@W:Removing instance block56 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(731);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/731||lsram_2048to139264x8.vhd(24303);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/24303
Implementation;Synthesis||CL168||@W:Removing instance block57 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(732);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/732||lsram_2048to139264x8.vhd(24263);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/24263
Implementation;Synthesis||CL168||@W:Removing instance block58 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(733);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/733||lsram_2048to139264x8.vhd(24223);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/24223
Implementation;Synthesis||CL168||@W:Removing instance block59 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(734);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/734||lsram_2048to139264x8.vhd(24183);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/24183
Implementation;Synthesis||CL168||@W:Removing instance block60 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(735);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/735||lsram_2048to139264x8.vhd(24143);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/24143
Implementation;Synthesis||CL168||@W:Removing instance block61 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(736);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/736||lsram_2048to139264x8.vhd(24103);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/24103
Implementation;Synthesis||CL168||@W:Removing instance block62 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(737);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/737||lsram_2048to139264x8.vhd(24063);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/24063
Implementation;Synthesis||CL168||@W:Removing instance block63 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(738);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/738||lsram_2048to139264x8.vhd(24023);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/24023
Implementation;Synthesis||CL168||@W:Removing instance block64 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(739);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/739||lsram_2048to139264x8.vhd(23983);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/23983
Implementation;Synthesis||CL168||@W:Removing instance block65 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(740);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/740||lsram_2048to139264x8.vhd(23943);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/23943
Implementation;Synthesis||CL168||@W:Removing instance block66 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(741);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/741||lsram_2048to139264x8.vhd(23903);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/23903
Implementation;Synthesis||CL168||@W:Removing instance block67 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(742);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/742||lsram_2048to139264x8.vhd(23863);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/23863
Implementation;Synthesis||CL168||@W:Removing instance block68 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_sd.srr(743);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/743||lsram_2048to139264x8.vhd(23823);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/23823
Implementation;Synthesis||CL169||@W:Pruning unused register ckRdAddr_4(15 downto 9). Make sure that there are no unused intermediate registers.||top_sd.srr(744);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/744||lsram_2048to139264x8.vhd(932);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/932
Implementation;Synthesis||CL240||@W:Signal l_BUSY_all_3 is floating; a simulation mismatch is possible.||top_sd.srr(748);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/748||SramCtrlIf.vhd(138);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/138
Implementation;Synthesis||CL240||@W:Signal l_BUSY_all_2 is floating; a simulation mismatch is possible.||top_sd.srr(749);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/749||SramCtrlIf.vhd(137);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/137
Implementation;Synthesis||CL240||@W:Signal l_BUSY_all_1 is floating; a simulation mismatch is possible.||top_sd.srr(750);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/750||SramCtrlIf.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/136
Implementation;Synthesis||CD630||@N: Synthesizing coreahblsram_lib.coreahblsram_c0_coreahblsram_c0_0_ahblsramif.translated.||top_sd.srr(752);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/752||AHBLSramIf.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/23
Implementation;Synthesis||CD434||@W:Signal hsel in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(753);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/753||AHBLSramIf.vhd(128);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/128
Implementation;Synthesis||CD434||@W:Signal htrans in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(754);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/754||AHBLSramIf.vhd(128);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/128
Implementation;Synthesis||CD434||@W:Signal hreadyin in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(755);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/755||AHBLSramIf.vhd(128);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/128
Implementation;Synthesis||CD434||@W:Signal hburst in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(756);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/756||AHBLSramIf.vhd(183);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/183
Implementation;Synthesis||CD434||@W:Signal hreadyout_xhdl1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(757);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/757||AHBLSramIf.vhd(183);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/183
Implementation;Synthesis||CD434||@W:Signal hwdata_cal in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(758);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/758||AHBLSramIf.vhd(183);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/183
Implementation;Synthesis||CD434||@W:Signal hsize in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(759);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/759||AHBLSramIf.vhd(183);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/183
Implementation;Synthesis||CD434||@W:Signal hclk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(760);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/760||AHBLSramIf.vhd(183);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/183
Implementation;Synthesis||CD434||@W:Signal haddr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(761);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/761||AHBLSramIf.vhd(183);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/183
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top_sd.srr(762);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/762||AHBLSramIf.vhd(276);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/276
Implementation;Synthesis||CD434||@W:Signal hsize_d in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(763);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/763||AHBLSramIf.vhd(308);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/308
Implementation;Synthesis||CD434||@W:Signal ahbsram_req_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(764);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/764||AHBLSramIf.vhd(308);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/308
Implementation;Synthesis||CD434||@W:Signal sresetn in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(765);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/765||AHBLSramIf.vhd(308);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/308
Implementation;Synthesis||CD434||@W:Signal aresetn in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(766);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/766||AHBLSramIf.vhd(308);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/308
Implementation;Synthesis||CD434||@W:Signal ahbsram_req_xhdl4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(767);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/767||AHBLSramIf.vhd(308);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/308
Implementation;Synthesis||CD434||@W:Signal hclk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(768);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/768||AHBLSramIf.vhd(308);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/308
Implementation;Synthesis||CD434||@W:Signal ahbsram_req_d1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(769);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/769||AHBLSramIf.vhd(308);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/308
Implementation;Synthesis||CD434||@W:Signal burst_count_reg in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(770);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/770||AHBLSramIf.vhd(308);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/308
Implementation;Synthesis||CD434||@W:Signal burst_count in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(771);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/771||AHBLSramIf.vhd(308);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/308
Implementation;Synthesis||CD434||@W:Signal count in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(772);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/772||AHBLSramIf.vhd(308);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/308
Implementation;Synthesis||CD434||@W:Signal haddr_d in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(773);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/773||AHBLSramIf.vhd(308);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/308
Implementation;Synthesis||CD434||@W:Signal hwdata in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(774);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/774||AHBLSramIf.vhd(308);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/308
Implementation;Synthesis||CD434||@W:Signal hwrite_d in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(775);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/775||AHBLSramIf.vhd(308);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/308
Implementation;Synthesis||CD434||@W:Signal ahbsram_wdata_usram_xhdl6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(776);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/776||AHBLSramIf.vhd(356);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/356
Implementation;Synthesis||CD434||@W:Signal sresetn in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(777);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/777||AHBLSramIf.vhd(356);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/356
Implementation;Synthesis||CD434||@W:Signal aresetn in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(778);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/778||AHBLSramIf.vhd(356);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/356
Implementation;Synthesis||CD434||@W:Signal hclk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_sd.srr(779);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/779||AHBLSramIf.vhd(356);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/356
Implementation;Synthesis||CL169||@W:Pruning unused register HREADYIN_d_4. Make sure that there are no unused intermediate registers.||top_sd.srr(782);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/782||AHBLSramIf.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/135
Implementation;Synthesis||CL169||@W:Pruning unused register HSEL_d_4. Make sure that there are no unused intermediate registers.||top_sd.srr(783);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/783||AHBLSramIf.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/135
Implementation;Synthesis||CL169||@W:Pruning unused register HBURST_d_4(2 downto 0). Make sure that there are no unused intermediate registers.||top_sd.srr(784);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/784||AHBLSramIf.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/135
Implementation;Synthesis||CL169||@W:Pruning unused register HTRANS_d_4(1 downto 0). Make sure that there are no unused intermediate registers.||top_sd.srr(785);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/785||AHBLSramIf.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/135
Implementation;Synthesis||CL169||@W:Pruning unused register HWDATA_d_5(31 downto 0). Make sure that there are no unused intermediate registers.||top_sd.srr(786);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/786||AHBLSramIf.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.and2.syn_black_box.||top_sd.srr(794);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/794||smartfusion2.vhd(191);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/generic/smartfusion2.vhd'/linenumber/191
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ahbcurr_state.||top_sd.srr(800);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/800||AHBLSramIf.vhd(172);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/172
Implementation;Synthesis||CL159||@N: Input BUSY is unused.||top_sd.srr(806);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/806||AHBLSramIf.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/56
Implementation;Synthesis||CL246||@W:Input port bits 15 to 9 of writeaddr(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(809);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/809||lsram_2048to139264x8.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/34
Implementation;Synthesis||CL159||@N: Input readAddr is unused.||top_sd.srr(810);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/810||lsram_2048to139264x8.vhd(35);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/35
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sramcurr_state.||top_sd.srr(813);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/813||SramCtrlIf.vhd(179);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/179
Implementation;Synthesis||CL246||@W:Input port bits 19 to 18 of ahbsram_addr(19 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(819);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/819||SramCtrlIf.vhd(40);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/40
Implementation;Synthesis||CL159||@N: Input ahbsram_wdata_usram is unused.||top_sd.srr(820);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/820||SramCtrlIf.vhd(38);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/38
Implementation;Synthesis||CL246||@W:Input port bits 31 to 20 of haddr(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(823);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/823||CoreAHBLSRAM.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/CoreAHBLSRAM.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit fetch_engine.pc(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(834);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/834||neorv32_cpu_control.vhd(320);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/320
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of fetch_engine.pc(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top_sd.srr(835);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/835||neorv32_cpu_control.vhd(320);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/320
Implementation;Synthesis||CL260||@W:Pruning register bit 5 of ctrl.alu_cp_trig(5 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top_sd.srr(836);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/836||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of ctrl.alu_cp_trig(5 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top_sd.srr(837);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/837||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL189||@N: Register bit ctrl.alu_cp_trig(1) is always 0.||top_sd.srr(838);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/838||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of ctrl.alu_cp_trig(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top_sd.srr(839);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/839||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register trap_ctrl.irq_buf.||top_sd.srr(840);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/840||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register execute_engine.state.||top_sd.srr(841);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/841||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register fetch_engine.state.||top_sd.srr(857);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/857||neorv32_cpu_control.vhd(320);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/320
Implementation;Synthesis||CL190||@W:Optimizing register bit trap_ctrl.irq_buf(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(863);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/863||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||CL190||@W:Optimizing register bit trap_ctrl.irq_buf(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(864);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/864||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||CL279||@W:Pruning register bits 20 to 19 of trap_ctrl.irq_buf(20 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top_sd.srr(865);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/865||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||CL169||@W:Pruning unused register trap_ctrl.env_entered. Make sure that there are no unused intermediate registers.||top_sd.srr(866);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/866||neorv32_cpu_control.vhd(1438);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1438
Implementation;Synthesis||CL247||@W:Input port bit 0 of alu_add_i(31 downto 0) is unused ||top_sd.srr(867);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/867||neorv32_cpu_control.vhd(74);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/74
Implementation;Synthesis||CL159||@N: Input db_halt_req_i is unused.||top_sd.srr(868);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/868||neorv32_cpu_control.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/87
Implementation;Synthesis||CL246||@W:Input port bits 60 to 17 of ctrl_i(60 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(871);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/871||neorv32_cpu_regfile.vhd(39);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_regfile.vhd'/linenumber/39
Implementation;Synthesis||CL159||@N: Input rstn_i is unused.||top_sd.srr(872);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/872||neorv32_cpu_regfile.vhd(38);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_regfile.vhd'/linenumber/38
Implementation;Synthesis||CL247||@W:Input port bit 60 of ctrl_i(60 downto 0) is unused ||top_sd.srr(875);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/875||neorv32_cpu_cp_shifter.vhd(29);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_cp_shifter.vhd'/linenumber/29
Implementation;Synthesis||CL246||@W:Input port bits 58 to 49 of ctrl_i(60 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(876);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/876||neorv32_cpu_cp_shifter.vhd(29);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_cp_shifter.vhd'/linenumber/29
Implementation;Synthesis||CL246||@W:Input port bits 47 to 38 of ctrl_i(60 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(877);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/877||neorv32_cpu_cp_shifter.vhd(29);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_cp_shifter.vhd'/linenumber/29
Implementation;Synthesis||CL246||@W:Input port bits 36 to 0 of ctrl_i(60 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(878);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/878||neorv32_cpu_cp_shifter.vhd(29);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_cp_shifter.vhd'/linenumber/29
Implementation;Synthesis||CL159||@N: Input csr_we_i is unused.||top_sd.srr(881);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/881||neorv32_cpu_alu.vhd(37);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/37
Implementation;Synthesis||CL159||@N: Input csr_addr_i is unused.||top_sd.srr(882);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/882||neorv32_cpu_alu.vhd(38);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/38
Implementation;Synthesis||CL159||@N: Input csr_wdata_i is unused.||top_sd.srr(883);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/883||neorv32_cpu_alu.vhd(39);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/39
Implementation;Synthesis||CL159||@N: Input rs3_i is unused.||top_sd.srr(884);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/884||neorv32_cpu_alu.vhd(44);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/44
Implementation;Synthesis||CL159||@N: Input rs4_i is unused.||top_sd.srr(885);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/885||neorv32_cpu_alu.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/45
Implementation;Synthesis||CL247||@W:Input port bit 60 of ctrl_i(60 downto 0) is unused ||top_sd.srr(888);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/888||neorv32_cpu_lsu.vhd(26);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_lsu.vhd'/linenumber/26
Implementation;Synthesis||CL246||@W:Input port bits 58 to 38 of ctrl_i(60 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(889);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/889||neorv32_cpu_lsu.vhd(26);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_lsu.vhd'/linenumber/26
Implementation;Synthesis||CL246||@W:Input port bits 29 to 0 of ctrl_i(60 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(890);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/890||neorv32_cpu_lsu.vhd(26);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_lsu.vhd'/linenumber/26
Implementation;Synthesis||Z100||@N: "[NEORV32] CPU ISA: rv32ix_zicsr_zicntr_zifencei"||top_sd.srr(893);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/893||neorv32_cpu.vhd(125);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu.vhd'/linenumber/125
Implementation;Synthesis||Z100||@N: "[NEORV32] CPU tuning options: "||top_sd.srr(894);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/894||neorv32_cpu.vhd(147);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu.vhd'/linenumber/147
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register arbiter.state.||top_sd.srr(897);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/897||neorv32_intercon.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/59
Implementation;Synthesis||CL246||@W:Input port bits 67 to 32 of b_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(903);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/903||neorv32_intercon.vhd(31);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/31
Implementation;Synthesis||CL159||@N: Input a_rsp_i is unused.||top_sd.srr(906);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/906||neorv32_intercon.vhd(220);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/220
Implementation;Synthesis||CL159||@N: Input c_rsp_i is unused.||top_sd.srr(907);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/907||neorv32_intercon.vhd(224);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/224
Implementation;Synthesis||CL159||@N: Input d_rsp_i is unused.||top_sd.srr(908);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/908||neorv32_intercon.vhd(226);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/226
Implementation;Synthesis||CL246||@W:Input port bits 73 to 70 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(911);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/911||neorv32_dmem.entity.vhd(25);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_dmem.entity.vhd'/linenumber/25
Implementation;Synthesis||CL246||@W:Input port bits 31 to 13 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(912);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/912||neorv32_dmem.entity.vhd(25);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_dmem.entity.vhd'/linenumber/25
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(913);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/913||neorv32_dmem.entity.vhd(25);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_dmem.entity.vhd'/linenumber/25
Implementation;Synthesis||CL246||@W:Input port bits 73 to 72 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(916);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/916||neorv32_xbus.vhd(28);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_xbus.vhd'/linenumber/28
Implementation;Synthesis||CL159||@N: Input dev_00_rsp_i is unused.||top_sd.srr(919);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/919||neorv32_intercon.vhd(424);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/424
Implementation;Synthesis||CL159||@N: Input dev_02_rsp_i is unused.||top_sd.srr(920);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/920||neorv32_intercon.vhd(426);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/426
Implementation;Synthesis||CL159||@N: Input dev_04_rsp_i is unused.||top_sd.srr(921);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/921||neorv32_intercon.vhd(428);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/428
Implementation;Synthesis||CL159||@N: Input dev_05_rsp_i is unused.||top_sd.srr(922);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/922||neorv32_intercon.vhd(429);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/429
Implementation;Synthesis||CL159||@N: Input dev_06_rsp_i is unused.||top_sd.srr(923);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/923||neorv32_intercon.vhd(430);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/430
Implementation;Synthesis||CL159||@N: Input dev_07_rsp_i is unused.||top_sd.srr(924);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/924||neorv32_intercon.vhd(431);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/431
Implementation;Synthesis||CL159||@N: Input dev_08_rsp_i is unused.||top_sd.srr(925);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/925||neorv32_intercon.vhd(432);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/432
Implementation;Synthesis||CL159||@N: Input dev_09_rsp_i is unused.||top_sd.srr(926);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/926||neorv32_intercon.vhd(433);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/433
Implementation;Synthesis||CL159||@N: Input dev_12_rsp_i is unused.||top_sd.srr(927);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/927||neorv32_intercon.vhd(436);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/436
Implementation;Synthesis||CL159||@N: Input dev_13_rsp_i is unused.||top_sd.srr(928);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/928||neorv32_intercon.vhd(437);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/437
Implementation;Synthesis||CL159||@N: Input dev_14_rsp_i is unused.||top_sd.srr(929);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/929||neorv32_intercon.vhd(438);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/438
Implementation;Synthesis||CL159||@N: Input dev_15_rsp_i is unused.||top_sd.srr(930);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/930||neorv32_intercon.vhd(439);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/439
Implementation;Synthesis||CL159||@N: Input dev_16_rsp_i is unused.||top_sd.srr(931);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/931||neorv32_intercon.vhd(440);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/440
Implementation;Synthesis||CL159||@N: Input dev_17_rsp_i is unused.||top_sd.srr(932);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/932||neorv32_intercon.vhd(441);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/441
Implementation;Synthesis||CL159||@N: Input dev_18_rsp_i is unused.||top_sd.srr(933);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/933||neorv32_intercon.vhd(442);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/442
Implementation;Synthesis||CL159||@N: Input dev_19_rsp_i is unused.||top_sd.srr(934);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/934||neorv32_intercon.vhd(443);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/443
Implementation;Synthesis||CL159||@N: Input dev_20_rsp_i is unused.||top_sd.srr(935);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/935||neorv32_intercon.vhd(444);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/444
Implementation;Synthesis||CL159||@N: Input dev_21_rsp_i is unused.||top_sd.srr(936);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/936||neorv32_intercon.vhd(445);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/445
Implementation;Synthesis||CL159||@N: Input dev_22_rsp_i is unused.||top_sd.srr(937);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/937||neorv32_intercon.vhd(446);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/446
Implementation;Synthesis||CL159||@N: Input dev_23_rsp_i is unused.||top_sd.srr(938);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/938||neorv32_intercon.vhd(447);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/447
Implementation;Synthesis||CL159||@N: Input dev_24_rsp_i is unused.||top_sd.srr(939);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/939||neorv32_intercon.vhd(448);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/448
Implementation;Synthesis||CL159||@N: Input dev_25_rsp_i is unused.||top_sd.srr(940);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/940||neorv32_intercon.vhd(449);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/449
Implementation;Synthesis||CL159||@N: Input dev_26_rsp_i is unused.||top_sd.srr(941);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/941||neorv32_intercon.vhd(450);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/450
Implementation;Synthesis||CL159||@N: Input dev_27_rsp_i is unused.||top_sd.srr(942);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/942||neorv32_intercon.vhd(451);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/451
Implementation;Synthesis||CL159||@N: Input dev_28_rsp_i is unused.||top_sd.srr(943);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/943||neorv32_intercon.vhd(452);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/452
Implementation;Synthesis||CL159||@N: Input dev_29_rsp_i is unused.||top_sd.srr(944);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/944||neorv32_intercon.vhd(453);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/453
Implementation;Synthesis||CL159||@N: Input dev_30_rsp_i is unused.||top_sd.srr(945);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/945||neorv32_intercon.vhd(454);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/454
Implementation;Synthesis||CL159||@N: Input dev_31_rsp_i is unused.||top_sd.srr(946);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/946||neorv32_intercon.vhd(455);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/455
Implementation;Synthesis||CL246||@W:Input port bits 73 to 70 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(949);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/949||neorv32_gpio.vhd(25);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/25
Implementation;Synthesis||CL246||@W:Input port bits 67 to 40 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(950);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/950||neorv32_gpio.vhd(25);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/25
Implementation;Synthesis||CL246||@W:Input port bits 31 to 4 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(951);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/951||neorv32_gpio.vhd(25);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/25
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(952);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/952||neorv32_gpio.vhd(25);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/25
Implementation;Synthesis||CL246||@W:Input port bits 63 to 8 of gpio_i(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(953);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/953||neorv32_gpio.vhd(28);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/28
Implementation;Synthesis||CL246||@W:Input port bits 73 to 70 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(956);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/956||neorv32_mtime.vhd(22);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_mtime.vhd'/linenumber/22
Implementation;Synthesis||CL246||@W:Input port bits 67 to 64 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(957);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/957||neorv32_mtime.vhd(22);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_mtime.vhd'/linenumber/22
Implementation;Synthesis||CL246||@W:Input port bits 31 to 4 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(958);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/958||neorv32_mtime.vhd(22);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_mtime.vhd'/linenumber/22
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(959);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/959||neorv32_mtime.vhd(22);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_mtime.vhd'/linenumber/22
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rx_engine.state.||top_sd.srr(964);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/964||neorv32_uart.vhd(393);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/393
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register tx_engine.state.||top_sd.srr(971);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/971||neorv32_uart.vhd(321);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/321
Implementation;Synthesis||CL246||@W:Input port bits 73 to 70 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(980);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/980||neorv32_uart.vhd(33);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/33
Implementation;Synthesis||CL246||@W:Input port bits 67 to 62 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(981);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/981||neorv32_uart.vhd(33);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/33
Implementation;Synthesis||CL247||@W:Input port bit 59 of bus_req_i(73 downto 0) is unused ||top_sd.srr(982);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/982||neorv32_uart.vhd(33);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/33
Implementation;Synthesis||CL246||@W:Input port bits 53 to 48 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(983);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/983||neorv32_uart.vhd(33);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/33
Implementation;Synthesis||CL246||@W:Input port bits 31 to 3 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(984);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/984||neorv32_uart.vhd(33);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/33
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(985);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/985||neorv32_uart.vhd(33);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/33
Implementation;Synthesis||CL246||@W:Input port bits 73 to 70 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(988);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/988||neorv32_sysinfo.vhd(64);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/64
Implementation;Synthesis||CL246||@W:Input port bits 67 to 64 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(989);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/989||neorv32_sysinfo.vhd(64);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/64
Implementation;Synthesis||CL246||@W:Input port bits 31 to 4 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(990);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/990||neorv32_sysinfo.vhd(64);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/64
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.||top_sd.srr(991);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/991||neorv32_sysinfo.vhd(64);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/64
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of clk_div_ff(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top_sd.srr(994);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/994||neorv32_top.vhd(438);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/438
Implementation;Synthesis||Z100||@N: "[NEORV32] The NEORV32 RISC-V Processor (v1.10.2.0), github.com/stnolting/neorv32"||top_sd.srr(995);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/995||neorv32_top.vhd(333);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/333
Implementation;Synthesis||Z100||@N: "[NEORV32] Processor Configuration: DMEM XBUS GPIO MTIME UART0 SYSINFO "||top_sd.srr(996);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/996||neorv32_top.vhd(339);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/339
Implementation;Synthesis||CL159||@N: Input jtag_tck_i is unused.||top_sd.srr(997);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/997||neorv32_top.vhd(140);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/140
Implementation;Synthesis||CL159||@N: Input jtag_tms_i is unused.||top_sd.srr(998);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/998||neorv32_top.vhd(143);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/143
Implementation;Synthesis||CL159||@N: Input slink_rx_dat_i is unused.||top_sd.srr(999);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/999||neorv32_top.vhd(158);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/158
Implementation;Synthesis||CL159||@N: Input slink_rx_src_i is unused.||top_sd.srr(1000);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1000||neorv32_top.vhd(159);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/159
Implementation;Synthesis||CL159||@N: Input slink_rx_val_i is unused.||top_sd.srr(1001);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1001||neorv32_top.vhd(160);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/160
Implementation;Synthesis||CL159||@N: Input slink_rx_lst_i is unused.||top_sd.srr(1002);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1002||neorv32_top.vhd(161);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/161
Implementation;Synthesis||CL159||@N: Input slink_tx_rdy_i is unused.||top_sd.srr(1003);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1003||neorv32_top.vhd(167);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/167
Implementation;Synthesis||CL159||@N: Input xip_dat_i is unused.||top_sd.srr(1004);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1004||neorv32_top.vhd(172);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/172
Implementation;Synthesis||CL159||@N: Input uart1_rxd_i is unused.||top_sd.srr(1005);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1005||neorv32_top.vhd(187);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/187
Implementation;Synthesis||CL159||@N: Input uart1_cts_i is unused.||top_sd.srr(1006);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1006||neorv32_top.vhd(189);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/189
Implementation;Synthesis||CL159||@N: Input spi_dat_i is unused.||top_sd.srr(1007);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1007||neorv32_top.vhd(194);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/194
Implementation;Synthesis||CL159||@N: Input sdi_clk_i is unused.||top_sd.srr(1008);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1008||neorv32_top.vhd(198);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/198
Implementation;Synthesis||CL159||@N: Input sdi_dat_i is unused.||top_sd.srr(1009);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1009||neorv32_top.vhd(200);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/200
Implementation;Synthesis||CL159||@N: Input sdi_csn_i is unused.||top_sd.srr(1010);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1010||neorv32_top.vhd(201);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/201
Implementation;Synthesis||CL159||@N: Input twi_sda_i is unused.||top_sd.srr(1011);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1011||neorv32_top.vhd(204);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/204
Implementation;Synthesis||CL159||@N: Input twi_scl_i is unused.||top_sd.srr(1012);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1012||neorv32_top.vhd(206);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/206
Implementation;Synthesis||CL159||@N: Input onewire_i is unused.||top_sd.srr(1013);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1013||neorv32_top.vhd(210);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/210
Implementation;Synthesis||CL159||@N: Input cfs_in_i is unused.||top_sd.srr(1014);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1014||neorv32_top.vhd(217);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/217
Implementation;Synthesis||CL159||@N: Input xirq_i is unused.||top_sd.srr(1015);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1015||neorv32_top.vhd(227);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/227
Implementation;Synthesis||CL159||@N: Input mtime_irq_i is unused.||top_sd.srr(1016);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1016||neorv32_top.vhd(230);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/230
Implementation;Synthesis||CL159||@N: Input XTL is unused.||top_sd.srr(1021);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1021||OSC_C0_OSC_C0_0_OSC.vhd(10);liberoaction://cross_probe/hdl/file/'<project>/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/10
Implementation;Synthesis||CL247||@W:Input port bit 1 of xbus_tag_i(2 downto 0) is unused ||top_sd.srr(1026);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1026||xbus2ahblite_bridge.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/xbus2ahblite_bridge.vhd'/linenumber/23
Implementation;Synthesis||BN362||@N: Removing sequential instance burst_count_reg[4:0] (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top_sd.srr(1182);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1182||AHBLSramIf.vhd(251);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/251
Implementation;Synthesis||BN362||@N: Removing sequential instance HADDR_d[19:0] (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top_sd.srr(1183);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1183||AHBLSramIf.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/135
Implementation;Synthesis||BN362||@N: Removing sequential instance HSIZE_d[2:0] (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top_sd.srr(1184);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1184||AHBLSramIf.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/135
Implementation;Synthesis||BN362||@N: Removing sequential instance HWRITE_d (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top_sd.srr(1185);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1185||AHBLSramIf.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/135
Implementation;Synthesis||BN362||@N: Removing sequential instance ctrl\.alu_cp_trig[4:3] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top_sd.srr(1186);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1186||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||BN362||@N: Removing sequential instance block16 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||top_sd.srr(1187);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1187||lsram_2048to139264x8.vhd(25903);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/25903
Implementation;Synthesis||BN362||@N: Removing sequential instance block15 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||top_sd.srr(1188);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1188||lsram_2048to139264x8.vhd(25943);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/25943
Implementation;Synthesis||BN362||@N: Removing sequential instance block14 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||top_sd.srr(1189);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1189||lsram_2048to139264x8.vhd(25983);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/25983
Implementation;Synthesis||BN362||@N: Removing sequential instance block13 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||top_sd.srr(1190);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1190||lsram_2048to139264x8.vhd(26023);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/26023
Implementation;Synthesis||BN362||@N: Removing sequential instance block12 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||top_sd.srr(1191);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1191||lsram_2048to139264x8.vhd(26063);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/26063
Implementation;Synthesis||BN362||@N: Removing sequential instance block11 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||top_sd.srr(1192);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1192||lsram_2048to139264x8.vhd(26103);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/26103
Implementation;Synthesis||BN362||@N: Removing sequential instance block10 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||top_sd.srr(1193);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1193||lsram_2048to139264x8.vhd(26143);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/26143
Implementation;Synthesis||BN362||@N: Removing sequential instance block9 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||top_sd.srr(1194);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1194||lsram_2048to139264x8.vhd(26183);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/26183
Implementation;Synthesis||BN362||@N: Removing sequential instance block8 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||top_sd.srr(1195);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1195||lsram_2048to139264x8.vhd(26223);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/26223
Implementation;Synthesis||BN362||@N: Removing sequential instance block7 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||top_sd.srr(1196);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1196||lsram_2048to139264x8.vhd(26263);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/26263
Implementation;Synthesis||BN362||@N: Removing sequential instance block6 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||top_sd.srr(1197);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1197||lsram_2048to139264x8.vhd(26303);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/26303
Implementation;Synthesis||BN362||@N: Removing sequential instance block5 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||top_sd.srr(1198);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1198||lsram_2048to139264x8.vhd(26343);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/26343
Implementation;Synthesis||BN362||@N: Removing sequential instance block4 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||top_sd.srr(1199);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1199||lsram_2048to139264x8.vhd(26383);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/26383
Implementation;Synthesis||BN362||@N: Removing sequential instance block3 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||top_sd.srr(1200);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1200||lsram_2048to139264x8.vhd(26423);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/26423
Implementation;Synthesis||BN362||@N: Removing sequential instance block2 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||top_sd.srr(1201);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1201||lsram_2048to139264x8.vhd(26463);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/26463
Implementation;Synthesis||BN362||@N: Removing sequential instance block1 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||top_sd.srr(1202);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1202||lsram_2048to139264x8.vhd(26503);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/26503
Implementation;Synthesis||BN362||@N: Removing sequential instance uart_rts_o (in view: neorv32.neorv32_uart(neorv32_uart_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top_sd.srr(1203);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1203||neorv32_uart.vhd(463);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/463
Implementation;Synthesis||BN362||@N: Removing sequential instance mtime_lo_q[31:0] (in view: neorv32.neorv32_mtime(neorv32_mtime_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top_sd.srr(1204);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1204||neorv32_mtime.vhd(121);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_mtime.vhd'/linenumber/121
Implementation;Synthesis||BN362||@N: Removing sequential instance ctrl\.lsu_fence (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top_sd.srr(1205);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1205||neorv32_cpu_control.vhd(553);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/553
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=21 on top level netlist top_sd ||top_sd.srr(1206);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1206||null;null
Implementation;Synthesis||MT688||@W:No path from master pin (-source) to source of clock FCCC_C0_0/FCCC_C0_0/GL0 due to black box FCCC_C0_0.FCCC_C0_0.CCC_INST ||top_sd.srr(1210);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1210||synthesis.fdc(8);liberoaction://cross_probe/hdl/file/'<project>/designer/top_sd/synthesis.fdc'/linenumber/8
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||top_sd.srr(1239);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1239||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance tx_engine\.state[3] (in view: neorv32.neorv32_uart(neorv32_uart_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top_sd.srr(1288);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1288||neorv32_uart.vhd(321);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/321
Implementation;Synthesis||BN362||@N: Removing sequential instance tx_engine\.state[4] (in view: neorv32.neorv32_uart(neorv32_uart_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top_sd.srr(1289);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1289||neorv32_uart.vhd(321);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/321
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_engine\.state[0:3] (in view: neorv32.neorv32_uart(neorv32_uart_rtl)); safe FSM implementation is not required.||top_sd.srr(1296);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1296||neorv32_uart.vhd(393);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/393
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/synthesis/top_sd_cck.rpt" .||top_sd.srr(1300);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1300||null;null
Implementation;Synthesis||BN132||@W:Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sram_ren_d because it is equivalent to instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sram_done. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(1357);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1357||SramCtrlIf.vhd(387);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/387
Implementation;Synthesis||BN362||@N: Removing sequential instance ahbsram_wdata_usram_d[31:0] (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top_sd.srr(1362);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1362||AHBLSramIf.vhd(343);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/343
Implementation;Synthesis||MO197||@W:Removing FSM register ahbcurr_state[1] (in view view:coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf(translated)) because its output is a constant.||top_sd.srr(1371);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1371||AHBLSramIf.vhd(172);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/172
Implementation;Synthesis||MO231||@N: Found counter in view:coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf(translated) instance count[4:0] ||top_sd.srr(1372);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1372||AHBLSramIf.vhd(264);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/264
Implementation;Synthesis||BN362||@N: Removing sequential instance sramcurr_state[0] (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_SramCtrlIf(translated)) because it does not drive other instances.||top_sd.srr(1378);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1378||SramCtrlIf.vhd(179);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/179
Implementation;Synthesis||FX107||@W:RAM memory_system\.neorv32_int_dmem_inst_true\.neorv32_int_dmem_inst.mem_ram_b3[31:24] (in view: neorv32.neorv32_top(neorv32_top_rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top_sd.srr(1380);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1380||neorv32_dmem.default.vhd(31);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_dmem.default.vhd'/linenumber/31
Implementation;Synthesis||FX107||@W:RAM memory_system\.neorv32_int_dmem_inst_true\.neorv32_int_dmem_inst.mem_ram_b2[23:16] (in view: neorv32.neorv32_top(neorv32_top_rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top_sd.srr(1382);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1382||neorv32_dmem.default.vhd(31);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_dmem.default.vhd'/linenumber/31
Implementation;Synthesis||FX107||@W:RAM memory_system\.neorv32_int_dmem_inst_true\.neorv32_int_dmem_inst.mem_ram_b1[15:8] (in view: neorv32.neorv32_top(neorv32_top_rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top_sd.srr(1384);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1384||neorv32_dmem.default.vhd(31);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_dmem.default.vhd'/linenumber/31
Implementation;Synthesis||FX107||@W:RAM memory_system\.neorv32_int_dmem_inst_true\.neorv32_int_dmem_inst.mem_ram_b0[7:0] (in view: neorv32.neorv32_top(neorv32_top_rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top_sd.srr(1386);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1386||neorv32_dmem.default.vhd(31);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_dmem.default.vhd'/linenumber/31
Implementation;Synthesis||FX107||@W:RAM core_complex\.neorv32_cpu_inst.neorv32_cpu_regfile_inst.reg_file_1[31:0] (in view: neorv32.neorv32_top(neorv32_top_rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top_sd.srr(1388);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1388||neorv32_cpu_regfile.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_regfile.vhd'/linenumber/56
Implementation;Synthesis||FX107||@W:RAM core_complex\.neorv32_cpu_inst.neorv32_cpu_regfile_inst.reg_file[31:0] (in view: neorv32.neorv32_top(neorv32_top_rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top_sd.srr(1389);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1389||neorv32_cpu_regfile.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_regfile.vhd'/linenumber/56
Implementation;Synthesis||MO231||@N: Found counter in view:neorv32.neorv32_top(neorv32_top_rtl) instance clk_div[11:0] ||top_sd.srr(1390);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1390||neorv32_top.vhd(438);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/438
Implementation;Synthesis||MO231||@N: Found counter in view:neorv32.neorv32_top(neorv32_top_rtl) instance memory_system\.neorv32_xbus_inst_true\.neorv32_xbus_inst.timeout_cnt[8:0] ||top_sd.srr(1391);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1391||neorv32_xbus.vhd(96);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_xbus.vhd'/linenumber/96
Implementation;Synthesis||MO231||@N: Found counter in view:neorv32.neorv32_top(neorv32_top_rtl) instance neorv32_bus_gateway_inst.keeper\.cnt[4:0] ||top_sd.srr(1392);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1392||neorv32_intercon.vhd(332);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/332
Implementation;Synthesis||MO231||@N: Found counter in view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl) instance cnt\.lo_2[31:0] ||top_sd.srr(1413);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1413||neorv32_cpu_control.vhd(2093);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2093
Implementation;Synthesis||MO231||@N: Found counter in view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl) instance cnt\.lo_0[31:0] ||top_sd.srr(1414);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1414||neorv32_cpu_control.vhd(2093);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2093
Implementation;Synthesis||MO231||@N: Found counter in view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl) instance cnt\.hi_2[31:0] ||top_sd.srr(1415);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1415||neorv32_cpu_control.vhd(2093);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2093
Implementation;Synthesis||MO231||@N: Found counter in view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl) instance cnt\.hi_0[31:0] ||top_sd.srr(1416);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1416||neorv32_cpu_control.vhd(2093);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2093
Implementation;Synthesis||FX107||@W:RAM prefetch_buffer\.1\.prefetch_buffer_inst.fifo_mem[15:0] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top_sd.srr(1417);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1417||neorv32_fifo.vhd(50);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/50
Implementation;Synthesis||FX107||@W:RAM prefetch_buffer\.0\.prefetch_buffer_inst.fifo_mem[16:0] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top_sd.srr(1418);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1418||neorv32_fifo.vhd(50);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/50
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[18] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_sd.srr(1419);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1419||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[17] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_sd.srr(1420);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1420||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[16] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_sd.srr(1421);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1421||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[15] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_sd.srr(1422);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1422||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[14] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_sd.srr(1423);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1423||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[13] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_sd.srr(1424);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1424||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[12] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_sd.srr(1425);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1425||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[11] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_sd.srr(1426);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1426||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[10] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_sd.srr(1427);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1427||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[9] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_sd.srr(1428);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1428||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[8] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_sd.srr(1429);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1429||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[7] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_sd.srr(1430);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1430||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[4] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_sd.srr(1431);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1431||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[3] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_sd.srr(1432);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1432||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[2] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_sd.srr(1433);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1433||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[0] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_sd.srr(1434);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1434||neorv32_cpu_control.vhd(1338);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1338
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') un1_cmp (in view: neorv32.neorv32_cpu_alu(neorv32_cpu_cpu_rtl))||top_sd.srr(1435);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1435||neorv32_cpu_alu.vhd(100);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/100
Implementation;Synthesis||MO231||@N: Found counter in view:neorv32.neorv32_cpu_cp_shifter(neorv32_cpu_cp_shifter_rtl) instance shifter\.cnt[4:0] ||top_sd.srr(1436);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1436||neorv32_cpu_cp_shifter.vhd(69);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_cp_shifter.vhd'/linenumber/69
Implementation;Synthesis||MO231||@N: Found counter in view:neorv32.neorv32_mtime(neorv32_mtime_rtl) instance mtime_lo[31:0] ||top_sd.srr(1442);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1442||neorv32_mtime.vhd(90);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_mtime.vhd'/linenumber/90
Implementation;Synthesis||MO231||@N: Found counter in view:neorv32.neorv32_mtime(neorv32_mtime_rtl) instance mtime_hi[31:0] ||top_sd.srr(1443);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1443||neorv32_mtime.vhd(90);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_mtime.vhd'/linenumber/90
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') un2_cmp_lo_eq (in view: neorv32.neorv32_mtime(neorv32_mtime_rtl))||top_sd.srr(1444);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1444||neorv32_mtime.vhd(146);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_mtime.vhd'/linenumber/146
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') un2_cmp_hi_eq (in view: neorv32.neorv32_mtime(neorv32_mtime_rtl))||top_sd.srr(1445);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1445||neorv32_mtime.vhd(148);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_mtime.vhd'/linenumber/148
Implementation;Synthesis||BN362||@N: Removing sequential instance tx_engine\.state[3] (in view: neorv32.neorv32_uart(neorv32_uart_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top_sd.srr(1454);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1454||neorv32_uart.vhd(321);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/321
Implementation;Synthesis||BN362||@N: Removing sequential instance tx_engine\.state[4] (in view: neorv32.neorv32_uart(neorv32_uart_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top_sd.srr(1455);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1455||neorv32_uart.vhd(321);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/321
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_engine\.state[0:3] (in view: neorv32.neorv32_uart(neorv32_uart_rtl)); safe FSM implementation is not required.||top_sd.srr(1462);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1462||neorv32_uart.vhd(393);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/393
Implementation;Synthesis||MO231||@N: Found counter in view:neorv32.neorv32_uart(neorv32_uart_rtl) instance rx_engine\.baudcnt[9:0] ||top_sd.srr(1463);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1463||neorv32_uart.vhd(393);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/393
Implementation;Synthesis||MO231||@N: Found counter in view:neorv32.neorv32_uart(neorv32_uart_rtl) instance tx_engine\.baudcnt[9:0] ||top_sd.srr(1464);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1464||neorv32_uart.vhd(321);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/321
Implementation;Synthesis||BN132||@W:Removing instance neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.io_system.neorv32_uart0_inst_true.neorv32_uart0_inst.bus_rsp_o.data[20] because it is equivalent to instance neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.io_system.neorv32_uart0_inst_true.neorv32_uart0_inst.bus_rsp_o.data[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(1465);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1465||neorv32_uart.vhd(155);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/155
Implementation;Synthesis||BN132||@W:Removing instance neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.io_system.neorv32_uart0_inst_true.neorv32_uart0_inst.bus_rsp_o.data[23] because it is equivalent to instance neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.io_system.neorv32_uart0_inst_true.neorv32_uart0_inst.bus_rsp_o.data[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(1466);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1466||neorv32_uart.vhd(155);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/155
Implementation;Synthesis||BN132||@W:Removing instance neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.clk_gen_en_ff because it is equivalent to instance neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.io_system.neorv32_uart0_inst_true.neorv32_uart0_inst.rx_engine.state[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_sd.srr(1470);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1470||neorv32_top.vhd(438);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/438
Implementation;Synthesis||BN362||@N: Removing sequential instance neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.core_complex\.neorv32_cpu_inst.neorv32_cpu_control_inst.fetch_engine\.pc[1] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1475);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1475||neorv32_cpu_control.vhd(320);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/320
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.S0\.byte_0.block0 (in view: work.top_sd(rtl)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||top_sd.srr(1479);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1479||lsram_2048to139264x8.vhd(26543);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd'/linenumber/26543
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf.ahbcurr_state[0] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1480);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1480||AHBLSramIf.vhd(172);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/172
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf.ahbsram_req_d1 (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1481);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1481||AHBLSramIf.vhd(294);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/294
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[29] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1482);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1482||SramCtrlIf.vhd(372);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/372
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[30] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1483);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1483||SramCtrlIf.vhd(372);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/372
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[31] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1484);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1484||SramCtrlIf.vhd(372);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/372
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[14] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1485);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1485||SramCtrlIf.vhd(372);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/372
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[15] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1486);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1486||SramCtrlIf.vhd(372);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/372
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[16] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1487);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1487||SramCtrlIf.vhd(372);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/372
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[17] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1488);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1488||SramCtrlIf.vhd(372);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/372
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[18] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1489);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1489||SramCtrlIf.vhd(372);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/372
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[19] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1490);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1490||SramCtrlIf.vhd(372);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/372
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[20] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1491);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1491||SramCtrlIf.vhd(372);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/372
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[21] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1492);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1492||SramCtrlIf.vhd(372);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/372
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[22] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1493);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1493||SramCtrlIf.vhd(372);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/372
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[23] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1494);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1494||SramCtrlIf.vhd(372);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/372
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[24] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1495);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1495||SramCtrlIf.vhd(372);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/372
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[25] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1496);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1496||SramCtrlIf.vhd(372);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/372
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[26] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1497);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1497||SramCtrlIf.vhd(372);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/372
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[27] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1498);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1498||SramCtrlIf.vhd(372);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/372
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[28] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1499);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1499||SramCtrlIf.vhd(372);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/372
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[0] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1500);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1500||SramCtrlIf.vhd(372);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/372
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[1] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1501);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1501||SramCtrlIf.vhd(372);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/372
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[2] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1502);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1502||SramCtrlIf.vhd(372);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/372
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[3] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1503);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1503||SramCtrlIf.vhd(372);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/372
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[4] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1504);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1504||SramCtrlIf.vhd(372);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/372
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[5] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1505);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1505||SramCtrlIf.vhd(372);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/372
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[6] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1506);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1506||SramCtrlIf.vhd(372);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/372
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[7] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1507);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1507||SramCtrlIf.vhd(372);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/372
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[8] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1508);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1508||SramCtrlIf.vhd(372);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/372
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[9] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1509);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1509||SramCtrlIf.vhd(372);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/372
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[10] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1510);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1510||SramCtrlIf.vhd(372);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/372
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[11] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1511);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1511||SramCtrlIf.vhd(372);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/372
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[12] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1512);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1512||SramCtrlIf.vhd(372);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/372
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramahb_rdata_xhdl2[13] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1513);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1513||SramCtrlIf.vhd(372);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/372
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sram_done (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1514);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1514||SramCtrlIf.vhd(401);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/401
Implementation;Synthesis||BN362||@N: Removing sequential instance neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.memory_system\.neorv32_xbus_inst_true\.neorv32_xbus_inst.bus_rw (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1515);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1515||neorv32_xbus.vhd(96);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_xbus.vhd'/linenumber/96
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_SramCtrlIf.sramcurr_state[1] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1516);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1516||SramCtrlIf.vhd(179);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd'/linenumber/179
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf.count[0] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1526);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1526||AHBLSramIf.vhd(264);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/264
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf.count[2] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1527);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1527||AHBLSramIf.vhd(264);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/264
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf.count[1] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1528);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1528||AHBLSramIf.vhd(264);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/264
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf.count[4] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1529);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1529||AHBLSramIf.vhd(264);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/264
Implementation;Synthesis||BN362||@N: Removing sequential instance COREAHBLSRAM_C0_0.COREAHBLSRAM_C0_0.U_COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf.count[3] (in view: work.top_sd(rtl)) because it does not drive other instances.||top_sd.srr(1530);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1530||AHBLSramIf.vhd(264);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd'/linenumber/264
Implementation;Synthesis||FP130||@N: Promoting Net neorv32_ProcessorTop_MinimalBoot_0.neorv32_inst.rstn_sys on CLKINT  I_455 ||top_sd.srr(1540);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1540||null;null
Implementation;Synthesis||MT615||@N: Found clock OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns ||top_sd.srr(1599);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1599||null;null
Implementation;Synthesis||MT615||@N: Found clock FCCC_C0_0/FCCC_C0_0/GL0 with period 100.00ns ||top_sd.srr(1600);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_sd.srr'/linenumber/1600||null;null
Implementation;Place and Route;RootName:top_sd
Implementation;Place and Route||(null)||Please refer to the log file for details about 6 Info(s)||top_sd_layout_log.log;liberoaction://open_report/file/top_sd_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:top_sd
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||top_sd_generateBitstream.log;liberoaction://open_report/file/top_sd_generateBitstream.log||(null);(null)
