

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Thu Nov  2 00:53:04 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  4827573706|  4827573706|  48.276 sec|  48.276 sec|  4827573706|  4827573706|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+------------+------------+-----------+-----------+-----------+-------+----------+
        |                        |     Latency (cycles)    | Iteration |  Initiation Interval  |  Trip |          |
        |        Loop Name       |     min    |     max    |  Latency  |  achieved |   target  | Count | Pipelined|
        +------------------------+------------+------------+-----------+-----------+-----------+-------+----------+
        |- TILE_J                |  4827573705|  4827573705|  321838247|          -|          -|     15|        no|
        | + TILE_I               |   321838245|   321838245|   21455883|          -|          -|     15|        no|
        |  ++ TILE_I.1           |         312|         312|          1|          -|          -|    312|        no|
        |  ++ IN_BUFFER_BY       |        6925|        6925|        277|          -|          -|     25|        no|
        |   +++ IN_BUFFER_BX     |         275|         275|         11|          -|          -|     25|        no|
        |  ++ NOUT               |    21365184|    21365184|     333831|          -|          -|     64|        no|
        |   +++ TY               |      333829|      333829|      19637|          -|          -|     17|        no|
        |    ++++ TX             |       19635|       19635|       1155|          -|          -|     17|        no|
        |     +++++ KY           |        1152|        1152|        128|          -|          -|      9|        no|
        |      ++++++ KX         |         126|         126|         14|          -|          -|      9|        no|
        |  ++ OUT_BUFFER_NOUT    |       64960|       64960|       1015|          -|          -|     64|        no|
        |   +++ OUT_BUFFER_TY    |        1003|        1003|         59|          -|          -|     17|        no|
        |    ++++ OUT_BUFFER_TX  |          51|          51|          3|          -|          -|     17|        no|
        |  ++ TILE_I.5           |       18496|       18496|          1|          -|          -|  18496|        no|
        +------------------------+------------+------------+-----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|    1721|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|       0|      23|    -|
|Memory           |       40|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     562|    -|
|Register         |        -|     -|    1042|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       40|     1|    1042|    2306|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       13|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_5ns_6ns_10_1_1_U1  |mul_5ns_6ns_10_1_1  |        0|   0|  0|  23|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   0|  0|  23|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_24s_12s_36ns_36_4_1_U2  |mac_muladd_24s_12s_36ns_36_4_1  |  i0 + i1 * i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    +-----------------------+-----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |         Memory        |                  Module                 | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------------------+-----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |input_fm_buffer_2_0_U  |conv1_input_fm_buffer_2_0_RAM_AUTO_1R1W  |        2|  0|   0|    0|    625|   24|     1|        15000|
    |output_fm_buffer_1_U   |conv1_output_fm_buffer_1_RAM_AUTO_1R1W   |       38|  0|   0|    0|  18496|   32|     1|       591872|
    +-----------------------+-----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                  |                                         |       40|  0|   0|    0|  19121|   56|     2|       606872|
    +-----------------------+-----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln102_1_fu_844_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln102_2_fu_728_p2    |         +|   0|  0|  17|          10|          10|
    |add_ln102_fu_839_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln115_5_fu_1192_p2   |         +|   0|  0|  31|          24|          18|
    |add_ln115_fu_1226_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln116_fu_1361_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln117_fu_1480_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln119_1_fu_1214_p2   |         +|   0|  0|  19|          12|          12|
    |add_ln119_2_fu_1324_p2   |         +|   0|  0|  19|          12|          12|
    |add_ln119_3_fu_1345_p2   |         +|   0|  0|  22|          15|          15|
    |add_ln119_4_fu_1464_p2   |         +|   0|  0|  22|          15|          15|
    |add_ln119_fu_1490_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln120_fu_1495_p2     |         +|   0|  0|  38|          31|          31|
    |add_ln31_fu_562_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln32_fu_586_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln45_1_fu_873_p2     |         +|   0|  0|  21|          14|           8|
    |add_ln45_fu_907_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln48_1_fu_921_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln48_fu_968_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln49_fu_994_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln52_fu_1010_p2      |         +|   0|  0|  12|           4|           1|
    |add_ln53_fu_1050_p2      |         +|   0|  0|  12|           4|           1|
    |add_ln57_fu_1056_p2      |         +|   0|  0|  12|           5|           5|
    |add_ln62_5_fu_1080_p2    |         +|   0|  0|  14|           7|           7|
    |add_ln62_6_fu_1134_p2    |         +|   0|  0|   9|           2|           2|
    |add_ln62_7_fu_926_p2     |         +|   0|  0|   9|           2|           2|
    |add_ln62_8_fu_1071_p2    |         +|   0|  0|  12|           5|           5|
    |add_ln62_9_fu_1066_p2    |         +|   0|  0|  17|          10|          10|
    |add_ln62_fu_1109_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln94_1_fu_613_p2     |         +|   0|  0|  17|          10|           5|
    |add_ln94_fu_629_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln95_fu_749_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln98_1_fu_767_p2     |         +|   0|  0|  13|           6|           4|
    |add_ln98_fu_777_p2       |         +|   0|  0|  17|          10|          10|
    |empty_109_fu_602_p2      |         +|   0|  0|  16|           9|           1|
    |empty_110_fu_645_p2      |         +|   0|  0|  17|          10|          10|
    |empty_111_fu_895_p2      |         +|   0|  0|  19|          12|          12|
    |empty_112_fu_935_p2      |         +|   0|  0|  19|          12|          12|
    |empty_114_fu_956_p2      |         +|   0|  0|  22|          15|          15|
    |empty_115_fu_978_p2      |         +|   0|  0|  22|          15|          15|
    |empty_116_fu_1024_p2     |         +|   0|  0|  12|           5|           5|
    |empty_119_fu_1254_p2     |         +|   0|  0|  71|          64|          64|
    |empty_120_fu_1279_p2     |         +|   0|  0|   9|           2|           2|
    |empty_122_fu_1367_p2     |         +|   0|  0|  15|           8|           8|
    |empty_124_fu_1434_p2     |         +|   0|  0|  64|          64|          64|
    |empty_128_fu_1526_p2     |         +|   0|  0|  22|          15|           1|
    |tmp11_fu_1429_p2         |         +|   0|  0|  64|          64|          64|
    |tmp12_fu_1420_p2         |         +|   0|  0|  32|          25|          25|
    |tmp1_fu_635_p2           |         +|   0|  0|  13|           6|           4|
    |empty_123_fu_1396_p2     |         -|   0|  0|  26|          19|          19|
    |sub_ln102_fu_714_p2      |         -|   0|  0|  27|          20|          20|
    |exitcond1_fu_596_p2      |      icmp|   0|  0|  16|           9|           9|
    |exitcond5412_fu_1520_p2  |      icmp|   0|  0|  22|          15|          15|
    |icmp_ln115_fu_1220_p2    |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln116_fu_1355_p2    |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln117_fu_1474_p2    |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln31_fu_556_p2      |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln32_fu_580_p2      |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln45_fu_901_p2      |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln48_fu_962_p2      |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln49_fu_988_p2      |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln52_3_fu_791_p2    |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln52_4_fu_1004_p2   |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln52_fu_658_p2      |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln53_fu_1044_p2     |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln94_fu_623_p2      |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln95_fu_743_p2      |      icmp|   0|  0|  12|           5|           4|
    |empty_121_fu_1295_p2     |      lshr|   0|  0|  96|          32|          32|
    |lshr_ln62_fu_1154_p2     |      lshr|   0|  0|  96|          32|          32|
    |or_ln51_2_fu_805_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln51_fu_680_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln120_fu_1508_p3  |    select|   0|  0|  31|           1|           1|
    |select_ln51_5_fu_811_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln51_6_fu_819_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln51_fu_672_p3    |    select|   0|  0|   8|           1|           1|
    |yClamped_fu_686_p3       |    select|   0|  0|  10|           1|          10|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|1721|        1078|         997|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                       |  252|         58|    1|         58|
    |bx_reg_383                      |    9|          2|    5|         10|
    |by_reg_360                      |    9|          2|    5|         10|
    |conv_i_i_lcssa10_reg_473        |    9|          2|   32|         64|
    |conv_i_i_lcssa_lcssa11_reg_451  |    9|          2|   32|         64|
    |empty_108_reg_349               |    9|          2|    9|         18|
    |empty_127_reg_529               |    9|          2|   15|         30|
    |gmem_blk_n_AR                   |    9|          2|    1|          2|
    |gmem_blk_n_AW                   |    9|          2|    1|          2|
    |gmem_blk_n_B                    |    9|          2|    1|          2|
    |gmem_blk_n_R                    |    9|          2|    1|          2|
    |gmem_blk_n_W                    |    9|          2|    1|          2|
    |input_fm_buffer_2_0_address0    |   20|          4|   10|         40|
    |input_fm_buffer_2_0_d0          |   14|          3|   24|         72|
    |kx_reg_462                      |    9|          2|    4|          8|
    |ky_reg_440                      |    9|          2|    4|          8|
    |m_axi_gmem_ARADDR               |   20|          4|   64|        256|
    |nout_2_reg_485                  |    9|          2|    7|         14|
    |nout_reg_394                    |    9|          2|    7|         14|
    |output_fm_buffer_1_address0     |   26|          5|   15|         75|
    |output_fm_buffer_1_d0           |   14|          3|   32|         96|
    |phi_mul48_reg_405               |    9|          2|   14|         28|
    |phi_mul50_reg_496               |    9|          2|   24|         48|
    |phi_mul_reg_371                 |    9|          2|   10|         20|
    |ti_reg_337                      |    9|          2|    4|          8|
    |tj_fu_198                       |    9|          2|    4|          8|
    |tx_3_reg_518                    |    9|          2|    5|         10|
    |tx_reg_428                      |    9|          2|    5|         10|
    |ty_3_reg_507                    |    9|          2|    5|         10|
    |ty_reg_416                      |    9|          2|    5|         10|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           |  562|        125|  347|        999|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln115_5_reg_1800                 |  24|   0|   24|          0|
    |add_ln115_reg_1813                   |   7|   0|    7|          0|
    |add_ln116_reg_1852                   |   5|   0|    5|          0|
    |add_ln117_reg_1871                   |   5|   0|    5|          0|
    |add_ln119_1_reg_1805                 |  12|   0|   12|          0|
    |add_ln119_3_reg_1844                 |  15|   0|   15|          0|
    |add_ln31_reg_1586                    |   4|   0|    4|          0|
    |add_ln32_reg_1604                    |   4|   0|    4|          0|
    |add_ln45_1_reg_1659                  |  14|   0|   14|          0|
    |add_ln45_reg_1672                    |   7|   0|    7|          0|
    |add_ln48_1_reg_1677                  |  64|   0|   64|          0|
    |add_ln48_reg_1695                    |   5|   0|    5|          0|
    |add_ln49_reg_1708                    |   5|   0|    5|          0|
    |add_ln52_reg_1726                    |   4|   0|    4|          0|
    |add_ln53_reg_1744                    |   4|   0|    4|          0|
    |add_ln62_6_reg_1760                  |   2|   0|    2|          0|
    |add_ln62_7_reg_1682                  |   2|   0|    2|          0|
    |add_ln62_9_reg_1749                  |  10|   0|   10|          0|
    |add_ln94_1_reg_1617                  |  10|   0|   10|          0|
    |add_ln94_reg_1625                    |   5|   0|    5|          0|
    |add_ln95_reg_1643                    |   5|   0|    5|          0|
    |ap_CS_fsm                            |  57|   0|   57|          0|
    |bx_reg_383                           |   5|   0|    5|          0|
    |by_reg_360                           |   5|   0|    5|          0|
    |conv_i_i_lcssa10_reg_473             |  32|   0|   32|          0|
    |conv_i_i_lcssa_lcssa11_reg_451       |  32|   0|   32|          0|
    |empty_108_reg_349                    |   9|   0|    9|          0|
    |empty_111_reg_1664                   |  12|   0|   12|          0|
    |empty_114_reg_1687                   |  15|   0|   15|          0|
    |empty_120_reg_1824                   |   2|   0|    2|          0|
    |empty_127_reg_529                    |  15|   0|   15|          0|
    |empty_reg_1573                       |   2|   0|    2|          0|
    |gmem_addr_10_read_reg_1829           |  32|   0|   32|          0|
    |gmem_addr_10_reg_1818                |  64|   0|   64|          0|
    |gmem_addr_11_reg_1857                |  64|   0|   64|          0|
    |gmem_addr_12_read_reg_1770           |  32|   0|   32|          0|
    |gmem_addr_12_reg_1754                |  64|   0|   64|          0|
    |gmem_addr_reg_1648                   |  64|   0|   64|          0|
    |input_fm_buffer_2_0_addr_1_reg_1635  |  10|   0|   10|          0|
    |kx_reg_462                           |   4|   0|    4|          0|
    |ky_reg_440                           |   4|   0|    4|          0|
    |mul_ln62_2_reg_1736                  |  10|   0|   10|          0|
    |nout_2_reg_485                       |   7|   0|    7|          0|
    |nout_reg_394                         |   7|   0|    7|          0|
    |output_fm_buffer_1_addr_1_reg_1700   |  15|   0|   15|          0|
    |phi_mul48_reg_405                    |  14|   0|   14|          0|
    |phi_mul50_reg_496                    |  24|   0|   24|          0|
    |phi_mul_reg_371                      |  10|   0|   10|          0|
    |select_ln120_reg_1876                |  31|   0|   31|          0|
    |sext_ln119_reg_1839                  |  11|   0|   31|         20|
    |sext_ln95_reg_1630                   |  62|   0|   64|          2|
    |shl_ln119_cast_reg_1834              |  12|   0|   32|         20|
    |ti_reg_337                           |   4|   0|    4|          0|
    |tj_fu_198                            |   4|   0|    4|          0|
    |tmp_3_reg_1731                       |   4|   0|    7|          3|
    |tmp_reg_1591                         |   8|   0|    8|          0|
    |trunc_ln102_reg_1654                 |  24|   0|   24|          0|
    |trunc_ln48_reg_1578                  |   2|   0|    2|          0|
    |tx_3_reg_518                         |   5|   0|    5|          0|
    |tx_reg_428                           |   5|   0|    5|          0|
    |ty_3_reg_507                         |   5|   0|    5|          0|
    |ty_reg_416                           |   5|   0|    5|          0|
    |zext_ln115_reg_1795                  |  24|   0|   25|          1|
    |zext_ln32_reg_1596                   |   8|   0|   10|          2|
    |zext_ln52_reg_1718                   |   4|   0|    5|          1|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1042|   0| 1091|         49|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------+-----+-----+------------+---------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|           gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|           gmem|       pointer|
|input_ftmap          |   in|   64|     ap_none|    input_ftmap|        scalar|
|conv1_weights        |   in|   64|     ap_none|  conv1_weights|        scalar|
|conv1_biases         |   in|   64|     ap_none|   conv1_biases|        scalar|
|output_ftmap         |   in|   64|     ap_none|   output_ftmap|        scalar|
+---------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 57
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 4 5 
5 --> 6 17 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 6 
17 --> 18 36 
18 --> 19 17 
19 --> 20 18 
20 --> 21 
21 --> 22 19 
22 --> 23 21 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 22 
36 --> 37 57 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 36 
48 --> 49 
49 --> 50 52 
50 --> 51 
51 --> 49 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 47 
57 --> 57 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 58 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_7, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_45, void @empty_32, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv1.cpp:12]   --->   Operation 60 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%conv1_biases_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_biases" [src/conv1.cpp:12]   --->   Operation 61 'read' 'conv1_biases_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_weights" [src/conv1.cpp:12]   --->   Operation 62 'read' 'conv1_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv1.cpp:12]   --->   Operation 63 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%empty = trunc i64 %conv1_biases_read" [src/conv1.cpp:12]   --->   Operation 64 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i64 %conv1_weights_read" [src/conv1.cpp:48]   --->   Operation 65 'trunc' 'trunc_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 0, i4 %tj" [src/conv1.cpp:31]   --->   Operation 66 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TILE_I" [src/conv1.cpp:31]   --->   Operation 67 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tj_3 = load i4 %tj" [src/conv1.cpp:31]   --->   Operation 68 'load' 'tj_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.79ns)   --->   "%icmp_ln31 = icmp_eq  i4 %tj_3, i4 15" [src/conv1.cpp:31]   --->   Operation 69 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.79ns)   --->   "%add_ln31 = add i4 %tj_3, i4 1" [src/conv1.cpp:31]   --->   Operation 70 'add' 'add_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %TILE_I.split, void %for.end119" [src/conv1.cpp:31]   --->   Operation 71 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv1.cpp:31]   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [src/conv1.cpp:31]   --->   Operation 73 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tj_3, i4 %tj_3" [src/conv1.cpp:31]   --->   Operation 74 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i8 %tmp" [src/conv1.cpp:32]   --->   Operation 75 'zext' 'zext_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.42ns)   --->   "%br_ln32 = br void %for.body4" [src/conv1.cpp:32]   --->   Operation 76 'br' 'br_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.42>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln75 = ret" [src/conv1.cpp:75]   --->   Operation 77 'ret' 'ret_ln75' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.22>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%ti = phi i4 0, void %TILE_I.split, i4 %add_ln32, void %_Z21export_buffer_tile_c1PA17_A17_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_A255_S2_iiPS_ILi10ELi1ELS0_5ELS1_3ELi0EE.exit" [src/conv1.cpp:32]   --->   Operation 78 'phi' 'ti' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.79ns)   --->   "%icmp_ln32 = icmp_eq  i4 %ti, i4 15" [src/conv1.cpp:32]   --->   Operation 79 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.79ns)   --->   "%add_ln32 = add i4 %ti, i4 1" [src/conv1.cpp:32]   --->   Operation 80 'add' 'add_ln32' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.body4.split, void %for.inc117" [src/conv1.cpp:32]   --->   Operation 81 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv1.cpp:32]   --->   Operation 82 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [src/conv1.cpp:32]   --->   Operation 83 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.42ns)   --->   "%br_ln91 = br void %memset.loop.i" [src/conv1.cpp:91->src/conv1.cpp:42]   --->   Operation 84 'br' 'br_ln91' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_3 : Operation 85 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 %add_ln31, i4 %tj" [src/conv1.cpp:31]   --->   Operation 85 'store' 'store_ln31' <Predicate = (icmp_ln32)> <Delay = 0.42>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TILE_I" [src/conv1.cpp:31]   --->   Operation 86 'br' 'br_ln31' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.01>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%empty_108 = phi i9 0, void %for.body4.split, i9 %empty_109, void %memset.loop.i.split"   --->   Operation 87 'phi' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.77ns)   --->   "%exitcond1 = icmp_eq  i9 %empty_108, i9 312"   --->   Operation 88 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.77ns)   --->   "%empty_109 = add i9 %empty_108, i9 1"   --->   Operation 89 'add' 'empty_109' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond1, void %memset.loop.i.split, void %IN_BUFFER_BX.i.preheader"   --->   Operation 90 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 312, i64 312, i64 312"   --->   Operation 91 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%p_cast54 = zext i9 %empty_108"   --->   Operation 92 'zext' 'p_cast54' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%input_fm_buffer_2_0_addr = getelementptr i24 %input_fm_buffer_2_0, i64 0, i64 %p_cast54"   --->   Operation 93 'getelementptr' 'input_fm_buffer_2_0_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (1.23ns)   --->   "%store_ln0 = store i24 0, i10 %input_fm_buffer_2_0_addr"   --->   Operation 94 'store' 'store_ln0' <Predicate = (!exitcond1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 625> <RAM>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 95 'br' 'br_ln0' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.42ns)   --->   "%br_ln94 = br void %IN_BUFFER_BX.i" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 96 'br' 'br_ln94' <Predicate = (exitcond1)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%by = phi i5 %add_ln94, void %for.inc22.i, i5 0, void %IN_BUFFER_BX.i.preheader" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 97 'phi' 'by' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 %add_ln94_1, void %for.inc22.i, i10 0, void %IN_BUFFER_BX.i.preheader" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 98 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.78ns)   --->   "%add_ln94_1 = add i10 %phi_mul, i10 25" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 99 'add' 'add_ln94_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i5 %by" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 100 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.78ns)   --->   "%icmp_ln94 = icmp_eq  i5 %by, i5 25" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 101 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.78ns)   --->   "%add_ln94 = add i5 %by, i5 1" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 102 'add' 'add_ln94' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %IN_BUFFER_BX.i.split, void %TY.preheader" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 103 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%speclooptripcount_ln94 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 104 'speclooptripcount' 'speclooptripcount_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 105 'specloopname' 'specloopname_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.78ns)   --->   "%tmp1 = add i6 %zext_ln94, i6 60" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 106 'add' 'tmp1' <Predicate = (!icmp_ln94)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i6 %tmp1" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 107 'sext' 'tmp1_cast' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.76ns)   --->   "%empty_110 = add i10 %tmp1_cast, i10 %zext_ln32" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 108 'add' 'empty_110' <Predicate = (!icmp_ln94)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_110, i32 9" [src/srcnn.cpp:51->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 109 'bitselect' 'tmp_9' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.78ns)   --->   "%icmp_ln52 = icmp_sgt  i10 %empty_110, i10 254" [src/srcnn.cpp:52->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 110 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln94)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_110, i32 9" [src/srcnn.cpp:51->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 111 'bitselect' 'tmp_10' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%select_ln51 = select i1 %tmp_10, i10 0, i10 254" [src/srcnn.cpp:51->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 112 'select' 'select_ln51' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%or_ln51 = or i1 %tmp_9, i1 %icmp_ln52" [src/srcnn.cpp:51->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 113 'or' 'or_ln51' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.40ns) (out node of the LUT)   --->   "%yClamped = select i1 %or_ln51, i10 %select_ln51, i10 %empty_110" [src/srcnn.cpp:51->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 114 'select' 'yClamped' <Predicate = (!icmp_ln94)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %yClamped, i10 0" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 115 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln102_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %yClamped, i2 0" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 116 'bitconcatenate' 'shl_ln102_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln102 = sext i12 %shl_ln102_1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 117 'sext' 'sext_ln102' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.89ns)   --->   "%sub_ln102 = sub i20 %shl_ln, i20 %sext_ln102" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 118 'sub' 'sub_ln102' <Predicate = (!icmp_ln94)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln95 = sext i20 %sub_ln102" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 119 'sext' 'sext_ln95' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.42ns)   --->   "%br_ln95 = br void %for.inc.i" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 120 'br' 'br_ln95' <Predicate = (!icmp_ln94)> <Delay = 0.42>
ST_5 : Operation 121 [1/1] (0.42ns)   --->   "%br_ln45 = br void %TY" [src/conv1.cpp:45]   --->   Operation 121 'br' 'br_ln45' <Predicate = (icmp_ln94)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 3.56>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%bx = phi i5 %add_ln95, void %for.inc.i.split, i5 0, void %IN_BUFFER_BX.i.split" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 122 'phi' 'bx' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i5 %bx" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 123 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.78ns)   --->   "%add_ln102_2 = add i10 %phi_mul, i10 %zext_ln102" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 124 'add' 'add_ln102_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i10 %add_ln102_2" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 125 'zext' 'zext_ln102_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%input_fm_buffer_2_0_addr_1 = getelementptr i24 %input_fm_buffer_2_0, i64 0, i64 %zext_ln102_1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 126 'getelementptr' 'input_fm_buffer_2_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i5 %bx" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 127 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.78ns)   --->   "%icmp_ln95 = icmp_eq  i5 %bx, i5 25" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 128 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.78ns)   --->   "%add_ln95 = add i5 %bx, i5 1" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 129 'add' 'add_ln95' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %for.inc.i.split, void %for.inc22.i" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 130 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%tmp4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %ti, i4 %ti" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 131 'bitconcatenate' 'tmp4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i8 %tmp4" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 132 'zext' 'zext_ln98' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.78ns)   --->   "%add_ln98_1 = add i6 %zext_ln95, i6 60" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 133 'add' 'add_ln98_1' <Predicate = (!icmp_ln95)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln98 = sext i6 %add_ln98_1" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 134 'sext' 'sext_ln98' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.76ns)   --->   "%add_ln98 = add i10 %sext_ln98, i10 %zext_ln98" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 135 'add' 'add_ln98' <Predicate = (!icmp_ln95)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_6)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln98, i32 9" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 136 'bitselect' 'tmp_11' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.78ns)   --->   "%icmp_ln52_3 = icmp_sgt  i10 %add_ln98, i10 254" [src/srcnn.cpp:52->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 137 'icmp' 'icmp_ln52_3' <Predicate = (!icmp_ln95)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_6)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln98, i32 9" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 138 'bitselect' 'tmp_12' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_6)   --->   "%or_ln51_2 = or i1 %tmp_11, i1 %icmp_ln52_3" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 139 'or' 'or_ln51_2' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_6)   --->   "%select_ln51_5 = select i1 %tmp_12, i10 0, i10 254" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 140 'select' 'select_ln51_5' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln51_6 = select i1 %or_ln51_2, i10 %select_ln51_5, i10 %add_ln98" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 141 'select' 'select_ln51_6' <Predicate = (!icmp_ln95)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln102_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %select_ln51_6, i2 0" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 142 'bitconcatenate' 'shl_ln102_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln102_2 = sext i12 %shl_ln102_2" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 143 'sext' 'sext_ln102_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102 = add i64 %sext_ln102_2, i64 %input_ftmap_read" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 144 'add' 'add_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 145 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln102_1 = add i64 %add_ln102, i64 %sext_ln95" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 145 'add' 'add_ln102_1' <Predicate = (!icmp_ln95)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln102_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln102_1, i32 2, i32 63" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 146 'partselect' 'trunc_ln102_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln102_1 = sext i62 %trunc_ln102_1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 147 'sext' 'sext_ln102_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln102_1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 148 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln94 = br void %IN_BUFFER_BX.i" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 149 'br' 'br_ln94' <Predicate = (icmp_ln95)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 150 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 150 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 151 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 151 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 152 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 152 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 153 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 153 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 154 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 154 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 155 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 155 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 156 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 156 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 157 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 157 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 158 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 158 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i32 %gmem_addr_read" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 159 'trunc' 'trunc_ln102' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.23>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "%speclooptripcount_ln95 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 160 'speclooptripcount' 'speclooptripcount_ln95' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 161 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 162 [1/1] (1.23ns)   --->   "%store_ln102 = store i24 %trunc_ln102, i10 %input_fm_buffer_2_0_addr_1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 162 'store' 'store_ln102' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 625> <RAM>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln95 = br void %for.inc.i" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 163 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>

State 17 <SV = 5> <Delay = 1.08>
ST_17 : Operation 164 [1/1] (0.00ns)   --->   "%nout = phi i7 %add_ln45, void %for.inc111, i7 0, void %TY.preheader" [src/conv1.cpp:45]   --->   Operation 164 'phi' 'nout' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 165 [1/1] (0.00ns)   --->   "%phi_mul48 = phi i14 %add_ln45_1, void %for.inc111, i14 0, void %TY.preheader" [src/conv1.cpp:45]   --->   Operation 165 'phi' 'phi_mul48' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 166 [1/1] (0.83ns)   --->   "%add_ln45_1 = add i14 %phi_mul48, i14 162" [src/conv1.cpp:45]   --->   Operation 166 'add' 'add_ln45_1' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "%nout_cast = zext i7 %nout" [src/conv1.cpp:45]   --->   Operation 167 'zext' 'nout_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %nout, i4 0" [src/conv1.cpp:45]   --->   Operation 168 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i11 %tmp_s" [src/conv1.cpp:45]   --->   Operation 169 'zext' 'tmp_15_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 170 [1/1] (0.79ns)   --->   "%empty_111 = add i12 %tmp_15_cast, i12 %nout_cast" [src/conv1.cpp:45]   --->   Operation 170 'add' 'empty_111' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 171 [1/1] (0.77ns)   --->   "%icmp_ln45 = icmp_eq  i7 %nout, i7 64" [src/conv1.cpp:45]   --->   Operation 171 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 172 [1/1] (0.77ns)   --->   "%add_ln45 = add i7 %nout, i7 1" [src/conv1.cpp:45]   --->   Operation 172 'add' 'add_ln45' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %TY.split, void %OUT_BUFFER_TY.i.preheader" [src/conv1.cpp:45]   --->   Operation 173 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "%speclooptripcount_ln45 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv1.cpp:45]   --->   Operation 174 'speclooptripcount' 'speclooptripcount_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 175 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [src/conv1.cpp:45]   --->   Operation 175 'specloopname' 'specloopname_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i14 %phi_mul48" [src/conv1.cpp:48]   --->   Operation 176 'zext' 'zext_ln48' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln48_1 = trunc i14 %phi_mul48" [src/conv1.cpp:48]   --->   Operation 177 'trunc' 'trunc_ln48_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 178 [1/1] (1.08ns)   --->   "%add_ln48_1 = add i64 %zext_ln48, i64 %conv1_weights_read" [src/conv1.cpp:48]   --->   Operation 178 'add' 'add_ln48_1' <Predicate = (!icmp_ln45)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 179 [1/1] (0.54ns)   --->   "%add_ln62_7 = add i2 %trunc_ln48_1, i2 %trunc_ln48" [src/conv1.cpp:62]   --->   Operation 179 'add' 'add_ln62_7' <Predicate = (!icmp_ln45)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 180 [1/1] (0.42ns)   --->   "%br_ln48 = br void %TX" [src/conv1.cpp:48]   --->   Operation 180 'br' 'br_ln48' <Predicate = (!icmp_ln45)> <Delay = 0.42>
ST_17 : Operation 181 [1/1] (0.42ns)   --->   "%br_ln115 = br void %OUT_BUFFER_TY.i" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 181 'br' 'br_ln115' <Predicate = (icmp_ln45)> <Delay = 0.42>

State 18 <SV = 6> <Delay = 1.65>
ST_18 : Operation 182 [1/1] (0.00ns)   --->   "%ty = phi i5 %add_ln48, void %for.inc108, i5 0, void %TY.split" [src/conv1.cpp:48]   --->   Operation 182 'phi' 'ty' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 183 [1/1] (0.00ns)   --->   "%ty_cast = zext i5 %ty" [src/conv1.cpp:48]   --->   Operation 183 'zext' 'ty_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 184 [1/1] (0.80ns)   --->   "%empty_112 = add i12 %empty_111, i12 %ty_cast" [src/conv1.cpp:45]   --->   Operation 184 'add' 'empty_112' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 185 [1/1] (0.00ns)   --->   "%p_cast52 = zext i12 %empty_112" [src/conv1.cpp:45]   --->   Operation 185 'zext' 'p_cast52' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 186 [1/1] (0.00ns)   --->   "%empty_113 = trunc i12 %empty_112" [src/conv1.cpp:45]   --->   Operation 186 'trunc' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 187 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %empty_113, i4 0" [src/conv1.cpp:45]   --->   Operation 187 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 188 [1/1] (0.84ns)   --->   "%empty_114 = add i15 %p_shl1, i15 %p_cast52" [src/conv1.cpp:45]   --->   Operation 188 'add' 'empty_114' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 189 [1/1] (0.78ns)   --->   "%icmp_ln48 = icmp_eq  i5 %ty, i5 17" [src/conv1.cpp:48]   --->   Operation 189 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 190 [1/1] (0.78ns)   --->   "%add_ln48 = add i5 %ty, i5 1" [src/conv1.cpp:48]   --->   Operation 190 'add' 'add_ln48' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %TX.split, void %for.inc111" [src/conv1.cpp:48]   --->   Operation 191 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 192 [1/1] (0.00ns)   --->   "%speclooptripcount_ln48 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:48]   --->   Operation 192 'speclooptripcount' 'speclooptripcount_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 193 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_46" [src/conv1.cpp:48]   --->   Operation 193 'specloopname' 'specloopname_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 194 [1/1] (0.42ns)   --->   "%br_ln49 = br void %KY" [src/conv1.cpp:49]   --->   Operation 194 'br' 'br_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.42>
ST_18 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln45 = br void %TY" [src/conv1.cpp:45]   --->   Operation 195 'br' 'br_ln45' <Predicate = (icmp_ln48)> <Delay = 0.00>

State 19 <SV = 7> <Delay = 2.07>
ST_19 : Operation 196 [1/1] (0.00ns)   --->   "%tx = phi i5 %add_ln49, void %for.inc105, i5 0, void %TX.split" [src/conv1.cpp:49]   --->   Operation 196 'phi' 'tx' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 197 [1/1] (0.00ns)   --->   "%tx_cast = zext i5 %tx" [src/conv1.cpp:49]   --->   Operation 197 'zext' 'tx_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 198 [1/1] (0.84ns)   --->   "%empty_115 = add i15 %empty_114, i15 %tx_cast" [src/conv1.cpp:45]   --->   Operation 198 'add' 'empty_115' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 199 [1/1] (0.00ns)   --->   "%p_cast61 = zext i15 %empty_115" [src/conv1.cpp:45]   --->   Operation 199 'zext' 'p_cast61' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 200 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr_1 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast61" [src/conv1.cpp:45]   --->   Operation 200 'getelementptr' 'output_fm_buffer_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 201 [1/1] (0.78ns)   --->   "%icmp_ln49 = icmp_eq  i5 %tx, i5 17" [src/conv1.cpp:49]   --->   Operation 201 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 202 [1/1] (0.78ns)   --->   "%add_ln49 = add i5 %tx, i5 1" [src/conv1.cpp:49]   --->   Operation 202 'add' 'add_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %KY.split, void %for.inc108" [src/conv1.cpp:49]   --->   Operation 203 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 204 [2/2] (1.23ns)   --->   "%output_fm_buffer_1_load = load i15 %output_fm_buffer_1_addr_1" [src/conv1.cpp:62]   --->   Operation 204 'load' 'output_fm_buffer_1_load' <Predicate = (!icmp_ln49)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_19 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln48 = br void %TX" [src/conv1.cpp:48]   --->   Operation 205 'br' 'br_ln48' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 20 <SV = 8> <Delay = 1.23>
ST_20 : Operation 206 [1/1] (0.00ns)   --->   "%speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:49]   --->   Operation 206 'speclooptripcount' 'speclooptripcount_ln49' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 207 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/conv1.cpp:49]   --->   Operation 207 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 208 [1/2] (1.23ns)   --->   "%output_fm_buffer_1_load = load i15 %output_fm_buffer_1_addr_1" [src/conv1.cpp:62]   --->   Operation 208 'load' 'output_fm_buffer_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_20 : Operation 209 [1/1] (0.42ns)   --->   "%br_ln52 = br void %KX" [src/conv1.cpp:52]   --->   Operation 209 'br' 'br_ln52' <Predicate = true> <Delay = 0.42>

State 21 <SV = 9> <Delay = 2.03>
ST_21 : Operation 210 [1/1] (0.00ns)   --->   "%ky = phi i4 %add_ln52, void %for.inc102, i4 0, void %KY.split" [src/conv1.cpp:52]   --->   Operation 210 'phi' 'ky' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 211 [1/1] (0.00ns)   --->   "%conv_i_i_lcssa_lcssa11 = phi i32 %conv_i_i_lcssa10, void %for.inc102, i32 %output_fm_buffer_1_load, void %KY.split" [src/conv1.cpp:62]   --->   Operation 211 'phi' 'conv_i_i_lcssa_lcssa11' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i4 %ky" [src/conv1.cpp:52]   --->   Operation 212 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 213 [1/1] (0.79ns)   --->   "%icmp_ln52_4 = icmp_eq  i4 %ky, i4 9" [src/conv1.cpp:52]   --->   Operation 213 'icmp' 'icmp_ln52_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 214 [1/1] (0.79ns)   --->   "%add_ln52 = add i4 %ky, i4 1" [src/conv1.cpp:52]   --->   Operation 214 'add' 'add_ln52' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_4, void %KX.split, void %for.inc105" [src/conv1.cpp:52]   --->   Operation 215 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 216 [1/1] (0.00ns)   --->   "%speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:52]   --->   Operation 216 'speclooptripcount' 'speclooptripcount_ln52' <Predicate = (!icmp_ln52_4)> <Delay = 0.00>
ST_21 : Operation 217 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv1.cpp:52]   --->   Operation 217 'specloopname' 'specloopname_ln52' <Predicate = (!icmp_ln52_4)> <Delay = 0.00>
ST_21 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %ky, i3 0" [src/conv1.cpp:52]   --->   Operation 218 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln52_4)> <Delay = 0.00>
ST_21 : Operation 219 [1/1] (0.78ns)   --->   "%empty_116 = add i5 %zext_ln52, i5 %ty" [src/conv1.cpp:52]   --->   Operation 219 'add' 'empty_116' <Predicate = (!icmp_ln52_4)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i5 %empty_116" [src/conv1.cpp:62]   --->   Operation 220 'zext' 'zext_ln62' <Predicate = (!icmp_ln52_4)> <Delay = 0.00>
ST_21 : Operation 221 [1/1] (1.23ns)   --->   "%mul_ln62_2 = mul i10 %zext_ln62, i10 25" [src/conv1.cpp:62]   --->   Operation 221 'mul' 'mul_ln62_2' <Predicate = (!icmp_ln52_4)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 222 [1/1] (0.42ns)   --->   "%br_ln53 = br void %NIN" [src/conv1.cpp:53]   --->   Operation 222 'br' 'br_ln53' <Predicate = (!icmp_ln52_4)> <Delay = 0.42>
ST_21 : Operation 223 [1/1] (1.23ns)   --->   "%store_ln62 = store i32 %conv_i_i_lcssa_lcssa11, i15 %output_fm_buffer_1_addr_1" [src/conv1.cpp:62]   --->   Operation 223 'store' 'store_ln62' <Predicate = (icmp_ln52_4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_21 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln49 = br void %KY" [src/conv1.cpp:49]   --->   Operation 224 'br' 'br_ln49' <Predicate = (icmp_ln52_4)> <Delay = 0.00>

State 22 <SV = 10> <Delay = 2.65>
ST_22 : Operation 225 [1/1] (0.00ns)   --->   "%kx = phi i4 %add_ln53, void %NIN.split, i4 0, void %KX.split" [src/conv1.cpp:57]   --->   Operation 225 'phi' 'kx' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 226 [1/1] (0.00ns)   --->   "%conv_i_i_lcssa10 = phi i32 %trunc_ln62_3, void %NIN.split, i32 %conv_i_i_lcssa_lcssa11, void %KX.split" [src/conv1.cpp:62]   --->   Operation 226 'phi' 'conv_i_i_lcssa10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i4 %kx" [src/conv1.cpp:53]   --->   Operation 227 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 228 [1/1] (0.79ns)   --->   "%icmp_ln53 = icmp_eq  i4 %kx, i4 9" [src/conv1.cpp:53]   --->   Operation 228 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 229 [1/1] (0.79ns)   --->   "%add_ln53 = add i4 %kx, i4 1" [src/conv1.cpp:53]   --->   Operation 229 'add' 'add_ln53' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %NIN.split, void %for.inc102" [src/conv1.cpp:53]   --->   Operation 230 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 231 [1/1] (0.78ns)   --->   "%add_ln57 = add i5 %zext_ln53, i5 %tx" [src/conv1.cpp:57]   --->   Operation 231 'add' 'add_ln57' <Predicate = (!icmp_ln53)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln62_8 = zext i5 %add_ln57" [src/conv1.cpp:62]   --->   Operation 232 'zext' 'zext_ln62_8' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 233 [1/1] (0.78ns)   --->   "%add_ln62_9 = add i10 %mul_ln62_2, i10 %zext_ln62_8" [src/conv1.cpp:62]   --->   Operation 233 'add' 'add_ln62_9' <Predicate = (!icmp_ln53)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 234 [1/1] (0.79ns)   --->   "%add_ln62_8 = add i5 %zext_ln52, i5 %zext_ln53" [src/conv1.cpp:62]   --->   Operation 234 'add' 'add_ln62_8' <Predicate = (!icmp_ln53)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln62_5 = zext i5 %add_ln62_8" [src/conv1.cpp:62]   --->   Operation 235 'zext' 'zext_ln62_5' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 236 [1/1] (0.77ns)   --->   "%add_ln62_5 = add i7 %zext_ln62_5, i7 %tmp_3" [src/conv1.cpp:62]   --->   Operation 236 'add' 'add_ln62_5' <Predicate = (!icmp_ln53)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 237 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %add_ln62_5, i1 0" [src/conv1.cpp:62]   --->   Operation 237 'bitconcatenate' 'shl_ln6' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln62_6 = zext i8 %shl_ln6" [src/conv1.cpp:62]   --->   Operation 238 'zext' 'zext_ln62_6' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i7 %add_ln62_5" [src/conv1.cpp:62]   --->   Operation 239 'trunc' 'trunc_ln62' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln62, i1 0" [src/conv1.cpp:62]   --->   Operation 240 'bitconcatenate' 'trunc_ln1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 241 [1/1] (1.08ns)   --->   "%add_ln62 = add i64 %add_ln48_1, i64 %zext_ln62_6" [src/conv1.cpp:62]   --->   Operation 241 'add' 'add_ln62' <Predicate = (!icmp_ln53)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln62_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln62, i32 2, i32 63" [src/conv1.cpp:62]   --->   Operation 242 'partselect' 'trunc_ln62_4' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln62_4 = sext i62 %trunc_ln62_4" [src/conv1.cpp:62]   --->   Operation 243 'sext' 'sext_ln62_4' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 244 [1/1] (0.00ns)   --->   "%gmem_addr_12 = getelementptr i32 %gmem, i64 %sext_ln62_4" [src/conv1.cpp:62]   --->   Operation 244 'getelementptr' 'gmem_addr_12' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 245 [1/1] (0.54ns)   --->   "%add_ln62_6 = add i2 %add_ln62_7, i2 %trunc_ln1" [src/conv1.cpp:62]   --->   Operation 245 'add' 'add_ln62_6' <Predicate = (!icmp_ln53)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln52 = br void %KX" [src/conv1.cpp:52]   --->   Operation 246 'br' 'br_ln52' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 23 <SV = 11> <Delay = 7.30>
ST_23 : Operation 247 [8/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_12, i32 1" [src/conv1.cpp:62]   --->   Operation 247 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 12> <Delay = 7.30>
ST_24 : Operation 248 [7/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_12, i32 1" [src/conv1.cpp:62]   --->   Operation 248 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 13> <Delay = 7.30>
ST_25 : Operation 249 [6/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_12, i32 1" [src/conv1.cpp:62]   --->   Operation 249 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 14> <Delay = 7.30>
ST_26 : Operation 250 [5/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_12, i32 1" [src/conv1.cpp:62]   --->   Operation 250 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 15> <Delay = 7.30>
ST_27 : Operation 251 [4/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_12, i32 1" [src/conv1.cpp:62]   --->   Operation 251 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 16> <Delay = 7.30>
ST_28 : Operation 252 [3/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_12, i32 1" [src/conv1.cpp:62]   --->   Operation 252 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 17> <Delay = 7.30>
ST_29 : Operation 253 [2/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_12, i32 1" [src/conv1.cpp:62]   --->   Operation 253 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 18> <Delay = 7.30>
ST_30 : Operation 254 [1/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_12, i32 1" [src/conv1.cpp:62]   --->   Operation 254 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 19> <Delay = 7.30>
ST_31 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln62_9 = zext i10 %add_ln62_9" [src/conv1.cpp:62]   --->   Operation 255 'zext' 'zext_ln62_9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 256 [1/1] (0.00ns)   --->   "%input_fm_buffer_2_0_addr_2 = getelementptr i24 %input_fm_buffer_2_0, i64 0, i64 %zext_ln62_9" [src/conv1.cpp:62]   --->   Operation 256 'getelementptr' 'input_fm_buffer_2_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 257 [1/1] (7.30ns)   --->   "%gmem_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_12" [src/conv1.cpp:62]   --->   Operation 257 'read' 'gmem_addr_12_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 258 [2/2] (1.23ns)   --->   "%input_fm_buffer_2_0_load = load i10 %input_fm_buffer_2_0_addr_2" [src/conv1.cpp:62]   --->   Operation 258 'load' 'input_fm_buffer_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 625> <RAM>

State 32 <SV = 20> <Delay = 2.38>
ST_32 : Operation 259 [1/1] (0.00ns)   --->   "%shl_ln62_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %add_ln62_6, i3 0" [src/conv1.cpp:62]   --->   Operation 259 'bitconcatenate' 'shl_ln62_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln62_7 = zext i5 %shl_ln62_1" [src/conv1.cpp:62]   --->   Operation 260 'zext' 'zext_ln62_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 261 [1/1] (1.38ns)   --->   "%lshr_ln62 = lshr i32 %gmem_addr_12_read, i32 %zext_ln62_7" [src/conv1.cpp:62]   --->   Operation 261 'lshr' 'lshr_ln62' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln62_1 = trunc i32 %lshr_ln62" [src/conv1.cpp:62]   --->   Operation 262 'trunc' 'trunc_ln62_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i12 %trunc_ln62_1" [src/conv1.cpp:62]   --->   Operation 263 'sext' 'sext_ln62' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 264 [1/2] (1.23ns)   --->   "%input_fm_buffer_2_0_load = load i10 %input_fm_buffer_2_0_addr_2" [src/conv1.cpp:62]   --->   Operation 264 'load' 'input_fm_buffer_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 625> <RAM>
ST_32 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln62_3 = sext i24 %input_fm_buffer_2_0_load" [src/conv1.cpp:62]   --->   Operation 265 'sext' 'sext_ln62_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 266 [3/3] (0.99ns) (grouped into DSP with root node add_ln62_4)   --->   "%mul_ln62 = mul i36 %sext_ln62_3, i36 %sext_ln62" [src/conv1.cpp:62]   --->   Operation 266 'mul' 'mul_ln62' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 21> <Delay = 0.99>
ST_33 : Operation 267 [2/3] (0.99ns) (grouped into DSP with root node add_ln62_4)   --->   "%mul_ln62 = mul i36 %sext_ln62_3, i36 %sext_ln62" [src/conv1.cpp:62]   --->   Operation 267 'mul' 'mul_ln62' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 22> <Delay = 0.64>
ST_34 : Operation 268 [1/3] (0.00ns) (grouped into DSP with root node add_ln62_4)   --->   "%mul_ln62 = mul i36 %sext_ln62_3, i36 %sext_ln62" [src/conv1.cpp:62]   --->   Operation 268 'mul' 'mul_ln62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 269 [1/1] (0.00ns)   --->   "%shl_ln62_4 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %conv_i_i_lcssa10, i4 0" [src/conv1.cpp:62]   --->   Operation 269 'bitconcatenate' 'shl_ln62_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 270 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln62_4 = add i36 %shl_ln62_4, i36 %mul_ln62" [src/conv1.cpp:62]   --->   Operation 270 'add' 'add_ln62_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 23> <Delay = 0.64>
ST_35 : Operation 271 [1/1] (0.00ns)   --->   "%speclooptripcount_ln53 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:53]   --->   Operation 271 'speclooptripcount' 'speclooptripcount_ln53' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 272 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv1.cpp:53]   --->   Operation 272 'specloopname' 'specloopname_ln53' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 273 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln62_4 = add i36 %shl_ln62_4, i36 %mul_ln62" [src/conv1.cpp:62]   --->   Operation 273 'add' 'add_ln62_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln62_3 = partselect i32 @_ssdm_op_PartSelect.i32.i36.i32.i32, i36 %add_ln62_4, i32 4, i32 35" [src/conv1.cpp:62]   --->   Operation 274 'partselect' 'trunc_ln62_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln53 = br void %NIN" [src/conv1.cpp:53]   --->   Operation 275 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>

State 36 <SV = 6> <Delay = 1.08>
ST_36 : Operation 276 [1/1] (0.00ns)   --->   "%nout_2 = phi i7 %add_ln115, void %for.inc43.i, i7 0, void %OUT_BUFFER_TY.i.preheader" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 276 'phi' 'nout_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 277 [1/1] (0.00ns)   --->   "%phi_mul50 = phi i24 %add_ln115_5, void %for.inc43.i, i24 0, void %OUT_BUFFER_TY.i.preheader" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 277 'phi' 'phi_mul50' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i24 %phi_mul50" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 278 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 279 [1/1] (0.93ns)   --->   "%add_ln115_5 = add i24 %phi_mul50, i24 260100" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 279 'add' 'add_ln115_5' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i7 %nout_2" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 280 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %nout_2, i4 0" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 281 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln119_1 = zext i11 %tmp_1" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 282 'zext' 'zext_ln119_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 283 [1/1] (0.79ns)   --->   "%add_ln119_1 = add i12 %zext_ln119_1, i12 %zext_ln119" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 283 'add' 'add_ln119_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 284 [1/1] (0.77ns)   --->   "%icmp_ln115 = icmp_eq  i7 %nout_2, i7 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 284 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 285 [1/1] (0.77ns)   --->   "%add_ln115 = add i7 %nout_2, i7 1" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 285 'add' 'add_ln115' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %OUT_BUFFER_TY.i.split, void %memset.loop.i19.preheader" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 286 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node empty_119)   --->   "%empty_117 = shl i7 %nout_2, i7 1" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 287 'shl' 'empty_117' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_36 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node empty_119)   --->   "%p_cast37 = zext i7 %empty_117" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 288 'zext' 'p_cast37' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_36 : Operation 289 [1/1] (0.00ns)   --->   "%empty_118 = trunc i7 %nout_2" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 289 'trunc' 'empty_118' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_36 : Operation 290 [1/1] (0.00ns)   --->   "%p_cast = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %empty_118, i1 0" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 290 'bitconcatenate' 'p_cast' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_36 : Operation 291 [1/1] (1.08ns) (out node of the LUT)   --->   "%empty_119 = add i64 %p_cast37, i64 %conv1_biases_read" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 291 'add' 'empty_119' <Predicate = (!icmp_ln115)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 292 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_119, i32 2, i32 63" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 292 'partselect' 'p_cast1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_36 : Operation 293 [1/1] (0.00ns)   --->   "%p_cast21_cast = sext i62 %p_cast1" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 293 'sext' 'p_cast21_cast' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_36 : Operation 294 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i32 %gmem, i64 %p_cast21_cast" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 294 'getelementptr' 'gmem_addr_10' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_36 : Operation 295 [1/1] (0.54ns)   --->   "%empty_120 = add i2 %p_cast, i2 %empty" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 295 'add' 'empty_120' <Predicate = (!icmp_ln115)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 296 [1/1] (0.42ns)   --->   "%br_ln0 = br void %memset.loop.i19"   --->   Operation 296 'br' 'br_ln0' <Predicate = (icmp_ln115)> <Delay = 0.42>

State 37 <SV = 7> <Delay = 7.30>
ST_37 : Operation 297 [8/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_10, i32 1" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 297 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 8> <Delay = 7.30>
ST_38 : Operation 298 [7/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_10, i32 1" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 298 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 9> <Delay = 7.30>
ST_39 : Operation 299 [6/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_10, i32 1" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 299 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 10> <Delay = 7.30>
ST_40 : Operation 300 [5/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_10, i32 1" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 300 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 11> <Delay = 7.30>
ST_41 : Operation 301 [4/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_10, i32 1" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 301 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 12> <Delay = 7.30>
ST_42 : Operation 302 [3/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_10, i32 1" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 302 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 13> <Delay = 7.30>
ST_43 : Operation 303 [2/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_10, i32 1" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 303 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 14> <Delay = 7.30>
ST_44 : Operation 304 [1/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_10, i32 1" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 304 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 15> <Delay = 7.30>
ST_45 : Operation 305 [1/1] (7.30ns)   --->   "%gmem_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_10" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 305 'read' 'gmem_addr_10_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 16> <Delay = 1.38>
ST_46 : Operation 306 [1/1] (0.00ns)   --->   "%speclooptripcount_ln115 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 306 'speclooptripcount' 'speclooptripcount_ln115' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 307 [1/1] (0.00ns)   --->   "%specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 307 'specloopname' 'specloopname_ln115' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_120, i3 0" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 308 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 309 [1/1] (0.00ns)   --->   "%p_cast38 = zext i5 %tmp_2" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 309 'zext' 'p_cast38' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 310 [1/1] (1.38ns)   --->   "%empty_121 = lshr i32 %gmem_addr_10_read, i32 %p_cast38" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 310 'lshr' 'empty_121' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i32 %empty_121" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 311 'trunc' 'trunc_ln119' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 312 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i20, i10 %trunc_ln119, i20 0" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 312 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 313 [1/1] (0.00ns)   --->   "%shl_ln119_cast = sext i30 %shl_ln5" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 313 'sext' 'shl_ln119_cast' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln119 = sext i30 %shl_ln5" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 314 'sext' 'sext_ln119' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 315 [1/1] (0.42ns)   --->   "%br_ln116 = br void %OUT_BUFFER_TX.i" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 315 'br' 'br_ln116' <Predicate = true> <Delay = 0.42>

State 47 <SV = 17> <Delay = 3.39>
ST_47 : Operation 316 [1/1] (0.00ns)   --->   "%ty_3 = phi i5 %add_ln116, void %for.inc40.i, i5 0, void %OUT_BUFFER_TY.i.split" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 316 'phi' 'ty_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln119_2 = zext i5 %ty_3" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 317 'zext' 'zext_ln119_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 318 [1/1] (0.80ns)   --->   "%add_ln119_2 = add i12 %add_ln119_1, i12 %zext_ln119_2" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 318 'add' 'add_ln119_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln119_3 = zext i12 %add_ln119_2" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 319 'zext' 'zext_ln119_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln119_1 = trunc i12 %add_ln119_2" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 320 'trunc' 'trunc_ln119_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 321 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln119_1, i4 0" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 321 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 322 [1/1] (0.84ns)   --->   "%add_ln119_3 = add i15 %p_shl3, i15 %zext_ln119_3" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 322 'add' 'add_ln119_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i5 %ty_3" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 323 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 324 [1/1] (0.78ns)   --->   "%icmp_ln116 = icmp_eq  i5 %ty_3, i5 17" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 324 'icmp' 'icmp_ln116' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 325 [1/1] (0.78ns)   --->   "%add_ln116 = add i5 %ty_3, i5 1" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 325 'add' 'add_ln116' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln116, void %OUT_BUFFER_TX.i.split, void %for.inc43.i" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 326 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 327 [1/1] (0.76ns)   --->   "%empty_122 = add i8 %zext_ln116, i8 %tmp" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 327 'add' 'empty_122' <Predicate = (!icmp_ln116)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 328 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %empty_122, i10 0" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 328 'bitconcatenate' 'p_shl9' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_47 : Operation 329 [1/1] (0.00ns)   --->   "%p_shl9_cast = zext i18 %p_shl9" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 329 'zext' 'p_shl9_cast' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_47 : Operation 330 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_122, i2 0" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 330 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_47 : Operation 331 [1/1] (0.00ns)   --->   "%p_shl10_cast = zext i10 %p_shl4" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 331 'zext' 'p_shl10_cast' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_47 : Operation 332 [1/1] (0.87ns)   --->   "%empty_123 = sub i19 %p_shl9_cast, i19 %p_shl10_cast" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 332 'sub' 'empty_123' <Predicate = (!icmp_ln116)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 333 [1/1] (0.00ns)   --->   "%p_cast27 = sext i19 %empty_123" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 333 'sext' 'p_cast27' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_47 : Operation 334 [1/1] (0.00ns)   --->   "%tmp7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %ti, i4 %ti, i2 0" [src/conv1.cpp:32]   --->   Operation 334 'bitconcatenate' 'tmp7' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_47 : Operation 335 [1/1] (0.00ns)   --->   "%tmp10_cast = zext i10 %tmp7" [src/conv1.cpp:32]   --->   Operation 335 'zext' 'tmp10_cast' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_47 : Operation 336 [1/1] (0.93ns)   --->   "%tmp12 = add i25 %zext_ln115, i25 %p_cast27" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 336 'add' 'tmp12' <Predicate = (!icmp_ln116)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 337 [1/1] (0.00ns)   --->   "%tmp12_cast = sext i25 %tmp12" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 337 'sext' 'tmp12_cast' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_47 : Operation 338 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp11 = add i64 %tmp12_cast, i64 %output_ftmap_read" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 338 'add' 'tmp11' <Predicate = (!icmp_ln116)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 339 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%empty_124 = add i64 %tmp11, i64 %tmp10_cast" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 339 'add' 'empty_124' <Predicate = (!icmp_ln116)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_124, i32 2, i32 63" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 340 'partselect' 'trunc_ln' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_47 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln117 = sext i62 %trunc_ln" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 341 'sext' 'sext_ln117' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_47 : Operation 342 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i32 %gmem, i64 %sext_ln117" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 342 'getelementptr' 'gmem_addr_11' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_47 : Operation 343 [1/1] (0.00ns)   --->   "%br_ln115 = br void %OUT_BUFFER_TY.i" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 343 'br' 'br_ln115' <Predicate = (icmp_ln116)> <Delay = 0.00>

State 48 <SV = 18> <Delay = 7.30>
ST_48 : Operation 344 [1/1] (0.00ns)   --->   "%speclooptripcount_ln116 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 344 'speclooptripcount' 'speclooptripcount_ln116' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 345 [1/1] (0.00ns)   --->   "%specloopname_ln116 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 345 'specloopname' 'specloopname_ln116' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 346 [1/1] (7.30ns)   --->   "%empty_125 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem_addr_11, i32 17" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 346 'writereq' 'empty_125' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 347 [1/1] (0.42ns)   --->   "%br_ln117 = br void %for.body8.i" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 347 'br' 'br_ln117' <Predicate = true> <Delay = 0.42>

State 49 <SV = 19> <Delay = 2.07>
ST_49 : Operation 348 [1/1] (0.00ns)   --->   "%tx_3 = phi i5 %add_ln117, void %for.body8.i.split, i5 0, void %OUT_BUFFER_TX.i.split" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 348 'phi' 'tx_3' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln119_4 = zext i5 %tx_3" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 349 'zext' 'zext_ln119_4' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 350 [1/1] (0.84ns)   --->   "%add_ln119_4 = add i15 %add_ln119_3, i15 %zext_ln119_4" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 350 'add' 'add_ln119_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln119_5 = zext i15 %add_ln119_4" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 351 'zext' 'zext_ln119_5' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 352 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr_2 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %zext_ln119_5" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 352 'getelementptr' 'output_fm_buffer_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 353 [1/1] (0.78ns)   --->   "%icmp_ln117 = icmp_eq  i5 %tx_3, i5 17" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 353 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 354 [1/1] (0.78ns)   --->   "%add_ln117 = add i5 %tx_3, i5 1" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 354 'add' 'add_ln117' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117, void %for.body8.i.split, void %for.inc40.i" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 355 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 356 [2/2] (1.23ns)   --->   "%output_fm_buffer_1_load_1 = load i15 %output_fm_buffer_1_addr_2" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 356 'load' 'output_fm_buffer_1_load_1' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>

State 50 <SV = 20> <Delay = 2.67>
ST_50 : Operation 357 [1/2] (1.23ns)   --->   "%output_fm_buffer_1_load_1 = load i15 %output_fm_buffer_1_addr_2" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 357 'load' 'output_fm_buffer_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_50 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln119_2 = trunc i32 %output_fm_buffer_1_load_1" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 358 'trunc' 'trunc_ln119_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 359 [1/1] (1.01ns)   --->   "%add_ln119 = add i32 %output_fm_buffer_1_load_1, i32 %shl_ln119_cast" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 359 'add' 'add_ln119' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 360 [1/1] (1.00ns)   --->   "%add_ln120 = add i31 %trunc_ln119_2, i31 %sext_ln119" [src/conv1.cpp:120->src/conv1.cpp:71]   --->   Operation 360 'add' 'add_ln120' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln119, i32 31" [src/conv1.cpp:120->src/conv1.cpp:71]   --->   Operation 361 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 362 [1/1] (0.41ns)   --->   "%select_ln120 = select i1 %tmp_13, i31 0, i31 %add_ln120" [src/conv1.cpp:120->src/conv1.cpp:71]   --->   Operation 362 'select' 'select_ln120' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 51 <SV = 21> <Delay = 7.30>
ST_51 : Operation 363 [1/1] (0.00ns)   --->   "%speclooptripcount_ln117 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 363 'speclooptripcount' 'speclooptripcount_ln117' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 364 [1/1] (0.00ns)   --->   "%specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 364 'specloopname' 'specloopname_ln117' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 365 [1/1] (0.00ns)   --->   "%select_ln120_cast = zext i31 %select_ln120" [src/conv1.cpp:120->src/conv1.cpp:71]   --->   Operation 365 'zext' 'select_ln120_cast' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 366 [1/1] (7.30ns)   --->   "%write_ln117 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_addr_11, i32 %select_ln120_cast, i4 15" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 366 'write' 'write_ln117' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 367 [1/1] (0.00ns)   --->   "%br_ln117 = br void %for.body8.i" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 367 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>

State 52 <SV = 20> <Delay = 7.30>
ST_52 : Operation 368 [5/5] (7.30ns)   --->   "%empty_126 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_11" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 368 'writeresp' 'empty_126' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 21> <Delay = 7.30>
ST_53 : Operation 369 [4/5] (7.30ns)   --->   "%empty_126 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_11" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 369 'writeresp' 'empty_126' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 22> <Delay = 7.30>
ST_54 : Operation 370 [3/5] (7.30ns)   --->   "%empty_126 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_11" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 370 'writeresp' 'empty_126' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 23> <Delay = 7.30>
ST_55 : Operation 371 [2/5] (7.30ns)   --->   "%empty_126 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_11" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 371 'writeresp' 'empty_126' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 24> <Delay = 7.30>
ST_56 : Operation 372 [1/5] (7.30ns)   --->   "%empty_126 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_11" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 372 'writeresp' 'empty_126' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 373 [1/1] (0.00ns)   --->   "%br_ln116 = br void %OUT_BUFFER_TX.i" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 373 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>

State 57 <SV = 7> <Delay = 2.07>
ST_57 : Operation 374 [1/1] (0.00ns)   --->   "%empty_127 = phi i15 %empty_128, void %memset.loop.i19.split, i15 0, void %memset.loop.i19.preheader"   --->   Operation 374 'phi' 'empty_127' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 375 [1/1] (0.84ns)   --->   "%exitcond5412 = icmp_eq  i15 %empty_127, i15 18496"   --->   Operation 375 'icmp' 'exitcond5412' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 376 [1/1] (0.84ns)   --->   "%empty_128 = add i15 %empty_127, i15 1"   --->   Operation 376 'add' 'empty_128' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 377 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond5412, void %memset.loop.i19.split, void %_Z21export_buffer_tile_c1PA17_A17_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_A255_S2_iiPS_ILi10ELi1ELS0_5ELS1_3ELi0EE.exit"   --->   Operation 377 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 378 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 18496, i64 18496, i64 18496"   --->   Operation 378 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond5412)> <Delay = 0.00>
ST_57 : Operation 379 [1/1] (0.00ns)   --->   "%p_cast62 = zext i15 %empty_127"   --->   Operation 379 'zext' 'p_cast62' <Predicate = (!exitcond5412)> <Delay = 0.00>
ST_57 : Operation 380 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast62"   --->   Operation 380 'getelementptr' 'output_fm_buffer_1_addr' <Predicate = (!exitcond5412)> <Delay = 0.00>
ST_57 : Operation 381 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i15 %output_fm_buffer_1_addr"   --->   Operation 381 'store' 'store_ln0' <Predicate = (!exitcond5412)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_57 : Operation 382 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i19"   --->   Operation 382 'br' 'br_ln0' <Predicate = (!exitcond5412)> <Delay = 0.00>
ST_57 : Operation 383 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.body4" [src/conv1.cpp:32]   --->   Operation 383 'br' 'br_ln32' <Predicate = (exitcond5412)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_fm_buffer_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_fm_buffer_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tj                         (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111]
specinterface_ln0          (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
output_ftmap_read          (read             ) [ 0011111111111111111111111111111111111111111111111111111111]
conv1_biases_read          (read             ) [ 0011111111111111111111111111111111111111111111111111111111]
conv1_weights_read         (read             ) [ 0011111111111111111111111111111111111111111111111111111111]
input_ftmap_read           (read             ) [ 0011111111111111111111111111111111111111111111111111111111]
empty                      (trunc            ) [ 0011111111111111111111111111111111111111111111111111111111]
trunc_ln48                 (trunc            ) [ 0011111111111111111111111111111111111111111111111111111111]
store_ln31                 (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln31                    (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
tj_3                       (load             ) [ 0000000000000000000000000000000000000000000000000000000000]
icmp_ln31                  (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111]
add_ln31                   (add              ) [ 0001111111111111111111111111111111111111111111111111111111]
br_ln31                    (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln31     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
specloopname_ln31          (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp                        (bitconcatenate   ) [ 0001111111111111111111111111111111111111111111111111111111]
zext_ln32                  (zext             ) [ 0001111111111111111111111111111111111111111111111111111111]
br_ln32                    (br               ) [ 0011111111111111111111111111111111111111111111111111111111]
ret_ln75                   (ret              ) [ 0000000000000000000000000000000000000000000000000000000000]
ti                         (phi              ) [ 0001111111111111111111111111111111111111111111111111111110]
icmp_ln32                  (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111]
add_ln32                   (add              ) [ 0011111111111111111111111111111111111111111111111111111111]
br_ln32                    (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln32     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
specloopname_ln32          (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln91                    (br               ) [ 0011111111111111111111111111111111111111111111111111111111]
store_ln31                 (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln31                    (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_108                  (phi              ) [ 0000100000000000000000000000000000000000000000000000000000]
exitcond1                  (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111]
empty_109                  (add              ) [ 0011111111111111111111111111111111111111111111111111111111]
br_ln0                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0      (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
p_cast54                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
input_fm_buffer_2_0_addr   (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000]
store_ln0                  (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln0                     (br               ) [ 0011111111111111111111111111111111111111111111111111111111]
br_ln94                    (br               ) [ 0011111111111111111111111111111111111111111111111111111111]
by                         (phi              ) [ 0000010000000000000000000000000000000000000000000000000000]
phi_mul                    (phi              ) [ 0000011111111111100000000000000000000000000000000000000000]
add_ln94_1                 (add              ) [ 0011111111111111111111111111111111111111111111111111111111]
zext_ln94                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
icmp_ln94                  (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111]
add_ln94                   (add              ) [ 0011111111111111111111111111111111111111111111111111111111]
br_ln94                    (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln94     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
specloopname_ln94          (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp1                       (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp1_cast                  (sext             ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_110                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_9                      (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000]
icmp_ln52                  (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_10                     (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000]
select_ln51                (select           ) [ 0000000000000000000000000000000000000000000000000000000000]
or_ln51                    (or               ) [ 0000000000000000000000000000000000000000000000000000000000]
yClamped                   (select           ) [ 0000000000000000000000000000000000000000000000000000000000]
shl_ln                     (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000]
shl_ln102_1                (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000]
sext_ln102                 (sext             ) [ 0000000000000000000000000000000000000000000000000000000000]
sub_ln102                  (sub              ) [ 0000000000000000000000000000000000000000000000000000000000]
sext_ln95                  (sext             ) [ 0000001111111111100000000000000000000000000000000000000000]
br_ln95                    (br               ) [ 0011111111111111111111111111111111111111111111111111111111]
br_ln45                    (br               ) [ 0011111111111111111111111111111111111111111111111111111111]
bx                         (phi              ) [ 0000001000000000000000000000000000000000000000000000000000]
zext_ln102                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln102_2                (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln102_1               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
input_fm_buffer_2_0_addr_1 (getelementptr    ) [ 0000000111111111100000000000000000000000000000000000000000]
zext_ln95                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
icmp_ln95                  (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111]
add_ln95                   (add              ) [ 0011111111111111111111111111111111111111111111111111111111]
br_ln95                    (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp4                       (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln98                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln98_1                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
sext_ln98                  (sext             ) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln98                   (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_11                     (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000]
icmp_ln52_3                (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_12                     (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000]
or_ln51_2                  (or               ) [ 0000000000000000000000000000000000000000000000000000000000]
select_ln51_5              (select           ) [ 0000000000000000000000000000000000000000000000000000000000]
select_ln51_6              (select           ) [ 0000000000000000000000000000000000000000000000000000000000]
shl_ln102_2                (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000]
sext_ln102_2               (sext             ) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln102                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln102_1                (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
trunc_ln102_1              (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000]
sext_ln102_1               (sext             ) [ 0000000000000000000000000000000000000000000000000000000000]
gmem_addr                  (getelementptr    ) [ 0000000111111111000000000000000000000000000000000000000000]
br_ln94                    (br               ) [ 0011111111111111111111111111111111111111111111111111111111]
gmem_load_req              (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000]
gmem_addr_read             (read             ) [ 0000000000000000000000000000000000000000000000000000000000]
trunc_ln102                (trunc            ) [ 0000000000000000100000000000000000000000000000000000000000]
speclooptripcount_ln95     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
specloopname_ln95          (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000]
store_ln102                (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln95                    (br               ) [ 0011111111111111111111111111111111111111111111111111111111]
nout                       (phi              ) [ 0000000000000000010000000000000000000000000000000000000000]
phi_mul48                  (phi              ) [ 0000000000000000010000000000000000000000000000000000000000]
add_ln45_1                 (add              ) [ 0011111111111111111111111111111111111111111111111111111111]
nout_cast                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_s                      (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_15_cast                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_111                  (add              ) [ 0000000000000000001111111111111111110000000000000000000000]
icmp_ln45                  (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111]
add_ln45                   (add              ) [ 0011111111111111111111111111111111111111111111111111111111]
br_ln45                    (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln45     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
specloopname_ln45          (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln48                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
trunc_ln48_1               (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln48_1                 (add              ) [ 0000000000000000001111111111111111110000000000000000000000]
add_ln62_7                 (add              ) [ 0000000000000000001111111111111111110000000000000000000000]
br_ln48                    (br               ) [ 0011111111111111111111111111111111111111111111111111111111]
br_ln115                   (br               ) [ 0011111111111111111111111111111111111111111111111111111111]
ty                         (phi              ) [ 0000000000000000001011111111111111110000000000000000000000]
ty_cast                    (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_112                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
p_cast52                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_113                  (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000]
p_shl1                     (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_114                  (add              ) [ 0000000000000000000111111111111111110000000000000000000000]
icmp_ln48                  (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111]
add_ln48                   (add              ) [ 0011111111111111111111111111111111111111111111111111111111]
br_ln48                    (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln48     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
specloopname_ln48          (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln49                    (br               ) [ 0011111111111111111111111111111111111111111111111111111111]
br_ln45                    (br               ) [ 0011111111111111111111111111111111111111111111111111111111]
tx                         (phi              ) [ 0000000000000000000100111111111111110000000000000000000000]
tx_cast                    (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_115                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
p_cast61                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
output_fm_buffer_1_addr_1  (getelementptr    ) [ 0000000000000000000011111111111111110000000000000000000000]
icmp_ln49                  (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111]
add_ln49                   (add              ) [ 0011111111111111111111111111111111111111111111111111111111]
br_ln49                    (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln48                    (br               ) [ 0011111111111111111111111111111111111111111111111111111111]
speclooptripcount_ln49     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
specloopname_ln49          (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000]
output_fm_buffer_1_load    (load             ) [ 0011111111111111111111111111111111111111111111111111111111]
br_ln52                    (br               ) [ 0011111111111111111111111111111111111111111111111111111111]
ky                         (phi              ) [ 0000000000000000000001000000000000000000000000000000000000]
conv_i_i_lcssa_lcssa11     (phi              ) [ 0000000000000000000001111111111111110000000000000000000000]
zext_ln52                  (zext             ) [ 0000000000000000000000111111111111110000000000000000000000]
icmp_ln52_4                (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111]
add_ln52                   (add              ) [ 0011111111111111111111111111111111111111111111111111111111]
br_ln52                    (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln52     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
specloopname_ln52          (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_3                      (bitconcatenate   ) [ 0000000000000000000000111111111111110000000000000000000000]
empty_116                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln62                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
mul_ln62_2                 (mul              ) [ 0000000000000000000000111111111111110000000000000000000000]
br_ln53                    (br               ) [ 0011111111111111111111111111111111111111111111111111111111]
store_ln62                 (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln49                    (br               ) [ 0011111111111111111111111111111111111111111111111111111111]
kx                         (phi              ) [ 0000000000000000000000100000000000000000000000000000000000]
conv_i_i_lcssa10           (phi              ) [ 0011111111111111111111111111111111101111111111111111111111]
zext_ln53                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
icmp_ln53                  (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111]
add_ln53                   (add              ) [ 0011111111111111111111111111111111111111111111111111111111]
br_ln53                    (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln57                   (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln62_8                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln62_9                 (add              ) [ 0000000000000000000000011111111100000000000000000000000000]
add_ln62_8                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln62_5                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln62_5                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
shl_ln6                    (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln62_6                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
trunc_ln62                 (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000]
trunc_ln1                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln62                   (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
trunc_ln62_4               (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000]
sext_ln62_4                (sext             ) [ 0000000000000000000000000000000000000000000000000000000000]
gmem_addr_12               (getelementptr    ) [ 0000000000000000000000011111111100000000000000000000000000]
add_ln62_6                 (add              ) [ 0000000000000000000000011111111110000000000000000000000000]
br_ln52                    (br               ) [ 0011111111111111111111111111111111111111111111111111111111]
gmem_load_4_req            (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln62_9                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
input_fm_buffer_2_0_addr_2 (getelementptr    ) [ 0000000000000000000000000000000010000000000000000000000000]
gmem_addr_12_read          (read             ) [ 0000000000000000000000000000000010000000000000000000000000]
shl_ln62_1                 (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln62_7                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
lshr_ln62                  (lshr             ) [ 0000000000000000000000000000000000000000000000000000000000]
trunc_ln62_1               (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000]
sext_ln62                  (sext             ) [ 0000000000000000000000000000000001100000000000000000000000]
input_fm_buffer_2_0_load   (load             ) [ 0000000000000000000000000000000000000000000000000000000000]
sext_ln62_3                (sext             ) [ 0000000000000000000000000000000001100000000000000000000000]
mul_ln62                   (mul              ) [ 0000000000000000000000000000000000010000000000000000000000]
shl_ln62_4                 (bitconcatenate   ) [ 0000000000000000000000000000000000010000000000000000000000]
speclooptripcount_ln53     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
specloopname_ln53          (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln62_4                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
trunc_ln62_3               (partselect       ) [ 0011111111111111111111111111111111111111111111111111111111]
br_ln53                    (br               ) [ 0011111111111111111111111111111111111111111111111111111111]
nout_2                     (phi              ) [ 0000000000000000000000000000000000001000000000000000000000]
phi_mul50                  (phi              ) [ 0000000000000000000000000000000000001000000000000000000000]
zext_ln115                 (zext             ) [ 0000000000000000000000000000000000000111111111111111111110]
add_ln115_5                (add              ) [ 0011111111111111111111111111111111111111111111111111111111]
zext_ln119                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_1                      (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln119_1               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln119_1                (add              ) [ 0000000000000000000000000000000000000111111111111111111110]
icmp_ln115                 (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111]
add_ln115                  (add              ) [ 0011111111111111111111111111111111111111111111111111111111]
br_ln115                   (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_117                  (shl              ) [ 0000000000000000000000000000000000000000000000000000000000]
p_cast37                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_118                  (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000]
p_cast                     (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_119                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
p_cast1                    (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000]
p_cast21_cast              (sext             ) [ 0000000000000000000000000000000000000000000000000000000000]
gmem_addr_10               (getelementptr    ) [ 0000000000000000000000000000000000000111111111000000000000]
empty_120                  (add              ) [ 0000000000000000000000000000000000000111111111100000000000]
br_ln0                     (br               ) [ 0011111111111111111111111111111111111111111111111111111111]
gmem_load_3_req            (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000]
gmem_addr_10_read          (read             ) [ 0000000000000000000000000000000000000000000000100000000000]
speclooptripcount_ln115    (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
specloopname_ln115         (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_2                      (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000]
p_cast38                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_121                  (lshr             ) [ 0000000000000000000000000000000000000000000000000000000000]
trunc_ln119                (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000]
shl_ln5                    (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000]
shl_ln119_cast             (sext             ) [ 0000000000000000000000000000000000000000000000011111111110]
sext_ln119                 (sext             ) [ 0000000000000000000000000000000000000000000000011111111110]
br_ln116                   (br               ) [ 0011111111111111111111111111111111111111111111111111111111]
ty_3                       (phi              ) [ 0000000000000000000000000000000000000000000000010000000000]
zext_ln119_2               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln119_2                (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln119_3               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
trunc_ln119_1              (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000]
p_shl3                     (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln119_3                (add              ) [ 0000000000000000000000000000000000000000000000001111000000]
zext_ln116                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
icmp_ln116                 (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111]
add_ln116                  (add              ) [ 0011111111111111111111111111111111111111111111111111111111]
br_ln116                   (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_122                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
p_shl9                     (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000]
p_shl9_cast                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
p_shl4                     (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000]
p_shl10_cast               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_123                  (sub              ) [ 0000000000000000000000000000000000000000000000000000000000]
p_cast27                   (sext             ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp7                       (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp10_cast                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp12                      (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp12_cast                 (sext             ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp11                      (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_124                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
trunc_ln                   (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000]
sext_ln117                 (sext             ) [ 0000000000000000000000000000000000000000000000000000000000]
gmem_addr_11               (getelementptr    ) [ 0000000000000000000000000000000000000000000000001111111110]
br_ln115                   (br               ) [ 0011111111111111111111111111111111111111111111111111111111]
speclooptripcount_ln116    (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
specloopname_ln116         (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_125                  (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln117                   (br               ) [ 0011111111111111111111111111111111111111111111111111111111]
tx_3                       (phi              ) [ 0000000000000000000000000000000000000000000000000100000000]
zext_ln119_4               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln119_4                (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln119_5               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
output_fm_buffer_1_addr_2  (getelementptr    ) [ 0000000000000000000000000000000000000000000000000010000000]
icmp_ln117                 (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111]
add_ln117                  (add              ) [ 0011111111111111111111111111111111111111111111111111111111]
br_ln117                   (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
output_fm_buffer_1_load_1  (load             ) [ 0000000000000000000000000000000000000000000000000000000000]
trunc_ln119_2              (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln119                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln120                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_13                     (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000]
select_ln120               (select           ) [ 0000000000000000000000000000000000000000000000000001000000]
speclooptripcount_ln117    (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
specloopname_ln117         (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000]
select_ln120_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
write_ln117                (write            ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln117                   (br               ) [ 0011111111111111111111111111111111111111111111111111111111]
empty_126                  (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln116                   (br               ) [ 0011111111111111111111111111111111111111111111111111111111]
empty_127                  (phi              ) [ 0000000000000000000000000000000000000000000000000000000001]
exitcond5412               (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111]
empty_128                  (add              ) [ 0011111111111111111111111111111111111111111111111111111111]
br_ln0                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0      (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
p_cast62                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
output_fm_buffer_1_addr    (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000]
store_ln0                  (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln0                     (br               ) [ 0011111111111111111111111111111111111111111111111111111111]
br_ln32                    (br               ) [ 0011111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1_biases">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_ftmap">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_fm_buffer_2_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer_2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_fm_buffer_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_45"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i11.i4"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i32.i4"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i10.i20"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i8.i10"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1004" name="tj_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tj/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="output_ftmap_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="1" index="2" bw="64" slack="17"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="conv1_biases_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="0"/>
<pin id="211" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_biases_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="conv1_weights_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weights_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="input_ftmap_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="0"/>
<pin id="222" dir="0" index="1" bw="64" slack="0"/>
<pin id="223" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_readreq_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="1"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/7 "/>
</bind>
</comp>

<comp id="233" class="1004" name="gmem_addr_read_read_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="9"/>
<pin id="236" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/15 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_readreq_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="1"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_4_req/23 "/>
</bind>
</comp>

<comp id="245" class="1004" name="gmem_addr_12_read_read_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="9"/>
<pin id="248" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_12_read/31 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_readreq_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="1"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_3_req/37 "/>
</bind>
</comp>

<comp id="257" class="1004" name="gmem_addr_10_read_read_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="9"/>
<pin id="260" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_10_read/45 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_writeresp_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="1"/>
<pin id="265" dir="0" index="2" bw="6" slack="0"/>
<pin id="266" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_125/48 empty_126/52 "/>
</bind>
</comp>

<comp id="269" class="1004" name="write_ln117_write_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="0" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="4"/>
<pin id="272" dir="0" index="2" bw="31" slack="0"/>
<pin id="273" dir="0" index="3" bw="1" slack="0"/>
<pin id="274" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln117/51 "/>
</bind>
</comp>

<comp id="278" class="1004" name="input_fm_buffer_2_0_addr_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="24" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="9" slack="0"/>
<pin id="282" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_2_0_addr/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_access_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="10" slack="0"/>
<pin id="287" dir="0" index="1" bw="24" slack="0"/>
<pin id="288" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln0/4 store_ln102/16 input_fm_buffer_2_0_load/31 "/>
</bind>
</comp>

<comp id="292" class="1004" name="input_fm_buffer_2_0_addr_1_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="24" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="10" slack="0"/>
<pin id="296" dir="1" index="3" bw="10" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_2_0_addr_1/6 "/>
</bind>
</comp>

<comp id="299" class="1004" name="output_fm_buffer_1_addr_1_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="15" slack="0"/>
<pin id="303" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_1_addr_1/19 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_access_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="15" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_fm_buffer_1_load/19 store_ln62/21 output_fm_buffer_1_load_1/49 store_ln0/57 "/>
</bind>
</comp>

<comp id="312" class="1004" name="input_fm_buffer_2_0_addr_2_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="24" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="10" slack="0"/>
<pin id="316" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_2_0_addr_2/31 "/>
</bind>
</comp>

<comp id="320" class="1004" name="output_fm_buffer_1_addr_2_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="15" slack="0"/>
<pin id="324" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_1_addr_2/49 "/>
</bind>
</comp>

<comp id="328" class="1004" name="output_fm_buffer_1_addr_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="15" slack="0"/>
<pin id="332" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_1_addr/57 "/>
</bind>
</comp>

<comp id="337" class="1005" name="ti_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="1"/>
<pin id="339" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ti (phireg) "/>
</bind>
</comp>

<comp id="341" class="1004" name="ti_phi_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="1"/>
<pin id="343" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="4" slack="0"/>
<pin id="345" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ti/3 "/>
</bind>
</comp>

<comp id="349" class="1005" name="empty_108_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="9" slack="1"/>
<pin id="351" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="empty_108 (phireg) "/>
</bind>
</comp>

<comp id="353" class="1004" name="empty_108_phi_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="9" slack="0"/>
<pin id="357" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_108/4 "/>
</bind>
</comp>

<comp id="360" class="1005" name="by_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="5" slack="1"/>
<pin id="362" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="by (phireg) "/>
</bind>
</comp>

<comp id="364" class="1004" name="by_phi_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="5" slack="0"/>
<pin id="366" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="1" slack="1"/>
<pin id="368" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="by/5 "/>
</bind>
</comp>

<comp id="371" class="1005" name="phi_mul_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="10" slack="1"/>
<pin id="373" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="375" class="1004" name="phi_mul_phi_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="10" slack="0"/>
<pin id="377" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="1" slack="1"/>
<pin id="379" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/5 "/>
</bind>
</comp>

<comp id="383" class="1005" name="bx_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="5" slack="1"/>
<pin id="385" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="bx (phireg) "/>
</bind>
</comp>

<comp id="387" class="1004" name="bx_phi_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="5" slack="0"/>
<pin id="389" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="390" dir="0" index="2" bw="1" slack="1"/>
<pin id="391" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bx/6 "/>
</bind>
</comp>

<comp id="394" class="1005" name="nout_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="7" slack="1"/>
<pin id="396" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="nout (phireg) "/>
</bind>
</comp>

<comp id="398" class="1004" name="nout_phi_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="7" slack="0"/>
<pin id="400" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="401" dir="0" index="2" bw="1" slack="1"/>
<pin id="402" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="403" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nout/17 "/>
</bind>
</comp>

<comp id="405" class="1005" name="phi_mul48_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="14" slack="1"/>
<pin id="407" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul48 (phireg) "/>
</bind>
</comp>

<comp id="409" class="1004" name="phi_mul48_phi_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="14" slack="0"/>
<pin id="411" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="412" dir="0" index="2" bw="1" slack="1"/>
<pin id="413" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="414" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul48/17 "/>
</bind>
</comp>

<comp id="416" class="1005" name="ty_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="5" slack="1"/>
<pin id="418" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ty (phireg) "/>
</bind>
</comp>

<comp id="420" class="1004" name="ty_phi_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="5" slack="0"/>
<pin id="422" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="423" dir="0" index="2" bw="1" slack="1"/>
<pin id="424" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="425" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ty/18 "/>
</bind>
</comp>

<comp id="428" class="1005" name="tx_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="5" slack="1"/>
<pin id="430" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tx (phireg) "/>
</bind>
</comp>

<comp id="432" class="1004" name="tx_phi_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="5" slack="0"/>
<pin id="434" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="435" dir="0" index="2" bw="1" slack="1"/>
<pin id="436" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="437" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tx/19 "/>
</bind>
</comp>

<comp id="440" class="1005" name="ky_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="4" slack="1"/>
<pin id="442" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ky (phireg) "/>
</bind>
</comp>

<comp id="444" class="1004" name="ky_phi_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="4" slack="0"/>
<pin id="446" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="447" dir="0" index="2" bw="1" slack="1"/>
<pin id="448" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="449" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ky/21 "/>
</bind>
</comp>

<comp id="451" class="1005" name="conv_i_i_lcssa_lcssa11_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="1"/>
<pin id="453" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_i_i_lcssa_lcssa11 (phireg) "/>
</bind>
</comp>

<comp id="454" class="1004" name="conv_i_i_lcssa_lcssa11_phi_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="1"/>
<pin id="456" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="457" dir="0" index="2" bw="32" slack="1"/>
<pin id="458" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="459" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="conv_i_i_lcssa_lcssa11/21 "/>
</bind>
</comp>

<comp id="462" class="1005" name="kx_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="4" slack="1"/>
<pin id="464" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kx (phireg) "/>
</bind>
</comp>

<comp id="466" class="1004" name="kx_phi_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="0"/>
<pin id="468" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="2" bw="1" slack="1"/>
<pin id="470" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="471" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kx/22 "/>
</bind>
</comp>

<comp id="473" class="1005" name="conv_i_i_lcssa10_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="1"/>
<pin id="475" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_i_i_lcssa10 (phireg) "/>
</bind>
</comp>

<comp id="477" class="1004" name="conv_i_i_lcssa10_phi_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="1"/>
<pin id="479" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="480" dir="0" index="2" bw="32" slack="1"/>
<pin id="481" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="482" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="conv_i_i_lcssa10/22 "/>
</bind>
</comp>

<comp id="485" class="1005" name="nout_2_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="7" slack="1"/>
<pin id="487" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="nout_2 (phireg) "/>
</bind>
</comp>

<comp id="489" class="1004" name="nout_2_phi_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="7" slack="0"/>
<pin id="491" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="492" dir="0" index="2" bw="1" slack="1"/>
<pin id="493" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="494" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nout_2/36 "/>
</bind>
</comp>

<comp id="496" class="1005" name="phi_mul50_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="24" slack="1"/>
<pin id="498" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul50 (phireg) "/>
</bind>
</comp>

<comp id="500" class="1004" name="phi_mul50_phi_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="24" slack="0"/>
<pin id="502" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="503" dir="0" index="2" bw="1" slack="1"/>
<pin id="504" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="505" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul50/36 "/>
</bind>
</comp>

<comp id="507" class="1005" name="ty_3_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="5" slack="1"/>
<pin id="509" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ty_3 (phireg) "/>
</bind>
</comp>

<comp id="511" class="1004" name="ty_3_phi_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="5" slack="0"/>
<pin id="513" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="514" dir="0" index="2" bw="1" slack="1"/>
<pin id="515" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="516" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ty_3/47 "/>
</bind>
</comp>

<comp id="518" class="1005" name="tx_3_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="5" slack="1"/>
<pin id="520" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tx_3 (phireg) "/>
</bind>
</comp>

<comp id="522" class="1004" name="tx_3_phi_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="5" slack="0"/>
<pin id="524" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="525" dir="0" index="2" bw="1" slack="1"/>
<pin id="526" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="527" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tx_3/49 "/>
</bind>
</comp>

<comp id="529" class="1005" name="empty_127_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="15" slack="1"/>
<pin id="531" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="empty_127 (phireg) "/>
</bind>
</comp>

<comp id="533" class="1004" name="empty_127_phi_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="15" slack="0"/>
<pin id="535" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="536" dir="0" index="2" bw="1" slack="1"/>
<pin id="537" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="538" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_127/57 "/>
</bind>
</comp>

<comp id="540" class="1004" name="empty_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="64" slack="0"/>
<pin id="542" dir="1" index="1" bw="2" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="trunc_ln48_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="64" slack="0"/>
<pin id="546" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="store_ln31_store_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="4" slack="0"/>
<pin id="551" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tj_3_load_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="4" slack="1"/>
<pin id="555" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tj_3/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="icmp_ln31_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="4" slack="0"/>
<pin id="558" dir="0" index="1" bw="4" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="add_ln31_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="4" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="0"/>
<pin id="570" dir="0" index="1" bw="4" slack="0"/>
<pin id="571" dir="0" index="2" bw="4" slack="0"/>
<pin id="572" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="zext_ln32_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="0"/>
<pin id="578" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="icmp_ln32_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="4" slack="0"/>
<pin id="582" dir="0" index="1" bw="4" slack="0"/>
<pin id="583" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="add_ln32_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="4" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/3 "/>
</bind>
</comp>

<comp id="592" class="1004" name="store_ln31_store_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="4" slack="1"/>
<pin id="594" dir="0" index="1" bw="4" slack="2"/>
<pin id="595" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="exitcond1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="9" slack="0"/>
<pin id="598" dir="0" index="1" bw="9" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="602" class="1004" name="empty_109_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="9" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_109/4 "/>
</bind>
</comp>

<comp id="608" class="1004" name="p_cast54_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="9" slack="0"/>
<pin id="610" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast54/4 "/>
</bind>
</comp>

<comp id="613" class="1004" name="add_ln94_1_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="10" slack="0"/>
<pin id="615" dir="0" index="1" bw="6" slack="0"/>
<pin id="616" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94_1/5 "/>
</bind>
</comp>

<comp id="619" class="1004" name="zext_ln94_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="5" slack="0"/>
<pin id="621" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94/5 "/>
</bind>
</comp>

<comp id="623" class="1004" name="icmp_ln94_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="5" slack="0"/>
<pin id="625" dir="0" index="1" bw="5" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/5 "/>
</bind>
</comp>

<comp id="629" class="1004" name="add_ln94_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="5" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/5 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp1_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="5" slack="0"/>
<pin id="637" dir="0" index="1" bw="3" slack="0"/>
<pin id="638" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp1_cast_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="6" slack="0"/>
<pin id="643" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/5 "/>
</bind>
</comp>

<comp id="645" class="1004" name="empty_110_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="6" slack="0"/>
<pin id="647" dir="0" index="1" bw="8" slack="3"/>
<pin id="648" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_110/5 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_9_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="10" slack="0"/>
<pin id="653" dir="0" index="2" bw="5" slack="0"/>
<pin id="654" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="658" class="1004" name="icmp_ln52_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="10" slack="0"/>
<pin id="660" dir="0" index="1" bw="10" slack="0"/>
<pin id="661" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/5 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_10_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="10" slack="0"/>
<pin id="667" dir="0" index="2" bw="5" slack="0"/>
<pin id="668" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="672" class="1004" name="select_ln51_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="10" slack="0"/>
<pin id="675" dir="0" index="2" bw="10" slack="0"/>
<pin id="676" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51/5 "/>
</bind>
</comp>

<comp id="680" class="1004" name="or_ln51_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln51/5 "/>
</bind>
</comp>

<comp id="686" class="1004" name="yClamped_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="10" slack="0"/>
<pin id="689" dir="0" index="2" bw="10" slack="0"/>
<pin id="690" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="yClamped/5 "/>
</bind>
</comp>

<comp id="694" class="1004" name="shl_ln_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="20" slack="0"/>
<pin id="696" dir="0" index="1" bw="10" slack="0"/>
<pin id="697" dir="0" index="2" bw="1" slack="0"/>
<pin id="698" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="702" class="1004" name="shl_ln102_1_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="12" slack="0"/>
<pin id="704" dir="0" index="1" bw="10" slack="0"/>
<pin id="705" dir="0" index="2" bw="1" slack="0"/>
<pin id="706" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln102_1/5 "/>
</bind>
</comp>

<comp id="710" class="1004" name="sext_ln102_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="12" slack="0"/>
<pin id="712" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln102/5 "/>
</bind>
</comp>

<comp id="714" class="1004" name="sub_ln102_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="20" slack="0"/>
<pin id="716" dir="0" index="1" bw="12" slack="0"/>
<pin id="717" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln102/5 "/>
</bind>
</comp>

<comp id="720" class="1004" name="sext_ln95_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="20" slack="0"/>
<pin id="722" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln95/5 "/>
</bind>
</comp>

<comp id="724" class="1004" name="zext_ln102_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="5" slack="0"/>
<pin id="726" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102/6 "/>
</bind>
</comp>

<comp id="728" class="1004" name="add_ln102_2_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="10" slack="1"/>
<pin id="730" dir="0" index="1" bw="5" slack="0"/>
<pin id="731" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102_2/6 "/>
</bind>
</comp>

<comp id="734" class="1004" name="zext_ln102_1_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="10" slack="0"/>
<pin id="736" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102_1/6 "/>
</bind>
</comp>

<comp id="739" class="1004" name="zext_ln95_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="5" slack="0"/>
<pin id="741" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/6 "/>
</bind>
</comp>

<comp id="743" class="1004" name="icmp_ln95_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="5" slack="0"/>
<pin id="745" dir="0" index="1" bw="5" slack="0"/>
<pin id="746" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95/6 "/>
</bind>
</comp>

<comp id="749" class="1004" name="add_ln95_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="5" slack="0"/>
<pin id="751" dir="0" index="1" bw="1" slack="0"/>
<pin id="752" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95/6 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp4_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="8" slack="0"/>
<pin id="757" dir="0" index="1" bw="4" slack="3"/>
<pin id="758" dir="0" index="2" bw="4" slack="3"/>
<pin id="759" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp4/6 "/>
</bind>
</comp>

<comp id="763" class="1004" name="zext_ln98_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="8" slack="0"/>
<pin id="765" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/6 "/>
</bind>
</comp>

<comp id="767" class="1004" name="add_ln98_1_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="5" slack="0"/>
<pin id="769" dir="0" index="1" bw="3" slack="0"/>
<pin id="770" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98_1/6 "/>
</bind>
</comp>

<comp id="773" class="1004" name="sext_ln98_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="6" slack="0"/>
<pin id="775" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98/6 "/>
</bind>
</comp>

<comp id="777" class="1004" name="add_ln98_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="6" slack="0"/>
<pin id="779" dir="0" index="1" bw="8" slack="0"/>
<pin id="780" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/6 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_11_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="10" slack="0"/>
<pin id="786" dir="0" index="2" bw="5" slack="0"/>
<pin id="787" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="791" class="1004" name="icmp_ln52_3_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="10" slack="0"/>
<pin id="793" dir="0" index="1" bw="10" slack="0"/>
<pin id="794" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_3/6 "/>
</bind>
</comp>

<comp id="797" class="1004" name="tmp_12_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="0"/>
<pin id="799" dir="0" index="1" bw="10" slack="0"/>
<pin id="800" dir="0" index="2" bw="5" slack="0"/>
<pin id="801" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="805" class="1004" name="or_ln51_2_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="0" index="1" bw="1" slack="0"/>
<pin id="808" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln51_2/6 "/>
</bind>
</comp>

<comp id="811" class="1004" name="select_ln51_5_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="10" slack="0"/>
<pin id="814" dir="0" index="2" bw="10" slack="0"/>
<pin id="815" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51_5/6 "/>
</bind>
</comp>

<comp id="819" class="1004" name="select_ln51_6_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="0"/>
<pin id="821" dir="0" index="1" bw="10" slack="0"/>
<pin id="822" dir="0" index="2" bw="10" slack="0"/>
<pin id="823" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51_6/6 "/>
</bind>
</comp>

<comp id="827" class="1004" name="shl_ln102_2_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="12" slack="0"/>
<pin id="829" dir="0" index="1" bw="10" slack="0"/>
<pin id="830" dir="0" index="2" bw="1" slack="0"/>
<pin id="831" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln102_2/6 "/>
</bind>
</comp>

<comp id="835" class="1004" name="sext_ln102_2_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="12" slack="0"/>
<pin id="837" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln102_2/6 "/>
</bind>
</comp>

<comp id="839" class="1004" name="add_ln102_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="12" slack="0"/>
<pin id="841" dir="0" index="1" bw="64" slack="5"/>
<pin id="842" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102/6 "/>
</bind>
</comp>

<comp id="844" class="1004" name="add_ln102_1_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="64" slack="0"/>
<pin id="846" dir="0" index="1" bw="20" slack="1"/>
<pin id="847" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102_1/6 "/>
</bind>
</comp>

<comp id="849" class="1004" name="trunc_ln102_1_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="62" slack="0"/>
<pin id="851" dir="0" index="1" bw="64" slack="0"/>
<pin id="852" dir="0" index="2" bw="3" slack="0"/>
<pin id="853" dir="0" index="3" bw="7" slack="0"/>
<pin id="854" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln102_1/6 "/>
</bind>
</comp>

<comp id="859" class="1004" name="sext_ln102_1_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="62" slack="0"/>
<pin id="861" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln102_1/6 "/>
</bind>
</comp>

<comp id="863" class="1004" name="gmem_addr_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="64" slack="0"/>
<pin id="865" dir="0" index="1" bw="64" slack="0"/>
<pin id="866" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/6 "/>
</bind>
</comp>

<comp id="869" class="1004" name="trunc_ln102_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="0"/>
<pin id="871" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln102/15 "/>
</bind>
</comp>

<comp id="873" class="1004" name="add_ln45_1_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="14" slack="0"/>
<pin id="875" dir="0" index="1" bw="9" slack="0"/>
<pin id="876" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_1/17 "/>
</bind>
</comp>

<comp id="879" class="1004" name="nout_cast_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="7" slack="0"/>
<pin id="881" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="nout_cast/17 "/>
</bind>
</comp>

<comp id="883" class="1004" name="tmp_s_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="11" slack="0"/>
<pin id="885" dir="0" index="1" bw="7" slack="0"/>
<pin id="886" dir="0" index="2" bw="1" slack="0"/>
<pin id="887" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/17 "/>
</bind>
</comp>

<comp id="891" class="1004" name="tmp_15_cast_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="11" slack="0"/>
<pin id="893" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast/17 "/>
</bind>
</comp>

<comp id="895" class="1004" name="empty_111_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="11" slack="0"/>
<pin id="897" dir="0" index="1" bw="7" slack="0"/>
<pin id="898" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_111/17 "/>
</bind>
</comp>

<comp id="901" class="1004" name="icmp_ln45_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="7" slack="0"/>
<pin id="903" dir="0" index="1" bw="7" slack="0"/>
<pin id="904" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/17 "/>
</bind>
</comp>

<comp id="907" class="1004" name="add_ln45_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="7" slack="0"/>
<pin id="909" dir="0" index="1" bw="1" slack="0"/>
<pin id="910" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/17 "/>
</bind>
</comp>

<comp id="913" class="1004" name="zext_ln48_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="14" slack="0"/>
<pin id="915" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/17 "/>
</bind>
</comp>

<comp id="917" class="1004" name="trunc_ln48_1_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="14" slack="0"/>
<pin id="919" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48_1/17 "/>
</bind>
</comp>

<comp id="921" class="1004" name="add_ln48_1_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="14" slack="0"/>
<pin id="923" dir="0" index="1" bw="64" slack="5"/>
<pin id="924" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_1/17 "/>
</bind>
</comp>

<comp id="926" class="1004" name="add_ln62_7_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="2" slack="0"/>
<pin id="928" dir="0" index="1" bw="2" slack="5"/>
<pin id="929" dir="1" index="2" bw="2" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_7/17 "/>
</bind>
</comp>

<comp id="931" class="1004" name="ty_cast_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="5" slack="0"/>
<pin id="933" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ty_cast/18 "/>
</bind>
</comp>

<comp id="935" class="1004" name="empty_112_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="12" slack="1"/>
<pin id="937" dir="0" index="1" bw="5" slack="0"/>
<pin id="938" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_112/18 "/>
</bind>
</comp>

<comp id="940" class="1004" name="p_cast52_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="12" slack="0"/>
<pin id="942" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast52/18 "/>
</bind>
</comp>

<comp id="944" class="1004" name="empty_113_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="12" slack="0"/>
<pin id="946" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_113/18 "/>
</bind>
</comp>

<comp id="948" class="1004" name="p_shl1_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="15" slack="0"/>
<pin id="950" dir="0" index="1" bw="11" slack="0"/>
<pin id="951" dir="0" index="2" bw="1" slack="0"/>
<pin id="952" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/18 "/>
</bind>
</comp>

<comp id="956" class="1004" name="empty_114_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="15" slack="0"/>
<pin id="958" dir="0" index="1" bw="12" slack="0"/>
<pin id="959" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_114/18 "/>
</bind>
</comp>

<comp id="962" class="1004" name="icmp_ln48_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="5" slack="0"/>
<pin id="964" dir="0" index="1" bw="5" slack="0"/>
<pin id="965" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/18 "/>
</bind>
</comp>

<comp id="968" class="1004" name="add_ln48_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="5" slack="0"/>
<pin id="970" dir="0" index="1" bw="1" slack="0"/>
<pin id="971" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/18 "/>
</bind>
</comp>

<comp id="974" class="1004" name="tx_cast_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="5" slack="0"/>
<pin id="976" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tx_cast/19 "/>
</bind>
</comp>

<comp id="978" class="1004" name="empty_115_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="15" slack="1"/>
<pin id="980" dir="0" index="1" bw="5" slack="0"/>
<pin id="981" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_115/19 "/>
</bind>
</comp>

<comp id="983" class="1004" name="p_cast61_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="15" slack="0"/>
<pin id="985" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast61/19 "/>
</bind>
</comp>

<comp id="988" class="1004" name="icmp_ln49_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="5" slack="0"/>
<pin id="990" dir="0" index="1" bw="5" slack="0"/>
<pin id="991" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/19 "/>
</bind>
</comp>

<comp id="994" class="1004" name="add_ln49_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="5" slack="0"/>
<pin id="996" dir="0" index="1" bw="1" slack="0"/>
<pin id="997" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/19 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="zext_ln52_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="4" slack="0"/>
<pin id="1002" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/21 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="icmp_ln52_4_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="4" slack="0"/>
<pin id="1006" dir="0" index="1" bw="4" slack="0"/>
<pin id="1007" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_4/21 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="add_ln52_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="4" slack="0"/>
<pin id="1012" dir="0" index="1" bw="1" slack="0"/>
<pin id="1013" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/21 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="tmp_3_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="7" slack="0"/>
<pin id="1018" dir="0" index="1" bw="4" slack="0"/>
<pin id="1019" dir="0" index="2" bw="1" slack="0"/>
<pin id="1020" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/21 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="empty_116_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="4" slack="0"/>
<pin id="1026" dir="0" index="1" bw="5" slack="3"/>
<pin id="1027" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_116/21 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="zext_ln62_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="5" slack="0"/>
<pin id="1032" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/21 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="mul_ln62_2_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="5" slack="0"/>
<pin id="1036" dir="0" index="1" bw="6" slack="0"/>
<pin id="1037" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln62_2/21 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="zext_ln53_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="4" slack="0"/>
<pin id="1042" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/22 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="icmp_ln53_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="4" slack="0"/>
<pin id="1046" dir="0" index="1" bw="4" slack="0"/>
<pin id="1047" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/22 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="add_ln53_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="4" slack="0"/>
<pin id="1052" dir="0" index="1" bw="1" slack="0"/>
<pin id="1053" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/22 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="add_ln57_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="4" slack="0"/>
<pin id="1058" dir="0" index="1" bw="5" slack="3"/>
<pin id="1059" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/22 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="zext_ln62_8_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="5" slack="0"/>
<pin id="1064" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_8/22 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="add_ln62_9_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="10" slack="1"/>
<pin id="1068" dir="0" index="1" bw="5" slack="0"/>
<pin id="1069" dir="1" index="2" bw="10" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_9/22 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="add_ln62_8_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="4" slack="1"/>
<pin id="1073" dir="0" index="1" bw="4" slack="0"/>
<pin id="1074" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_8/22 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="zext_ln62_5_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="5" slack="0"/>
<pin id="1078" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_5/22 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="add_ln62_5_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="5" slack="0"/>
<pin id="1082" dir="0" index="1" bw="7" slack="1"/>
<pin id="1083" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_5/22 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="shl_ln6_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="8" slack="0"/>
<pin id="1087" dir="0" index="1" bw="7" slack="0"/>
<pin id="1088" dir="0" index="2" bw="1" slack="0"/>
<pin id="1089" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln6/22 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="zext_ln62_6_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="8" slack="0"/>
<pin id="1095" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_6/22 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="trunc_ln62_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="7" slack="0"/>
<pin id="1099" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln62/22 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="trunc_ln1_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="2" slack="0"/>
<pin id="1103" dir="0" index="1" bw="1" slack="0"/>
<pin id="1104" dir="0" index="2" bw="1" slack="0"/>
<pin id="1105" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln1/22 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="add_ln62_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="64" slack="5"/>
<pin id="1111" dir="0" index="1" bw="8" slack="0"/>
<pin id="1112" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/22 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="trunc_ln62_4_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="62" slack="0"/>
<pin id="1116" dir="0" index="1" bw="64" slack="0"/>
<pin id="1117" dir="0" index="2" bw="3" slack="0"/>
<pin id="1118" dir="0" index="3" bw="7" slack="0"/>
<pin id="1119" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln62_4/22 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="sext_ln62_4_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="62" slack="0"/>
<pin id="1126" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_4/22 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="gmem_addr_12_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="64" slack="0"/>
<pin id="1130" dir="0" index="1" bw="64" slack="0"/>
<pin id="1131" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_12/22 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="add_ln62_6_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="2" slack="5"/>
<pin id="1136" dir="0" index="1" bw="2" slack="0"/>
<pin id="1137" dir="1" index="2" bw="2" slack="10"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_6/22 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="zext_ln62_9_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="10" slack="9"/>
<pin id="1141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_9/31 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="shl_ln62_1_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="5" slack="0"/>
<pin id="1145" dir="0" index="1" bw="2" slack="10"/>
<pin id="1146" dir="0" index="2" bw="1" slack="0"/>
<pin id="1147" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln62_1/32 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="zext_ln62_7_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="5" slack="0"/>
<pin id="1152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_7/32 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="lshr_ln62_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="32" slack="1"/>
<pin id="1156" dir="0" index="1" bw="5" slack="0"/>
<pin id="1157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln62/32 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="trunc_ln62_1_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="32" slack="0"/>
<pin id="1161" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln62_1/32 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="sext_ln62_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="12" slack="0"/>
<pin id="1165" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62/32 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="sext_ln62_3_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="24" slack="0"/>
<pin id="1169" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_3/32 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="shl_ln62_4_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="36" slack="0"/>
<pin id="1173" dir="0" index="1" bw="32" slack="12"/>
<pin id="1174" dir="0" index="2" bw="1" slack="0"/>
<pin id="1175" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln62_4/34 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="trunc_ln62_3_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="32" slack="0"/>
<pin id="1181" dir="0" index="1" bw="36" slack="0"/>
<pin id="1182" dir="0" index="2" bw="4" slack="0"/>
<pin id="1183" dir="0" index="3" bw="7" slack="0"/>
<pin id="1184" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln62_3/35 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="zext_ln115_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="24" slack="0"/>
<pin id="1190" dir="1" index="1" bw="25" slack="11"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115/36 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="add_ln115_5_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="24" slack="0"/>
<pin id="1194" dir="0" index="1" bw="19" slack="0"/>
<pin id="1195" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_5/36 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="zext_ln119_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="7" slack="0"/>
<pin id="1200" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119/36 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="tmp_1_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="11" slack="0"/>
<pin id="1204" dir="0" index="1" bw="7" slack="0"/>
<pin id="1205" dir="0" index="2" bw="1" slack="0"/>
<pin id="1206" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/36 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="zext_ln119_1_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="11" slack="0"/>
<pin id="1212" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_1/36 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="add_ln119_1_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="11" slack="0"/>
<pin id="1216" dir="0" index="1" bw="7" slack="0"/>
<pin id="1217" dir="1" index="2" bw="12" slack="11"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119_1/36 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="icmp_ln115_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="7" slack="0"/>
<pin id="1222" dir="0" index="1" bw="7" slack="0"/>
<pin id="1223" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/36 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="add_ln115_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="7" slack="0"/>
<pin id="1228" dir="0" index="1" bw="1" slack="0"/>
<pin id="1229" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/36 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="empty_117_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="7" slack="0"/>
<pin id="1234" dir="0" index="1" bw="1" slack="0"/>
<pin id="1235" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_117/36 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="p_cast37_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="7" slack="0"/>
<pin id="1240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast37/36 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="empty_118_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="7" slack="0"/>
<pin id="1244" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_118/36 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="p_cast_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="2" slack="0"/>
<pin id="1248" dir="0" index="1" bw="1" slack="0"/>
<pin id="1249" dir="0" index="2" bw="1" slack="0"/>
<pin id="1250" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_cast/36 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="empty_119_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="7" slack="0"/>
<pin id="1256" dir="0" index="1" bw="64" slack="6"/>
<pin id="1257" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_119/36 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="p_cast1_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="62" slack="0"/>
<pin id="1261" dir="0" index="1" bw="64" slack="0"/>
<pin id="1262" dir="0" index="2" bw="3" slack="0"/>
<pin id="1263" dir="0" index="3" bw="7" slack="0"/>
<pin id="1264" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast1/36 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="p_cast21_cast_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="62" slack="0"/>
<pin id="1271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast21_cast/36 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="gmem_addr_10_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="64" slack="0"/>
<pin id="1275" dir="0" index="1" bw="64" slack="0"/>
<pin id="1276" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_10/36 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="empty_120_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="2" slack="0"/>
<pin id="1281" dir="0" index="1" bw="2" slack="6"/>
<pin id="1282" dir="1" index="2" bw="2" slack="10"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_120/36 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="tmp_2_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="5" slack="0"/>
<pin id="1286" dir="0" index="1" bw="2" slack="10"/>
<pin id="1287" dir="0" index="2" bw="1" slack="0"/>
<pin id="1288" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/46 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="p_cast38_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="5" slack="0"/>
<pin id="1293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast38/46 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="empty_121_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="32" slack="1"/>
<pin id="1297" dir="0" index="1" bw="5" slack="0"/>
<pin id="1298" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="empty_121/46 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="trunc_ln119_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="32" slack="0"/>
<pin id="1302" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln119/46 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="shl_ln5_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="30" slack="0"/>
<pin id="1306" dir="0" index="1" bw="10" slack="0"/>
<pin id="1307" dir="0" index="2" bw="1" slack="0"/>
<pin id="1308" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln5/46 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="shl_ln119_cast_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="30" slack="0"/>
<pin id="1314" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="shl_ln119_cast/46 "/>
</bind>
</comp>

<comp id="1316" class="1004" name="sext_ln119_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="30" slack="0"/>
<pin id="1318" dir="1" index="1" bw="31" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln119/46 "/>
</bind>
</comp>

<comp id="1320" class="1004" name="zext_ln119_2_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="5" slack="0"/>
<pin id="1322" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_2/47 "/>
</bind>
</comp>

<comp id="1324" class="1004" name="add_ln119_2_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="12" slack="11"/>
<pin id="1326" dir="0" index="1" bw="5" slack="0"/>
<pin id="1327" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119_2/47 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="zext_ln119_3_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="12" slack="0"/>
<pin id="1331" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_3/47 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="trunc_ln119_1_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="12" slack="0"/>
<pin id="1335" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln119_1/47 "/>
</bind>
</comp>

<comp id="1337" class="1004" name="p_shl3_fu_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="15" slack="0"/>
<pin id="1339" dir="0" index="1" bw="11" slack="0"/>
<pin id="1340" dir="0" index="2" bw="1" slack="0"/>
<pin id="1341" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/47 "/>
</bind>
</comp>

<comp id="1345" class="1004" name="add_ln119_3_fu_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="15" slack="0"/>
<pin id="1347" dir="0" index="1" bw="12" slack="0"/>
<pin id="1348" dir="1" index="2" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119_3/47 "/>
</bind>
</comp>

<comp id="1351" class="1004" name="zext_ln116_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="5" slack="0"/>
<pin id="1353" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/47 "/>
</bind>
</comp>

<comp id="1355" class="1004" name="icmp_ln116_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="5" slack="0"/>
<pin id="1357" dir="0" index="1" bw="5" slack="0"/>
<pin id="1358" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln116/47 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="add_ln116_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="5" slack="0"/>
<pin id="1363" dir="0" index="1" bw="1" slack="0"/>
<pin id="1364" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/47 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="empty_122_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="5" slack="0"/>
<pin id="1369" dir="0" index="1" bw="8" slack="16"/>
<pin id="1370" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_122/47 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="p_shl9_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="18" slack="0"/>
<pin id="1374" dir="0" index="1" bw="8" slack="0"/>
<pin id="1375" dir="0" index="2" bw="1" slack="0"/>
<pin id="1376" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9/47 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="p_shl9_cast_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="18" slack="0"/>
<pin id="1382" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast/47 "/>
</bind>
</comp>

<comp id="1384" class="1004" name="p_shl4_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="10" slack="0"/>
<pin id="1386" dir="0" index="1" bw="8" slack="0"/>
<pin id="1387" dir="0" index="2" bw="1" slack="0"/>
<pin id="1388" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/47 "/>
</bind>
</comp>

<comp id="1392" class="1004" name="p_shl10_cast_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="10" slack="0"/>
<pin id="1394" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl10_cast/47 "/>
</bind>
</comp>

<comp id="1396" class="1004" name="empty_123_fu_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="18" slack="0"/>
<pin id="1398" dir="0" index="1" bw="10" slack="0"/>
<pin id="1399" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_123/47 "/>
</bind>
</comp>

<comp id="1402" class="1004" name="p_cast27_fu_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="19" slack="0"/>
<pin id="1404" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast27/47 "/>
</bind>
</comp>

<comp id="1406" class="1004" name="tmp7_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="10" slack="0"/>
<pin id="1408" dir="0" index="1" bw="4" slack="15"/>
<pin id="1409" dir="0" index="2" bw="4" slack="15"/>
<pin id="1410" dir="0" index="3" bw="1" slack="0"/>
<pin id="1411" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp7/47 "/>
</bind>
</comp>

<comp id="1416" class="1004" name="tmp10_cast_fu_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="10" slack="0"/>
<pin id="1418" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp10_cast/47 "/>
</bind>
</comp>

<comp id="1420" class="1004" name="tmp12_fu_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="24" slack="11"/>
<pin id="1422" dir="0" index="1" bw="19" slack="0"/>
<pin id="1423" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp12/47 "/>
</bind>
</comp>

<comp id="1425" class="1004" name="tmp12_cast_fu_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="25" slack="0"/>
<pin id="1427" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp12_cast/47 "/>
</bind>
</comp>

<comp id="1429" class="1004" name="tmp11_fu_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="25" slack="0"/>
<pin id="1431" dir="0" index="1" bw="64" slack="17"/>
<pin id="1432" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11/47 "/>
</bind>
</comp>

<comp id="1434" class="1004" name="empty_124_fu_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="64" slack="0"/>
<pin id="1436" dir="0" index="1" bw="10" slack="0"/>
<pin id="1437" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_124/47 "/>
</bind>
</comp>

<comp id="1440" class="1004" name="trunc_ln_fu_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="62" slack="0"/>
<pin id="1442" dir="0" index="1" bw="64" slack="0"/>
<pin id="1443" dir="0" index="2" bw="3" slack="0"/>
<pin id="1444" dir="0" index="3" bw="7" slack="0"/>
<pin id="1445" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/47 "/>
</bind>
</comp>

<comp id="1450" class="1004" name="sext_ln117_fu_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="62" slack="0"/>
<pin id="1452" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln117/47 "/>
</bind>
</comp>

<comp id="1454" class="1004" name="gmem_addr_11_fu_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="64" slack="0"/>
<pin id="1456" dir="0" index="1" bw="64" slack="0"/>
<pin id="1457" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_11/47 "/>
</bind>
</comp>

<comp id="1460" class="1004" name="zext_ln119_4_fu_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="5" slack="0"/>
<pin id="1462" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_4/49 "/>
</bind>
</comp>

<comp id="1464" class="1004" name="add_ln119_4_fu_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="15" slack="2"/>
<pin id="1466" dir="0" index="1" bw="5" slack="0"/>
<pin id="1467" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119_4/49 "/>
</bind>
</comp>

<comp id="1469" class="1004" name="zext_ln119_5_fu_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="15" slack="0"/>
<pin id="1471" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_5/49 "/>
</bind>
</comp>

<comp id="1474" class="1004" name="icmp_ln117_fu_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="5" slack="0"/>
<pin id="1476" dir="0" index="1" bw="5" slack="0"/>
<pin id="1477" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117/49 "/>
</bind>
</comp>

<comp id="1480" class="1004" name="add_ln117_fu_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="5" slack="0"/>
<pin id="1482" dir="0" index="1" bw="1" slack="0"/>
<pin id="1483" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/49 "/>
</bind>
</comp>

<comp id="1486" class="1004" name="trunc_ln119_2_fu_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="32" slack="0"/>
<pin id="1488" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln119_2/50 "/>
</bind>
</comp>

<comp id="1490" class="1004" name="add_ln119_fu_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="32" slack="0"/>
<pin id="1492" dir="0" index="1" bw="30" slack="4"/>
<pin id="1493" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119/50 "/>
</bind>
</comp>

<comp id="1495" class="1004" name="add_ln120_fu_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="31" slack="0"/>
<pin id="1497" dir="0" index="1" bw="30" slack="4"/>
<pin id="1498" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln120/50 "/>
</bind>
</comp>

<comp id="1500" class="1004" name="tmp_13_fu_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="1" slack="0"/>
<pin id="1502" dir="0" index="1" bw="32" slack="0"/>
<pin id="1503" dir="0" index="2" bw="6" slack="0"/>
<pin id="1504" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/50 "/>
</bind>
</comp>

<comp id="1508" class="1004" name="select_ln120_fu_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="1" slack="0"/>
<pin id="1510" dir="0" index="1" bw="31" slack="0"/>
<pin id="1511" dir="0" index="2" bw="31" slack="0"/>
<pin id="1512" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120/50 "/>
</bind>
</comp>

<comp id="1516" class="1004" name="select_ln120_cast_fu_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="31" slack="1"/>
<pin id="1518" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln120_cast/51 "/>
</bind>
</comp>

<comp id="1520" class="1004" name="exitcond5412_fu_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="15" slack="0"/>
<pin id="1522" dir="0" index="1" bw="15" slack="0"/>
<pin id="1523" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5412/57 "/>
</bind>
</comp>

<comp id="1526" class="1004" name="empty_128_fu_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="15" slack="0"/>
<pin id="1528" dir="0" index="1" bw="1" slack="0"/>
<pin id="1529" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_128/57 "/>
</bind>
</comp>

<comp id="1532" class="1004" name="p_cast62_fu_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="15" slack="0"/>
<pin id="1534" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast62/57 "/>
</bind>
</comp>

<comp id="1537" class="1007" name="grp_fu_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="24" slack="0"/>
<pin id="1539" dir="0" index="1" bw="12" slack="0"/>
<pin id="1540" dir="0" index="2" bw="36" slack="0"/>
<pin id="1541" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln62/32 add_ln62_4/34 "/>
</bind>
</comp>

<comp id="1546" class="1005" name="tj_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="4" slack="0"/>
<pin id="1548" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tj "/>
</bind>
</comp>

<comp id="1553" class="1005" name="output_ftmap_read_reg_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="64" slack="17"/>
<pin id="1555" dir="1" index="1" bw="64" slack="17"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="1558" class="1005" name="conv1_biases_read_reg_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="64" slack="6"/>
<pin id="1560" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="conv1_biases_read "/>
</bind>
</comp>

<comp id="1563" class="1005" name="conv1_weights_read_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="64" slack="5"/>
<pin id="1565" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="conv1_weights_read "/>
</bind>
</comp>

<comp id="1568" class="1005" name="input_ftmap_read_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="64" slack="5"/>
<pin id="1570" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="1573" class="1005" name="empty_reg_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="2" slack="6"/>
<pin id="1575" dir="1" index="1" bw="2" slack="6"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1578" class="1005" name="trunc_ln48_reg_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="2" slack="5"/>
<pin id="1580" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln48 "/>
</bind>
</comp>

<comp id="1586" class="1005" name="add_ln31_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="4" slack="1"/>
<pin id="1588" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="1591" class="1005" name="tmp_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="8" slack="16"/>
<pin id="1593" dir="1" index="1" bw="8" slack="16"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1596" class="1005" name="zext_ln32_reg_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="10" slack="3"/>
<pin id="1598" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln32 "/>
</bind>
</comp>

<comp id="1604" class="1005" name="add_ln32_reg_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="4" slack="0"/>
<pin id="1606" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln32 "/>
</bind>
</comp>

<comp id="1612" class="1005" name="empty_109_reg_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="9" slack="0"/>
<pin id="1614" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="empty_109 "/>
</bind>
</comp>

<comp id="1617" class="1005" name="add_ln94_1_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="10" slack="0"/>
<pin id="1619" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln94_1 "/>
</bind>
</comp>

<comp id="1625" class="1005" name="add_ln94_reg_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="5" slack="0"/>
<pin id="1627" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln94 "/>
</bind>
</comp>

<comp id="1630" class="1005" name="sext_ln95_reg_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="64" slack="1"/>
<pin id="1632" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln95 "/>
</bind>
</comp>

<comp id="1635" class="1005" name="input_fm_buffer_2_0_addr_1_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="10" slack="10"/>
<pin id="1637" dir="1" index="1" bw="10" slack="10"/>
</pin_list>
<bind>
<opset="input_fm_buffer_2_0_addr_1 "/>
</bind>
</comp>

<comp id="1643" class="1005" name="add_ln95_reg_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="5" slack="0"/>
<pin id="1645" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln95 "/>
</bind>
</comp>

<comp id="1648" class="1005" name="gmem_addr_reg_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="32" slack="1"/>
<pin id="1650" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1654" class="1005" name="trunc_ln102_reg_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="24" slack="1"/>
<pin id="1656" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln102 "/>
</bind>
</comp>

<comp id="1659" class="1005" name="add_ln45_1_reg_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="14" slack="0"/>
<pin id="1661" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln45_1 "/>
</bind>
</comp>

<comp id="1664" class="1005" name="empty_111_reg_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="12" slack="1"/>
<pin id="1666" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="empty_111 "/>
</bind>
</comp>

<comp id="1672" class="1005" name="add_ln45_reg_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="7" slack="0"/>
<pin id="1674" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln45 "/>
</bind>
</comp>

<comp id="1677" class="1005" name="add_ln48_1_reg_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="64" slack="5"/>
<pin id="1679" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="add_ln48_1 "/>
</bind>
</comp>

<comp id="1682" class="1005" name="add_ln62_7_reg_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="2" slack="5"/>
<pin id="1684" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="add_ln62_7 "/>
</bind>
</comp>

<comp id="1687" class="1005" name="empty_114_reg_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="15" slack="1"/>
<pin id="1689" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="empty_114 "/>
</bind>
</comp>

<comp id="1695" class="1005" name="add_ln48_reg_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="5" slack="0"/>
<pin id="1697" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln48 "/>
</bind>
</comp>

<comp id="1700" class="1005" name="output_fm_buffer_1_addr_1_reg_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="15" slack="1"/>
<pin id="1702" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_1_addr_1 "/>
</bind>
</comp>

<comp id="1708" class="1005" name="add_ln49_reg_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="5" slack="0"/>
<pin id="1710" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln49 "/>
</bind>
</comp>

<comp id="1713" class="1005" name="output_fm_buffer_1_load_reg_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="32" slack="1"/>
<pin id="1715" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_1_load "/>
</bind>
</comp>

<comp id="1718" class="1005" name="zext_ln52_reg_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="5" slack="1"/>
<pin id="1720" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln52 "/>
</bind>
</comp>

<comp id="1726" class="1005" name="add_ln52_reg_1726">
<pin_list>
<pin id="1727" dir="0" index="0" bw="4" slack="0"/>
<pin id="1728" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln52 "/>
</bind>
</comp>

<comp id="1731" class="1005" name="tmp_3_reg_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="7" slack="1"/>
<pin id="1733" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1736" class="1005" name="mul_ln62_2_reg_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="10" slack="1"/>
<pin id="1738" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln62_2 "/>
</bind>
</comp>

<comp id="1744" class="1005" name="add_ln53_reg_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="4" slack="0"/>
<pin id="1746" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln53 "/>
</bind>
</comp>

<comp id="1749" class="1005" name="add_ln62_9_reg_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="10" slack="9"/>
<pin id="1751" dir="1" index="1" bw="10" slack="9"/>
</pin_list>
<bind>
<opset="add_ln62_9 "/>
</bind>
</comp>

<comp id="1754" class="1005" name="gmem_addr_12_reg_1754">
<pin_list>
<pin id="1755" dir="0" index="0" bw="32" slack="1"/>
<pin id="1756" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_12 "/>
</bind>
</comp>

<comp id="1760" class="1005" name="add_ln62_6_reg_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="2" slack="10"/>
<pin id="1762" dir="1" index="1" bw="2" slack="10"/>
</pin_list>
<bind>
<opset="add_ln62_6 "/>
</bind>
</comp>

<comp id="1765" class="1005" name="input_fm_buffer_2_0_addr_2_reg_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="10" slack="1"/>
<pin id="1767" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_fm_buffer_2_0_addr_2 "/>
</bind>
</comp>

<comp id="1770" class="1005" name="gmem_addr_12_read_reg_1770">
<pin_list>
<pin id="1771" dir="0" index="0" bw="32" slack="1"/>
<pin id="1772" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_12_read "/>
</bind>
</comp>

<comp id="1775" class="1005" name="sext_ln62_reg_1775">
<pin_list>
<pin id="1776" dir="0" index="0" bw="36" slack="1"/>
<pin id="1777" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln62 "/>
</bind>
</comp>

<comp id="1780" class="1005" name="sext_ln62_3_reg_1780">
<pin_list>
<pin id="1781" dir="0" index="0" bw="36" slack="1"/>
<pin id="1782" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln62_3 "/>
</bind>
</comp>

<comp id="1785" class="1005" name="shl_ln62_4_reg_1785">
<pin_list>
<pin id="1786" dir="0" index="0" bw="36" slack="1"/>
<pin id="1787" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln62_4 "/>
</bind>
</comp>

<comp id="1790" class="1005" name="trunc_ln62_3_reg_1790">
<pin_list>
<pin id="1791" dir="0" index="0" bw="32" slack="1"/>
<pin id="1792" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln62_3 "/>
</bind>
</comp>

<comp id="1795" class="1005" name="zext_ln115_reg_1795">
<pin_list>
<pin id="1796" dir="0" index="0" bw="25" slack="11"/>
<pin id="1797" dir="1" index="1" bw="25" slack="11"/>
</pin_list>
<bind>
<opset="zext_ln115 "/>
</bind>
</comp>

<comp id="1800" class="1005" name="add_ln115_5_reg_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="24" slack="0"/>
<pin id="1802" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="add_ln115_5 "/>
</bind>
</comp>

<comp id="1805" class="1005" name="add_ln119_1_reg_1805">
<pin_list>
<pin id="1806" dir="0" index="0" bw="12" slack="11"/>
<pin id="1807" dir="1" index="1" bw="12" slack="11"/>
</pin_list>
<bind>
<opset="add_ln119_1 "/>
</bind>
</comp>

<comp id="1813" class="1005" name="add_ln115_reg_1813">
<pin_list>
<pin id="1814" dir="0" index="0" bw="7" slack="0"/>
<pin id="1815" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln115 "/>
</bind>
</comp>

<comp id="1818" class="1005" name="gmem_addr_10_reg_1818">
<pin_list>
<pin id="1819" dir="0" index="0" bw="32" slack="1"/>
<pin id="1820" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_10 "/>
</bind>
</comp>

<comp id="1824" class="1005" name="empty_120_reg_1824">
<pin_list>
<pin id="1825" dir="0" index="0" bw="2" slack="10"/>
<pin id="1826" dir="1" index="1" bw="2" slack="10"/>
</pin_list>
<bind>
<opset="empty_120 "/>
</bind>
</comp>

<comp id="1829" class="1005" name="gmem_addr_10_read_reg_1829">
<pin_list>
<pin id="1830" dir="0" index="0" bw="32" slack="1"/>
<pin id="1831" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_10_read "/>
</bind>
</comp>

<comp id="1834" class="1005" name="shl_ln119_cast_reg_1834">
<pin_list>
<pin id="1835" dir="0" index="0" bw="32" slack="4"/>
<pin id="1836" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="shl_ln119_cast "/>
</bind>
</comp>

<comp id="1839" class="1005" name="sext_ln119_reg_1839">
<pin_list>
<pin id="1840" dir="0" index="0" bw="31" slack="4"/>
<pin id="1841" dir="1" index="1" bw="31" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln119 "/>
</bind>
</comp>

<comp id="1844" class="1005" name="add_ln119_3_reg_1844">
<pin_list>
<pin id="1845" dir="0" index="0" bw="15" slack="2"/>
<pin id="1846" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="add_ln119_3 "/>
</bind>
</comp>

<comp id="1852" class="1005" name="add_ln116_reg_1852">
<pin_list>
<pin id="1853" dir="0" index="0" bw="5" slack="0"/>
<pin id="1854" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln116 "/>
</bind>
</comp>

<comp id="1857" class="1005" name="gmem_addr_11_reg_1857">
<pin_list>
<pin id="1858" dir="0" index="0" bw="32" slack="1"/>
<pin id="1859" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_11 "/>
</bind>
</comp>

<comp id="1863" class="1005" name="output_fm_buffer_1_addr_2_reg_1863">
<pin_list>
<pin id="1864" dir="0" index="0" bw="15" slack="1"/>
<pin id="1865" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_1_addr_2 "/>
</bind>
</comp>

<comp id="1871" class="1005" name="add_ln117_reg_1871">
<pin_list>
<pin id="1872" dir="0" index="0" bw="5" slack="0"/>
<pin id="1873" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln117 "/>
</bind>
</comp>

<comp id="1876" class="1005" name="select_ln120_reg_1876">
<pin_list>
<pin id="1877" dir="0" index="0" bw="31" slack="1"/>
<pin id="1878" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="select_ln120 "/>
</bind>
</comp>

<comp id="1884" class="1005" name="empty_128_reg_1884">
<pin_list>
<pin id="1885" dir="0" index="0" bw="15" slack="0"/>
<pin id="1886" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="empty_128 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="201"><net_src comp="14" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="32" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="8" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="32" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="6" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="32" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="4" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="32" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="2" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="98" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="14" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="237"><net_src comp="100" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="98" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="14" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="249"><net_src comp="100" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="98" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="14" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="261"><net_src comp="100" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="174" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="176" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="275"><net_src comp="186" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="36" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="277"><net_src comp="188" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="283"><net_src comp="10" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="60" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="290"><net_src comp="62" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="291"><net_src comp="278" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="297"><net_src comp="10" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="60" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="304"><net_src comp="12" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="60" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="311"><net_src comp="299" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="317"><net_src comp="10" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="60" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="312" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="325"><net_src comp="12" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="60" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="320" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="333"><net_src comp="12" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="60" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="20" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="336"><net_src comp="328" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="340"><net_src comp="34" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="337" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="341" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="352"><net_src comp="52" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="349" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="64" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="360" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="374"><net_src comp="66" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="371" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="382"><net_src comp="375" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="386"><net_src comp="64" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="393"><net_src comp="383" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="397"><net_src comp="104" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="404"><net_src comp="394" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="408"><net_src comp="106" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="415"><net_src comp="405" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="419"><net_src comp="64" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="426"><net_src comp="416" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="427"><net_src comp="420" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="431"><net_src comp="64" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="438"><net_src comp="428" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="439"><net_src comp="432" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="443"><net_src comp="34" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="450"><net_src comp="440" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="460"><net_src comp="454" pin="4"/><net_sink comp="306" pin=1"/></net>

<net id="461"><net_src comp="454" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="465"><net_src comp="34" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="472"><net_src comp="462" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="476"><net_src comp="473" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="483"><net_src comp="451" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="484"><net_src comp="477" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="488"><net_src comp="104" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="495"><net_src comp="485" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="499"><net_src comp="62" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="506"><net_src comp="496" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="510"><net_src comp="64" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="517"><net_src comp="507" pin="1"/><net_sink comp="511" pin=2"/></net>

<net id="521"><net_src comp="64" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="528"><net_src comp="518" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="532"><net_src comp="190" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="539"><net_src comp="529" pin="1"/><net_sink comp="533" pin=2"/></net>

<net id="543"><net_src comp="208" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="214" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="552"><net_src comp="34" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="560"><net_src comp="553" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="36" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="553" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="38" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="573"><net_src comp="48" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="553" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="553" pin="1"/><net_sink comp="568" pin=2"/></net>

<net id="579"><net_src comp="568" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="584"><net_src comp="341" pin="4"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="36" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="341" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="38" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="600"><net_src comp="353" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="54" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="353" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="56" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="611"><net_src comp="353" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="617"><net_src comp="375" pin="4"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="68" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="622"><net_src comp="364" pin="4"/><net_sink comp="619" pin=0"/></net>

<net id="627"><net_src comp="364" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="70" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="364" pin="4"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="72" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="619" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="78" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="644"><net_src comp="635" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="649"><net_src comp="641" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="655"><net_src comp="80" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="645" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="82" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="662"><net_src comp="645" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="84" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="669"><net_src comp="80" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="645" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="671"><net_src comp="82" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="677"><net_src comp="664" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="678"><net_src comp="66" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="679"><net_src comp="84" pin="0"/><net_sink comp="672" pin=2"/></net>

<net id="684"><net_src comp="650" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="658" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="691"><net_src comp="680" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="672" pin="3"/><net_sink comp="686" pin=1"/></net>

<net id="693"><net_src comp="645" pin="2"/><net_sink comp="686" pin=2"/></net>

<net id="699"><net_src comp="86" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="686" pin="3"/><net_sink comp="694" pin=1"/></net>

<net id="701"><net_src comp="66" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="707"><net_src comp="88" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="708"><net_src comp="686" pin="3"/><net_sink comp="702" pin=1"/></net>

<net id="709"><net_src comp="90" pin="0"/><net_sink comp="702" pin=2"/></net>

<net id="713"><net_src comp="702" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="718"><net_src comp="694" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="710" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="723"><net_src comp="714" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="727"><net_src comp="387" pin="4"/><net_sink comp="724" pin=0"/></net>

<net id="732"><net_src comp="371" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="724" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="737"><net_src comp="728" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="742"><net_src comp="387" pin="4"/><net_sink comp="739" pin=0"/></net>

<net id="747"><net_src comp="387" pin="4"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="70" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="753"><net_src comp="387" pin="4"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="72" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="760"><net_src comp="48" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="761"><net_src comp="337" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="762"><net_src comp="337" pin="1"/><net_sink comp="755" pin=2"/></net>

<net id="766"><net_src comp="755" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="771"><net_src comp="739" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="78" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="776"><net_src comp="767" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="781"><net_src comp="773" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="763" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="788"><net_src comp="80" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="789"><net_src comp="777" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="790"><net_src comp="82" pin="0"/><net_sink comp="783" pin=2"/></net>

<net id="795"><net_src comp="777" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="84" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="802"><net_src comp="80" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="803"><net_src comp="777" pin="2"/><net_sink comp="797" pin=1"/></net>

<net id="804"><net_src comp="82" pin="0"/><net_sink comp="797" pin=2"/></net>

<net id="809"><net_src comp="783" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="791" pin="2"/><net_sink comp="805" pin=1"/></net>

<net id="816"><net_src comp="797" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="817"><net_src comp="66" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="818"><net_src comp="84" pin="0"/><net_sink comp="811" pin=2"/></net>

<net id="824"><net_src comp="805" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="825"><net_src comp="811" pin="3"/><net_sink comp="819" pin=1"/></net>

<net id="826"><net_src comp="777" pin="2"/><net_sink comp="819" pin=2"/></net>

<net id="832"><net_src comp="88" pin="0"/><net_sink comp="827" pin=0"/></net>

<net id="833"><net_src comp="819" pin="3"/><net_sink comp="827" pin=1"/></net>

<net id="834"><net_src comp="90" pin="0"/><net_sink comp="827" pin=2"/></net>

<net id="838"><net_src comp="827" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="843"><net_src comp="835" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="848"><net_src comp="839" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="855"><net_src comp="92" pin="0"/><net_sink comp="849" pin=0"/></net>

<net id="856"><net_src comp="844" pin="2"/><net_sink comp="849" pin=1"/></net>

<net id="857"><net_src comp="94" pin="0"/><net_sink comp="849" pin=2"/></net>

<net id="858"><net_src comp="96" pin="0"/><net_sink comp="849" pin=3"/></net>

<net id="862"><net_src comp="849" pin="4"/><net_sink comp="859" pin=0"/></net>

<net id="867"><net_src comp="0" pin="0"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="859" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="872"><net_src comp="233" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="877"><net_src comp="409" pin="4"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="108" pin="0"/><net_sink comp="873" pin=1"/></net>

<net id="882"><net_src comp="398" pin="4"/><net_sink comp="879" pin=0"/></net>

<net id="888"><net_src comp="110" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="889"><net_src comp="398" pin="4"/><net_sink comp="883" pin=1"/></net>

<net id="890"><net_src comp="34" pin="0"/><net_sink comp="883" pin=2"/></net>

<net id="894"><net_src comp="883" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="899"><net_src comp="891" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="879" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="905"><net_src comp="398" pin="4"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="112" pin="0"/><net_sink comp="901" pin=1"/></net>

<net id="911"><net_src comp="398" pin="4"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="114" pin="0"/><net_sink comp="907" pin=1"/></net>

<net id="916"><net_src comp="409" pin="4"/><net_sink comp="913" pin=0"/></net>

<net id="920"><net_src comp="409" pin="4"/><net_sink comp="917" pin=0"/></net>

<net id="925"><net_src comp="913" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="930"><net_src comp="917" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="934"><net_src comp="420" pin="4"/><net_sink comp="931" pin=0"/></net>

<net id="939"><net_src comp="931" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="943"><net_src comp="935" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="947"><net_src comp="935" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="953"><net_src comp="120" pin="0"/><net_sink comp="948" pin=0"/></net>

<net id="954"><net_src comp="944" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="955"><net_src comp="34" pin="0"/><net_sink comp="948" pin=2"/></net>

<net id="960"><net_src comp="948" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="961"><net_src comp="940" pin="1"/><net_sink comp="956" pin=1"/></net>

<net id="966"><net_src comp="420" pin="4"/><net_sink comp="962" pin=0"/></net>

<net id="967"><net_src comp="122" pin="0"/><net_sink comp="962" pin=1"/></net>

<net id="972"><net_src comp="420" pin="4"/><net_sink comp="968" pin=0"/></net>

<net id="973"><net_src comp="72" pin="0"/><net_sink comp="968" pin=1"/></net>

<net id="977"><net_src comp="432" pin="4"/><net_sink comp="974" pin=0"/></net>

<net id="982"><net_src comp="974" pin="1"/><net_sink comp="978" pin=1"/></net>

<net id="986"><net_src comp="978" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="992"><net_src comp="432" pin="4"/><net_sink comp="988" pin=0"/></net>

<net id="993"><net_src comp="122" pin="0"/><net_sink comp="988" pin=1"/></net>

<net id="998"><net_src comp="432" pin="4"/><net_sink comp="994" pin=0"/></net>

<net id="999"><net_src comp="72" pin="0"/><net_sink comp="994" pin=1"/></net>

<net id="1003"><net_src comp="444" pin="4"/><net_sink comp="1000" pin=0"/></net>

<net id="1008"><net_src comp="444" pin="4"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="130" pin="0"/><net_sink comp="1004" pin=1"/></net>

<net id="1014"><net_src comp="444" pin="4"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="38" pin="0"/><net_sink comp="1010" pin=1"/></net>

<net id="1021"><net_src comp="136" pin="0"/><net_sink comp="1016" pin=0"/></net>

<net id="1022"><net_src comp="444" pin="4"/><net_sink comp="1016" pin=1"/></net>

<net id="1023"><net_src comp="138" pin="0"/><net_sink comp="1016" pin=2"/></net>

<net id="1028"><net_src comp="1000" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1029"><net_src comp="416" pin="1"/><net_sink comp="1024" pin=1"/></net>

<net id="1033"><net_src comp="1024" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1038"><net_src comp="1030" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1039"><net_src comp="68" pin="0"/><net_sink comp="1034" pin=1"/></net>

<net id="1043"><net_src comp="466" pin="4"/><net_sink comp="1040" pin=0"/></net>

<net id="1048"><net_src comp="466" pin="4"/><net_sink comp="1044" pin=0"/></net>

<net id="1049"><net_src comp="130" pin="0"/><net_sink comp="1044" pin=1"/></net>

<net id="1054"><net_src comp="466" pin="4"/><net_sink comp="1050" pin=0"/></net>

<net id="1055"><net_src comp="38" pin="0"/><net_sink comp="1050" pin=1"/></net>

<net id="1060"><net_src comp="1040" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1061"><net_src comp="428" pin="1"/><net_sink comp="1056" pin=1"/></net>

<net id="1065"><net_src comp="1056" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1070"><net_src comp="1062" pin="1"/><net_sink comp="1066" pin=1"/></net>

<net id="1075"><net_src comp="1040" pin="1"/><net_sink comp="1071" pin=1"/></net>

<net id="1079"><net_src comp="1071" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1084"><net_src comp="1076" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1090"><net_src comp="140" pin="0"/><net_sink comp="1085" pin=0"/></net>

<net id="1091"><net_src comp="1080" pin="2"/><net_sink comp="1085" pin=1"/></net>

<net id="1092"><net_src comp="142" pin="0"/><net_sink comp="1085" pin=2"/></net>

<net id="1096"><net_src comp="1085" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1100"><net_src comp="1080" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1106"><net_src comp="144" pin="0"/><net_sink comp="1101" pin=0"/></net>

<net id="1107"><net_src comp="1097" pin="1"/><net_sink comp="1101" pin=1"/></net>

<net id="1108"><net_src comp="142" pin="0"/><net_sink comp="1101" pin=2"/></net>

<net id="1113"><net_src comp="1093" pin="1"/><net_sink comp="1109" pin=1"/></net>

<net id="1120"><net_src comp="92" pin="0"/><net_sink comp="1114" pin=0"/></net>

<net id="1121"><net_src comp="1109" pin="2"/><net_sink comp="1114" pin=1"/></net>

<net id="1122"><net_src comp="94" pin="0"/><net_sink comp="1114" pin=2"/></net>

<net id="1123"><net_src comp="96" pin="0"/><net_sink comp="1114" pin=3"/></net>

<net id="1127"><net_src comp="1114" pin="4"/><net_sink comp="1124" pin=0"/></net>

<net id="1132"><net_src comp="0" pin="0"/><net_sink comp="1128" pin=0"/></net>

<net id="1133"><net_src comp="1124" pin="1"/><net_sink comp="1128" pin=1"/></net>

<net id="1138"><net_src comp="1101" pin="3"/><net_sink comp="1134" pin=1"/></net>

<net id="1142"><net_src comp="1139" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="1148"><net_src comp="146" pin="0"/><net_sink comp="1143" pin=0"/></net>

<net id="1149"><net_src comp="138" pin="0"/><net_sink comp="1143" pin=2"/></net>

<net id="1153"><net_src comp="1143" pin="3"/><net_sink comp="1150" pin=0"/></net>

<net id="1158"><net_src comp="1150" pin="1"/><net_sink comp="1154" pin=1"/></net>

<net id="1162"><net_src comp="1154" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1166"><net_src comp="1159" pin="1"/><net_sink comp="1163" pin=0"/></net>

<net id="1170"><net_src comp="285" pin="3"/><net_sink comp="1167" pin=0"/></net>

<net id="1176"><net_src comp="148" pin="0"/><net_sink comp="1171" pin=0"/></net>

<net id="1177"><net_src comp="473" pin="1"/><net_sink comp="1171" pin=1"/></net>

<net id="1178"><net_src comp="34" pin="0"/><net_sink comp="1171" pin=2"/></net>

<net id="1185"><net_src comp="152" pin="0"/><net_sink comp="1179" pin=0"/></net>

<net id="1186"><net_src comp="154" pin="0"/><net_sink comp="1179" pin=2"/></net>

<net id="1187"><net_src comp="156" pin="0"/><net_sink comp="1179" pin=3"/></net>

<net id="1191"><net_src comp="500" pin="4"/><net_sink comp="1188" pin=0"/></net>

<net id="1196"><net_src comp="500" pin="4"/><net_sink comp="1192" pin=0"/></net>

<net id="1197"><net_src comp="158" pin="0"/><net_sink comp="1192" pin=1"/></net>

<net id="1201"><net_src comp="489" pin="4"/><net_sink comp="1198" pin=0"/></net>

<net id="1207"><net_src comp="110" pin="0"/><net_sink comp="1202" pin=0"/></net>

<net id="1208"><net_src comp="489" pin="4"/><net_sink comp="1202" pin=1"/></net>

<net id="1209"><net_src comp="34" pin="0"/><net_sink comp="1202" pin=2"/></net>

<net id="1213"><net_src comp="1202" pin="3"/><net_sink comp="1210" pin=0"/></net>

<net id="1218"><net_src comp="1210" pin="1"/><net_sink comp="1214" pin=0"/></net>

<net id="1219"><net_src comp="1198" pin="1"/><net_sink comp="1214" pin=1"/></net>

<net id="1224"><net_src comp="489" pin="4"/><net_sink comp="1220" pin=0"/></net>

<net id="1225"><net_src comp="112" pin="0"/><net_sink comp="1220" pin=1"/></net>

<net id="1230"><net_src comp="489" pin="4"/><net_sink comp="1226" pin=0"/></net>

<net id="1231"><net_src comp="114" pin="0"/><net_sink comp="1226" pin=1"/></net>

<net id="1236"><net_src comp="489" pin="4"/><net_sink comp="1232" pin=0"/></net>

<net id="1237"><net_src comp="114" pin="0"/><net_sink comp="1232" pin=1"/></net>

<net id="1241"><net_src comp="1232" pin="2"/><net_sink comp="1238" pin=0"/></net>

<net id="1245"><net_src comp="489" pin="4"/><net_sink comp="1242" pin=0"/></net>

<net id="1251"><net_src comp="144" pin="0"/><net_sink comp="1246" pin=0"/></net>

<net id="1252"><net_src comp="1242" pin="1"/><net_sink comp="1246" pin=1"/></net>

<net id="1253"><net_src comp="142" pin="0"/><net_sink comp="1246" pin=2"/></net>

<net id="1258"><net_src comp="1238" pin="1"/><net_sink comp="1254" pin=0"/></net>

<net id="1265"><net_src comp="92" pin="0"/><net_sink comp="1259" pin=0"/></net>

<net id="1266"><net_src comp="1254" pin="2"/><net_sink comp="1259" pin=1"/></net>

<net id="1267"><net_src comp="94" pin="0"/><net_sink comp="1259" pin=2"/></net>

<net id="1268"><net_src comp="96" pin="0"/><net_sink comp="1259" pin=3"/></net>

<net id="1272"><net_src comp="1259" pin="4"/><net_sink comp="1269" pin=0"/></net>

<net id="1277"><net_src comp="0" pin="0"/><net_sink comp="1273" pin=0"/></net>

<net id="1278"><net_src comp="1269" pin="1"/><net_sink comp="1273" pin=1"/></net>

<net id="1283"><net_src comp="1246" pin="3"/><net_sink comp="1279" pin=0"/></net>

<net id="1289"><net_src comp="146" pin="0"/><net_sink comp="1284" pin=0"/></net>

<net id="1290"><net_src comp="138" pin="0"/><net_sink comp="1284" pin=2"/></net>

<net id="1294"><net_src comp="1284" pin="3"/><net_sink comp="1291" pin=0"/></net>

<net id="1299"><net_src comp="1291" pin="1"/><net_sink comp="1295" pin=1"/></net>

<net id="1303"><net_src comp="1295" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1309"><net_src comp="162" pin="0"/><net_sink comp="1304" pin=0"/></net>

<net id="1310"><net_src comp="1300" pin="1"/><net_sink comp="1304" pin=1"/></net>

<net id="1311"><net_src comp="164" pin="0"/><net_sink comp="1304" pin=2"/></net>

<net id="1315"><net_src comp="1304" pin="3"/><net_sink comp="1312" pin=0"/></net>

<net id="1319"><net_src comp="1304" pin="3"/><net_sink comp="1316" pin=0"/></net>

<net id="1323"><net_src comp="511" pin="4"/><net_sink comp="1320" pin=0"/></net>

<net id="1328"><net_src comp="1320" pin="1"/><net_sink comp="1324" pin=1"/></net>

<net id="1332"><net_src comp="1324" pin="2"/><net_sink comp="1329" pin=0"/></net>

<net id="1336"><net_src comp="1324" pin="2"/><net_sink comp="1333" pin=0"/></net>

<net id="1342"><net_src comp="120" pin="0"/><net_sink comp="1337" pin=0"/></net>

<net id="1343"><net_src comp="1333" pin="1"/><net_sink comp="1337" pin=1"/></net>

<net id="1344"><net_src comp="34" pin="0"/><net_sink comp="1337" pin=2"/></net>

<net id="1349"><net_src comp="1337" pin="3"/><net_sink comp="1345" pin=0"/></net>

<net id="1350"><net_src comp="1329" pin="1"/><net_sink comp="1345" pin=1"/></net>

<net id="1354"><net_src comp="511" pin="4"/><net_sink comp="1351" pin=0"/></net>

<net id="1359"><net_src comp="511" pin="4"/><net_sink comp="1355" pin=0"/></net>

<net id="1360"><net_src comp="122" pin="0"/><net_sink comp="1355" pin=1"/></net>

<net id="1365"><net_src comp="511" pin="4"/><net_sink comp="1361" pin=0"/></net>

<net id="1366"><net_src comp="72" pin="0"/><net_sink comp="1361" pin=1"/></net>

<net id="1371"><net_src comp="1351" pin="1"/><net_sink comp="1367" pin=0"/></net>

<net id="1377"><net_src comp="166" pin="0"/><net_sink comp="1372" pin=0"/></net>

<net id="1378"><net_src comp="1367" pin="2"/><net_sink comp="1372" pin=1"/></net>

<net id="1379"><net_src comp="66" pin="0"/><net_sink comp="1372" pin=2"/></net>

<net id="1383"><net_src comp="1372" pin="3"/><net_sink comp="1380" pin=0"/></net>

<net id="1389"><net_src comp="168" pin="0"/><net_sink comp="1384" pin=0"/></net>

<net id="1390"><net_src comp="1367" pin="2"/><net_sink comp="1384" pin=1"/></net>

<net id="1391"><net_src comp="90" pin="0"/><net_sink comp="1384" pin=2"/></net>

<net id="1395"><net_src comp="1384" pin="3"/><net_sink comp="1392" pin=0"/></net>

<net id="1400"><net_src comp="1380" pin="1"/><net_sink comp="1396" pin=0"/></net>

<net id="1401"><net_src comp="1392" pin="1"/><net_sink comp="1396" pin=1"/></net>

<net id="1405"><net_src comp="1396" pin="2"/><net_sink comp="1402" pin=0"/></net>

<net id="1412"><net_src comp="170" pin="0"/><net_sink comp="1406" pin=0"/></net>

<net id="1413"><net_src comp="337" pin="1"/><net_sink comp="1406" pin=1"/></net>

<net id="1414"><net_src comp="337" pin="1"/><net_sink comp="1406" pin=2"/></net>

<net id="1415"><net_src comp="90" pin="0"/><net_sink comp="1406" pin=3"/></net>

<net id="1419"><net_src comp="1406" pin="4"/><net_sink comp="1416" pin=0"/></net>

<net id="1424"><net_src comp="1402" pin="1"/><net_sink comp="1420" pin=1"/></net>

<net id="1428"><net_src comp="1420" pin="2"/><net_sink comp="1425" pin=0"/></net>

<net id="1433"><net_src comp="1425" pin="1"/><net_sink comp="1429" pin=0"/></net>

<net id="1438"><net_src comp="1429" pin="2"/><net_sink comp="1434" pin=0"/></net>

<net id="1439"><net_src comp="1416" pin="1"/><net_sink comp="1434" pin=1"/></net>

<net id="1446"><net_src comp="92" pin="0"/><net_sink comp="1440" pin=0"/></net>

<net id="1447"><net_src comp="1434" pin="2"/><net_sink comp="1440" pin=1"/></net>

<net id="1448"><net_src comp="94" pin="0"/><net_sink comp="1440" pin=2"/></net>

<net id="1449"><net_src comp="96" pin="0"/><net_sink comp="1440" pin=3"/></net>

<net id="1453"><net_src comp="1440" pin="4"/><net_sink comp="1450" pin=0"/></net>

<net id="1458"><net_src comp="0" pin="0"/><net_sink comp="1454" pin=0"/></net>

<net id="1459"><net_src comp="1450" pin="1"/><net_sink comp="1454" pin=1"/></net>

<net id="1463"><net_src comp="522" pin="4"/><net_sink comp="1460" pin=0"/></net>

<net id="1468"><net_src comp="1460" pin="1"/><net_sink comp="1464" pin=1"/></net>

<net id="1472"><net_src comp="1464" pin="2"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="1478"><net_src comp="522" pin="4"/><net_sink comp="1474" pin=0"/></net>

<net id="1479"><net_src comp="122" pin="0"/><net_sink comp="1474" pin=1"/></net>

<net id="1484"><net_src comp="522" pin="4"/><net_sink comp="1480" pin=0"/></net>

<net id="1485"><net_src comp="72" pin="0"/><net_sink comp="1480" pin=1"/></net>

<net id="1489"><net_src comp="306" pin="3"/><net_sink comp="1486" pin=0"/></net>

<net id="1494"><net_src comp="306" pin="3"/><net_sink comp="1490" pin=0"/></net>

<net id="1499"><net_src comp="1486" pin="1"/><net_sink comp="1495" pin=0"/></net>

<net id="1505"><net_src comp="178" pin="0"/><net_sink comp="1500" pin=0"/></net>

<net id="1506"><net_src comp="1490" pin="2"/><net_sink comp="1500" pin=1"/></net>

<net id="1507"><net_src comp="180" pin="0"/><net_sink comp="1500" pin=2"/></net>

<net id="1513"><net_src comp="1500" pin="3"/><net_sink comp="1508" pin=0"/></net>

<net id="1514"><net_src comp="182" pin="0"/><net_sink comp="1508" pin=1"/></net>

<net id="1515"><net_src comp="1495" pin="2"/><net_sink comp="1508" pin=2"/></net>

<net id="1519"><net_src comp="1516" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="1524"><net_src comp="533" pin="4"/><net_sink comp="1520" pin=0"/></net>

<net id="1525"><net_src comp="192" pin="0"/><net_sink comp="1520" pin=1"/></net>

<net id="1530"><net_src comp="533" pin="4"/><net_sink comp="1526" pin=0"/></net>

<net id="1531"><net_src comp="194" pin="0"/><net_sink comp="1526" pin=1"/></net>

<net id="1535"><net_src comp="533" pin="4"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="1542"><net_src comp="1167" pin="1"/><net_sink comp="1537" pin=0"/></net>

<net id="1543"><net_src comp="1163" pin="1"/><net_sink comp="1537" pin=1"/></net>

<net id="1544"><net_src comp="1171" pin="3"/><net_sink comp="1537" pin=2"/></net>

<net id="1545"><net_src comp="1537" pin="3"/><net_sink comp="1179" pin=1"/></net>

<net id="1549"><net_src comp="198" pin="1"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="1551"><net_src comp="1546" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="1552"><net_src comp="1546" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="1556"><net_src comp="202" pin="2"/><net_sink comp="1553" pin=0"/></net>

<net id="1557"><net_src comp="1553" pin="1"/><net_sink comp="1429" pin=1"/></net>

<net id="1561"><net_src comp="208" pin="2"/><net_sink comp="1558" pin=0"/></net>

<net id="1562"><net_src comp="1558" pin="1"/><net_sink comp="1254" pin=1"/></net>

<net id="1566"><net_src comp="214" pin="2"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="921" pin=1"/></net>

<net id="1571"><net_src comp="220" pin="2"/><net_sink comp="1568" pin=0"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="1576"><net_src comp="540" pin="1"/><net_sink comp="1573" pin=0"/></net>

<net id="1577"><net_src comp="1573" pin="1"/><net_sink comp="1279" pin=1"/></net>

<net id="1581"><net_src comp="544" pin="1"/><net_sink comp="1578" pin=0"/></net>

<net id="1582"><net_src comp="1578" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="1589"><net_src comp="562" pin="2"/><net_sink comp="1586" pin=0"/></net>

<net id="1590"><net_src comp="1586" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="1594"><net_src comp="568" pin="3"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="1367" pin=1"/></net>

<net id="1599"><net_src comp="576" pin="1"/><net_sink comp="1596" pin=0"/></net>

<net id="1600"><net_src comp="1596" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="1607"><net_src comp="586" pin="2"/><net_sink comp="1604" pin=0"/></net>

<net id="1608"><net_src comp="1604" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="1615"><net_src comp="602" pin="2"/><net_sink comp="1612" pin=0"/></net>

<net id="1616"><net_src comp="1612" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="1620"><net_src comp="613" pin="2"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="1628"><net_src comp="629" pin="2"/><net_sink comp="1625" pin=0"/></net>

<net id="1629"><net_src comp="1625" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="1633"><net_src comp="720" pin="1"/><net_sink comp="1630" pin=0"/></net>

<net id="1634"><net_src comp="1630" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="1638"><net_src comp="292" pin="3"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="1646"><net_src comp="749" pin="2"/><net_sink comp="1643" pin=0"/></net>

<net id="1647"><net_src comp="1643" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="1651"><net_src comp="863" pin="2"/><net_sink comp="1648" pin=0"/></net>

<net id="1652"><net_src comp="1648" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="1653"><net_src comp="1648" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="1657"><net_src comp="869" pin="1"/><net_sink comp="1654" pin=0"/></net>

<net id="1658"><net_src comp="1654" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="1662"><net_src comp="873" pin="2"/><net_sink comp="1659" pin=0"/></net>

<net id="1663"><net_src comp="1659" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="1667"><net_src comp="895" pin="2"/><net_sink comp="1664" pin=0"/></net>

<net id="1668"><net_src comp="1664" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="1675"><net_src comp="907" pin="2"/><net_sink comp="1672" pin=0"/></net>

<net id="1676"><net_src comp="1672" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="1680"><net_src comp="921" pin="2"/><net_sink comp="1677" pin=0"/></net>

<net id="1681"><net_src comp="1677" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1685"><net_src comp="926" pin="2"/><net_sink comp="1682" pin=0"/></net>

<net id="1686"><net_src comp="1682" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1690"><net_src comp="956" pin="2"/><net_sink comp="1687" pin=0"/></net>

<net id="1691"><net_src comp="1687" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="1698"><net_src comp="968" pin="2"/><net_sink comp="1695" pin=0"/></net>

<net id="1699"><net_src comp="1695" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="1703"><net_src comp="299" pin="3"/><net_sink comp="1700" pin=0"/></net>

<net id="1704"><net_src comp="1700" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="1711"><net_src comp="994" pin="2"/><net_sink comp="1708" pin=0"/></net>

<net id="1712"><net_src comp="1708" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="1716"><net_src comp="306" pin="3"/><net_sink comp="1713" pin=0"/></net>

<net id="1717"><net_src comp="1713" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="1721"><net_src comp="1000" pin="1"/><net_sink comp="1718" pin=0"/></net>

<net id="1722"><net_src comp="1718" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1729"><net_src comp="1010" pin="2"/><net_sink comp="1726" pin=0"/></net>

<net id="1730"><net_src comp="1726" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="1734"><net_src comp="1016" pin="3"/><net_sink comp="1731" pin=0"/></net>

<net id="1735"><net_src comp="1731" pin="1"/><net_sink comp="1080" pin=1"/></net>

<net id="1739"><net_src comp="1034" pin="2"/><net_sink comp="1736" pin=0"/></net>

<net id="1740"><net_src comp="1736" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1747"><net_src comp="1050" pin="2"/><net_sink comp="1744" pin=0"/></net>

<net id="1748"><net_src comp="1744" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="1752"><net_src comp="1066" pin="2"/><net_sink comp="1749" pin=0"/></net>

<net id="1753"><net_src comp="1749" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1757"><net_src comp="1128" pin="2"/><net_sink comp="1754" pin=0"/></net>

<net id="1758"><net_src comp="1754" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="1759"><net_src comp="1754" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="1763"><net_src comp="1134" pin="2"/><net_sink comp="1760" pin=0"/></net>

<net id="1764"><net_src comp="1760" pin="1"/><net_sink comp="1143" pin=1"/></net>

<net id="1768"><net_src comp="312" pin="3"/><net_sink comp="1765" pin=0"/></net>

<net id="1769"><net_src comp="1765" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="1773"><net_src comp="245" pin="2"/><net_sink comp="1770" pin=0"/></net>

<net id="1774"><net_src comp="1770" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1778"><net_src comp="1163" pin="1"/><net_sink comp="1775" pin=0"/></net>

<net id="1779"><net_src comp="1775" pin="1"/><net_sink comp="1537" pin=1"/></net>

<net id="1783"><net_src comp="1167" pin="1"/><net_sink comp="1780" pin=0"/></net>

<net id="1784"><net_src comp="1780" pin="1"/><net_sink comp="1537" pin=0"/></net>

<net id="1788"><net_src comp="1171" pin="3"/><net_sink comp="1785" pin=0"/></net>

<net id="1789"><net_src comp="1785" pin="1"/><net_sink comp="1537" pin=0"/></net>

<net id="1793"><net_src comp="1179" pin="4"/><net_sink comp="1790" pin=0"/></net>

<net id="1794"><net_src comp="1790" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="1798"><net_src comp="1188" pin="1"/><net_sink comp="1795" pin=0"/></net>

<net id="1799"><net_src comp="1795" pin="1"/><net_sink comp="1420" pin=0"/></net>

<net id="1803"><net_src comp="1192" pin="2"/><net_sink comp="1800" pin=0"/></net>

<net id="1804"><net_src comp="1800" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="1808"><net_src comp="1214" pin="2"/><net_sink comp="1805" pin=0"/></net>

<net id="1809"><net_src comp="1805" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="1816"><net_src comp="1226" pin="2"/><net_sink comp="1813" pin=0"/></net>

<net id="1817"><net_src comp="1813" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="1821"><net_src comp="1273" pin="2"/><net_sink comp="1818" pin=0"/></net>

<net id="1822"><net_src comp="1818" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="1823"><net_src comp="1818" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="1827"><net_src comp="1279" pin="2"/><net_sink comp="1824" pin=0"/></net>

<net id="1828"><net_src comp="1824" pin="1"/><net_sink comp="1284" pin=1"/></net>

<net id="1832"><net_src comp="257" pin="2"/><net_sink comp="1829" pin=0"/></net>

<net id="1833"><net_src comp="1829" pin="1"/><net_sink comp="1295" pin=0"/></net>

<net id="1837"><net_src comp="1312" pin="1"/><net_sink comp="1834" pin=0"/></net>

<net id="1838"><net_src comp="1834" pin="1"/><net_sink comp="1490" pin=1"/></net>

<net id="1842"><net_src comp="1316" pin="1"/><net_sink comp="1839" pin=0"/></net>

<net id="1843"><net_src comp="1839" pin="1"/><net_sink comp="1495" pin=1"/></net>

<net id="1847"><net_src comp="1345" pin="2"/><net_sink comp="1844" pin=0"/></net>

<net id="1848"><net_src comp="1844" pin="1"/><net_sink comp="1464" pin=0"/></net>

<net id="1855"><net_src comp="1361" pin="2"/><net_sink comp="1852" pin=0"/></net>

<net id="1856"><net_src comp="1852" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="1860"><net_src comp="1454" pin="2"/><net_sink comp="1857" pin=0"/></net>

<net id="1861"><net_src comp="1857" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="1862"><net_src comp="1857" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="1866"><net_src comp="320" pin="3"/><net_sink comp="1863" pin=0"/></net>

<net id="1867"><net_src comp="1863" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="1874"><net_src comp="1480" pin="2"/><net_sink comp="1871" pin=0"/></net>

<net id="1875"><net_src comp="1871" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="1879"><net_src comp="1508" pin="3"/><net_sink comp="1876" pin=0"/></net>

<net id="1880"><net_src comp="1876" pin="1"/><net_sink comp="1516" pin=0"/></net>

<net id="1887"><net_src comp="1526" pin="2"/><net_sink comp="1884" pin=0"/></net>

<net id="1888"><net_src comp="1884" pin="1"/><net_sink comp="533" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {48 51 52 53 54 55 56 }
	Port: input_fm_buffer_2_0 | {4 16 }
	Port: output_fm_buffer_1 | {21 57 }
 - Input state : 
	Port: conv1 : gmem | {7 8 9 10 11 12 13 14 15 23 24 25 26 27 28 29 30 31 37 38 39 40 41 42 43 44 45 }
	Port: conv1 : input_ftmap | {1 }
	Port: conv1 : conv1_weights | {1 }
	Port: conv1 : conv1_biases | {1 }
	Port: conv1 : output_ftmap | {1 }
	Port: conv1 : input_fm_buffer_2_0 | {31 32 }
	Port: conv1 : output_fm_buffer_1 | {19 20 49 50 }
  - Chain level:
	State 1
		store_ln31 : 1
	State 2
		icmp_ln31 : 1
		add_ln31 : 1
		br_ln31 : 2
		tmp : 1
		zext_ln32 : 2
	State 3
		icmp_ln32 : 1
		add_ln32 : 1
		br_ln32 : 2
	State 4
		exitcond1 : 1
		empty_109 : 1
		br_ln0 : 2
		p_cast54 : 1
		input_fm_buffer_2_0_addr : 2
		store_ln0 : 3
	State 5
		add_ln94_1 : 1
		zext_ln94 : 1
		icmp_ln94 : 1
		add_ln94 : 1
		br_ln94 : 2
		tmp1 : 2
		tmp1_cast : 3
		empty_110 : 4
		tmp_9 : 5
		icmp_ln52 : 5
		tmp_10 : 5
		select_ln51 : 6
		or_ln51 : 6
		yClamped : 7
		shl_ln : 8
		shl_ln102_1 : 8
		sext_ln102 : 9
		sub_ln102 : 10
		sext_ln95 : 11
	State 6
		zext_ln102 : 1
		add_ln102_2 : 2
		zext_ln102_1 : 3
		input_fm_buffer_2_0_addr_1 : 4
		zext_ln95 : 1
		icmp_ln95 : 1
		add_ln95 : 1
		br_ln95 : 2
		zext_ln98 : 1
		add_ln98_1 : 2
		sext_ln98 : 3
		add_ln98 : 4
		tmp_11 : 5
		icmp_ln52_3 : 5
		tmp_12 : 5
		or_ln51_2 : 6
		select_ln51_5 : 6
		select_ln51_6 : 7
		shl_ln102_2 : 8
		sext_ln102_2 : 9
		add_ln102 : 10
		add_ln102_1 : 11
		trunc_ln102_1 : 12
		sext_ln102_1 : 13
		gmem_addr : 14
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		add_ln45_1 : 1
		nout_cast : 1
		tmp_s : 1
		tmp_15_cast : 2
		empty_111 : 3
		icmp_ln45 : 1
		add_ln45 : 1
		br_ln45 : 2
		zext_ln48 : 1
		trunc_ln48_1 : 1
		add_ln48_1 : 2
		add_ln62_7 : 2
	State 18
		ty_cast : 1
		empty_112 : 2
		p_cast52 : 3
		empty_113 : 3
		p_shl1 : 4
		empty_114 : 5
		icmp_ln48 : 1
		add_ln48 : 1
		br_ln48 : 2
	State 19
		tx_cast : 1
		empty_115 : 2
		p_cast61 : 3
		output_fm_buffer_1_addr_1 : 4
		icmp_ln49 : 1
		add_ln49 : 1
		br_ln49 : 2
		output_fm_buffer_1_load : 5
	State 20
	State 21
		zext_ln52 : 1
		icmp_ln52_4 : 1
		add_ln52 : 1
		br_ln52 : 2
		tmp_3 : 1
		empty_116 : 2
		zext_ln62 : 3
		mul_ln62_2 : 4
		store_ln62 : 1
	State 22
		zext_ln53 : 1
		icmp_ln53 : 1
		add_ln53 : 1
		br_ln53 : 2
		add_ln57 : 2
		zext_ln62_8 : 3
		add_ln62_9 : 4
		add_ln62_8 : 2
		zext_ln62_5 : 3
		add_ln62_5 : 4
		shl_ln6 : 5
		zext_ln62_6 : 6
		trunc_ln62 : 5
		trunc_ln1 : 6
		add_ln62 : 7
		trunc_ln62_4 : 8
		sext_ln62_4 : 9
		gmem_addr_12 : 10
		add_ln62_6 : 7
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
		input_fm_buffer_2_0_addr_2 : 1
		input_fm_buffer_2_0_load : 2
	State 32
		zext_ln62_7 : 1
		lshr_ln62 : 2
		trunc_ln62_1 : 3
		sext_ln62 : 4
		sext_ln62_3 : 1
		mul_ln62 : 5
	State 33
	State 34
		add_ln62_4 : 1
	State 35
		trunc_ln62_3 : 1
	State 36
		zext_ln115 : 1
		add_ln115_5 : 1
		zext_ln119 : 1
		tmp_1 : 1
		zext_ln119_1 : 2
		add_ln119_1 : 3
		icmp_ln115 : 1
		add_ln115 : 1
		br_ln115 : 2
		empty_117 : 1
		p_cast37 : 1
		empty_118 : 1
		p_cast : 2
		empty_119 : 2
		p_cast1 : 3
		p_cast21_cast : 4
		gmem_addr_10 : 5
		empty_120 : 3
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
		p_cast38 : 1
		empty_121 : 2
		trunc_ln119 : 3
		shl_ln5 : 4
		shl_ln119_cast : 5
		sext_ln119 : 5
	State 47
		zext_ln119_2 : 1
		add_ln119_2 : 2
		zext_ln119_3 : 3
		trunc_ln119_1 : 3
		p_shl3 : 4
		add_ln119_3 : 5
		zext_ln116 : 1
		icmp_ln116 : 1
		add_ln116 : 1
		br_ln116 : 2
		empty_122 : 2
		p_shl9 : 3
		p_shl9_cast : 4
		p_shl4 : 3
		p_shl10_cast : 4
		empty_123 : 5
		p_cast27 : 6
		tmp10_cast : 1
		tmp12 : 7
		tmp12_cast : 8
		tmp11 : 9
		empty_124 : 10
		trunc_ln : 11
		sext_ln117 : 12
		gmem_addr_11 : 13
	State 48
	State 49
		zext_ln119_4 : 1
		add_ln119_4 : 2
		zext_ln119_5 : 3
		output_fm_buffer_1_addr_2 : 4
		icmp_ln117 : 1
		add_ln117 : 1
		br_ln117 : 2
		output_fm_buffer_1_load_1 : 5
	State 50
		trunc_ln119_2 : 1
		add_ln119 : 1
		add_ln120 : 2
		tmp_13 : 2
		select_ln120 : 3
	State 51
		write_ln117 : 1
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
		exitcond5412 : 1
		empty_128 : 1
		br_ln0 : 2
		p_cast62 : 1
		output_fm_buffer_1_addr : 2
		store_ln0 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |         add_ln31_fu_562        |    0    |    0    |    12   |
|          |         add_ln32_fu_586        |    0    |    0    |    12   |
|          |        empty_109_fu_602        |    0    |    0    |    16   |
|          |        add_ln94_1_fu_613       |    0    |    0    |    17   |
|          |         add_ln94_fu_629        |    0    |    0    |    12   |
|          |           tmp1_fu_635          |    0    |    0    |    12   |
|          |        empty_110_fu_645        |    0    |    0    |    15   |
|          |       add_ln102_2_fu_728       |    0    |    0    |    17   |
|          |         add_ln95_fu_749        |    0    |    0    |    12   |
|          |        add_ln98_1_fu_767       |    0    |    0    |    12   |
|          |         add_ln98_fu_777        |    0    |    0    |    15   |
|          |        add_ln102_fu_839        |    0    |    0    |    64   |
|          |       add_ln102_1_fu_844       |    0    |    0    |    64   |
|          |        add_ln45_1_fu_873       |    0    |    0    |    21   |
|          |        empty_111_fu_895        |    0    |    0    |    18   |
|          |         add_ln45_fu_907        |    0    |    0    |    14   |
|          |        add_ln48_1_fu_921       |    0    |    0    |    71   |
|          |        add_ln62_7_fu_926       |    0    |    0    |    9    |
|          |        empty_112_fu_935        |    0    |    0    |    19   |
|          |        empty_114_fu_956        |    0    |    0    |    22   |
|          |         add_ln48_fu_968        |    0    |    0    |    12   |
|          |        empty_115_fu_978        |    0    |    0    |    22   |
|          |         add_ln49_fu_994        |    0    |    0    |    12   |
|          |        add_ln52_fu_1010        |    0    |    0    |    12   |
|    add   |        empty_116_fu_1024       |    0    |    0    |    12   |
|          |        add_ln53_fu_1050        |    0    |    0    |    12   |
|          |        add_ln57_fu_1056        |    0    |    0    |    12   |
|          |       add_ln62_9_fu_1066       |    0    |    0    |    17   |
|          |       add_ln62_8_fu_1071       |    0    |    0    |    12   |
|          |       add_ln62_5_fu_1080       |    0    |    0    |    14   |
|          |        add_ln62_fu_1109        |    0    |    0    |    71   |
|          |       add_ln62_6_fu_1134       |    0    |    0    |    9    |
|          |       add_ln115_5_fu_1192      |    0    |    0    |    31   |
|          |       add_ln119_1_fu_1214      |    0    |    0    |    18   |
|          |        add_ln115_fu_1226       |    0    |    0    |    14   |
|          |        empty_119_fu_1254       |    0    |    0    |    71   |
|          |        empty_120_fu_1279       |    0    |    0    |    9    |
|          |       add_ln119_2_fu_1324      |    0    |    0    |    19   |
|          |       add_ln119_3_fu_1345      |    0    |    0    |    22   |
|          |        add_ln116_fu_1361       |    0    |    0    |    12   |
|          |        empty_122_fu_1367       |    0    |    0    |    15   |
|          |          tmp12_fu_1420         |    0    |    0    |    31   |
|          |          tmp11_fu_1429         |    0    |    0    |    64   |
|          |        empty_124_fu_1434       |    0    |    0    |    64   |
|          |       add_ln119_4_fu_1464      |    0    |    0    |    22   |
|          |        add_ln117_fu_1480       |    0    |    0    |    12   |
|          |        add_ln119_fu_1490       |    0    |    0    |    39   |
|          |        add_ln120_fu_1495       |    0    |    0    |    38   |
|          |        empty_128_fu_1526       |    0    |    0    |    22   |
|----------|--------------------------------|---------|---------|---------|
|          |        icmp_ln31_fu_556        |    0    |    0    |    12   |
|          |        icmp_ln32_fu_580        |    0    |    0    |    12   |
|          |        exitcond1_fu_596        |    0    |    0    |    16   |
|          |        icmp_ln94_fu_623        |    0    |    0    |    12   |
|          |        icmp_ln52_fu_658        |    0    |    0    |    17   |
|          |        icmp_ln95_fu_743        |    0    |    0    |    12   |
|          |       icmp_ln52_3_fu_791       |    0    |    0    |    17   |
|   icmp   |        icmp_ln45_fu_901        |    0    |    0    |    14   |
|          |        icmp_ln48_fu_962        |    0    |    0    |    12   |
|          |        icmp_ln49_fu_988        |    0    |    0    |    12   |
|          |       icmp_ln52_4_fu_1004      |    0    |    0    |    12   |
|          |        icmp_ln53_fu_1044       |    0    |    0    |    12   |
|          |       icmp_ln115_fu_1220       |    0    |    0    |    14   |
|          |       icmp_ln116_fu_1355       |    0    |    0    |    12   |
|          |       icmp_ln117_fu_1474       |    0    |    0    |    12   |
|          |      exitcond5412_fu_1520      |    0    |    0    |    22   |
|----------|--------------------------------|---------|---------|---------|
|   lshr   |        lshr_ln62_fu_1154       |    0    |    0    |    96   |
|          |        empty_121_fu_1295       |    0    |    0    |    96   |
|----------|--------------------------------|---------|---------|---------|
|          |       select_ln51_fu_672       |    0    |    0    |    10   |
|          |         yClamped_fu_686        |    0    |    0    |    10   |
|  select  |      select_ln51_5_fu_811      |    0    |    0    |    10   |
|          |      select_ln51_6_fu_819      |    0    |    0    |    10   |
|          |      select_ln120_fu_1508      |    0    |    0    |    31   |
|----------|--------------------------------|---------|---------|---------|
|    sub   |        sub_ln102_fu_714        |    0    |    0    |    27   |
|          |        empty_123_fu_1396       |    0    |    0    |    25   |
|----------|--------------------------------|---------|---------|---------|
|    mul   |       mul_ln62_2_fu_1034       |    0    |    0    |    23   |
|----------|--------------------------------|---------|---------|---------|
|    or    |         or_ln51_fu_680         |    0    |    0    |    2    |
|          |        or_ln51_2_fu_805        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|  muladd  |           grp_fu_1537          |    1    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |  output_ftmap_read_read_fu_202 |    0    |    0    |    0    |
|          |  conv1_biases_read_read_fu_208 |    0    |    0    |    0    |
|          | conv1_weights_read_read_fu_214 |    0    |    0    |    0    |
|   read   |  input_ftmap_read_read_fu_220  |    0    |    0    |    0    |
|          |   gmem_addr_read_read_fu_233   |    0    |    0    |    0    |
|          |  gmem_addr_12_read_read_fu_245 |    0    |    0    |    0    |
|          |  gmem_addr_10_read_read_fu_257 |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       grp_readreq_fu_226       |    0    |    0    |    0    |
|  readreq |       grp_readreq_fu_238       |    0    |    0    |    0    |
|          |       grp_readreq_fu_250       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_262      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |    write_ln117_write_fu_269    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          empty_fu_540          |    0    |    0    |    0    |
|          |        trunc_ln48_fu_544       |    0    |    0    |    0    |
|          |       trunc_ln102_fu_869       |    0    |    0    |    0    |
|          |       trunc_ln48_1_fu_917      |    0    |    0    |    0    |
|          |        empty_113_fu_944        |    0    |    0    |    0    |
|   trunc  |       trunc_ln62_fu_1097       |    0    |    0    |    0    |
|          |      trunc_ln62_1_fu_1159      |    0    |    0    |    0    |
|          |        empty_118_fu_1242       |    0    |    0    |    0    |
|          |       trunc_ln119_fu_1300      |    0    |    0    |    0    |
|          |      trunc_ln119_1_fu_1333     |    0    |    0    |    0    |
|          |      trunc_ln119_2_fu_1486     |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |           tmp_fu_568           |    0    |    0    |    0    |
|          |          shl_ln_fu_694         |    0    |    0    |    0    |
|          |       shl_ln102_1_fu_702       |    0    |    0    |    0    |
|          |           tmp4_fu_755          |    0    |    0    |    0    |
|          |       shl_ln102_2_fu_827       |    0    |    0    |    0    |
|          |          tmp_s_fu_883          |    0    |    0    |    0    |
|          |          p_shl1_fu_948         |    0    |    0    |    0    |
|          |          tmp_3_fu_1016         |    0    |    0    |    0    |
|          |         shl_ln6_fu_1085        |    0    |    0    |    0    |
|bitconcatenate|        trunc_ln1_fu_1101       |    0    |    0    |    0    |
|          |       shl_ln62_1_fu_1143       |    0    |    0    |    0    |
|          |       shl_ln62_4_fu_1171       |    0    |    0    |    0    |
|          |          tmp_1_fu_1202         |    0    |    0    |    0    |
|          |         p_cast_fu_1246         |    0    |    0    |    0    |
|          |          tmp_2_fu_1284         |    0    |    0    |    0    |
|          |         shl_ln5_fu_1304        |    0    |    0    |    0    |
|          |         p_shl3_fu_1337         |    0    |    0    |    0    |
|          |         p_shl9_fu_1372         |    0    |    0    |    0    |
|          |         p_shl4_fu_1384         |    0    |    0    |    0    |
|          |          tmp7_fu_1406          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        zext_ln32_fu_576        |    0    |    0    |    0    |
|          |         p_cast54_fu_608        |    0    |    0    |    0    |
|          |        zext_ln94_fu_619        |    0    |    0    |    0    |
|          |        zext_ln102_fu_724       |    0    |    0    |    0    |
|          |       zext_ln102_1_fu_734      |    0    |    0    |    0    |
|          |        zext_ln95_fu_739        |    0    |    0    |    0    |
|          |        zext_ln98_fu_763        |    0    |    0    |    0    |
|          |        nout_cast_fu_879        |    0    |    0    |    0    |
|          |       tmp_15_cast_fu_891       |    0    |    0    |    0    |
|          |        zext_ln48_fu_913        |    0    |    0    |    0    |
|          |         ty_cast_fu_931         |    0    |    0    |    0    |
|          |         p_cast52_fu_940        |    0    |    0    |    0    |
|          |         tx_cast_fu_974         |    0    |    0    |    0    |
|          |         p_cast61_fu_983        |    0    |    0    |    0    |
|          |        zext_ln52_fu_1000       |    0    |    0    |    0    |
|          |        zext_ln62_fu_1030       |    0    |    0    |    0    |
|          |        zext_ln53_fu_1040       |    0    |    0    |    0    |
|          |       zext_ln62_8_fu_1062      |    0    |    0    |    0    |
|   zext   |       zext_ln62_5_fu_1076      |    0    |    0    |    0    |
|          |       zext_ln62_6_fu_1093      |    0    |    0    |    0    |
|          |       zext_ln62_9_fu_1139      |    0    |    0    |    0    |
|          |       zext_ln62_7_fu_1150      |    0    |    0    |    0    |
|          |       zext_ln115_fu_1188       |    0    |    0    |    0    |
|          |       zext_ln119_fu_1198       |    0    |    0    |    0    |
|          |      zext_ln119_1_fu_1210      |    0    |    0    |    0    |
|          |        p_cast37_fu_1238        |    0    |    0    |    0    |
|          |        p_cast38_fu_1291        |    0    |    0    |    0    |
|          |      zext_ln119_2_fu_1320      |    0    |    0    |    0    |
|          |      zext_ln119_3_fu_1329      |    0    |    0    |    0    |
|          |       zext_ln116_fu_1351       |    0    |    0    |    0    |
|          |       p_shl9_cast_fu_1380      |    0    |    0    |    0    |
|          |      p_shl10_cast_fu_1392      |    0    |    0    |    0    |
|          |       tmp10_cast_fu_1416       |    0    |    0    |    0    |
|          |      zext_ln119_4_fu_1460      |    0    |    0    |    0    |
|          |      zext_ln119_5_fu_1469      |    0    |    0    |    0    |
|          |    select_ln120_cast_fu_1516   |    0    |    0    |    0    |
|          |        p_cast62_fu_1532        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        tmp1_cast_fu_641        |    0    |    0    |    0    |
|          |        sext_ln102_fu_710       |    0    |    0    |    0    |
|          |        sext_ln95_fu_720        |    0    |    0    |    0    |
|          |        sext_ln98_fu_773        |    0    |    0    |    0    |
|          |       sext_ln102_2_fu_835      |    0    |    0    |    0    |
|          |       sext_ln102_1_fu_859      |    0    |    0    |    0    |
|          |       sext_ln62_4_fu_1124      |    0    |    0    |    0    |
|   sext   |        sext_ln62_fu_1163       |    0    |    0    |    0    |
|          |       sext_ln62_3_fu_1167      |    0    |    0    |    0    |
|          |      p_cast21_cast_fu_1269     |    0    |    0    |    0    |
|          |     shl_ln119_cast_fu_1312     |    0    |    0    |    0    |
|          |       sext_ln119_fu_1316       |    0    |    0    |    0    |
|          |        p_cast27_fu_1402        |    0    |    0    |    0    |
|          |       tmp12_cast_fu_1425       |    0    |    0    |    0    |
|          |       sext_ln117_fu_1450       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_9_fu_650          |    0    |    0    |    0    |
|          |          tmp_10_fu_664         |    0    |    0    |    0    |
| bitselect|          tmp_11_fu_783         |    0    |    0    |    0    |
|          |          tmp_12_fu_797         |    0    |    0    |    0    |
|          |         tmp_13_fu_1500         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |      trunc_ln102_1_fu_849      |    0    |    0    |    0    |
|          |      trunc_ln62_4_fu_1114      |    0    |    0    |    0    |
|partselect|      trunc_ln62_3_fu_1179      |    0    |    0    |    0    |
|          |         p_cast1_fu_1259        |    0    |    0    |    0    |
|          |        trunc_ln_fu_1440        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|    shl   |        empty_117_fu_1232       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    1    |    0    |   1736  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|        add_ln115_5_reg_1800       |   24   |
|         add_ln115_reg_1813        |    7   |
|         add_ln116_reg_1852        |    5   |
|         add_ln117_reg_1871        |    5   |
|        add_ln119_1_reg_1805       |   12   |
|        add_ln119_3_reg_1844       |   15   |
|         add_ln31_reg_1586         |    4   |
|         add_ln32_reg_1604         |    4   |
|        add_ln45_1_reg_1659        |   14   |
|         add_ln45_reg_1672         |    7   |
|        add_ln48_1_reg_1677        |   64   |
|         add_ln48_reg_1695         |    5   |
|         add_ln49_reg_1708         |    5   |
|         add_ln52_reg_1726         |    4   |
|         add_ln53_reg_1744         |    4   |
|        add_ln62_6_reg_1760        |    2   |
|        add_ln62_7_reg_1682        |    2   |
|        add_ln62_9_reg_1749        |   10   |
|        add_ln94_1_reg_1617        |   10   |
|         add_ln94_reg_1625         |    5   |
|         add_ln95_reg_1643         |    5   |
|             bx_reg_383            |    5   |
|             by_reg_360            |    5   |
|     conv1_biases_read_reg_1558    |   64   |
|    conv1_weights_read_reg_1563    |   64   |
|      conv_i_i_lcssa10_reg_473     |   32   |
|   conv_i_i_lcssa_lcssa11_reg_451  |   32   |
|         empty_108_reg_349         |    9   |
|         empty_109_reg_1612        |    9   |
|         empty_111_reg_1664        |   12   |
|         empty_114_reg_1687        |   15   |
|         empty_120_reg_1824        |    2   |
|         empty_127_reg_529         |   15   |
|         empty_128_reg_1884        |   15   |
|           empty_reg_1573          |    2   |
|     gmem_addr_10_read_reg_1829    |   32   |
|       gmem_addr_10_reg_1818       |   32   |
|       gmem_addr_11_reg_1857       |   32   |
|     gmem_addr_12_read_reg_1770    |   32   |
|       gmem_addr_12_reg_1754       |   32   |
|         gmem_addr_reg_1648        |   32   |
|input_fm_buffer_2_0_addr_1_reg_1635|   10   |
|input_fm_buffer_2_0_addr_2_reg_1765|   10   |
|     input_ftmap_read_reg_1568     |   64   |
|             kx_reg_462            |    4   |
|             ky_reg_440            |    4   |
|        mul_ln62_2_reg_1736        |   10   |
|           nout_2_reg_485          |    7   |
|            nout_reg_394           |    7   |
| output_fm_buffer_1_addr_1_reg_1700|   15   |
| output_fm_buffer_1_addr_2_reg_1863|   15   |
|  output_fm_buffer_1_load_reg_1713 |   32   |
|     output_ftmap_read_reg_1553    |   64   |
|         phi_mul48_reg_405         |   14   |
|         phi_mul50_reg_496         |   24   |
|          phi_mul_reg_371          |   10   |
|       select_ln120_reg_1876       |   31   |
|        sext_ln119_reg_1839        |   31   |
|        sext_ln62_3_reg_1780       |   36   |
|         sext_ln62_reg_1775        |   36   |
|         sext_ln95_reg_1630        |   64   |
|      shl_ln119_cast_reg_1834      |   32   |
|        shl_ln62_4_reg_1785        |   36   |
|             ti_reg_337            |    4   |
|            tj_reg_1546            |    4   |
|           tmp_3_reg_1731          |    7   |
|            tmp_reg_1591           |    8   |
|        trunc_ln102_reg_1654       |   24   |
|        trunc_ln48_reg_1578        |    2   |
|       trunc_ln62_3_reg_1790       |   32   |
|            tx_3_reg_518           |    5   |
|             tx_reg_428            |    5   |
|            ty_3_reg_507           |    5   |
|             ty_reg_416            |    5   |
|        zext_ln115_reg_1795        |   25   |
|         zext_ln32_reg_1596        |   10   |
|         zext_ln52_reg_1718        |    5   |
+-----------------------------------+--------+
|               Total               |  1383  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_262 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_285  |  p0  |   4  |  10  |   40   ||    20   |
|   grp_access_fu_285  |  p1  |   2  |  24  |   48   ||    9    |
|   grp_access_fu_306  |  p0  |   5  |  15  |   75   ||    26   |
|   grp_access_fu_306  |  p1  |   2  |  32  |   64   ||    9    |
|      ti_reg_337      |  p0  |   2  |   4  |    8   ||    9    |
|    phi_mul_reg_371   |  p0  |   2  |  10  |   20   ||    9    |
|      ty_reg_416      |  p0  |   2  |   5  |   10   ||    9    |
|      tx_reg_428      |  p0  |   2  |   5  |   10   ||    9    |
|      grp_fu_1537     |  p0  |   3  |  24  |   72   ||    14   |
|      grp_fu_1537     |  p1  |   2  |  12  |   24   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   373  ||  4.991  ||   123   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |  1736  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   123  |
|  Register |    -   |    -   |  1383  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    4   |  1383  |  1859  |
+-----------+--------+--------+--------+--------+
