#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27b5bb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27b5d40 .scope module, "tb" "tb" 3 61;
 .timescale -12 -12;
L_0x279ed50 .functor NOT 1, L_0x27f61f0, C4<0>, C4<0>, C4<0>;
L_0x27f6040 .functor XOR 10, L_0x27f5e70, L_0x27f5fa0, C4<0000000000>, C4<0000000000>;
L_0x27f6150 .functor XOR 10, L_0x27f6040, L_0x27f60b0, C4<0000000000>, C4<0000000000>;
v0x27f2230_0 .net *"_ivl_10", 9 0, L_0x27f60b0;  1 drivers
v0x27f2330_0 .net *"_ivl_12", 9 0, L_0x27f6150;  1 drivers
v0x27f2410_0 .net *"_ivl_2", 9 0, L_0x27f5dd0;  1 drivers
v0x27f24d0_0 .net *"_ivl_4", 9 0, L_0x27f5e70;  1 drivers
v0x27f25b0_0 .net *"_ivl_6", 9 0, L_0x27f5fa0;  1 drivers
v0x27f26e0_0 .net *"_ivl_8", 9 0, L_0x27f6040;  1 drivers
v0x27f27c0_0 .var "clk", 0 0;
v0x27f2860_0 .net "in", 3 0, v0x27ef930_0;  1 drivers
v0x27f2900_0 .net "out_any_dut", 3 1, L_0x27f4ac0;  1 drivers
v0x27f29c0_0 .net "out_any_ref", 3 1, L_0x279f310;  1 drivers
v0x27f2a90_0 .net "out_both_dut", 2 0, L_0x27f3f80;  1 drivers
v0x27f2b60_0 .net "out_both_ref", 2 0, L_0x279f040;  1 drivers
v0x27f2c30_0 .net "out_different_dut", 3 0, L_0x27f53d0;  1 drivers
v0x27f2d00_0 .net "out_different_ref", 3 0, L_0x279f560;  1 drivers
v0x27f2dd0_0 .var/2u "stats1", 287 0;
v0x27f2e90_0 .var/2u "strobe", 0 0;
v0x27f2f50_0 .net "tb_match", 0 0, L_0x27f61f0;  1 drivers
v0x27f3020_0 .net "tb_mismatch", 0 0, L_0x279ed50;  1 drivers
v0x27f30c0_0 .net "wavedrom_enable", 0 0, v0x27efa90_0;  1 drivers
v0x27f3190_0 .net "wavedrom_title", 511 0, v0x27efb30_0;  1 drivers
E_0x27af890/0 .event negedge, v0x27ef870_0;
E_0x27af890/1 .event posedge, v0x27ef870_0;
E_0x27af890 .event/or E_0x27af890/0, E_0x27af890/1;
L_0x27f5dd0 .concat [ 4 3 3 0], L_0x279f560, L_0x279f310, L_0x279f040;
L_0x27f5e70 .concat [ 4 3 3 0], L_0x279f560, L_0x279f310, L_0x279f040;
L_0x27f5fa0 .concat [ 4 3 3 0], L_0x27f53d0, L_0x27f4ac0, L_0x27f3f80;
L_0x27f60b0 .concat [ 4 3 3 0], L_0x279f560, L_0x279f310, L_0x279f040;
L_0x27f61f0 .cmp/eeq 10, L_0x27f5dd0, L_0x27f6150;
S_0x27b5ed0 .scope module, "good1" "reference_module" 3 108, 3 4 0, S_0x27b5d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x279f040 .functor AND 3, L_0x27f3290, L_0x27f3330, C4<111>, C4<111>;
L_0x279f310 .functor OR 3, L_0x27f34c0, L_0x27f3560, C4<000>, C4<000>;
L_0x279f560 .functor XOR 4, v0x27ef930_0, L_0x27f39b0, C4<0000>, C4<0000>;
v0x279e540_0 .net *"_ivl_1", 2 0, L_0x27f3290;  1 drivers
v0x279e880_0 .net *"_ivl_13", 0 0, L_0x27f3720;  1 drivers
v0x279eb50_0 .net *"_ivl_15", 2 0, L_0x27f38d0;  1 drivers
v0x279ee60_0 .net *"_ivl_16", 3 0, L_0x27f39b0;  1 drivers
v0x279f150_0 .net *"_ivl_3", 2 0, L_0x27f3330;  1 drivers
v0x279f420_0 .net *"_ivl_7", 2 0, L_0x27f34c0;  1 drivers
v0x279f630_0 .net *"_ivl_9", 2 0, L_0x27f3560;  1 drivers
v0x27eec40_0 .net "in", 3 0, v0x27ef930_0;  alias, 1 drivers
v0x27eed20_0 .net "out_any", 3 1, L_0x279f310;  alias, 1 drivers
v0x27eee90_0 .net "out_both", 2 0, L_0x279f040;  alias, 1 drivers
v0x27eef70_0 .net "out_different", 3 0, L_0x279f560;  alias, 1 drivers
L_0x27f3290 .part v0x27ef930_0, 0, 3;
L_0x27f3330 .part v0x27ef930_0, 1, 3;
L_0x27f34c0 .part v0x27ef930_0, 0, 3;
L_0x27f3560 .part v0x27ef930_0, 1, 3;
L_0x27f3720 .part v0x27ef930_0, 0, 1;
L_0x27f38d0 .part v0x27ef930_0, 1, 3;
L_0x27f39b0 .concat [ 3 1 0 0], L_0x27f38d0, L_0x27f3720;
S_0x27ef0d0 .scope module, "stim1" "stimulus_gen" 3 104, 3 18 0, S_0x27b5d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 4 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x27ef870_0 .net "clk", 0 0, v0x27f27c0_0;  1 drivers
v0x27ef930_0 .var "in", 3 0;
v0x27ef9f0_0 .net "tb_match", 0 0, L_0x27f61f0;  alias, 1 drivers
v0x27efa90_0 .var "wavedrom_enable", 0 0;
v0x27efb30_0 .var "wavedrom_title", 511 0;
E_0x27af420 .event posedge, v0x27ef870_0;
E_0x27afd10 .event negedge, v0x27ef870_0;
S_0x27ef370 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x27ef0d0;
 .timescale -12 -12;
v0x27ef570_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27ef670 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x27ef0d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27efd00 .scope module, "top_module1" "top_module" 3 114, 4 1 0, S_0x27b5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x27b6b10 .functor AND 1, L_0x27f3b90, L_0x27f3c30, C4<1>, C4<1>;
L_0x27c77d0 .functor AND 1, L_0x27f3d70, L_0x27f3e10, C4<1>, C4<1>;
L_0x27c7840 .functor AND 1, L_0x27f4110, L_0x27f41f0, C4<1>, C4<1>;
L_0x27f4720 .functor OR 1, L_0x27f4590, L_0x27f4680, C4<0>, C4<0>;
L_0x27f4a00 .functor OR 1, L_0x27f4860, L_0x27f4960, C4<0>, C4<0>;
L_0x27f4c50 .functor OR 1, L_0x27f4cc0, L_0x27f4d60, C4<0>, C4<0>;
L_0x27f5180 .functor XOR 1, L_0x27f4fb0, L_0x27f5050, C4<0>, C4<0>;
L_0x27f5470 .functor XOR 1, L_0x27f5290, L_0x27f5330, C4<0>, C4<0>;
L_0x27f57c0 .functor XOR 1, L_0x27f55d0, L_0x27f5670, C4<0>, C4<0>;
L_0x27f5c10 .functor XOR 1, L_0x27f5a10, L_0x27f5b70, C4<0>, C4<0>;
v0x27eff70_0 .net *"_ivl_11", 0 0, L_0x27f3d70;  1 drivers
v0x27f0050_0 .net *"_ivl_13", 0 0, L_0x27f3e10;  1 drivers
v0x27f0130_0 .net *"_ivl_14", 0 0, L_0x27c77d0;  1 drivers
v0x27f0220_0 .net *"_ivl_20", 0 0, L_0x27f4110;  1 drivers
v0x27f0300_0 .net *"_ivl_22", 0 0, L_0x27f41f0;  1 drivers
v0x27f0430_0 .net *"_ivl_23", 0 0, L_0x27c7840;  1 drivers
v0x27f0510_0 .net *"_ivl_28", 0 0, L_0x27f4590;  1 drivers
v0x27f05f0_0 .net *"_ivl_3", 0 0, L_0x27f3b90;  1 drivers
v0x27f06d0_0 .net *"_ivl_30", 0 0, L_0x27f4680;  1 drivers
v0x27f0840_0 .net *"_ivl_31", 0 0, L_0x27f4720;  1 drivers
v0x27f0920_0 .net *"_ivl_36", 0 0, L_0x27f4860;  1 drivers
v0x27f0a00_0 .net *"_ivl_38", 0 0, L_0x27f4960;  1 drivers
v0x27f0ae0_0 .net *"_ivl_39", 0 0, L_0x27f4a00;  1 drivers
v0x27f0bc0_0 .net *"_ivl_45", 0 0, L_0x27f4cc0;  1 drivers
v0x27f0ca0_0 .net *"_ivl_47", 0 0, L_0x27f4d60;  1 drivers
v0x27f0d80_0 .net *"_ivl_48", 0 0, L_0x27f4c50;  1 drivers
v0x27f0e60_0 .net *"_ivl_5", 0 0, L_0x27f3c30;  1 drivers
v0x27f0f40_0 .net *"_ivl_53", 0 0, L_0x27f4fb0;  1 drivers
v0x27f1020_0 .net *"_ivl_55", 0 0, L_0x27f5050;  1 drivers
v0x27f1100_0 .net *"_ivl_56", 0 0, L_0x27f5180;  1 drivers
v0x27f11c0_0 .net *"_ivl_6", 0 0, L_0x27b6b10;  1 drivers
v0x27f12a0_0 .net *"_ivl_61", 0 0, L_0x27f5290;  1 drivers
v0x27f1380_0 .net *"_ivl_63", 0 0, L_0x27f5330;  1 drivers
v0x27f1460_0 .net *"_ivl_64", 0 0, L_0x27f5470;  1 drivers
v0x27f1520_0 .net *"_ivl_69", 0 0, L_0x27f55d0;  1 drivers
v0x27f1600_0 .net *"_ivl_71", 0 0, L_0x27f5670;  1 drivers
v0x27f16e0_0 .net *"_ivl_72", 0 0, L_0x27f57c0;  1 drivers
v0x27f17a0_0 .net *"_ivl_78", 0 0, L_0x27f5a10;  1 drivers
v0x27f1880_0 .net *"_ivl_80", 0 0, L_0x27f5b70;  1 drivers
v0x27f1960_0 .net *"_ivl_81", 0 0, L_0x27f5c10;  1 drivers
v0x27f1a20_0 .net "in", 3 0, v0x27ef930_0;  alias, 1 drivers
v0x27f1ae0_0 .net "out_any", 3 1, L_0x27f4ac0;  alias, 1 drivers
v0x27f1bc0_0 .net "out_both", 2 0, L_0x27f3f80;  alias, 1 drivers
v0x27f1eb0_0 .net "out_different", 3 0, L_0x27f53d0;  alias, 1 drivers
L_0x27f3b90 .part v0x27ef930_0, 0, 1;
L_0x27f3c30 .part v0x27ef930_0, 3, 1;
L_0x27f3d70 .part v0x27ef930_0, 1, 1;
L_0x27f3e10 .part v0x27ef930_0, 0, 1;
L_0x27f3f80 .concat8 [ 1 1 1 0], L_0x27b6b10, L_0x27c77d0, L_0x27c7840;
L_0x27f4110 .part v0x27ef930_0, 2, 1;
L_0x27f41f0 .part v0x27ef930_0, 1, 1;
L_0x27f4590 .part v0x27ef930_0, 1, 1;
L_0x27f4680 .part v0x27ef930_0, 2, 1;
L_0x27f4860 .part v0x27ef930_0, 2, 1;
L_0x27f4960 .part v0x27ef930_0, 3, 1;
L_0x27f4ac0 .concat8 [ 1 1 1 0], L_0x27f4720, L_0x27f4a00, L_0x27f4c50;
L_0x27f4cc0 .part v0x27ef930_0, 3, 1;
L_0x27f4d60 .part v0x27ef930_0, 0, 1;
L_0x27f4fb0 .part v0x27ef930_0, 0, 1;
L_0x27f5050 .part v0x27ef930_0, 3, 1;
L_0x27f5290 .part v0x27ef930_0, 1, 1;
L_0x27f5330 .part v0x27ef930_0, 0, 1;
L_0x27f55d0 .part v0x27ef930_0, 2, 1;
L_0x27f5670 .part v0x27ef930_0, 1, 1;
L_0x27f53d0 .concat8 [ 1 1 1 1], L_0x27f5180, L_0x27f5470, L_0x27f57c0, L_0x27f5c10;
L_0x27f5a10 .part v0x27ef930_0, 3, 1;
L_0x27f5b70 .part v0x27ef930_0, 0, 1;
S_0x27f2010 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0x27b5d40;
 .timescale -12 -12;
E_0x2797a20 .event anyedge, v0x27f2e90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27f2e90_0;
    %nor/r;
    %assign/vec4 v0x27f2e90_0, 0;
    %wait E_0x2797a20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27ef0d0;
T_3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x27ef930_0, 0;
    %wait E_0x27afd10;
    %wait E_0x27af420;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x27ef930_0, 0;
    %wait E_0x27af420;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x27ef930_0, 0;
    %wait E_0x27af420;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x27ef930_0, 0;
    %wait E_0x27af420;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x27ef930_0, 0;
    %wait E_0x27af420;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x27ef930_0, 0;
    %wait E_0x27afd10;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27ef670;
    %join;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x27ef930_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27afd10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x27ef930_0, 0;
    %wait E_0x27af420;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x27ef930_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x27b5d40;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27f27c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27f2e90_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x27b5d40;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x27f27c0_0;
    %inv;
    %store/vec4 v0x27f27c0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x27b5d40;
T_6 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27ef870_0, v0x27f3020_0, v0x27f2860_0, v0x27f2b60_0, v0x27f2a90_0, v0x27f29c0_0, v0x27f2900_0, v0x27f2d00_0, v0x27f2c30_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x27b5d40;
T_7 ;
    %load/vec4 v0x27f2dd0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x27f2dd0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27f2dd0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_7.1 ;
    %load/vec4 v0x27f2dd0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x27f2dd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27f2dd0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_7.3 ;
    %load/vec4 v0x27f2dd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x27f2dd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27f2dd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_7.5 ;
    %load/vec4 v0x27f2dd0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x27f2dd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27f2dd0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x27f2dd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x27b5d40;
T_8 ;
    %wait E_0x27af890;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27f2dd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f2dd0_0, 4, 32;
    %load/vec4 v0x27f2f50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x27f2dd0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f2dd0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27f2dd0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f2dd0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x27f2b60_0;
    %load/vec4 v0x27f2b60_0;
    %load/vec4 v0x27f2a90_0;
    %xor;
    %load/vec4 v0x27f2b60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x27f2dd0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f2dd0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x27f2dd0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f2dd0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x27f29c0_0;
    %load/vec4 v0x27f29c0_0;
    %load/vec4 v0x27f2900_0;
    %xor;
    %load/vec4 v0x27f29c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x27f2dd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f2dd0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x27f2dd0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f2dd0_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x27f2d00_0;
    %load/vec4 v0x27f2d00_0;
    %load/vec4 v0x27f2c30_0;
    %xor;
    %load/vec4 v0x27f2d00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x27f2dd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f2dd0_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x27f2dd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f2dd0_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv/gatesv_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth5/human/gatesv/iter1/response0/top_module.sv";
