ARM GAS  /tmp/ccRZvKx9.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_gpio.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_GPIO_Init,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_GPIO_Init
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	HAL_GPIO_Init:
  24              	.LFB65:
  25              		.file 1 "Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c"
   1:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /**
   2:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   ******************************************************************************
   3:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @file    stm32f1xx_hal_gpio.c
   4:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @author  MCD Application Team
   5:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @brief   GPIO HAL module driver.
   6:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *          functionalities of the General Purpose Input/Output (GPIO) peripheral:
   8:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *           + IO operation functions
  10:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *
  11:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   @verbatim
  12:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   ==============================================================================
  13:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****                     ##### GPIO Peripheral features #####
  14:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   ==============================================================================
  15:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   [..]
  16:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   Subject to the specific hardware characteristics of each I/O port listed in the datasheet, each
  17:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   port bit of the General Purpose IO (GPIO) Ports, can be individually configured by software
  18:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   in several modes:
  19:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   (+) Input mode
  20:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   (+) Analog mode
  21:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   (+) Output mode
  22:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   (+) Alternate function mode
  23:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   (+) External interrupt/event lines
  24:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  25:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   [..]
  26:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   During and just after reset, the alternate functions and external interrupt
  27:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   lines are not active and the I/O ports are configured in input floating mode.
  28:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  29:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   [..]
  30:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   All GPIO pins have weak internal pull-up and pull-down resistors, which can be
  31:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   activated or not.
  32:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  33:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   [..]
ARM GAS  /tmp/ccRZvKx9.s 			page 2


  34:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   In Output or Alternate mode, each IO can be configured on open-drain or push-pull
  35:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   type and the IO speed can be selected depending on the VDD value.
  36:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  37:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   [..]
  38:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   All ports have external interrupt/event capability. To use external interrupt
  39:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   lines, the port must be configured in input mode. All available GPIO pins are
  40:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   connected to the 16 external interrupt/event lines from EXTI0 to EXTI15.
  41:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  42:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   [..]
  43:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   The external interrupt/event controller consists of up to 20 edge detectors in connectivity
  44:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   line devices, or 19 edge detectors in other devices for generating event/interrupt requests.
  45:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   Each input line can be independently configured to select the type (event or interrupt) and
  46:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   the corresponding trigger event (rising or falling or both). Each line can also masked
  47:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   independently. A pending register maintains the status line of the interrupt requests
  48:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  49:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****                      ##### How to use this driver #####
  50:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   ==============================================================================
  51:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****  [..]
  52:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****    (#) Enable the GPIO APB2 clock using the following function : __HAL_RCC_GPIOx_CLK_ENABLE().
  53:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  54:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****    (#) Configure the GPIO pin(s) using HAL_GPIO_Init().
  55:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        (++) Configure the IO mode using "Mode" member from GPIO_InitTypeDef structure
  56:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        (++) Activate Pull-up, Pull-down resistor using "Pull" member from GPIO_InitTypeDef
  57:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****             structure.
  58:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        (++) In case of Output or alternate function mode selection: the speed is
  59:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****             configured through "Speed" member from GPIO_InitTypeDef structure
  60:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        (++) Analog mode is required when a pin is to be used as ADC channel
  61:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****             or DAC output.
  62:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        (++) In case of external interrupt/event selection the "Mode" member from
  63:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****             GPIO_InitTypeDef structure select the type (interrupt or event) and
  64:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****             the corresponding trigger event (rising or falling or both).
  65:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  66:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****    (#) In case of external interrupt/event mode selection, configure NVIC IRQ priority
  67:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        mapped to the EXTI line using HAL_NVIC_SetPriority() and enable it using
  68:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        HAL_NVIC_EnableIRQ().
  69:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  70:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****    (#) To get the level of a pin configured in input mode use HAL_GPIO_ReadPin().
  71:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  72:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****    (#) To set/reset the level of a pin configured in output mode use
  73:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        HAL_GPIO_WritePin()/HAL_GPIO_TogglePin().
  74:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  75:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****    (#) To lock pin configuration until next reset use HAL_GPIO_LockPin().
  76:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  77:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****    (#) During and just after reset, the alternate functions are not
  78:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        active and the GPIO pins are configured in input floating mode (except JTAG
  79:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        pins).
  80:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  81:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****    (#) The LSE oscillator pins OSC32_IN and OSC32_OUT can be used as general purpose
  82:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        (PC14 and PC15, respectively) when the LSE oscillator is off. The LSE has
  83:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        priority over the GPIO function.
  84:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  85:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****    (#) The HSE oscillator pins OSC_IN/OSC_OUT can be used as
  86:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        general purpose PD0 and PD1, respectively, when the HSE oscillator is off.
  87:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        The HSE has priority over the GPIO function.
  88:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  89:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   @endverbatim
  90:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   ******************************************************************************
ARM GAS  /tmp/ccRZvKx9.s 			page 3


  91:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @attention
  92:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *
  93:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  94:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * All rights reserved.</center></h2>
  95:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *
  96:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  97:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * the "License"; You may not use this file except in compliance with the
  98:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * License. You may obtain a copy of the License at:
  99:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *                        opensource.org/licenses/BSD-3-Clause
 100:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *
 101:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   ******************************************************************************
 102:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 103:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 104:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /* Includes ------------------------------------------------------------------*/
 105:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #include "stm32f1xx_hal.h"
 106:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 107:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /** @addtogroup STM32F1xx_HAL_Driver
 108:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @{
 109:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 110:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 111:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /** @defgroup GPIO GPIO
 112:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @brief GPIO HAL module driver
 113:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @{
 114:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 115:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 116:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #ifdef HAL_GPIO_MODULE_ENABLED
 117:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 118:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /* Private typedef -----------------------------------------------------------*/
 119:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /* Private define ------------------------------------------------------------*/
 120:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /** @addtogroup GPIO_Private_Constants GPIO Private Constants
 121:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @{
 122:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 123:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define GPIO_MODE             0x00000003u
 124:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define EXTI_MODE             0x10000000u
 125:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define GPIO_MODE_IT          0x00010000u
 126:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define GPIO_MODE_EVT         0x00020000u
 127:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define RISING_EDGE           0x00100000u
 128:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define FALLING_EDGE          0x00200000u
 129:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define GPIO_OUTPUT_TYPE      0x00000010u
 130:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 131:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define GPIO_NUMBER           16u
 132:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 133:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /* Definitions for bit manipulation of CRL and CRH register */
 134:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define  GPIO_CR_MODE_INPUT         0x00000000u /*!< 00: Input mode (reset state)  */
 135:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define  GPIO_CR_CNF_ANALOG         0x00000000u /*!< 00: Analog mode  */
 136:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define  GPIO_CR_CNF_INPUT_FLOATING 0x00000004u /*!< 01: Floating input (reset state)  */
 137:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define  GPIO_CR_CNF_INPUT_PU_PD    0x00000008u /*!< 10: Input with pull-up / pull-down  */
 138:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define  GPIO_CR_CNF_GP_OUTPUT_PP   0x00000000u /*!< 00: General purpose output push-pull  */
 139:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define  GPIO_CR_CNF_GP_OUTPUT_OD   0x00000004u /*!< 01: General purpose output Open-drain  */
 140:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define  GPIO_CR_CNF_AF_OUTPUT_PP   0x00000008u /*!< 10: Alternate function output Push-pull  */
 141:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define  GPIO_CR_CNF_AF_OUTPUT_OD   0x0000000Cu /*!< 11: Alternate function output Open-drain  */
 142:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 143:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /**
 144:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @}
 145:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 146:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /* Private macro -------------------------------------------------------------*/
 147:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /* Private variables ---------------------------------------------------------*/
ARM GAS  /tmp/ccRZvKx9.s 			page 4


 148:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /* Private function prototypes -----------------------------------------------*/
 149:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /* Private functions ---------------------------------------------------------*/
 150:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /* Exported functions --------------------------------------------------------*/
 151:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /** @defgroup GPIO_Exported_Functions GPIO Exported Functions
 152:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @{
 153:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 154:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 155:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /** @defgroup GPIO_Exported_Functions_Group1 Initialization and de-initialization functions
 156:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****  *  @brief    Initialization and Configuration functions
 157:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****  *
 158:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** @verbatim
 159:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****  ===============================================================================
 160:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****               ##### Initialization and de-initialization functions #####
 161:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****  ===============================================================================
 162:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   [..]
 163:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     This section provides functions allowing to initialize and de-initialize the GPIOs
 164:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     to be ready for use.
 165:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 166:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** @endverbatim
 167:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @{
 168:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 169:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 170:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 171:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /**
 172:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @brief  Initializes the GPIOx peripheral according to the specified parameters in the GPIO_Init
 173:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
 174:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
 175:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *         the configuration information for the specified GPIO peripheral.
 176:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @retval None
 177:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 178:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
 179:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** {
  26              		.loc 1 179 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 40
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 80B4     		push	{r7}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 8BB0     		sub	sp, sp, #44
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 48
  38 0004 00AF     		add	r7, sp, #0
  39              	.LCFI2:
  40              		.cfi_def_cfa_register 7
  41 0006 7860     		str	r0, [r7, #4]
  42 0008 3960     		str	r1, [r7]
 180:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   uint32_t position = 0x00u;
  43              		.loc 1 180 0
  44 000a 0023     		movs	r3, #0
  45 000c 7B62     		str	r3, [r7, #36]
 181:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   uint32_t ioposition;
 182:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   uint32_t iocurrent;
 183:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   uint32_t temp;
 184:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   uint32_t config = 0x00u;
ARM GAS  /tmp/ccRZvKx9.s 			page 5


  46              		.loc 1 184 0
  47 000e 0023     		movs	r3, #0
  48 0010 3B62     		str	r3, [r7, #32]
 185:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
 186:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   uint32_t registeroffset;       /* offset used during computation of CNF and MODE bits placement i
 187:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 188:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Check the parameters */
 189:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 190:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 191:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 192:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 193:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Configure the port pins */
 194:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   while (((GPIO_Init->Pin) >> position) != 0x00u)
  49              		.loc 1 194 0
  50 0012 27E1     		b	.L2
  51              	.L37:
 195:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 196:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     /* Get the IO position */
 197:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     ioposition = (0x01uL << position);
  52              		.loc 1 197 0
  53 0014 0122     		movs	r2, #1
  54 0016 7B6A     		ldr	r3, [r7, #36]
  55 0018 02FA03F3 		lsl	r3, r2, r3
  56 001c FB61     		str	r3, [r7, #28]
 198:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 199:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     /* Get the current IO position */
 200:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
  57              		.loc 1 200 0
  58 001e 3B68     		ldr	r3, [r7]
  59 0020 1A68     		ldr	r2, [r3]
  60 0022 FB69     		ldr	r3, [r7, #28]
  61 0024 1340     		ands	r3, r3, r2
  62 0026 BB61     		str	r3, [r7, #24]
 201:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 202:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     if (iocurrent == ioposition)
  63              		.loc 1 202 0
  64 0028 BA69     		ldr	r2, [r7, #24]
  65 002a FB69     		ldr	r3, [r7, #28]
  66 002c 9A42     		cmp	r2, r3
  67 002e 40F01681 		bne	.L3
 203:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     {
 204:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       /* Check the Alternate function parameters */
 205:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 206:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 207:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] correspo
 208:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       switch (GPIO_Init->Mode)
  68              		.loc 1 208 0
  69 0032 3B68     		ldr	r3, [r7]
  70 0034 5B68     		ldr	r3, [r3, #4]
  71 0036 122B     		cmp	r3, #18
  72 0038 34D0     		beq	.L5
  73 003a 122B     		cmp	r3, #18
  74 003c 0DD8     		bhi	.L6
  75 003e 022B     		cmp	r3, #2
  76 0040 2BD0     		beq	.L7
  77 0042 022B     		cmp	r3, #2
  78 0044 04D8     		bhi	.L8
ARM GAS  /tmp/ccRZvKx9.s 			page 6


  79 0046 002B     		cmp	r3, #0
  80 0048 31D0     		beq	.L9
  81 004a 012B     		cmp	r3, #1
  82 004c 1CD0     		beq	.L10
 209:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       {
 210:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* If we are configuring the pin in OUTPUT push-pull mode */
 211:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         case GPIO_MODE_OUTPUT_PP:
 212:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           /* Check the GPIO speed parameter */
 213:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 214:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 215:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 216:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 217:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* If we are configuring the pin in OUTPUT open-drain mode */
 218:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         case GPIO_MODE_OUTPUT_OD:
 219:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           /* Check the GPIO speed parameter */
 220:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 221:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 222:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 223:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 224:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* If we are configuring the pin in ALTERNATE FUNCTION push-pull mode */
 225:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         case GPIO_MODE_AF_PP:
 226:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           /* Check the GPIO speed parameter */
 227:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 228:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 229:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 230:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 231:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* If we are configuring the pin in ALTERNATE FUNCTION open-drain mode */
 232:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         case GPIO_MODE_AF_OD:
 233:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           /* Check the GPIO speed parameter */
 234:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 235:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 236:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 237:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 238:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* If we are configuring the pin in INPUT (also applicable to EVENT and IT mode) */
 239:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         case GPIO_MODE_INPUT:
 240:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         case GPIO_MODE_IT_RISING:
 241:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         case GPIO_MODE_IT_FALLING:
 242:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         case GPIO_MODE_IT_RISING_FALLING:
 243:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         case GPIO_MODE_EVT_RISING:
 244:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         case GPIO_MODE_EVT_FALLING:
 245:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         case GPIO_MODE_EVT_RISING_FALLING:
 246:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           /* Check the GPIO pull parameter */
 247:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 248:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           if (GPIO_Init->Pull == GPIO_NOPULL)
 249:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           {
 250:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****             config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 251:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           }
 252:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           else if (GPIO_Init->Pull == GPIO_PULLUP)
 253:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           {
 254:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****             config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 255:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 256:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****             /* Set the corresponding ODR bit */
 257:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****             GPIOx->BSRR = ioposition;
 258:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           }
 259:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           else /* GPIO_PULLDOWN */
 260:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           {
 261:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****             config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
ARM GAS  /tmp/ccRZvKx9.s 			page 7


 262:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 263:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****             /* Reset the corresponding ODR bit */
 264:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****             GPIOx->BRR = ioposition;
 265:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           }
 266:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 267:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 268:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* If we are configuring the pin in INPUT analog mode */
 269:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         case GPIO_MODE_ANALOG:
 270:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 271:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 272:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 273:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* Parameters are checked with assert_param */
 274:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         default:
 275:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
  83              		.loc 1 275 0
  84 004e 48E0     		b	.L14
  85              	.L8:
 208:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       {
  86              		.loc 1 208 0
  87 0050 032B     		cmp	r3, #3
  88 0052 43D0     		beq	.L11
  89 0054 112B     		cmp	r3, #17
  90 0056 1BD0     		beq	.L12
  91              		.loc 1 275 0
  92 0058 43E0     		b	.L14
  93              	.L6:
 208:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       {
  94              		.loc 1 208 0
  95 005a 894A     		ldr	r2, .L38
  96 005c 9342     		cmp	r3, r2
  97 005e 26D0     		beq	.L9
  98 0060 874A     		ldr	r2, .L38
  99 0062 9342     		cmp	r3, r2
 100 0064 06D8     		bhi	.L13
 101 0066 874A     		ldr	r2, .L38+4
 102 0068 9342     		cmp	r3, r2
 103 006a 20D0     		beq	.L9
 104 006c 864A     		ldr	r2, .L38+8
 105 006e 9342     		cmp	r3, r2
 106 0070 1DD0     		beq	.L9
 107              		.loc 1 275 0
 108 0072 36E0     		b	.L14
 109              	.L13:
 208:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       {
 110              		.loc 1 208 0
 111 0074 854A     		ldr	r2, .L38+12
 112 0076 9342     		cmp	r3, r2
 113 0078 19D0     		beq	.L9
 114 007a 854A     		ldr	r2, .L38+16
 115 007c 9342     		cmp	r3, r2
 116 007e 16D0     		beq	.L9
 117 0080 844A     		ldr	r2, .L38+20
 118 0082 9342     		cmp	r3, r2
 119 0084 13D0     		beq	.L9
 120              		.loc 1 275 0
 121 0086 2CE0     		b	.L14
 122              	.L10:
ARM GAS  /tmp/ccRZvKx9.s 			page 8


 214:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 123              		.loc 1 214 0
 124 0088 3B68     		ldr	r3, [r7]
 125 008a DB68     		ldr	r3, [r3, #12]
 126 008c 3B62     		str	r3, [r7, #32]
 215:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 127              		.loc 1 215 0
 128 008e 28E0     		b	.L14
 129              	.L12:
 221:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 130              		.loc 1 221 0
 131 0090 3B68     		ldr	r3, [r7]
 132 0092 DB68     		ldr	r3, [r3, #12]
 133 0094 0433     		adds	r3, r3, #4
 134 0096 3B62     		str	r3, [r7, #32]
 222:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 135              		.loc 1 222 0
 136 0098 23E0     		b	.L14
 137              	.L7:
 228:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 138              		.loc 1 228 0
 139 009a 3B68     		ldr	r3, [r7]
 140 009c DB68     		ldr	r3, [r3, #12]
 141 009e 0833     		adds	r3, r3, #8
 142 00a0 3B62     		str	r3, [r7, #32]
 229:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 143              		.loc 1 229 0
 144 00a2 1EE0     		b	.L14
 145              	.L5:
 235:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 146              		.loc 1 235 0
 147 00a4 3B68     		ldr	r3, [r7]
 148 00a6 DB68     		ldr	r3, [r3, #12]
 149 00a8 0C33     		adds	r3, r3, #12
 150 00aa 3B62     		str	r3, [r7, #32]
 236:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 151              		.loc 1 236 0
 152 00ac 19E0     		b	.L14
 153              	.L9:
 248:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           {
 154              		.loc 1 248 0
 155 00ae 3B68     		ldr	r3, [r7]
 156 00b0 9B68     		ldr	r3, [r3, #8]
 157 00b2 002B     		cmp	r3, #0
 158 00b4 02D1     		bne	.L15
 250:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           }
 159              		.loc 1 250 0
 160 00b6 0423     		movs	r3, #4
 161 00b8 3B62     		str	r3, [r7, #32]
 266:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 162              		.loc 1 266 0
 163 00ba 12E0     		b	.L14
 164              	.L15:
 252:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           {
 165              		.loc 1 252 0
 166 00bc 3B68     		ldr	r3, [r7]
 167 00be 9B68     		ldr	r3, [r3, #8]
ARM GAS  /tmp/ccRZvKx9.s 			page 9


 168 00c0 012B     		cmp	r3, #1
 169 00c2 05D1     		bne	.L17
 254:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 170              		.loc 1 254 0
 171 00c4 0823     		movs	r3, #8
 172 00c6 3B62     		str	r3, [r7, #32]
 257:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           }
 173              		.loc 1 257 0
 174 00c8 7B68     		ldr	r3, [r7, #4]
 175 00ca FA69     		ldr	r2, [r7, #28]
 176 00cc 1A61     		str	r2, [r3, #16]
 266:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 177              		.loc 1 266 0
 178 00ce 08E0     		b	.L14
 179              	.L17:
 261:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 180              		.loc 1 261 0
 181 00d0 0823     		movs	r3, #8
 182 00d2 3B62     		str	r3, [r7, #32]
 264:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           }
 183              		.loc 1 264 0
 184 00d4 7B68     		ldr	r3, [r7, #4]
 185 00d6 FA69     		ldr	r2, [r7, #28]
 186 00d8 5A61     		str	r2, [r3, #20]
 266:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 187              		.loc 1 266 0
 188 00da 02E0     		b	.L14
 189              	.L11:
 270:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 190              		.loc 1 270 0
 191 00dc 0023     		movs	r3, #0
 192 00de 3B62     		str	r3, [r7, #32]
 271:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 193              		.loc 1 271 0
 194 00e0 00BF     		nop
 195              	.L14:
 276:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       }
 277:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 278:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       /* Check if the current bit belongs to first half or last half of the pin count number
 279:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        in order to address CRH or CRL register*/
 280:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 196              		.loc 1 280 0
 197 00e2 BB69     		ldr	r3, [r7, #24]
 198 00e4 FF2B     		cmp	r3, #255
 199 00e6 01D8     		bhi	.L18
 200              		.loc 1 280 0 is_stmt 0 discriminator 1
 201 00e8 7B68     		ldr	r3, [r7, #4]
 202 00ea 01E0     		b	.L19
 203              	.L18:
 204              		.loc 1 280 0 discriminator 2
 205 00ec 7B68     		ldr	r3, [r7, #4]
 206 00ee 0433     		adds	r3, r3, #4
 207              	.L19:
 208              		.loc 1 280 0 discriminator 4
 209 00f0 7B61     		str	r3, [r7, #20]
 281:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 210              		.loc 1 281 0 is_stmt 1 discriminator 4
ARM GAS  /tmp/ccRZvKx9.s 			page 10


 211 00f2 BB69     		ldr	r3, [r7, #24]
 212 00f4 FF2B     		cmp	r3, #255
 213 00f6 02D8     		bhi	.L20
 214              		.loc 1 281 0 is_stmt 0 discriminator 1
 215 00f8 7B6A     		ldr	r3, [r7, #36]
 216 00fa 9B00     		lsls	r3, r3, #2
 217 00fc 02E0     		b	.L21
 218              	.L20:
 219              		.loc 1 281 0 discriminator 2
 220 00fe 7B6A     		ldr	r3, [r7, #36]
 221 0100 083B     		subs	r3, r3, #8
 222 0102 9B00     		lsls	r3, r3, #2
 223              	.L21:
 224              		.loc 1 281 0 discriminator 4
 225 0104 3B61     		str	r3, [r7, #16]
 282:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 283:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       /* Apply the new configuration of the pin to the register */
 284:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config <
 226              		.loc 1 284 0 is_stmt 1 discriminator 4
 227 0106 7B69     		ldr	r3, [r7, #20]
 228 0108 1A68     		ldr	r2, [r3]
 229 010a 0F21     		movs	r1, #15
 230 010c 3B69     		ldr	r3, [r7, #16]
 231 010e 01FA03F3 		lsl	r3, r1, r3
 232 0112 DB43     		mvns	r3, r3
 233 0114 1A40     		ands	r2, r2, r3
 234 0116 396A     		ldr	r1, [r7, #32]
 235 0118 3B69     		ldr	r3, [r7, #16]
 236 011a 01FA03F3 		lsl	r3, r1, r3
 237 011e 1A43     		orrs	r2, r2, r3
 238 0120 7B69     		ldr	r3, [r7, #20]
 239 0122 1A60     		str	r2, [r3]
 285:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 286:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       /*--------------------- EXTI Mode Configuration ------------------------*/
 287:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       /* Configure the External Interrupt or event for the current IO */
 288:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 240              		.loc 1 288 0 discriminator 4
 241 0124 3B68     		ldr	r3, [r7]
 242 0126 5B68     		ldr	r3, [r3, #4]
 243 0128 03F08053 		and	r3, r3, #268435456
 244 012c 002B     		cmp	r3, #0
 245 012e 00F09680 		beq	.L3
 246              	.LBB2:
 289:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       {
 290:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* Enable AFIO Clock */
 291:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         __HAL_RCC_AFIO_CLK_ENABLE();
 247              		.loc 1 291 0
 248 0132 594A     		ldr	r2, .L38+24
 249 0134 584B     		ldr	r3, .L38+24
 250 0136 9B69     		ldr	r3, [r3, #24]
 251 0138 43F00103 		orr	r3, r3, #1
 252 013c 9361     		str	r3, [r2, #24]
 253 013e 564B     		ldr	r3, .L38+24
 254 0140 9B69     		ldr	r3, [r3, #24]
 255 0142 03F00103 		and	r3, r3, #1
 256 0146 BB60     		str	r3, [r7, #8]
 257 0148 BB68     		ldr	r3, [r7, #8]
ARM GAS  /tmp/ccRZvKx9.s 			page 11


 258              	.LBE2:
 292:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         temp = AFIO->EXTICR[position >> 2u];
 259              		.loc 1 292 0
 260 014a 544A     		ldr	r2, .L38+28
 261 014c 7B6A     		ldr	r3, [r7, #36]
 262 014e 9B08     		lsrs	r3, r3, #2
 263 0150 0233     		adds	r3, r3, #2
 264 0152 52F82330 		ldr	r3, [r2, r3, lsl #2]
 265 0156 FB60     		str	r3, [r7, #12]
 293:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 266              		.loc 1 293 0
 267 0158 7B6A     		ldr	r3, [r7, #36]
 268 015a 03F00303 		and	r3, r3, #3
 269 015e 9B00     		lsls	r3, r3, #2
 270 0160 0F22     		movs	r2, #15
 271 0162 02FA03F3 		lsl	r3, r2, r3
 272 0166 DB43     		mvns	r3, r3
 273 0168 FA68     		ldr	r2, [r7, #12]
 274 016a 1340     		ands	r3, r3, r2
 275 016c FB60     		str	r3, [r7, #12]
 294:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 276              		.loc 1 294 0
 277 016e 7B68     		ldr	r3, [r7, #4]
 278 0170 4B4A     		ldr	r2, .L38+32
 279 0172 9342     		cmp	r3, r2
 280 0174 13D0     		beq	.L22
 281              		.loc 1 294 0 is_stmt 0 discriminator 1
 282 0176 7B68     		ldr	r3, [r7, #4]
 283 0178 4A4A     		ldr	r2, .L38+36
 284 017a 9342     		cmp	r3, r2
 285 017c 0DD0     		beq	.L23
 286              		.loc 1 294 0 discriminator 3
 287 017e 7B68     		ldr	r3, [r7, #4]
 288 0180 494A     		ldr	r2, .L38+40
 289 0182 9342     		cmp	r3, r2
 290 0184 07D0     		beq	.L24
 291              		.loc 1 294 0 discriminator 5
 292 0186 7B68     		ldr	r3, [r7, #4]
 293 0188 484A     		ldr	r2, .L38+44
 294 018a 9342     		cmp	r3, r2
 295 018c 01D1     		bne	.L25
 296              		.loc 1 294 0 discriminator 7
 297 018e 0323     		movs	r3, #3
 298 0190 06E0     		b	.L29
 299              	.L25:
 300              		.loc 1 294 0 discriminator 8
 301 0192 0423     		movs	r3, #4
 302 0194 04E0     		b	.L29
 303              	.L24:
 304              		.loc 1 294 0 discriminator 6
 305 0196 0223     		movs	r3, #2
 306 0198 02E0     		b	.L29
 307              	.L23:
 308              		.loc 1 294 0 discriminator 4
 309 019a 0123     		movs	r3, #1
 310 019c 00E0     		b	.L29
 311              	.L22:
ARM GAS  /tmp/ccRZvKx9.s 			page 12


 312              		.loc 1 294 0 discriminator 2
 313 019e 0023     		movs	r3, #0
 314              	.L29:
 315              		.loc 1 294 0 discriminator 16
 316 01a0 7A6A     		ldr	r2, [r7, #36]
 317 01a2 02F00302 		and	r2, r2, #3
 318 01a6 9200     		lsls	r2, r2, #2
 319 01a8 9340     		lsls	r3, r3, r2
 320 01aa FA68     		ldr	r2, [r7, #12]
 321 01ac 1343     		orrs	r3, r3, r2
 322 01ae FB60     		str	r3, [r7, #12]
 295:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         AFIO->EXTICR[position >> 2u] = temp;
 323              		.loc 1 295 0 is_stmt 1 discriminator 16
 324 01b0 3A49     		ldr	r1, .L38+28
 325 01b2 7B6A     		ldr	r3, [r7, #36]
 326 01b4 9B08     		lsrs	r3, r3, #2
 327 01b6 0233     		adds	r3, r3, #2
 328 01b8 FA68     		ldr	r2, [r7, #12]
 329 01ba 41F82320 		str	r2, [r1, r3, lsl #2]
 296:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 297:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 298:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* Configure the interrupt mask */
 299:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 330              		.loc 1 299 0 discriminator 16
 331 01be 3B68     		ldr	r3, [r7]
 332 01c0 5B68     		ldr	r3, [r3, #4]
 333 01c2 03F48033 		and	r3, r3, #65536
 334 01c6 002B     		cmp	r3, #0
 335 01c8 06D0     		beq	.L30
 300:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         {
 301:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           SET_BIT(EXTI->IMR, iocurrent);
 336              		.loc 1 301 0
 337 01ca 3949     		ldr	r1, .L38+48
 338 01cc 384B     		ldr	r3, .L38+48
 339 01ce 1A68     		ldr	r2, [r3]
 340 01d0 BB69     		ldr	r3, [r7, #24]
 341 01d2 1343     		orrs	r3, r3, r2
 342 01d4 0B60     		str	r3, [r1]
 343 01d6 06E0     		b	.L31
 344              	.L30:
 302:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         }
 303:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         else
 304:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         {
 305:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           CLEAR_BIT(EXTI->IMR, iocurrent);
 345              		.loc 1 305 0
 346 01d8 3549     		ldr	r1, .L38+48
 347 01da 354B     		ldr	r3, .L38+48
 348 01dc 1A68     		ldr	r2, [r3]
 349 01de BB69     		ldr	r3, [r7, #24]
 350 01e0 DB43     		mvns	r3, r3
 351 01e2 1340     		ands	r3, r3, r2
 352 01e4 0B60     		str	r3, [r1]
 353              	.L31:
 306:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         }
 307:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 308:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* Configure the event mask */
 309:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
ARM GAS  /tmp/ccRZvKx9.s 			page 13


 354              		.loc 1 309 0
 355 01e6 3B68     		ldr	r3, [r7]
 356 01e8 5B68     		ldr	r3, [r3, #4]
 357 01ea 03F40033 		and	r3, r3, #131072
 358 01ee 002B     		cmp	r3, #0
 359 01f0 06D0     		beq	.L32
 310:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         {
 311:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           SET_BIT(EXTI->EMR, iocurrent);
 360              		.loc 1 311 0
 361 01f2 2F49     		ldr	r1, .L38+48
 362 01f4 2E4B     		ldr	r3, .L38+48
 363 01f6 5A68     		ldr	r2, [r3, #4]
 364 01f8 BB69     		ldr	r3, [r7, #24]
 365 01fa 1343     		orrs	r3, r3, r2
 366 01fc 4B60     		str	r3, [r1, #4]
 367 01fe 06E0     		b	.L33
 368              	.L32:
 312:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         }
 313:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         else
 314:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         {
 315:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           CLEAR_BIT(EXTI->EMR, iocurrent);
 369              		.loc 1 315 0
 370 0200 2B49     		ldr	r1, .L38+48
 371 0202 2B4B     		ldr	r3, .L38+48
 372 0204 5A68     		ldr	r2, [r3, #4]
 373 0206 BB69     		ldr	r3, [r7, #24]
 374 0208 DB43     		mvns	r3, r3
 375 020a 1340     		ands	r3, r3, r2
 376 020c 4B60     		str	r3, [r1, #4]
 377              	.L33:
 316:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         }
 317:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 318:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* Enable or disable the rising trigger */
 319:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 378              		.loc 1 319 0
 379 020e 3B68     		ldr	r3, [r7]
 380 0210 5B68     		ldr	r3, [r3, #4]
 381 0212 03F48013 		and	r3, r3, #1048576
 382 0216 002B     		cmp	r3, #0
 383 0218 06D0     		beq	.L34
 320:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         {
 321:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           SET_BIT(EXTI->RTSR, iocurrent);
 384              		.loc 1 321 0
 385 021a 2549     		ldr	r1, .L38+48
 386 021c 244B     		ldr	r3, .L38+48
 387 021e 9A68     		ldr	r2, [r3, #8]
 388 0220 BB69     		ldr	r3, [r7, #24]
 389 0222 1343     		orrs	r3, r3, r2
 390 0224 8B60     		str	r3, [r1, #8]
 391 0226 06E0     		b	.L35
 392              	.L34:
 322:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         }
 323:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         else
 324:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         {
 325:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           CLEAR_BIT(EXTI->RTSR, iocurrent);
 393              		.loc 1 325 0
 394 0228 2149     		ldr	r1, .L38+48
ARM GAS  /tmp/ccRZvKx9.s 			page 14


 395 022a 214B     		ldr	r3, .L38+48
 396 022c 9A68     		ldr	r2, [r3, #8]
 397 022e BB69     		ldr	r3, [r7, #24]
 398 0230 DB43     		mvns	r3, r3
 399 0232 1340     		ands	r3, r3, r2
 400 0234 8B60     		str	r3, [r1, #8]
 401              	.L35:
 326:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         }
 327:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 328:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* Enable or disable the falling trigger */
 329:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 402              		.loc 1 329 0
 403 0236 3B68     		ldr	r3, [r7]
 404 0238 5B68     		ldr	r3, [r3, #4]
 405 023a 03F40013 		and	r3, r3, #2097152
 406 023e 002B     		cmp	r3, #0
 407 0240 06D0     		beq	.L36
 330:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         {
 331:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           SET_BIT(EXTI->FTSR, iocurrent);
 408              		.loc 1 331 0
 409 0242 1B49     		ldr	r1, .L38+48
 410 0244 1A4B     		ldr	r3, .L38+48
 411 0246 DA68     		ldr	r2, [r3, #12]
 412 0248 BB69     		ldr	r3, [r7, #24]
 413 024a 1343     		orrs	r3, r3, r2
 414 024c CB60     		str	r3, [r1, #12]
 415 024e 06E0     		b	.L3
 416              	.L36:
 332:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         }
 333:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         else
 334:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         {
 335:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           CLEAR_BIT(EXTI->FTSR, iocurrent);
 417              		.loc 1 335 0
 418 0250 1749     		ldr	r1, .L38+48
 419 0252 174B     		ldr	r3, .L38+48
 420 0254 DA68     		ldr	r2, [r3, #12]
 421 0256 BB69     		ldr	r3, [r7, #24]
 422 0258 DB43     		mvns	r3, r3
 423 025a 1340     		ands	r3, r3, r2
 424 025c CB60     		str	r3, [r1, #12]
 425              	.L3:
 336:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         }
 337:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       }
 338:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     }
 339:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 340:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 	position++;
 426              		.loc 1 340 0
 427 025e 7B6A     		ldr	r3, [r7, #36]
 428 0260 0133     		adds	r3, r3, #1
 429 0262 7B62     		str	r3, [r7, #36]
 430              	.L2:
 194:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 431              		.loc 1 194 0
 432 0264 3B68     		ldr	r3, [r7]
 433 0266 1A68     		ldr	r2, [r3]
 434 0268 7B6A     		ldr	r3, [r7, #36]
 435 026a 22FA03F3 		lsr	r3, r2, r3
ARM GAS  /tmp/ccRZvKx9.s 			page 15


 436 026e 002B     		cmp	r3, #0
 437 0270 7FF4D0AE 		bne	.L37
 341:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   }
 342:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** }
 438              		.loc 1 342 0
 439 0274 00BF     		nop
 440 0276 2C37     		adds	r7, r7, #44
 441              	.LCFI3:
 442              		.cfi_def_cfa_offset 4
 443 0278 BD46     		mov	sp, r7
 444              	.LCFI4:
 445              		.cfi_def_cfa_register 13
 446              		@ sp needed
 447 027a 80BC     		pop	{r7}
 448              	.LCFI5:
 449              		.cfi_restore 7
 450              		.cfi_def_cfa_offset 0
 451 027c 7047     		bx	lr
 452              	.L39:
 453 027e 00BF     		.align	2
 454              	.L38:
 455 0280 00002110 		.word	270598144
 456 0284 00001110 		.word	269549568
 457 0288 00001210 		.word	269615104
 458 028c 00003110 		.word	271646720
 459 0290 00003210 		.word	271712256
 460 0294 00002210 		.word	270663680
 461 0298 00100240 		.word	1073876992
 462 029c 00000140 		.word	1073807360
 463 02a0 00080140 		.word	1073809408
 464 02a4 000C0140 		.word	1073810432
 465 02a8 00100140 		.word	1073811456
 466 02ac 00140140 		.word	1073812480
 467 02b0 00040140 		.word	1073808384
 468              		.cfi_endproc
 469              	.LFE65:
 471              		.section	.text.HAL_GPIO_DeInit,"ax",%progbits
 472              		.align	1
 473              		.global	HAL_GPIO_DeInit
 474              		.syntax unified
 475              		.thumb
 476              		.thumb_func
 477              		.fpu softvfp
 479              	HAL_GPIO_DeInit:
 480              	.LFB66:
 343:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 344:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /**
 345:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @brief  De-initializes the GPIOx peripheral registers to their default reset values.
 346:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
 347:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @param  GPIO_Pin: specifies the port bit to be written.
 348:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
 349:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @retval None
 350:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 351:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
 352:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** {
 481              		.loc 1 352 0
 482              		.cfi_startproc
ARM GAS  /tmp/ccRZvKx9.s 			page 16


 483              		@ args = 0, pretend = 0, frame = 32
 484              		@ frame_needed = 1, uses_anonymous_args = 0
 485              		@ link register save eliminated.
 486 0000 80B4     		push	{r7}
 487              	.LCFI6:
 488              		.cfi_def_cfa_offset 4
 489              		.cfi_offset 7, -4
 490 0002 89B0     		sub	sp, sp, #36
 491              	.LCFI7:
 492              		.cfi_def_cfa_offset 40
 493 0004 00AF     		add	r7, sp, #0
 494              	.LCFI8:
 495              		.cfi_def_cfa_register 7
 496 0006 7860     		str	r0, [r7, #4]
 497 0008 3960     		str	r1, [r7]
 353:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   uint32_t position = 0x00u;
 498              		.loc 1 353 0
 499 000a 0023     		movs	r3, #0
 500 000c FB61     		str	r3, [r7, #28]
 354:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   uint32_t iocurrent;
 355:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   uint32_t tmp;
 356:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
 357:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   uint32_t registeroffset;
 358:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 359:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Check the parameters */
 360:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 361:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 362:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 363:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Configure the port pins */
 364:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   while ((GPIO_Pin >> position) != 0u)
 501              		.loc 1 364 0
 502 000e 9AE0     		b	.L41
 503              	.L56:
 365:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 366:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     /* Get current io position */
 367:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     iocurrent = (GPIO_Pin) & (1uL << position);
 504              		.loc 1 367 0
 505 0010 0122     		movs	r2, #1
 506 0012 FB69     		ldr	r3, [r7, #28]
 507 0014 9A40     		lsls	r2, r2, r3
 508 0016 3B68     		ldr	r3, [r7]
 509 0018 1340     		ands	r3, r3, r2
 510 001a BB61     		str	r3, [r7, #24]
 368:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 369:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     if (iocurrent)
 511              		.loc 1 369 0
 512 001c BB69     		ldr	r3, [r7, #24]
 513 001e 002B     		cmp	r3, #0
 514 0020 00F08E80 		beq	.L42
 370:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     {
 371:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       /*------------------------- EXTI Mode Configuration --------------------*/
 372:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       /* Clear the External Interrupt or Event for the current IO */
 373:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 374:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       tmp = AFIO->EXTICR[position >> 2u];
 515              		.loc 1 374 0
 516 0024 4E4A     		ldr	r2, .L57
 517 0026 FB69     		ldr	r3, [r7, #28]
ARM GAS  /tmp/ccRZvKx9.s 			page 17


 518 0028 9B08     		lsrs	r3, r3, #2
 519 002a 0233     		adds	r3, r3, #2
 520 002c 52F82330 		ldr	r3, [r2, r3, lsl #2]
 521 0030 7B61     		str	r3, [r7, #20]
 375:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       tmp &= 0x0FuL << (4u * (position & 0x03u));
 522              		.loc 1 375 0
 523 0032 FB69     		ldr	r3, [r7, #28]
 524 0034 03F00303 		and	r3, r3, #3
 525 0038 9B00     		lsls	r3, r3, #2
 526 003a 0F22     		movs	r2, #15
 527 003c 02FA03F3 		lsl	r3, r2, r3
 528 0040 7A69     		ldr	r2, [r7, #20]
 529 0042 1340     		ands	r3, r3, r2
 530 0044 7B61     		str	r3, [r7, #20]
 376:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 531              		.loc 1 376 0
 532 0046 7B68     		ldr	r3, [r7, #4]
 533 0048 464A     		ldr	r2, .L57+4
 534 004a 9342     		cmp	r3, r2
 535 004c 13D0     		beq	.L43
 536              		.loc 1 376 0 is_stmt 0 discriminator 1
 537 004e 7B68     		ldr	r3, [r7, #4]
 538 0050 454A     		ldr	r2, .L57+8
 539 0052 9342     		cmp	r3, r2
 540 0054 0DD0     		beq	.L44
 541              		.loc 1 376 0 discriminator 3
 542 0056 7B68     		ldr	r3, [r7, #4]
 543 0058 444A     		ldr	r2, .L57+12
 544 005a 9342     		cmp	r3, r2
 545 005c 07D0     		beq	.L45
 546              		.loc 1 376 0 discriminator 5
 547 005e 7B68     		ldr	r3, [r7, #4]
 548 0060 434A     		ldr	r2, .L57+16
 549 0062 9342     		cmp	r3, r2
 550 0064 01D1     		bne	.L46
 551              		.loc 1 376 0 discriminator 7
 552 0066 0323     		movs	r3, #3
 553 0068 06E0     		b	.L50
 554              	.L46:
 555              		.loc 1 376 0 discriminator 8
 556 006a 0423     		movs	r3, #4
 557 006c 04E0     		b	.L50
 558              	.L45:
 559              		.loc 1 376 0 discriminator 6
 560 006e 0223     		movs	r3, #2
 561 0070 02E0     		b	.L50
 562              	.L44:
 563              		.loc 1 376 0 discriminator 4
 564 0072 0123     		movs	r3, #1
 565 0074 00E0     		b	.L50
 566              	.L43:
 567              		.loc 1 376 0 discriminator 2
 568 0076 0023     		movs	r3, #0
 569              	.L50:
 570              		.loc 1 376 0 discriminator 16
 571 0078 FA69     		ldr	r2, [r7, #28]
 572 007a 02F00302 		and	r2, r2, #3
ARM GAS  /tmp/ccRZvKx9.s 			page 18


 573 007e 9200     		lsls	r2, r2, #2
 574 0080 03FA02F2 		lsl	r2, r3, r2
 575 0084 7B69     		ldr	r3, [r7, #20]
 576 0086 9A42     		cmp	r2, r3
 577 0088 32D1     		bne	.L51
 377:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       {
 378:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         tmp = 0x0FuL << (4u * (position & 0x03u));
 578              		.loc 1 378 0 is_stmt 1
 579 008a FB69     		ldr	r3, [r7, #28]
 580 008c 03F00303 		and	r3, r3, #3
 581 0090 9B00     		lsls	r3, r3, #2
 582 0092 0F22     		movs	r2, #15
 583 0094 02FA03F3 		lsl	r3, r2, r3
 584 0098 7B61     		str	r3, [r7, #20]
 379:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 585              		.loc 1 379 0
 586 009a 3148     		ldr	r0, .L57
 587 009c FB69     		ldr	r3, [r7, #28]
 588 009e 9B08     		lsrs	r3, r3, #2
 589 00a0 2F49     		ldr	r1, .L57
 590 00a2 FA69     		ldr	r2, [r7, #28]
 591 00a4 9208     		lsrs	r2, r2, #2
 592 00a6 0232     		adds	r2, r2, #2
 593 00a8 51F82210 		ldr	r1, [r1, r2, lsl #2]
 594 00ac 7A69     		ldr	r2, [r7, #20]
 595 00ae D243     		mvns	r2, r2
 596 00b0 0A40     		ands	r2, r2, r1
 597 00b2 0233     		adds	r3, r3, #2
 598 00b4 40F82320 		str	r2, [r0, r3, lsl #2]
 380:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 381:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* Clear EXTI line configuration */
 382:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 599              		.loc 1 382 0
 600 00b8 2E49     		ldr	r1, .L57+20
 601 00ba 2E4B     		ldr	r3, .L57+20
 602 00bc 1A68     		ldr	r2, [r3]
 603 00be BB69     		ldr	r3, [r7, #24]
 604 00c0 DB43     		mvns	r3, r3
 605 00c2 1340     		ands	r3, r3, r2
 606 00c4 0B60     		str	r3, [r1]
 383:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 607              		.loc 1 383 0
 608 00c6 2B49     		ldr	r1, .L57+20
 609 00c8 2A4B     		ldr	r3, .L57+20
 610 00ca 5A68     		ldr	r2, [r3, #4]
 611 00cc BB69     		ldr	r3, [r7, #24]
 612 00ce DB43     		mvns	r3, r3
 613 00d0 1340     		ands	r3, r3, r2
 614 00d2 4B60     		str	r3, [r1, #4]
 384:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 385:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* Clear Rising Falling edge configuration */
 386:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 615              		.loc 1 386 0
 616 00d4 2749     		ldr	r1, .L57+20
 617 00d6 274B     		ldr	r3, .L57+20
 618 00d8 9A68     		ldr	r2, [r3, #8]
 619 00da BB69     		ldr	r3, [r7, #24]
ARM GAS  /tmp/ccRZvKx9.s 			page 19


 620 00dc DB43     		mvns	r3, r3
 621 00de 1340     		ands	r3, r3, r2
 622 00e0 8B60     		str	r3, [r1, #8]
 387:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 623              		.loc 1 387 0
 624 00e2 2449     		ldr	r1, .L57+20
 625 00e4 234B     		ldr	r3, .L57+20
 626 00e6 DA68     		ldr	r2, [r3, #12]
 627 00e8 BB69     		ldr	r3, [r7, #24]
 628 00ea DB43     		mvns	r3, r3
 629 00ec 1340     		ands	r3, r3, r2
 630 00ee CB60     		str	r3, [r1, #12]
 631              	.L51:
 388:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       }
 389:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       /*------------------------- GPIO Mode Configuration --------------------*/
 390:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       /* Check if the current bit belongs to first half or last half of the pin count number
 391:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        in order to address CRH or CRL register */
 392:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 632              		.loc 1 392 0
 633 00f0 BB69     		ldr	r3, [r7, #24]
 634 00f2 FF2B     		cmp	r3, #255
 635 00f4 01D8     		bhi	.L52
 636              		.loc 1 392 0 is_stmt 0 discriminator 1
 637 00f6 7B68     		ldr	r3, [r7, #4]
 638 00f8 01E0     		b	.L53
 639              	.L52:
 640              		.loc 1 392 0 discriminator 2
 641 00fa 7B68     		ldr	r3, [r7, #4]
 642 00fc 0433     		adds	r3, r3, #4
 643              	.L53:
 644              		.loc 1 392 0 discriminator 4
 645 00fe 3B61     		str	r3, [r7, #16]
 393:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 646              		.loc 1 393 0 is_stmt 1 discriminator 4
 647 0100 BB69     		ldr	r3, [r7, #24]
 648 0102 FF2B     		cmp	r3, #255
 649 0104 02D8     		bhi	.L54
 650              		.loc 1 393 0 is_stmt 0 discriminator 1
 651 0106 FB69     		ldr	r3, [r7, #28]
 652 0108 9B00     		lsls	r3, r3, #2
 653 010a 02E0     		b	.L55
 654              	.L54:
 655              		.loc 1 393 0 discriminator 2
 656 010c FB69     		ldr	r3, [r7, #28]
 657 010e 083B     		subs	r3, r3, #8
 658 0110 9B00     		lsls	r3, r3, #2
 659              	.L55:
 660              		.loc 1 393 0 discriminator 4
 661 0112 FB60     		str	r3, [r7, #12]
 394:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 395:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       /* CRL/CRH default value is floating input(0x04) shifted to correct position */
 396:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CN
 662              		.loc 1 396 0 is_stmt 1 discriminator 4
 663 0114 3B69     		ldr	r3, [r7, #16]
 664 0116 1A68     		ldr	r2, [r3]
 665 0118 0F21     		movs	r1, #15
 666 011a FB68     		ldr	r3, [r7, #12]
ARM GAS  /tmp/ccRZvKx9.s 			page 20


 667 011c 01FA03F3 		lsl	r3, r1, r3
 668 0120 DB43     		mvns	r3, r3
 669 0122 1A40     		ands	r2, r2, r3
 670 0124 0421     		movs	r1, #4
 671 0126 FB68     		ldr	r3, [r7, #12]
 672 0128 01FA03F3 		lsl	r3, r1, r3
 673 012c 1A43     		orrs	r2, r2, r3
 674 012e 3B69     		ldr	r3, [r7, #16]
 675 0130 1A60     		str	r2, [r3]
 397:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 398:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       /* ODR default value is 0 */
 399:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       CLEAR_BIT(GPIOx->ODR, iocurrent);
 676              		.loc 1 399 0 discriminator 4
 677 0132 7B68     		ldr	r3, [r7, #4]
 678 0134 DA68     		ldr	r2, [r3, #12]
 679 0136 BB69     		ldr	r3, [r7, #24]
 680 0138 DB43     		mvns	r3, r3
 681 013a 1A40     		ands	r2, r2, r3
 682 013c 7B68     		ldr	r3, [r7, #4]
 683 013e DA60     		str	r2, [r3, #12]
 684              	.L42:
 400:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     }
 401:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 402:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     position++;
 685              		.loc 1 402 0
 686 0140 FB69     		ldr	r3, [r7, #28]
 687 0142 0133     		adds	r3, r3, #1
 688 0144 FB61     		str	r3, [r7, #28]
 689              	.L41:
 364:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 690              		.loc 1 364 0
 691 0146 3A68     		ldr	r2, [r7]
 692 0148 FB69     		ldr	r3, [r7, #28]
 693 014a 22FA03F3 		lsr	r3, r2, r3
 694 014e 002B     		cmp	r3, #0
 695 0150 7FF45EAF 		bne	.L56
 403:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   }
 404:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** }
 696              		.loc 1 404 0
 697 0154 00BF     		nop
 698 0156 2437     		adds	r7, r7, #36
 699              	.LCFI9:
 700              		.cfi_def_cfa_offset 4
 701 0158 BD46     		mov	sp, r7
 702              	.LCFI10:
 703              		.cfi_def_cfa_register 13
 704              		@ sp needed
 705 015a 80BC     		pop	{r7}
 706              	.LCFI11:
 707              		.cfi_restore 7
 708              		.cfi_def_cfa_offset 0
 709 015c 7047     		bx	lr
 710              	.L58:
 711 015e 00BF     		.align	2
 712              	.L57:
 713 0160 00000140 		.word	1073807360
 714 0164 00080140 		.word	1073809408
ARM GAS  /tmp/ccRZvKx9.s 			page 21


 715 0168 000C0140 		.word	1073810432
 716 016c 00100140 		.word	1073811456
 717 0170 00140140 		.word	1073812480
 718 0174 00040140 		.word	1073808384
 719              		.cfi_endproc
 720              	.LFE66:
 722              		.section	.text.HAL_GPIO_ReadPin,"ax",%progbits
 723              		.align	1
 724              		.global	HAL_GPIO_ReadPin
 725              		.syntax unified
 726              		.thumb
 727              		.thumb_func
 728              		.fpu softvfp
 730              	HAL_GPIO_ReadPin:
 731              	.LFB67:
 405:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 406:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /**
 407:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @}
 408:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 409:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 410:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /** @defgroup GPIO_Exported_Functions_Group2 IO operation functions
 411:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****  *  @brief   GPIO Read and Write
 412:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****  *
 413:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** @verbatim
 414:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****  ===============================================================================
 415:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****                        ##### IO operation functions #####
 416:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****  ===============================================================================
 417:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   [..]
 418:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     This subsection provides a set of functions allowing to manage the GPIOs.
 419:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 420:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** @endverbatim
 421:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @{
 422:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 423:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 424:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /**
 425:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @brief  Reads the specified input port pin.
 426:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
 427:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @param  GPIO_Pin: specifies the port bit to read.
 428:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *         This parameter can be GPIO_PIN_x where x can be (0..15).
 429:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @retval The input port pin value.
 430:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 431:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
 432:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** {
 732              		.loc 1 432 0
 733              		.cfi_startproc
 734              		@ args = 0, pretend = 0, frame = 16
 735              		@ frame_needed = 1, uses_anonymous_args = 0
 736              		@ link register save eliminated.
 737 0000 80B4     		push	{r7}
 738              	.LCFI12:
 739              		.cfi_def_cfa_offset 4
 740              		.cfi_offset 7, -4
 741 0002 85B0     		sub	sp, sp, #20
 742              	.LCFI13:
 743              		.cfi_def_cfa_offset 24
 744 0004 00AF     		add	r7, sp, #0
 745              	.LCFI14:
ARM GAS  /tmp/ccRZvKx9.s 			page 22


 746              		.cfi_def_cfa_register 7
 747 0006 7860     		str	r0, [r7, #4]
 748 0008 0B46     		mov	r3, r1
 749 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 433:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   GPIO_PinState bitstatus;
 434:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 435:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Check the parameters */
 436:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 437:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 438:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 750              		.loc 1 438 0
 751 000c 7B68     		ldr	r3, [r7, #4]
 752 000e 9A68     		ldr	r2, [r3, #8]
 753 0010 7B88     		ldrh	r3, [r7, #2]
 754 0012 1340     		ands	r3, r3, r2
 755 0014 002B     		cmp	r3, #0
 756 0016 02D0     		beq	.L60
 439:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 440:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     bitstatus = GPIO_PIN_SET;
 757              		.loc 1 440 0
 758 0018 0123     		movs	r3, #1
 759 001a FB73     		strb	r3, [r7, #15]
 760 001c 01E0     		b	.L61
 761              	.L60:
 441:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   }
 442:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   else
 443:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 444:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     bitstatus = GPIO_PIN_RESET;
 762              		.loc 1 444 0
 763 001e 0023     		movs	r3, #0
 764 0020 FB73     		strb	r3, [r7, #15]
 765              	.L61:
 445:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   }
 446:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   return bitstatus;
 766              		.loc 1 446 0
 767 0022 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 447:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** }
 768              		.loc 1 447 0
 769 0024 1846     		mov	r0, r3
 770 0026 1437     		adds	r7, r7, #20
 771              	.LCFI15:
 772              		.cfi_def_cfa_offset 4
 773 0028 BD46     		mov	sp, r7
 774              	.LCFI16:
 775              		.cfi_def_cfa_register 13
 776              		@ sp needed
 777 002a 80BC     		pop	{r7}
 778              	.LCFI17:
 779              		.cfi_restore 7
 780              		.cfi_def_cfa_offset 0
 781 002c 7047     		bx	lr
 782              		.cfi_endproc
 783              	.LFE67:
 785              		.section	.text.HAL_GPIO_WritePin,"ax",%progbits
 786              		.align	1
 787              		.global	HAL_GPIO_WritePin
 788              		.syntax unified
ARM GAS  /tmp/ccRZvKx9.s 			page 23


 789              		.thumb
 790              		.thumb_func
 791              		.fpu softvfp
 793              	HAL_GPIO_WritePin:
 794              	.LFB68:
 448:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 449:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /**
 450:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @brief  Sets or clears the selected data port bit.
 451:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *
 452:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @note   This function uses GPIOx_BSRR register to allow atomic read/modify
 453:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *         accesses. In this way, there is no risk of an IRQ occurring between
 454:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *         the read and the modify access.
 455:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *
 456:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
 457:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @param  GPIO_Pin: specifies the port bit to be written.
 458:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
 459:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @param  PinState: specifies the value to be written to the selected bit.
 460:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *          This parameter can be one of the GPIO_PinState enum values:
 461:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *            @arg GPIO_PIN_RESET: to clear the port pin
 462:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *            @arg GPIO_PIN_SET: to set the port pin
 463:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @retval None
 464:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 465:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
 466:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** {
 795              		.loc 1 466 0
 796              		.cfi_startproc
 797              		@ args = 0, pretend = 0, frame = 8
 798              		@ frame_needed = 1, uses_anonymous_args = 0
 799              		@ link register save eliminated.
 800 0000 80B4     		push	{r7}
 801              	.LCFI18:
 802              		.cfi_def_cfa_offset 4
 803              		.cfi_offset 7, -4
 804 0002 83B0     		sub	sp, sp, #12
 805              	.LCFI19:
 806              		.cfi_def_cfa_offset 16
 807 0004 00AF     		add	r7, sp, #0
 808              	.LCFI20:
 809              		.cfi_def_cfa_register 7
 810 0006 7860     		str	r0, [r7, #4]
 811 0008 0B46     		mov	r3, r1
 812 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 813 000c 1346     		mov	r3, r2
 814 000e 7B70     		strb	r3, [r7, #1]
 467:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Check the parameters */
 468:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 469:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   assert_param(IS_GPIO_PIN_ACTION(PinState));
 470:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 471:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   if (PinState != GPIO_PIN_RESET)
 815              		.loc 1 471 0
 816 0010 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 817 0012 002B     		cmp	r3, #0
 818 0014 03D0     		beq	.L64
 472:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 473:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     GPIOx->BSRR = GPIO_Pin;
 819              		.loc 1 473 0
 820 0016 7A88     		ldrh	r2, [r7, #2]
ARM GAS  /tmp/ccRZvKx9.s 			page 24


 821 0018 7B68     		ldr	r3, [r7, #4]
 822 001a 1A61     		str	r2, [r3, #16]
 474:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   }
 475:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   else
 476:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 477:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 478:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   }
 479:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** }
 823              		.loc 1 479 0
 824 001c 03E0     		b	.L66
 825              	.L64:
 477:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   }
 826              		.loc 1 477 0
 827 001e 7B88     		ldrh	r3, [r7, #2]
 828 0020 1A04     		lsls	r2, r3, #16
 829 0022 7B68     		ldr	r3, [r7, #4]
 830 0024 1A61     		str	r2, [r3, #16]
 831              	.L66:
 832              		.loc 1 479 0
 833 0026 00BF     		nop
 834 0028 0C37     		adds	r7, r7, #12
 835              	.LCFI21:
 836              		.cfi_def_cfa_offset 4
 837 002a BD46     		mov	sp, r7
 838              	.LCFI22:
 839              		.cfi_def_cfa_register 13
 840              		@ sp needed
 841 002c 80BC     		pop	{r7}
 842              	.LCFI23:
 843              		.cfi_restore 7
 844              		.cfi_def_cfa_offset 0
 845 002e 7047     		bx	lr
 846              		.cfi_endproc
 847              	.LFE68:
 849              		.section	.text.HAL_GPIO_TogglePin,"ax",%progbits
 850              		.align	1
 851              		.global	HAL_GPIO_TogglePin
 852              		.syntax unified
 853              		.thumb
 854              		.thumb_func
 855              		.fpu softvfp
 857              	HAL_GPIO_TogglePin:
 858              	.LFB69:
 480:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 481:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /**
 482:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @brief  Toggles the specified GPIO pin
 483:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
 484:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @param  GPIO_Pin: Specifies the pins to be toggled.
 485:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @retval None
 486:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 487:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
 488:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** {
 859              		.loc 1 488 0
 860              		.cfi_startproc
 861              		@ args = 0, pretend = 0, frame = 16
 862              		@ frame_needed = 1, uses_anonymous_args = 0
 863              		@ link register save eliminated.
ARM GAS  /tmp/ccRZvKx9.s 			page 25


 864 0000 80B4     		push	{r7}
 865              	.LCFI24:
 866              		.cfi_def_cfa_offset 4
 867              		.cfi_offset 7, -4
 868 0002 85B0     		sub	sp, sp, #20
 869              	.LCFI25:
 870              		.cfi_def_cfa_offset 24
 871 0004 00AF     		add	r7, sp, #0
 872              	.LCFI26:
 873              		.cfi_def_cfa_register 7
 874 0006 7860     		str	r0, [r7, #4]
 875 0008 0B46     		mov	r3, r1
 876 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 489:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   uint32_t odr;
 490:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 491:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Check the parameters */
 492:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 493:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 494:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* get current Ouput Data Register value */
 495:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   odr = GPIOx->ODR;
 877              		.loc 1 495 0
 878 000c 7B68     		ldr	r3, [r7, #4]
 879 000e DB68     		ldr	r3, [r3, #12]
 880 0010 FB60     		str	r3, [r7, #12]
 496:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 497:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Set selected pins that were at low level, and reset ones that were high */
 498:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 881              		.loc 1 498 0
 882 0012 7A88     		ldrh	r2, [r7, #2]
 883 0014 FB68     		ldr	r3, [r7, #12]
 884 0016 1340     		ands	r3, r3, r2
 885 0018 1A04     		lsls	r2, r3, #16
 886 001a FB68     		ldr	r3, [r7, #12]
 887 001c D943     		mvns	r1, r3
 888 001e 7B88     		ldrh	r3, [r7, #2]
 889 0020 0B40     		ands	r3, r3, r1
 890 0022 1A43     		orrs	r2, r2, r3
 891 0024 7B68     		ldr	r3, [r7, #4]
 892 0026 1A61     		str	r2, [r3, #16]
 499:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** }
 893              		.loc 1 499 0
 894 0028 00BF     		nop
 895 002a 1437     		adds	r7, r7, #20
 896              	.LCFI27:
 897              		.cfi_def_cfa_offset 4
 898 002c BD46     		mov	sp, r7
 899              	.LCFI28:
 900              		.cfi_def_cfa_register 13
 901              		@ sp needed
 902 002e 80BC     		pop	{r7}
 903              	.LCFI29:
 904              		.cfi_restore 7
 905              		.cfi_def_cfa_offset 0
 906 0030 7047     		bx	lr
 907              		.cfi_endproc
 908              	.LFE69:
 910              		.section	.text.HAL_GPIO_LockPin,"ax",%progbits
ARM GAS  /tmp/ccRZvKx9.s 			page 26


 911              		.align	1
 912              		.global	HAL_GPIO_LockPin
 913              		.syntax unified
 914              		.thumb
 915              		.thumb_func
 916              		.fpu softvfp
 918              	HAL_GPIO_LockPin:
 919              	.LFB70:
 500:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 501:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /**
 502:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** * @brief  Locks GPIO Pins configuration registers.
 503:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** * @note   The locking mechanism allows the IO configuration to be frozen. When the LOCK sequence
 504:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** *         has been applied on a port bit, it is no longer possible to modify the value of the port 
 505:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** *         the next reset.
 506:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
 507:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** * @param  GPIO_Pin: specifies the port bit to be locked.
 508:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
 509:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** * @retval None
 510:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** */
 511:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
 512:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** {
 920              		.loc 1 512 0
 921              		.cfi_startproc
 922              		@ args = 0, pretend = 0, frame = 16
 923              		@ frame_needed = 1, uses_anonymous_args = 0
 924              		@ link register save eliminated.
 925 0000 80B4     		push	{r7}
 926              	.LCFI30:
 927              		.cfi_def_cfa_offset 4
 928              		.cfi_offset 7, -4
 929 0002 85B0     		sub	sp, sp, #20
 930              	.LCFI31:
 931              		.cfi_def_cfa_offset 24
 932 0004 00AF     		add	r7, sp, #0
 933              	.LCFI32:
 934              		.cfi_def_cfa_register 7
 935 0006 7860     		str	r0, [r7, #4]
 936 0008 0B46     		mov	r3, r1
 937 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 513:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   __IO uint32_t tmp = GPIO_LCKR_LCKK;
 938              		.loc 1 513 0
 939 000c 4FF48033 		mov	r3, #65536
 940 0010 FB60     		str	r3, [r7, #12]
 514:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 515:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Check the parameters */
 516:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   assert_param(IS_GPIO_LOCK_INSTANCE(GPIOx));
 517:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 518:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 519:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Apply lock key write sequence */
 520:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   SET_BIT(tmp, GPIO_Pin);
 941              		.loc 1 520 0
 942 0012 7A88     		ldrh	r2, [r7, #2]
 943 0014 FB68     		ldr	r3, [r7, #12]
 944 0016 1343     		orrs	r3, r3, r2
 945 0018 FB60     		str	r3, [r7, #12]
 521:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
 522:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   GPIOx->LCKR = tmp;
ARM GAS  /tmp/ccRZvKx9.s 			page 27


 946              		.loc 1 522 0
 947 001a FA68     		ldr	r2, [r7, #12]
 948 001c 7B68     		ldr	r3, [r7, #4]
 949 001e 9A61     		str	r2, [r3, #24]
 523:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Reset LCKx bit(s): LCKK='0' + LCK[15-0] */
 524:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   GPIOx->LCKR = GPIO_Pin;
 950              		.loc 1 524 0
 951 0020 7A88     		ldrh	r2, [r7, #2]
 952 0022 7B68     		ldr	r3, [r7, #4]
 953 0024 9A61     		str	r2, [r3, #24]
 525:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
 526:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   GPIOx->LCKR = tmp;
 954              		.loc 1 526 0
 955 0026 FA68     		ldr	r2, [r7, #12]
 956 0028 7B68     		ldr	r3, [r7, #4]
 957 002a 9A61     		str	r2, [r3, #24]
 527:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Read LCKK register. This read is mandatory to complete key lock sequence */
 528:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   tmp = GPIOx->LCKR;
 958              		.loc 1 528 0
 959 002c 7B68     		ldr	r3, [r7, #4]
 960 002e 9B69     		ldr	r3, [r3, #24]
 961 0030 FB60     		str	r3, [r7, #12]
 529:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 530:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* read again in order to confirm lock is active */
 531:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   if ((uint32_t)(GPIOx->LCKR & GPIO_LCKR_LCKK))
 962              		.loc 1 531 0
 963 0032 7B68     		ldr	r3, [r7, #4]
 964 0034 9B69     		ldr	r3, [r3, #24]
 965 0036 03F48033 		and	r3, r3, #65536
 966 003a 002B     		cmp	r3, #0
 967 003c 01D0     		beq	.L69
 532:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 533:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     return HAL_OK;
 968              		.loc 1 533 0
 969 003e 0023     		movs	r3, #0
 970 0040 00E0     		b	.L70
 971              	.L69:
 534:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   }
 535:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   else
 536:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 537:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     return HAL_ERROR;
 972              		.loc 1 537 0
 973 0042 0123     		movs	r3, #1
 974              	.L70:
 538:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   }
 539:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** }
 975              		.loc 1 539 0
 976 0044 1846     		mov	r0, r3
 977 0046 1437     		adds	r7, r7, #20
 978              	.LCFI33:
 979              		.cfi_def_cfa_offset 4
 980 0048 BD46     		mov	sp, r7
 981              	.LCFI34:
 982              		.cfi_def_cfa_register 13
 983              		@ sp needed
 984 004a 80BC     		pop	{r7}
 985              	.LCFI35:
ARM GAS  /tmp/ccRZvKx9.s 			page 28


 986              		.cfi_restore 7
 987              		.cfi_def_cfa_offset 0
 988 004c 7047     		bx	lr
 989              		.cfi_endproc
 990              	.LFE70:
 992              		.section	.text.HAL_GPIO_EXTI_IRQHandler,"ax",%progbits
 993              		.align	1
 994              		.global	HAL_GPIO_EXTI_IRQHandler
 995              		.syntax unified
 996              		.thumb
 997              		.thumb_func
 998              		.fpu softvfp
 1000              	HAL_GPIO_EXTI_IRQHandler:
 1001              	.LFB71:
 540:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 541:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /**
 542:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @brief  This function handles EXTI interrupt request.
 543:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @param  GPIO_Pin: Specifies the pins connected EXTI line
 544:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @retval None
 545:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 546:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
 547:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** {
 1002              		.loc 1 547 0
 1003              		.cfi_startproc
 1004              		@ args = 0, pretend = 0, frame = 8
 1005              		@ frame_needed = 1, uses_anonymous_args = 0
 1006 0000 80B5     		push	{r7, lr}
 1007              	.LCFI36:
 1008              		.cfi_def_cfa_offset 8
 1009              		.cfi_offset 7, -8
 1010              		.cfi_offset 14, -4
 1011 0002 82B0     		sub	sp, sp, #8
 1012              	.LCFI37:
 1013              		.cfi_def_cfa_offset 16
 1014 0004 00AF     		add	r7, sp, #0
 1015              	.LCFI38:
 1016              		.cfi_def_cfa_register 7
 1017 0006 0346     		mov	r3, r0
 1018 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 548:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* EXTI line interrupt detected */
 549:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 1019              		.loc 1 549 0
 1020 000a 084B     		ldr	r3, .L74
 1021 000c 5A69     		ldr	r2, [r3, #20]
 1022 000e FB88     		ldrh	r3, [r7, #6]
 1023 0010 1340     		ands	r3, r3, r2
 1024 0012 002B     		cmp	r3, #0
 1025 0014 06D0     		beq	.L73
 550:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 551:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 1026              		.loc 1 551 0
 1027 0016 054A     		ldr	r2, .L74
 1028 0018 FB88     		ldrh	r3, [r7, #6]
 1029 001a 5361     		str	r3, [r2, #20]
 552:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     HAL_GPIO_EXTI_Callback(GPIO_Pin);
 1030              		.loc 1 552 0
 1031 001c FB88     		ldrh	r3, [r7, #6]
ARM GAS  /tmp/ccRZvKx9.s 			page 29


 1032 001e 1846     		mov	r0, r3
 1033 0020 FFF7FEFF 		bl	HAL_GPIO_EXTI_Callback
 1034              	.L73:
 553:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   }
 554:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** }
 1035              		.loc 1 554 0
 1036 0024 00BF     		nop
 1037 0026 0837     		adds	r7, r7, #8
 1038              	.LCFI39:
 1039              		.cfi_def_cfa_offset 8
 1040 0028 BD46     		mov	sp, r7
 1041              	.LCFI40:
 1042              		.cfi_def_cfa_register 13
 1043              		@ sp needed
 1044 002a 80BD     		pop	{r7, pc}
 1045              	.L75:
 1046              		.align	2
 1047              	.L74:
 1048 002c 00040140 		.word	1073808384
 1049              		.cfi_endproc
 1050              	.LFE71:
 1052              		.section	.text.HAL_GPIO_EXTI_Callback,"ax",%progbits
 1053              		.align	1
 1054              		.weak	HAL_GPIO_EXTI_Callback
 1055              		.syntax unified
 1056              		.thumb
 1057              		.thumb_func
 1058              		.fpu softvfp
 1060              	HAL_GPIO_EXTI_Callback:
 1061              	.LFB72:
 555:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 556:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /**
 557:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @brief  EXTI line detection callbacks.
 558:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @param  GPIO_Pin: Specifies the pins connected EXTI line
 559:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @retval None
 560:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 561:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** __weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
 562:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** {
 1062              		.loc 1 562 0
 1063              		.cfi_startproc
 1064              		@ args = 0, pretend = 0, frame = 8
 1065              		@ frame_needed = 1, uses_anonymous_args = 0
 1066              		@ link register save eliminated.
 1067 0000 80B4     		push	{r7}
 1068              	.LCFI41:
 1069              		.cfi_def_cfa_offset 4
 1070              		.cfi_offset 7, -4
 1071 0002 83B0     		sub	sp, sp, #12
 1072              	.LCFI42:
 1073              		.cfi_def_cfa_offset 16
 1074 0004 00AF     		add	r7, sp, #0
 1075              	.LCFI43:
 1076              		.cfi_def_cfa_register 7
 1077 0006 0346     		mov	r3, r0
 1078 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 563:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Prevent unused argument(s) compilation warning */
 564:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   UNUSED(GPIO_Pin);
ARM GAS  /tmp/ccRZvKx9.s 			page 30


 565:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* NOTE: This function Should not be modified, when the callback is needed,
 566:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****            the HAL_GPIO_EXTI_Callback could be implemented in the user file
 567:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****    */
 568:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** }
 1079              		.loc 1 568 0
 1080 000a 00BF     		nop
 1081 000c 0C37     		adds	r7, r7, #12
 1082              	.LCFI44:
 1083              		.cfi_def_cfa_offset 4
 1084 000e BD46     		mov	sp, r7
 1085              	.LCFI45:
 1086              		.cfi_def_cfa_register 13
 1087              		@ sp needed
 1088 0010 80BC     		pop	{r7}
 1089              	.LCFI46:
 1090              		.cfi_restore 7
 1091              		.cfi_def_cfa_offset 0
 1092 0012 7047     		bx	lr
 1093              		.cfi_endproc
 1094              	.LFE72:
 1096              		.text
 1097              	.Letext0:
 1098              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 1099              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 1100              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 1101              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 1102              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 1103              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 1104              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 1105              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
ARM GAS  /tmp/ccRZvKx9.s 			page 31


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_gpio.c
     /tmp/ccRZvKx9.s:16     .text.HAL_GPIO_Init:0000000000000000 $t
     /tmp/ccRZvKx9.s:23     .text.HAL_GPIO_Init:0000000000000000 HAL_GPIO_Init
     /tmp/ccRZvKx9.s:455    .text.HAL_GPIO_Init:0000000000000280 $d
     /tmp/ccRZvKx9.s:472    .text.HAL_GPIO_DeInit:0000000000000000 $t
     /tmp/ccRZvKx9.s:479    .text.HAL_GPIO_DeInit:0000000000000000 HAL_GPIO_DeInit
     /tmp/ccRZvKx9.s:713    .text.HAL_GPIO_DeInit:0000000000000160 $d
     /tmp/ccRZvKx9.s:723    .text.HAL_GPIO_ReadPin:0000000000000000 $t
     /tmp/ccRZvKx9.s:730    .text.HAL_GPIO_ReadPin:0000000000000000 HAL_GPIO_ReadPin
     /tmp/ccRZvKx9.s:786    .text.HAL_GPIO_WritePin:0000000000000000 $t
     /tmp/ccRZvKx9.s:793    .text.HAL_GPIO_WritePin:0000000000000000 HAL_GPIO_WritePin
     /tmp/ccRZvKx9.s:850    .text.HAL_GPIO_TogglePin:0000000000000000 $t
     /tmp/ccRZvKx9.s:857    .text.HAL_GPIO_TogglePin:0000000000000000 HAL_GPIO_TogglePin
     /tmp/ccRZvKx9.s:911    .text.HAL_GPIO_LockPin:0000000000000000 $t
     /tmp/ccRZvKx9.s:918    .text.HAL_GPIO_LockPin:0000000000000000 HAL_GPIO_LockPin
     /tmp/ccRZvKx9.s:993    .text.HAL_GPIO_EXTI_IRQHandler:0000000000000000 $t
     /tmp/ccRZvKx9.s:1000   .text.HAL_GPIO_EXTI_IRQHandler:0000000000000000 HAL_GPIO_EXTI_IRQHandler
     /tmp/ccRZvKx9.s:1060   .text.HAL_GPIO_EXTI_Callback:0000000000000000 HAL_GPIO_EXTI_Callback
     /tmp/ccRZvKx9.s:1048   .text.HAL_GPIO_EXTI_IRQHandler:000000000000002c $d
     /tmp/ccRZvKx9.s:1053   .text.HAL_GPIO_EXTI_Callback:0000000000000000 $t
                     .debug_frame:0000000000000010 $d

NO UNDEFINED SYMBOLS
