\hypertarget{group___m_f_x_s_t_m32_l152___exported___constants}{}\doxysection{MFXSTM32\+L152\+\_\+\+Exported\+\_\+\+Constants}
\label{group___m_f_x_s_t_m32_l152___exported___constants}\index{MFXSTM32L152\_Exported\_Constants@{MFXSTM32L152\_Exported\_Constants}}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___i_d_d___control___register___defines}{IDD Control Register Defines}}
\item 
\mbox{\hyperlink{group___i_d_d___pre_delay___defines}{IDD Pre\+Delay Defines}}
\item 
\mbox{\hyperlink{group___i_d_d___delta_delay___defines}{IDD Delta DElay Defines}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___m_f_x_s_t_m32_l152___exported___constants_ga4a737520601cd9769114f6be710c9d90}{MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+ID}}~((uint8\+\_\+t)0x00)
\begin{DoxyCompactList}\small\item\em MFX COMMON defines. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga52e586c652536fbc032d597a930f22f7}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga52e586c652536fbc032d597a930f22f7}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+FW\+\_\+\+VERSION\+\_\+\+MSB}~((uint8\+\_\+t)0x01)
\begin{DoxyCompactList}\small\item\em Register address\+: chip FW\+\_\+\+VERSION (R) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga0a411b3b96717975c394568b4693158d}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga0a411b3b96717975c394568b4693158d}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+FW\+\_\+\+VERSION\+\_\+\+LSB}~((uint8\+\_\+t)0x00)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gafbece9a2508be72ff6d9843a80977bc6}\label{group___m_f_x_s_t_m32_l152___exported___constants_gafbece9a2508be72ff6d9843a80977bc6}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+SYS\+\_\+\+CTRL}~((uint8\+\_\+t)0x40)
\begin{DoxyCompactList}\small\item\em Register address\+: System Control Register (R/W) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gabfac218d60d8afa907ee507c01ef782f}\label{group___m_f_x_s_t_m32_l152___exported___constants_gabfac218d60d8afa907ee507c01ef782f}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+VDD\+\_\+\+REF\+\_\+\+MSB}~((uint8\+\_\+t)0x06)
\begin{DoxyCompactList}\small\item\em Register address\+: Vdd monitoring (R) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gac69cda0552ced1e4b060fdb81469ebff}\label{group___m_f_x_s_t_m32_l152___exported___constants_gac69cda0552ced1e4b060fdb81469ebff}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+VDD\+\_\+\+REF\+\_\+\+LSB}~((uint8\+\_\+t)0x07)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga15902394380e3558ae7a3fc003b28edd}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga15902394380e3558ae7a3fc003b28edd}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+ERROR\+\_\+\+SRC}~((uint8\+\_\+t)0x03)
\begin{DoxyCompactList}\small\item\em Register address\+: Error source. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gacb95b7d0ff8c6ed1ec410268444c8b82}\label{group___m_f_x_s_t_m32_l152___exported___constants_gacb95b7d0ff8c6ed1ec410268444c8b82}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+ERROR\+\_\+\+MSG}~((uint8\+\_\+t)0x04)
\begin{DoxyCompactList}\small\item\em Register address\+: Error Message. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gaf14834969cb26a6b504df022d7514592}\label{group___m_f_x_s_t_m32_l152___exported___constants_gaf14834969cb26a6b504df022d7514592}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+MFX\+\_\+\+IRQ\+\_\+\+OUT}~((uint8\+\_\+t)0x41)
\begin{DoxyCompactList}\small\item\em Reg Addr IRQs\+: to config the pin that informs Main MCU that MFX events appear. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gad9f6ddf0f7738180f89c9a13df8aeaca}\label{group___m_f_x_s_t_m32_l152___exported___constants_gad9f6ddf0f7738180f89c9a13df8aeaca}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IRQ\+\_\+\+SRC\+\_\+\+EN}~((uint8\+\_\+t)0x42)
\begin{DoxyCompactList}\small\item\em Reg Addr IRQs\+: to select the events which activate the MFXSTM32\+L152\+\_\+\+IRQ\+\_\+\+OUT signal. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gaceb4d1d15b4006cd4e674c9ae92d95a0}\label{group___m_f_x_s_t_m32_l152___exported___constants_gaceb4d1d15b4006cd4e674c9ae92d95a0}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IRQ\+\_\+\+PENDING}~((uint8\+\_\+t)0x08)
\begin{DoxyCompactList}\small\item\em Reg Addr IRQs\+: the Main MCU must read the IRQ\+\_\+\+PENDING register to know the interrupt reason. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gad97423a997f61e60fbe25bfe798d23ee}\label{group___m_f_x_s_t_m32_l152___exported___constants_gad97423a997f61e60fbe25bfe798d23ee}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IRQ\+\_\+\+ACK}~((uint8\+\_\+t)0x44)
\begin{DoxyCompactList}\small\item\em Reg Addr IRQs\+: the Main MCU must acknowledge it thanks to a writing access to the IRQ\+\_\+\+ACK register. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gafd188041d67beb42381d59a0f22d2614}\label{group___m_f_x_s_t_m32_l152___exported___constants_gafd188041d67beb42381d59a0f22d2614}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+ID\+\_\+1}~((uint8\+\_\+t)0x7B)
\begin{DoxyCompactList}\small\item\em MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+ID choices. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga78b7883c3402417e41785580678dc512}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga78b7883c3402417e41785580678dc512}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+ID\+\_\+2}~((uint8\+\_\+t)0x79)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gae6e47ac82e189a2099c27bf64e29b507}\label{group___m_f_x_s_t_m32_l152___exported___constants_gae6e47ac82e189a2099c27bf64e29b507}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+SWRST}~((uint8\+\_\+t)0x80)
\begin{DoxyCompactList}\small\item\em MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+SYS\+\_\+\+CTRL choices. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gac09991b2af639d136d902f9ae6ba8436}\label{group___m_f_x_s_t_m32_l152___exported___constants_gac09991b2af639d136d902f9ae6ba8436}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+STANDBY}~((uint8\+\_\+t)0x40)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga7015dd147b0bb4d780128915821b3a0a}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga7015dd147b0bb4d780128915821b3a0a}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+ALTERNATE\+\_\+\+GPIO\+\_\+\+EN}~((uint8\+\_\+t)0x08) /$\ast$ by the way if IDD and TS are enabled they take automatically the AF pins$\ast$/
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga84e0a55a9c384d6e23e0fcdb96ae2233}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga84e0a55a9c384d6e23e0fcdb96ae2233}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+IDD\+\_\+\+EN}~((uint8\+\_\+t)0x04)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga0dc6926db119d5b5661f4f0e9ae45ecd}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga0dc6926db119d5b5661f4f0e9ae45ecd}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+TS\+\_\+\+EN}~((uint8\+\_\+t)0x02)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga3a46ffd4fd637503e3949bc78f7ef761}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga3a46ffd4fd637503e3949bc78f7ef761}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+GPIO\+\_\+\+EN}~((uint8\+\_\+t)0x01)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga6d038345ea8df314df1bc92d1aec4e8f}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga6d038345ea8df314df1bc92d1aec4e8f}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+IDD\+\_\+\+ERROR\+\_\+\+SRC}~((uint8\+\_\+t)0x04)  /$\ast$ Error raised by Idd $\ast$/
\begin{DoxyCompactList}\small\item\em MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+ERROR\+\_\+\+SRC choices. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gac2ba53a64dadb2863060377341a1766a}\label{group___m_f_x_s_t_m32_l152___exported___constants_gac2ba53a64dadb2863060377341a1766a}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+TS\+\_\+\+ERROR\+\_\+\+SRC}~((uint8\+\_\+t)0x02)  /$\ast$ Error raised by Touch Screen $\ast$/
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga43df58dd06f46fc85393975a72b55b78}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga43df58dd06f46fc85393975a72b55b78}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+GPIO\+\_\+\+ERROR\+\_\+\+SRC}~((uint8\+\_\+t)0x01)  /$\ast$ Error raised by Gpio $\ast$/
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga8350676a6ed6b0755a298953c7a23641}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga8350676a6ed6b0755a298953c7a23641}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+OUT\+\_\+\+PIN\+\_\+\+TYPE\+\_\+\+OPENDRAIN}~((uint8\+\_\+t)0x00)
\begin{DoxyCompactList}\small\item\em MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+MFX\+\_\+\+IRQ\+\_\+\+OUT choices. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gad48eb511d67816caaba276327ccc93c1}\label{group___m_f_x_s_t_m32_l152___exported___constants_gad48eb511d67816caaba276327ccc93c1}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+OUT\+\_\+\+PIN\+\_\+\+TYPE\+\_\+\+PUSHPULL}~((uint8\+\_\+t)0x01)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga355b89323599b2a54a1894d1e653adbc}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga355b89323599b2a54a1894d1e653adbc}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+OUT\+\_\+\+PIN\+\_\+\+POLARITY\+\_\+\+LOW}~((uint8\+\_\+t)0x00)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gad20cc7b0dae435352056fffb5393da7a}\label{group___m_f_x_s_t_m32_l152___exported___constants_gad20cc7b0dae435352056fffb5393da7a}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+OUT\+\_\+\+PIN\+\_\+\+POLARITY\+\_\+\+HIGH}~((uint8\+\_\+t)0x02)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga85fb49fd3275c81574704d29b975239c}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga85fb49fd3275c81574704d29b975239c}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+IRQ\+\_\+\+TS\+\_\+\+OVF}~((uint8\+\_\+t)0x80)  /$\ast$ Touch\+Screen FIFO Overflow irq$\ast$/
\begin{DoxyCompactList}\small\item\em REG\+\_\+\+ADR\+\_\+\+IRQ\+\_\+\+SRC\+\_\+\+EN, REG\+\_\+\+ADR\+\_\+\+IRQ\+\_\+\+PENDING \& REG\+\_\+\+ADR\+\_\+\+IRQ\+\_\+\+ACK choices. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga10ba0713b34327fb0fdc9d217eb2b111}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga10ba0713b34327fb0fdc9d217eb2b111}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+IRQ\+\_\+\+TS\+\_\+\+FULL}~((uint8\+\_\+t)0x40)  /$\ast$ Touch\+Screen FIFO Full irq$\ast$/
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gad4876254f6d6ee3c43713864de39bf27}\label{group___m_f_x_s_t_m32_l152___exported___constants_gad4876254f6d6ee3c43713864de39bf27}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+IRQ\+\_\+\+TS\+\_\+\+TH}~((uint8\+\_\+t)0x20)  /$\ast$ Touch\+Screen FIFO threshold triggered irq$\ast$/
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga3365e68341c1e50ff1a593d91066d6fa}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga3365e68341c1e50ff1a593d91066d6fa}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+IRQ\+\_\+\+TS\+\_\+\+NE}~((uint8\+\_\+t)0x10)  /$\ast$ Touch\+Screen FIFO Not Empty irq$\ast$/
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gaffb2bc57fe4c3321c95096554484e9cf}\label{group___m_f_x_s_t_m32_l152___exported___constants_gaffb2bc57fe4c3321c95096554484e9cf}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+IRQ\+\_\+\+TS\+\_\+\+DET}~((uint8\+\_\+t)0x08)  /$\ast$ Touch\+Screen Detect irq$\ast$/
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gad31cdcea9ed59cefb71244a37ba16f32}\label{group___m_f_x_s_t_m32_l152___exported___constants_gad31cdcea9ed59cefb71244a37ba16f32}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+IRQ\+\_\+\+ERROR}~((uint8\+\_\+t)0x04)  /$\ast$ Error message from MFXSTM32\+L152 firmware irq $\ast$/
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gadaa44541428c266491766b0b0c49f7f4}\label{group___m_f_x_s_t_m32_l152___exported___constants_gadaa44541428c266491766b0b0c49f7f4}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+IRQ\+\_\+\+IDD}~((uint8\+\_\+t)0x02)  /$\ast$ IDD function irq $\ast$/
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga088f38f02c67141d70b3141310e96a1c}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga088f38f02c67141d70b3141310e96a1c}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+IRQ\+\_\+\+GPIO}~((uint8\+\_\+t)0x01)  /$\ast$ General GPIO irq (only for SRC\+\_\+\+EN and PENDING) $\ast$/
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gaa5f1e1f08d484cd5e1fa5ae7c8e3e14a}\label{group___m_f_x_s_t_m32_l152___exported___constants_gaa5f1e1f08d484cd5e1fa5ae7c8e3e14a}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+IRQ\+\_\+\+ALL}~((uint8\+\_\+t)0x\+FF)  /$\ast$ All global interrupts          $\ast$/
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga8ed2162b4992f2b8d44367338c84dbe9}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga8ed2162b4992f2b8d44367338c84dbe9}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+IRQ\+\_\+\+TS}~(MFXSTM32\+L152\+\_\+\+IRQ\+\_\+\+TS\+\_\+\+DET $\vert$ MFXSTM32\+L152\+\_\+\+IRQ\+\_\+\+TS\+\_\+\+NE $\vert$  MFXSTM32\+L152\+\_\+\+IRQ\+\_\+\+TS\+\_\+\+TH $\vert$ MFXSTM32\+L152\+\_\+\+IRQ\+\_\+\+TS\+\_\+\+FULL $\vert$ \mbox{\hyperlink{group___m_f_x_s_t_m32_l152___exported___constants_ga85fb49fd3275c81574704d29b975239c}{MFXSTM32\+L152\+\_\+\+IRQ\+\_\+\+TS\+\_\+\+OVF}} )
\item 
\#define \mbox{\hyperlink{group___m_f_x_s_t_m32_l152___exported___constants_gac845cd034f6fda67ce7f722be41eed47}{MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+GPIO\+\_\+\+DIR1}}~((uint8\+\_\+t)0x60)  /$\ast$ gpio \mbox{[}0\+:7\mbox{]} $\ast$/
\begin{DoxyCompactList}\small\item\em GPIO\+: 24 programmable input/output called MFXSTM32\+L152\+\_\+\+GPIO\mbox{[}23\+:0\mbox{]} are provided. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gace9ed629ca929b81469715aca0a3a0f0}\label{group___m_f_x_s_t_m32_l152___exported___constants_gace9ed629ca929b81469715aca0a3a0f0}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+GPIO\+\_\+\+DIR2}~((uint8\+\_\+t)0x61)  /$\ast$ gpio \mbox{[}8\+:15\mbox{]} $\ast$/
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga1c1b0e3882e8cf2c24187f5a838cbc24}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga1c1b0e3882e8cf2c24187f5a838cbc24}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+GPIO\+\_\+\+DIR3}~((uint8\+\_\+t)0x62)  /$\ast$ agpio \mbox{[}0\+:7\mbox{]} $\ast$/
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga032bb1b5345ab70ceee565db272b247d}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga032bb1b5345ab70ceee565db272b247d}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+GPIO\+\_\+\+TYPE1}~((uint8\+\_\+t)0x64)  /$\ast$ gpio \mbox{[}0\+:7\mbox{]} $\ast$/
\begin{DoxyCompactList}\small\item\em Reg addr\+: GPIO TYPE (R/W)\+: If GPIO in output\+: (0) output push pull, (1) output open drain. If GPIO in input\+: (0) input without pull resistor, (1) input with pull resistor. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga4a55cf9def2930b0604b1b5b3adb48f4}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga4a55cf9def2930b0604b1b5b3adb48f4}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+GPIO\+\_\+\+TYPE2}~((uint8\+\_\+t)0x65)  /$\ast$ gpio \mbox{[}8\+:15\mbox{]} $\ast$/
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gae362058070208811d6ded1bd127d2d90}\label{group___m_f_x_s_t_m32_l152___exported___constants_gae362058070208811d6ded1bd127d2d90}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+GPIO\+\_\+\+TYPE3}~((uint8\+\_\+t)0x66)  /$\ast$ agpio \mbox{[}0\+:7\mbox{]} $\ast$/
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga3646adcd657b6a681511e28693c65534}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga3646adcd657b6a681511e28693c65534}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+GPIO\+\_\+\+PUPD1}~((uint8\+\_\+t)0x68)  /$\ast$ gpio \mbox{[}0\+:7\mbox{]} $\ast$/
\begin{DoxyCompactList}\small\item\em Reg addr\+: GPIO PULL\+\_\+\+UP\+\_\+\+PULL\+\_\+\+DOWN (R/W)\+: discussion open with Jean Claude. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga6eb6fd341a4d503fb0d2777288a0d702}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga6eb6fd341a4d503fb0d2777288a0d702}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+GPIO\+\_\+\+PUPD2}~((uint8\+\_\+t)0x69)  /$\ast$ gpio \mbox{[}8\+:15\mbox{]} $\ast$/
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gad98f162e4399b502c0bd5d80652fe56b}\label{group___m_f_x_s_t_m32_l152___exported___constants_gad98f162e4399b502c0bd5d80652fe56b}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+GPIO\+\_\+\+PUPD3}~((uint8\+\_\+t)0x6A)  /$\ast$ agpio \mbox{[}0\+:7\mbox{]} $\ast$/
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga0592212385426403828ee509fdcfb2b1}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga0592212385426403828ee509fdcfb2b1}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+GPO\+\_\+\+SET1}~((uint8\+\_\+t)0x6C)  /$\ast$ gpio \mbox{[}0\+:7\mbox{]} $\ast$/
\begin{DoxyCompactList}\small\item\em Reg addr\+: GPIO SET (W)\+: When GPIO is in output mode, write (1) puts the corresponding GPO in High level. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga6b34c2498bd709c7032499f834009cfc}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga6b34c2498bd709c7032499f834009cfc}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+GPO\+\_\+\+SET2}~((uint8\+\_\+t)0x6D)  /$\ast$ gpio \mbox{[}8\+:15\mbox{]} $\ast$/
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga1afa8d7537451471d3163e711a30376c}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga1afa8d7537451471d3163e711a30376c}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+GPO\+\_\+\+SET3}~((uint8\+\_\+t)0x6E)  /$\ast$ agpio \mbox{[}0\+:7\mbox{]} $\ast$/
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga850294d363cc1ebc32eab04e19a3d596}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga850294d363cc1ebc32eab04e19a3d596}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+GPO\+\_\+\+CLR1}~((uint8\+\_\+t)0x70)  /$\ast$ gpio \mbox{[}0\+:7\mbox{]} $\ast$/
\begin{DoxyCompactList}\small\item\em Reg addr\+: GPIO CLEAR (W)\+: When GPIO is in output mode, write (1) puts the corresponding GPO in Low level. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga26e9fd98bdd5e63c74ecd9696b0089a5}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga26e9fd98bdd5e63c74ecd9696b0089a5}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+GPO\+\_\+\+CLR2}~((uint8\+\_\+t)0x71)  /$\ast$ gpio \mbox{[}8\+:15\mbox{]} $\ast$/
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gaac5b6eddeb13c829a412a3fdb32a8279}\label{group___m_f_x_s_t_m32_l152___exported___constants_gaac5b6eddeb13c829a412a3fdb32a8279}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+GPO\+\_\+\+CLR3}~((uint8\+\_\+t)0x72)  /$\ast$ agpio \mbox{[}0\+:7\mbox{]} $\ast$/
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga055a67ccb288b26bf98f6e1c16dee521}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga055a67ccb288b26bf98f6e1c16dee521}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+GPIO\+\_\+\+STATE1}~((uint8\+\_\+t)0x10)  /$\ast$ gpio \mbox{[}0\+:7\mbox{]} $\ast$/
\begin{DoxyCompactList}\small\item\em Reg addr\+: GPIO STATE (R)\+: Give state of the GPIO pin. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gad177738c2b3f04944232d7446f95ec46}\label{group___m_f_x_s_t_m32_l152___exported___constants_gad177738c2b3f04944232d7446f95ec46}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+GPIO\+\_\+\+STATE2}~((uint8\+\_\+t)0x11)  /$\ast$ gpio \mbox{[}8\+:15\mbox{]} $\ast$/
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gacd653046661a8dfd6de16625a6f5b226}\label{group___m_f_x_s_t_m32_l152___exported___constants_gacd653046661a8dfd6de16625a6f5b226}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+GPIO\+\_\+\+STATE3}~((uint8\+\_\+t)0x12)  /$\ast$ agpio \mbox{[}0\+:7\mbox{]} $\ast$/
\item 
\#define \mbox{\hyperlink{group___m_f_x_s_t_m32_l152___exported___constants_ga4dfd93397ab3210157e9fb7a019a2683}{MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IRQ\+\_\+\+GPI\+\_\+\+SRC1}}~((uint8\+\_\+t)0x48)  /$\ast$ gpio \mbox{[}0\+:7\mbox{]} $\ast$/
\begin{DoxyCompactList}\small\item\em GPIO IRQ\+\_\+\+GPIs. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga7b4bfd990889d6dabc54825119609df8}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga7b4bfd990889d6dabc54825119609df8}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IRQ\+\_\+\+GPI\+\_\+\+SRC2}~((uint8\+\_\+t)0x49)  /$\ast$ gpio \mbox{[}8\+:15\mbox{]} $\ast$/
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga23ad8fc3e36f3ffee586ce63cad0d120}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga23ad8fc3e36f3ffee586ce63cad0d120}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IRQ\+\_\+\+GPI\+\_\+\+SRC3}~((uint8\+\_\+t)0x4A)  /$\ast$ agpio \mbox{[}0\+:7\mbox{]} $\ast$/
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga09cdbc8a7f2e051c2bda16df919e3c95}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga09cdbc8a7f2e051c2bda16df919e3c95}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IRQ\+\_\+\+GPI\+\_\+\+EVT1}~((uint8\+\_\+t)0x4C)  /$\ast$ gpio \mbox{[}0\+:7\mbox{]} $\ast$/
\begin{DoxyCompactList}\small\item\em GPIO IRQ\+\_\+\+GPI\+\_\+\+EVT1/2/3 (R/W)\+: Irq generated on level (0) or edge (1). \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga9c17c96d1ca653a545a2441f624cd7c5}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga9c17c96d1ca653a545a2441f624cd7c5}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IRQ\+\_\+\+GPI\+\_\+\+EVT2}~((uint8\+\_\+t)0x4D)  /$\ast$ gpio \mbox{[}8\+:15\mbox{]} $\ast$/
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga0ab9ff12d2e62b802ef1b9d1588cb928}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga0ab9ff12d2e62b802ef1b9d1588cb928}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IRQ\+\_\+\+GPI\+\_\+\+EVT3}~((uint8\+\_\+t)0x4E)  /$\ast$ agpio \mbox{[}0\+:7\mbox{]} $\ast$/
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga33b78377e7db84720d29274f7e30f161}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga33b78377e7db84720d29274f7e30f161}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IRQ\+\_\+\+GPI\+\_\+\+TYPE1}~((uint8\+\_\+t)0x50)  /$\ast$ gpio \mbox{[}0\+:7\mbox{]} $\ast$/
\begin{DoxyCompactList}\small\item\em GPIO IRQ\+\_\+\+GPI\+\_\+\+TYPE1/2/3 (R/W)\+: Irq generated on (0) \+: Low level or Falling edge. (1) \+: High level or Rising edge. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga6284415ed12353eaa5784058371a75dd}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga6284415ed12353eaa5784058371a75dd}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IRQ\+\_\+\+GPI\+\_\+\+TYPE2}~((uint8\+\_\+t)0x51)  /$\ast$ gpio \mbox{[}8\+:15\mbox{]} $\ast$/
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gac05d8d289a9a660fcfe920f1f2cb9205}\label{group___m_f_x_s_t_m32_l152___exported___constants_gac05d8d289a9a660fcfe920f1f2cb9205}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IRQ\+\_\+\+GPI\+\_\+\+TYPE3}~((uint8\+\_\+t)0x52)  /$\ast$ agpio \mbox{[}0\+:7\mbox{]} $\ast$/
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gab67dedbc2b7a1da355f704b11c25ad75}\label{group___m_f_x_s_t_m32_l152___exported___constants_gab67dedbc2b7a1da355f704b11c25ad75}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IRQ\+\_\+\+GPI\+\_\+\+PENDING1}~((uint8\+\_\+t)0x0C)  /$\ast$ gpio \mbox{[}0\+:7\mbox{]} $\ast$/
\begin{DoxyCompactList}\small\item\em GPIO IRQ\+\_\+\+GPI\+\_\+\+PENDING1/2/3 (R)\+: irq occurs. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga056f08d3eefc378d502b1ac3d659b026}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga056f08d3eefc378d502b1ac3d659b026}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IRQ\+\_\+\+GPI\+\_\+\+PENDING2}~((uint8\+\_\+t)0x0D)  /$\ast$ gpio \mbox{[}8\+:15\mbox{]} $\ast$/
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga95fde3c1e7e007acdaa3932872462283}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga95fde3c1e7e007acdaa3932872462283}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IRQ\+\_\+\+GPI\+\_\+\+PENDING3}~((uint8\+\_\+t)0x0E)  /$\ast$ agpio \mbox{[}0\+:7\mbox{]} $\ast$/
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga77ba4e65a8cd17d82bbe9a3d4afd73af}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga77ba4e65a8cd17d82bbe9a3d4afd73af}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IRQ\+\_\+\+GPI\+\_\+\+ACK1}~((uint8\+\_\+t)0x54)  /$\ast$ gpio \mbox{[}0\+:7\mbox{]} $\ast$/
\begin{DoxyCompactList}\small\item\em GPIO IRQ\+\_\+\+GPI\+\_\+\+ACK1/2/3 (W)\+: Write (1) to acknowledge IRQ event. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga320e5ec8b1b23001bf79c597691b99b2}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga320e5ec8b1b23001bf79c597691b99b2}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IRQ\+\_\+\+GPI\+\_\+\+ACK2}~((uint8\+\_\+t)0x55)  /$\ast$ gpio \mbox{[}8\+:15\mbox{]} $\ast$/
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gaebfa36a6c50c1bc746e44338df03e015}\label{group___m_f_x_s_t_m32_l152___exported___constants_gaebfa36a6c50c1bc746e44338df03e015}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IRQ\+\_\+\+GPI\+\_\+\+ACK3}~((uint8\+\_\+t)0x56)  /$\ast$ agpio \mbox{[}0\+:7\mbox{]} $\ast$/
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gad0bdd614f3754fa1b610d0e467027b3f}\label{group___m_f_x_s_t_m32_l152___exported___constants_gad0bdd614f3754fa1b610d0e467027b3f}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+GPIO\+\_\+\+PIN\+\_\+0}~((uint32\+\_\+t)0x0001)
\begin{DoxyCompactList}\small\item\em GPIO\+: IO Pins definition. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga8083874bdad3905ab070c5b3cc7d407c}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga8083874bdad3905ab070c5b3cc7d407c}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+GPIO\+\_\+\+PIN\+\_\+1}~((uint32\+\_\+t)0x0002)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga5ff38e9fd5164ab8859ee745666a4eb9}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga5ff38e9fd5164ab8859ee745666a4eb9}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+GPIO\+\_\+\+PIN\+\_\+2}~((uint32\+\_\+t)0x0004)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gad65c81d08233d2133dfe800d26d67641}\label{group___m_f_x_s_t_m32_l152___exported___constants_gad65c81d08233d2133dfe800d26d67641}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+GPIO\+\_\+\+PIN\+\_\+3}~((uint32\+\_\+t)0x0008)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga07c71e43d141e82371abb9f7b0bb65b4}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga07c71e43d141e82371abb9f7b0bb65b4}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+GPIO\+\_\+\+PIN\+\_\+4}~((uint32\+\_\+t)0x0010)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gacd7543631972eabb670111d3fc09cb00}\label{group___m_f_x_s_t_m32_l152___exported___constants_gacd7543631972eabb670111d3fc09cb00}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+GPIO\+\_\+\+PIN\+\_\+5}~((uint32\+\_\+t)0x0020)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga7d385f561ac6a0e6bcbbc40542a9e183}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga7d385f561ac6a0e6bcbbc40542a9e183}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+GPIO\+\_\+\+PIN\+\_\+6}~((uint32\+\_\+t)0x0040)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gabdde4f18157fe7fc11a7c888c1c4797e}\label{group___m_f_x_s_t_m32_l152___exported___constants_gabdde4f18157fe7fc11a7c888c1c4797e}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+GPIO\+\_\+\+PIN\+\_\+7}~((uint32\+\_\+t)0x0080)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga2004d0f74e57f8140725e8cb2d883db2}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga2004d0f74e57f8140725e8cb2d883db2}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+GPIO\+\_\+\+PIN\+\_\+8}~((uint32\+\_\+t)0x0100)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga0337748b8abc95d1710b55c256fabc66}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga0337748b8abc95d1710b55c256fabc66}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+GPIO\+\_\+\+PIN\+\_\+9}~((uint32\+\_\+t)0x0200)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga9891355e1e81212948c5b73653272578}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga9891355e1e81212948c5b73653272578}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+GPIO\+\_\+\+PIN\+\_\+10}~((uint32\+\_\+t)0x0400)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga5ecca640a4247b4f9091b28698bbc0ae}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga5ecca640a4247b4f9091b28698bbc0ae}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+GPIO\+\_\+\+PIN\+\_\+11}~((uint32\+\_\+t)0x0800)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gaaf14075ea5731dc7e0c828f1f61fb3b4}\label{group___m_f_x_s_t_m32_l152___exported___constants_gaaf14075ea5731dc7e0c828f1f61fb3b4}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+GPIO\+\_\+\+PIN\+\_\+12}~((uint32\+\_\+t)0x1000)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga63ba3c8a62efb950f8aef86e12fa51fa}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga63ba3c8a62efb950f8aef86e12fa51fa}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+GPIO\+\_\+\+PIN\+\_\+13}~((uint32\+\_\+t)0x2000)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gaf063a88b0e227efa77f1d32d8a343f75}\label{group___m_f_x_s_t_m32_l152___exported___constants_gaf063a88b0e227efa77f1d32d8a343f75}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+GPIO\+\_\+\+PIN\+\_\+14}~((uint32\+\_\+t)0x4000)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gab2c5eb87cf9f48cf154d8501fbdc90e4}\label{group___m_f_x_s_t_m32_l152___exported___constants_gab2c5eb87cf9f48cf154d8501fbdc90e4}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+GPIO\+\_\+\+PIN\+\_\+15}~((uint32\+\_\+t)0x8000)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gaa8d57a7b013020152bebe6bf5cc9e6db}\label{group___m_f_x_s_t_m32_l152___exported___constants_gaa8d57a7b013020152bebe6bf5cc9e6db}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+GPIO\+\_\+\+PIN\+\_\+16}~((uint32\+\_\+t)0x010000)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga71feb3e7de3ec3f92b23bd5d9c94ff04}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga71feb3e7de3ec3f92b23bd5d9c94ff04}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+GPIO\+\_\+\+PIN\+\_\+17}~((uint32\+\_\+t)0x020000)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga8ac033b73c523d3439e8b2cf465537fc}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga8ac033b73c523d3439e8b2cf465537fc}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+GPIO\+\_\+\+PIN\+\_\+18}~((uint32\+\_\+t)0x040000)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gafe223e818beadabda390a6b25fc7b9a3}\label{group___m_f_x_s_t_m32_l152___exported___constants_gafe223e818beadabda390a6b25fc7b9a3}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+GPIO\+\_\+\+PIN\+\_\+19}~((uint32\+\_\+t)0x080000)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gaad203ef4487264a649d50dde9d6c12bd}\label{group___m_f_x_s_t_m32_l152___exported___constants_gaad203ef4487264a649d50dde9d6c12bd}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+GPIO\+\_\+\+PIN\+\_\+20}~((uint32\+\_\+t)0x100000)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gaadc27fea7ee5324a767bd8597a6bf805}\label{group___m_f_x_s_t_m32_l152___exported___constants_gaadc27fea7ee5324a767bd8597a6bf805}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+GPIO\+\_\+\+PIN\+\_\+21}~((uint32\+\_\+t)0x200000)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga03df6e504f806c04de553459283f339d}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga03df6e504f806c04de553459283f339d}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+GPIO\+\_\+\+PIN\+\_\+22}~((uint32\+\_\+t)0x400000)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gaa780e6476b21080d443a3ec95522f8b8}\label{group___m_f_x_s_t_m32_l152___exported___constants_gaa780e6476b21080d443a3ec95522f8b8}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+GPIO\+\_\+\+PIN\+\_\+23}~((uint32\+\_\+t)0x800000)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gad9f8abf7c9eece77c298d074ffe29e9c}\label{group___m_f_x_s_t_m32_l152___exported___constants_gad9f8abf7c9eece77c298d074ffe29e9c}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+AGPIO\+\_\+\+PIN\+\_\+0}~MFXSTM32\+L152\+\_\+\+GPIO\+\_\+\+PIN\+\_\+16
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga849267780f7d1d9bc5e776205842eef0}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga849267780f7d1d9bc5e776205842eef0}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+AGPIO\+\_\+\+PIN\+\_\+1}~MFXSTM32\+L152\+\_\+\+GPIO\+\_\+\+PIN\+\_\+17
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga4f8c21d61ea4384194997d0b2c9ddc1b}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga4f8c21d61ea4384194997d0b2c9ddc1b}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+AGPIO\+\_\+\+PIN\+\_\+2}~MFXSTM32\+L152\+\_\+\+GPIO\+\_\+\+PIN\+\_\+18
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga46479877d7789580781d2cdbe5259566}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga46479877d7789580781d2cdbe5259566}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+AGPIO\+\_\+\+PIN\+\_\+3}~MFXSTM32\+L152\+\_\+\+GPIO\+\_\+\+PIN\+\_\+19
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga7804080f3da6db7d4023ba66e772f985}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga7804080f3da6db7d4023ba66e772f985}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+AGPIO\+\_\+\+PIN\+\_\+4}~MFXSTM32\+L152\+\_\+\+GPIO\+\_\+\+PIN\+\_\+20
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gaaff177ac275e2bf8829d50806fe93645}\label{group___m_f_x_s_t_m32_l152___exported___constants_gaaff177ac275e2bf8829d50806fe93645}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+AGPIO\+\_\+\+PIN\+\_\+5}~MFXSTM32\+L152\+\_\+\+GPIO\+\_\+\+PIN\+\_\+21
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga3fa15888d89fbfc78dcf823fb1ccd178}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga3fa15888d89fbfc78dcf823fb1ccd178}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+AGPIO\+\_\+\+PIN\+\_\+6}~MFXSTM32\+L152\+\_\+\+GPIO\+\_\+\+PIN\+\_\+22
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga54b27afcd1e03616681dbbe8c0a2aa8f}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga54b27afcd1e03616681dbbe8c0a2aa8f}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+AGPIO\+\_\+\+PIN\+\_\+7}~MFXSTM32\+L152\+\_\+\+GPIO\+\_\+\+PIN\+\_\+23
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga0beaf199d71dd49fcc7a5ef9a2ae8e13}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga0beaf199d71dd49fcc7a5ef9a2ae8e13}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+GPIO\+\_\+\+PINS\+\_\+\+ALL}~((uint32\+\_\+t)0x\+FFFFFF)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gaf095e441f20ae967d6e74897948bb8a5}\label{group___m_f_x_s_t_m32_l152___exported___constants_gaf095e441f20ae967d6e74897948bb8a5}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+GPIO\+\_\+\+DIR\+\_\+\+IN}~((uint8\+\_\+t)0x0)
\begin{DoxyCompactList}\small\item\em GPIO\+: constant. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gafdc45af248e9a6bf65e9c08506a9acb3}\label{group___m_f_x_s_t_m32_l152___exported___constants_gafdc45af248e9a6bf65e9c08506a9acb3}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+GPIO\+\_\+\+DIR\+\_\+\+OUT}~((uint8\+\_\+t)0x1)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga7058e0cf7f1867f18a6d6fc33025b7b7}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga7058e0cf7f1867f18a6d6fc33025b7b7}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+IRQ\+\_\+\+GPI\+\_\+\+EVT\+\_\+\+LEVEL}~((uint8\+\_\+t)0x0)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga9ff9066e335b8798efe8c79e5e87e862}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga9ff9066e335b8798efe8c79e5e87e862}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+IRQ\+\_\+\+GPI\+\_\+\+EVT\+\_\+\+EDGE}~((uint8\+\_\+t)0x1)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga04f3e4324ab92cd7ec6654e0edec4d21}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga04f3e4324ab92cd7ec6654e0edec4d21}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+IRQ\+\_\+\+GPI\+\_\+\+TYPE\+\_\+\+LLFE}~((uint8\+\_\+t)0x0)  /$\ast$ Low Level Falling Edge $\ast$/
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gaeea589a51c6aae8bfd21887f31e45fe5}\label{group___m_f_x_s_t_m32_l152___exported___constants_gaeea589a51c6aae8bfd21887f31e45fe5}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+IRQ\+\_\+\+GPI\+\_\+\+TYPE\+\_\+\+HLRE}~((uint8\+\_\+t)0x1)  /$\ast$High Level Raising Edge $\ast$/
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga7705e867f26398af24895fad79cea1ae}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga7705e867f26398af24895fad79cea1ae}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+GPI\+\_\+\+WITHOUT\+\_\+\+PULL\+\_\+\+RESISTOR}~((uint8\+\_\+t)0x0)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga0f9c837262b978b1913fd352903ddd0c}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga0f9c837262b978b1913fd352903ddd0c}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+GPI\+\_\+\+WITH\+\_\+\+PULL\+\_\+\+RESISTOR}~((uint8\+\_\+t)0x1)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga8055d1aeb36ce5080bef637df8dbe13f}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga8055d1aeb36ce5080bef637df8dbe13f}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+GPO\+\_\+\+PUSH\+\_\+\+PULL}~((uint8\+\_\+t)0x0)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga989308546325a3266a81ad1071f864cd}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga989308546325a3266a81ad1071f864cd}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+GPO\+\_\+\+OPEN\+\_\+\+DRAIN}~((uint8\+\_\+t)0x1)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga69e834b3e14f728a2e53fa8a98fa27b8}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga69e834b3e14f728a2e53fa8a98fa27b8}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+GPIO\+\_\+\+PULL\+\_\+\+DOWN}~((uint8\+\_\+t)0x0)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga9519b1de0ab346bd3a7c40436a7238b9}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga9519b1de0ab346bd3a7c40436a7238b9}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+GPIO\+\_\+\+PULL\+\_\+\+UP}~((uint8\+\_\+t)0x1)
\item 
\#define \mbox{\hyperlink{group___m_f_x_s_t_m32_l152___exported___constants_gaec79021c6d0fd9343db622bd85d7dd92}{MFXSTM32\+L152\+\_\+\+TS\+\_\+\+SETTLING}}~((uint8\+\_\+t)0x\+A0)
\begin{DoxyCompactList}\small\item\em TOUCH SCREEN Registers. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gabee73ff530b698b133906babb2b5989a}\label{group___m_f_x_s_t_m32_l152___exported___constants_gabee73ff530b698b133906babb2b5989a}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+TS\+\_\+\+TOUCH\+\_\+\+DET\+\_\+\+DELAY}~((uint8\+\_\+t)0x\+A1)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gafc58717fb95bb9f33c5216aeddd8656d}\label{group___m_f_x_s_t_m32_l152___exported___constants_gafc58717fb95bb9f33c5216aeddd8656d}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+TS\+\_\+\+AVE}~((uint8\+\_\+t)0x\+A2)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga4af406fa16cdbf6113ef7d37bf35b2c3}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga4af406fa16cdbf6113ef7d37bf35b2c3}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+TS\+\_\+\+TRACK}~((uint8\+\_\+t)0x\+A3)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga1bcd1c8922c91954e85c7228ca0cb150}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga1bcd1c8922c91954e85c7228ca0cb150}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+TS\+\_\+\+FIFO\+\_\+\+TH}~((uint8\+\_\+t)0x\+A4)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga3b6df30de8310655af5bc4834c91d0ee}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga3b6df30de8310655af5bc4834c91d0ee}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+TS\+\_\+\+FIFO\+\_\+\+STA}~((uint8\+\_\+t)0x20)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gae4517bef1b8a442bc9aecb147b808a6e}\label{group___m_f_x_s_t_m32_l152___exported___constants_gae4517bef1b8a442bc9aecb147b808a6e}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+TS\+\_\+\+FIFO\+\_\+\+LEVEL}~((uint8\+\_\+t)0x21)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gaad1f91f5b1c3f90973cd13a03867d9a3}\label{group___m_f_x_s_t_m32_l152___exported___constants_gaad1f91f5b1c3f90973cd13a03867d9a3}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+TS\+\_\+\+XY\+\_\+\+DATA}~((uint8\+\_\+t)0x24)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gae82781ebfb94db530be91f19a3a7719d}\label{group___m_f_x_s_t_m32_l152___exported___constants_gae82781ebfb94db530be91f19a3a7719d}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+TS\+\_\+\+CTRL\+\_\+\+STATUS}~((uint8\+\_\+t)0x08)
\begin{DoxyCompactList}\small\item\em TS registers masks. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga5d551b86b5c596f4790bc85da74cdf1a}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga5d551b86b5c596f4790bc85da74cdf1a}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+TS\+\_\+\+CLEAR\+\_\+\+FIFO}~((uint8\+\_\+t)0x80)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga74c7df5b9cf98dd1517dcf9fd723e67a}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga74c7df5b9cf98dd1517dcf9fd723e67a}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IDD\+\_\+\+CTRL}~((uint8\+\_\+t)0x80)
\begin{DoxyCompactList}\small\item\em Register address\+: Idd control register (R/W) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gaed11e691d1a64185bc1cb6e917dd18bb}\label{group___m_f_x_s_t_m32_l152___exported___constants_gaed11e691d1a64185bc1cb6e917dd18bb}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IDD\+\_\+\+PRE\+\_\+\+DELAY}~((uint8\+\_\+t)0x81)
\begin{DoxyCompactList}\small\item\em Register address\+: Idd pre delay register (R/W) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga90c2bb46980d53e389eebb0f09893e3b}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga90c2bb46980d53e389eebb0f09893e3b}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IDD\+\_\+\+SHUNT0\+\_\+\+MSB}~((uint8\+\_\+t)0x82)
\begin{DoxyCompactList}\small\item\em Register address\+: Idd Shunt registers (R/W) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gab1114b336bc9d41b5d01e65a5e209143}\label{group___m_f_x_s_t_m32_l152___exported___constants_gab1114b336bc9d41b5d01e65a5e209143}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IDD\+\_\+\+SHUNT0\+\_\+\+LSB}~((uint8\+\_\+t)0x83)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga304f866f3e8398c71664ca351f9d6d13}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga304f866f3e8398c71664ca351f9d6d13}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IDD\+\_\+\+SHUNT1\+\_\+\+MSB}~((uint8\+\_\+t)0x84)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gae1ef51d5a810459e077472cccfd33615}\label{group___m_f_x_s_t_m32_l152___exported___constants_gae1ef51d5a810459e077472cccfd33615}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IDD\+\_\+\+SHUNT1\+\_\+\+LSB}~((uint8\+\_\+t)0x85)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga96ec8828c38a4e2302cc84fd7b95b564}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga96ec8828c38a4e2302cc84fd7b95b564}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IDD\+\_\+\+SHUNT2\+\_\+\+MSB}~((uint8\+\_\+t)0x86)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga5f50b18c7afe07f996b9259967d56e65}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga5f50b18c7afe07f996b9259967d56e65}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IDD\+\_\+\+SHUNT2\+\_\+\+LSB}~((uint8\+\_\+t)0x87)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga08c3bd4aec7a145df2acf168bb76d431}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga08c3bd4aec7a145df2acf168bb76d431}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IDD\+\_\+\+SHUNT3\+\_\+\+MSB}~((uint8\+\_\+t)0x88)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga2db0b428e91cf6e1f84a6ead3c252dcf}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga2db0b428e91cf6e1f84a6ead3c252dcf}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IDD\+\_\+\+SHUNT3\+\_\+\+LSB}~((uint8\+\_\+t)0x89)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gaa260acca7b74f1ef1fb3cfae9a8cdff0}\label{group___m_f_x_s_t_m32_l152___exported___constants_gaa260acca7b74f1ef1fb3cfae9a8cdff0}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IDD\+\_\+\+SHUNT4\+\_\+\+MSB}~((uint8\+\_\+t)0x8A)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gaee3889436703748379a81b629ebb5367}\label{group___m_f_x_s_t_m32_l152___exported___constants_gaee3889436703748379a81b629ebb5367}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IDD\+\_\+\+SHUNT4\+\_\+\+LSB}~((uint8\+\_\+t)0x8B)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gac2aaf0982320ee76f969e45cea68daf7}\label{group___m_f_x_s_t_m32_l152___exported___constants_gac2aaf0982320ee76f969e45cea68daf7}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IDD\+\_\+\+GAIN\+\_\+\+MSB}~((uint8\+\_\+t)0x8C)
\begin{DoxyCompactList}\small\item\em Register address\+: Idd ampli gain register (R/W) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga7df35edfea6b3c84ee7700c7a671689e}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga7df35edfea6b3c84ee7700c7a671689e}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IDD\+\_\+\+GAIN\+\_\+\+LSB}~((uint8\+\_\+t)0x8D)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gab611e4640a40e98896b951593061b2ff}\label{group___m_f_x_s_t_m32_l152___exported___constants_gab611e4640a40e98896b951593061b2ff}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IDD\+\_\+\+VDD\+\_\+\+MIN\+\_\+\+MSB}~((uint8\+\_\+t)0x8E)
\begin{DoxyCompactList}\small\item\em Register address\+: Idd VDD min register (R/W) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gae3d9a1b0b05e2a18b51e2b8400e63332}\label{group___m_f_x_s_t_m32_l152___exported___constants_gae3d9a1b0b05e2a18b51e2b8400e63332}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IDD\+\_\+\+VDD\+\_\+\+MIN\+\_\+\+LSB}~((uint8\+\_\+t)0x8F)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gaf3c0374a9756a1b8b5928596fcc4f249}\label{group___m_f_x_s_t_m32_l152___exported___constants_gaf3c0374a9756a1b8b5928596fcc4f249}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IDD\+\_\+\+VALUE\+\_\+\+MSB}~((uint8\+\_\+t)0x14)
\begin{DoxyCompactList}\small\item\em Register address\+: Idd value register (R) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga59b1738413603c13f88ca32033e3d0cf}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga59b1738413603c13f88ca32033e3d0cf}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IDD\+\_\+\+VALUE\+\_\+\+MID}~((uint8\+\_\+t)0x15)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga95a47b416fce2f46131c710105e20939}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga95a47b416fce2f46131c710105e20939}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IDD\+\_\+\+VALUE\+\_\+\+LSB}~((uint8\+\_\+t)0x16)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga2408823f07e396ad04e589ad34f68112}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga2408823f07e396ad04e589ad34f68112}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IDD\+\_\+\+CAL\+\_\+\+OFFSET\+\_\+\+MSB}~((uint8\+\_\+t)0x18)
\begin{DoxyCompactList}\small\item\em Register address\+: Idd calibration offset register (R) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga4a34e2061e92e4cfe01e09919b9cea7d}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga4a34e2061e92e4cfe01e09919b9cea7d}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IDD\+\_\+\+CAL\+\_\+\+OFFSET\+\_\+\+LSB}~((uint8\+\_\+t)0x19)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga83a102f045dbb8a8dbe6a1d36469d2aa}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga83a102f045dbb8a8dbe6a1d36469d2aa}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IDD\+\_\+\+SHUNT\+\_\+\+USED}~((uint8\+\_\+t)0x1A)
\begin{DoxyCompactList}\small\item\em Register address\+: Idd shunt used offset register (R) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga8a47f743731219c46774dfa2ecd388d7}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga8a47f743731219c46774dfa2ecd388d7}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IDD\+\_\+\+SH0\+\_\+\+STABILIZATION}~((uint8\+\_\+t)0x90)
\begin{DoxyCompactList}\small\item\em Register address\+: shunt stabilisation delay registers (R/W) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga22ab05cc0299499b86caca08a10e2a03}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga22ab05cc0299499b86caca08a10e2a03}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IDD\+\_\+\+SH1\+\_\+\+STABILIZATION}~((uint8\+\_\+t)0x91)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga8e85bc5ed80f441ac6a3d9e8001473fd}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga8e85bc5ed80f441ac6a3d9e8001473fd}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IDD\+\_\+\+SH2\+\_\+\+STABILIZATION}~((uint8\+\_\+t)0x92)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gac758fce6afad8e8043a70bc489dbb75e}\label{group___m_f_x_s_t_m32_l152___exported___constants_gac758fce6afad8e8043a70bc489dbb75e}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IDD\+\_\+\+SH3\+\_\+\+STABILIZATION}~((uint8\+\_\+t)0x93)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gadf41fb77022ca857361c6d17fe6c6361}\label{group___m_f_x_s_t_m32_l152___exported___constants_gadf41fb77022ca857361c6d17fe6c6361}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IDD\+\_\+\+SH4\+\_\+\+STABILIZATION}~((uint8\+\_\+t)0x94)
\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga0cf95eec8bbbf91701df5cc996888622}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga0cf95eec8bbbf91701df5cc996888622}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IDD\+\_\+\+NBR\+\_\+\+OF\+\_\+\+MEAS}~((uint8\+\_\+t)0x96)
\begin{DoxyCompactList}\small\item\em Register address\+: Idd number of measurements register (R/W) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga67724ca084f2b10c5829ca667c5a5b8a}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga67724ca084f2b10c5829ca667c5a5b8a}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IDD\+\_\+\+MEAS\+\_\+\+DELTA\+\_\+\+DELAY}~((uint8\+\_\+t)0x97)
\begin{DoxyCompactList}\small\item\em Register address\+: Idd delta delay between 2 measurements register (R/W) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga99c47d47beba7633996910265220b37d}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga99c47d47beba7633996910265220b37d}} 
\#define {\bfseries MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IDD\+\_\+\+SHUNTS\+\_\+\+ON\+\_\+\+BOARD}~((uint8\+\_\+t)0x98)
\begin{DoxyCompactList}\small\item\em Register address\+: Idd number of shunt on board register (R/W) \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gac845cd034f6fda67ce7f722be41eed47}\label{group___m_f_x_s_t_m32_l152___exported___constants_gac845cd034f6fda67ce7f722be41eed47}} 
\index{MFXSTM32L152\_Exported\_Constants@{MFXSTM32L152\_Exported\_Constants}!MFXSTM32L152\_REG\_ADR\_GPIO\_DIR1@{MFXSTM32L152\_REG\_ADR\_GPIO\_DIR1}}
\index{MFXSTM32L152\_REG\_ADR\_GPIO\_DIR1@{MFXSTM32L152\_REG\_ADR\_GPIO\_DIR1}!MFXSTM32L152\_Exported\_Constants@{MFXSTM32L152\_Exported\_Constants}}
\doxysubsubsection{\texorpdfstring{MFXSTM32L152\_REG\_ADR\_GPIO\_DIR1}{MFXSTM32L152\_REG\_ADR\_GPIO\_DIR1}}
{\footnotesize\ttfamily \#define MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+GPIO\+\_\+\+DIR1~((uint8\+\_\+t)0x60)  /$\ast$ gpio \mbox{[}0\+:7\mbox{]} $\ast$/}



GPIO\+: 24 programmable input/output called MFXSTM32\+L152\+\_\+\+GPIO\mbox{[}23\+:0\mbox{]} are provided. 

Reg addr\+: GPIO DIRECTION (R/W)\+: GPIO pins direction\+: (0) input, (1) output. \mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga4a737520601cd9769114f6be710c9d90}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga4a737520601cd9769114f6be710c9d90}} 
\index{MFXSTM32L152\_Exported\_Constants@{MFXSTM32L152\_Exported\_Constants}!MFXSTM32L152\_REG\_ADR\_ID@{MFXSTM32L152\_REG\_ADR\_ID}}
\index{MFXSTM32L152\_REG\_ADR\_ID@{MFXSTM32L152\_REG\_ADR\_ID}!MFXSTM32L152\_Exported\_Constants@{MFXSTM32L152\_Exported\_Constants}}
\doxysubsubsection{\texorpdfstring{MFXSTM32L152\_REG\_ADR\_ID}{MFXSTM32L152\_REG\_ADR\_ID}}
{\footnotesize\ttfamily \#define MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+ID~((uint8\+\_\+t)0x00)}



MFX COMMON defines. 

Register address\+: chip IDs (R) \mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_ga4dfd93397ab3210157e9fb7a019a2683}\label{group___m_f_x_s_t_m32_l152___exported___constants_ga4dfd93397ab3210157e9fb7a019a2683}} 
\index{MFXSTM32L152\_Exported\_Constants@{MFXSTM32L152\_Exported\_Constants}!MFXSTM32L152\_REG\_ADR\_IRQ\_GPI\_SRC1@{MFXSTM32L152\_REG\_ADR\_IRQ\_GPI\_SRC1}}
\index{MFXSTM32L152\_REG\_ADR\_IRQ\_GPI\_SRC1@{MFXSTM32L152\_REG\_ADR\_IRQ\_GPI\_SRC1}!MFXSTM32L152\_Exported\_Constants@{MFXSTM32L152\_Exported\_Constants}}
\doxysubsubsection{\texorpdfstring{MFXSTM32L152\_REG\_ADR\_IRQ\_GPI\_SRC1}{MFXSTM32L152\_REG\_ADR\_IRQ\_GPI\_SRC1}}
{\footnotesize\ttfamily \#define MFXSTM32\+L152\+\_\+\+REG\+\_\+\+ADR\+\_\+\+IRQ\+\_\+\+GPI\+\_\+\+SRC1~((uint8\+\_\+t)0x48)  /$\ast$ gpio \mbox{[}0\+:7\mbox{]} $\ast$/}



GPIO IRQ\+\_\+\+GPIs. 

GPIO IRQ\+\_\+\+GPI\+\_\+\+SRC1/2/3 (R/W)\+: registers enable or not the feature to generate irq \mbox{\Hypertarget{group___m_f_x_s_t_m32_l152___exported___constants_gaec79021c6d0fd9343db622bd85d7dd92}\label{group___m_f_x_s_t_m32_l152___exported___constants_gaec79021c6d0fd9343db622bd85d7dd92}} 
\index{MFXSTM32L152\_Exported\_Constants@{MFXSTM32L152\_Exported\_Constants}!MFXSTM32L152\_TS\_SETTLING@{MFXSTM32L152\_TS\_SETTLING}}
\index{MFXSTM32L152\_TS\_SETTLING@{MFXSTM32L152\_TS\_SETTLING}!MFXSTM32L152\_Exported\_Constants@{MFXSTM32L152\_Exported\_Constants}}
\doxysubsubsection{\texorpdfstring{MFXSTM32L152\_TS\_SETTLING}{MFXSTM32L152\_TS\_SETTLING}}
{\footnotesize\ttfamily \#define MFXSTM32\+L152\+\_\+\+TS\+\_\+\+SETTLING~((uint8\+\_\+t)0x\+A0)}



TOUCH SCREEN Registers. 

Touch Screen Registers 