$date
	Sat Oct 22 18:52:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#231570
b1111 &
b1111 %
1$
b1111 !
1"
#231571
0"
#231574
b101110 &
b101110 %
#231578
b10111 &
b10111 %
#231582
b1000110 &
b1000110 %
#231586
b100011 &
b100011 %
#231590
b1101010 &
b1101010 %
#231594
b110101 &
b110101 %
#231598
b10100000 &
b10100000 %
#231602
b1010000 &
b1010000 %
#231606
b101000 &
b101000 %
#231610
b10100 &
b10100 %
#231614
b1010 &
b1010 %
#231618
b101 &
b101 %
#231622
b10000 &
b10000 %
#231626
b1000 &
b1000 %
#231630
b100 &
b100 %
#231634
b10 &
b10 %
#231638
b1 &
1#
b1 %
#231642
b0 &
b0 %
0#
0$
#1204886
b1 &
b1 %
1$
b1 !
1"
#1204887
0"
#1204890
1#
#1204894
b0 &
0#
b0 %
0$
#2267136
b1110 !
1"
#2267138
b1110 &
b1110 %
1$
#2267139
0"
#2267142
b111 &
b111 %
#2267146
b10110 &
b10110 %
#2267150
b1011 &
b1011 %
#2267154
b100010 &
b100010 %
#2267158
b10001 &
b10001 %
#2267162
b110100 &
b110100 %
#2267166
b11010 &
b11010 %
#2267170
b1101 &
b1101 %
#2267174
b101000 &
b101000 %
#2267178
b10100 &
b10100 %
#2267182
b1010 &
b1010 %
#2267186
b101 &
b101 %
#2267190
b10000 &
b10000 %
#2267194
b1000 &
b1000 %
#2267198
b100 &
b100 %
#2267202
b10 &
b10 %
#2267206
b1 &
1#
b1 %
#2267210
b0 &
b0 %
0#
0$
#4500012
