
<!-- saved from url=(0055)https://pdos.csail.mit.edu/6.828/2018/lec/l-josmem.html -->
<html><head><meta http-equiv="Content-Type" content="text/html; charset=windows-1252"><title>Lecture 5</title>
</head>
<body style="position: static;">


<h2>How we will use paging (and segments) in JOS:</h2>
<ul>
<li>use segments only to switch privilege level into/out of kernel
</li><li>use paging to structure process address space
</li><li>use paging to limit process memory access to its own address space
</li><li>below is the JOS virtual memory map
</li><li>why map both kernel and current process? why not 4GB for each?
    how does this compare with xv6?
</li><li>why is the kernel at the top?
</li><li>why map all of phys mem at the top? i.e. why multiple mappings?
</li><li>(will discuss UVPT in a moment...)
</li><li>how do we switch mappings for a different process?
</li></ul>

<pre>    4 Gig --------&gt;  +------------------------------+
                     |                              | RW/--
                     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                     :              .               :
                     :              .               :
                     :              .               :
                     |~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~| RW/--
                     |                              | RW/--
                     |   Remapped Physical Memory   | RW/--
                     |                              | RW/--
    KERNBASE, ----&gt;  +------------------------------+ 0xf0000000      --+
    KSTACKTOP        |     CPU0's Kernel Stack      | RW/--  KSTKSIZE   |
                     | - - - - - - - - - - - - - - -|                   |
                     |      Invalid Memory (*)      | --/--  KSTKGAP    |
                     +------------------------------+                   |
                     |     CPU1's Kernel Stack      | RW/--  KSTKSIZE   |
                     | - - - - - - - - - - - - - - -|                 PTSIZE
                     |      Invalid Memory (*)      | --/--  KSTKGAP    |
                     +------------------------------+                   |
                     :              .               :                   |
                     :              .               :                   |
    MMIOLIM ------&gt;  +------------------------------+ 0xefc00000      --+
                     |       Memory-mapped I/O      | RW/--  PTSIZE
 ULIM, MMIOBASE --&gt;  +------------------------------+ 0xef800000
                     |  Cur. Page Table (User R-)   | R-/R-  PTSIZE
    UVPT      ----&gt;  +------------------------------+ 0xef400000
                     |          RO PAGES            | R-/R-  PTSIZE
    UPAGES    ----&gt;  +------------------------------+ 0xef000000
                     |           RO ENVS            | R-/R-  PTSIZE
 UTOP,UENVS ------&gt;  +------------------------------+ 0xeec00000
 UXSTACKTOP -/       |     User Exception Stack     | RW/RW  PGSIZE
                     +------------------------------+ 0xeebff000
                     |       Empty Memory (*)       | --/--  PGSIZE
    USTACKTOP  ---&gt;  +------------------------------+ 0xeebfe000
                     |      Normal User Stack       | RW/RW  PGSIZE
                     +------------------------------+ 0xeebfd000
                     |                              |
                     |                              |
                     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                     .                              .
                     .                              .
                     .                              .
                     |~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~|
                     |     Program Data &amp; Heap      |
    UTEXT --------&gt;  +------------------------------+ 0x00800000
    PFTEMP -------&gt;  |       Empty Memory (*)       |        PTSIZE
                     |                              |
    UTEMP --------&gt;  +------------------------------+ 0x00400000      --+
                     |       Empty Memory (*)       |                   |
                     | - - - - - - - - - - - - - - -|                   |
                     |  User STAB Data (optional)   |                 PTSIZE
    USTABDATA ----&gt;  +------------------------------+ 0x00200000        |
                     |       Empty Memory (*)       |                   |
    0 ------------&gt;  +------------------------------+                 --+

</pre>


<h3>The UVPT</h3>

We had a nice conceptual model of the page table as a 2^20-entry array that
we could index with a physical page number.  The x86 2-level paging scheme
broke that, by fragmenting the giant page table into many page tables and
one page directory.  We'd like to get the giant conceptual page-table back
in some way -- processes in JOS are going to look at it to figure out
what's going on in their address space.  But how?

<p>Luckily, the paging hardware is great for precisely this -- putting
together a set of fragmented pages into a contiguous address space.
And it turns out we already have a table with pointers to all of our
fragmented page tables: it's the page directory!

</p><p>So, we can use the page <i>directory</i> as a page <i>table</i>
to map our conceptual giant 2^22-byte page table (represented by 1024
pages) at some contiguous 2^22-byte range in the virtual address space.
And we can ensure user processes can't modify their page tables by
marking the PDE entry as read-only.

</p><p>Puzzle: do we need to create a separate UVPD mapping too?

</p><hr>

A more detailed way of understanding this configuration:

<p>Remember how the X86 translates virtual addresses into physical ones:

</p><p><img src="./Lecture 5_files/pagetables.png">

</p><p>CR3 points at the page directory.  The PDX part of the address
indexes into the page directory to give you a page table.  The
PTX part indexes into the page table to give you a page, and then
you add the low bits in.

</p><p>But the processor has no concept of page directories, page tables,
and pages being anything other than plain memory.  So there's nothing
that says a particular page in memory can't serve as two or three of
these at once.  The processor just follows pointers:

pd = lcr3();
pt = *(pd+4*PDX);
page = *(pt+4*PTX);

</p><p>Diagramatically, it starts at CR3, follows three arrows, and then stops.

</p><p>If we put a pointer into the page directory that points back to itself at
index V, as in

</p><p><img src="./Lecture 5_files/vpt.png">

</p><p>then when we try to translate a virtual address with PDX and PTX
equal to V, following three arrows leaves us at the page directory.
So that virtual page translates to the page holding the page directory.
In Jos, V is 0x3BD, so the virtual address of the UVPD is
(0x3BD&lt;&lt;22)|(0x3BD&lt;&lt;12).

</p><p>Now, if we try to translate a virtual address with PDX = V but an
arbitrary PTX != V, then following three arrows from CR3 ends
one level up from usual (instead of two as in the last case),
which is to say in the page tables.  So the set of virtual pages
with PDX=V form a 4MB region whose page contents, as far
as the processor is concerned, are the page tables themselves.
In Jos, V is 0x3BD so the virtual address of the UVPT is (0x3BD&lt;&lt;22).

</p><p>So because of the "no-op" arrow we've cleverly inserted into
the page directory, we've mapped the pages being used as
the page directory and page table (which are normally virtually
invisible) into the virtual address space.

 

</p><audio controls="controls" style="display: none;"></audio></body><style type="text/css">#yddContainer{display:block;font-family:Microsoft YaHei;position:relative;width:100%;height:100%;top:-4px;left:-4px;font-size:12px;border:1px solid}#yddTop{display:block;height:22px}#yddTopBorderlr{display:block;position:static;height:17px;padding:2px 28px;line-height:17px;font-size:12px;color:#5079bb;font-weight:bold;border-style:none solid;border-width:1px}#yddTopBorderlr .ydd-sp{position:absolute;top:2px;height:0;overflow:hidden}.ydd-icon{left:5px;width:17px;padding:0px 0px 0px 0px;padding-top:17px;background-position:-16px -44px}.ydd-close{right:5px;width:16px;padding-top:16px;background-position:left -44px}#yddKeyTitle{float:left;text-decoration:none}#yddMiddle{display:block;margin-bottom:10px}.ydd-tabs{display:block;margin:5px 0;padding:0 5px;height:18px;border-bottom:1px solid}.ydd-tab{display:block;float:left;height:18px;margin:0 5px -1px 0;padding:0 4px;line-height:18px;border:1px solid;border-bottom:none}.ydd-trans-container{display:block;line-height:160%}.ydd-trans-container a{text-decoration:none;}#yddBottom{position:absolute;bottom:0;left:0;width:100%;height:22px;line-height:22px;overflow:hidden;background-position:left -22px}.ydd-padding010{padding:0 10px}#yddWrapper{color:#252525;z-index:10001;background:url(chrome-extension://eopjamdnofihpioajgfdikhhbobonhbb/ab20.png);}#yddContainer{background:#fff;border-color:#4b7598}#yddTopBorderlr{border-color:#f0f8fc}#yddWrapper .ydd-sp{background-image:url(chrome-extension://eopjamdnofihpioajgfdikhhbobonhbb/ydd-sprite.png)}#yddWrapper a,#yddWrapper a:hover,#yddWrapper a:visited{color:#50799b}#yddWrapper .ydd-tabs{color:#959595}.ydd-tabs,.ydd-tab{background:#fff;border-color:#d5e7f3}#yddBottom{color:#363636}#yddWrapper{min-width:250px;max-width:400px;}</style></html>