
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.008730                       # Number of seconds simulated
sim_ticks                                  8730071000                       # Number of ticks simulated
final_tick                                 8730071000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 294988                       # Simulator instruction rate (inst/s)
host_op_rate                                   343787                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              513190294                       # Simulator tick rate (ticks/s)
host_mem_usage                                4521588                       # Number of bytes of host memory used
host_seconds                                    17.01                       # Real time elapsed on the host
sim_insts                                     5018139                       # Number of instructions simulated
sim_ops                                       5848279                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.clk_domain.clock                2500                       # Clock period in ticks
system.mem_ctrls.bytes_read::ruby.dir_cntrl0      1378944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1378944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::ruby.dir_cntrl0      1298048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1298048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::ruby.dir_cntrl0        10773                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               10773                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::ruby.dir_cntrl0        10141                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10141                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::ruby.dir_cntrl0    157953355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             157953355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::ruby.dir_cntrl0    148686992                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            148686992                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::ruby.dir_cntrl0    306640347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            306640347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.memReq                         20914                       # Total number of memory requests
system.mem_ctrls.memRead                        10773                       # Number of memory reads
system.mem_ctrls.memWrite                       10141                       # Number of memory writes
system.mem_ctrls.memRefresh                     63481                       # Number of memory refreshes
system.mem_ctrls.memWaitCycles                 127973                       # Delay stalled at the head of the bank queue
system.mem_ctrls.memInputQ                      10914                       # Delay in the input queue
system.mem_ctrls.memBankQ                       34208                       # Delay behind the head of the bank queue
system.mem_ctrls.totalStalls                   173095                       # Total number of stall cycles
system.mem_ctrls.stallsPerReq                8.276513                       # Expected number of stall cycles per request
system.mem_ctrls.memBankBusy                    96620                       # memory stalls due to busy bank
system.mem_ctrls.memBusBusy                     11945                       # memory stalls due to busy bus
system.mem_ctrls.memReadWriteBusy                2172                       # memory stalls due to read write turnaround
system.mem_ctrls.memDataBusBusy                  1927                       # memory stalls due to read read turnaround
system.mem_ctrls.memArbWait                      8068                       # memory stalls due to arbitration
system.mem_ctrls.memNotOld                       7241                       # memory stalls due to anti starvation
system.mem_ctrls.memBankCount            |         539      2.58%      2.58% |         125      0.60%      3.17% |         156      0.75%      3.92% |         617      2.95%      6.87% |         178      0.85%      7.72% |         139      0.66%      8.39% |         169      0.81%      9.19% |         190      0.91%     10.10% |         169      0.81%     10.91% |         176      0.84%     11.75% |        2042      9.76%     21.52% |       11578     55.36%     76.88% |         211      1.01%     77.89% |         211      1.01%     78.89% |         480      2.30%     81.19% |         199      0.95%     82.14% |         188      0.90%     83.04% |         176      0.84%     83.88% |         552      2.64%     86.52% |         419      2.00%     88.52% |         156      0.75%     89.27% |         154      0.74%     90.01% |         164      0.78%     90.79% |         154      0.74%     91.53% |         156      0.75%     92.27% |         165      0.79%     93.06% |         341      1.63%     94.69% |         144      0.69%     95.38% |         539      2.58%     97.96% |         142      0.68%     98.64% |         147      0.70%     99.34% |         138      0.66%    100.00% # Number of accesses per bank
system.mem_ctrls.memBankCount::total            20914                       # Number of accesses per bank
system.ruby_clk_domain.clock                      500                       # Clock period in ticks
system.ruby.phys_mem.bytes_read::cpu.inst     23038604                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::cpu.data      4857717                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.ce         73052                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores0.data        35072                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores0.inst          312                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores1.data        35456                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores1.inst          312                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores2.data        35072                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores2.inst          312                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores3.data        34816                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores3.inst          312                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total       28111037                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::cpu.inst     23038604                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::gpu.shader_cores0.inst          312                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::gpu.shader_cores1.inst          312                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::gpu.shader_cores2.inst          312                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::gpu.shader_cores3.inst          312                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total     23039852                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::cpu.data      3503350                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::gpu.ce        73052                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::gpu.shader_cores0.data         8448                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::gpu.shader_cores1.data         8576                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::gpu.shader_cores2.data         8448                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::gpu.shader_cores3.data         8448                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total      3610322                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::cpu.inst      5759651                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::cpu.data      1048628                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.ce            577                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores0.data          428                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores0.inst           13                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores1.data          421                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores1.inst           13                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores2.data          428                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores2.inst           13                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores3.data          416                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores3.inst           13                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total         6810601                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::cpu.data       907717                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::gpu.ce           577                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::gpu.shader_cores0.data          216                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::gpu.shader_cores1.data          226                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::gpu.shader_cores2.data          216                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::gpu.shader_cores3.data          224                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total         909176                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::cpu.inst     2638993887                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::cpu.data      556434993                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.ce          8367859                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores0.data      4017379                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores0.inst        35739                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores1.data      4061364                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores1.inst        35739                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores2.data      4017379                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores2.inst        35739                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores3.data      3988055                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores3.inst        35739                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total        3220023869                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::cpu.inst   2638993887                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::gpu.shader_cores0.inst        35739                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::gpu.shader_cores1.inst        35739                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::gpu.shader_cores2.inst        35739                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::gpu.shader_cores3.inst        35739                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total   2639136841                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::cpu.data     401296851                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::gpu.ce         8367859                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::gpu.shader_cores0.data       967690                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::gpu.shader_cores1.data       982352                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::gpu.shader_cores2.data       967690                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::gpu.shader_cores3.data       967690                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total        413550130                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::cpu.inst    2638993887                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::cpu.data     957731844                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.ce        16735717                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores0.data      4985068                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores0.inst        35739                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores1.data      5043716                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores1.inst        35739                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores2.data      4985068                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores2.inst        35739                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores3.data      4955744                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores3.inst        35739                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total       3633574000                       # Total bandwidth to/from this memory (bytes/s)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   46                       # Number of system calls
system.cpu.numCycles                         17460142                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      1                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    1                       # number of work items this cpu completed
system.cpu.committedInsts                     5018139                       # Number of instructions committed
system.cpu.committedOps                       5848279                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses               5000970                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                  59932                       # Number of float alu accesses
system.cpu.num_func_calls                      195246                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts       760767                       # number of instructions that are conditional controls
system.cpu.num_int_insts                      5000970                       # number of integer instructions
system.cpu.num_fp_insts                         59932                       # number of float instructions
system.cpu.num_int_register_reads             8778280                       # number of times the integer registers were read
system.cpu.num_int_register_writes            3379200                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                67568                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               47263                       # number of times the floating registers were written
system.cpu.num_cc_register_reads             20755946                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             2988466                       # number of times the CC registers were written
system.cpu.num_mem_refs                       2038033                       # number of memory refs
system.cpu.num_load_insts                     1058314                       # Number of load instructions
system.cpu.num_store_insts                     979719                       # Number of store instructions
system.cpu.num_idle_cycles               74196.319992                       # Number of idle cycles
system.cpu.num_busy_cycles               17385945.680009                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.995751                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.004249                       # Percentage of idle cycles
system.cpu.Branches                           1037567                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                   3822436     64.46%     64.46% # Class of executed instruction
system.cpu.op_class::IntMult                    35530      0.60%     65.06% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                 412      0.01%     65.06% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                  83      0.00%     65.07% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                6964      0.12%     65.18% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  18      0.00%     65.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc              21749      0.37%     65.55% # Class of executed instruction
system.cpu.op_class::SimdFloatMult               4747      0.08%     65.63% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc             140      0.00%     65.63% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     65.63% # Class of executed instruction
system.cpu.op_class::MemRead                  1058314     17.85%     83.48% # Class of executed instruction
system.cpu.op_class::MemWrite                  979719     16.52%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    5930112                       # Class of executed instruction
system.gpu.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.gpu.clk_domain.clock                      1429                       # Clock period in ticks
system.gpu.dram_wrapper.clk_domain.clock          541                       # Clock period in ticks
system.gpu.icnt_wrapper.clk_domain.clock         2858                       # Clock period in ticks
system.ruby.delayHist::bucket_size                 16                       # delay histogram for all message
system.ruby.delayHist::max_bucket                 159                       # delay histogram for all message
system.ruby.delayHist::samples                  23070                       # delay histogram for all message
system.ruby.delayHist::mean                  0.724967                       # delay histogram for all message
system.ruby.delayHist::stdev                 4.448295                       # delay histogram for all message
system.ruby.delayHist                    |       22599     97.96%     97.96% |         376      1.63%     99.59% |          62      0.27%     99.86% |          16      0.07%     99.93% |          13      0.06%     99.98% |           3      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    23070                       # delay histogram for all message
system.ruby.outstanding_req_hist::bucket_size            8                      
system.ruby.outstanding_req_hist::max_bucket           79                      
system.ruby.outstanding_req_hist::samples      7719778                      
system.ruby.outstanding_req_hist::mean       1.010395                      
system.ruby.outstanding_req_hist::gmean      1.001063                      
system.ruby.outstanding_req_hist::stdev      0.722527                      
system.ruby.outstanding_req_hist         |     7717908     99.98%     99.98% |         208      0.00%     99.98% |         275      0.00%     99.98% |         275      0.00%     99.99% |         191      0.00%     99.99% |          37      0.00%     99.99% |          36      0.00%     99.99% |          52      0.00%     99.99% |         796      0.01%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist::total       7719778                      
system.ruby.latency_hist::bucket_size             256                      
system.ruby.latency_hist::max_bucket             2559                      
system.ruby.latency_hist::samples             7719777                      
system.ruby.latency_hist::mean               1.481425                      
system.ruby.latency_hist::gmean              1.008402                      
system.ruby.latency_hist::stdev             18.652199                      
system.ruby.latency_hist                 |     7718277     99.98%     99.98% |         203      0.00%     99.98% |         164      0.00%     99.99% |         165      0.00%     99.99% |         220      0.00%     99.99% |         409      0.01%    100.00% |         307      0.00%    100.00% |          28      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist::total               7719777                      
system.ruby.hit_latency_hist::bucket_size            1                      
system.ruby.hit_latency_hist::max_bucket            9                      
system.ruby.hit_latency_hist::samples         7707926                      
system.ruby.hit_latency_hist::mean                  1                      
system.ruby.hit_latency_hist::gmean                 1                      
system.ruby.hit_latency_hist             |           0      0.00%      0.00% |     7707926    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist::total           7707926                      
system.ruby.miss_latency_hist::bucket_size          256                      
system.ruby.miss_latency_hist::max_bucket         2559                      
system.ruby.miss_latency_hist::samples          11851                      
system.ruby.miss_latency_hist::mean        314.601553                      
system.ruby.miss_latency_hist::gmean       232.780260                      
system.ruby.miss_latency_hist::stdev       358.387912                      
system.ruby.miss_latency_hist            |       10351     87.34%     87.34% |         203      1.71%     89.06% |         164      1.38%     90.44% |         165      1.39%     91.83% |         220      1.86%     93.69% |         409      3.45%     97.14% |         307      2.59%     99.73% |          28      0.24%     99.97% |           4      0.03%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist::total            11851                      
system.ruby.L1Cache.incomplete_times             1078                      
system.ruby.Directory.incomplete_times          10772                      
system.gpu.shader_mmu.pagewalkers00.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers00.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers00.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers00.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers00.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers00.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers00.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers00.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers00.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers00.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers00.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers00.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers00.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers00.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers00.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers00.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers00.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers00.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers00.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers00.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers00.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers00.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers00.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers00.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers00.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers00.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers00.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers00.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers00.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers01.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers01.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers01.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers01.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers01.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers01.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers01.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers01.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers01.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers01.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers01.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers01.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers01.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers01.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers01.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers01.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers01.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers01.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers01.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers01.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers01.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers01.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers01.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers01.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers01.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers01.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers01.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers01.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers01.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers02.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers02.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers02.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers02.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers02.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers02.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers02.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers02.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers02.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers02.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers02.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers02.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers02.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers02.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers02.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers02.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers02.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers02.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers02.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers02.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers02.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers02.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers02.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers02.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers02.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers02.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers02.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers02.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers02.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers03.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers03.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers03.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers03.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers03.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers03.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers03.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers03.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers03.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers03.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers03.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers03.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers03.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers03.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers03.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers03.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers03.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers03.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers03.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers03.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers03.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers03.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers03.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers03.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers03.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers03.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers03.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers03.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers03.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers04.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers04.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers04.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers04.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers04.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers04.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers04.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers04.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers04.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers04.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers04.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers04.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers04.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers04.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers04.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers04.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers04.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers04.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers04.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers04.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers04.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers04.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers04.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers04.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers04.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers04.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers04.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers04.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers04.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers05.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers05.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers05.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers05.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers05.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers05.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers05.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers05.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers05.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers05.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers05.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers05.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers05.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers05.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers05.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers05.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers05.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers05.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers05.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers05.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers05.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers05.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers05.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers05.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers05.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers05.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers05.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers05.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers05.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers06.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers06.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers06.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers06.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers06.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers06.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers06.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers06.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers06.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers06.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers06.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers06.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers06.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers06.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers06.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers06.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers06.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers06.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers06.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers06.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers06.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers06.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers06.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers06.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers06.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers06.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers06.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers06.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers06.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers07.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers07.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers07.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers07.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers07.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers07.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers07.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers07.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers07.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers07.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers07.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers07.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers07.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers07.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers07.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers07.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers07.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers07.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers07.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers07.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers07.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers07.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers07.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers07.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers07.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers07.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers07.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers07.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers07.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers08.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers08.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers08.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers08.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers08.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers08.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers08.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers08.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers08.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers08.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers08.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers08.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers08.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers08.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers08.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers08.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers08.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers08.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers08.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers08.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers08.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers08.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers08.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers08.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers08.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers08.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers08.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers08.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers08.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers09.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers09.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers09.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers09.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers09.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers09.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers09.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers09.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers09.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers09.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers09.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers09.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers09.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers09.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers09.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers09.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers09.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers09.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers09.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers09.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers09.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers09.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers09.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers09.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers09.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers09.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers09.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers09.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers09.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers10.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers10.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers10.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers10.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers10.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers10.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers10.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers10.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers10.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers10.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers10.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers10.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers10.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers10.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers10.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers10.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers10.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers10.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers10.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers10.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers10.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers10.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers10.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers10.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers10.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers10.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers10.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers10.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers10.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers11.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers11.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers11.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers11.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers11.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers11.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers11.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers11.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers11.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers11.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers11.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers11.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers11.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers11.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers11.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers11.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers11.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers11.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers11.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers11.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers11.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers11.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers11.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers11.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers11.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers11.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers11.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers11.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers11.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers12.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers12.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers12.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers12.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers12.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers12.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers12.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers12.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers12.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers12.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers12.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers12.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers12.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers12.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers12.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers12.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers12.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers12.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers12.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers12.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers12.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers12.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers12.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers12.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers12.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers12.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers12.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers12.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers12.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers13.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers13.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers13.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers13.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers13.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers13.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers13.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers13.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers13.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers13.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers13.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers13.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers13.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers13.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers13.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers13.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers13.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers13.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers13.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers13.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers13.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers13.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers13.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers13.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers13.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers13.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers13.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers13.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers13.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers14.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers14.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers14.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers14.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers14.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers14.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers14.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers14.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers14.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers14.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers14.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers14.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers14.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers14.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers14.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers14.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers14.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers14.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers14.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers14.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers14.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers14.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers14.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers14.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers14.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers14.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers14.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers14.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers14.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers15.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers15.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers15.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers15.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers15.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers15.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers15.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers15.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers15.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers15.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers15.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers15.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers15.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers15.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers15.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers15.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers15.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers15.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers15.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers15.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers15.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers15.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers15.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers15.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers15.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers15.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers15.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers15.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers15.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers16.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers16.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers16.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers16.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers16.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers16.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers16.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers16.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers16.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers16.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers16.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers16.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers16.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers16.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers16.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers16.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers16.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers16.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers16.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers16.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers16.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers16.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers16.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers16.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers16.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers16.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers16.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers16.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers16.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers17.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers17.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers17.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers17.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers17.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers17.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers17.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers17.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers17.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers17.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers17.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers17.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers17.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers17.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers17.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers17.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers17.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers17.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers17.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers17.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers17.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers17.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers17.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers17.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers17.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers17.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers17.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers17.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers17.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers18.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers18.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers18.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers18.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers18.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers18.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers18.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers18.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers18.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers18.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers18.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers18.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers18.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers18.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers18.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers18.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers18.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers18.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers18.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers18.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers18.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers18.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers18.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers18.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers18.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers18.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers18.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers18.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers18.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers19.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers19.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers19.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers19.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers19.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers19.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers19.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers19.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers19.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers19.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers19.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers19.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers19.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers19.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers19.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers19.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers19.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers19.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers19.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers19.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers19.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers19.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers19.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers19.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers19.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers19.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers19.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers19.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers19.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers20.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers20.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers20.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers20.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers20.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers20.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers20.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers20.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers20.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers20.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers20.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers20.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers20.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers20.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers20.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers20.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers20.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers20.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers20.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers20.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers20.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers20.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers20.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers20.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers20.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers20.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers20.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers20.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers20.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers21.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers21.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers21.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers21.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers21.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers21.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers21.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers21.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers21.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers21.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers21.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers21.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers21.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers21.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers21.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers21.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers21.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers21.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers21.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers21.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers21.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers21.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers21.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers21.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers21.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers21.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers21.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers21.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers21.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers22.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers22.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers22.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers22.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers22.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers22.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers22.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers22.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers22.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers22.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers22.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers22.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers22.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers22.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers22.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers22.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers22.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers22.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers22.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers22.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers22.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers22.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers22.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers22.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers22.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers22.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers22.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers22.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers22.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers23.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers23.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers23.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers23.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers23.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers23.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers23.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers23.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers23.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers23.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers23.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers23.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers23.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers23.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers23.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers23.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers23.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers23.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers23.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers23.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers23.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers23.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers23.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers23.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers23.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers23.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers23.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers23.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers23.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers24.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers24.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers24.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers24.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers24.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers24.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers24.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers24.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers24.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers24.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers24.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers24.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers24.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers24.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers24.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers24.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers24.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers24.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers24.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers24.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers24.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers24.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers24.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers24.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers24.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers24.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers24.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers24.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers24.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers25.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers25.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers25.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers25.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers25.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers25.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers25.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers25.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers25.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers25.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers25.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers25.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers25.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers25.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers25.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers25.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers25.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers25.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers25.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers25.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers25.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers25.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers25.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers25.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers25.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers25.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers25.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers25.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers25.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers26.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers26.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers26.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers26.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers26.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers26.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers26.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers26.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers26.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers26.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers26.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers26.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers26.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers26.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers26.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers26.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers26.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers26.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers26.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers26.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers26.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers26.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers26.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers26.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers26.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers26.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers26.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers26.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers26.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers27.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers27.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers27.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers27.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers27.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers27.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers27.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers27.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers27.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers27.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers27.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers27.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers27.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers27.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers27.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers27.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers27.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers27.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers27.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers27.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers27.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers27.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers27.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers27.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers27.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers27.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers27.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers27.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers27.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers28.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers28.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers28.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers28.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers28.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers28.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers28.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers28.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers28.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers28.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers28.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers28.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers28.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers28.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers28.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers28.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers28.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers28.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers28.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers28.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers28.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers28.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers28.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers28.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers28.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers28.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers28.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers28.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers28.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers29.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers29.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers29.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers29.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers29.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers29.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers29.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers29.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers29.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers29.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers29.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers29.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers29.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers29.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers29.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers29.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers29.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers29.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers29.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers29.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers29.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers29.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers29.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers29.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers29.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers29.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers29.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers29.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers29.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers30.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers30.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers30.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers30.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers30.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers30.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers30.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers30.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers30.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers30.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers30.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers30.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers30.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers30.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers30.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers30.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers30.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers30.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers30.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers30.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers30.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers30.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers30.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers30.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers30.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers30.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers30.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers30.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers30.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers31.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers31.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers31.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers31.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers31.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers31.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers31.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers31.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers31.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers31.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers31.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers31.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers31.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers31.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers31.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers31.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers31.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers31.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers31.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers31.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers31.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers31.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers31.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers31.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers31.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers31.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers31.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers31.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers31.accesses            0                       # DTB accesses
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.gpu.shader_mmu.stage2_mmu.tlb.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.stage2_mmu.tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.tlb.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.stage2_mmu.tlb.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.stage2_mmu.tlb.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.stage2_mmu.tlb.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.stage2_mmu.tlb.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.stage2_mmu.tlb.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.stage2_mmu.tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.stage2_mmu.tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.stage2_mmu.tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.stage2_mmu.tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.stage2_mmu.tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.stage2_mmu.tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.stage2_mmu.tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.stage2_mmu.tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.stage2_mmu.tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.stage2_mmu.tlb.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.stage2_mmu.tlb.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.stage2_mmu.tlb.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.stage2_mmu.tlb.hits            0                       # DTB hits
system.gpu.shader_mmu.stage2_mmu.tlb.misses            0                       # DTB misses
system.gpu.shader_mmu.stage2_mmu.tlb.accesses            0                       # DTB accesses
system.gpu.shader_mmu.numPagefaults                 0                       # Number of Pagefaults
system.gpu.shader_mmu.numPagewalks                197                       # Number of Pagewalks
system.gpu.shader_mmu.totalRequests               197                       # Total number of requests
system.gpu.shader_mmu.l2hits                        0                       # Hits in the shared L2
system.gpu.shader_mmu.prefetchHits                  0                       # Number of prefetch hits
system.gpu.shader_mmu.numPrefetches                 0                       # Number of prefetchs
system.gpu.shader_mmu.prefetchFaults                0                       # Number of faults caused by prefetches
system.gpu.shader_mmu.pagefaultLatency::samples            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::mean          nan                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::gmean          nan                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::stdev          nan                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::0            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::1            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::2            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::3            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::4            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::5            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::6            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::7            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::8            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::9            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::10            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::11            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::12            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::13            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::14            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::15            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::16            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::17            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::18            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::19            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::20            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::21            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::22            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::23            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::24            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::25            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::26            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::27            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::28            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::29            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::30            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::31            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::total            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.concurrentWalks::samples          197                       # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::mean            0                       # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::gmean            0                       # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::stdev            0                       # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::0          197    100.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::1            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::2            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::3            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::4            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::5            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::6            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::7            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::8            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::9            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::10            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::11            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::12            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::13            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::14            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::15            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::total          197                       # Number of outstanding walks
system.gpu.shader_mmu.pagewalkLatency::samples          197                       # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::mean            0                       # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::gmean            0                       # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::stdev            0                       # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::0          197    100.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::1            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::2            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::3            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::4            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::5            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::6            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::7            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::8            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::9            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::10            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::11            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::12            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::13            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::14            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::15            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::16            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::17            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::18            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::19            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::20            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::21            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::22            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::23            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::24            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::25            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::26            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::27            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::28            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::29            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::30            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::31            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::total          197                       # Latency to complete the pagewalk
system.gpu.kernels_started                          2                       # Number of kernels started
system.gpu.kernels_completed                        2                       # Number of kernels completed
system.gpu.ce.device_dtb.hits                       0                       # Number of hits in this TLB
system.gpu.ce.device_dtb.misses                     0                       # Number of misses in this TLB
system.gpu.ce.device_dtb.hitRate                  nan                       # Hit rate for this TLB
system.gpu.ce.host_dtb.hits                       382                       # Number of hits in this TLB
system.gpu.ce.host_dtb.misses                     197                       # Number of misses in this TLB
system.gpu.ce.host_dtb.hitRate               0.659758                       # Hit rate for this TLB
system.gpu.shader_cores0.itb.hits                   0                       # Number of hits in this TLB
system.gpu.shader_cores0.itb.misses                 0                       # Number of misses in this TLB
system.gpu.shader_cores0.itb.hitRate              nan                       # Hit rate for this TLB
system.gpu.shader_cores0.local_loads                0                       # Number of loads from local space
system.gpu.shader_cores0.local_stores               0                       # Number of stores to local space
system.gpu.shader_cores0.shared_loads            4032                       # Number of loads from shared space
system.gpu.shader_cores0.shared_stores           3072                       # Number of stores to shared space
system.gpu.shader_cores0.param_kernel_loads         7296                       # Number of loads from kernel parameter space
system.gpu.shader_cores0.param_local_loads            0                       # Number of loads from local parameter space
system.gpu.shader_cores0.param_local_stores            0                       # Number of stores to local parameter space
system.gpu.shader_cores0.const_loads                0                       # Number of loads from constant space
system.gpu.shader_cores0.tex_loads                  0                       # Number of loads from texture space
system.gpu.shader_cores0.global_loads            8256                       # Number of loads from global space
system.gpu.shader_cores0.global_stores           2112                       # Number of stores to global space
system.gpu.shader_cores0.surf_loads                 0                       # Number of loads from surface space
system.gpu.shader_cores0.generic_loads              0                       # Number of loads from generic spaces (global, shared, local)
system.gpu.shader_cores0.generic_stores             0                       # Number of stores to generic spaces (global, shared, local)
system.gpu.shader_cores0.inst_cache_requests           13                       # Number of instruction cache requests sent
system.gpu.shader_cores0.inst_cache_retries            0                       # Number of instruction cache retries
system.gpu.shader_cores0.inst_counts::0             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::1        130176                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::2          2048                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::3         19392                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::4          6144                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::5         24768                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::6             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::7             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.activeCycles            7394                       # Number of cycles this shader was executing a CTA
system.gpu.shader_cores0.notStalledCycles         4765                       # Number of cycles this shader was actually executing at least one instance
system.gpu.shader_cores0.instInstances         182528                       # Total instructions executed by all PEs in the core
system.gpu.shader_cores0.instPerCycle       24.685962                       # Instruction instances per cycle
system.gpu.shader_cores0.kernels_completed            2                       # Number of kernels completed
system.gpu.shader_cores0.lsq.data_tlb.hits            0                       # Number of hits in this TLB
system.gpu.shader_cores0.lsq.data_tlb.misses            0                       # Number of misses in this TLB
system.gpu.shader_cores0.lsq.data_tlb.hitRate          nan                       # Hit rate for this TLB
system.gpu.shader_cores0.lsq.warpInstBufActive::samples      9141313                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::mean    11.678756                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::gmean          nan                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::stdev    12.258121                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::0      2843710     31.11%     31.11% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::1       885980      9.69%     40.80% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::2       320096      3.50%     44.30% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::3       224353      2.45%     46.76% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::4       101459      1.11%     47.87% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::5       120036      1.31%     49.18% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::6        87169      0.95%     50.13% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::7       137184      1.50%     51.63% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::8       160048      1.75%     53.38% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::9        94314      1.03%     54.42% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::10        75737      0.83%     55.24% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::11       105746      1.16%     56.40% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::12       180054      1.97%     58.37% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::13        95743      1.05%     59.42% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::14       162906      1.78%     61.20% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::15       105746      1.16%     62.36% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::16       148616      1.63%     63.98% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::17       101459      1.11%     65.09% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::18       108604      1.19%     66.28% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::19        82882      0.91%     67.19% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::20       105746      1.16%     68.34% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::21       101459      1.11%     69.45% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::22        62876      0.69%     70.14% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::23        71450      0.78%     70.92% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::24       170051      1.86%     72.78% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::25       141471      1.55%     74.33% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::26       187199      2.05%     76.38% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::27       285800      3.13%     79.51% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::28       494434      5.41%     84.91% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::29       493005      5.39%     90.31% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::30       354392      3.88%     94.18% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::31       141471      1.55%     95.73% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::32       390117      4.27%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::33            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::34            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::35            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::36            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::37            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::38            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::39            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::40            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::41            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::42            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::43            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::44            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::45            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::46            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::47            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::48            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::49            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::50            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::51            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::52            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::53            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::54            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::55            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::56            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::57            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::58            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::59            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::60            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::61            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::62            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::63            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::64            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::total      9141313                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.cacheAccesses     0.005306                       # Average number of concurrent outstanding cache accesses
system.gpu.shader_cores0.lsq.writebackBlockedCycles           70                       # Number of cycles blocked for core writeback stage
system.gpu.shader_cores0.lsq.mshrHitQueued          201                       # Number of hits on blocked lines in MSHRs
system.gpu.shader_cores0.lsq.mshrsFullCycles            0                       # Number of cycles stalled waiting for an MSHR
system.gpu.shader_cores0.lsq.mshrsFullCount            0                       # Number of times MSHRs filled
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::samples          384                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::mean     1.677083                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::gmean     1.533212                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::stdev     0.715291                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::0            0      0.00%      0.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::1          180     46.88%     46.88% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::2          148     38.54%     85.42% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::3           56     14.58%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::4            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::5            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::6            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::7            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::8            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::9            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::10            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::11            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::12            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::13            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::14            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::15            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::16            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::17            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::18            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::19            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::20            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::21            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::22            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::23            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::24            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::25            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::26            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::27            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::28            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::29            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::30            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::31            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::32            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::total          384                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpLatencyRead::samples          288                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::mean   245.315972                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::gmean   106.225910                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::stdev   249.682797                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::0-63          114     39.58%     39.58% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::64-127           41     14.24%     53.82% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::128-191            6      2.08%     55.90% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::192-255            6      2.08%     57.99% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::256-319           14      4.86%     62.85% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::320-383           19      6.60%     69.44% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::384-447           14      4.86%     74.31% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::448-511           14      4.86%     79.17% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::512-575           14      4.86%     84.03% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::576-639            6      2.08%     86.11% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::640-703           33     11.46%     97.57% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::704-767            5      1.74%     99.31% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::768-831            2      0.69%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::832-895            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::896-959            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::960-1023            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::total          288                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyWrite::samples           96                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::mean    22.322917                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::gmean    18.530119                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::stdev    17.757130                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::0-7            0      0.00%      0.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::8-15           57     59.38%     59.38% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::16-23           11     11.46%     70.83% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::24-31           16     16.67%     87.50% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::32-39            3      3.12%     90.62% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::40-47            1      1.04%     91.67% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::48-55            0      0.00%     91.67% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::56-63            0      0.00%     91.67% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::64-71            1      1.04%     92.71% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::72-79            5      5.21%     97.92% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::80-87            2      2.08%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::88-95            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::96-103            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::104-111            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::112-119            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::120-127            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::total           96                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyFence::samples          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::mean     7.480469                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::gmean     6.880447                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::stdev     4.471216                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::0-3            0      0.00%      0.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::4-7          216     84.38%     84.38% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::8-11            8      3.12%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::12-15           25      9.77%     97.27% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::16-19            0      0.00%     97.27% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::20-23            0      0.00%     97.27% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::24-27            2      0.78%     98.05% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::28-31            3      1.17%     99.22% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::32-35            1      0.39%     99.61% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::36-39            0      0.00%     99.61% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::40-43            1      0.39%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::44-47            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::48-51            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::52-55            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::56-59            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::60-63            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::total          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyAtomic::samples            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::mean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::gmean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::stdev          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::0            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::1            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::2            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::3            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::4            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::5            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::6            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::7            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::8            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::9            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::10            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::11            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::12            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::13            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::14            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::15            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::total            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.tlbMissLatency::samples            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::mean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::gmean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::stdev          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::0            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::1            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::2            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::3            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::4            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::5            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::6            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::7            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::8            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::9            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::10            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::11            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::12            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::13            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::14            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::15            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::total            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.itb.hits                   0                       # Number of hits in this TLB
system.gpu.shader_cores1.itb.misses                 0                       # Number of misses in this TLB
system.gpu.shader_cores1.itb.hitRate              nan                       # Hit rate for this TLB
system.gpu.shader_cores1.local_loads                0                       # Number of loads from local space
system.gpu.shader_cores1.local_stores               0                       # Number of stores to local space
system.gpu.shader_cores1.shared_loads            4032                       # Number of loads from shared space
system.gpu.shader_cores1.shared_stores           3072                       # Number of stores to shared space
system.gpu.shader_cores1.param_kernel_loads         7296                       # Number of loads from kernel parameter space
system.gpu.shader_cores1.param_local_loads            0                       # Number of loads from local parameter space
system.gpu.shader_cores1.param_local_stores            0                       # Number of stores to local parameter space
system.gpu.shader_cores1.const_loads                0                       # Number of loads from constant space
system.gpu.shader_cores1.tex_loads                  0                       # Number of loads from texture space
system.gpu.shader_cores1.global_loads            8336                       # Number of loads from global space
system.gpu.shader_cores1.global_stores           2144                       # Number of stores to global space
system.gpu.shader_cores1.surf_loads                 0                       # Number of loads from surface space
system.gpu.shader_cores1.generic_loads              0                       # Number of loads from generic spaces (global, shared, local)
system.gpu.shader_cores1.generic_stores             0                       # Number of stores to generic spaces (global, shared, local)
system.gpu.shader_cores1.inst_cache_requests           13                       # Number of instruction cache requests sent
system.gpu.shader_cores1.inst_cache_retries            0                       # Number of instruction cache retries
system.gpu.shader_cores1.inst_counts::0             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::1        130432                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::2          2080                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::3         19376                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::4          6144                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::5         24880                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::6             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::7             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.activeCycles            7528                       # Number of cycles this shader was executing a CTA
system.gpu.shader_cores1.notStalledCycles         4791                       # Number of cycles this shader was actually executing at least one instance
system.gpu.shader_cores1.instInstances         182912                       # Total instructions executed by all PEs in the core
system.gpu.shader_cores1.instPerCycle       24.297556                       # Instruction instances per cycle
system.gpu.shader_cores1.kernels_completed            2                       # Number of kernels completed
system.gpu.shader_cores1.lsq.data_tlb.hits            0                       # Number of hits in this TLB
system.gpu.shader_cores1.lsq.data_tlb.misses            0                       # Number of misses in this TLB
system.gpu.shader_cores1.lsq.data_tlb.hitRate          nan                       # Hit rate for this TLB
system.gpu.shader_cores1.lsq.warpInstBufActive::samples      9345660                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::mean    11.661162                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::gmean          nan                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::stdev    12.387693                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::0      3065205     32.80%     32.80% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::1       954572     10.21%     43.01% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::2       365824      3.91%     46.93% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::3       172909      1.85%     48.78% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::4        78595      0.84%     49.62% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::5       101459      1.09%     50.70% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::6       115749      1.24%     51.94% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::7        87169      0.93%     52.87% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::8        67163      0.72%     53.59% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::9        35725      0.38%     53.98% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::10        98601      1.06%     55.03% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::11        98601      1.06%     56.09% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::12        95743      1.02%     57.11% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::13       127181      1.36%     58.47% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::14        70021      0.75%     59.22% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::15       145758      1.56%     60.78% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::16       128610      1.38%     62.16% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::17       150045      1.61%     63.76% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::18       105746      1.13%     64.89% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::19        97172      1.04%     65.93% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::20        77166      0.83%     66.76% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::21        77166      0.83%     67.58% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::22       177196      1.90%     69.48% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::23       165764      1.77%     71.25% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::24       175767      1.88%     73.13% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::25       152903      1.64%     74.77% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::26       248646      2.66%     77.43% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::27       334386      3.58%     81.01% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::28       377256      4.04%     85.05% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::29       431558      4.62%     89.66% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::30       421555      4.51%     94.17% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::31       162906      1.74%     95.92% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::32       381543      4.08%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::33            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::34            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::35            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::36            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::37            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::38            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::39            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::40            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::41            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::42            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::43            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::44            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::45            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::46            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::47            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::48            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::49            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::50            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::51            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::52            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::53            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::54            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::55            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::56            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::57            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::58            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::59            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::60            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::61            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::62            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::63            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::64            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::total      9345660                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.cacheAccesses     0.006231                       # Average number of concurrent outstanding cache accesses
system.gpu.shader_cores1.lsq.writebackBlockedCycles           91                       # Number of cycles blocked for core writeback stage
system.gpu.shader_cores1.lsq.mshrHitQueued          187                       # Number of hits on blocked lines in MSHRs
system.gpu.shader_cores1.lsq.mshrsFullCycles            0                       # Number of cycles stalled waiting for an MSHR
system.gpu.shader_cores1.lsq.mshrsFullCount            0                       # Number of times MSHRs filled
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::samples          391                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::mean     1.654731                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::gmean     1.501909                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::stdev     0.744878                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::0            0      0.00%      0.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::1          199     50.90%     50.90% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::2          128     32.74%     83.63% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::3           64     16.37%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::4            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::5            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::6            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::7            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::8            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::9            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::10            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::11            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::12            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::13            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::14            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::15            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::16            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::17            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::18            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::19            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::20            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::21            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::22            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::23            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::24            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::25            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::26            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::27            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::28            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::29            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::30            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::31            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::32            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::total          391                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpLatencyRead::samples          293                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::mean   248.416382                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::gmean   107.323021                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::stdev   256.550692                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::0-63          104     35.49%     35.49% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::64-127           45     15.36%     50.85% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::128-191           17      5.80%     56.66% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::192-255            8      2.73%     59.39% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::256-319           21      7.17%     66.55% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::320-383           17      5.80%     72.35% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::384-447           13      4.44%     76.79% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::448-511            5      1.71%     78.50% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::512-575            7      2.39%     80.89% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::576-639            7      2.39%     83.28% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::640-703           30     10.24%     93.52% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::704-767           16      5.46%     98.98% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::768-831            3      1.02%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::832-895            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::896-959            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::960-1023            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::total          293                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyWrite::samples           98                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::mean    16.306122                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::gmean    15.277971                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::stdev     6.632330                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::0-3            0      0.00%      0.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::4-7            0      0.00%      0.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::8-11           18     18.37%     18.37% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::12-15           53     54.08%     72.45% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::16-19            2      2.04%     74.49% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::20-23            7      7.14%     81.63% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::24-27            8      8.16%     89.80% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::28-31            7      7.14%     96.94% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::32-35            2      2.04%     98.98% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::36-39            1      1.02%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::40-43            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::44-47            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::48-51            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::52-55            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::56-59            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::60-63            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::total           98                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyFence::samples          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::mean     7.343750                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::gmean     6.804176                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::stdev     4.071782                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::0-1            0      0.00%      0.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::2-3            0      0.00%      0.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::4-5            0      0.00%      0.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::6-7          219     85.55%     85.55% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::8-9            5      1.95%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::10-11            1      0.39%     87.89% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::12-13           23      8.98%     96.88% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::14-15            1      0.39%     97.27% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::16-17            0      0.00%     97.27% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::18-19            0      0.00%     97.27% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::20-21            0      0.00%     97.27% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::22-23            0      0.00%     97.27% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::24-25            0      0.00%     97.27% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::26-27            2      0.78%     98.05% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::28-29            5      1.95%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::30-31            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::total          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyAtomic::samples            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::mean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::gmean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::stdev          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::0            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::1            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::2            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::3            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::4            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::5            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::6            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::7            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::8            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::9            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::10            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::11            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::12            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::13            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::14            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::15            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::total            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.tlbMissLatency::samples            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::mean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::gmean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::stdev          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::0            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::1            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::2            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::3            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::4            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::5            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::6            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::7            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::8            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::9            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::10            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::11            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::12            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::13            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::14            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::15            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::total            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.itb.hits                   0                       # Number of hits in this TLB
system.gpu.shader_cores2.itb.misses                 0                       # Number of misses in this TLB
system.gpu.shader_cores2.itb.hitRate              nan                       # Hit rate for this TLB
system.gpu.shader_cores2.local_loads                0                       # Number of loads from local space
system.gpu.shader_cores2.local_stores               0                       # Number of stores to local space
system.gpu.shader_cores2.shared_loads            4032                       # Number of loads from shared space
system.gpu.shader_cores2.shared_stores           3072                       # Number of stores to shared space
system.gpu.shader_cores2.param_kernel_loads         7296                       # Number of loads from kernel parameter space
system.gpu.shader_cores2.param_local_loads            0                       # Number of loads from local parameter space
system.gpu.shader_cores2.param_local_stores            0                       # Number of stores to local parameter space
system.gpu.shader_cores2.const_loads                0                       # Number of loads from constant space
system.gpu.shader_cores2.tex_loads                  0                       # Number of loads from texture space
system.gpu.shader_cores2.global_loads            8256                       # Number of loads from global space
system.gpu.shader_cores2.global_stores           2112                       # Number of stores to global space
system.gpu.shader_cores2.surf_loads                 0                       # Number of loads from surface space
system.gpu.shader_cores2.generic_loads              0                       # Number of loads from generic spaces (global, shared, local)
system.gpu.shader_cores2.generic_stores             0                       # Number of stores to generic spaces (global, shared, local)
system.gpu.shader_cores2.inst_cache_requests           13                       # Number of instruction cache requests sent
system.gpu.shader_cores2.inst_cache_retries            0                       # Number of instruction cache retries
system.gpu.shader_cores2.inst_counts::0             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.inst_counts::1        130176                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.inst_counts::2          2048                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.inst_counts::3         19392                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.inst_counts::4          6144                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.inst_counts::5         24768                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.inst_counts::6             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.inst_counts::7             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.activeCycles            7348                       # Number of cycles this shader was executing a CTA
system.gpu.shader_cores2.notStalledCycles         4696                       # Number of cycles this shader was actually executing at least one instance
system.gpu.shader_cores2.instInstances         182528                       # Total instructions executed by all PEs in the core
system.gpu.shader_cores2.instPerCycle       24.840501                       # Instruction instances per cycle
system.gpu.shader_cores2.kernels_completed            2                       # Number of kernels completed
system.gpu.shader_cores2.lsq.data_tlb.hits            0                       # Number of hits in this TLB
system.gpu.shader_cores2.lsq.data_tlb.misses            0                       # Number of misses in this TLB
system.gpu.shader_cores2.lsq.data_tlb.hitRate          nan                       # Hit rate for this TLB
system.gpu.shader_cores2.lsq.warpInstBufActive::samples      9134168                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::mean    11.781758                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::gmean          nan                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::stdev    12.304305                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::0      2939453     32.18%     32.18% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::1       840252      9.20%     41.38% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::2       294374      3.22%     44.60% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::3       128610      1.41%     46.01% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::4        88598      0.97%     46.98% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::5       100030      1.10%     48.08% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::6        74308      0.81%     48.89% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::7       171480      1.88%     50.77% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::8       207205      2.27%     53.04% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::9       151474      1.66%     54.69% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::10       125752      1.38%     56.07% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::11        84311      0.92%     56.99% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::12        65734      0.72%     57.71% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::13       147187      1.61%     59.32% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::14        74308      0.81%     60.14% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::15       125752      1.38%     61.51% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::16       100030      1.10%     62.61% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::17       117178      1.28%     63.89% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::18       118607      1.30%     65.19% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::19       127181      1.39%     66.58% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::20       122894      1.35%     67.93% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::21       120036      1.31%     69.24% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::22       107175      1.17%     70.42% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::23        88598      0.97%     71.39% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::24       101459      1.11%     72.50% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::25       191486      2.10%     74.59% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::26       171480      1.88%     76.47% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::27       298661      3.27%     79.74% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::28       432987      4.74%     84.48% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::29       424413      4.65%     89.13% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::30       437274      4.79%     93.91% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::31       134326      1.47%     95.38% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::32       421555      4.62%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::33            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::34            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::35            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::36            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::37            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::38            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::39            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::40            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::41            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::42            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::43            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::44            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::45            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::46            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::47            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::48            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::49            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::50            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::51            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::52            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::53            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::54            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::55            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::56            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::57            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::58            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::59            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::60            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::61            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::62            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::63            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::64            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::total      9134168                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.cacheAccesses     0.005592                       # Average number of concurrent outstanding cache accesses
system.gpu.shader_cores2.lsq.writebackBlockedCycles           67                       # Number of cycles blocked for core writeback stage
system.gpu.shader_cores2.lsq.mshrHitQueued          223                       # Number of hits on blocked lines in MSHRs
system.gpu.shader_cores2.lsq.mshrsFullCycles            0                       # Number of cycles stalled waiting for an MSHR
system.gpu.shader_cores2.lsq.mshrsFullCount            0                       # Number of times MSHRs filled
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::samples          384                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::mean     1.677083                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::gmean     1.533212                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::stdev     0.715291                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::0            0      0.00%      0.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::1          180     46.88%     46.88% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::2          148     38.54%     85.42% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::3           56     14.58%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::4            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::5            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::6            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::7            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::8            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::9            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::10            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::11            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::12            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::13            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::14            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::15            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::16            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::17            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::18            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::19            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::20            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::21            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::22            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::23            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::24            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::25            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::26            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::27            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::28            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::29            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::30            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::31            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::32            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::total          384                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpLatencyRead::samples          288                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::mean   245.909722                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::gmean   110.234279                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::stdev   254.681708                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::0-63          105     36.46%     36.46% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::64-127           37     12.85%     49.31% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::128-191           16      5.56%     54.86% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::192-255           27      9.38%     64.24% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::256-319           17      5.90%     70.14% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::320-383           11      3.82%     73.96% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::384-447            4      1.39%     75.35% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::448-511            3      1.04%     76.39% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::512-575            4      1.39%     77.78% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::576-639           14      4.86%     82.64% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::640-703           38     13.19%     95.83% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::704-767           10      3.47%     99.31% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::768-831            2      0.69%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::832-895            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::896-959            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::960-1023            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::total          288                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyWrite::samples           96                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::mean    26.760417                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::gmean    22.046316                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::stdev    17.769130                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::0-7            0      0.00%      0.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::8-15           51     53.12%     53.12% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::16-23            2      2.08%     55.21% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::24-31           16     16.67%     71.88% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::32-39            4      4.17%     76.04% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::40-47            3      3.12%     79.17% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::48-55            7      7.29%     86.46% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::56-63           12     12.50%     98.96% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::64-71            1      1.04%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::72-79            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::80-87            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::88-95            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::96-103            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::104-111            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::112-119            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::120-127            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::total           96                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyFence::samples          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::mean     7.492188                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::gmean     6.903923                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::stdev     4.263840                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::0-1            0      0.00%      0.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::2-3            0      0.00%      0.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::4-5            0      0.00%      0.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::6-7          214     83.59%     83.59% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::8-9            8      3.12%     86.72% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::10-11            2      0.78%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::12-13           20      7.81%     95.31% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::14-15            4      1.56%     96.88% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::16-17            0      0.00%     96.88% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::18-19            0      0.00%     96.88% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::20-21            0      0.00%     96.88% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::22-23            0      0.00%     96.88% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::24-25            0      0.00%     96.88% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::26-27            4      1.56%     98.44% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::28-29            2      0.78%     99.22% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::30-31            2      0.78%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::total          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyAtomic::samples            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::mean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::gmean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::stdev          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::0            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::1            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::2            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::3            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::4            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::5            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::6            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::7            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::8            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::9            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::10            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::11            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::12            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::13            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::14            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::15            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::total            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.tlbMissLatency::samples            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::mean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::gmean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::stdev          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::0            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::1            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::2            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::3            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::4            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::5            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::6            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::7            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::8            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::9            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::10            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::11            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::12            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::13            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::14            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::15            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::total            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.itb.hits                   0                       # Number of hits in this TLB
system.gpu.shader_cores3.itb.misses                 0                       # Number of misses in this TLB
system.gpu.shader_cores3.itb.hitRate              nan                       # Hit rate for this TLB
system.gpu.shader_cores3.local_loads                0                       # Number of loads from local space
system.gpu.shader_cores3.local_stores               0                       # Number of stores to local space
system.gpu.shader_cores3.shared_loads            4032                       # Number of loads from shared space
system.gpu.shader_cores3.shared_stores           3072                       # Number of stores to shared space
system.gpu.shader_cores3.param_kernel_loads         7296                       # Number of loads from kernel parameter space
system.gpu.shader_cores3.param_local_loads            0                       # Number of loads from local parameter space
system.gpu.shader_cores3.param_local_stores            0                       # Number of stores to local parameter space
system.gpu.shader_cores3.const_loads                0                       # Number of loads from constant space
system.gpu.shader_cores3.tex_loads                  0                       # Number of loads from texture space
system.gpu.shader_cores3.global_loads            8256                       # Number of loads from global space
system.gpu.shader_cores3.global_stores           2112                       # Number of stores to global space
system.gpu.shader_cores3.surf_loads                 0                       # Number of loads from surface space
system.gpu.shader_cores3.generic_loads              0                       # Number of loads from generic spaces (global, shared, local)
system.gpu.shader_cores3.generic_stores             0                       # Number of stores to generic spaces (global, shared, local)
system.gpu.shader_cores3.inst_cache_requests           13                       # Number of instruction cache requests sent
system.gpu.shader_cores3.inst_cache_retries            0                       # Number of instruction cache retries
system.gpu.shader_cores3.inst_counts::0             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.inst_counts::1        130176                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.inst_counts::2          2048                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.inst_counts::3         19392                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.inst_counts::4          6144                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.inst_counts::5         24768                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.inst_counts::6             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.inst_counts::7             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.activeCycles            7345                       # Number of cycles this shader was executing a CTA
system.gpu.shader_cores3.notStalledCycles         4687                       # Number of cycles this shader was actually executing at least one instance
system.gpu.shader_cores3.instInstances         182528                       # Total instructions executed by all PEs in the core
system.gpu.shader_cores3.instPerCycle       24.850647                       # Instruction instances per cycle
system.gpu.shader_cores3.kernels_completed            2                       # Number of kernels completed
system.gpu.shader_cores3.lsq.data_tlb.hits            0                       # Number of hits in this TLB
system.gpu.shader_cores3.lsq.data_tlb.misses            0                       # Number of misses in this TLB
system.gpu.shader_cores3.lsq.data_tlb.hitRate          nan                       # Hit rate for this TLB
system.gpu.shader_cores3.lsq.warpInstBufActive::samples      9071292                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::mean    11.223220                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::gmean          nan                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::stdev    12.262326                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::0      2973749     32.78%     32.78% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::1       874548      9.64%     42.42% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::2       402978      4.44%     46.87% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::3       208634      2.30%     49.17% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::4       155761      1.72%     50.88% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::5       118607      1.31%     52.19% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::6        72879      0.80%     52.99% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::7        84311      0.93%     53.92% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::8       140042      1.54%     55.47% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::9       110033      1.21%     56.68% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::10        92885      1.02%     57.70% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::11       108604      1.20%     58.90% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::12        87169      0.96%     59.86% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::13        57160      0.63%     60.49% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::14       135755      1.50%     61.99% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::15        88598      0.98%     62.96% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::16       160048      1.76%     64.73% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::17       175767      1.94%     66.67% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::18        68592      0.76%     67.42% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::19        70021      0.77%     68.19% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::20       105746      1.17%     69.36% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::21        77166      0.85%     70.21% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::22       108604      1.20%     71.41% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::23        70021      0.77%     72.18% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::24       122894      1.35%     73.53% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::25       125752      1.39%     74.92% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::26       214350      2.36%     77.28% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::27       324383      3.58%     80.86% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::28       438703      4.84%     85.70% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::29       374398      4.13%     89.82% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::30       347247      3.83%     93.65% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::31       260078      2.87%     96.52% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::32       310093      3.42%     99.94% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::33         5716      0.06%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::34            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::35            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::36            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::37            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::38            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::39            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::40            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::41            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::42            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::43            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::44            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::45            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::46            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::47            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::48            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::49            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::50            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::51            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::52            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::53            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::54            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::55            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::56            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::57            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::58            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::59            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::60            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::61            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::62            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::63            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::64            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::total      9071292                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.cacheAccesses     0.005270                       # Average number of concurrent outstanding cache accesses
system.gpu.shader_cores3.lsq.writebackBlockedCycles           80                       # Number of cycles blocked for core writeback stage
system.gpu.shader_cores3.lsq.mshrHitQueued          188                       # Number of hits on blocked lines in MSHRs
system.gpu.shader_cores3.lsq.mshrsFullCycles            0                       # Number of cycles stalled waiting for an MSHR
system.gpu.shader_cores3.lsq.mshrsFullCount            0                       # Number of times MSHRs filled
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::samples          384                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::mean     1.666667                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::gmean     1.513086                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::stdev     0.746328                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::0            0      0.00%      0.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::1          192     50.00%     50.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::2          128     33.33%     83.33% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::3           64     16.67%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::4            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::5            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::6            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::7            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::8            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::9            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::10            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::11            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::12            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::13            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::14            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::15            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::16            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::17            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::18            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::19            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::20            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::21            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::22            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::23            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::24            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::25            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::26            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::27            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::28            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::29            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::30            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::31            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::32            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::total          384                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpLatencyRead::samples          288                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::mean   232.743056                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::gmean   103.916798                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::stdev   239.488065                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::0-63          112     38.89%     38.89% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::64-127           37     12.85%     51.74% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::128-191           12      4.17%     55.90% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::192-255           19      6.60%     62.50% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::256-319           18      6.25%     68.75% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::320-383           20      6.94%     75.69% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::384-447            9      3.12%     78.82% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::448-511           10      3.47%     82.29% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::512-575            4      1.39%     83.68% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::576-639            9      3.12%     86.81% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::640-703           33     11.46%     98.26% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::704-767            5      1.74%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::768-831            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::832-895            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::896-959            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::960-1023            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::total          288                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyWrite::samples           96                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::mean    23.781250                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::gmean    20.012247                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::stdev    15.675125                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::0-7            0      0.00%      0.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::8-15           55     57.29%     57.29% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::16-23            3      3.12%     60.42% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::24-31           18     18.75%     79.17% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::32-39            3      3.12%     82.29% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::40-47            6      6.25%     88.54% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::48-55            3      3.12%     91.67% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::56-63            7      7.29%     98.96% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::64-71            1      1.04%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::72-79            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::80-87            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::88-95            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::96-103            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::104-111            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::112-119            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::120-127            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::total           96                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyFence::samples          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::mean     7.546875                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::gmean     6.899945                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::stdev     4.711037                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::0-3            0      0.00%      0.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::4-7          215     83.98%     83.98% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::8-11            9      3.52%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::12-15           24      9.38%     96.88% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::16-19            0      0.00%     96.88% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::20-23            0      0.00%     96.88% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::24-27            2      0.78%     97.66% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::28-31            4      1.56%     99.22% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::32-35            0      0.00%     99.22% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::36-39            2      0.78%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::40-43            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::44-47            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::48-51            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::52-55            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::56-59            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::60-63            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::total          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyAtomic::samples            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::mean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::gmean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::stdev          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::0            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::1            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::2            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::3            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::4            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::5            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::6            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::7            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::8            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::9            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::10            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::11            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::12            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::13            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::14            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::15            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::total            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.tlbMissLatency::samples            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::mean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::gmean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::stdev          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::0            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::1            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::2            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::3            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::4            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::5            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::6            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::7            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::8            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::9            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::10            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::11            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::12            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::13            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::14            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::15            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::total            0                       # Latency in cycles for TLB miss
system.ruby.ce_cntrl.cacheMemory.demand_hits            0                       # Number of cache demand hits
system.ruby.ce_cntrl.cacheMemory.demand_misses         1154                       # Number of cache demand misses
system.ruby.ce_cntrl.cacheMemory.demand_accesses         1154                       # Number of cache demand accesses
system.ruby.ce_cntrl.fully_busy_cycles            461                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl0.fully_busy_cycles           24                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.cacheMemory.demand_hits      7706297                       # Number of cache demand hits
system.ruby.l1_cntrl0.cacheMemory.demand_misses         9699                       # Number of cache demand misses
system.ruby.l1_cntrl0.cacheMemory.demand_accesses      7715996                       # Number of cache demand accesses
system.ruby.l1_cntrl_sp00.cacheMemory.demand_hits          404                       # Number of cache demand hits
system.ruby.l1_cntrl_sp00.cacheMemory.demand_misses          253                       # Number of cache demand misses
system.ruby.l1_cntrl_sp00.cacheMemory.demand_accesses          657                       # Number of cache demand accesses
system.ruby.l1_cntrl_sp00.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl_sp01.cacheMemory.demand_hits          416                       # Number of cache demand hits
system.ruby.l1_cntrl_sp01.cacheMemory.demand_misses          244                       # Number of cache demand misses
system.ruby.l1_cntrl_sp01.cacheMemory.demand_accesses          660                       # Number of cache demand accesses
system.ruby.l1_cntrl_sp01.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl_sp02.cacheMemory.demand_hits          411                       # Number of cache demand hits
system.ruby.l1_cntrl_sp02.cacheMemory.demand_misses          246                       # Number of cache demand misses
system.ruby.l1_cntrl_sp02.cacheMemory.demand_accesses          657                       # Number of cache demand accesses
system.ruby.l1_cntrl_sp02.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl_sp03.cacheMemory.demand_hits          398                       # Number of cache demand hits
system.ruby.l1_cntrl_sp03.cacheMemory.demand_misses          255                       # Number of cache demand misses
system.ruby.l1_cntrl_sp03.cacheMemory.demand_accesses          653                       # Number of cache demand accesses
system.ruby.l1_pw_cntrl.cacheMemory.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_pw_cntrl.cacheMemory.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_pw_cntrl.cacheMemory.demand_accesses            0                       # Number of cache demand accesses
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.routers0.percent_links_utilized     0.487857                      
system.ruby.network.routers0.msg_count.Control::2         9699                      
system.ruby.network.routers0.msg_count.Data::2         9046                      
system.ruby.network.routers0.msg_count.Response_Data::4         9883                      
system.ruby.network.routers0.msg_count.Writeback_Control::3         9230                      
system.ruby.network.routers0.msg_bytes.Control::2        77592                      
system.ruby.network.routers0.msg_bytes.Data::2      1230256                      
system.ruby.network.routers0.msg_bytes.Response_Data::4      1344088                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::3        73840                      
system.ruby.network.routers1.percent_links_utilized     0.542103                      
system.ruby.network.routers1.msg_count.Control::2        11851                      
system.ruby.network.routers1.msg_count.Data::2        10141                      
system.ruby.network.routers1.msg_count.Response_Data::4        10773                      
system.ruby.network.routers1.msg_count.Writeback_Control::3        11219                      
system.ruby.network.routers1.msg_bytes.Control::2        94808                      
system.ruby.network.routers1.msg_bytes.Data::2      1379176                      
system.ruby.network.routers1.msg_bytes.Response_Data::4      1465128                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::3        89752                      
system.ruby.network.routers2.percent_links_utilized     0.012191                      
system.ruby.network.routers2.msg_count.Control::2          253                      
system.ruby.network.routers2.msg_count.Response_Data::4          473                      
system.ruby.network.routers2.msg_count.Writeback_Control::3          220                      
system.ruby.network.routers2.msg_bytes.Control::2         2024                      
system.ruby.network.routers2.msg_bytes.Response_Data::4        64328                      
system.ruby.network.routers2.msg_bytes.Writeback_Control::3         1760                      
system.ruby.network.routers3.percent_links_utilized     0.011521                      
system.ruby.network.routers3.msg_count.Control::2          244                      
system.ruby.network.routers3.msg_count.Response_Data::4          447                      
system.ruby.network.routers3.msg_count.Writeback_Control::3          203                      
system.ruby.network.routers3.msg_bytes.Control::2         1952                      
system.ruby.network.routers3.msg_bytes.Response_Data::4        60792                      
system.ruby.network.routers3.msg_bytes.Writeback_Control::3         1624                      
system.ruby.network.routers4.percent_links_utilized     0.011804                      
system.ruby.network.routers4.msg_count.Control::2          246                      
system.ruby.network.routers4.msg_count.Response_Data::4          458                      
system.ruby.network.routers4.msg_count.Writeback_Control::3          212                      
system.ruby.network.routers4.msg_bytes.Control::2         1968                      
system.ruby.network.routers4.msg_bytes.Response_Data::4        62288                      
system.ruby.network.routers4.msg_bytes.Writeback_Control::3         1696                      
system.ruby.network.routers5.percent_links_utilized     0.012113                      
system.ruby.network.routers5.msg_count.Control::2          255                      
system.ruby.network.routers5.msg_count.Response_Data::4          470                      
system.ruby.network.routers5.msg_count.Writeback_Control::3          215                      
system.ruby.network.routers5.msg_bytes.Control::2         2040                      
system.ruby.network.routers5.msg_bytes.Response_Data::4        63920                      
system.ruby.network.routers5.msg_bytes.Writeback_Control::3         1720                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers7.percent_links_utilized     0.059097                      
system.ruby.network.routers7.msg_count.Control::2         1154                      
system.ruby.network.routers7.msg_count.Data::2         1095                      
system.ruby.network.routers7.msg_count.Response_Data::4         1198                      
system.ruby.network.routers7.msg_count.Writeback_Control::3         1139                      
system.ruby.network.routers7.msg_bytes.Control::2         9232                      
system.ruby.network.routers7.msg_bytes.Data::2       148920                      
system.ruby.network.routers7.msg_bytes.Response_Data::4       162928                      
system.ruby.network.routers7.msg_bytes.Writeback_Control::3         9112                      
system.ruby.network.routers8.percent_links_utilized     0.142086                      
system.ruby.network.routers8.msg_count.Control::2        11851                      
system.ruby.network.routers8.msg_count.Data::2        10141                      
system.ruby.network.routers8.msg_count.Response_Data::4        11851                      
system.ruby.network.routers8.msg_count.Writeback_Control::3        11219                      
system.ruby.network.routers8.msg_bytes.Control::2        94808                      
system.ruby.network.routers8.msg_bytes.Data::2      1379176                      
system.ruby.network.routers8.msg_bytes.Response_Data::4      1611736                      
system.ruby.network.routers8.msg_bytes.Writeback_Control::3        89752                      
system.ruby.network.msg_count.Control           35553                      
system.ruby.network.msg_count.Data              30423                      
system.ruby.network.msg_count.Response_Data        35553                      
system.ruby.network.msg_count.Writeback_Control        33657                      
system.ruby.network.msg_byte.Control           284424                      
system.ruby.network.msg_byte.Data             4137528                      
system.ruby.network.msg_byte.Response_Data      4835208                      
system.ruby.network.msg_byte.Writeback_Control       269256                      
system.ruby.network.routers0.throttle0.link_utilization     0.498601                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::4         9699                      
system.ruby.network.routers0.throttle0.msg_count.Writeback_Control::3         9230                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::4      1319064                      
system.ruby.network.routers0.throttle0.msg_bytes.Writeback_Control::3        73840                      
system.ruby.network.routers0.throttle1.link_utilization     0.477112                      
system.ruby.network.routers0.throttle1.msg_count.Control::2         9699                      
system.ruby.network.routers0.throttle1.msg_count.Data::2         9046                      
system.ruby.network.routers0.throttle1.msg_count.Response_Data::4          184                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::2        77592                      
system.ruby.network.routers0.throttle1.msg_bytes.Data::2      1230256                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Data::4        25024                      
system.ruby.network.routers1.throttle0.link_utilization     0.527625                      
system.ruby.network.routers1.throttle0.msg_count.Control::2        11851                      
system.ruby.network.routers1.throttle0.msg_count.Data::2        10141                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::2        94808                      
system.ruby.network.routers1.throttle0.msg_bytes.Data::2      1379176                      
system.ruby.network.routers1.throttle1.link_utilization     0.556582                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::4        10773                      
system.ruby.network.routers1.throttle1.msg_count.Writeback_Control::3        11219                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::4      1465128                      
system.ruby.network.routers1.throttle1.msg_bytes.Writeback_Control::3        89752                      
system.ruby.network.routers2.throttle0.link_utilization     0.012947                      
system.ruby.network.routers2.throttle0.msg_count.Response_Data::4          253                      
system.ruby.network.routers2.throttle0.msg_count.Writeback_Control::3          220                      
system.ruby.network.routers2.throttle0.msg_bytes.Response_Data::4        34408                      
system.ruby.network.routers2.throttle0.msg_bytes.Writeback_Control::3         1760                      
system.ruby.network.routers2.throttle1.link_utilization     0.011435                      
system.ruby.network.routers2.throttle1.msg_count.Control::2          253                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::4          220                      
system.ruby.network.routers2.throttle1.msg_bytes.Control::2         2024                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::4        29920                      
system.ruby.network.routers3.throttle0.link_utilization     0.012460                      
system.ruby.network.routers3.throttle0.msg_count.Response_Data::4          244                      
system.ruby.network.routers3.throttle0.msg_count.Writeback_Control::3          203                      
system.ruby.network.routers3.throttle0.msg_bytes.Response_Data::4        33184                      
system.ruby.network.routers3.throttle0.msg_bytes.Writeback_Control::3         1624                      
system.ruby.network.routers3.throttle1.link_utilization     0.010581                      
system.ruby.network.routers3.throttle1.msg_count.Control::2          244                      
system.ruby.network.routers3.throttle1.msg_count.Response_Data::4          203                      
system.ruby.network.routers3.throttle1.msg_bytes.Control::2         1952                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Data::4        27608                      
system.ruby.network.routers4.throttle0.link_utilization     0.012583                      
system.ruby.network.routers4.throttle0.msg_count.Response_Data::4          246                      
system.ruby.network.routers4.throttle0.msg_count.Writeback_Control::3          212                      
system.ruby.network.routers4.throttle0.msg_bytes.Response_Data::4        33456                      
system.ruby.network.routers4.throttle0.msg_bytes.Writeback_Control::3         1696                      
system.ruby.network.routers4.throttle1.link_utilization     0.011025                      
system.ruby.network.routers4.throttle1.msg_count.Control::2          246                      
system.ruby.network.routers4.throttle1.msg_count.Response_Data::4          212                      
system.ruby.network.routers4.throttle1.msg_bytes.Control::2         1968                      
system.ruby.network.routers4.throttle1.msg_bytes.Response_Data::4        28832                      
system.ruby.network.routers5.throttle0.link_utilization     0.013030                      
system.ruby.network.routers5.throttle0.msg_count.Response_Data::4          255                      
system.ruby.network.routers5.throttle0.msg_count.Writeback_Control::3          215                      
system.ruby.network.routers5.throttle0.msg_bytes.Response_Data::4        34680                      
system.ruby.network.routers5.throttle0.msg_bytes.Writeback_Control::3         1720                      
system.ruby.network.routers5.throttle1.link_utilization     0.011197                      
system.ruby.network.routers5.throttle1.msg_count.Control::2          255                      
system.ruby.network.routers5.throttle1.msg_count.Response_Data::4          215                      
system.ruby.network.routers5.throttle1.msg_bytes.Control::2         2040                      
system.ruby.network.routers5.throttle1.msg_bytes.Response_Data::4        29240                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.throttle0.link_utilization     0.059441                      
system.ruby.network.routers7.throttle0.msg_count.Response_Data::4         1154                      
system.ruby.network.routers7.throttle0.msg_count.Writeback_Control::3         1139                      
system.ruby.network.routers7.throttle0.msg_bytes.Response_Data::4       156944                      
system.ruby.network.routers7.throttle0.msg_bytes.Writeback_Control::3         9112                      
system.ruby.network.routers7.throttle1.link_utilization     0.058754                      
system.ruby.network.routers7.throttle1.msg_count.Control::2         1154                      
system.ruby.network.routers7.throttle1.msg_count.Data::2         1095                      
system.ruby.network.routers7.throttle1.msg_count.Response_Data::4           44                      
system.ruby.network.routers7.throttle1.msg_bytes.Control::2         9232                      
system.ruby.network.routers7.throttle1.msg_bytes.Data::2       148920                      
system.ruby.network.routers7.throttle1.msg_bytes.Response_Data::4         5984                      
system.ruby.network.routers8.throttle0.link_utilization     0.498601                      
system.ruby.network.routers8.throttle0.msg_count.Response_Data::4         9699                      
system.ruby.network.routers8.throttle0.msg_count.Writeback_Control::3         9230                      
system.ruby.network.routers8.throttle0.msg_bytes.Response_Data::4      1319064                      
system.ruby.network.routers8.throttle0.msg_bytes.Writeback_Control::3        73840                      
system.ruby.network.routers8.throttle1.link_utilization     0.527625                      
system.ruby.network.routers8.throttle1.msg_count.Control::2        11851                      
system.ruby.network.routers8.throttle1.msg_count.Data::2        10141                      
system.ruby.network.routers8.throttle1.msg_bytes.Control::2        94808                      
system.ruby.network.routers8.throttle1.msg_bytes.Data::2      1379176                      
system.ruby.network.routers8.throttle2.link_utilization     0.012947                      
system.ruby.network.routers8.throttle2.msg_count.Response_Data::4          253                      
system.ruby.network.routers8.throttle2.msg_count.Writeback_Control::3          220                      
system.ruby.network.routers8.throttle2.msg_bytes.Response_Data::4        34408                      
system.ruby.network.routers8.throttle2.msg_bytes.Writeback_Control::3         1760                      
system.ruby.network.routers8.throttle3.link_utilization     0.012460                      
system.ruby.network.routers8.throttle3.msg_count.Response_Data::4          244                      
system.ruby.network.routers8.throttle3.msg_count.Writeback_Control::3          203                      
system.ruby.network.routers8.throttle3.msg_bytes.Response_Data::4        33184                      
system.ruby.network.routers8.throttle3.msg_bytes.Writeback_Control::3         1624                      
system.ruby.network.routers8.throttle4.link_utilization     0.012583                      
system.ruby.network.routers8.throttle4.msg_count.Response_Data::4          246                      
system.ruby.network.routers8.throttle4.msg_count.Writeback_Control::3          212                      
system.ruby.network.routers8.throttle4.msg_bytes.Response_Data::4        33456                      
system.ruby.network.routers8.throttle4.msg_bytes.Writeback_Control::3         1696                      
system.ruby.network.routers8.throttle5.link_utilization     0.013030                      
system.ruby.network.routers8.throttle5.msg_count.Response_Data::4          255                      
system.ruby.network.routers8.throttle5.msg_count.Writeback_Control::3          215                      
system.ruby.network.routers8.throttle5.msg_bytes.Response_Data::4        34680                      
system.ruby.network.routers8.throttle5.msg_bytes.Writeback_Control::3         1720                      
system.ruby.network.routers8.throttle6.link_utilization            0                      
system.ruby.network.routers8.throttle7.link_utilization     0.059441                      
system.ruby.network.routers8.throttle7.msg_count.Response_Data::4         1154                      
system.ruby.network.routers8.throttle7.msg_count.Writeback_Control::3         1139                      
system.ruby.network.routers8.throttle7.msg_bytes.Response_Data::4       156944                      
system.ruby.network.routers8.throttle7.msg_bytes.Writeback_Control::3         9112                      
system.work_item_type0::samples                     1                       # Run time stat forwork_item_type0
system.work_item_type0::mean                141543500                       # Run time stat forwork_item_type0
system.work_item_type0::gmean            141543500.000000                       # Run time stat forwork_item_type0
system.work_item_type0::stdev                     nan                       # Run time stat forwork_item_type0
system.work_item_type0::0-8.38861e+06               0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::8.38861e+06-1.67772e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.67772e+07-2.51658e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::2.51658e+07-3.35544e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::3.35544e+07-4.1943e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::4.1943e+07-5.03316e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::5.03316e+07-5.87203e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::5.87203e+07-6.71089e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::6.71089e+07-7.54975e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::7.54975e+07-8.38861e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::8.38861e+07-9.22747e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::9.22747e+07-1.00663e+08            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.00663e+08-1.09052e+08            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.09052e+08-1.17441e+08            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.17441e+08-1.25829e+08            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.25829e+08-1.34218e+08            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.34218e+08-1.42606e+08            1    100.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::1.42606e+08-1.50995e+08            0      0.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::1.50995e+08-1.59384e+08            0      0.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::total                       1                       # Run time stat forwork_item_type0
system.ruby.delayVCHist.vnet_1::bucket_size           16                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket          159                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples         11851                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.437431                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        3.725659                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |       11729     98.97%     98.97% |          81      0.68%     99.65% |          21      0.18%     99.83% |          10      0.08%     99.92% |           7      0.06%     99.97% |           3      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total           11851                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size           16                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket          159                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples         11219                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         1.028701                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        5.084197                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |       10870     96.89%     96.89% |         295      2.63%     99.52% |          41      0.37%     99.88% |           6      0.05%     99.94% |           6      0.05%     99.99% |           0      0.00%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total           11219                       # delay histogram for vnet_2
system.ruby.LD.latency_hist::bucket_size          256                      
system.ruby.LD.latency_hist::max_bucket          2559                      
system.ruby.LD.latency_hist::samples          1034202                      
system.ruby.LD.latency_hist::mean            2.565926                      
system.ruby.LD.latency_hist::gmean           1.024941                      
system.ruby.LD.latency_hist::stdev          35.160537                      
system.ruby.LD.latency_hist              |     1033298     99.91%     99.91% |         156      0.02%     99.93% |         147      0.01%     99.94% |         119      0.01%     99.95% |         139      0.01%     99.97% |         234      0.02%     99.99% |          88      0.01%    100.00% |          17      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist::total            1034202                      
system.ruby.LD.hit_latency_hist::bucket_size            1                      
system.ruby.LD.hit_latency_hist::max_bucket            9                      
system.ruby.LD.hit_latency_hist::samples      1029551                      
system.ruby.LD.hit_latency_hist::mean               1                      
system.ruby.LD.hit_latency_hist::gmean              1                      
system.ruby.LD.hit_latency_hist          |           0      0.00%      0.00% |     1029551    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist::total        1029551                      
system.ruby.LD.miss_latency_hist::bucket_size          256                      
system.ruby.LD.miss_latency_hist::max_bucket         2559                      
system.ruby.LD.miss_latency_hist::samples         4651                      
system.ruby.LD.miss_latency_hist::mean     349.201247                      
system.ruby.LD.miss_latency_hist::gmean    239.361886                      
system.ruby.LD.miss_latency_hist::stdev    392.722632                      
system.ruby.LD.miss_latency_hist         |        3747     80.56%     80.56% |         156      3.35%     83.92% |         147      3.16%     87.08% |         119      2.56%     89.64% |         139      2.99%     92.63% |         234      5.03%     97.66% |          88      1.89%     99.55% |          17      0.37%     99.91% |           4      0.09%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist::total          4651                      
system.ruby.ST.latency_hist::bucket_size          256                      
system.ruby.ST.latency_hist::max_bucket          2559                      
system.ruby.ST.latency_hist::samples           892480                      
system.ruby.ST.latency_hist::mean            2.084841                      
system.ruby.ST.latency_hist::gmean           1.010893                      
system.ruby.ST.latency_hist::stdev          36.143374                      
system.ruby.ST.latency_hist              |      891927     99.94%     99.94% |          12      0.00%     99.94% |          14      0.00%     99.94% |          45      0.01%     99.95% |          81      0.01%     99.96% |         173      0.02%     99.97% |         217      0.02%    100.00% |          11      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist::total             892480                      
system.ruby.ST.hit_latency_hist::bucket_size            1                      
system.ruby.ST.hit_latency_hist::max_bucket            9                      
system.ruby.ST.hit_latency_hist::samples       890821                      
system.ruby.ST.hit_latency_hist::mean               1                      
system.ruby.ST.hit_latency_hist::gmean              1                      
system.ruby.ST.hit_latency_hist          |           0      0.00%      0.00% |      890821    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist::total         890821                      
system.ruby.ST.miss_latency_hist::bucket_size          256                      
system.ruby.ST.miss_latency_hist::max_bucket         2559                      
system.ruby.ST.miss_latency_hist::samples         1659                      
system.ruby.ST.miss_latency_hist::mean     584.603978                      
system.ruby.ST.miss_latency_hist::gmean    339.821266                      
system.ruby.ST.miss_latency_hist::stdev    602.512658                      
system.ruby.ST.miss_latency_hist         |        1106     66.67%     66.67% |          12      0.72%     67.39% |          14      0.84%     68.23% |          45      2.71%     70.95% |          81      4.88%     75.83% |         173     10.43%     86.26% |         217     13.08%     99.34% |          11      0.66%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist::total          1659                      
system.ruby.IFETCH.latency_hist::bucket_size          256                      
system.ruby.IFETCH.latency_hist::max_bucket         2559                      
system.ruby.IFETCH.latency_hist::samples      5759703                      
system.ruby.IFETCH.latency_hist::mean        1.195852                      
system.ruby.IFETCH.latency_hist::gmean       1.005121                      
system.ruby.IFETCH.latency_hist::stdev       6.443713                      
system.ruby.IFETCH.latency_hist          |     5759660    100.00%    100.00% |          35      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist::total        5759703                      
system.ruby.IFETCH.hit_latency_hist::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist::samples      5754166                      
system.ruby.IFETCH.hit_latency_hist::mean            1                      
system.ruby.IFETCH.hit_latency_hist::gmean            1                      
system.ruby.IFETCH.hit_latency_hist      |           0      0.00%      0.00% |     5754166    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist::total      5754166                      
system.ruby.IFETCH.miss_latency_hist::bucket_size          256                      
system.ruby.IFETCH.miss_latency_hist::max_bucket         2559                      
system.ruby.IFETCH.miss_latency_hist::samples         5537                      
system.ruby.IFETCH.miss_latency_hist::mean   204.729095                      
system.ruby.IFETCH.miss_latency_hist::gmean   203.053269                      
system.ruby.IFETCH.miss_latency_hist::stdev    41.546695                      
system.ruby.IFETCH.miss_latency_hist     |        5494     99.22%     99.22% |          35      0.63%     99.86% |           3      0.05%     99.91% |           1      0.02%     99.93% |           0      0.00%     99.93% |           2      0.04%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist::total         5537                      
system.ruby.Load_Linked.latency_hist::bucket_size           32                      
system.ruby.Load_Linked.latency_hist::max_bucket          319                      
system.ruby.Load_Linked.latency_hist::samples        16696                      
system.ruby.Load_Linked.latency_hist::mean     1.045580                      
system.ruby.Load_Linked.latency_hist::gmean     1.001258                      
system.ruby.Load_Linked.latency_hist::stdev     2.965331                      
system.ruby.Load_Linked.latency_hist     |       16692     99.98%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           1      0.01%     99.98% |           0      0.00%     99.98% |           3      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.latency_hist::total        16696                      
system.ruby.Load_Linked.hit_latency_hist::bucket_size            1                      
system.ruby.Load_Linked.hit_latency_hist::max_bucket            9                      
system.ruby.Load_Linked.hit_latency_hist::samples        16692                      
system.ruby.Load_Linked.hit_latency_hist::mean            1                      
system.ruby.Load_Linked.hit_latency_hist::gmean            1                      
system.ruby.Load_Linked.hit_latency_hist |           0      0.00%      0.00% |       16692    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.hit_latency_hist::total        16692                      
system.ruby.Load_Linked.miss_latency_hist::bucket_size           32                      
system.ruby.Load_Linked.miss_latency_hist::max_bucket          319                      
system.ruby.Load_Linked.miss_latency_hist::samples            4                      
system.ruby.Load_Linked.miss_latency_hist::mean   191.250000                      
system.ruby.Load_Linked.miss_latency_hist::gmean   189.763131                      
system.ruby.Load_Linked.miss_latency_hist::stdev    26.183646                      
system.ruby.Load_Linked.miss_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           3     75.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.miss_latency_hist::total            4                      
system.ruby.Store_Conditional.latency_hist::bucket_size            1                      
system.ruby.Store_Conditional.latency_hist::max_bucket            9                      
system.ruby.Store_Conditional.latency_hist::samples        16696                      
system.ruby.Store_Conditional.latency_hist::mean            1                      
system.ruby.Store_Conditional.latency_hist::gmean            1                      
system.ruby.Store_Conditional.latency_hist |           0      0.00%      0.00% |       16696    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.latency_hist::total        16696                      
system.ruby.Store_Conditional.hit_latency_hist::bucket_size            1                      
system.ruby.Store_Conditional.hit_latency_hist::max_bucket            9                      
system.ruby.Store_Conditional.hit_latency_hist::samples        16696                      
system.ruby.Store_Conditional.hit_latency_hist::mean            1                      
system.ruby.Store_Conditional.hit_latency_hist::gmean            1                      
system.ruby.Store_Conditional.hit_latency_hist |           0      0.00%      0.00% |       16696    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.hit_latency_hist::total        16696                      
system.ruby.L1Cache.miss_mach_latency_hist::bucket_size          256                      
system.ruby.L1Cache.miss_mach_latency_hist::max_bucket         2559                      
system.ruby.L1Cache.miss_mach_latency_hist::samples         1078                      
system.ruby.L1Cache.miss_mach_latency_hist::mean   486.961039                      
system.ruby.L1Cache.miss_mach_latency_hist::gmean   199.649537                      
system.ruby.L1Cache.miss_mach_latency_hist::stdev   556.378998                      
system.ruby.L1Cache.miss_mach_latency_hist |         657     60.95%     60.95% |          25      2.32%     63.27% |          40      3.71%     66.98% |          67      6.22%     73.19% |         127     11.78%     84.97% |         133     12.34%     97.31% |          29      2.69%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_mach_latency_hist::total         1078                      
system.ruby.Directory.miss_mach_latency_hist::bucket_size          256                      
system.ruby.Directory.miss_mach_latency_hist::max_bucket         2559                      
system.ruby.Directory.miss_mach_latency_hist::samples        10773                      
system.ruby.Directory.miss_mach_latency_hist::mean   297.354405                      
system.ruby.Directory.miss_mach_latency_hist::gmean   236.384102                      
system.ruby.Directory.miss_mach_latency_hist::stdev   327.223372                      
system.ruby.Directory.miss_mach_latency_hist |        9694     89.98%     89.98% |         178      1.65%     91.64% |         124      1.15%     92.79% |          98      0.91%     93.70% |          93      0.86%     94.56% |         276      2.56%     97.12% |         278      2.58%     99.70% |          28      0.26%     99.96% |           4      0.04%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_mach_latency_hist::total        10773                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::bucket_size            1                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::max_bucket            9                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::samples            1                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::stdev          nan                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::total            1                      
system.ruby.Directory.miss_latency_hist.initial_to_forward::bucket_size            1                      
system.ruby.Directory.miss_latency_hist.initial_to_forward::max_bucket            9                      
system.ruby.Directory.miss_latency_hist.initial_to_forward::samples            1                      
system.ruby.Directory.miss_latency_hist.initial_to_forward::stdev          nan                      
system.ruby.Directory.miss_latency_hist.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist.initial_to_forward::total            1                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response::bucket_size            1                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response::max_bucket            9                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response::samples            1                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response::stdev          nan                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist.forward_to_first_response::total            1                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::bucket_size           16                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::max_bucket          159                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::samples            1                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::mean          153                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::gmean   153.000000                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::stdev          nan                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.Directory.miss_latency_hist.first_response_to_completion::total            1                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::bucket_size          256                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::max_bucket         2559                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::samples          806                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::mean   426.745658                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::gmean   169.393613                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::stdev   551.642549                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist |         543     67.37%     67.37% |          25      3.10%     70.47% |          29      3.60%     74.07% |          27      3.35%     77.42% |          48      5.96%     83.37% |         107     13.28%     96.65% |          27      3.35%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::total          806                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::bucket_size          256                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::max_bucket         2559                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::samples         3845                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::mean   332.946164                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::gmean   257.354368                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::stdev   348.305981                      
system.ruby.LD.Directory.miss_type_mach_latency_hist |        3204     83.33%     83.33% |         131      3.41%     86.74% |         118      3.07%     89.80% |          92      2.39%     92.20% |          91      2.37%     94.56% |         127      3.30%     97.87% |          61      1.59%     99.45% |          17      0.44%     99.90% |           4      0.10%    100.00% |           0      0.00%    100.00%
system.ruby.LD.Directory.miss_type_mach_latency_hist::total         3845                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist::bucket_size          256                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist::max_bucket         2559                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist::samples          233                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist::mean   733.163090                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist::gmean   376.711060                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist::stdev   522.544025                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist |          81     34.76%     34.76% |           0      0.00%     34.76% |           8      3.43%     38.20% |          40     17.17%     55.36% |          79     33.91%     89.27% |          24     10.30%     99.57% |           1      0.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L1Cache.miss_type_mach_latency_hist::total          233                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::bucket_size          256                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::max_bucket         2559                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::samples         1426                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::mean   560.330295                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::gmean   334.146864                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::stdev   611.331046                      
system.ruby.ST.Directory.miss_type_mach_latency_hist |        1025     71.88%     71.88% |          12      0.84%     72.72% |           6      0.42%     73.14% |           5      0.35%     73.49% |           2      0.14%     73.63% |         149     10.45%     84.08% |         216     15.15%     99.23% |          11      0.77%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.Directory.miss_type_mach_latency_hist::total         1426                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::bucket_size          256                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::max_bucket         2559                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::samples           39                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::mean   260.512821                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::gmean   134.247001                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::stdev   398.368705                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist |          33     84.62%     84.62% |           0      0.00%     84.62% |           3      7.69%     92.31% |           0      0.00%     92.31% |           0      0.00%     92.31% |           2      5.13%     97.44% |           1      2.56%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::total           39                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::bucket_size          256                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::max_bucket         2559                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::samples         5498                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::mean   204.333394                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::gmean   203.650146                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::stdev    24.881425                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist |        5461     99.33%     99.33% |          35      0.64%     99.96% |           0      0.00%     99.96% |           1      0.02%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::total         5498                      
system.ruby.Load_Linked.Directory.miss_type_mach_latency_hist::bucket_size           32                      
system.ruby.Load_Linked.Directory.miss_type_mach_latency_hist::max_bucket          319                      
system.ruby.Load_Linked.Directory.miss_type_mach_latency_hist::samples            4                      
system.ruby.Load_Linked.Directory.miss_type_mach_latency_hist::mean   191.250000                      
system.ruby.Load_Linked.Directory.miss_type_mach_latency_hist::gmean   189.763131                      
system.ruby.Load_Linked.Directory.miss_type_mach_latency_hist::stdev    26.183646                      
system.ruby.Load_Linked.Directory.miss_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           3     75.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.Directory.miss_type_mach_latency_hist::total            4                      
system.ruby.Directory_Controller.GETX           14878      0.00%      0.00%
system.ruby.Directory_Controller.PUTX           10141      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        10773      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack        10141      0.00%      0.00%
system.ruby.Directory_Controller.I.GETX         10773      0.00%      0.00%
system.ruby.Directory_Controller.M.GETX          1078      0.00%      0.00%
system.ruby.Directory_Controller.M.PUTX         10141      0.00%      0.00%
system.ruby.Directory_Controller.IM.GETX         3027      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data        10773      0.00%      0.00%
system.ruby.Directory_Controller.MI.Memory_Ack        10141      0.00%      0.00%
system.ruby.L1Cache_Controller.Load      |     1031932     99.78%     99.78% |         428      0.04%     99.82% |         421      0.04%     99.86% |         428      0.04%     99.90% |         416      0.04%     99.94% |           0      0.00%     99.94% |         577      0.06%    100.00%
system.ruby.L1Cache_Controller.Load::total      1034202                      
system.ruby.L1Cache_Controller.Ifetch    |     5759651    100.00%    100.00% |          13      0.00%    100.00% |          13      0.00%    100.00% |          13      0.00%    100.00% |          13      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total      5759703                      
system.ruby.L1Cache_Controller.Store     |      924413     99.84%     99.84% |         216      0.02%     99.87% |         226      0.02%     99.89% |         216      0.02%     99.91% |         224      0.02%     99.94% |           0      0.00%     99.94% |         577      0.06%    100.00%
system.ruby.L1Cache_Controller.Store::total       925872                      
system.ruby.L1Cache_Controller.Data      |        9699     81.84%     81.84% |         253      2.13%     83.98% |         244      2.06%     86.03% |         246      2.08%     88.11% |         255      2.15%     90.26% |           0      0.00%     90.26% |        1154      9.74%    100.00%
system.ruby.L1Cache_Controller.Data::total        11851                      
system.ruby.L1Cache_Controller.Fwd_GETX  |         184     17.07%     17.07% |         220     20.41%     37.48% |         203     18.83%     56.31% |         212     19.67%     75.97% |         215     19.94%     95.92% |           0      0.00%     95.92% |          44      4.08%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total         1078                      
system.ruby.L1Cache_Controller.Replacement |        9141     88.93%     88.93% |           0      0.00%     88.93% |           0      0.00%     88.93% |           0      0.00%     88.93% |           0      0.00%     88.93% |           0      0.00%     88.93% |        1138     11.07%    100.00%
system.ruby.L1Cache_Controller.Replacement::total        10279                      
system.ruby.L1Cache_Controller.Writeback_Ack |        9046     89.20%     89.20% |           0      0.00%     89.20% |           0      0.00%     89.20% |           0      0.00%     89.20% |           0      0.00%     89.20% |           0      0.00%     89.20% |        1095     10.80%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack::total        10141                      
system.ruby.L1Cache_Controller.I.Load    |        3202     68.85%     68.85% |         221      4.75%     73.60% |         215      4.62%     78.22% |         215      4.62%     82.84% |         221      4.75%     87.59% |           0      0.00%     87.59% |         577     12.41%    100.00%
system.ruby.L1Cache_Controller.I.Load::total         4651                      
system.ruby.L1Cache_Controller.I.Ifetch  |        5485     99.06%     99.06% |          13      0.23%     99.30% |          13      0.23%     99.53% |          13      0.23%     99.77% |          13      0.23%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total         5537                      
system.ruby.L1Cache_Controller.I.Store   |        1012     60.85%     60.85% |          19      1.14%     62.00% |          16      0.96%     62.96% |          18      1.08%     64.04% |          21      1.26%     65.30% |           0      0.00%     65.30% |         577     34.70%    100.00%
system.ruby.L1Cache_Controller.I.Store::total         1663                      
system.ruby.L1Cache_Controller.I.Replacement |          95     68.84%     68.84% |           0      0.00%     68.84% |           0      0.00%     68.84% |           0      0.00%     68.84% |           0      0.00%     68.84% |           0      0.00%     68.84% |          43     31.16%    100.00%
system.ruby.L1Cache_Controller.I.Replacement::total          138                      
system.ruby.L1Cache_Controller.M.Load    |     1028730     99.92%     99.92% |         207      0.02%     99.94% |         206      0.02%     99.96% |         213      0.02%     99.98% |         195      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      1029551                      
system.ruby.L1Cache_Controller.M.Ifetch  |     5754166    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Ifetch::total      5754166                      
system.ruby.L1Cache_Controller.M.Store   |      923401     99.91%     99.91% |         197      0.02%     99.93% |         210      0.02%     99.96% |         198      0.02%     99.98% |         203      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total       924209                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |         184     17.07%     17.07% |         220     20.41%     37.48% |         203     18.83%     56.31% |         212     19.67%     75.97% |         215     19.94%     95.92% |           0      0.00%     95.92% |          44      4.08%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total         1078                      
system.ruby.L1Cache_Controller.M.Replacement |        9046     89.20%     89.20% |           0      0.00%     89.20% |           0      0.00%     89.20% |           0      0.00%     89.20% |           0      0.00%     89.20% |           0      0.00%     89.20% |        1095     10.80%    100.00%
system.ruby.L1Cache_Controller.M.Replacement::total        10141                      
system.ruby.L1Cache_Controller.MI.Writeback_Ack |        9046     89.20%     89.20% |           0      0.00%     89.20% |           0      0.00%     89.20% |           0      0.00%     89.20% |           0      0.00%     89.20% |           0      0.00%     89.20% |        1095     10.80%    100.00%
system.ruby.L1Cache_Controller.MI.Writeback_Ack::total        10141                      
system.ruby.L1Cache_Controller.IS.Data   |        8687     85.27%     85.27% |         234      2.30%     87.56% |         228      2.24%     89.80% |         228      2.24%     92.04% |         234      2.30%     94.34% |           0      0.00%     94.34% |         577      5.66%    100.00%
system.ruby.L1Cache_Controller.IS.Data::total        10188                      
system.ruby.L1Cache_Controller.IM.Data   |        1012     60.85%     60.85% |          19      1.14%     62.00% |          16      0.96%     62.96% |          18      1.08%     64.04% |          21      1.26%     65.30% |           0      0.00%     65.30% |         577     34.70%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total         1663                      

---------- End Simulation Statistics   ----------
