

================================================================
== Vivado HLS Report for 'fft_stage90'
================================================================
* Date:           Thu Jul 13 07:17:29 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        fft_stages.proj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.635 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_sin_or_cos_double_s_fu_281  |sin_or_cos_double_s  |       27|       35| 0.270 us | 0.350 us |   27|   35|   none  |
        |grp_sin_or_cos_double_s_fu_300  |sin_or_cos_double_s  |       27|       35| 0.270 us | 0.350 us |   27|   35|   none  |
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- butterfly_loop  |        ?|        ?|         ?|          -|          -|   512|    no    |
        | + dft_loop       |        ?|        ?|         2|          -|          -|     ?|    no    |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 2 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 8 [1/1] (0.75ns)   --->   "br label %0" [fft_stages.cpp:47]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 7.58>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_V = phi i14 [ 0, %ap_fixed_base.exit852 ], [ %a_V, %butterfly_loop_end ]"   --->   Operation 9 'phi' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %ap_fixed_base.exit852 ], [ %j, %butterfly_loop_end ]"   --->   Operation 10 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln891 = zext i10 %i to i32" [fft_stages.cpp:49]   --->   Operation 11 'zext' 'zext_ln891' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.85ns)   --->   "%icmp_ln47 = icmp eq i10 %i, -512" [fft_stages.cpp:47]   --->   Operation 13 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.93ns)   --->   "%j = add i10 %i, 1" [fft_stages.cpp:47]   --->   Operation 14 'add' 'j' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln47, label %2, label %butterfly_loop_begin" [fft_stages.cpp:47]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.86ns)   --->   "%icmp_ln885 = icmp eq i14 %tmp_V, 0" [fft_stages.cpp:48]   --->   Operation 16 'icmp' 'icmp_ln885' <Predicate = (!icmp_ln47)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.98ns)   --->   "%tmp_V_4 = sub i14 0, %tmp_V" [fft_stages.cpp:48]   --->   Operation 17 'sub' 'tmp_V_4' <Predicate = (!icmp_ln47)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln889 = zext i14 %tmp_V_4 to i22" [fft_stages.cpp:48]   --->   Operation 18 'zext' 'zext_ln889' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_s = call i22 @llvm.part.select.i22(i22 %zext_ln889, i32 21, i32 0) nounwind" [fft_stages.cpp:48]   --->   Operation 19 'partselect' 'p_Result_s' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_Result_31 = call i32 @_ssdm_op_BitConcatenate.i32.i10.i22(i10 -1, i22 %p_Result_s)" [fft_stages.cpp:48]   --->   Operation 20 'bitconcatenate' 'p_Result_31' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.28ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_31, i1 true) nounwind" [fft_stages.cpp:48]   --->   Operation 21 'cttz' 'l' <Predicate = (!icmp_ln47)> <Delay = 1.28> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.20ns)   --->   "%sub_ln894 = sub nsw i32 22, %l" [fft_stages.cpp:48]   --->   Operation 22 'sub' 'sub_ln894' <Predicate = (!icmp_ln47)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln894 = trunc i32 %sub_ln894 to i22" [fft_stages.cpp:48]   --->   Operation 23 'trunc' 'trunc_ln894' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.20ns)   --->   "%lsb_index = add nsw i32 -53, %sub_ln894" [fft_stages.cpp:48]   --->   Operation 24 'add' 'lsb_index' <Predicate = (!icmp_ln47)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [fft_stages.cpp:48]   --->   Operation 25 'partselect' 'tmp' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.09ns)   --->   "%icmp_ln897 = icmp sgt i31 %tmp, 0" [fft_stages.cpp:48]   --->   Operation 26 'icmp' 'icmp_ln897' <Predicate = (!icmp_ln47)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894 to i5" [fft_stages.cpp:48]   --->   Operation 27 'trunc' 'trunc_ln897' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.87ns)   --->   "%sub_ln897 = sub i5 12, %trunc_ln897" [fft_stages.cpp:48]   --->   Operation 28 'sub' 'sub_ln897' <Predicate = (!icmp_ln47)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%zext_ln897 = zext i5 %sub_ln897 to i22" [fft_stages.cpp:48]   --->   Operation 29 'zext' 'zext_ln897' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%lshr_ln897 = lshr i22 -1, %zext_ln897" [fft_stages.cpp:48]   --->   Operation 30 'lshr' 'lshr_ln897' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%p_Result_25 = and i22 %zext_ln889, %lshr_ln897" [fft_stages.cpp:48]   --->   Operation 31 'and' 'p_Result_25' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.86ns) (out node of the LUT)   --->   "%icmp_ln897_1 = icmp ne i22 %p_Result_25, 0" [fft_stages.cpp:48]   --->   Operation 32 'icmp' 'icmp_ln897_1' <Predicate = (!icmp_ln47)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln897, %icmp_ln897_1" [fft_stages.cpp:48]   --->   Operation 33 'and' 'a' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [fft_stages.cpp:48]   --->   Operation 34 'bitselect' 'tmp_11' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln899 = xor i1 %tmp_11, true" [fft_stages.cpp:48]   --->   Operation 35 'xor' 'xor_ln899' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.08ns)   --->   "%add_ln899 = add i22 -53, %trunc_ln894" [fft_stages.cpp:48]   --->   Operation 36 'add' 'add_ln899' <Predicate = (!icmp_ln47)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i22.i22(i22 %zext_ln889, i22 %add_ln899)" [fft_stages.cpp:48]   --->   Operation 37 'bitselect' 'p_Result_4' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln899 = and i1 %p_Result_4, %xor_ln899" [fft_stages.cpp:48]   --->   Operation 38 'and' 'and_ln899' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln899 = or i1 %and_ln899, %a" [fft_stages.cpp:48]   --->   Operation 39 'or' 'or_ln899' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)" [fft_stages.cpp:48]   --->   Operation 40 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln47)> <Delay = 0.33>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m = zext i14 %tmp_V_4 to i64" [fft_stages.cpp:48]   --->   Operation 41 'zext' 'm' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln907_1 = zext i14 %tmp_V_4 to i32" [fft_stages.cpp:48]   --->   Operation 42 'zext' 'zext_ln907_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.11ns)   --->   "%icmp_ln908 = icmp sgt i32 %lsb_index, 0" [fft_stages.cpp:48]   --->   Operation 43 'icmp' 'icmp_ln908' <Predicate = (!icmp_ln47)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.20ns)   --->   "%add_ln908 = add nsw i32 -54, %sub_ln894" [fft_stages.cpp:48]   --->   Operation 44 'add' 'add_ln908' <Predicate = (!icmp_ln47)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln908 = lshr i32 %zext_ln907_1, %add_ln908" [fft_stages.cpp:48]   --->   Operation 45 'lshr' 'lshr_ln908' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln908 = zext i32 %lshr_ln908 to i64" [fft_stages.cpp:48]   --->   Operation 46 'zext' 'zext_ln908' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.20ns)   --->   "%sub_ln908 = sub i32 54, %sub_ln894" [fft_stages.cpp:48]   --->   Operation 47 'sub' 'sub_ln908' <Predicate = (!icmp_ln47)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln908_1 = zext i32 %sub_ln908 to i64" [fft_stages.cpp:48]   --->   Operation 48 'zext' 'zext_ln908_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln908 = shl i64 %m, %zext_ln908_1" [fft_stages.cpp:48]   --->   Operation 49 'shl' 'shl_ln908' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln908, i64 %zext_ln908, i64 %shl_ln908" [fft_stages.cpp:48]   --->   Operation 50 'select' 'm_1' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln911 = zext i32 %or_ln to i64" [fft_stages.cpp:48]   --->   Operation 51 'zext' 'zext_ln911' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.47ns) (out node of the LUT)   --->   "%m_2 = add i64 %zext_ln911, %m_1" [fft_stages.cpp:48]   --->   Operation 52 'add' 'm_2' <Predicate = (!icmp_ln47)> <Delay = 1.47> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%m_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_2, i32 1, i32 63)" [fft_stages.cpp:48]   --->   Operation 53 'partselect' 'm_5' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_2, i32 54)" [fft_stages.cpp:48]   --->   Operation 54 'bitselect' 'tmp_12' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l to i11" [fft_stages.cpp:48]   --->   Operation 55 'trunc' 'trunc_ln893' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.98ns)   --->   "%a_V = add i14 -13, %tmp_V" [fft_stages.cpp:50]   --->   Operation 56 'add' 'a_V' <Predicate = (!icmp_ln47)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "ret void" [fft_stages.cpp:63]   --->   Operation 57 'ret' <Predicate = (icmp_ln47)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.52>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%m_6 = zext i63 %m_5 to i64" [fft_stages.cpp:48]   --->   Operation 58 'zext' 'm_6' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.45ns)   --->   "%select_ln915 = select i1 %tmp_12, i11 1023, i11 1022" [fft_stages.cpp:48]   --->   Operation 59 'select' 'select_ln915' <Predicate = (!icmp_ln885)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 11, %trunc_ln893" [fft_stages.cpp:48]   --->   Operation 60 'sub' 'sub_ln915' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 61 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %sub_ln915, %select_ln915" [fft_stages.cpp:48]   --->   Operation 61 'add' 'add_ln915' <Predicate = (!icmp_ln885)> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_8 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 true, i11 %add_ln915)" [fft_stages.cpp:48]   --->   Operation 62 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_32 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_6, i12 %tmp_8, i32 52, i32 63)" [fft_stages.cpp:48]   --->   Operation 63 'partset' 'p_Result_32' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln729 = bitcast i64 %p_Result_32 to double" [fft_stages.cpp:48]   --->   Operation 64 'bitcast' 'bitcast_ln729' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.49ns)   --->   "%select_ln885 = select i1 %icmp_ln885, double 0.000000e+00, double %bitcast_ln729" [fft_stages.cpp:48]   --->   Operation 65 'select' 'select_ln885' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [2/2] (3.50ns)   --->   "%v_assign = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->fft_stages.cpp:48]   --->   Operation 66 'call' 'v_assign' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 67 [2/2] (3.50ns)   --->   "%v_assign_1 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->fft_stages.cpp:49]   --->   Operation 67 'call' 'v_assign_1' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.87>
ST_4 : Operation 68 [1/2] (7.87ns)   --->   "%v_assign = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->fft_stages.cpp:48]   --->   Operation 68 'call' 'v_assign' <Predicate = true> <Delay = 7.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 69 [1/2] (7.87ns)   --->   "%v_assign_1 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->fft_stages.cpp:49]   --->   Operation 69 'call' 'v_assign_1' <Predicate = true> <Delay = 7.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 5.68>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str2) nounwind" [fft_stages.cpp:47]   --->   Operation 70 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str2)" [fft_stages.cpp:47]   --->   Operation 71 'specregionbegin' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %v_assign to i64" [fft_stages.cpp:48]   --->   Operation 72 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [fft_stages.cpp:48]   --->   Operation 73 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_33 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [fft_stages.cpp:48]   --->   Operation 74 'bitselect' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [fft_stages.cpp:48]   --->   Operation 75 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [fft_stages.cpp:48]   --->   Operation 76 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [fft_stages.cpp:48]   --->   Operation 77 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_9 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [fft_stages.cpp:48]   --->   Operation 78 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_34 = zext i53 %tmp_9 to i54" [fft_stages.cpp:48]   --->   Operation 79 'zext' 'p_Result_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (1.31ns)   --->   "%man_V_1 = sub i54 0, %p_Result_34" [fft_stages.cpp:48]   --->   Operation 80 'sub' 'man_V_1' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.41ns)   --->   "%man_V_2 = select i1 %p_Result_33, i54 %man_V_1, i54 %p_Result_34" [fft_stages.cpp:48]   --->   Operation 81 'select' 'man_V_2' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (1.46ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [fft_stages.cpp:48]   --->   Operation 82 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.96ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [fft_stages.cpp:48]   --->   Operation 83 'sub' 'F2' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.86ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 11" [fft_stages.cpp:48]   --->   Operation 84 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.96ns)   --->   "%add_ln581 = add i12 -11, %F2" [fft_stages.cpp:48]   --->   Operation 85 'add' 'add_ln581' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.96ns)   --->   "%sub_ln581 = sub i12 11, %F2" [fft_stages.cpp:48]   --->   Operation 86 'sub' 'sub_ln581' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.43ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [fft_stages.cpp:48]   --->   Operation 87 'select' 'sh_amt' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [fft_stages.cpp:48]   --->   Operation 88 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581_1 = sext i12 %sh_amt to i22" [fft_stages.cpp:48]   --->   Operation 89 'sext' 'sext_ln581_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.86ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 11" [fft_stages.cpp:48]   --->   Operation 90 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2 to i22" [fft_stages.cpp:48]   --->   Operation 91 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.86ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [fft_stages.cpp:48]   --->   Operation 92 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.86ns)   --->   "%icmp_ln603 = icmp ult i12 %sh_amt, 22" [fft_stages.cpp:48]   --->   Operation 93 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [fft_stages.cpp:48]   --->   Operation 94 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [fft_stages.cpp:48]   --->   Operation 95 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i22" [fft_stages.cpp:48]   --->   Operation 96 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [fft_stages.cpp:48]   --->   Operation 97 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%select_ln588 = select i1 %tmp_14, i22 -1, i22 0" [fft_stages.cpp:48]   --->   Operation 98 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604 = shl i22 %trunc_ln583, %sext_ln581_1" [fft_stages.cpp:48]   --->   Operation 99 'shl' 'shl_ln604' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [fft_stages.cpp:48]   --->   Operation 100 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [fft_stages.cpp:48]   --->   Operation 101 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.33ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [fft_stages.cpp:48]   --->   Operation 102 'or' 'or_ln582' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [fft_stages.cpp:48]   --->   Operation 103 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [fft_stages.cpp:48]   --->   Operation 104 'and' 'and_ln581' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [fft_stages.cpp:48]   --->   Operation 105 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [fft_stages.cpp:48]   --->   Operation 106 'and' 'and_ln585' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [fft_stages.cpp:48]   --->   Operation 107 'and' 'and_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [fft_stages.cpp:48]   --->   Operation 108 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [fft_stages.cpp:48]   --->   Operation 109 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [fft_stages.cpp:48]   --->   Operation 110 'and' 'and_ln603' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i22 %shl_ln604, i22 %trunc_ln586" [fft_stages.cpp:48]   --->   Operation 111 'select' 'select_ln603' <Predicate = true> <Delay = 1.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_1" [fft_stages.cpp:48]   --->   Operation 112 'or' 'or_ln603' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585, i22 %select_ln588, i22 %trunc_ln583" [fft_stages.cpp:48]   --->   Operation 113 'select' 'select_ln603_1' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%or_ln603_1 = or i1 %and_ln585, %and_ln582" [fft_stages.cpp:48]   --->   Operation 114 'or' 'or_ln603_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node c_V)   --->   "%select_ln603_2 = select i1 %or_ln603, i22 %select_ln603, i22 %select_ln603_1" [fft_stages.cpp:48]   --->   Operation 115 'select' 'select_ln603_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603_2 = or i1 %or_ln603, %or_ln603_1" [fft_stages.cpp:48]   --->   Operation 116 'or' 'or_ln603_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.43ns) (out node of the LUT)   --->   "%c_V = select i1 %or_ln603_2, i22 %select_ln603_2, i22 0" [fft_stages.cpp:48]   --->   Operation 117 'select' 'c_V' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%ireg_V_1 = bitcast double %v_assign_1 to i64" [fft_stages.cpp:49]   --->   Operation 118 'bitcast' 'ireg_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln556_1 = trunc i64 %ireg_V_1 to i63" [fft_stages.cpp:49]   --->   Operation 119 'trunc' 'trunc_ln556_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%p_Result_35 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)" [fft_stages.cpp:49]   --->   Operation 120 'bitselect' 'p_Result_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)" [fft_stages.cpp:49]   --->   Operation 121 'partselect' 'exp_tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln461_1 = zext i11 %exp_tmp_V_1 to i12" [fft_stages.cpp:49]   --->   Operation 122 'zext' 'zext_ln461_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln565_1 = trunc i64 %ireg_V_1 to i52" [fft_stages.cpp:49]   --->   Operation 123 'trunc' 'trunc_ln565_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_2 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_1)" [fft_stages.cpp:49]   --->   Operation 124 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_36 = zext i53 %tmp_2 to i54" [fft_stages.cpp:49]   --->   Operation 125 'zext' 'p_Result_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (1.31ns)   --->   "%man_V_4 = sub i54 0, %p_Result_36" [fft_stages.cpp:49]   --->   Operation 126 'sub' 'man_V_4' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.41ns)   --->   "%man_V_5 = select i1 %p_Result_35, i54 %man_V_4, i54 %p_Result_36" [fft_stages.cpp:49]   --->   Operation 127 'select' 'man_V_5' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (1.46ns)   --->   "%icmp_ln571_1 = icmp eq i63 %trunc_ln556_1, 0" [fft_stages.cpp:49]   --->   Operation 128 'icmp' 'icmp_ln571_1' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.96ns)   --->   "%F2_1 = sub i12 1075, %zext_ln461_1" [fft_stages.cpp:49]   --->   Operation 129 'sub' 'F2_1' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.86ns)   --->   "%icmp_ln581_1 = icmp sgt i12 %F2_1, 11" [fft_stages.cpp:49]   --->   Operation 130 'icmp' 'icmp_ln581_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.96ns)   --->   "%add_ln581_1 = add i12 -11, %F2_1" [fft_stages.cpp:49]   --->   Operation 131 'add' 'add_ln581_1' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.96ns)   --->   "%sub_ln581_1 = sub i12 11, %F2_1" [fft_stages.cpp:49]   --->   Operation 132 'sub' 'sub_ln581_1' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.43ns)   --->   "%sh_amt_1 = select i1 %icmp_ln581_1, i12 %add_ln581_1, i12 %sub_ln581_1" [fft_stages.cpp:49]   --->   Operation 133 'select' 'sh_amt_1' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%sext_ln581_2 = sext i12 %sh_amt_1 to i32" [fft_stages.cpp:49]   --->   Operation 134 'sext' 'sext_ln581_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%sext_ln581_3 = sext i12 %sh_amt_1 to i22" [fft_stages.cpp:49]   --->   Operation 135 'sext' 'sext_ln581_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.86ns)   --->   "%icmp_ln582_1 = icmp eq i12 %F2_1, 11" [fft_stages.cpp:49]   --->   Operation 136 'icmp' 'icmp_ln582_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln583_1 = trunc i54 %man_V_5 to i22" [fft_stages.cpp:49]   --->   Operation 137 'trunc' 'trunc_ln583_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.86ns)   --->   "%icmp_ln585_1 = icmp ult i12 %sh_amt_1, 54" [fft_stages.cpp:49]   --->   Operation 138 'icmp' 'icmp_ln585_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.86ns)   --->   "%icmp_ln603_1 = icmp ult i12 %sh_amt_1, 22" [fft_stages.cpp:49]   --->   Operation 139 'icmp' 'icmp_ln603_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%zext_ln586_1 = zext i32 %sext_ln581_2 to i54" [fft_stages.cpp:49]   --->   Operation 140 'zext' 'zext_ln586_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%ashr_ln586_1 = ashr i54 %man_V_5, %zext_ln586_1" [fft_stages.cpp:49]   --->   Operation 141 'ashr' 'ashr_ln586_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%trunc_ln586_1 = trunc i54 %ashr_ln586_1 to i22" [fft_stages.cpp:49]   --->   Operation 142 'trunc' 'trunc_ln586_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_5)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)" [fft_stages.cpp:49]   --->   Operation 143 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_5)   --->   "%select_ln588_1 = select i1 %tmp_16, i22 -1, i22 0" [fft_stages.cpp:49]   --->   Operation 144 'select' 'select_ln588_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%shl_ln604_1 = shl i22 %trunc_ln583_1, %sext_ln581_3" [fft_stages.cpp:49]   --->   Operation 145 'shl' 'shl_ln604_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_5)   --->   "%xor_ln571_1 = xor i1 %icmp_ln571_1, true" [fft_stages.cpp:49]   --->   Operation 146 'xor' 'xor_ln571_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_5)   --->   "%and_ln582_1 = and i1 %icmp_ln582_1, %xor_ln571_1" [fft_stages.cpp:49]   --->   Operation 147 'and' 'and_ln582_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.33ns)   --->   "%or_ln582_1 = or i1 %icmp_ln571_1, %icmp_ln582_1" [fft_stages.cpp:49]   --->   Operation 148 'or' 'or_ln582_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_1)   --->   "%xor_ln582_1 = xor i1 %or_ln582_1, true" [fft_stages.cpp:49]   --->   Operation 149 'xor' 'xor_ln582_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln581_1 = and i1 %icmp_ln581_1, %xor_ln582_1" [fft_stages.cpp:49]   --->   Operation 150 'and' 'and_ln581_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln585_2)   --->   "%xor_ln585_1 = xor i1 %icmp_ln585_1, true" [fft_stages.cpp:49]   --->   Operation 151 'xor' 'xor_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln585_2 = and i1 %and_ln581_1, %xor_ln585_1" [fft_stages.cpp:49]   --->   Operation 152 'and' 'and_ln585_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_3)   --->   "%and_ln585_3 = and i1 %and_ln581_1, %icmp_ln585_1" [fft_stages.cpp:49]   --->   Operation 153 'and' 'and_ln585_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_1)   --->   "%or_ln581_1 = or i1 %or_ln582_1, %icmp_ln581_1" [fft_stages.cpp:49]   --->   Operation 154 'or' 'or_ln581_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_1)   --->   "%xor_ln581_1 = xor i1 %or_ln581_1, true" [fft_stages.cpp:49]   --->   Operation 155 'xor' 'xor_ln581_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln603_1 = and i1 %icmp_ln603_1, %xor_ln581_1" [fft_stages.cpp:49]   --->   Operation 156 'and' 'and_ln603_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln603_4 = select i1 %and_ln603_1, i22 %shl_ln604_1, i22 %trunc_ln586_1" [fft_stages.cpp:49]   --->   Operation 157 'select' 'select_ln603_4' <Predicate = true> <Delay = 1.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603_3 = or i1 %and_ln603_1, %and_ln585_3" [fft_stages.cpp:49]   --->   Operation 158 'or' 'or_ln603_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln603_5 = select i1 %and_ln585_2, i22 %select_ln588_1, i22 %trunc_ln583_1" [fft_stages.cpp:49]   --->   Operation 159 'select' 'select_ln603_5' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_5)   --->   "%or_ln603_4 = or i1 %and_ln585_2, %and_ln582_1" [fft_stages.cpp:49]   --->   Operation 160 'or' 'or_ln603_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node s_V)   --->   "%select_ln603_6 = select i1 %or_ln603_3, i22 %select_ln603_4, i22 %select_ln603_5" [fft_stages.cpp:49]   --->   Operation 161 'select' 'select_ln603_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603_5 = or i1 %or_ln603_3, %or_ln603_4" [fft_stages.cpp:49]   --->   Operation 162 'or' 'or_ln603_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.43ns) (out node of the LUT)   --->   "%s_V = select i1 %or_ln603_5, i22 %select_ln603_6, i22 0" [fft_stages.cpp:49]   --->   Operation 163 'select' 's_V' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i22 %c_V to i33" [fft_stages.cpp:55]   --->   Operation 164 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i22 %s_V to i33" [fft_stages.cpp:55]   --->   Operation 165 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.75ns)   --->   "br label %1" [fft_stages.cpp:53]   --->   Operation 166 'br' <Predicate = true> <Delay = 0.75>

State 6 <SV = 5> <Delay = 2.55>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ %zext_ln891, %butterfly_loop_begin ], [ %i_3, %_ZN13ap_fixed_baseILi45ELi23ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi44ELi22ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i156 ]"   --->   Operation 167 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_17 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %i_0, i32 10, i32 31)" [fft_stages.cpp:53]   --->   Operation 168 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.95ns)   --->   "%icmp_ln53 = icmp slt i22 %tmp_17, 1" [fft_stages.cpp:53]   --->   Operation 169 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "br i1 %icmp_ln53, label %_ZN13ap_fixed_baseILi45ELi23ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi44ELi22ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i156, label %butterfly_loop_end" [fft_stages.cpp:53]   --->   Operation 170 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (1.20ns)   --->   "%i_lower = add nsw i32 %i_0, 512" [fft_stages.cpp:54]   --->   Operation 171 'add' 'i_lower' <Predicate = (icmp_ln53)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i32 %i_lower to i64" [fft_stages.cpp:55]   --->   Operation 172 'sext' 'sext_ln55' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%X_R_V_addr = getelementptr [1024 x i22]* %X_R_V, i64 0, i64 %sext_ln55" [fft_stages.cpp:55]   --->   Operation 173 'getelementptr' 'X_R_V_addr' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 174 [2/2] (1.35ns)   --->   "%X_R_V_load = load i22* %X_R_V_addr, align 4" [fft_stages.cpp:55]   --->   Operation 174 'load' 'X_R_V_load' <Predicate = (icmp_ln53)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%X_I_V_addr = getelementptr [1024 x i22]* %X_I_V, i64 0, i64 %sext_ln55" [fft_stages.cpp:55]   --->   Operation 175 'getelementptr' 'X_I_V_addr' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 176 [2/2] (1.35ns)   --->   "%X_I_V_load = load i22* %X_I_V_addr, align 4" [fft_stages.cpp:55]   --->   Operation 176 'load' 'X_I_V_load' <Predicate = (icmp_ln53)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i32 %i_0 to i64" [fft_stages.cpp:57]   --->   Operation 177 'sext' 'sext_ln57' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%X_R_V_addr_1 = getelementptr [1024 x i22]* %X_R_V, i64 0, i64 %sext_ln57" [fft_stages.cpp:57]   --->   Operation 178 'getelementptr' 'X_R_V_addr_1' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 179 [2/2] (1.35ns)   --->   "%p_Val2_38 = load i22* %X_R_V_addr_1, align 4" [fft_stages.cpp:57]   --->   Operation 179 'load' 'p_Val2_38' <Predicate = (icmp_ln53)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%X_I_V_addr_1 = getelementptr [1024 x i22]* %X_I_V, i64 0, i64 %sext_ln57" [fft_stages.cpp:58]   --->   Operation 180 'getelementptr' 'X_I_V_addr_1' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 181 [2/2] (1.35ns)   --->   "%p_Val2_40 = load i22* %X_I_V_addr_1, align 4" [fft_stages.cpp:58]   --->   Operation 181 'load' 'p_Val2_40' <Predicate = (icmp_ln53)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 182 [1/1] (1.20ns)   --->   "%i_3 = add nsw i32 %i_0, 1024" [fft_stages.cpp:53]   --->   Operation 182 'add' 'i_3' <Predicate = (icmp_ln53)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str2, i32 %tmp_6)" [fft_stages.cpp:62]   --->   Operation 183 'specregionend' 'empty_52' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "br label %0" [fft_stages.cpp:47]   --->   Operation 184 'br' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.23>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [fft_stages.cpp:53]   --->   Operation 185 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 186 [1/2] (1.35ns)   --->   "%X_R_V_load = load i22* %X_R_V_addr, align 4" [fft_stages.cpp:55]   --->   Operation 186 'load' 'X_R_V_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i22 %X_R_V_load to i33" [fft_stages.cpp:55]   --->   Operation 187 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 188 [1/2] (1.35ns)   --->   "%X_I_V_load = load i22* %X_I_V_addr, align 4" [fft_stages.cpp:55]   --->   Operation 188 'load' 'X_I_V_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i22 %X_I_V_load to i33" [fft_stages.cpp:55]   --->   Operation 189 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (3.24ns)   --->   "%mul_ln700 = mul i33 %sext_ln1118, %sext_ln1118_2" [fft_stages.cpp:55]   --->   Operation 190 'mul' 'mul_ln700' <Predicate = true> <Delay = 3.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 191 [1/1] (3.24ns)   --->   "%mul_ln1193 = mul i33 %sext_ln1118_1, %sext_ln1118_3" [fft_stages.cpp:55]   --->   Operation 191 'mul' 'mul_ln1193' <Predicate = true> <Delay = 3.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 192 [1/1] (1.20ns)   --->   "%ret_V = sub i33 %mul_ln700, %mul_ln1193" [fft_stages.cpp:55]   --->   Operation 192 'sub' 'ret_V' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%temp_R_V = call i22 @_ssdm_op_PartSelect.i22.i33.i32.i32(i33 %ret_V, i32 11, i32 32)" [fft_stages.cpp:55]   --->   Operation 193 'partselect' 'temp_R_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (3.24ns)   --->   "%mul_ln700_1 = mul i33 %sext_ln1118_3, %sext_ln1118" [fft_stages.cpp:56]   --->   Operation 194 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 3.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [1/1] (3.24ns)   --->   "%mul_ln1192 = mul i33 %sext_ln1118_1, %sext_ln1118_2" [fft_stages.cpp:56]   --->   Operation 195 'mul' 'mul_ln1192' <Predicate = true> <Delay = 3.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 196 [1/1] (1.20ns)   --->   "%ret_V_13 = add i33 %mul_ln1192, %mul_ln700_1" [fft_stages.cpp:56]   --->   Operation 196 'add' 'ret_V_13' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%temp_I_V = call i22 @_ssdm_op_PartSelect.i22.i33.i32.i32(i33 %ret_V_13, i32 11, i32 32)" [fft_stages.cpp:56]   --->   Operation 197 'partselect' 'temp_I_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 198 [1/2] (1.35ns)   --->   "%p_Val2_38 = load i22* %X_R_V_addr_1, align 4" [fft_stages.cpp:57]   --->   Operation 198 'load' 'p_Val2_38' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 199 [1/1] (1.08ns)   --->   "%sub_ln703 = sub i22 %p_Val2_38, %temp_R_V" [fft_stages.cpp:57]   --->   Operation 199 'sub' 'sub_ln703' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%Out_R_V_addr = getelementptr [1024 x i22]* %Out_R_V, i64 0, i64 %sext_ln55" [fft_stages.cpp:57]   --->   Operation 200 'getelementptr' 'Out_R_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (1.35ns)   --->   "store i22 %sub_ln703, i22* %Out_R_V_addr, align 4" [fft_stages.cpp:57]   --->   Operation 201 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 202 [1/2] (1.35ns)   --->   "%p_Val2_40 = load i22* %X_I_V_addr_1, align 4" [fft_stages.cpp:58]   --->   Operation 202 'load' 'p_Val2_40' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 203 [1/1] (1.08ns)   --->   "%sub_ln703_1 = sub i22 %p_Val2_40, %temp_I_V" [fft_stages.cpp:58]   --->   Operation 203 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%Out_I_V_addr = getelementptr [1024 x i22]* %Out_I_V, i64 0, i64 %sext_ln55" [fft_stages.cpp:58]   --->   Operation 204 'getelementptr' 'Out_I_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (1.35ns)   --->   "store i22 %sub_ln703_1, i22* %Out_I_V_addr, align 4" [fft_stages.cpp:58]   --->   Operation 205 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 206 [1/1] (1.08ns)   --->   "%add_ln703 = add i22 %p_Val2_38, %temp_R_V" [fft_stages.cpp:59]   --->   Operation 206 'add' 'add_ln703' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%Out_R_V_addr_1 = getelementptr [1024 x i22]* %Out_R_V, i64 0, i64 %sext_ln57" [fft_stages.cpp:59]   --->   Operation 207 'getelementptr' 'Out_R_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (1.35ns)   --->   "store i22 %add_ln703, i22* %Out_R_V_addr_1, align 4" [fft_stages.cpp:59]   --->   Operation 208 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 209 [1/1] (1.08ns)   --->   "%add_ln703_1 = add i22 %p_Val2_40, %temp_I_V" [fft_stages.cpp:60]   --->   Operation 209 'add' 'add_ln703_1' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%Out_I_V_addr_1 = getelementptr [1024 x i22]* %Out_I_V, i64 0, i64 %sext_ln57" [fft_stages.cpp:60]   --->   Operation 210 'getelementptr' 'Out_I_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (1.35ns)   --->   "store i22 %add_ln703_1, i22* %Out_I_V_addr_1, align 4" [fft_stages.cpp:60]   --->   Operation 211 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "br label %1" [fft_stages.cpp:53]   --->   Operation 212 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Out_R_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Out_I_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ ref_4oPi_table_256_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln47           (br               ) [ 01111111]
tmp_V             (phi              ) [ 00100000]
i                 (phi              ) [ 00100000]
zext_ln891        (zext             ) [ 00011111]
empty             (speclooptripcount) [ 00000000]
icmp_ln47         (icmp             ) [ 00111111]
j                 (add              ) [ 01111111]
br_ln47           (br               ) [ 00000000]
icmp_ln885        (icmp             ) [ 00010000]
tmp_V_4           (sub              ) [ 00000000]
zext_ln889        (zext             ) [ 00000000]
p_Result_s        (partselect       ) [ 00000000]
p_Result_31       (bitconcatenate   ) [ 00000000]
l                 (cttz             ) [ 00000000]
sub_ln894         (sub              ) [ 00000000]
trunc_ln894       (trunc            ) [ 00000000]
lsb_index         (add              ) [ 00000000]
tmp               (partselect       ) [ 00000000]
icmp_ln897        (icmp             ) [ 00000000]
trunc_ln897       (trunc            ) [ 00000000]
sub_ln897         (sub              ) [ 00000000]
zext_ln897        (zext             ) [ 00000000]
lshr_ln897        (lshr             ) [ 00000000]
p_Result_25       (and              ) [ 00000000]
icmp_ln897_1      (icmp             ) [ 00000000]
a                 (and              ) [ 00000000]
tmp_11            (bitselect        ) [ 00000000]
xor_ln899         (xor              ) [ 00000000]
add_ln899         (add              ) [ 00000000]
p_Result_4        (bitselect        ) [ 00000000]
and_ln899         (and              ) [ 00000000]
or_ln899          (or               ) [ 00000000]
or_ln             (bitconcatenate   ) [ 00000000]
m                 (zext             ) [ 00000000]
zext_ln907_1      (zext             ) [ 00000000]
icmp_ln908        (icmp             ) [ 00000000]
add_ln908         (add              ) [ 00000000]
lshr_ln908        (lshr             ) [ 00000000]
zext_ln908        (zext             ) [ 00000000]
sub_ln908         (sub              ) [ 00000000]
zext_ln908_1      (zext             ) [ 00000000]
shl_ln908         (shl              ) [ 00000000]
m_1               (select           ) [ 00000000]
zext_ln911        (zext             ) [ 00000000]
m_2               (add              ) [ 00000000]
m_5               (partselect       ) [ 00010000]
tmp_12            (bitselect        ) [ 00010000]
trunc_ln893       (trunc            ) [ 00010000]
a_V               (add              ) [ 01111111]
ret_ln63          (ret              ) [ 00000000]
m_6               (zext             ) [ 00000000]
select_ln915      (select           ) [ 00000000]
sub_ln915         (sub              ) [ 00000000]
add_ln915         (add              ) [ 00000000]
tmp_8             (bitconcatenate   ) [ 00000000]
p_Result_32       (partset          ) [ 00000000]
bitcast_ln729     (bitcast          ) [ 00000000]
select_ln885      (select           ) [ 00001000]
v_assign          (call             ) [ 00000100]
v_assign_1        (call             ) [ 00000100]
specloopname_ln47 (specloopname     ) [ 00000000]
tmp_6             (specregionbegin  ) [ 00000011]
ireg_V            (bitcast          ) [ 00000000]
trunc_ln556       (trunc            ) [ 00000000]
p_Result_33       (bitselect        ) [ 00000000]
exp_tmp_V         (partselect       ) [ 00000000]
zext_ln461        (zext             ) [ 00000000]
trunc_ln565       (trunc            ) [ 00000000]
tmp_9             (bitconcatenate   ) [ 00000000]
p_Result_34       (zext             ) [ 00000000]
man_V_1           (sub              ) [ 00000000]
man_V_2           (select           ) [ 00000000]
icmp_ln571        (icmp             ) [ 00000000]
F2                (sub              ) [ 00000000]
icmp_ln581        (icmp             ) [ 00000000]
add_ln581         (add              ) [ 00000000]
sub_ln581         (sub              ) [ 00000000]
sh_amt            (select           ) [ 00000000]
sext_ln581        (sext             ) [ 00000000]
sext_ln581_1      (sext             ) [ 00000000]
icmp_ln582        (icmp             ) [ 00000000]
trunc_ln583       (trunc            ) [ 00000000]
icmp_ln585        (icmp             ) [ 00000000]
icmp_ln603        (icmp             ) [ 00000000]
zext_ln586        (zext             ) [ 00000000]
ashr_ln586        (ashr             ) [ 00000000]
trunc_ln586       (trunc            ) [ 00000000]
tmp_14            (bitselect        ) [ 00000000]
select_ln588      (select           ) [ 00000000]
shl_ln604         (shl              ) [ 00000000]
xor_ln571         (xor              ) [ 00000000]
and_ln582         (and              ) [ 00000000]
or_ln582          (or               ) [ 00000000]
xor_ln582         (xor              ) [ 00000000]
and_ln581         (and              ) [ 00000000]
xor_ln585         (xor              ) [ 00000000]
and_ln585         (and              ) [ 00000000]
and_ln585_1       (and              ) [ 00000000]
or_ln581          (or               ) [ 00000000]
xor_ln581         (xor              ) [ 00000000]
and_ln603         (and              ) [ 00000000]
select_ln603      (select           ) [ 00000000]
or_ln603          (or               ) [ 00000000]
select_ln603_1    (select           ) [ 00000000]
or_ln603_1        (or               ) [ 00000000]
select_ln603_2    (select           ) [ 00000000]
or_ln603_2        (or               ) [ 00000000]
c_V               (select           ) [ 00000000]
ireg_V_1          (bitcast          ) [ 00000000]
trunc_ln556_1     (trunc            ) [ 00000000]
p_Result_35       (bitselect        ) [ 00000000]
exp_tmp_V_1       (partselect       ) [ 00000000]
zext_ln461_1      (zext             ) [ 00000000]
trunc_ln565_1     (trunc            ) [ 00000000]
tmp_2             (bitconcatenate   ) [ 00000000]
p_Result_36       (zext             ) [ 00000000]
man_V_4           (sub              ) [ 00000000]
man_V_5           (select           ) [ 00000000]
icmp_ln571_1      (icmp             ) [ 00000000]
F2_1              (sub              ) [ 00000000]
icmp_ln581_1      (icmp             ) [ 00000000]
add_ln581_1       (add              ) [ 00000000]
sub_ln581_1       (sub              ) [ 00000000]
sh_amt_1          (select           ) [ 00000000]
sext_ln581_2      (sext             ) [ 00000000]
sext_ln581_3      (sext             ) [ 00000000]
icmp_ln582_1      (icmp             ) [ 00000000]
trunc_ln583_1     (trunc            ) [ 00000000]
icmp_ln585_1      (icmp             ) [ 00000000]
icmp_ln603_1      (icmp             ) [ 00000000]
zext_ln586_1      (zext             ) [ 00000000]
ashr_ln586_1      (ashr             ) [ 00000000]
trunc_ln586_1     (trunc            ) [ 00000000]
tmp_16            (bitselect        ) [ 00000000]
select_ln588_1    (select           ) [ 00000000]
shl_ln604_1       (shl              ) [ 00000000]
xor_ln571_1       (xor              ) [ 00000000]
and_ln582_1       (and              ) [ 00000000]
or_ln582_1        (or               ) [ 00000000]
xor_ln582_1       (xor              ) [ 00000000]
and_ln581_1       (and              ) [ 00000000]
xor_ln585_1       (xor              ) [ 00000000]
and_ln585_2       (and              ) [ 00000000]
and_ln585_3       (and              ) [ 00000000]
or_ln581_1        (or               ) [ 00000000]
xor_ln581_1       (xor              ) [ 00000000]
and_ln603_1       (and              ) [ 00000000]
select_ln603_4    (select           ) [ 00000000]
or_ln603_3        (or               ) [ 00000000]
select_ln603_5    (select           ) [ 00000000]
or_ln603_4        (or               ) [ 00000000]
select_ln603_6    (select           ) [ 00000000]
or_ln603_5        (or               ) [ 00000000]
s_V               (select           ) [ 00000000]
sext_ln1118       (sext             ) [ 00000011]
sext_ln1118_1     (sext             ) [ 00000011]
br_ln53           (br               ) [ 00111111]
i_0               (phi              ) [ 00000010]
tmp_17            (partselect       ) [ 00000000]
icmp_ln53         (icmp             ) [ 00111111]
br_ln53           (br               ) [ 00000000]
i_lower           (add              ) [ 00000000]
sext_ln55         (sext             ) [ 00000001]
X_R_V_addr        (getelementptr    ) [ 00000001]
X_I_V_addr        (getelementptr    ) [ 00000001]
sext_ln57         (sext             ) [ 00000001]
X_R_V_addr_1      (getelementptr    ) [ 00000001]
X_I_V_addr_1      (getelementptr    ) [ 00000001]
i_3               (add              ) [ 00111111]
empty_52          (specregionend    ) [ 00000000]
br_ln47           (br               ) [ 01111111]
specloopname_ln53 (specloopname     ) [ 00000000]
X_R_V_load        (load             ) [ 00000000]
sext_ln1118_2     (sext             ) [ 00000000]
X_I_V_load        (load             ) [ 00000000]
sext_ln1118_3     (sext             ) [ 00000000]
mul_ln700         (mul              ) [ 00000000]
mul_ln1193        (mul              ) [ 00000000]
ret_V             (sub              ) [ 00000000]
temp_R_V          (partselect       ) [ 00000000]
mul_ln700_1       (mul              ) [ 00000000]
mul_ln1192        (mul              ) [ 00000000]
ret_V_13          (add              ) [ 00000000]
temp_I_V          (partselect       ) [ 00000000]
p_Val2_38         (load             ) [ 00000000]
sub_ln703         (sub              ) [ 00000000]
Out_R_V_addr      (getelementptr    ) [ 00000000]
store_ln57        (store            ) [ 00000000]
p_Val2_40         (load             ) [ 00000000]
sub_ln703_1       (sub              ) [ 00000000]
Out_I_V_addr      (getelementptr    ) [ 00000000]
store_ln58        (store            ) [ 00000000]
add_ln703         (add              ) [ 00000000]
Out_R_V_addr_1    (getelementptr    ) [ 00000000]
store_ln59        (store            ) [ 00000000]
add_ln703_1       (add              ) [ 00000000]
Out_I_V_addr_1    (getelementptr    ) [ 00000000]
store_ln60        (store            ) [ 00000000]
br_ln53           (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Out_R_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_R_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Out_I_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_I_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ref_4oPi_table_256_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_256_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fourth_order_double_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fourth_order_double_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fourth_order_double_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fourth_order_double_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fourth_order_double_s">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i22"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i10.i22"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i22.i22"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_or_cos<double>"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1004" name="X_R_V_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="22" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="32" slack="0"/>
<pin id="154" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_V_addr/6 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="10" slack="0"/>
<pin id="159" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="0"/>
<pin id="183" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="184" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="185" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="22" slack="0"/>
<pin id="186" dir="1" index="7" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_V_load/6 p_Val2_38/6 "/>
</bind>
</comp>

<comp id="163" class="1004" name="X_I_V_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="22" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="32" slack="0"/>
<pin id="167" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_V_addr/6 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="10" slack="0"/>
<pin id="172" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="0" slack="0"/>
<pin id="195" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="196" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="197" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="22" slack="0"/>
<pin id="198" dir="1" index="7" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_V_load/6 p_Val2_40/6 "/>
</bind>
</comp>

<comp id="176" class="1004" name="X_R_V_addr_1_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="22" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="32" slack="0"/>
<pin id="180" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_V_addr_1/6 "/>
</bind>
</comp>

<comp id="188" class="1004" name="X_I_V_addr_1_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="22" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="32" slack="0"/>
<pin id="192" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_V_addr_1/6 "/>
</bind>
</comp>

<comp id="200" class="1004" name="Out_R_V_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="22" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="32" slack="1"/>
<pin id="204" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_R_V_addr/7 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="10" slack="0"/>
<pin id="209" dir="0" index="1" bw="22" slack="0"/>
<pin id="210" dir="0" index="2" bw="0" slack="0"/>
<pin id="233" dir="0" index="4" bw="10" slack="0"/>
<pin id="234" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="235" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="22" slack="2147483647"/>
<pin id="236" dir="1" index="7" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/7 store_ln59/7 "/>
</bind>
</comp>

<comp id="213" class="1004" name="Out_I_V_addr_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="22" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="32" slack="1"/>
<pin id="217" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_I_V_addr/7 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="10" slack="0"/>
<pin id="222" dir="0" index="1" bw="22" slack="0"/>
<pin id="223" dir="0" index="2" bw="0" slack="0"/>
<pin id="245" dir="0" index="4" bw="10" slack="0"/>
<pin id="246" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="247" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="22" slack="2147483647"/>
<pin id="248" dir="1" index="7" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/7 store_ln60/7 "/>
</bind>
</comp>

<comp id="226" class="1004" name="Out_R_V_addr_1_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="22" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="32" slack="1"/>
<pin id="230" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_R_V_addr_1/7 "/>
</bind>
</comp>

<comp id="238" class="1004" name="Out_I_V_addr_1_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="22" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="32" slack="1"/>
<pin id="242" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_I_V_addr_1/7 "/>
</bind>
</comp>

<comp id="250" class="1005" name="tmp_V_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="14" slack="1"/>
<pin id="252" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_V_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="14" slack="0"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="261" class="1005" name="i_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="10" slack="1"/>
<pin id="263" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="i_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="10" slack="0"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="272" class="1005" name="i_0_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="274" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="i_0_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="10" slack="4"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="32" slack="0"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/6 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_sin_or_cos_double_s_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="0"/>
<pin id="283" dir="0" index="1" bw="64" slack="0"/>
<pin id="284" dir="0" index="2" bw="1" slack="0"/>
<pin id="285" dir="0" index="3" bw="256" slack="0"/>
<pin id="286" dir="0" index="4" bw="59" slack="0"/>
<pin id="287" dir="0" index="5" bw="52" slack="0"/>
<pin id="288" dir="0" index="6" bw="44" slack="0"/>
<pin id="289" dir="0" index="7" bw="33" slack="0"/>
<pin id="290" dir="0" index="8" bw="25" slack="0"/>
<pin id="291" dir="1" index="9" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="v_assign/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_sin_or_cos_double_s_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="0"/>
<pin id="302" dir="0" index="1" bw="64" slack="0"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="0" index="3" bw="256" slack="0"/>
<pin id="305" dir="0" index="4" bw="59" slack="0"/>
<pin id="306" dir="0" index="5" bw="52" slack="0"/>
<pin id="307" dir="0" index="6" bw="44" slack="0"/>
<pin id="308" dir="0" index="7" bw="33" slack="0"/>
<pin id="309" dir="0" index="8" bw="25" slack="0"/>
<pin id="310" dir="1" index="9" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="v_assign_1/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln891_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="10" slack="0"/>
<pin id="321" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln891/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="icmp_ln47_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="10" slack="0"/>
<pin id="325" dir="0" index="1" bw="10" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="j_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="10" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="icmp_ln885_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="14" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln885/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_V_4_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="14" slack="0"/>
<pin id="344" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V_4/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln889_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="14" slack="0"/>
<pin id="349" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln889/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="p_Result_s_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="22" slack="0"/>
<pin id="353" dir="0" index="1" bw="14" slack="0"/>
<pin id="354" dir="0" index="2" bw="6" slack="0"/>
<pin id="355" dir="0" index="3" bw="1" slack="0"/>
<pin id="356" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="p_Result_31_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="22" slack="0"/>
<pin id="365" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_31/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="l_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="0" index="2" bw="1" slack="0"/>
<pin id="373" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="sub_ln894_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="6" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="0"/>
<pin id="380" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln894/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="trunc_ln894_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln894/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="lsb_index_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="7" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="31" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="0" index="2" bw="1" slack="0"/>
<pin id="397" dir="0" index="3" bw="6" slack="0"/>
<pin id="398" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="icmp_ln897_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="31" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="trunc_ln897_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln897/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sub_ln897_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="5" slack="0"/>
<pin id="415" dir="0" index="1" bw="5" slack="0"/>
<pin id="416" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln897/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln897_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="5" slack="0"/>
<pin id="421" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln897/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="lshr_ln897_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="5" slack="0"/>
<pin id="426" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln897/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="p_Result_25_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="14" slack="0"/>
<pin id="431" dir="0" index="1" bw="22" slack="0"/>
<pin id="432" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_25/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="icmp_ln897_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="14" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897_1/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="a_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_11_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="0" index="2" bw="6" slack="0"/>
<pin id="451" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="xor_ln899_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="add_ln899_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="7" slack="0"/>
<pin id="463" dir="0" index="1" bw="22" slack="0"/>
<pin id="464" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln899/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="p_Result_4_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="14" slack="0"/>
<pin id="470" dir="0" index="2" bw="22" slack="0"/>
<pin id="471" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="and_ln899_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln899/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="or_ln899_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln899/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="or_ln_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="0" index="2" bw="1" slack="0"/>
<pin id="491" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="m_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="14" slack="0"/>
<pin id="497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="zext_ln907_1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="14" slack="0"/>
<pin id="501" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln907_1/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="icmp_ln908_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln908/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="add_ln908_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="7" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="0"/>
<pin id="512" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln908/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="lshr_ln908_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="14" slack="0"/>
<pin id="517" dir="0" index="1" bw="32" slack="0"/>
<pin id="518" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln908/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="zext_ln908_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="0"/>
<pin id="523" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="sub_ln908_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="7" slack="0"/>
<pin id="527" dir="0" index="1" bw="32" slack="0"/>
<pin id="528" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln908/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="zext_ln908_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="0"/>
<pin id="533" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908_1/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="shl_ln908_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="14" slack="0"/>
<pin id="537" dir="0" index="1" bw="32" slack="0"/>
<pin id="538" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln908/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="m_1_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="32" slack="0"/>
<pin id="544" dir="0" index="2" bw="64" slack="0"/>
<pin id="545" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_1/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="zext_ln911_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln911/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="m_2_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="0" index="1" bw="64" slack="0"/>
<pin id="556" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="m_5_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="63" slack="0"/>
<pin id="561" dir="0" index="1" bw="64" slack="0"/>
<pin id="562" dir="0" index="2" bw="1" slack="0"/>
<pin id="563" dir="0" index="3" bw="7" slack="0"/>
<pin id="564" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_5/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_12_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="64" slack="0"/>
<pin id="572" dir="0" index="2" bw="7" slack="0"/>
<pin id="573" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="trunc_ln893_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="0"/>
<pin id="579" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln893/2 "/>
</bind>
</comp>

<comp id="581" class="1004" name="a_V_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="5" slack="0"/>
<pin id="583" dir="0" index="1" bw="14" slack="0"/>
<pin id="584" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_V/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="m_6_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="63" slack="1"/>
<pin id="589" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_6/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="select_ln915_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="1"/>
<pin id="592" dir="0" index="1" bw="11" slack="0"/>
<pin id="593" dir="0" index="2" bw="11" slack="0"/>
<pin id="594" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln915/3 "/>
</bind>
</comp>

<comp id="597" class="1004" name="sub_ln915_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="5" slack="0"/>
<pin id="599" dir="0" index="1" bw="11" slack="1"/>
<pin id="600" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln915/3 "/>
</bind>
</comp>

<comp id="602" class="1004" name="add_ln915_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="11" slack="0"/>
<pin id="604" dir="0" index="1" bw="11" slack="0"/>
<pin id="605" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln915/3 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_8_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="12" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="0" index="2" bw="11" slack="0"/>
<pin id="612" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="616" class="1004" name="p_Result_32_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="64" slack="0"/>
<pin id="618" dir="0" index="1" bw="63" slack="0"/>
<pin id="619" dir="0" index="2" bw="12" slack="0"/>
<pin id="620" dir="0" index="3" bw="7" slack="0"/>
<pin id="621" dir="0" index="4" bw="7" slack="0"/>
<pin id="622" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_32/3 "/>
</bind>
</comp>

<comp id="628" class="1004" name="bitcast_ln729_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="64" slack="0"/>
<pin id="630" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln729/3 "/>
</bind>
</comp>

<comp id="632" class="1004" name="select_ln885_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="1"/>
<pin id="634" dir="0" index="1" bw="64" slack="0"/>
<pin id="635" dir="0" index="2" bw="64" slack="0"/>
<pin id="636" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln885/3 "/>
</bind>
</comp>

<comp id="641" class="1004" name="ireg_V_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="64" slack="1"/>
<pin id="643" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/5 "/>
</bind>
</comp>

<comp id="644" class="1004" name="trunc_ln556_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="64" slack="0"/>
<pin id="646" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556/5 "/>
</bind>
</comp>

<comp id="648" class="1004" name="p_Result_33_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="64" slack="0"/>
<pin id="651" dir="0" index="2" bw="7" slack="0"/>
<pin id="652" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_33/5 "/>
</bind>
</comp>

<comp id="656" class="1004" name="exp_tmp_V_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="11" slack="0"/>
<pin id="658" dir="0" index="1" bw="64" slack="0"/>
<pin id="659" dir="0" index="2" bw="7" slack="0"/>
<pin id="660" dir="0" index="3" bw="7" slack="0"/>
<pin id="661" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/5 "/>
</bind>
</comp>

<comp id="666" class="1004" name="zext_ln461_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="11" slack="0"/>
<pin id="668" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461/5 "/>
</bind>
</comp>

<comp id="670" class="1004" name="trunc_ln565_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="64" slack="0"/>
<pin id="672" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565/5 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_9_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="53" slack="0"/>
<pin id="676" dir="0" index="1" bw="1" slack="0"/>
<pin id="677" dir="0" index="2" bw="52" slack="0"/>
<pin id="678" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="682" class="1004" name="p_Result_34_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="53" slack="0"/>
<pin id="684" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_34/5 "/>
</bind>
</comp>

<comp id="686" class="1004" name="man_V_1_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="53" slack="0"/>
<pin id="689" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/5 "/>
</bind>
</comp>

<comp id="692" class="1004" name="man_V_2_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="54" slack="0"/>
<pin id="695" dir="0" index="2" bw="53" slack="0"/>
<pin id="696" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_2/5 "/>
</bind>
</comp>

<comp id="700" class="1004" name="icmp_ln571_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="63" slack="0"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571/5 "/>
</bind>
</comp>

<comp id="706" class="1004" name="F2_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="12" slack="0"/>
<pin id="708" dir="0" index="1" bw="11" slack="0"/>
<pin id="709" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/5 "/>
</bind>
</comp>

<comp id="712" class="1004" name="icmp_ln581_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="12" slack="0"/>
<pin id="714" dir="0" index="1" bw="5" slack="0"/>
<pin id="715" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581/5 "/>
</bind>
</comp>

<comp id="718" class="1004" name="add_ln581_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="5" slack="0"/>
<pin id="720" dir="0" index="1" bw="12" slack="0"/>
<pin id="721" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581/5 "/>
</bind>
</comp>

<comp id="724" class="1004" name="sub_ln581_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="5" slack="0"/>
<pin id="726" dir="0" index="1" bw="12" slack="0"/>
<pin id="727" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581/5 "/>
</bind>
</comp>

<comp id="730" class="1004" name="sh_amt_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="12" slack="0"/>
<pin id="733" dir="0" index="2" bw="12" slack="0"/>
<pin id="734" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/5 "/>
</bind>
</comp>

<comp id="738" class="1004" name="sext_ln581_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="12" slack="0"/>
<pin id="740" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581/5 "/>
</bind>
</comp>

<comp id="742" class="1004" name="sext_ln581_1_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="12" slack="0"/>
<pin id="744" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581_1/5 "/>
</bind>
</comp>

<comp id="746" class="1004" name="icmp_ln582_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="12" slack="0"/>
<pin id="748" dir="0" index="1" bw="5" slack="0"/>
<pin id="749" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582/5 "/>
</bind>
</comp>

<comp id="752" class="1004" name="trunc_ln583_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="54" slack="0"/>
<pin id="754" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583/5 "/>
</bind>
</comp>

<comp id="756" class="1004" name="icmp_ln585_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="12" slack="0"/>
<pin id="758" dir="0" index="1" bw="7" slack="0"/>
<pin id="759" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585/5 "/>
</bind>
</comp>

<comp id="762" class="1004" name="icmp_ln603_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="12" slack="0"/>
<pin id="764" dir="0" index="1" bw="6" slack="0"/>
<pin id="765" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603/5 "/>
</bind>
</comp>

<comp id="768" class="1004" name="zext_ln586_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="12" slack="0"/>
<pin id="770" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586/5 "/>
</bind>
</comp>

<comp id="772" class="1004" name="ashr_ln586_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="54" slack="0"/>
<pin id="774" dir="0" index="1" bw="32" slack="0"/>
<pin id="775" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586/5 "/>
</bind>
</comp>

<comp id="778" class="1004" name="trunc_ln586_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="54" slack="0"/>
<pin id="780" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586/5 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp_14_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="0"/>
<pin id="784" dir="0" index="1" bw="64" slack="0"/>
<pin id="785" dir="0" index="2" bw="7" slack="0"/>
<pin id="786" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="790" class="1004" name="select_ln588_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="1" slack="0"/>
<pin id="793" dir="0" index="2" bw="1" slack="0"/>
<pin id="794" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588/5 "/>
</bind>
</comp>

<comp id="798" class="1004" name="shl_ln604_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="22" slack="0"/>
<pin id="800" dir="0" index="1" bw="12" slack="0"/>
<pin id="801" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604/5 "/>
</bind>
</comp>

<comp id="804" class="1004" name="xor_ln571_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="0"/>
<pin id="806" dir="0" index="1" bw="1" slack="0"/>
<pin id="807" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571/5 "/>
</bind>
</comp>

<comp id="810" class="1004" name="and_ln582_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="0"/>
<pin id="812" dir="0" index="1" bw="1" slack="0"/>
<pin id="813" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582/5 "/>
</bind>
</comp>

<comp id="816" class="1004" name="or_ln582_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="0"/>
<pin id="818" dir="0" index="1" bw="1" slack="0"/>
<pin id="819" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582/5 "/>
</bind>
</comp>

<comp id="822" class="1004" name="xor_ln582_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="0"/>
<pin id="824" dir="0" index="1" bw="1" slack="0"/>
<pin id="825" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582/5 "/>
</bind>
</comp>

<comp id="828" class="1004" name="and_ln581_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="0"/>
<pin id="830" dir="0" index="1" bw="1" slack="0"/>
<pin id="831" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581/5 "/>
</bind>
</comp>

<comp id="834" class="1004" name="xor_ln585_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="0"/>
<pin id="836" dir="0" index="1" bw="1" slack="0"/>
<pin id="837" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585/5 "/>
</bind>
</comp>

<comp id="840" class="1004" name="and_ln585_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="0"/>
<pin id="842" dir="0" index="1" bw="1" slack="0"/>
<pin id="843" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585/5 "/>
</bind>
</comp>

<comp id="846" class="1004" name="and_ln585_1_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="0"/>
<pin id="848" dir="0" index="1" bw="1" slack="0"/>
<pin id="849" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_1/5 "/>
</bind>
</comp>

<comp id="852" class="1004" name="or_ln581_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="0"/>
<pin id="854" dir="0" index="1" bw="1" slack="0"/>
<pin id="855" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581/5 "/>
</bind>
</comp>

<comp id="858" class="1004" name="xor_ln581_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="0"/>
<pin id="860" dir="0" index="1" bw="1" slack="0"/>
<pin id="861" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581/5 "/>
</bind>
</comp>

<comp id="864" class="1004" name="and_ln603_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="0"/>
<pin id="866" dir="0" index="1" bw="1" slack="0"/>
<pin id="867" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603/5 "/>
</bind>
</comp>

<comp id="870" class="1004" name="select_ln603_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="0"/>
<pin id="872" dir="0" index="1" bw="22" slack="0"/>
<pin id="873" dir="0" index="2" bw="22" slack="0"/>
<pin id="874" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603/5 "/>
</bind>
</comp>

<comp id="878" class="1004" name="or_ln603_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="0"/>
<pin id="880" dir="0" index="1" bw="1" slack="0"/>
<pin id="881" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603/5 "/>
</bind>
</comp>

<comp id="884" class="1004" name="select_ln603_1_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="0"/>
<pin id="886" dir="0" index="1" bw="22" slack="0"/>
<pin id="887" dir="0" index="2" bw="22" slack="0"/>
<pin id="888" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_1/5 "/>
</bind>
</comp>

<comp id="892" class="1004" name="or_ln603_1_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="0"/>
<pin id="894" dir="0" index="1" bw="1" slack="0"/>
<pin id="895" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_1/5 "/>
</bind>
</comp>

<comp id="898" class="1004" name="select_ln603_2_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="0"/>
<pin id="900" dir="0" index="1" bw="22" slack="0"/>
<pin id="901" dir="0" index="2" bw="22" slack="0"/>
<pin id="902" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_2/5 "/>
</bind>
</comp>

<comp id="906" class="1004" name="or_ln603_2_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="0"/>
<pin id="908" dir="0" index="1" bw="1" slack="0"/>
<pin id="909" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_2/5 "/>
</bind>
</comp>

<comp id="912" class="1004" name="c_V_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="0"/>
<pin id="914" dir="0" index="1" bw="22" slack="0"/>
<pin id="915" dir="0" index="2" bw="1" slack="0"/>
<pin id="916" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_V/5 "/>
</bind>
</comp>

<comp id="920" class="1004" name="ireg_V_1_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="64" slack="1"/>
<pin id="922" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V_1/5 "/>
</bind>
</comp>

<comp id="923" class="1004" name="trunc_ln556_1_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="64" slack="0"/>
<pin id="925" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556_1/5 "/>
</bind>
</comp>

<comp id="927" class="1004" name="p_Result_35_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="0"/>
<pin id="929" dir="0" index="1" bw="64" slack="0"/>
<pin id="930" dir="0" index="2" bw="7" slack="0"/>
<pin id="931" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_35/5 "/>
</bind>
</comp>

<comp id="935" class="1004" name="exp_tmp_V_1_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="11" slack="0"/>
<pin id="937" dir="0" index="1" bw="64" slack="0"/>
<pin id="938" dir="0" index="2" bw="7" slack="0"/>
<pin id="939" dir="0" index="3" bw="7" slack="0"/>
<pin id="940" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V_1/5 "/>
</bind>
</comp>

<comp id="945" class="1004" name="zext_ln461_1_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="11" slack="0"/>
<pin id="947" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461_1/5 "/>
</bind>
</comp>

<comp id="949" class="1004" name="trunc_ln565_1_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="64" slack="0"/>
<pin id="951" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565_1/5 "/>
</bind>
</comp>

<comp id="953" class="1004" name="tmp_2_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="53" slack="0"/>
<pin id="955" dir="0" index="1" bw="1" slack="0"/>
<pin id="956" dir="0" index="2" bw="52" slack="0"/>
<pin id="957" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="961" class="1004" name="p_Result_36_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="53" slack="0"/>
<pin id="963" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_36/5 "/>
</bind>
</comp>

<comp id="965" class="1004" name="man_V_4_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="0"/>
<pin id="967" dir="0" index="1" bw="53" slack="0"/>
<pin id="968" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_4/5 "/>
</bind>
</comp>

<comp id="971" class="1004" name="man_V_5_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="1" slack="0"/>
<pin id="973" dir="0" index="1" bw="54" slack="0"/>
<pin id="974" dir="0" index="2" bw="53" slack="0"/>
<pin id="975" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_5/5 "/>
</bind>
</comp>

<comp id="979" class="1004" name="icmp_ln571_1_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="63" slack="0"/>
<pin id="981" dir="0" index="1" bw="1" slack="0"/>
<pin id="982" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571_1/5 "/>
</bind>
</comp>

<comp id="985" class="1004" name="F2_1_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="12" slack="0"/>
<pin id="987" dir="0" index="1" bw="11" slack="0"/>
<pin id="988" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2_1/5 "/>
</bind>
</comp>

<comp id="991" class="1004" name="icmp_ln581_1_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="12" slack="0"/>
<pin id="993" dir="0" index="1" bw="5" slack="0"/>
<pin id="994" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581_1/5 "/>
</bind>
</comp>

<comp id="997" class="1004" name="add_ln581_1_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="5" slack="0"/>
<pin id="999" dir="0" index="1" bw="12" slack="0"/>
<pin id="1000" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581_1/5 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="sub_ln581_1_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="5" slack="0"/>
<pin id="1005" dir="0" index="1" bw="12" slack="0"/>
<pin id="1006" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581_1/5 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="sh_amt_1_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="0"/>
<pin id="1011" dir="0" index="1" bw="12" slack="0"/>
<pin id="1012" dir="0" index="2" bw="12" slack="0"/>
<pin id="1013" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt_1/5 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="sext_ln581_2_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="12" slack="0"/>
<pin id="1019" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581_2/5 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="sext_ln581_3_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="12" slack="0"/>
<pin id="1023" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581_3/5 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="icmp_ln582_1_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="12" slack="0"/>
<pin id="1027" dir="0" index="1" bw="5" slack="0"/>
<pin id="1028" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582_1/5 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="trunc_ln583_1_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="54" slack="0"/>
<pin id="1033" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583_1/5 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="icmp_ln585_1_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="12" slack="0"/>
<pin id="1037" dir="0" index="1" bw="7" slack="0"/>
<pin id="1038" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585_1/5 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="icmp_ln603_1_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="12" slack="0"/>
<pin id="1043" dir="0" index="1" bw="6" slack="0"/>
<pin id="1044" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603_1/5 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="zext_ln586_1_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="12" slack="0"/>
<pin id="1049" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586_1/5 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="ashr_ln586_1_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="54" slack="0"/>
<pin id="1053" dir="0" index="1" bw="32" slack="0"/>
<pin id="1054" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586_1/5 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="trunc_ln586_1_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="54" slack="0"/>
<pin id="1059" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586_1/5 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="tmp_16_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="1" slack="0"/>
<pin id="1063" dir="0" index="1" bw="64" slack="0"/>
<pin id="1064" dir="0" index="2" bw="7" slack="0"/>
<pin id="1065" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="select_ln588_1_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="1" slack="0"/>
<pin id="1071" dir="0" index="1" bw="1" slack="0"/>
<pin id="1072" dir="0" index="2" bw="1" slack="0"/>
<pin id="1073" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588_1/5 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="shl_ln604_1_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="22" slack="0"/>
<pin id="1079" dir="0" index="1" bw="12" slack="0"/>
<pin id="1080" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604_1/5 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="xor_ln571_1_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="1" slack="0"/>
<pin id="1085" dir="0" index="1" bw="1" slack="0"/>
<pin id="1086" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571_1/5 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="and_ln582_1_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="1" slack="0"/>
<pin id="1091" dir="0" index="1" bw="1" slack="0"/>
<pin id="1092" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582_1/5 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="or_ln582_1_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="1" slack="0"/>
<pin id="1097" dir="0" index="1" bw="1" slack="0"/>
<pin id="1098" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582_1/5 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="xor_ln582_1_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="1" slack="0"/>
<pin id="1103" dir="0" index="1" bw="1" slack="0"/>
<pin id="1104" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582_1/5 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="and_ln581_1_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="1" slack="0"/>
<pin id="1109" dir="0" index="1" bw="1" slack="0"/>
<pin id="1110" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581_1/5 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="xor_ln585_1_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="1" slack="0"/>
<pin id="1115" dir="0" index="1" bw="1" slack="0"/>
<pin id="1116" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585_1/5 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="and_ln585_2_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121" dir="0" index="1" bw="1" slack="0"/>
<pin id="1122" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_2/5 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="and_ln585_3_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="1" slack="0"/>
<pin id="1127" dir="0" index="1" bw="1" slack="0"/>
<pin id="1128" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_3/5 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="or_ln581_1_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="1" slack="0"/>
<pin id="1133" dir="0" index="1" bw="1" slack="0"/>
<pin id="1134" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581_1/5 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="xor_ln581_1_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="1" slack="0"/>
<pin id="1139" dir="0" index="1" bw="1" slack="0"/>
<pin id="1140" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581_1/5 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="and_ln603_1_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="1" slack="0"/>
<pin id="1145" dir="0" index="1" bw="1" slack="0"/>
<pin id="1146" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603_1/5 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="select_ln603_4_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="1" slack="0"/>
<pin id="1151" dir="0" index="1" bw="22" slack="0"/>
<pin id="1152" dir="0" index="2" bw="22" slack="0"/>
<pin id="1153" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_4/5 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="or_ln603_3_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="1" slack="0"/>
<pin id="1159" dir="0" index="1" bw="1" slack="0"/>
<pin id="1160" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_3/5 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="select_ln603_5_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="1" slack="0"/>
<pin id="1165" dir="0" index="1" bw="22" slack="0"/>
<pin id="1166" dir="0" index="2" bw="22" slack="0"/>
<pin id="1167" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_5/5 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="or_ln603_4_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="1" slack="0"/>
<pin id="1173" dir="0" index="1" bw="1" slack="0"/>
<pin id="1174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_4/5 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="select_ln603_6_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="1" slack="0"/>
<pin id="1179" dir="0" index="1" bw="22" slack="0"/>
<pin id="1180" dir="0" index="2" bw="22" slack="0"/>
<pin id="1181" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_6/5 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="or_ln603_5_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="1" slack="0"/>
<pin id="1187" dir="0" index="1" bw="1" slack="0"/>
<pin id="1188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_5/5 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="s_V_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="1" slack="0"/>
<pin id="1193" dir="0" index="1" bw="22" slack="0"/>
<pin id="1194" dir="0" index="2" bw="1" slack="0"/>
<pin id="1195" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_V/5 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="sext_ln1118_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="22" slack="0"/>
<pin id="1201" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/5 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="sext_ln1118_1_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="22" slack="0"/>
<pin id="1205" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/5 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="tmp_17_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="22" slack="0"/>
<pin id="1209" dir="0" index="1" bw="32" slack="0"/>
<pin id="1210" dir="0" index="2" bw="5" slack="0"/>
<pin id="1211" dir="0" index="3" bw="6" slack="0"/>
<pin id="1212" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/6 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="icmp_ln53_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="22" slack="0"/>
<pin id="1219" dir="0" index="1" bw="1" slack="0"/>
<pin id="1220" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/6 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="i_lower_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="32" slack="0"/>
<pin id="1225" dir="0" index="1" bw="11" slack="0"/>
<pin id="1226" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_lower/6 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="sext_ln55_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="32" slack="0"/>
<pin id="1231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55/6 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="sext_ln57_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="32" slack="0"/>
<pin id="1237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln57/6 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="i_3_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="32" slack="0"/>
<pin id="1243" dir="0" index="1" bw="12" slack="0"/>
<pin id="1244" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/6 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="sext_ln1118_2_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="22" slack="0"/>
<pin id="1249" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/7 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="sext_ln1118_3_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="22" slack="0"/>
<pin id="1253" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/7 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="mul_ln700_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="22" slack="2"/>
<pin id="1257" dir="0" index="1" bw="22" slack="0"/>
<pin id="1258" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700/7 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="mul_ln1193_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="22" slack="2"/>
<pin id="1262" dir="0" index="1" bw="22" slack="0"/>
<pin id="1263" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1193/7 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="ret_V_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="33" slack="0"/>
<pin id="1267" dir="0" index="1" bw="33" slack="0"/>
<pin id="1268" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/7 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="temp_R_V_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="22" slack="0"/>
<pin id="1273" dir="0" index="1" bw="33" slack="0"/>
<pin id="1274" dir="0" index="2" bw="5" slack="0"/>
<pin id="1275" dir="0" index="3" bw="7" slack="0"/>
<pin id="1276" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_R_V/7 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="mul_ln700_1_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="22" slack="0"/>
<pin id="1283" dir="0" index="1" bw="22" slack="2"/>
<pin id="1284" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_1/7 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="mul_ln1192_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="22" slack="2"/>
<pin id="1288" dir="0" index="1" bw="22" slack="0"/>
<pin id="1289" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/7 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="ret_V_13_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="33" slack="0"/>
<pin id="1293" dir="0" index="1" bw="33" slack="0"/>
<pin id="1294" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_13/7 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="temp_I_V_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="22" slack="0"/>
<pin id="1299" dir="0" index="1" bw="33" slack="0"/>
<pin id="1300" dir="0" index="2" bw="5" slack="0"/>
<pin id="1301" dir="0" index="3" bw="7" slack="0"/>
<pin id="1302" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_I_V/7 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="sub_ln703_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="22" slack="0"/>
<pin id="1309" dir="0" index="1" bw="22" slack="0"/>
<pin id="1310" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/7 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="sub_ln703_1_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="22" slack="0"/>
<pin id="1316" dir="0" index="1" bw="22" slack="0"/>
<pin id="1317" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_1/7 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="add_ln703_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="22" slack="0"/>
<pin id="1323" dir="0" index="1" bw="22" slack="0"/>
<pin id="1324" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/7 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="add_ln703_1_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="22" slack="0"/>
<pin id="1330" dir="0" index="1" bw="22" slack="0"/>
<pin id="1331" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/7 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="zext_ln891_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="32" slack="4"/>
<pin id="1337" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln891 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="j_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="10" slack="0"/>
<pin id="1345" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1348" class="1005" name="icmp_ln885_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="1" slack="1"/>
<pin id="1350" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln885 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="m_5_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="63" slack="1"/>
<pin id="1355" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="m_5 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="tmp_12_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="1" slack="1"/>
<pin id="1360" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1363" class="1005" name="trunc_ln893_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="11" slack="1"/>
<pin id="1365" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln893 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="a_V_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="14" slack="0"/>
<pin id="1370" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="a_V "/>
</bind>
</comp>

<comp id="1373" class="1005" name="select_ln885_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="64" slack="1"/>
<pin id="1375" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln885 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="v_assign_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="64" slack="1"/>
<pin id="1381" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_assign "/>
</bind>
</comp>

<comp id="1384" class="1005" name="v_assign_1_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="64" slack="1"/>
<pin id="1386" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_assign_1 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="sext_ln1118_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="33" slack="2"/>
<pin id="1391" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="sext_ln1118_1_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="33" slack="2"/>
<pin id="1397" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln1118_1 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="sext_ln55_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="64" slack="1"/>
<pin id="1406" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln55 "/>
</bind>
</comp>

<comp id="1410" class="1005" name="X_R_V_addr_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="10" slack="1"/>
<pin id="1412" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_V_addr "/>
</bind>
</comp>

<comp id="1415" class="1005" name="X_I_V_addr_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="10" slack="1"/>
<pin id="1417" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_V_addr "/>
</bind>
</comp>

<comp id="1420" class="1005" name="sext_ln57_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="64" slack="1"/>
<pin id="1422" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln57 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="X_R_V_addr_1_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="10" slack="1"/>
<pin id="1428" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_V_addr_1 "/>
</bind>
</comp>

<comp id="1431" class="1005" name="X_I_V_addr_1_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="10" slack="1"/>
<pin id="1433" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_V_addr_1 "/>
</bind>
</comp>

<comp id="1436" class="1005" name="i_3_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="32" slack="0"/>
<pin id="1438" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="155"><net_src comp="0" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="136" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="2" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="136" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="163" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="0" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="136" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="176" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="193"><net_src comp="2" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="136" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="188" pin="3"/><net_sink comp="170" pin=2"/></net>

<net id="205"><net_src comp="4" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="136" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="200" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="6" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="136" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="213" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="4" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="136" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="226" pin="3"/><net_sink comp="207" pin=2"/></net>

<net id="243"><net_src comp="6" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="136" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="238" pin="3"/><net_sink comp="220" pin=2"/></net>

<net id="253"><net_src comp="20" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="22" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="292"><net_src comp="98" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="293"><net_src comp="44" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="294"><net_src comp="8" pin="0"/><net_sink comp="281" pin=3"/></net>

<net id="295"><net_src comp="10" pin="0"/><net_sink comp="281" pin=4"/></net>

<net id="296"><net_src comp="12" pin="0"/><net_sink comp="281" pin=5"/></net>

<net id="297"><net_src comp="14" pin="0"/><net_sink comp="281" pin=6"/></net>

<net id="298"><net_src comp="16" pin="0"/><net_sink comp="281" pin=7"/></net>

<net id="299"><net_src comp="18" pin="0"/><net_sink comp="281" pin=8"/></net>

<net id="311"><net_src comp="98" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="312"><net_src comp="100" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="313"><net_src comp="8" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="314"><net_src comp="10" pin="0"/><net_sink comp="300" pin=4"/></net>

<net id="315"><net_src comp="12" pin="0"/><net_sink comp="300" pin=5"/></net>

<net id="316"><net_src comp="14" pin="0"/><net_sink comp="300" pin=6"/></net>

<net id="317"><net_src comp="16" pin="0"/><net_sink comp="300" pin=7"/></net>

<net id="318"><net_src comp="18" pin="0"/><net_sink comp="300" pin=8"/></net>

<net id="322"><net_src comp="265" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="265" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="28" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="265" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="30" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="254" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="20" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="20" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="254" pin="4"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="32" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="347" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="34" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="360"><net_src comp="36" pin="0"/><net_sink comp="351" pin=3"/></net>

<net id="366"><net_src comp="38" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="40" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="351" pin="4"/><net_sink comp="361" pin=2"/></net>

<net id="374"><net_src comp="42" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="361" pin="3"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="44" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="381"><net_src comp="46" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="369" pin="3"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="377" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="48" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="377" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="399"><net_src comp="50" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="387" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="401"><net_src comp="52" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="402"><net_src comp="54" pin="0"/><net_sink comp="393" pin=3"/></net>

<net id="407"><net_src comp="393" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="56" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="377" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="58" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="409" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="413" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="60" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="419" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="347" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="423" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="429" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="62" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="403" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="435" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="452"><net_src comp="64" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="387" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="54" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="459"><net_src comp="447" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="44" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="66" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="383" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="472"><net_src comp="68" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="347" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="461" pin="2"/><net_sink comp="467" pin=2"/></net>

<net id="479"><net_src comp="467" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="455" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="475" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="441" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="492"><net_src comp="70" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="56" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="481" pin="2"/><net_sink comp="487" pin=2"/></net>

<net id="498"><net_src comp="341" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="341" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="507"><net_src comp="387" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="36" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="72" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="377" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="499" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="509" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="524"><net_src comp="515" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="74" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="377" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="534"><net_src comp="525" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="495" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="531" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="546"><net_src comp="503" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="521" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="535" pin="2"/><net_sink comp="541" pin=2"/></net>

<net id="552"><net_src comp="487" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="549" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="541" pin="3"/><net_sink comp="553" pin=1"/></net>

<net id="565"><net_src comp="76" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="553" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="567"><net_src comp="52" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="568"><net_src comp="78" pin="0"/><net_sink comp="559" pin=3"/></net>

<net id="574"><net_src comp="80" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="553" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="576"><net_src comp="74" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="580"><net_src comp="369" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="585"><net_src comp="82" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="254" pin="4"/><net_sink comp="581" pin=1"/></net>

<net id="595"><net_src comp="84" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="596"><net_src comp="86" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="601"><net_src comp="88" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="606"><net_src comp="597" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="590" pin="3"/><net_sink comp="602" pin=1"/></net>

<net id="613"><net_src comp="90" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="44" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="602" pin="2"/><net_sink comp="608" pin=2"/></net>

<net id="623"><net_src comp="92" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="624"><net_src comp="587" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="625"><net_src comp="608" pin="3"/><net_sink comp="616" pin=2"/></net>

<net id="626"><net_src comp="94" pin="0"/><net_sink comp="616" pin=3"/></net>

<net id="627"><net_src comp="78" pin="0"/><net_sink comp="616" pin=4"/></net>

<net id="631"><net_src comp="616" pin="5"/><net_sink comp="628" pin=0"/></net>

<net id="637"><net_src comp="96" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="638"><net_src comp="628" pin="1"/><net_sink comp="632" pin=2"/></net>

<net id="639"><net_src comp="632" pin="3"/><net_sink comp="281" pin=1"/></net>

<net id="640"><net_src comp="632" pin="3"/><net_sink comp="300" pin=1"/></net>

<net id="647"><net_src comp="641" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="653"><net_src comp="80" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="641" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="655"><net_src comp="78" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="662"><net_src comp="108" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="641" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="664"><net_src comp="94" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="665"><net_src comp="110" pin="0"/><net_sink comp="656" pin=3"/></net>

<net id="669"><net_src comp="656" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="641" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="679"><net_src comp="112" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="44" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="670" pin="1"/><net_sink comp="674" pin=2"/></net>

<net id="685"><net_src comp="674" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="690"><net_src comp="114" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="682" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="697"><net_src comp="648" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="686" pin="2"/><net_sink comp="692" pin=1"/></net>

<net id="699"><net_src comp="682" pin="1"/><net_sink comp="692" pin=2"/></net>

<net id="704"><net_src comp="644" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="116" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="118" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="666" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="716"><net_src comp="706" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="120" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="722"><net_src comp="122" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="706" pin="2"/><net_sink comp="718" pin=1"/></net>

<net id="728"><net_src comp="120" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="706" pin="2"/><net_sink comp="724" pin=1"/></net>

<net id="735"><net_src comp="712" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="736"><net_src comp="718" pin="2"/><net_sink comp="730" pin=1"/></net>

<net id="737"><net_src comp="724" pin="2"/><net_sink comp="730" pin=2"/></net>

<net id="741"><net_src comp="730" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="745"><net_src comp="730" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="750"><net_src comp="706" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="120" pin="0"/><net_sink comp="746" pin=1"/></net>

<net id="755"><net_src comp="692" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="760"><net_src comp="730" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="124" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="730" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="126" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="771"><net_src comp="738" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="776"><net_src comp="692" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="768" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="781"><net_src comp="772" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="787"><net_src comp="80" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="788"><net_src comp="641" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="789"><net_src comp="78" pin="0"/><net_sink comp="782" pin=2"/></net>

<net id="795"><net_src comp="782" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="796"><net_src comp="60" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="797"><net_src comp="62" pin="0"/><net_sink comp="790" pin=2"/></net>

<net id="802"><net_src comp="752" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="742" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="808"><net_src comp="700" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="44" pin="0"/><net_sink comp="804" pin=1"/></net>

<net id="814"><net_src comp="746" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="804" pin="2"/><net_sink comp="810" pin=1"/></net>

<net id="820"><net_src comp="700" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="746" pin="2"/><net_sink comp="816" pin=1"/></net>

<net id="826"><net_src comp="816" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="44" pin="0"/><net_sink comp="822" pin=1"/></net>

<net id="832"><net_src comp="712" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="822" pin="2"/><net_sink comp="828" pin=1"/></net>

<net id="838"><net_src comp="756" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="44" pin="0"/><net_sink comp="834" pin=1"/></net>

<net id="844"><net_src comp="828" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="834" pin="2"/><net_sink comp="840" pin=1"/></net>

<net id="850"><net_src comp="828" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="756" pin="2"/><net_sink comp="846" pin=1"/></net>

<net id="856"><net_src comp="816" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="712" pin="2"/><net_sink comp="852" pin=1"/></net>

<net id="862"><net_src comp="852" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="44" pin="0"/><net_sink comp="858" pin=1"/></net>

<net id="868"><net_src comp="762" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="858" pin="2"/><net_sink comp="864" pin=1"/></net>

<net id="875"><net_src comp="864" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="876"><net_src comp="798" pin="2"/><net_sink comp="870" pin=1"/></net>

<net id="877"><net_src comp="778" pin="1"/><net_sink comp="870" pin=2"/></net>

<net id="882"><net_src comp="864" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="846" pin="2"/><net_sink comp="878" pin=1"/></net>

<net id="889"><net_src comp="840" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="890"><net_src comp="790" pin="3"/><net_sink comp="884" pin=1"/></net>

<net id="891"><net_src comp="752" pin="1"/><net_sink comp="884" pin=2"/></net>

<net id="896"><net_src comp="840" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="897"><net_src comp="810" pin="2"/><net_sink comp="892" pin=1"/></net>

<net id="903"><net_src comp="878" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="904"><net_src comp="870" pin="3"/><net_sink comp="898" pin=1"/></net>

<net id="905"><net_src comp="884" pin="3"/><net_sink comp="898" pin=2"/></net>

<net id="910"><net_src comp="878" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="911"><net_src comp="892" pin="2"/><net_sink comp="906" pin=1"/></net>

<net id="917"><net_src comp="906" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="918"><net_src comp="898" pin="3"/><net_sink comp="912" pin=1"/></net>

<net id="919"><net_src comp="62" pin="0"/><net_sink comp="912" pin=2"/></net>

<net id="926"><net_src comp="920" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="932"><net_src comp="80" pin="0"/><net_sink comp="927" pin=0"/></net>

<net id="933"><net_src comp="920" pin="1"/><net_sink comp="927" pin=1"/></net>

<net id="934"><net_src comp="78" pin="0"/><net_sink comp="927" pin=2"/></net>

<net id="941"><net_src comp="108" pin="0"/><net_sink comp="935" pin=0"/></net>

<net id="942"><net_src comp="920" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="943"><net_src comp="94" pin="0"/><net_sink comp="935" pin=2"/></net>

<net id="944"><net_src comp="110" pin="0"/><net_sink comp="935" pin=3"/></net>

<net id="948"><net_src comp="935" pin="4"/><net_sink comp="945" pin=0"/></net>

<net id="952"><net_src comp="920" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="958"><net_src comp="112" pin="0"/><net_sink comp="953" pin=0"/></net>

<net id="959"><net_src comp="44" pin="0"/><net_sink comp="953" pin=1"/></net>

<net id="960"><net_src comp="949" pin="1"/><net_sink comp="953" pin=2"/></net>

<net id="964"><net_src comp="953" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="969"><net_src comp="114" pin="0"/><net_sink comp="965" pin=0"/></net>

<net id="970"><net_src comp="961" pin="1"/><net_sink comp="965" pin=1"/></net>

<net id="976"><net_src comp="927" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="977"><net_src comp="965" pin="2"/><net_sink comp="971" pin=1"/></net>

<net id="978"><net_src comp="961" pin="1"/><net_sink comp="971" pin=2"/></net>

<net id="983"><net_src comp="923" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="984"><net_src comp="116" pin="0"/><net_sink comp="979" pin=1"/></net>

<net id="989"><net_src comp="118" pin="0"/><net_sink comp="985" pin=0"/></net>

<net id="990"><net_src comp="945" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="995"><net_src comp="985" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="996"><net_src comp="120" pin="0"/><net_sink comp="991" pin=1"/></net>

<net id="1001"><net_src comp="122" pin="0"/><net_sink comp="997" pin=0"/></net>

<net id="1002"><net_src comp="985" pin="2"/><net_sink comp="997" pin=1"/></net>

<net id="1007"><net_src comp="120" pin="0"/><net_sink comp="1003" pin=0"/></net>

<net id="1008"><net_src comp="985" pin="2"/><net_sink comp="1003" pin=1"/></net>

<net id="1014"><net_src comp="991" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1015"><net_src comp="997" pin="2"/><net_sink comp="1009" pin=1"/></net>

<net id="1016"><net_src comp="1003" pin="2"/><net_sink comp="1009" pin=2"/></net>

<net id="1020"><net_src comp="1009" pin="3"/><net_sink comp="1017" pin=0"/></net>

<net id="1024"><net_src comp="1009" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1029"><net_src comp="985" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1030"><net_src comp="120" pin="0"/><net_sink comp="1025" pin=1"/></net>

<net id="1034"><net_src comp="971" pin="3"/><net_sink comp="1031" pin=0"/></net>

<net id="1039"><net_src comp="1009" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1040"><net_src comp="124" pin="0"/><net_sink comp="1035" pin=1"/></net>

<net id="1045"><net_src comp="1009" pin="3"/><net_sink comp="1041" pin=0"/></net>

<net id="1046"><net_src comp="126" pin="0"/><net_sink comp="1041" pin=1"/></net>

<net id="1050"><net_src comp="1017" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1055"><net_src comp="971" pin="3"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="1047" pin="1"/><net_sink comp="1051" pin=1"/></net>

<net id="1060"><net_src comp="1051" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1066"><net_src comp="80" pin="0"/><net_sink comp="1061" pin=0"/></net>

<net id="1067"><net_src comp="920" pin="1"/><net_sink comp="1061" pin=1"/></net>

<net id="1068"><net_src comp="78" pin="0"/><net_sink comp="1061" pin=2"/></net>

<net id="1074"><net_src comp="1061" pin="3"/><net_sink comp="1069" pin=0"/></net>

<net id="1075"><net_src comp="60" pin="0"/><net_sink comp="1069" pin=1"/></net>

<net id="1076"><net_src comp="62" pin="0"/><net_sink comp="1069" pin=2"/></net>

<net id="1081"><net_src comp="1031" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1082"><net_src comp="1021" pin="1"/><net_sink comp="1077" pin=1"/></net>

<net id="1087"><net_src comp="979" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1088"><net_src comp="44" pin="0"/><net_sink comp="1083" pin=1"/></net>

<net id="1093"><net_src comp="1025" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1094"><net_src comp="1083" pin="2"/><net_sink comp="1089" pin=1"/></net>

<net id="1099"><net_src comp="979" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1100"><net_src comp="1025" pin="2"/><net_sink comp="1095" pin=1"/></net>

<net id="1105"><net_src comp="1095" pin="2"/><net_sink comp="1101" pin=0"/></net>

<net id="1106"><net_src comp="44" pin="0"/><net_sink comp="1101" pin=1"/></net>

<net id="1111"><net_src comp="991" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1112"><net_src comp="1101" pin="2"/><net_sink comp="1107" pin=1"/></net>

<net id="1117"><net_src comp="1035" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1118"><net_src comp="44" pin="0"/><net_sink comp="1113" pin=1"/></net>

<net id="1123"><net_src comp="1107" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1124"><net_src comp="1113" pin="2"/><net_sink comp="1119" pin=1"/></net>

<net id="1129"><net_src comp="1107" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1130"><net_src comp="1035" pin="2"/><net_sink comp="1125" pin=1"/></net>

<net id="1135"><net_src comp="1095" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1136"><net_src comp="991" pin="2"/><net_sink comp="1131" pin=1"/></net>

<net id="1141"><net_src comp="1131" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1142"><net_src comp="44" pin="0"/><net_sink comp="1137" pin=1"/></net>

<net id="1147"><net_src comp="1041" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1148"><net_src comp="1137" pin="2"/><net_sink comp="1143" pin=1"/></net>

<net id="1154"><net_src comp="1143" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1155"><net_src comp="1077" pin="2"/><net_sink comp="1149" pin=1"/></net>

<net id="1156"><net_src comp="1057" pin="1"/><net_sink comp="1149" pin=2"/></net>

<net id="1161"><net_src comp="1143" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1162"><net_src comp="1125" pin="2"/><net_sink comp="1157" pin=1"/></net>

<net id="1168"><net_src comp="1119" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1169"><net_src comp="1069" pin="3"/><net_sink comp="1163" pin=1"/></net>

<net id="1170"><net_src comp="1031" pin="1"/><net_sink comp="1163" pin=2"/></net>

<net id="1175"><net_src comp="1119" pin="2"/><net_sink comp="1171" pin=0"/></net>

<net id="1176"><net_src comp="1089" pin="2"/><net_sink comp="1171" pin=1"/></net>

<net id="1182"><net_src comp="1157" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1183"><net_src comp="1149" pin="3"/><net_sink comp="1177" pin=1"/></net>

<net id="1184"><net_src comp="1163" pin="3"/><net_sink comp="1177" pin=2"/></net>

<net id="1189"><net_src comp="1157" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1190"><net_src comp="1171" pin="2"/><net_sink comp="1185" pin=1"/></net>

<net id="1196"><net_src comp="1185" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1197"><net_src comp="1177" pin="3"/><net_sink comp="1191" pin=1"/></net>

<net id="1198"><net_src comp="62" pin="0"/><net_sink comp="1191" pin=2"/></net>

<net id="1202"><net_src comp="912" pin="3"/><net_sink comp="1199" pin=0"/></net>

<net id="1206"><net_src comp="1191" pin="3"/><net_sink comp="1203" pin=0"/></net>

<net id="1213"><net_src comp="128" pin="0"/><net_sink comp="1207" pin=0"/></net>

<net id="1214"><net_src comp="275" pin="4"/><net_sink comp="1207" pin=1"/></net>

<net id="1215"><net_src comp="130" pin="0"/><net_sink comp="1207" pin=2"/></net>

<net id="1216"><net_src comp="54" pin="0"/><net_sink comp="1207" pin=3"/></net>

<net id="1221"><net_src comp="1207" pin="4"/><net_sink comp="1217" pin=0"/></net>

<net id="1222"><net_src comp="132" pin="0"/><net_sink comp="1217" pin=1"/></net>

<net id="1227"><net_src comp="275" pin="4"/><net_sink comp="1223" pin=0"/></net>

<net id="1228"><net_src comp="134" pin="0"/><net_sink comp="1223" pin=1"/></net>

<net id="1232"><net_src comp="1223" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="1234"><net_src comp="1229" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="1238"><net_src comp="275" pin="4"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="1240"><net_src comp="1235" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="1245"><net_src comp="275" pin="4"/><net_sink comp="1241" pin=0"/></net>

<net id="1246"><net_src comp="138" pin="0"/><net_sink comp="1241" pin=1"/></net>

<net id="1250"><net_src comp="157" pin="3"/><net_sink comp="1247" pin=0"/></net>

<net id="1254"><net_src comp="170" pin="3"/><net_sink comp="1251" pin=0"/></net>

<net id="1259"><net_src comp="1247" pin="1"/><net_sink comp="1255" pin=1"/></net>

<net id="1264"><net_src comp="1251" pin="1"/><net_sink comp="1260" pin=1"/></net>

<net id="1269"><net_src comp="1255" pin="2"/><net_sink comp="1265" pin=0"/></net>

<net id="1270"><net_src comp="1260" pin="2"/><net_sink comp="1265" pin=1"/></net>

<net id="1277"><net_src comp="144" pin="0"/><net_sink comp="1271" pin=0"/></net>

<net id="1278"><net_src comp="1265" pin="2"/><net_sink comp="1271" pin=1"/></net>

<net id="1279"><net_src comp="146" pin="0"/><net_sink comp="1271" pin=2"/></net>

<net id="1280"><net_src comp="148" pin="0"/><net_sink comp="1271" pin=3"/></net>

<net id="1285"><net_src comp="1251" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1290"><net_src comp="1247" pin="1"/><net_sink comp="1286" pin=1"/></net>

<net id="1295"><net_src comp="1286" pin="2"/><net_sink comp="1291" pin=0"/></net>

<net id="1296"><net_src comp="1281" pin="2"/><net_sink comp="1291" pin=1"/></net>

<net id="1303"><net_src comp="144" pin="0"/><net_sink comp="1297" pin=0"/></net>

<net id="1304"><net_src comp="1291" pin="2"/><net_sink comp="1297" pin=1"/></net>

<net id="1305"><net_src comp="146" pin="0"/><net_sink comp="1297" pin=2"/></net>

<net id="1306"><net_src comp="148" pin="0"/><net_sink comp="1297" pin=3"/></net>

<net id="1311"><net_src comp="157" pin="7"/><net_sink comp="1307" pin=0"/></net>

<net id="1312"><net_src comp="1271" pin="4"/><net_sink comp="1307" pin=1"/></net>

<net id="1313"><net_src comp="1307" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="1318"><net_src comp="170" pin="7"/><net_sink comp="1314" pin=0"/></net>

<net id="1319"><net_src comp="1297" pin="4"/><net_sink comp="1314" pin=1"/></net>

<net id="1320"><net_src comp="1314" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="1325"><net_src comp="157" pin="7"/><net_sink comp="1321" pin=0"/></net>

<net id="1326"><net_src comp="1271" pin="4"/><net_sink comp="1321" pin=1"/></net>

<net id="1327"><net_src comp="1321" pin="2"/><net_sink comp="207" pin=4"/></net>

<net id="1332"><net_src comp="170" pin="7"/><net_sink comp="1328" pin=0"/></net>

<net id="1333"><net_src comp="1297" pin="4"/><net_sink comp="1328" pin=1"/></net>

<net id="1334"><net_src comp="1328" pin="2"/><net_sink comp="220" pin=4"/></net>

<net id="1338"><net_src comp="319" pin="1"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="1346"><net_src comp="329" pin="2"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="1351"><net_src comp="335" pin="2"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="1356"><net_src comp="559" pin="4"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="1361"><net_src comp="569" pin="3"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="1366"><net_src comp="577" pin="1"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="1371"><net_src comp="581" pin="2"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="1376"><net_src comp="632" pin="3"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="1378"><net_src comp="1373" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="1382"><net_src comp="281" pin="9"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="1387"><net_src comp="300" pin="9"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="1392"><net_src comp="1199" pin="1"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="1394"><net_src comp="1389" pin="1"/><net_sink comp="1281" pin=1"/></net>

<net id="1398"><net_src comp="1203" pin="1"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1400"><net_src comp="1395" pin="1"/><net_sink comp="1286" pin=0"/></net>

<net id="1407"><net_src comp="1229" pin="1"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="1409"><net_src comp="1404" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="1413"><net_src comp="150" pin="3"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="1418"><net_src comp="163" pin="3"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="1423"><net_src comp="1235" pin="1"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="1425"><net_src comp="1420" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="1429"><net_src comp="176" pin="3"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="1434"><net_src comp="188" pin="3"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="1439"><net_src comp="1241" pin="2"/><net_sink comp="1436" pin=0"/></net>

<net id="1440"><net_src comp="1436" pin="1"/><net_sink comp="275" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Out_R_V | {7 }
	Port: Out_I_V | {7 }
 - Input state : 
	Port: fft_stage90 : X_R_V | {6 7 }
	Port: fft_stage90 : X_I_V | {6 7 }
	Port: fft_stage90 : ref_4oPi_table_256_V | {3 4 }
	Port: fft_stage90 : fourth_order_double_4 | {3 4 }
	Port: fft_stage90 : fourth_order_double_5 | {3 4 }
	Port: fft_stage90 : fourth_order_double_6 | {3 4 }
	Port: fft_stage90 : fourth_order_double_7 | {3 4 }
	Port: fft_stage90 : fourth_order_double_s | {3 4 }
  - Chain level:
	State 1
	State 2
		zext_ln891 : 1
		icmp_ln47 : 1
		j : 1
		br_ln47 : 2
		icmp_ln885 : 1
		tmp_V_4 : 1
		zext_ln889 : 2
		p_Result_s : 3
		p_Result_31 : 4
		l : 5
		sub_ln894 : 6
		trunc_ln894 : 7
		lsb_index : 7
		tmp : 8
		icmp_ln897 : 9
		trunc_ln897 : 7
		sub_ln897 : 8
		zext_ln897 : 9
		lshr_ln897 : 10
		p_Result_25 : 11
		icmp_ln897_1 : 11
		a : 12
		tmp_11 : 8
		xor_ln899 : 9
		add_ln899 : 8
		p_Result_4 : 9
		and_ln899 : 9
		or_ln899 : 12
		or_ln : 12
		m : 2
		zext_ln907_1 : 2
		icmp_ln908 : 8
		add_ln908 : 7
		lshr_ln908 : 8
		zext_ln908 : 9
		sub_ln908 : 7
		zext_ln908_1 : 8
		shl_ln908 : 9
		m_1 : 10
		zext_ln911 : 13
		m_2 : 14
		m_5 : 15
		tmp_12 : 15
		trunc_ln893 : 6
		a_V : 1
	State 3
		add_ln915 : 1
		tmp_8 : 2
		p_Result_32 : 3
		bitcast_ln729 : 4
		select_ln885 : 5
		v_assign : 6
		v_assign_1 : 6
	State 4
	State 5
		trunc_ln556 : 1
		p_Result_33 : 1
		exp_tmp_V : 1
		zext_ln461 : 2
		trunc_ln565 : 1
		tmp_9 : 2
		p_Result_34 : 3
		man_V_1 : 4
		man_V_2 : 5
		icmp_ln571 : 2
		F2 : 3
		icmp_ln581 : 4
		add_ln581 : 4
		sub_ln581 : 4
		sh_amt : 5
		sext_ln581 : 6
		sext_ln581_1 : 6
		icmp_ln582 : 4
		trunc_ln583 : 6
		icmp_ln585 : 6
		icmp_ln603 : 6
		zext_ln586 : 7
		ashr_ln586 : 8
		trunc_ln586 : 9
		tmp_14 : 1
		select_ln588 : 2
		shl_ln604 : 7
		xor_ln571 : 3
		and_ln582 : 5
		or_ln582 : 5
		xor_ln582 : 5
		and_ln581 : 5
		xor_ln585 : 7
		and_ln585 : 5
		and_ln585_1 : 5
		or_ln581 : 5
		xor_ln581 : 5
		and_ln603 : 5
		select_ln603 : 10
		or_ln603 : 5
		select_ln603_1 : 5
		or_ln603_1 : 5
		select_ln603_2 : 11
		or_ln603_2 : 5
		c_V : 12
		trunc_ln556_1 : 1
		p_Result_35 : 1
		exp_tmp_V_1 : 1
		zext_ln461_1 : 2
		trunc_ln565_1 : 1
		tmp_2 : 2
		p_Result_36 : 3
		man_V_4 : 4
		man_V_5 : 5
		icmp_ln571_1 : 2
		F2_1 : 3
		icmp_ln581_1 : 4
		add_ln581_1 : 4
		sub_ln581_1 : 4
		sh_amt_1 : 5
		sext_ln581_2 : 6
		sext_ln581_3 : 6
		icmp_ln582_1 : 4
		trunc_ln583_1 : 6
		icmp_ln585_1 : 6
		icmp_ln603_1 : 6
		zext_ln586_1 : 7
		ashr_ln586_1 : 8
		trunc_ln586_1 : 9
		tmp_16 : 1
		select_ln588_1 : 2
		shl_ln604_1 : 7
		xor_ln571_1 : 3
		and_ln582_1 : 5
		or_ln582_1 : 5
		xor_ln582_1 : 5
		and_ln581_1 : 5
		xor_ln585_1 : 7
		and_ln585_2 : 5
		and_ln585_3 : 5
		or_ln581_1 : 5
		xor_ln581_1 : 5
		and_ln603_1 : 5
		select_ln603_4 : 10
		or_ln603_3 : 5
		select_ln603_5 : 5
		or_ln603_4 : 5
		select_ln603_6 : 11
		or_ln603_5 : 5
		s_V : 12
		sext_ln1118 : 13
		sext_ln1118_1 : 13
	State 6
		tmp_17 : 1
		icmp_ln53 : 2
		br_ln53 : 3
		i_lower : 1
		sext_ln55 : 2
		X_R_V_addr : 3
		X_R_V_load : 4
		X_I_V_addr : 3
		X_I_V_load : 4
		sext_ln57 : 1
		X_R_V_addr_1 : 2
		p_Val2_38 : 3
		X_I_V_addr_1 : 2
		p_Val2_40 : 3
		i_3 : 1
	State 7
		sext_ln1118_2 : 1
		sext_ln1118_3 : 1
		mul_ln700 : 2
		mul_ln1193 : 2
		ret_V : 3
		temp_R_V : 4
		mul_ln700_1 : 2
		mul_ln1192 : 2
		ret_V_13 : 3
		temp_I_V : 4
		sub_ln703 : 5
		store_ln57 : 6
		sub_ln703_1 : 5
		store_ln58 : 6
		add_ln703 : 5
		store_ln59 : 6
		add_ln703_1 : 5
		store_ln60 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_sin_or_cos_double_s_fu_281 |    0    |    26   | 12.6143 |   2432  |   4556  |    0    |
|          | grp_sin_or_cos_double_s_fu_300 |    0    |    26   | 12.6143 |   2432  |   4556  |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |            j_fu_329            |    0    |    0    |    0    |    0    |    17   |    0    |
|          |        lsb_index_fu_387        |    0    |    0    |    0    |    0    |    39   |    0    |
|          |        add_ln899_fu_461        |    0    |    0    |    0    |    0    |    29   |    0    |
|          |        add_ln908_fu_509        |    0    |    0    |    0    |    0    |    39   |    0    |
|          |           m_2_fu_553           |    0    |    0    |    0    |    0    |    71   |    0    |
|          |           a_V_fu_581           |    0    |    0    |    0    |    0    |    21   |    0    |
|    add   |        add_ln915_fu_602        |    0    |    0    |    0    |    0    |    21   |    0    |
|          |        add_ln581_fu_718        |    0    |    0    |    0    |    0    |    19   |    0    |
|          |       add_ln581_1_fu_997       |    0    |    0    |    0    |    0    |    19   |    0    |
|          |         i_lower_fu_1223        |    0    |    0    |    0    |    0    |    39   |    0    |
|          |           i_3_fu_1241          |    0    |    0    |    0    |    0    |    39   |    0    |
|          |        ret_V_13_fu_1291        |    0    |    0    |    0    |    0    |    40   |    0    |
|          |        add_ln703_fu_1321       |    0    |    0    |    0    |    0    |    29   |    0    |
|          |       add_ln703_1_fu_1328      |    0    |    0    |    0    |    0    |    29   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |           m_1_fu_541           |    0    |    0    |    0    |    0    |    56   |    0    |
|          |       select_ln915_fu_590      |    0    |    0    |    0    |    0    |    11   |    0    |
|          |       select_ln885_fu_632      |    0    |    0    |    0    |    0    |    56   |    0    |
|          |         man_V_2_fu_692         |    0    |    0    |    0    |    0    |    55   |    0    |
|          |          sh_amt_fu_730         |    0    |    0    |    0    |    0    |    12   |    0    |
|          |       select_ln588_fu_790      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       select_ln603_fu_870      |    0    |    0    |    0    |    0    |    22   |    0    |
|          |      select_ln603_1_fu_884     |    0    |    0    |    0    |    0    |    22   |    0    |
|  select  |      select_ln603_2_fu_898     |    0    |    0    |    0    |    0    |    22   |    0    |
|          |           c_V_fu_912           |    0    |    0    |    0    |    0    |    22   |    0    |
|          |         man_V_5_fu_971         |    0    |    0    |    0    |    0    |    55   |    0    |
|          |        sh_amt_1_fu_1009        |    0    |    0    |    0    |    0    |    12   |    0    |
|          |     select_ln588_1_fu_1069     |    0    |    0    |    0    |    0    |    2    |    0    |
|          |     select_ln603_4_fu_1149     |    0    |    0    |    0    |    0    |    22   |    0    |
|          |     select_ln603_5_fu_1163     |    0    |    0    |    0    |    0    |    22   |    0    |
|          |     select_ln603_6_fu_1177     |    0    |    0    |    0    |    0    |    22   |    0    |
|          |           s_V_fu_1191          |    0    |    0    |    0    |    0    |    22   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |         tmp_V_4_fu_341         |    0    |    0    |    0    |    0    |    21   |    0    |
|          |        sub_ln894_fu_377        |    0    |    0    |    0    |    0    |    39   |    0    |
|          |        sub_ln897_fu_413        |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        sub_ln908_fu_525        |    0    |    0    |    0    |    0    |    39   |    0    |
|          |        sub_ln915_fu_597        |    0    |    0    |    0    |    0    |    21   |    0    |
|          |         man_V_1_fu_686         |    0    |    0    |    0    |    0    |    60   |    0    |
|    sub   |            F2_fu_706           |    0    |    0    |    0    |    0    |    19   |    0    |
|          |        sub_ln581_fu_724        |    0    |    0    |    0    |    0    |    19   |    0    |
|          |         man_V_4_fu_965         |    0    |    0    |    0    |    0    |    60   |    0    |
|          |           F2_1_fu_985          |    0    |    0    |    0    |    0    |    19   |    0    |
|          |       sub_ln581_1_fu_1003      |    0    |    0    |    0    |    0    |    19   |    0    |
|          |          ret_V_fu_1265         |    0    |    0    |    0    |    0    |    40   |    0    |
|          |        sub_ln703_fu_1307       |    0    |    0    |    0    |    0    |    29   |    0    |
|          |       sub_ln703_1_fu_1314      |    0    |    0    |    0    |    0    |    29   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   ashr   |        ashr_ln586_fu_772       |    0    |    0    |    0    |    0    |   167   |    0    |
|          |      ashr_ln586_1_fu_1051      |    0    |    0    |    0    |    0    |   167   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        icmp_ln47_fu_323        |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln885_fu_335       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln897_fu_403       |    0    |    0    |    0    |    0    |    20   |    0    |
|          |       icmp_ln897_1_fu_435      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln908_fu_503       |    0    |    0    |    0    |    0    |    20   |    0    |
|          |        icmp_ln571_fu_700       |    0    |    0    |    0    |    0    |    29   |    0    |
|          |        icmp_ln581_fu_712       |    0    |    0    |    0    |    0    |    13   |    0    |
|   icmp   |        icmp_ln582_fu_746       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln585_fu_756       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln603_fu_762       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       icmp_ln571_1_fu_979      |    0    |    0    |    0    |    0    |    29   |    0    |
|          |       icmp_ln581_1_fu_991      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |      icmp_ln582_1_fu_1025      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |      icmp_ln585_1_fu_1035      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |      icmp_ln603_1_fu_1041      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln53_fu_1217       |    0    |    0    |    0    |    0    |    20   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        shl_ln908_fu_535        |    0    |    0    |    0    |    0    |   101   |    0    |
|    shl   |        shl_ln604_fu_798        |    0    |    0    |    0    |    0    |    61   |    0    |
|          |       shl_ln604_1_fu_1077      |    0    |    0    |    0    |    0    |    61   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   lshr   |        lshr_ln897_fu_423       |    0    |    0    |    0    |    0    |    11   |    0    |
|          |        lshr_ln908_fu_515       |    0    |    0    |    0    |    0    |   101   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        mul_ln700_fu_1255       |    0    |    2    |    0    |    0    |    23   |    0    |
|    mul   |       mul_ln1193_fu_1260       |    0    |    2    |    0    |    0    |    23   |    0    |
|          |       mul_ln700_1_fu_1281      |    0    |    2    |    0    |    0    |    23   |    0    |
|          |       mul_ln1192_fu_1286       |    0    |    2    |    0    |    0    |    23   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   cttz   |            l_fu_369            |    0    |    0    |    0    |    40   |    36   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |       p_Result_25_fu_429       |    0    |    0    |    0    |    0    |    22   |    0    |
|          |            a_fu_441            |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        and_ln899_fu_475        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        and_ln582_fu_810        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        and_ln581_fu_828        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        and_ln585_fu_840        |    0    |    0    |    0    |    0    |    2    |    0    |
|    and   |       and_ln585_1_fu_846       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        and_ln603_fu_864        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       and_ln582_1_fu_1089      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       and_ln581_1_fu_1107      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       and_ln585_2_fu_1119      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       and_ln585_3_fu_1125      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       and_ln603_1_fu_1143      |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |         or_ln899_fu_481        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |         or_ln582_fu_816        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |         or_ln581_fu_852        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |         or_ln603_fu_878        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        or_ln603_1_fu_892       |    0    |    0    |    0    |    0    |    2    |    0    |
|    or    |        or_ln603_2_fu_906       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       or_ln582_1_fu_1095       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       or_ln581_1_fu_1131       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       or_ln603_3_fu_1157       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       or_ln603_4_fu_1171       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       or_ln603_5_fu_1185       |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        xor_ln899_fu_455        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        xor_ln571_fu_804        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        xor_ln582_fu_822        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        xor_ln585_fu_834        |    0    |    0    |    0    |    0    |    2    |    0    |
|    xor   |        xor_ln581_fu_858        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       xor_ln571_1_fu_1083      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       xor_ln582_1_fu_1101      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       xor_ln585_1_fu_1113      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       xor_ln581_1_fu_1137      |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        zext_ln891_fu_319       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln889_fu_347       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln897_fu_419       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            m_fu_495            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln907_1_fu_499      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln908_fu_521       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln908_1_fu_531      |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln911_fu_549       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           m_6_fu_587           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln461_fu_666       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_Result_34_fu_682       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln586_fu_768       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln461_1_fu_945      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_Result_36_fu_961       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln586_1_fu_1047      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        p_Result_s_fu_351       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_fu_393           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           m_5_fu_559           |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|        exp_tmp_V_fu_656        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       exp_tmp_V_1_fu_935       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_17_fu_1207         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        temp_R_V_fu_1271        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        temp_I_V_fu_1297        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |       p_Result_31_fu_361       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          or_ln_fu_487          |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|          tmp_8_fu_608          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_9_fu_674          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_2_fu_953          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |       trunc_ln894_fu_383       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln897_fu_409       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln893_fu_577       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln556_fu_644       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln565_fu_670       |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |       trunc_ln583_fu_752       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln586_fu_778       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln556_1_fu_923      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln565_1_fu_949      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln583_1_fu_1031     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln586_1_fu_1057     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |          tmp_11_fu_447         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        p_Result_4_fu_467       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_12_fu_569         |    0    |    0    |    0    |    0    |    0    |    0    |
| bitselect|       p_Result_33_fu_648       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_14_fu_782         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_Result_35_fu_927       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_16_fu_1061         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|  partset |       p_Result_32_fu_616       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        sext_ln581_fu_738       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       sext_ln581_1_fu_742      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      sext_ln581_2_fu_1017      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      sext_ln581_3_fu_1021      |    0    |    0    |    0    |    0    |    0    |    0    |
|   sext   |       sext_ln1118_fu_1199      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      sext_ln1118_1_fu_1203     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        sext_ln55_fu_1229       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        sext_ln57_fu_1235       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      sext_ln1118_2_fu_1247     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      sext_ln1118_3_fu_1251     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                |    0    |    60   | 25.2285 |   4904  |  11573  |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| X_I_V_addr_1_reg_1431|   10   |
|  X_I_V_addr_reg_1415 |   10   |
| X_R_V_addr_1_reg_1426|   10   |
|  X_R_V_addr_reg_1410 |   10   |
|     a_V_reg_1368     |   14   |
|      i_0_reg_272     |   32   |
|     i_3_reg_1436     |   32   |
|       i_reg_261      |   10   |
|  icmp_ln885_reg_1348 |    1   |
|      j_reg_1343      |   10   |
|     m_5_reg_1353     |   63   |
| select_ln885_reg_1373|   64   |
|sext_ln1118_1_reg_1395|   33   |
| sext_ln1118_reg_1389 |   33   |
|  sext_ln55_reg_1404  |   64   |
|  sext_ln57_reg_1420  |   64   |
|    tmp_12_reg_1358   |    1   |
|     tmp_V_reg_250    |   14   |
| trunc_ln893_reg_1363 |   11   |
|  v_assign_1_reg_1384 |   64   |
|   v_assign_reg_1379  |   64   |
|  zext_ln891_reg_1335 |   32   |
+----------------------+--------+
|         Total        |   646  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_157       |  p0  |   2  |  10  |   20   ||    9    |
|        grp_access_fu_157       |  p2  |   2  |   0  |    0   ||    9    |
|        grp_access_fu_170       |  p0  |   2  |  10  |   20   ||    9    |
|        grp_access_fu_170       |  p2  |   2  |   0  |    0   ||    9    |
| grp_sin_or_cos_double_s_fu_281 |  p1  |   2  |  64  |   128  ||    9    |
| grp_sin_or_cos_double_s_fu_300 |  p1  |   2  |  64  |   128  ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   296  ||   4.53  ||    54   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   60   |   25   |  4904  |  11573 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    4   |    -   |   54   |    -   |
|  Register |    -   |    -   |    -   |   646  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   60   |   29   |  5550  |  11627 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
