
*** Running vivado
    with args -log vga.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source vga.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source vga.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Bardi/Desktop/VHDL_TETRIS/Nexys-A7-100T-Master.xdc]
invalid command name "IO_L12P_T1_MRCC_35"
invalid command name "IO_L8N_T1_AD14N_35"
invalid command name "IO_L7N_T1_AD6N_35"
invalid command name "IO_L1N_T0_AD4N_35"
invalid command name "IO_L8P_T1_AD14P_35"
invalid command name "IO_L1P_T0_AD4P_35"
invalid command name "IO_L3N_T0_DQS_AD5N_35"
invalid command name "IO_L2N_T0_AD12N_35"
invalid command name "IO_L3P_T0_DQS_AD5P_35"
invalid command name "IO_L2P_T0_AD12P_35"
invalid command name "IO_L4N_T0_35"
invalid command name "IO_L6N_T0_VREF_35"
invalid command name "IO_L4P_T0_35"
invalid command name "IO_L4P_T0_15"
invalid command name "IO_L3N_T0_DQS_AD1N_15"
Finished Parsing XDC File [C:/Users/Bardi/Desktop/VHDL_TETRIS/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.316 . Memory (MB): peak = 482.672 ; gain = 3.938
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 137abc08a

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 137abc08a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 963.855 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant propagation | Checksum: 137abc08a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 963.855 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 137abc08a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 963.855 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 137abc08a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 963.855 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 963.855 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 137abc08a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 963.855 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 137abc08a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 963.855 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 963.855 ; gain = 485.121
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 963.855 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bardi/Desktop/VHDL_TETRIS/project_1/project_1.runs/impl_3/vga_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Bardi/Desktop/VHDL_TETRIS/project_1/project_1.runs/impl_3/vga_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 963.855 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 963.855 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dd2e2a25

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.530 . Memory (MB): peak = 988.855 ; gain = 25.000

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 155221033

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.547 . Memory (MB): peak = 988.855 ; gain = 25.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 155221033

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.547 . Memory (MB): peak = 988.855 ; gain = 25.000
Phase 1 Placer Initialization | Checksum: 155221033

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.547 . Memory (MB): peak = 988.855 ; gain = 25.000

Phase 2 Final Placement Cleanup
Phase 2 Final Placement Cleanup | Checksum: 155221033

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.548 . Memory (MB): peak = 988.855 ; gain = 25.000
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: dd2e2a25

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.550 . Memory (MB): peak = 988.855 ; gain = 25.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.024 . Memory (MB): peak = 988.855 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bardi/Desktop/VHDL_TETRIS/project_1/project_1.runs/impl_3/vga_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 988.855 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 988.855 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 988.855 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 170c773f ConstDB: 0 ShapeSum: c621b2e6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1257c5f3f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1123.543 ; gain = 134.688

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1257c5f3f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1125.570 ; gain = 136.715

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1257c5f3f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1133.688 ; gain = 144.832

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1257c5f3f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1133.688 ; gain = 144.832
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16a7bd814

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1136.543 ; gain = 147.688
Phase 2 Router Initialization | Checksum: 16a7bd814

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1136.543 ; gain = 147.688

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 16a7bd814

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1136.543 ; gain = 147.688

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 16a7bd814

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1136.543 ; gain = 147.688
Phase 4.1 Global Iteration 0 | Checksum: 16a7bd814

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1136.543 ; gain = 147.688

Phase 4.2 Global Iteration 1

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 16a7bd814

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1136.543 ; gain = 147.688
Phase 4.2 Global Iteration 1 | Checksum: 16a7bd814

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1136.543 ; gain = 147.688

Phase 4.3 Global Iteration 2

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 16a7bd814

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1136.543 ; gain = 147.688
Phase 4.3 Global Iteration 2 | Checksum: 16a7bd814

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1136.543 ; gain = 147.688

Phase 4.4 Global Iteration 3

Phase 4.4.1 Update Timing
Phase 4.4.1 Update Timing | Checksum: 16a7bd814

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1136.543 ; gain = 147.688
Phase 4.4 Global Iteration 3 | Checksum: 16a7bd814

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1136.543 ; gain = 147.688

Phase 4.5 Global Iteration 4

Phase 4.5.1 Update Timing
Phase 4.5.1 Update Timing | Checksum: 16a7bd814

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1136.543 ; gain = 147.688
Phase 4.5 Global Iteration 4 | Checksum: 16a7bd814

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1136.543 ; gain = 147.688
Phase 4 Rip-up And Reroute | Checksum: 16a7bd814

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1136.543 ; gain = 147.688

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 16a7bd814

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1136.543 ; gain = 147.688

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16a7bd814

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1136.543 ; gain = 147.688
Phase 5 Delay and Skew Optimization | Checksum: 16a7bd814

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1136.543 ; gain = 147.688

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16a7bd814

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1136.543 ; gain = 147.688
Phase 6.1 Hold Fix Iter | Checksum: 16a7bd814

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1136.543 ; gain = 147.688
Phase 6 Post Hold Fix | Checksum: 16a7bd814

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1136.543 ; gain = 147.688

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16a7bd814

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1136.543 ; gain = 147.688

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16a7bd814

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1137.250 ; gain = 148.395

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16a7bd814

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1137.250 ; gain = 148.395

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 16a7bd814

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1137.250 ; gain = 148.395
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1137.250 ; gain = 148.395

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1137.250 ; gain = 148.395
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1137.250 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bardi/Desktop/VHDL_TETRIS/project_1/project_1.runs/impl_3/vga_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Bardi/Desktop/VHDL_TETRIS/project_1/project_1.runs/impl_3/vga_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Bardi/Desktop/VHDL_TETRIS/project_1/project_1.runs/impl_3/vga_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file vga_power_routed.rpt -pb vga_power_summary_routed.pb -rpx vga_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile vga.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC 23-20] Rule violation (NSTD-1) Unspecified I/O Standard - 22 out of 36 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: Y[10:0], X[10:0].
ERROR: [DRC 23-20] Rule violation (UCIO-1) Unconstrained Logical Port - 22 out of 36 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: Y[10:0], X[10:0].
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 2 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
write_bitstream failed
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Wed May 08 15:19:47 2024...
