{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Web Edition " "Info: Version 7.1 Build 156 04/30/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 18:51:56 2016 " "Info: Processing started: Mon May 02 18:51:56 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off jtd -c jtd " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off jtd -c jtd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdivision.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fdivision.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdivision " "Info: Found entity 1: fdivision" {  } { { "fdivision.v" "" { Text "D:/jtd/fdivision.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_lights.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file traffic_lights.v" { { "Info" "ISGN_ENTITY_NAME" "1 traffic_lights " "Info: Found entity 1: traffic_lights" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Info: Found entity 1: display" {  } { { "display.v" "" { Text "D:/jtd/display.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtd.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file jtd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 jtd " "Info: Found entity 1: jtd" {  } { { "jtd.bdf" "" { Schematic "D:/jtd/jtd.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "jtd " "Info: Elaborating entity \"jtd\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traffic_lights traffic_lights:inst2 " "Info: Elaborating entity \"traffic_lights\" for hierarchy \"traffic_lights:inst2\"" {  } { { "jtd.bdf" "inst2" { Schematic "D:/jtd/jtd.bdf" { { 88 424 536 280 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 traffic_lights.v(20) " "Warning (10230): Verilog HDL assignment warning at traffic_lights.v(20): truncated value with size 32 to match size of target (1)" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 traffic_lights.v(47) " "Warning (10230): Verilog HDL assignment warning at traffic_lights.v(47): truncated value with size 32 to match size of target (5)" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 traffic_lights.v(53) " "Warning (10230): Verilog HDL assignment warning at traffic_lights.v(53): truncated value with size 32 to match size of target (5)" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 traffic_lights.v(54) " "Warning (10230): Verilog HDL assignment warning at traffic_lights.v(54): truncated value with size 32 to match size of target (5)" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 traffic_lights.v(68) " "Warning (10230): Verilog HDL assignment warning at traffic_lights.v(68): truncated value with size 32 to match size of target (5)" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 traffic_lights.v(69) " "Warning (10230): Verilog HDL assignment warning at traffic_lights.v(69): truncated value with size 32 to match size of target (5)" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 traffic_lights.v(81) " "Warning (10230): Verilog HDL assignment warning at traffic_lights.v(81): truncated value with size 32 to match size of target (5)" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 traffic_lights.v(88) " "Warning (10230): Verilog HDL assignment warning at traffic_lights.v(88): truncated value with size 32 to match size of target (5)" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 traffic_lights.v(89) " "Warning (10230): Verilog HDL assignment warning at traffic_lights.v(89): truncated value with size 32 to match size of target (5)" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 traffic_lights.v(101) " "Warning (10230): Verilog HDL assignment warning at traffic_lights.v(101): truncated value with size 32 to match size of target (5)" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 traffic_lights.v(102) " "Warning (10230): Verilog HDL assignment warning at traffic_lights.v(102): truncated value with size 32 to match size of target (5)" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 traffic_lights.v(115) " "Warning (10230): Verilog HDL assignment warning at traffic_lights.v(115): truncated value with size 32 to match size of target (1)" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdivision fdivision:inst1 " "Info: Elaborating entity \"fdivision\" for hierarchy \"fdivision:inst1\"" {  } { { "jtd.bdf" "inst1" { Schematic "D:/jtd/jtd.bdf" { { 296 160 256 392 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst3 " "Info: Elaborating entity \"display\" for hierarchy \"display:inst3\"" {  } { { "jtd.bdf" "inst3" { Schematic "D:/jtd/jtd.bdf" { { 152 776 976 280 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "display:inst3\|M0\[7\] High " "Info: Power-up level of register \"display:inst3\|M0\[7\]\" is not specified -- using power-up level of High to minimize register" {  } { { "display.v" "" { Text "D:/jtd/display.v" 161 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "display:inst3\|M0\[7\] data_in VCC " "Warning: Reduced register \"display:inst3\|M0\[7\]\" with stuck data_in port to stuck value VCC" {  } { { "display.v" "" { Text "D:/jtd/display.v" 161 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "display:inst3\|C1\[7\] High " "Info: Power-up level of register \"display:inst3\|C1\[7\]\" is not specified -- using power-up level of High to minimize register" {  } { { "display.v" "" { Text "D:/jtd/display.v" 161 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "display:inst3\|C1\[7\] data_in VCC " "Warning: Reduced register \"display:inst3\|C1\[7\]\" with stuck data_in port to stuck value VCC" {  } { { "display.v" "" { Text "D:/jtd/display.v" 161 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "display:inst3\|C0\[7\] High " "Info: Power-up level of register \"display:inst3\|C0\[7\]\" is not specified -- using power-up level of High to minimize register" {  } { { "display.v" "" { Text "D:/jtd/display.v" 161 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "display:inst3\|C0\[7\] data_in VCC " "Warning: Reduced register \"display:inst3\|C0\[7\]\" with stuck data_in port to stuck value VCC" {  } { { "display.v" "" { Text "D:/jtd/display.v" 161 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "display:inst3\|M1\[7\] High " "Info: Power-up level of register \"display:inst3\|M1\[7\]\" is not specified -- using power-up level of High to minimize register" {  } { { "display.v" "" { Text "D:/jtd/display.v" 161 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "display:inst3\|M1\[7\] data_in VCC " "Warning: Reduced register \"display:inst3\|M1\[7\]\" with stuck data_in port to stuck value VCC" {  } { { "display.v" "" { Text "D:/jtd/display.v" 161 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "display:inst3\|C1\[0\] display:inst3\|C1\[3\] " "Info: Duplicate register \"display:inst3\|C1\[0\]\" merged to single register \"display:inst3\|C1\[3\]\"" {  } { { "display.v" "" { Text "D:/jtd/display.v" 161 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "display:inst3\|M1\[3\] display:inst3\|M1\[0\] " "Info: Duplicate register \"display:inst3\|M1\[3\]\" merged to single register \"display:inst3\|M1\[0\]\"" {  } { { "display.v" "" { Text "D:/jtd/display.v" 161 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|jtd\|traffic_lights:inst2\|state 4 " "Info: State machine \"\|jtd\|traffic_lights:inst2\|state\" contains 4 states" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 12 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|jtd\|traffic_lights:inst2\|state " "Info: Selected Auto state machine encoding method for state machine \"\|jtd\|traffic_lights:inst2\|state\"" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 12 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|jtd\|traffic_lights:inst2\|state " "Info: Encoding result for state machine \"\|jtd\|traffic_lights:inst2\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "traffic_lights:inst2\|state.s4 " "Info: Encoded state bit \"traffic_lights:inst2\|state.s4\"" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 12 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "traffic_lights:inst2\|state.s3 " "Info: Encoded state bit \"traffic_lights:inst2\|state.s3\"" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 12 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "traffic_lights:inst2\|state.s2 " "Info: Encoded state bit \"traffic_lights:inst2\|state.s2\"" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 12 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "traffic_lights:inst2\|state.s1 " "Info: Encoded state bit \"traffic_lights:inst2\|state.s1\"" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 12 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|jtd\|traffic_lights:inst2\|state.s1 0000 " "Info: State \"\|jtd\|traffic_lights:inst2\|state.s1\" uses code string \"0000\"" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 12 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|jtd\|traffic_lights:inst2\|state.s3 0101 " "Info: State \"\|jtd\|traffic_lights:inst2\|state.s3\" uses code string \"0101\"" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 12 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|jtd\|traffic_lights:inst2\|state.s2 0011 " "Info: State \"\|jtd\|traffic_lights:inst2\|state.s2\" uses code string \"0011\"" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 12 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|jtd\|traffic_lights:inst2\|state.s4 1001 " "Info: State \"\|jtd\|traffic_lights:inst2\|state.s4\" uses code string \"1001\"" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 12 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 12 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "C0\[7\] VCC " "Warning: Pin \"C0\[7\]\" stuck at VCC" {  } { { "jtd.bdf" "" { Schematic "D:/jtd/jtd.bdf" { { 224 1056 1232 240 "C0\[7..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "C1\[7\] VCC " "Warning: Pin \"C1\[7\]\" stuck at VCC" {  } { { "jtd.bdf" "" { Schematic "D:/jtd/jtd.bdf" { { 208 1080 1256 224 "C1\[7..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "M0\[7\] VCC " "Warning: Pin \"M0\[7\]\" stuck at VCC" {  } { { "jtd.bdf" "" { Schematic "D:/jtd/jtd.bdf" { { 192 1104 1280 208 "M0\[7..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "M1\[7\] VCC " "Warning: Pin \"M1\[7\]\" stuck at VCC" {  } { { "jtd.bdf" "" { Schematic "D:/jtd/jtd.bdf" { { 176 1128 1304 192 "M1\[7..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "297 " "Info: Implemented 297 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Info: Implemented 38 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "256 " "Info: Implemented 256 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "138 " "Info: Allocated 138 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 02 18:52:00 2016 " "Info: Processing ended: Mon May 02 18:52:00 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Web Edition " "Info: Version 7.1 Build 156 04/30/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 18:52:01 2016 " "Info: Processing started: Mon May 02 18:52:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off jtd -c jtd " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off jtd -c jtd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "jtd EP1C6Q240C8 " "Info: Selected device EP1C6Q240C8 for design \"jtd\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "297 Top " "Info: Previous placement does not exist for 297 of 297 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12Q240C8 " "Info: Device EP1C12Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK Global clock in PIN 28 " "Info: Automatically promoted signal \"CLK\" to use Global clock in PIN 28" {  } { { "jtd.bdf" "" { Schematic "D:/jtd/jtd.bdf" { { 320 -16 152 336 "CLK" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "fdivision:inst1\|Fout Global clock " "Info: Automatically promoted some destinations of signal \"fdivision:inst1\|Fout\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "fdivision:inst1\|Fout " "Info: Destination \"fdivision:inst1\|Fout\" may be non-global or may not use global clock" {  } { { "fdivision.v" "" { Text "D:/jtd/fdivision.v" 4 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0}  } { { "fdivision.v" "" { Text "D:/jtd/fdivision.v" 4 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" {  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.375 ns register register " "Info: Estimated most critical path is register to register delay of 6.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns traffic_lights:inst2\|T1\[3\] 1 REG LAB_X20_Y8 29 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X20_Y8; Fanout = 29; REG Node = 'traffic_lights:inst2\|T1\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { traffic_lights:inst2|T1[3] } "NODE_NAME" } } { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.114 ns) 1.346 ns traffic_lights:inst2\|Equal0~104 2 COMB LAB_X24_Y8 3 " "Info: 2: + IC(1.232 ns) + CELL(0.114 ns) = 1.346 ns; Loc. = LAB_X24_Y8; Fanout = 3; COMB Node = 'traffic_lights:inst2\|Equal0~104'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { traffic_lights:inst2|T1[3] traffic_lights:inst2|Equal0~104 } "NODE_NAME" } } { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.114 ns) 3.016 ns traffic_lights:inst2\|CY~308 3 COMB LAB_X20_Y9 5 " "Info: 3: + IC(1.556 ns) + CELL(0.114 ns) = 3.016 ns; Loc. = LAB_X20_Y9; Fanout = 5; COMB Node = 'traffic_lights:inst2\|CY~308'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { traffic_lights:inst2|Equal0~104 traffic_lights:inst2|CY~308 } "NODE_NAME" } } { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.442 ns) 4.381 ns traffic_lights:inst2\|CY~310 4 COMB LAB_X20_Y6 2 " "Info: 4: + IC(0.923 ns) + CELL(0.442 ns) = 4.381 ns; Loc. = LAB_X20_Y6; Fanout = 2; COMB Node = 'traffic_lights:inst2\|CY~310'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { traffic_lights:inst2|CY~308 traffic_lights:inst2|CY~310 } "NODE_NAME" } } { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.867 ns) 6.375 ns traffic_lights:inst2\|CY 5 REG LAB_X21_Y8 1 " "Info: 5: + IC(1.127 ns) + CELL(0.867 ns) = 6.375 ns; Loc. = LAB_X21_Y8; Fanout = 1; REG Node = 'traffic_lights:inst2\|CY'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.994 ns" { traffic_lights:inst2|CY~310 traffic_lights:inst2|CY } "NODE_NAME" } } { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.537 ns ( 24.11 % ) " "Info: Total cell delay = 1.537 ns ( 24.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.838 ns ( 75.89 % ) " "Info: Total interconnect delay = 4.838 ns ( 75.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.375 ns" { traffic_lights:inst2|T1[3] traffic_lights:inst2|Equal0~104 traffic_lights:inst2|CY~308 traffic_lights:inst2|CY~310 traffic_lights:inst2|CY } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 4 " "Info: Average interconnect usage is 1% of the available device resources. Peak interconnect usage is 4%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "X12_Y0 X23_Y10 " "Info: The peak interconnect region extends from location X12_Y0 to location X23_Y10" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "4 " "Warning: Following 4 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "C0\[7\] VCC " "Info: Pin C0\[7\] has VCC driving its datain port" {  } { { "jtd.bdf" "" { Schematic "D:/jtd/jtd.bdf" { { 224 1056 1232 240 "C0\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "C0\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { C0[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { C0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "C1\[7\] VCC " "Info: Pin C1\[7\] has VCC driving its datain port" {  } { { "jtd.bdf" "" { Schematic "D:/jtd/jtd.bdf" { { 208 1080 1256 224 "C1\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "C1\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { C1[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { C1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "M0\[7\] VCC " "Info: Pin M0\[7\] has VCC driving its datain port" {  } { { "jtd.bdf" "" { Schematic "D:/jtd/jtd.bdf" { { 192 1104 1280 208 "M0\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "M0\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { M0[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { M0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "M1\[7\] VCC " "Info: Pin M1\[7\] has VCC driving its datain port" {  } { { "jtd.bdf" "" { Schematic "D:/jtd/jtd.bdf" { { 176 1128 1304 192 "M1\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "M1\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/jtd/jtd.fit.smsg " "Info: Generated suppressed messages file D:/jtd/jtd.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Allocated 182 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 02 18:52:07 2016 " "Info: Processing ended: Mon May 02 18:52:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Web Edition " "Info: Version 7.1 Build 156 04/30/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 18:52:08 2016 " "Info: Processing started: Mon May 02 18:52:08 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off jtd -c jtd " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off jtd -c jtd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "132 " "Info: Allocated 132 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 02 18:52:14 2016 " "Info: Processing ended: Mon May 02 18:52:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Web Edition " "Info: Version 7.1 Build 156 04/30/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 18:52:15 2016 " "Info: Processing started: Mon May 02 18:52:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off jtd -c jtd --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off jtd -c jtd --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "jtd.bdf" "" { Schematic "D:/jtd/jtd.bdf" { { 320 -16 152 336 "CLK" "" } } } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "fdivision:inst1\|Fout " "Info: Detected ripple clock \"fdivision:inst1\|Fout\" as buffer" {  } { { "fdivision.v" "" { Text "D:/jtd/fdivision.v" 4 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdivision:inst1\|Fout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register traffic_lights:inst2\|T1\[1\] register traffic_lights:inst2\|T2\[4\] 131.94 MHz 7.579 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 131.94 MHz between source register \"traffic_lights:inst2\|T1\[1\]\" and destination register \"traffic_lights:inst2\|T2\[4\]\" (period= 7.579 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.309 ns + Longest register register " "Info: + Longest register to register delay is 7.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns traffic_lights:inst2\|T1\[1\] 1 REG LC_X20_Y8_N4 24 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y8_N4; Fanout = 24; REG Node = 'traffic_lights:inst2\|T1\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { traffic_lights:inst2|T1[1] } "NODE_NAME" } } { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.510 ns) + CELL(0.292 ns) 1.802 ns traffic_lights:inst2\|Equal0~102 2 COMB LC_X21_Y7_N1 5 " "Info: 2: + IC(1.510 ns) + CELL(0.292 ns) = 1.802 ns; Loc. = LC_X21_Y7_N1; Fanout = 5; COMB Node = 'traffic_lights:inst2\|Equal0~102'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { traffic_lights:inst2|T1[1] traffic_lights:inst2|Equal0~102 } "NODE_NAME" } } { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.292 ns) 2.809 ns traffic_lights:inst2\|Equal0~103 3 COMB LC_X21_Y7_N8 6 " "Info: 3: + IC(0.715 ns) + CELL(0.292 ns) = 2.809 ns; Loc. = LC_X21_Y7_N8; Fanout = 6; COMB Node = 'traffic_lights:inst2\|Equal0~103'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { traffic_lights:inst2|Equal0~102 traffic_lights:inst2|Equal0~103 } "NODE_NAME" } } { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.304 ns) + CELL(0.590 ns) 4.703 ns traffic_lights:inst2\|T1\[0\]~926 4 COMB LC_X20_Y6_N3 2 " "Info: 4: + IC(1.304 ns) + CELL(0.590 ns) = 4.703 ns; Loc. = LC_X20_Y6_N3; Fanout = 2; COMB Node = 'traffic_lights:inst2\|T1\[0\]~926'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.894 ns" { traffic_lights:inst2|Equal0~103 traffic_lights:inst2|T1[0]~926 } "NODE_NAME" } } { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.442 ns) 5.568 ns traffic_lights:inst2\|T2\[1\]~785 5 COMB LC_X20_Y6_N9 3 " "Info: 5: + IC(0.423 ns) + CELL(0.442 ns) = 5.568 ns; Loc. = LC_X20_Y6_N9; Fanout = 3; COMB Node = 'traffic_lights:inst2\|T2\[1\]~785'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.865 ns" { traffic_lights:inst2|T1[0]~926 traffic_lights:inst2|T2[1]~785 } "NODE_NAME" } } { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.263 ns) + CELL(0.478 ns) 7.309 ns traffic_lights:inst2\|T2\[4\] 6 REG LC_X16_Y6_N5 23 " "Info: 6: + IC(1.263 ns) + CELL(0.478 ns) = 7.309 ns; Loc. = LC_X16_Y6_N5; Fanout = 23; REG Node = 'traffic_lights:inst2\|T2\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.741 ns" { traffic_lights:inst2|T2[1]~785 traffic_lights:inst2|T2[4] } "NODE_NAME" } } { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.094 ns ( 28.65 % ) " "Info: Total cell delay = 2.094 ns ( 28.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.215 ns ( 71.35 % ) " "Info: Total interconnect delay = 5.215 ns ( 71.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.309 ns" { traffic_lights:inst2|T1[1] traffic_lights:inst2|Equal0~102 traffic_lights:inst2|Equal0~103 traffic_lights:inst2|T1[0]~926 traffic_lights:inst2|T2[1]~785 traffic_lights:inst2|T2[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.309 ns" { traffic_lights:inst2|T1[1] traffic_lights:inst2|Equal0~102 traffic_lights:inst2|Equal0~103 traffic_lights:inst2|T1[0]~926 traffic_lights:inst2|T2[1]~785 traffic_lights:inst2|T2[4] } { 0.000ns 1.510ns 0.715ns 1.304ns 0.423ns 1.263ns } { 0.000ns 0.292ns 0.292ns 0.590ns 0.442ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns - Smallest " "Info: - Smallest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.348 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 7.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 33 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 33; CLK Node = 'CLK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "jtd.bdf" "" { Schematic "D:/jtd/jtd.bdf" { { 320 -16 152 336 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns fdivision:inst1\|Fout 2 REG LC_X8_Y10_N2 48 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N2; Fanout = 48; REG Node = 'fdivision:inst1\|Fout'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { CLK fdivision:inst1|Fout } "NODE_NAME" } } { "fdivision.v" "" { Text "D:/jtd/fdivision.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.488 ns) + CELL(0.711 ns) 7.348 ns traffic_lights:inst2\|T2\[4\] 3 REG LC_X16_Y6_N5 23 " "Info: 3: + IC(3.488 ns) + CELL(0.711 ns) = 7.348 ns; Loc. = LC_X16_Y6_N5; Fanout = 23; REG Node = 'traffic_lights:inst2\|T2\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.199 ns" { fdivision:inst1|Fout traffic_lights:inst2|T2[4] } "NODE_NAME" } } { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 42.39 % ) " "Info: Total cell delay = 3.115 ns ( 42.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.233 ns ( 57.61 % ) " "Info: Total interconnect delay = 4.233 ns ( 57.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.348 ns" { CLK fdivision:inst1|Fout traffic_lights:inst2|T2[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.348 ns" { CLK CLK~out0 fdivision:inst1|Fout traffic_lights:inst2|T2[4] } { 0.000ns 0.000ns 0.745ns 3.488ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.357 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 7.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 33 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 33; CLK Node = 'CLK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "jtd.bdf" "" { Schematic "D:/jtd/jtd.bdf" { { 320 -16 152 336 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns fdivision:inst1\|Fout 2 REG LC_X8_Y10_N2 48 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N2; Fanout = 48; REG Node = 'fdivision:inst1\|Fout'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { CLK fdivision:inst1|Fout } "NODE_NAME" } } { "fdivision.v" "" { Text "D:/jtd/fdivision.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.497 ns) + CELL(0.711 ns) 7.357 ns traffic_lights:inst2\|T1\[1\] 3 REG LC_X20_Y8_N4 24 " "Info: 3: + IC(3.497 ns) + CELL(0.711 ns) = 7.357 ns; Loc. = LC_X20_Y8_N4; Fanout = 24; REG Node = 'traffic_lights:inst2\|T1\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.208 ns" { fdivision:inst1|Fout traffic_lights:inst2|T1[1] } "NODE_NAME" } } { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 42.34 % ) " "Info: Total cell delay = 3.115 ns ( 42.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.242 ns ( 57.66 % ) " "Info: Total interconnect delay = 4.242 ns ( 57.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.357 ns" { CLK fdivision:inst1|Fout traffic_lights:inst2|T1[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.357 ns" { CLK CLK~out0 fdivision:inst1|Fout traffic_lights:inst2|T1[1] } { 0.000ns 0.000ns 0.745ns 3.497ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.348 ns" { CLK fdivision:inst1|Fout traffic_lights:inst2|T2[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.348 ns" { CLK CLK~out0 fdivision:inst1|Fout traffic_lights:inst2|T2[4] } { 0.000ns 0.000ns 0.745ns 3.488ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.357 ns" { CLK fdivision:inst1|Fout traffic_lights:inst2|T1[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.357 ns" { CLK CLK~out0 fdivision:inst1|Fout traffic_lights:inst2|T1[1] } { 0.000ns 0.000ns 0.745ns 3.497ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.309 ns" { traffic_lights:inst2|T1[1] traffic_lights:inst2|Equal0~102 traffic_lights:inst2|Equal0~103 traffic_lights:inst2|T1[0]~926 traffic_lights:inst2|T2[1]~785 traffic_lights:inst2|T2[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.309 ns" { traffic_lights:inst2|T1[1] traffic_lights:inst2|Equal0~102 traffic_lights:inst2|Equal0~103 traffic_lights:inst2|T1[0]~926 traffic_lights:inst2|T2[1]~785 traffic_lights:inst2|T2[4] } { 0.000ns 1.510ns 0.715ns 1.304ns 0.423ns 1.263ns } { 0.000ns 0.292ns 0.292ns 0.590ns 0.442ns 0.478ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.348 ns" { CLK fdivision:inst1|Fout traffic_lights:inst2|T2[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.348 ns" { CLK CLK~out0 fdivision:inst1|Fout traffic_lights:inst2|T2[4] } { 0.000ns 0.000ns 0.745ns 3.488ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.357 ns" { CLK fdivision:inst1|Fout traffic_lights:inst2|T1[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.357 ns" { CLK CLK~out0 fdivision:inst1|Fout traffic_lights:inst2|T1[1] } { 0.000ns 0.000ns 0.745ns 3.497ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "traffic_lights:inst2\|CY C CLK 6.851 ns register " "Info: tsu for register \"traffic_lights:inst2\|CY\" (data pin = \"C\", clock pin = \"CLK\") is 6.851 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.171 ns + Longest pin register " "Info: + Longest pin to register delay is 14.171 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns C 1 PIN PIN_139 44 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_139; Fanout = 44; PIN Node = 'C'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "jtd.bdf" "" { Schematic "D:/jtd/jtd.bdf" { { 184 104 272 200 "C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.671 ns) + CELL(0.442 ns) 9.582 ns traffic_lights:inst2\|T2\[1\]~783 2 COMB LC_X20_Y9_N3 3 " "Info: 2: + IC(7.671 ns) + CELL(0.442 ns) = 9.582 ns; Loc. = LC_X20_Y9_N3; Fanout = 3; COMB Node = 'traffic_lights:inst2\|T2\[1\]~783'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.113 ns" { C traffic_lights:inst2|T2[1]~783 } "NODE_NAME" } } { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(0.442 ns) 11.283 ns traffic_lights:inst2\|CY~309 3 COMB LC_X20_Y6_N8 3 " "Info: 3: + IC(1.259 ns) + CELL(0.442 ns) = 11.283 ns; Loc. = LC_X20_Y6_N8; Fanout = 3; COMB Node = 'traffic_lights:inst2\|CY~309'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { traffic_lights:inst2|T2[1]~783 traffic_lights:inst2|CY~309 } "NODE_NAME" } } { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.292 ns) 12.013 ns traffic_lights:inst2\|CY~310 4 COMB LC_X20_Y6_N2 2 " "Info: 4: + IC(0.438 ns) + CELL(0.292 ns) = 12.013 ns; Loc. = LC_X20_Y6_N2; Fanout = 2; COMB Node = 'traffic_lights:inst2\|CY~310'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { traffic_lights:inst2|CY~309 traffic_lights:inst2|CY~310 } "NODE_NAME" } } { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.291 ns) + CELL(0.867 ns) 14.171 ns traffic_lights:inst2\|CY 5 REG LC_X21_Y8_N7 1 " "Info: 5: + IC(1.291 ns) + CELL(0.867 ns) = 14.171 ns; Loc. = LC_X21_Y8_N7; Fanout = 1; REG Node = 'traffic_lights:inst2\|CY'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.158 ns" { traffic_lights:inst2|CY~310 traffic_lights:inst2|CY } "NODE_NAME" } } { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.512 ns ( 24.78 % ) " "Info: Total cell delay = 3.512 ns ( 24.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.659 ns ( 75.22 % ) " "Info: Total interconnect delay = 10.659 ns ( 75.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "14.171 ns" { C traffic_lights:inst2|T2[1]~783 traffic_lights:inst2|CY~309 traffic_lights:inst2|CY~310 traffic_lights:inst2|CY } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "14.171 ns" { C C~out0 traffic_lights:inst2|T2[1]~783 traffic_lights:inst2|CY~309 traffic_lights:inst2|CY~310 traffic_lights:inst2|CY } { 0.000ns 0.000ns 7.671ns 1.259ns 0.438ns 1.291ns } { 0.000ns 1.469ns 0.442ns 0.442ns 0.292ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 4 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.357 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 7.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 33 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 33; CLK Node = 'CLK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "jtd.bdf" "" { Schematic "D:/jtd/jtd.bdf" { { 320 -16 152 336 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns fdivision:inst1\|Fout 2 REG LC_X8_Y10_N2 48 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N2; Fanout = 48; REG Node = 'fdivision:inst1\|Fout'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { CLK fdivision:inst1|Fout } "NODE_NAME" } } { "fdivision.v" "" { Text "D:/jtd/fdivision.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.497 ns) + CELL(0.711 ns) 7.357 ns traffic_lights:inst2\|CY 3 REG LC_X21_Y8_N7 1 " "Info: 3: + IC(3.497 ns) + CELL(0.711 ns) = 7.357 ns; Loc. = LC_X21_Y8_N7; Fanout = 1; REG Node = 'traffic_lights:inst2\|CY'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.208 ns" { fdivision:inst1|Fout traffic_lights:inst2|CY } "NODE_NAME" } } { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 42.34 % ) " "Info: Total cell delay = 3.115 ns ( 42.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.242 ns ( 57.66 % ) " "Info: Total interconnect delay = 4.242 ns ( 57.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.357 ns" { CLK fdivision:inst1|Fout traffic_lights:inst2|CY } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.357 ns" { CLK CLK~out0 fdivision:inst1|Fout traffic_lights:inst2|CY } { 0.000ns 0.000ns 0.745ns 3.497ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "14.171 ns" { C traffic_lights:inst2|T2[1]~783 traffic_lights:inst2|CY~309 traffic_lights:inst2|CY~310 traffic_lights:inst2|CY } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "14.171 ns" { C C~out0 traffic_lights:inst2|T2[1]~783 traffic_lights:inst2|CY~309 traffic_lights:inst2|CY~310 traffic_lights:inst2|CY } { 0.000ns 0.000ns 7.671ns 1.259ns 0.438ns 1.291ns } { 0.000ns 1.469ns 0.442ns 0.442ns 0.292ns 0.867ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.357 ns" { CLK fdivision:inst1|Fout traffic_lights:inst2|CY } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.357 ns" { CLK CLK~out0 fdivision:inst1|Fout traffic_lights:inst2|CY } { 0.000ns 0.000ns 0.745ns 3.497ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK MR traffic_lights:inst2\|MR 13.859 ns register " "Info: tco from clock \"CLK\" to destination pin \"MR\" through register \"traffic_lights:inst2\|MR\" is 13.859 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.357 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 7.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 33 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 33; CLK Node = 'CLK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "jtd.bdf" "" { Schematic "D:/jtd/jtd.bdf" { { 320 -16 152 336 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns fdivision:inst1\|Fout 2 REG LC_X8_Y10_N2 48 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N2; Fanout = 48; REG Node = 'fdivision:inst1\|Fout'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { CLK fdivision:inst1|Fout } "NODE_NAME" } } { "fdivision.v" "" { Text "D:/jtd/fdivision.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.497 ns) + CELL(0.711 ns) 7.357 ns traffic_lights:inst2\|MR 3 REG LC_X20_Y6_N6 1 " "Info: 3: + IC(3.497 ns) + CELL(0.711 ns) = 7.357 ns; Loc. = LC_X20_Y6_N6; Fanout = 1; REG Node = 'traffic_lights:inst2\|MR'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.208 ns" { fdivision:inst1|Fout traffic_lights:inst2|MR } "NODE_NAME" } } { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 42.34 % ) " "Info: Total cell delay = 3.115 ns ( 42.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.242 ns ( 57.66 % ) " "Info: Total interconnect delay = 4.242 ns ( 57.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.357 ns" { CLK fdivision:inst1|Fout traffic_lights:inst2|MR } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.357 ns" { CLK CLK~out0 fdivision:inst1|Fout traffic_lights:inst2|MR } { 0.000ns 0.000ns 0.745ns 3.497ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.278 ns + Longest register pin " "Info: + Longest register to pin delay is 6.278 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns traffic_lights:inst2\|MR 1 REG LC_X20_Y6_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y6_N6; Fanout = 1; REG Node = 'traffic_lights:inst2\|MR'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { traffic_lights:inst2|MR } "NODE_NAME" } } { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.170 ns) + CELL(2.108 ns) 6.278 ns MR 2 PIN PIN_233 0 " "Info: 2: + IC(4.170 ns) + CELL(2.108 ns) = 6.278 ns; Loc. = PIN_233; Fanout = 0; PIN Node = 'MR'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.278 ns" { traffic_lights:inst2|MR MR } "NODE_NAME" } } { "jtd.bdf" "" { Schematic "D:/jtd/jtd.bdf" { { 88 800 976 104 "MR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 33.58 % ) " "Info: Total cell delay = 2.108 ns ( 33.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.170 ns ( 66.42 % ) " "Info: Total interconnect delay = 4.170 ns ( 66.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.278 ns" { traffic_lights:inst2|MR MR } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.278 ns" { traffic_lights:inst2|MR MR } { 0.000ns 4.170ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.357 ns" { CLK fdivision:inst1|Fout traffic_lights:inst2|MR } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.357 ns" { CLK CLK~out0 fdivision:inst1|Fout traffic_lights:inst2|MR } { 0.000ns 0.000ns 0.745ns 3.497ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.278 ns" { traffic_lights:inst2|MR MR } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.278 ns" { traffic_lights:inst2|MR MR } { 0.000ns 4.170ns } { 0.000ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "traffic_lights:inst2\|state.s1 RET CLK -0.787 ns register " "Info: th for register \"traffic_lights:inst2\|state.s1\" (data pin = \"RET\", clock pin = \"CLK\") is -0.787 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.357 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 7.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 33 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 33; CLK Node = 'CLK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "jtd.bdf" "" { Schematic "D:/jtd/jtd.bdf" { { 320 -16 152 336 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns fdivision:inst1\|Fout 2 REG LC_X8_Y10_N2 48 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N2; Fanout = 48; REG Node = 'fdivision:inst1\|Fout'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { CLK fdivision:inst1|Fout } "NODE_NAME" } } { "fdivision.v" "" { Text "D:/jtd/fdivision.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.497 ns) + CELL(0.711 ns) 7.357 ns traffic_lights:inst2\|state.s1 3 REG LC_X20_Y7_N7 10 " "Info: 3: + IC(3.497 ns) + CELL(0.711 ns) = 7.357 ns; Loc. = LC_X20_Y7_N7; Fanout = 10; REG Node = 'traffic_lights:inst2\|state.s1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.208 ns" { fdivision:inst1|Fout traffic_lights:inst2|state.s1 } "NODE_NAME" } } { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 42.34 % ) " "Info: Total cell delay = 3.115 ns ( 42.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.242 ns ( 57.66 % ) " "Info: Total interconnect delay = 4.242 ns ( 57.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.357 ns" { CLK fdivision:inst1|Fout traffic_lights:inst2|state.s1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.357 ns" { CLK CLK~out0 fdivision:inst1|Fout traffic_lights:inst2|state.s1 } { 0.000ns 0.000ns 0.745ns 3.497ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.159 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns RET 1 PIN PIN_138 47 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_138; Fanout = 47; PIN Node = 'RET'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { RET } "NODE_NAME" } } { "jtd.bdf" "" { Schematic "D:/jtd/jtd.bdf" { { 232 104 272 248 "RET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.381 ns) + CELL(0.309 ns) 8.159 ns traffic_lights:inst2\|state.s1 2 REG LC_X20_Y7_N7 10 " "Info: 2: + IC(6.381 ns) + CELL(0.309 ns) = 8.159 ns; Loc. = LC_X20_Y7_N7; Fanout = 10; REG Node = 'traffic_lights:inst2\|state.s1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.690 ns" { RET traffic_lights:inst2|state.s1 } "NODE_NAME" } } { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.778 ns ( 21.79 % ) " "Info: Total cell delay = 1.778 ns ( 21.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.381 ns ( 78.21 % ) " "Info: Total interconnect delay = 6.381 ns ( 78.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.159 ns" { RET traffic_lights:inst2|state.s1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.159 ns" { RET RET~out0 traffic_lights:inst2|state.s1 } { 0.000ns 0.000ns 6.381ns } { 0.000ns 1.469ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.357 ns" { CLK fdivision:inst1|Fout traffic_lights:inst2|state.s1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.357 ns" { CLK CLK~out0 fdivision:inst1|Fout traffic_lights:inst2|state.s1 } { 0.000ns 0.000ns 0.745ns 3.497ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.159 ns" { RET traffic_lights:inst2|state.s1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.159 ns" { RET RET~out0 traffic_lights:inst2|state.s1 } { 0.000ns 0.000ns 6.381ns } { 0.000ns 1.469ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "108 " "Info: Allocated 108 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 02 18:52:17 2016 " "Info: Processing ended: Mon May 02 18:52:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Info: Quartus II Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
