# CPU_VHDL
A simple CPU's design using VHDL

The .ucf( Constraints File ) is designed to work on a Basys 2 Spartan-3E FPGA 
![Screenshot](CPU.png)

All code is under GPL v3.0 license
