

================================================================
== Vivado HLS Report for 'one_stage22'
================================================================
* Date:           Thu May  5 03:03:15 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cordic_task_pipeline
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.365 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i10* %s_output_theta_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 3 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecInterface(i10* %s_output_sin_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 4 'specinterface' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecInterface(i10* %s_output_cos_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecInterface(i10* %s_current_theta_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecInterface(i10* %s_current_sin_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecInterface(i10* %s_current_cos_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.63ns)   --->   "%tmp_V_122 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %s_current_cos_V_V)" [cordic_task_pipeline/cordic.cpp:15]   --->   Operation 9 'read' 'tmp_V_122' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%tmp_V_123 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %s_current_sin_V_V)" [cordic_task_pipeline/cordic.cpp:16]   --->   Operation 10 'read' 'tmp_V_123' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (3.63ns)   --->   "%tmp_V_124 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %s_current_theta_V_V)" [cordic_task_pipeline/cordic.cpp:17]   --->   Operation 11 'read' 'tmp_V_124' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %tmp_V_122, i32 2, i32 9)" [cordic_task_pipeline/cordic.cpp:19]   --->   Operation 12 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%r_V = sext i8 %trunc_ln to i10" [cordic_task_pipeline/cordic.cpp:19]   --->   Operation 13 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln1333_s = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %tmp_V_123, i32 2, i32 9)" [cordic_task_pipeline/cordic.cpp:20]   --->   Operation 14 'partselect' 'trunc_ln1333_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%r_V_13 = sext i8 %trunc_ln1333_s to i10" [cordic_task_pipeline/cordic.cpp:20]   --->   Operation 15 'sext' 'r_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %tmp_V_124, i32 9)" [cordic_task_pipeline/cordic.cpp:22]   --->   Operation 16 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ZN13ap_fixed_baseILi11ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi10ELi1ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i71, label %_ZN13ap_fixed_baseILi11ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi10ELi1ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i94" [cordic_task_pipeline/cordic.cpp:22]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.36>
ST_2 : Operation 18 [1/1] (1.73ns)   --->   "%c_V = sub i10 %tmp_V_122, %r_V_13" [cordic_task_pipeline/cordic.cpp:24]   --->   Operation 18 'sub' 'c_V' <Predicate = (!tmp)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.73ns)   --->   "%s_V = add i10 %tmp_V_123, %r_V" [cordic_task_pipeline/cordic.cpp:25]   --->   Operation 19 'add' 's_V' <Predicate = (!tmp)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.73ns)   --->   "%t_V = add i10 %tmp_V_124, -125" [cordic_task_pipeline/cordic.cpp:26]   --->   Operation 20 'add' 't_V' <Predicate = (!tmp)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %s_output_cos_V_V, i10 %c_V)" [cordic_task_pipeline/cordic.cpp:27]   --->   Operation 21 'write' <Predicate = (!tmp)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_2 : Operation 22 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %s_output_sin_V_V, i10 %s_V)" [cordic_task_pipeline/cordic.cpp:28]   --->   Operation 22 'write' <Predicate = (!tmp)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_2 : Operation 23 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %s_output_theta_V_V, i10 %t_V)" [cordic_task_pipeline/cordic.cpp:29]   --->   Operation 23 'write' <Predicate = (!tmp)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br label %0" [cordic_task_pipeline/cordic.cpp:31]   --->   Operation 24 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.73ns)   --->   "%c_V_13 = add i10 %tmp_V_122, %r_V_13" [cordic_task_pipeline/cordic.cpp:32]   --->   Operation 25 'add' 'c_V_13' <Predicate = (tmp)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.73ns)   --->   "%s_V_13 = sub i10 %tmp_V_123, %r_V" [cordic_task_pipeline/cordic.cpp:33]   --->   Operation 26 'sub' 's_V_13' <Predicate = (tmp)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.73ns)   --->   "%t_V_7 = add i10 %tmp_V_124, 125" [cordic_task_pipeline/cordic.cpp:34]   --->   Operation 27 'add' 't_V_7' <Predicate = (tmp)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %s_output_cos_V_V, i10 %c_V_13)" [cordic_task_pipeline/cordic.cpp:35]   --->   Operation 28 'write' <Predicate = (tmp)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_2 : Operation 29 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %s_output_sin_V_V, i10 %s_V_13)" [cordic_task_pipeline/cordic.cpp:36]   --->   Operation 29 'write' <Predicate = (tmp)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_2 : Operation 30 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %s_output_theta_V_V, i10 %t_V_7)" [cordic_task_pipeline/cordic.cpp:37]   --->   Operation 30 'write' <Predicate = (tmp)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 31 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "ret void" [cordic_task_pipeline/cordic.cpp:40]   --->   Operation 32 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_current_cos_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_current_sin_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_current_theta_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_output_cos_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_output_sin_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_output_theta_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty          (specinterface) [ 000]
empty_66       (specinterface) [ 000]
empty_67       (specinterface) [ 000]
empty_68       (specinterface) [ 000]
empty_69       (specinterface) [ 000]
empty_70       (specinterface) [ 000]
tmp_V_122      (read         ) [ 001]
tmp_V_123      (read         ) [ 001]
tmp_V_124      (read         ) [ 001]
trunc_ln       (partselect   ) [ 000]
r_V            (sext         ) [ 001]
trunc_ln1333_s (partselect   ) [ 000]
r_V_13         (sext         ) [ 001]
tmp            (bitselect    ) [ 001]
br_ln22        (br           ) [ 000]
c_V            (sub          ) [ 000]
s_V            (add          ) [ 000]
t_V            (add          ) [ 000]
write_ln27     (write        ) [ 000]
write_ln28     (write        ) [ 000]
write_ln29     (write        ) [ 000]
br_ln31        (br           ) [ 000]
c_V_13         (add          ) [ 000]
s_V_13         (sub          ) [ 000]
t_V_7          (add          ) [ 000]
write_ln35     (write        ) [ 000]
write_ln36     (write        ) [ 000]
write_ln37     (write        ) [ 000]
br_ln0         (br           ) [ 000]
ret_ln40       (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_current_cos_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_current_cos_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_current_sin_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_current_sin_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_current_theta_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_current_theta_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_output_cos_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_output_cos_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_output_sin_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_output_sin_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s_output_theta_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_output_theta_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i10P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i10P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="tmp_V_122_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="10" slack="0"/>
<pin id="40" dir="0" index="1" bw="10" slack="0"/>
<pin id="41" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_122/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="tmp_V_123_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="10" slack="0"/>
<pin id="46" dir="0" index="1" bw="10" slack="0"/>
<pin id="47" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_123/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="tmp_V_124_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="10" slack="0"/>
<pin id="52" dir="0" index="1" bw="10" slack="0"/>
<pin id="53" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_124/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="10" slack="0"/>
<pin id="59" dir="0" index="2" bw="10" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln27/2 write_ln35/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_write_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="0" slack="0"/>
<pin id="65" dir="0" index="1" bw="10" slack="0"/>
<pin id="66" dir="0" index="2" bw="10" slack="0"/>
<pin id="67" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln28/2 write_ln36/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="10" slack="0"/>
<pin id="73" dir="0" index="2" bw="10" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln29/2 write_ln37/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="trunc_ln_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="10" slack="0"/>
<pin id="80" dir="0" index="2" bw="3" slack="0"/>
<pin id="81" dir="0" index="3" bw="5" slack="0"/>
<pin id="82" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="r_V_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="0"/>
<pin id="89" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="trunc_ln1333_s_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="0"/>
<pin id="93" dir="0" index="1" bw="10" slack="0"/>
<pin id="94" dir="0" index="2" bw="3" slack="0"/>
<pin id="95" dir="0" index="3" bw="5" slack="0"/>
<pin id="96" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1333_s/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="r_V_13_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_13/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tmp_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="10" slack="0"/>
<pin id="108" dir="0" index="2" bw="5" slack="0"/>
<pin id="109" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="c_V_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="10" slack="1"/>
<pin id="115" dir="0" index="1" bw="8" slack="1"/>
<pin id="116" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="c_V/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="s_V_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="10" slack="1"/>
<pin id="120" dir="0" index="1" bw="8" slack="1"/>
<pin id="121" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s_V/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="t_V_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="10" slack="1"/>
<pin id="125" dir="0" index="1" bw="8" slack="0"/>
<pin id="126" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="c_V_13_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="10" slack="1"/>
<pin id="131" dir="0" index="1" bw="8" slack="1"/>
<pin id="132" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_V_13/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="s_V_13_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="10" slack="1"/>
<pin id="136" dir="0" index="1" bw="8" slack="1"/>
<pin id="137" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="s_V_13/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="t_V_7_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="10" slack="1"/>
<pin id="141" dir="0" index="1" bw="8" slack="0"/>
<pin id="142" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_V_7/2 "/>
</bind>
</comp>

<comp id="145" class="1005" name="tmp_V_122_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="10" slack="1"/>
<pin id="147" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_122 "/>
</bind>
</comp>

<comp id="151" class="1005" name="tmp_V_123_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="10" slack="1"/>
<pin id="153" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_123 "/>
</bind>
</comp>

<comp id="157" class="1005" name="tmp_V_124_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="10" slack="1"/>
<pin id="159" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_124 "/>
</bind>
</comp>

<comp id="163" class="1005" name="r_V_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="1"/>
<pin id="165" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="169" class="1005" name="r_V_13_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="10" slack="1"/>
<pin id="171" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_V_13 "/>
</bind>
</comp>

<comp id="175" class="1005" name="tmp_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="24" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="24" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="24" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="34" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="34" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="34" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="10" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="83"><net_src comp="26" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="84"><net_src comp="38" pin="2"/><net_sink comp="77" pin=1"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="77" pin=2"/></net>

<net id="86"><net_src comp="28" pin="0"/><net_sink comp="77" pin=3"/></net>

<net id="90"><net_src comp="77" pin="4"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="26" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="98"><net_src comp="44" pin="2"/><net_sink comp="91" pin=1"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="91" pin=2"/></net>

<net id="100"><net_src comp="28" pin="0"/><net_sink comp="91" pin=3"/></net>

<net id="104"><net_src comp="91" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="30" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="50" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="28" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="117"><net_src comp="113" pin="2"/><net_sink comp="56" pin=2"/></net>

<net id="122"><net_src comp="118" pin="2"/><net_sink comp="63" pin=2"/></net>

<net id="127"><net_src comp="32" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="128"><net_src comp="123" pin="2"/><net_sink comp="70" pin=2"/></net>

<net id="133"><net_src comp="129" pin="2"/><net_sink comp="56" pin=2"/></net>

<net id="138"><net_src comp="134" pin="2"/><net_sink comp="63" pin=2"/></net>

<net id="143"><net_src comp="36" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="144"><net_src comp="139" pin="2"/><net_sink comp="70" pin=2"/></net>

<net id="148"><net_src comp="38" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="150"><net_src comp="145" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="154"><net_src comp="44" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="156"><net_src comp="151" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="160"><net_src comp="50" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="162"><net_src comp="157" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="166"><net_src comp="87" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="168"><net_src comp="163" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="172"><net_src comp="101" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="174"><net_src comp="169" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="178"><net_src comp="105" pin="3"/><net_sink comp="175" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_output_cos_V_V | {2 }
	Port: s_output_sin_V_V | {2 }
	Port: s_output_theta_V_V | {2 }
 - Input state : 
	Port: one_stage22 : s_current_cos_V_V | {1 }
	Port: one_stage22 : s_current_sin_V_V | {1 }
	Port: one_stage22 : s_current_theta_V_V | {1 }
  - Chain level:
	State 1
		r_V : 1
		r_V_13 : 1
		br_ln22 : 1
	State 2
		write_ln27 : 1
		write_ln28 : 1
		write_ln29 : 1
		write_ln35 : 1
		write_ln36 : 1
		write_ln37 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |      s_V_fu_118      |    0    |    14   |
|    add   |      t_V_fu_123      |    0    |    14   |
|          |     c_V_13_fu_129    |    0    |    14   |
|          |     t_V_7_fu_139     |    0    |    14   |
|----------|----------------------|---------|---------|
|    sub   |      c_V_fu_113      |    0    |    14   |
|          |     s_V_13_fu_134    |    0    |    14   |
|----------|----------------------|---------|---------|
|          | tmp_V_122_read_fu_38 |    0    |    0    |
|   read   | tmp_V_123_read_fu_44 |    0    |    0    |
|          | tmp_V_124_read_fu_50 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    grp_write_fu_56   |    0    |    0    |
|   write  |    grp_write_fu_63   |    0    |    0    |
|          |    grp_write_fu_70   |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|    trunc_ln_fu_77    |    0    |    0    |
|          | trunc_ln1333_s_fu_91 |    0    |    0    |
|----------|----------------------|---------|---------|
|   sext   |       r_V_fu_87      |    0    |    0    |
|          |     r_V_13_fu_101    |    0    |    0    |
|----------|----------------------|---------|---------|
| bitselect|      tmp_fu_105      |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    84   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|  r_V_13_reg_169 |   10   |
|   r_V_reg_163   |   10   |
|tmp_V_122_reg_145|   10   |
|tmp_V_123_reg_151|   10   |
|tmp_V_124_reg_157|   10   |
|   tmp_reg_175   |    1   |
+-----------------+--------+
|      Total      |   51   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_56 |  p2  |   2  |  10  |   20   ||    9    |
| grp_write_fu_63 |  p2  |   2  |  10  |   20   ||    9    |
| grp_write_fu_70 |  p2  |   2  |  10  |   20   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   60   ||  5.307  ||    27   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   84   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   27   |
|  Register |    -   |   51   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   51   |   111  |
+-----------+--------+--------+--------+
