--
--	Conversion of PlanteModul.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Thu Apr 23 13:32:19 2020
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL Net_111 : bit;
SIGNAL tmpOE__Pin_PERIPUMP_OUT_2_net_0 : bit;
SIGNAL Net_66 : bit;
SIGNAL tmpFB_0__Pin_PERIPUMP_OUT_2_net_0 : bit;
SIGNAL tmpIO_0__Pin_PERIPUMP_OUT_2_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_PERIPUMP_OUT_2_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__Pin_PERIPUMP_OUT_2_net_0 : bit;
SIGNAL tmpOE__Pin_PERIPUMP_OUT_1_net_0 : bit;
SIGNAL Net_51 : bit;
SIGNAL tmpFB_0__Pin_PERIPUMP_OUT_1_net_0 : bit;
SIGNAL tmpIO_0__Pin_PERIPUMP_OUT_1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_PERIPUMP_OUT_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_PERIPUMP_OUT_1_net_0 : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:km_run\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:control_7\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:control_6\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:control_5\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:control_4\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:control_3\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:control_2\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:control_1\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:control_0\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:reset\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:status_6\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:status_5\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:status_4\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:status_3\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:status_2\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:status_1\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:status_0\ : bit;
SIGNAL \PWM_PERISTALTISK_1:Net_55\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:prevCompare2\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:compare1\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:compare2\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_PERISTALTISK_1:Net_101\ : bit;
SIGNAL \PWM_PERISTALTISK_1:Net_96\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODIN1_1\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODIN1_0\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_152 : bit;
SIGNAL Net_146 : bit;
SIGNAL Net_145 : bit;
SIGNAL \PWM_PERISTALTISK_1:Net_113\ : bit;
SIGNAL \PWM_PERISTALTISK_1:Net_107\ : bit;
SIGNAL \PWM_PERISTALTISK_1:Net_114\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:km_run\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:control_7\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:control_6\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:control_5\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:control_4\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:control_3\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:control_2\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:control_1\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:control_0\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:reset\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:status_6\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:status_5\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:status_4\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:status_3\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:status_2\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:status_1\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:status_0\ : bit;
SIGNAL \PWM_PERISTALTISK_2:Net_55\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:compare1\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:compare2\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_PERISTALTISK_2:Net_101\ : bit;
SIGNAL \PWM_PERISTALTISK_2:Net_96\ : bit;
SIGNAL Net_208 : bit;
SIGNAL Net_159 : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODIN2_1\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODIN2_0\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_158 : bit;
SIGNAL Net_193 : bit;
SIGNAL Net_192 : bit;
SIGNAL \PWM_PERISTALTISK_2:Net_113\ : bit;
SIGNAL \PWM_PERISTALTISK_2:Net_107\ : bit;
SIGNAL \PWM_PERISTALTISK_2:Net_114\ : bit;
SIGNAL tmpOE__Pin_PERIPUMP_OUT_3_net_0 : bit;
SIGNAL tmpFB_0__Pin_PERIPUMP_OUT_3_net_0 : bit;
SIGNAL tmpIO_0__Pin_PERIPUMP_OUT_3_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_PERIPUMP_OUT_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_PERIPUMP_OUT_3_net_0 : bit;
TERMINAL \ADC_PH:Net_248\ : bit;
TERMINAL \ADC_PH:Net_233\ : bit;
SIGNAL Net_212 : bit;
SIGNAL \ADC_PH:vp_ctl_0\ : bit;
SIGNAL \ADC_PH:vp_ctl_2\ : bit;
SIGNAL \ADC_PH:vn_ctl_1\ : bit;
SIGNAL \ADC_PH:vn_ctl_3\ : bit;
SIGNAL \ADC_PH:vp_ctl_1\ : bit;
SIGNAL \ADC_PH:vp_ctl_3\ : bit;
SIGNAL \ADC_PH:vn_ctl_0\ : bit;
SIGNAL \ADC_PH:vn_ctl_2\ : bit;
SIGNAL \ADC_PH:Net_385\ : bit;
SIGNAL \ADC_PH:Net_381\ : bit;
SIGNAL \ADC_PH:Net_188\ : bit;
SIGNAL \ADC_PH:Net_221\ : bit;
TERMINAL Net_209 : bit;
TERMINAL \ADC_PH:Net_126\ : bit;
TERMINAL \ADC_PH:Net_215\ : bit;
TERMINAL \ADC_PH:Net_257\ : bit;
SIGNAL \ADC_PH:soc\ : bit;
SIGNAL \ADC_PH:Net_252\ : bit;
SIGNAL Net_215 : bit;
SIGNAL \ADC_PH:Net_207_11\ : bit;
SIGNAL \ADC_PH:Net_207_10\ : bit;
SIGNAL \ADC_PH:Net_207_9\ : bit;
SIGNAL \ADC_PH:Net_207_8\ : bit;
SIGNAL \ADC_PH:Net_207_7\ : bit;
SIGNAL \ADC_PH:Net_207_6\ : bit;
SIGNAL \ADC_PH:Net_207_5\ : bit;
SIGNAL \ADC_PH:Net_207_4\ : bit;
SIGNAL \ADC_PH:Net_207_3\ : bit;
SIGNAL \ADC_PH:Net_207_2\ : bit;
SIGNAL \ADC_PH:Net_207_1\ : bit;
SIGNAL \ADC_PH:Net_207_0\ : bit;
TERMINAL \ADC_PH:Net_209\ : bit;
TERMINAL \ADC_PH:Net_149\ : bit;
TERMINAL \ADC_PH:Net_255\ : bit;
TERMINAL \ADC_PH:Net_368\ : bit;
SIGNAL \ADC_PH:Net_383\ : bit;
SIGNAL tmpOE__Pin_pH_in_net_0 : bit;
SIGNAL tmpFB_0__Pin_pH_in_net_0 : bit;
SIGNAL tmpIO_0__Pin_pH_in_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_pH_in_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_pH_in_net_0 : bit;
SIGNAL \SW_UART_TEST_USB:tmpOE__tx_net_0\ : bit;
SIGNAL \SW_UART_TEST_USB:tmpFB_0__tx_net_0\ : bit;
SIGNAL \SW_UART_TEST_USB:tmpIO_0__tx_net_0\ : bit;
TERMINAL \SW_UART_TEST_USB:tmpSIOVREF__tx_net_0\ : bit;
SIGNAL \SW_UART_TEST_USB:tmpINTERRUPT_0__tx_net_0\ : bit;
SIGNAL \DS18x8:ControlReg_DRV:clk\ : bit;
SIGNAL \DS18x8:ControlReg_DRV:rst\ : bit;
SIGNAL \DS18x8:Net_1111\ : bit;
SIGNAL \DS18x8:ControlReg_DRV:control_out_0\ : bit;
SIGNAL \DS18x8:Net_901\ : bit;
SIGNAL \DS18x8:ControlReg_DRV:control_out_1\ : bit;
SIGNAL \DS18x8:Net_902\ : bit;
SIGNAL \DS18x8:ControlReg_DRV:control_out_2\ : bit;
SIGNAL \DS18x8:Net_903\ : bit;
SIGNAL \DS18x8:ControlReg_DRV:control_out_3\ : bit;
SIGNAL \DS18x8:Net_904\ : bit;
SIGNAL \DS18x8:ControlReg_DRV:control_out_4\ : bit;
SIGNAL \DS18x8:Net_905\ : bit;
SIGNAL \DS18x8:ControlReg_DRV:control_out_5\ : bit;
SIGNAL \DS18x8:Net_906\ : bit;
SIGNAL \DS18x8:ControlReg_DRV:control_out_6\ : bit;
SIGNAL \DS18x8:Net_907\ : bit;
SIGNAL \DS18x8:ControlReg_DRV:control_out_7\ : bit;
SIGNAL \DS18x8:ControlReg_DRV:control_7\ : bit;
SIGNAL \DS18x8:ControlReg_DRV:control_6\ : bit;
SIGNAL \DS18x8:ControlReg_DRV:control_5\ : bit;
SIGNAL \DS18x8:ControlReg_DRV:control_4\ : bit;
SIGNAL \DS18x8:ControlReg_DRV:control_3\ : bit;
SIGNAL \DS18x8:ControlReg_DRV:control_2\ : bit;
SIGNAL \DS18x8:ControlReg_DRV:control_1\ : bit;
SIGNAL \DS18x8:ControlReg_DRV:control_0\ : bit;
SIGNAL \DS18x8:tmpOE__bufoe_1_net_0\ : bit;
SIGNAL Net_217_0 : bit;
SIGNAL \DS18x8:Net_807\ : bit;
SIGNAL \DS18x8:Net_820_0\ : bit;
SIGNAL \DS18x8:StatusReg_BUS:status_7\ : bit;
SIGNAL \DS18x8:Net_959_7\ : bit;
SIGNAL \DS18x8:StatusReg_BUS:status_6\ : bit;
SIGNAL \DS18x8:Net_959_6\ : bit;
SIGNAL \DS18x8:StatusReg_BUS:status_5\ : bit;
SIGNAL \DS18x8:Net_959_5\ : bit;
SIGNAL \DS18x8:StatusReg_BUS:status_4\ : bit;
SIGNAL \DS18x8:Net_959_4\ : bit;
SIGNAL \DS18x8:StatusReg_BUS:status_3\ : bit;
SIGNAL \DS18x8:Net_959_3\ : bit;
SIGNAL \DS18x8:StatusReg_BUS:status_2\ : bit;
SIGNAL \DS18x8:Net_959_2\ : bit;
SIGNAL \DS18x8:StatusReg_BUS:status_1\ : bit;
SIGNAL \DS18x8:Net_959_1\ : bit;
SIGNAL \DS18x8:StatusReg_BUS:status_0\ : bit;
SIGNAL \DS18x8:Net_959_0\ : bit;
SIGNAL \DS18x8:Net_280\ : bit;
SIGNAL \DS18x8:TimerDelay:Net_260\ : bit;
SIGNAL \DS18x8:Net_910\ : bit;
SIGNAL \DS18x8:TimerDelay:Net_55\ : bit;
SIGNAL Net_218 : bit;
SIGNAL \DS18x8:TimerDelay:Net_53\ : bit;
SIGNAL \DS18x8:Net_522\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:control_7\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:control_6\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:control_5\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:control_4\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:control_3\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:control_2\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:control_1\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:control_0\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:ctrl_enable\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:ctrl_ten\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:capture_last\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:timer_enable\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:run_mode\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:status_tc\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:trigger_enable\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:per_zero\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:tc_i\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:tc_reg_i\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:hwEnable\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL \DS18x8:Net_913\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:runmode_enable\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:trig_disable\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:trig_last\ : bit;
SIGNAL \DS18x8:Net_527\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:trigger_polarized\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:trig_reg\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:status_6\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:status_5\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:status_4\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:status_0\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:status_1\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:status_2\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:fifo_full\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:status_3\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:fifo_nempty\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:cs_addr_2\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:cs_addr_1\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:cs_addr_0\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:zeros_3\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:zeros_2\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:nc0\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:nc3\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:nc4\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \DS18x8:TimerDelay:Net_102\ : bit;
SIGNAL \DS18x8:TimerDelay:Net_266\ : bit;
SIGNAL \DS18x8:ControlReg_SEL:clk\ : bit;
SIGNAL \DS18x8:ControlReg_SEL:rst\ : bit;
SIGNAL \DS18x8:Net_820_7\ : bit;
SIGNAL \DS18x8:ControlReg_SEL:control_out_7\ : bit;
SIGNAL \DS18x8:Net_820_6\ : bit;
SIGNAL \DS18x8:ControlReg_SEL:control_out_6\ : bit;
SIGNAL \DS18x8:Net_820_5\ : bit;
SIGNAL \DS18x8:ControlReg_SEL:control_out_5\ : bit;
SIGNAL \DS18x8:Net_820_4\ : bit;
SIGNAL \DS18x8:ControlReg_SEL:control_out_4\ : bit;
SIGNAL \DS18x8:Net_820_3\ : bit;
SIGNAL \DS18x8:ControlReg_SEL:control_out_3\ : bit;
SIGNAL \DS18x8:Net_820_2\ : bit;
SIGNAL \DS18x8:ControlReg_SEL:control_out_2\ : bit;
SIGNAL \DS18x8:Net_820_1\ : bit;
SIGNAL \DS18x8:ControlReg_SEL:control_out_1\ : bit;
SIGNAL \DS18x8:ControlReg_SEL:control_out_0\ : bit;
SIGNAL \DS18x8:ControlReg_SEL:control_7\ : bit;
SIGNAL \DS18x8:ControlReg_SEL:control_6\ : bit;
SIGNAL \DS18x8:ControlReg_SEL:control_5\ : bit;
SIGNAL \DS18x8:ControlReg_SEL:control_4\ : bit;
SIGNAL \DS18x8:ControlReg_SEL:control_3\ : bit;
SIGNAL \DS18x8:ControlReg_SEL:control_2\ : bit;
SIGNAL \DS18x8:ControlReg_SEL:control_1\ : bit;
SIGNAL \DS18x8:ControlReg_SEL:control_0\ : bit;
SIGNAL \DS18x8:Trigger:clk\ : bit;
SIGNAL \DS18x8:Trigger:rst\ : bit;
SIGNAL \DS18x8:Trigger:control_out_0\ : bit;
SIGNAL \DS18x8:Net_925\ : bit;
SIGNAL \DS18x8:Trigger:control_out_1\ : bit;
SIGNAL \DS18x8:Net_926\ : bit;
SIGNAL \DS18x8:Trigger:control_out_2\ : bit;
SIGNAL \DS18x8:Net_927\ : bit;
SIGNAL \DS18x8:Trigger:control_out_3\ : bit;
SIGNAL \DS18x8:Net_928\ : bit;
SIGNAL \DS18x8:Trigger:control_out_4\ : bit;
SIGNAL \DS18x8:Net_929\ : bit;
SIGNAL \DS18x8:Trigger:control_out_5\ : bit;
SIGNAL \DS18x8:Net_930\ : bit;
SIGNAL \DS18x8:Trigger:control_out_6\ : bit;
SIGNAL \DS18x8:Net_931\ : bit;
SIGNAL \DS18x8:Trigger:control_out_7\ : bit;
SIGNAL \DS18x8:Trigger:control_7\ : bit;
SIGNAL \DS18x8:Trigger:control_6\ : bit;
SIGNAL \DS18x8:Trigger:control_5\ : bit;
SIGNAL \DS18x8:Trigger:control_4\ : bit;
SIGNAL \DS18x8:Trigger:control_3\ : bit;
SIGNAL \DS18x8:Trigger:control_2\ : bit;
SIGNAL \DS18x8:Trigger:control_1\ : bit;
SIGNAL \DS18x8:Trigger:control_0\ : bit;
SIGNAL \DS18x8:Net_986\ : bit;
SIGNAL \DS18x8:Net_987\ : bit;
SIGNAL \DS18x8:Net_988\ : bit;
SIGNAL \DS18x8:Net_989\ : bit;
SIGNAL \DS18x8:Net_1072\ : bit;
SIGNAL \DS18x8:Net_1073\ : bit;
SIGNAL \DS18x8:Net_1074\ : bit;
SIGNAL \DS18x8:Net_1075\ : bit;
SIGNAL tmpOE__Pin_00_net_0 : bit;
SIGNAL tmpFB_0__Pin_00_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_00_net_0 : bit;
TERMINAL Net_224 : bit;
SIGNAL tmpINTERRUPT_0__Pin_00_net_0 : bit;
SIGNAL Net_228 : bit;
SIGNAL \FreqDiv_DS18:not_last_reset\ : bit;
SIGNAL Net_225 : bit;
SIGNAL Net_226 : bit;
SIGNAL \FreqDiv_DS18:count_1\ : bit;
SIGNAL \FreqDiv_DS18:count_0\ : bit;
SIGNAL \FreqDiv_DS18:add_vi_vv_MODGEN_3_1\ : bit;
SIGNAL \FreqDiv_DS18:add_vi_vv_MODGEN_3_0\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:b_31\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:b_30\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:b_29\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:b_28\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:b_27\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:b_26\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:b_25\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:b_24\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:b_23\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:b_22\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:b_21\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:b_20\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:b_19\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:b_18\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:b_17\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:b_16\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:b_15\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:b_14\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:b_13\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:b_12\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:b_11\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:b_10\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:b_9\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:b_8\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:b_7\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:b_6\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:b_5\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:b_4\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:b_3\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:b_2\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:b_1\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:b_0\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \FreqDiv_DS18:MODIN3_1\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \FreqDiv_DS18:MODIN3_0\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \FreqDiv_DS18:add_vi_vv_MODGEN_3_31\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL \FreqDiv_DS18:add_vi_vv_MODGEN_3_30\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL \FreqDiv_DS18:add_vi_vv_MODGEN_3_29\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL \FreqDiv_DS18:add_vi_vv_MODGEN_3_28\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL \FreqDiv_DS18:add_vi_vv_MODGEN_3_27\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL \FreqDiv_DS18:add_vi_vv_MODGEN_3_26\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL \FreqDiv_DS18:add_vi_vv_MODGEN_3_25\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL \FreqDiv_DS18:add_vi_vv_MODGEN_3_24\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL \FreqDiv_DS18:add_vi_vv_MODGEN_3_23\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL \FreqDiv_DS18:add_vi_vv_MODGEN_3_22\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL \FreqDiv_DS18:add_vi_vv_MODGEN_3_21\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL \FreqDiv_DS18:add_vi_vv_MODGEN_3_20\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL \FreqDiv_DS18:add_vi_vv_MODGEN_3_19\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL \FreqDiv_DS18:add_vi_vv_MODGEN_3_18\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL \FreqDiv_DS18:add_vi_vv_MODGEN_3_17\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL \FreqDiv_DS18:add_vi_vv_MODGEN_3_16\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL \FreqDiv_DS18:add_vi_vv_MODGEN_3_15\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL \FreqDiv_DS18:add_vi_vv_MODGEN_3_14\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL \FreqDiv_DS18:add_vi_vv_MODGEN_3_13\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL \FreqDiv_DS18:add_vi_vv_MODGEN_3_12\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL \FreqDiv_DS18:add_vi_vv_MODGEN_3_11\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL \FreqDiv_DS18:add_vi_vv_MODGEN_3_10\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL \FreqDiv_DS18:add_vi_vv_MODGEN_3_9\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL \FreqDiv_DS18:add_vi_vv_MODGEN_3_8\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL \FreqDiv_DS18:add_vi_vv_MODGEN_3_7\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL \FreqDiv_DS18:add_vi_vv_MODGEN_3_6\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL \FreqDiv_DS18:add_vi_vv_MODGEN_3_5\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL \FreqDiv_DS18:add_vi_vv_MODGEN_3_4\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \FreqDiv_DS18:add_vi_vv_MODGEN_3_3\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \FreqDiv_DS18:add_vi_vv_MODGEN_3_2\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL tmpOE__Pin_LIGHT_in_net_0 : bit;
SIGNAL tmpFB_0__Pin_LIGHT_in_net_0 : bit;
SIGNAL tmpIO_0__Pin_LIGHT_in_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_LIGHT_in_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_LIGHT_in_net_0 : bit;
SIGNAL tmpOE__Pin_5V_out_net_0 : bit;
SIGNAL tmpFB_0__Pin_5V_out_net_0 : bit;
SIGNAL tmpIO_0__Pin_5V_out_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_5V_out_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_5V_out_net_0 : bit;
SIGNAL tmpOE__Pin_LightTestLED_net_0 : bit;
SIGNAL tmpFB_0__Pin_LightTestLED_net_0 : bit;
SIGNAL tmpIO_0__Pin_LightTestLED_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_LightTestLED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_LightTestLED_net_0 : bit;
SIGNAL \RTC:Net_5\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_PERISTALTISK_1:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_PERISTALTISK_2:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:capture_last\\D\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:runmode_enable\\D\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:trig_disable\\D\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:trig_last\\D\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\\D\ : bit;
SIGNAL \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\\D\ : bit;
SIGNAL \FreqDiv_DS18:not_last_reset\\D\ : bit;
SIGNAL Net_226D : bit;
SIGNAL \FreqDiv_DS18:count_1\\D\ : bit;
SIGNAL \FreqDiv_DS18:count_0\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__Pin_PERIPUMP_OUT_2_net_0 <=  ('1') ;

\PWM_PERISTALTISK_1:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_PERISTALTISK_1:PWMUDB:tc_i\);

\PWM_PERISTALTISK_1:PWMUDB:dith_count_1\\D\ <= ((not \PWM_PERISTALTISK_1:PWMUDB:dith_count_1\ and \PWM_PERISTALTISK_1:PWMUDB:tc_i\ and \PWM_PERISTALTISK_1:PWMUDB:dith_count_0\)
	OR (not \PWM_PERISTALTISK_1:PWMUDB:dith_count_0\ and \PWM_PERISTALTISK_1:PWMUDB:dith_count_1\)
	OR (not \PWM_PERISTALTISK_1:PWMUDB:tc_i\ and \PWM_PERISTALTISK_1:PWMUDB:dith_count_1\));

\PWM_PERISTALTISK_1:PWMUDB:dith_count_0\\D\ <= ((not \PWM_PERISTALTISK_1:PWMUDB:dith_count_0\ and \PWM_PERISTALTISK_1:PWMUDB:tc_i\)
	OR (not \PWM_PERISTALTISK_1:PWMUDB:tc_i\ and \PWM_PERISTALTISK_1:PWMUDB:dith_count_0\));

\PWM_PERISTALTISK_1:PWMUDB:cmp1_status\ <= ((not \PWM_PERISTALTISK_1:PWMUDB:prevCompare1\ and \PWM_PERISTALTISK_1:PWMUDB:cmp1_less\));

\PWM_PERISTALTISK_1:PWMUDB:cmp2_status\ <= ((not \PWM_PERISTALTISK_1:PWMUDB:prevCompare2\ and \PWM_PERISTALTISK_1:PWMUDB:cmp2_less\));

\PWM_PERISTALTISK_1:PWMUDB:status_2\ <= ((\PWM_PERISTALTISK_1:PWMUDB:runmode_enable\ and \PWM_PERISTALTISK_1:PWMUDB:tc_i\));

\PWM_PERISTALTISK_1:PWMUDB:pwm1_i\ <= ((\PWM_PERISTALTISK_1:PWMUDB:runmode_enable\ and \PWM_PERISTALTISK_1:PWMUDB:cmp1_less\));

\PWM_PERISTALTISK_1:PWMUDB:pwm2_i\ <= ((\PWM_PERISTALTISK_1:PWMUDB:runmode_enable\ and \PWM_PERISTALTISK_1:PWMUDB:cmp2_less\));

\PWM_PERISTALTISK_2:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_PERISTALTISK_2:PWMUDB:tc_i\);

\PWM_PERISTALTISK_2:PWMUDB:dith_count_1\\D\ <= ((not \PWM_PERISTALTISK_2:PWMUDB:dith_count_1\ and \PWM_PERISTALTISK_2:PWMUDB:tc_i\ and \PWM_PERISTALTISK_2:PWMUDB:dith_count_0\)
	OR (not \PWM_PERISTALTISK_2:PWMUDB:dith_count_0\ and \PWM_PERISTALTISK_2:PWMUDB:dith_count_1\)
	OR (not \PWM_PERISTALTISK_2:PWMUDB:tc_i\ and \PWM_PERISTALTISK_2:PWMUDB:dith_count_1\));

\PWM_PERISTALTISK_2:PWMUDB:dith_count_0\\D\ <= ((not \PWM_PERISTALTISK_2:PWMUDB:dith_count_0\ and \PWM_PERISTALTISK_2:PWMUDB:tc_i\)
	OR (not \PWM_PERISTALTISK_2:PWMUDB:tc_i\ and \PWM_PERISTALTISK_2:PWMUDB:dith_count_0\));

\PWM_PERISTALTISK_2:PWMUDB:cmp1_status\ <= ((not \PWM_PERISTALTISK_2:PWMUDB:prevCompare1\ and \PWM_PERISTALTISK_2:PWMUDB:cmp1_less\));

\PWM_PERISTALTISK_2:PWMUDB:status_2\ <= ((\PWM_PERISTALTISK_2:PWMUDB:runmode_enable\ and \PWM_PERISTALTISK_2:PWMUDB:tc_i\));

\PWM_PERISTALTISK_2:PWMUDB:pwm_i\ <= ((\PWM_PERISTALTISK_2:PWMUDB:runmode_enable\ and \PWM_PERISTALTISK_2:PWMUDB:cmp1_less\));

\DS18x8:TimerDelay:TimerUDB:status_tc\ <= ((\DS18x8:TimerDelay:TimerUDB:control_4\ and \DS18x8:TimerDelay:TimerUDB:run_mode\ and \DS18x8:TimerDelay:TimerUDB:per_zero\ and \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\));

\DS18x8:TimerDelay:TimerUDB:runmode_enable\\D\ <= ((not Net_218 and not \DS18x8:TimerDelay:TimerUDB:per_zero\ and not \DS18x8:TimerDelay:TimerUDB:trig_disable\ and \DS18x8:TimerDelay:TimerUDB:control_7\ and \DS18x8:TimerDelay:TimerUDB:control_4\ and \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\)
	OR (not Net_218 and not \DS18x8:TimerDelay:TimerUDB:run_mode\ and not \DS18x8:TimerDelay:TimerUDB:trig_disable\ and \DS18x8:TimerDelay:TimerUDB:control_7\ and \DS18x8:TimerDelay:TimerUDB:control_4\ and \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\)
	OR (not Net_218 and not \DS18x8:TimerDelay:TimerUDB:timer_enable\ and not \DS18x8:TimerDelay:TimerUDB:trig_disable\ and \DS18x8:TimerDelay:TimerUDB:control_7\ and \DS18x8:TimerDelay:TimerUDB:control_4\ and \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\));

\DS18x8:TimerDelay:TimerUDB:trig_disable\\D\ <= ((not Net_218 and \DS18x8:TimerDelay:TimerUDB:control_4\ and \DS18x8:TimerDelay:TimerUDB:timer_enable\ and \DS18x8:TimerDelay:TimerUDB:run_mode\ and \DS18x8:TimerDelay:TimerUDB:per_zero\ and \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\)
	OR (not Net_218 and \DS18x8:TimerDelay:TimerUDB:trig_disable\));

\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\\D\ <= ((not Net_218 and not \DS18x8:TimerDelay:TimerUDB:trig_last\ and \DS18x8:TimerDelay:TimerUDB:control_7\ and \DS18x8:TimerDelay:TimerUDB:control_4\ and \DS18x8:Net_527\)
	OR (not Net_218 and \DS18x8:TimerDelay:TimerUDB:control_7\ and \DS18x8:TimerDelay:TimerUDB:control_4\ and \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\));

\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\\D\ <= ((not Net_218 and not \DS18x8:Net_527\ and \DS18x8:TimerDelay:TimerUDB:control_7\ and \DS18x8:TimerDelay:TimerUDB:control_4\ and \DS18x8:TimerDelay:TimerUDB:trig_last\)
	OR (not Net_218 and \DS18x8:TimerDelay:TimerUDB:control_7\ and \DS18x8:TimerDelay:TimerUDB:control_4\ and \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\));

\DS18x8:TimerDelay:TimerUDB:trig_reg\ <= ((\DS18x8:TimerDelay:TimerUDB:control_4\ and \DS18x8:TimerDelay:TimerUDB:timer_enable\ and \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\));

Net_226D <= ((not \FreqDiv_DS18:count_0\ and Net_226)
	OR (\FreqDiv_DS18:count_1\ and \FreqDiv_DS18:count_0\)
	OR not \FreqDiv_DS18:not_last_reset\);

\FreqDiv_DS18:count_1\\D\ <= ((not \FreqDiv_DS18:count_1\ and \FreqDiv_DS18:not_last_reset\ and \FreqDiv_DS18:count_0\)
	OR (not \FreqDiv_DS18:count_0\ and \FreqDiv_DS18:count_1\)
	OR (not \FreqDiv_DS18:not_last_reset\ and \FreqDiv_DS18:count_1\));

\FreqDiv_DS18:count_0\\D\ <= ((not \FreqDiv_DS18:count_0\ and \FreqDiv_DS18:not_last_reset\)
	OR (not \FreqDiv_DS18:not_last_reset\ and \FreqDiv_DS18:count_0\));

Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"665dd2da-3857-4b4c-97c9-b481d87e6616",
		source_clock_id=>"",
		divisor=>0,
		period=>"78125000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_111,
		dig_domain_out=>open);
Pin_PERIPUMP_OUT_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"adbe73a4-1e52-46dd-9211-d0da0e94bda6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_PERIPUMP_OUT_2_net_0),
		y=>Net_66,
		fb=>(tmpFB_0__Pin_PERIPUMP_OUT_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_PERIPUMP_OUT_2_net_0),
		siovref=>(tmpSIOVREF__Pin_PERIPUMP_OUT_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_PERIPUMP_OUT_2_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_PERIPUMP_OUT_2_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_PERIPUMP_OUT_2_net_0);
Pin_PERIPUMP_OUT_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_PERIPUMP_OUT_2_net_0),
		y=>Net_51,
		fb=>(tmpFB_0__Pin_PERIPUMP_OUT_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_PERIPUMP_OUT_1_net_0),
		siovref=>(tmpSIOVREF__Pin_PERIPUMP_OUT_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_PERIPUMP_OUT_2_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_PERIPUMP_OUT_2_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_PERIPUMP_OUT_1_net_0);
\PWM_PERISTALTISK_1:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_111,
		enable=>tmpOE__Pin_PERIPUMP_OUT_2_net_0,
		clock_out=>\PWM_PERISTALTISK_1:PWMUDB:ClockOutFromEnBlock\);
\PWM_PERISTALTISK_1:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_PERISTALTISK_1:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_PERISTALTISK_1:PWMUDB:control_7\, \PWM_PERISTALTISK_1:PWMUDB:control_6\, \PWM_PERISTALTISK_1:PWMUDB:control_5\, \PWM_PERISTALTISK_1:PWMUDB:control_4\,
			\PWM_PERISTALTISK_1:PWMUDB:control_3\, \PWM_PERISTALTISK_1:PWMUDB:control_2\, \PWM_PERISTALTISK_1:PWMUDB:control_1\, \PWM_PERISTALTISK_1:PWMUDB:control_0\));
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_PERISTALTISK_1:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_PERISTALTISK_1:PWMUDB:status_5\, zero, \PWM_PERISTALTISK_1:PWMUDB:status_3\,
			\PWM_PERISTALTISK_1:PWMUDB:status_2\, \PWM_PERISTALTISK_1:PWMUDB:status_1\, \PWM_PERISTALTISK_1:PWMUDB:status_0\),
		interrupt=>\PWM_PERISTALTISK_1:Net_55\);
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_PERISTALTISK_1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_PERISTALTISK_1:PWMUDB:tc_i\, \PWM_PERISTALTISK_1:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_PERISTALTISK_1:PWMUDB:cmp1_eq\,
		cl0=>\PWM_PERISTALTISK_1:PWMUDB:cmp1_less\,
		z0=>\PWM_PERISTALTISK_1:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_PERISTALTISK_1:PWMUDB:cmp2_eq\,
		cl1=>\PWM_PERISTALTISK_1:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_PERISTALTISK_1:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_PERISTALTISK_1:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_PERISTALTISK_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
\PWM_PERISTALTISK_2:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_111,
		enable=>tmpOE__Pin_PERIPUMP_OUT_2_net_0,
		clock_out=>\PWM_PERISTALTISK_2:PWMUDB:ClockOutFromEnBlock\);
\PWM_PERISTALTISK_2:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_PERISTALTISK_2:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_PERISTALTISK_2:PWMUDB:control_7\, \PWM_PERISTALTISK_2:PWMUDB:control_6\, \PWM_PERISTALTISK_2:PWMUDB:control_5\, \PWM_PERISTALTISK_2:PWMUDB:control_4\,
			\PWM_PERISTALTISK_2:PWMUDB:control_3\, \PWM_PERISTALTISK_2:PWMUDB:control_2\, \PWM_PERISTALTISK_2:PWMUDB:control_1\, \PWM_PERISTALTISK_2:PWMUDB:control_0\));
\PWM_PERISTALTISK_2:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_PERISTALTISK_2:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_PERISTALTISK_2:PWMUDB:status_5\, zero, \PWM_PERISTALTISK_2:PWMUDB:status_3\,
			\PWM_PERISTALTISK_2:PWMUDB:status_2\, \PWM_PERISTALTISK_2:PWMUDB:status_1\, \PWM_PERISTALTISK_2:PWMUDB:status_0\),
		interrupt=>\PWM_PERISTALTISK_2:Net_55\);
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_PERISTALTISK_2:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_PERISTALTISK_2:PWMUDB:tc_i\, \PWM_PERISTALTISK_2:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_PERISTALTISK_2:PWMUDB:cmp1_eq\,
		cl0=>\PWM_PERISTALTISK_2:PWMUDB:cmp1_less\,
		z0=>\PWM_PERISTALTISK_2:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_PERISTALTISK_2:PWMUDB:cmp2_eq\,
		cl1=>\PWM_PERISTALTISK_2:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_PERISTALTISK_2:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_PERISTALTISK_2:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_PERISTALTISK_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
Pin_PERIPUMP_OUT_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3854871f-90e9-4e9d-8484-e66260b10df8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_PERIPUMP_OUT_2_net_0),
		y=>Net_158,
		fb=>(tmpFB_0__Pin_PERIPUMP_OUT_3_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_PERIPUMP_OUT_3_net_0),
		siovref=>(tmpSIOVREF__Pin_PERIPUMP_OUT_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_PERIPUMP_OUT_2_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_PERIPUMP_OUT_2_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_PERIPUMP_OUT_3_net_0);
\ADC_PH:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_PH:Net_248\,
		signal2=>\ADC_PH:Net_233\);
\ADC_PH:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_212);
\ADC_PH:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"dd5ae607-1351-46e5-9891-8500cc5047e4/696a0979-21fc-4185-bf38-6c79febcde7a",
		source_clock_id=>"",
		divisor=>0,
		period=>"625000000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC_PH:Net_385\,
		dig_domain_out=>\ADC_PH:Net_381\);
\ADC_PH:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_209,
		vminus=>\ADC_PH:Net_126\,
		ext_pin=>\ADC_PH:Net_215\,
		vrefhi_out=>\ADC_PH:Net_257\,
		vref=>\ADC_PH:Net_248\,
		clock=>\ADC_PH:Net_385\,
		pump_clock=>\ADC_PH:Net_385\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC_PH:Net_252\,
		next_out=>Net_215,
		data_out=>(\ADC_PH:Net_207_11\, \ADC_PH:Net_207_10\, \ADC_PH:Net_207_9\, \ADC_PH:Net_207_8\,
			\ADC_PH:Net_207_7\, \ADC_PH:Net_207_6\, \ADC_PH:Net_207_5\, \ADC_PH:Net_207_4\,
			\ADC_PH:Net_207_3\, \ADC_PH:Net_207_2\, \ADC_PH:Net_207_1\, \ADC_PH:Net_207_0\),
		eof_udb=>Net_212);
\ADC_PH:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_PH:Net_215\,
		signal2=>\ADC_PH:Net_209\);
\ADC_PH:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_PH:Net_126\,
		signal2=>\ADC_PH:Net_149\);
\ADC_PH:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_PH:Net_209\);
\ADC_PH:vRef_1024\:cy_vref_v1_0
	GENERIC MAP(guid=>"89B398AD-36A8-4627-9212-707F2986319E",
		name=>"1.024V",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_PH:Net_233\);
\ADC_PH:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_PH:Net_257\,
		signal2=>\ADC_PH:Net_149\);
\ADC_PH:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_PH:Net_255\);
\ADC_PH:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_PH:Net_368\);
Pin_pH_in:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_PERIPUMP_OUT_2_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_pH_in_net_0),
		analog=>Net_209,
		io=>(tmpIO_0__Pin_pH_in_net_0),
		siovref=>(tmpSIOVREF__Pin_pH_in_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_PERIPUMP_OUT_2_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_PERIPUMP_OUT_2_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_pH_in_net_0);
\SW_UART_TEST_USB:tx\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2a0b9517-442d-4fc2-bf57-10809f88f874/52f31aa9-2f0a-497d-9a1f-1424095e13e6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_PERIPUMP_OUT_2_net_0),
		y=>(zero),
		fb=>(\SW_UART_TEST_USB:tmpFB_0__tx_net_0\),
		analog=>(open),
		io=>(\SW_UART_TEST_USB:tmpIO_0__tx_net_0\),
		siovref=>(\SW_UART_TEST_USB:tmpSIOVREF__tx_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_PERIPUMP_OUT_2_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_PERIPUMP_OUT_2_net_0,
		out_reset=>zero,
		interrupt=>\SW_UART_TEST_USB:tmpINTERRUPT_0__tx_net_0\);
\DS18x8:ControlReg_DRV:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000001",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\DS18x8:ControlReg_DRV:control_7\, \DS18x8:ControlReg_DRV:control_6\, \DS18x8:ControlReg_DRV:control_5\, \DS18x8:ControlReg_DRV:control_4\,
			\DS18x8:ControlReg_DRV:control_3\, \DS18x8:ControlReg_DRV:control_2\, \DS18x8:ControlReg_DRV:control_1\, \DS18x8:Net_1111\));
\DS18x8:bufoe_1\:cy_bufoe
	PORT MAP(x=>\DS18x8:Net_1111\,
		oe=>\DS18x8:tmpOE__bufoe_1_net_0\,
		y=>Net_217_0,
		yfb=>\DS18x8:Net_807\);
\DS18x8:StatusReg_BUS:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>zero,
		status=>(tmpOE__Pin_PERIPUMP_OUT_2_net_0, tmpOE__Pin_PERIPUMP_OUT_2_net_0, tmpOE__Pin_PERIPUMP_OUT_2_net_0, tmpOE__Pin_PERIPUMP_OUT_2_net_0,
			tmpOE__Pin_PERIPUMP_OUT_2_net_0, tmpOE__Pin_PERIPUMP_OUT_2_net_0, tmpOE__Pin_PERIPUMP_OUT_2_net_0, \DS18x8:Net_807\));
\DS18x8:TimerDelay:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\DS18x8:Net_522\,
		enable=>tmpOE__Pin_PERIPUMP_OUT_2_net_0,
		clock_out=>\DS18x8:TimerDelay:TimerUDB:ClockOutFromEnBlock\);
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\DS18x8:Net_522\,
		enable=>tmpOE__Pin_PERIPUMP_OUT_2_net_0,
		clock_out=>\DS18x8:TimerDelay:TimerUDB:Clk_Ctl_i\);
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\DS18x8:TimerDelay:TimerUDB:Clk_Ctl_i\,
		control=>(\DS18x8:TimerDelay:TimerUDB:control_7\, \DS18x8:TimerDelay:TimerUDB:control_6\, \DS18x8:TimerDelay:TimerUDB:control_5\, \DS18x8:TimerDelay:TimerUDB:control_4\,
			\DS18x8:TimerDelay:TimerUDB:control_3\, \DS18x8:TimerDelay:TimerUDB:control_2\, \DS18x8:TimerDelay:TimerUDB:control_1\, \DS18x8:TimerDelay:TimerUDB:control_0\));
\DS18x8:TimerDelay:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_218,
		clock=>\DS18x8:TimerDelay:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \DS18x8:TimerDelay:TimerUDB:status_3\,
			\DS18x8:TimerDelay:TimerUDB:status_2\, zero, \DS18x8:TimerDelay:TimerUDB:status_tc\),
		interrupt=>\DS18x8:TimerDelay:Net_55\);
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\DS18x8:TimerDelay:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_218, \DS18x8:TimerDelay:TimerUDB:trig_reg\, \DS18x8:TimerDelay:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\DS18x8:TimerDelay:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\DS18x8:TimerDelay:TimerUDB:nc3\,
		f0_blk_stat=>\DS18x8:TimerDelay:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cmp_eq_1\, \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cmp_lt_1\, \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cmp_zero_1\, \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cmp_ff_1\, \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cap_1\, \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\DS18x8:TimerDelay:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_218, \DS18x8:TimerDelay:TimerUDB:trig_reg\, \DS18x8:TimerDelay:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\DS18x8:TimerDelay:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\DS18x8:TimerDelay:TimerUDB:status_3\,
		f0_blk_stat=>\DS18x8:TimerDelay:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:msb\,
		cei=>(\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cmp_eq_1\, \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cmp_lt_1\, \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cmp_zero_1\, \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cmp_ff_1\, \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cap_1\, \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\DS18x8:ControlReg_SEL:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00001111",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\DS18x8:ControlReg_SEL:control_7\, \DS18x8:ControlReg_SEL:control_6\, \DS18x8:ControlReg_SEL:control_5\, \DS18x8:ControlReg_SEL:control_4\,
			\DS18x8:ControlReg_SEL:control_3\, \DS18x8:ControlReg_SEL:control_2\, \DS18x8:ControlReg_SEL:control_1\, \DS18x8:tmpOE__bufoe_1_net_0\));
\DS18x8:clock_delay\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"03442bf8-8360-47cb-be1c-82345c8c1f4f/c0fb34bd-1044-4931-9788-16b01ce89812",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\DS18x8:Net_522\,
		dig_domain_out=>open);
\DS18x8:Trigger:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000001",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'1')
	PORT MAP(reset=>zero,
		clock=>\DS18x8:Net_522\,
		control=>(\DS18x8:Trigger:control_7\, \DS18x8:Trigger:control_6\, \DS18x8:Trigger:control_5\, \DS18x8:Trigger:control_4\,
			\DS18x8:Trigger:control_3\, \DS18x8:Trigger:control_2\, \DS18x8:Trigger:control_1\, \DS18x8:Net_527\));
\DS18x8:isr_DataReady\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_218);
Pin_00:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"264be2d3-9481-494b-8d9c-c1905a45e9cc",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_PERIPUMP_OUT_2_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_00_net_0),
		analog=>(open),
		io=>Net_217_0,
		siovref=>(tmpSIOVREF__Pin_00_net_0),
		annotation=>Net_224,
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_PERIPUMP_OUT_2_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_PERIPUMP_OUT_2_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_00_net_0);
\FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv_DS18:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_DS18:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"58ddfeba-88ba-4cb0-a830-24ae33dc5194",
		source_clock_id=>"",
		divisor=>0,
		period=>"1E+15",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_228,
		dig_domain_out=>open);
isr_DS18:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_226);
Pin_LIGHT_in:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_PERIPUMP_OUT_2_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_LIGHT_in_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_LIGHT_in_net_0),
		siovref=>(tmpSIOVREF__Pin_LIGHT_in_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_PERIPUMP_OUT_2_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_PERIPUMP_OUT_2_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_LIGHT_in_net_0);
Pin_5V_out:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0beb1f85-3cf1-48e8-90fb-595bd12510af",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_PERIPUMP_OUT_2_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_5V_out_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_5V_out_net_0),
		siovref=>(tmpSIOVREF__Pin_5V_out_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_PERIPUMP_OUT_2_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_PERIPUMP_OUT_2_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_5V_out_net_0);
Pin_LightTestLED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3eae6d99-e89d-4942-a12a-c624b10c79ec",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_PERIPUMP_OUT_2_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_LightTestLED_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_LightTestLED_net_0),
		siovref=>(tmpSIOVREF__Pin_LightTestLED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_PERIPUMP_OUT_2_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_PERIPUMP_OUT_2_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_LightTestLED_net_0);
\RTC:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\RTC:Net_5\);
\RTC:gsRef_1\:cy_gsref_v1_0
	GENERIC MAP(guid=>"2C8B7907-32C2-4035-8A12-D819F94023EF")
	PORT MAP(sig_out=>\RTC:Net_5\);
\PWM_PERISTALTISK_1:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Pin_PERIPUMP_OUT_2_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_PERISTALTISK_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PERISTALTISK_1:PWMUDB:min_kill_reg\);
\PWM_PERISTALTISK_1:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_PERISTALTISK_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PERISTALTISK_1:PWMUDB:prevCapture\);
\PWM_PERISTALTISK_1:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_PERISTALTISK_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PERISTALTISK_1:PWMUDB:trig_last\);
\PWM_PERISTALTISK_1:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_PERISTALTISK_1:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_PERISTALTISK_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PERISTALTISK_1:PWMUDB:runmode_enable\);
\PWM_PERISTALTISK_1:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_PERISTALTISK_1:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_PERISTALTISK_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PERISTALTISK_1:PWMUDB:sc_kill_tmp\);
\PWM_PERISTALTISK_1:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Pin_PERIPUMP_OUT_2_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_PERISTALTISK_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PERISTALTISK_1:PWMUDB:ltch_kill_reg\);
\PWM_PERISTALTISK_1:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_PERISTALTISK_1:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_PERISTALTISK_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PERISTALTISK_1:PWMUDB:dith_count_1\);
\PWM_PERISTALTISK_1:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_PERISTALTISK_1:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_PERISTALTISK_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PERISTALTISK_1:PWMUDB:dith_count_0\);
\PWM_PERISTALTISK_1:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_PERISTALTISK_1:PWMUDB:cmp1_less\,
		clk=>\PWM_PERISTALTISK_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PERISTALTISK_1:PWMUDB:prevCompare1\);
\PWM_PERISTALTISK_1:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\PWM_PERISTALTISK_1:PWMUDB:cmp2_less\,
		clk=>\PWM_PERISTALTISK_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PERISTALTISK_1:PWMUDB:prevCompare2\);
\PWM_PERISTALTISK_1:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_PERISTALTISK_1:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_PERISTALTISK_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PERISTALTISK_1:PWMUDB:status_0\);
\PWM_PERISTALTISK_1:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_PERISTALTISK_1:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_PERISTALTISK_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PERISTALTISK_1:PWMUDB:status_1\);
\PWM_PERISTALTISK_1:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_PERISTALTISK_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PERISTALTISK_1:PWMUDB:status_5\);
\PWM_PERISTALTISK_1:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_PERISTALTISK_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PERISTALTISK_1:PWMUDB:pwm_i_reg\);
\PWM_PERISTALTISK_1:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\PWM_PERISTALTISK_1:PWMUDB:pwm1_i\,
		clk=>\PWM_PERISTALTISK_1:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_51);
\PWM_PERISTALTISK_1:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\PWM_PERISTALTISK_1:PWMUDB:pwm2_i\,
		clk=>\PWM_PERISTALTISK_1:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_66);
\PWM_PERISTALTISK_1:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_PERISTALTISK_1:PWMUDB:status_2\,
		clk=>\PWM_PERISTALTISK_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PERISTALTISK_1:PWMUDB:tc_i_reg\);
\PWM_PERISTALTISK_2:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Pin_PERIPUMP_OUT_2_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_PERISTALTISK_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PERISTALTISK_2:PWMUDB:min_kill_reg\);
\PWM_PERISTALTISK_2:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_PERISTALTISK_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PERISTALTISK_2:PWMUDB:prevCapture\);
\PWM_PERISTALTISK_2:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_PERISTALTISK_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PERISTALTISK_2:PWMUDB:trig_last\);
\PWM_PERISTALTISK_2:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_PERISTALTISK_2:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_PERISTALTISK_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PERISTALTISK_2:PWMUDB:runmode_enable\);
\PWM_PERISTALTISK_2:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_PERISTALTISK_2:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_PERISTALTISK_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PERISTALTISK_2:PWMUDB:sc_kill_tmp\);
\PWM_PERISTALTISK_2:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Pin_PERIPUMP_OUT_2_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_PERISTALTISK_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PERISTALTISK_2:PWMUDB:ltch_kill_reg\);
\PWM_PERISTALTISK_2:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_PERISTALTISK_2:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_PERISTALTISK_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PERISTALTISK_2:PWMUDB:dith_count_1\);
\PWM_PERISTALTISK_2:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_PERISTALTISK_2:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_PERISTALTISK_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PERISTALTISK_2:PWMUDB:dith_count_0\);
\PWM_PERISTALTISK_2:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_PERISTALTISK_2:PWMUDB:cmp1_less\,
		clk=>\PWM_PERISTALTISK_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PERISTALTISK_2:PWMUDB:prevCompare1\);
\PWM_PERISTALTISK_2:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_PERISTALTISK_2:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_PERISTALTISK_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PERISTALTISK_2:PWMUDB:status_0\);
\PWM_PERISTALTISK_2:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_PERISTALTISK_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PERISTALTISK_2:PWMUDB:status_1\);
\PWM_PERISTALTISK_2:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_PERISTALTISK_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PERISTALTISK_2:PWMUDB:status_5\);
\PWM_PERISTALTISK_2:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_PERISTALTISK_2:PWMUDB:pwm_i\,
		clk=>\PWM_PERISTALTISK_2:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_158);
\PWM_PERISTALTISK_2:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_PERISTALTISK_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PERISTALTISK_2:PWMUDB:pwm1_i_reg\);
\PWM_PERISTALTISK_2:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_PERISTALTISK_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PERISTALTISK_2:PWMUDB:pwm2_i_reg\);
\PWM_PERISTALTISK_2:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_PERISTALTISK_2:PWMUDB:status_2\,
		clk=>\PWM_PERISTALTISK_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PERISTALTISK_2:PWMUDB:tc_i_reg\);
\DS18x8:TimerDelay:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\DS18x8:TimerDelay:TimerUDB:ClockOutFromEnBlock\,
		q=>\DS18x8:TimerDelay:TimerUDB:capture_last\);
\DS18x8:TimerDelay:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\DS18x8:TimerDelay:TimerUDB:control_7\,
		clk=>\DS18x8:TimerDelay:TimerUDB:ClockOutFromEnBlock\,
		q=>\DS18x8:TimerDelay:TimerUDB:run_mode\);
\DS18x8:TimerDelay:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\DS18x8:TimerDelay:TimerUDB:status_tc\,
		clk=>\DS18x8:TimerDelay:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_218);
\DS18x8:TimerDelay:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\DS18x8:TimerDelay:TimerUDB:ClockOutFromEnBlock\,
		q=>\DS18x8:TimerDelay:TimerUDB:capture_out_reg_i\);
\DS18x8:TimerDelay:TimerUDB:runmode_enable\:cy_dff
	PORT MAP(d=>\DS18x8:TimerDelay:TimerUDB:runmode_enable\\D\,
		clk=>\DS18x8:TimerDelay:TimerUDB:ClockOutFromEnBlock\,
		q=>\DS18x8:TimerDelay:TimerUDB:timer_enable\);
\DS18x8:TimerDelay:TimerUDB:trig_disable\:cy_dff
	PORT MAP(d=>\DS18x8:TimerDelay:TimerUDB:trig_disable\\D\,
		clk=>\DS18x8:TimerDelay:TimerUDB:ClockOutFromEnBlock\,
		q=>\DS18x8:TimerDelay:TimerUDB:trig_disable\);
\DS18x8:TimerDelay:TimerUDB:trig_last\:cy_dff
	PORT MAP(d=>\DS18x8:Net_527\,
		clk=>\DS18x8:TimerDelay:TimerUDB:ClockOutFromEnBlock\,
		q=>\DS18x8:TimerDelay:TimerUDB:trig_last\);
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\:cy_dff
	PORT MAP(d=>\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\\D\,
		clk=>\DS18x8:TimerDelay:TimerUDB:ClockOutFromEnBlock\,
		q=>\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\);
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\:cy_dff
	PORT MAP(d=>\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\\D\,
		clk=>\DS18x8:TimerDelay:TimerUDB:ClockOutFromEnBlock\,
		q=>\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\);
\FreqDiv_DS18:not_last_reset\:cy_dff
	PORT MAP(d=>tmpOE__Pin_PERIPUMP_OUT_2_net_0,
		clk=>Net_228,
		q=>\FreqDiv_DS18:not_last_reset\);
Net_226:cy_dff
	PORT MAP(d=>Net_226D,
		clk=>Net_228,
		q=>Net_226);
\FreqDiv_DS18:count_1\:cy_dff
	PORT MAP(d=>\FreqDiv_DS18:count_1\\D\,
		clk=>Net_228,
		q=>\FreqDiv_DS18:count_1\);
\FreqDiv_DS18:count_0\:cy_dff
	PORT MAP(d=>\FreqDiv_DS18:count_0\\D\,
		clk=>Net_228,
		q=>\FreqDiv_DS18:count_0\);

END R_T_L;
