library ieee;
use ieee.std_logic_1164.all;

package seven_segment_package is
	component sevenSegment
		port(w, x, y, z: in std_logic; a, b, c, d, e, f, g: out std_logic);
	end component;
end seven_segment_package;