
#Circuit Summary:
#---------------
#number of inputs = 50
#number of outputs = 22
#number of gates = 2082
#number of wires = 2132
#atpg: cputime for reading in circuit ../sample_circuits/c3540.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ../sample_circuits/c3540.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs ../sample_circuits/c3540.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes ../sample_circuits/c3540.ckt: 0.0s 0.0s
#number of equivalent faults = 4145
#atpg: cputime for generating fault list ../sample_circuits/c3540.ckt: 0.0s 0.0s
T'01011011001100110101100000101100011110001110101111'
T'01101001010100010001110001101011101010100101000100'
T'01111100000001101000011000001100011101000001001110'
T'11011101111110101101011001011100010101010111100000'
T'10111010000001000001010000111100110110101111100110'
T'00110000000001110000000000011100101010100110010001'
T'10111100000001100100111000001011101000010000001000'
T'01000100000000000011000000111101001111011100100000'
T'11000000101000101000110000100010110111110110110110'
T'11110011100110000010100000000001100100010000111001'
T'11101010010001110010010000011110110010000010001000'
T'11101000010001011100011000100000110111110010010110'
T'11011000000001010001001000000000010000000000001110'
T'11010000000001101101111001011000001100110111001111'
T'11011000000001001101001001100100111110111111101011'
T'11101100001000100000000000000111110010101111000010'
T'11101001110000110110110000100000010011111011101111'
T'11010101111111101001001111001111100111000011111011'
T'11111110111111100001100011000111111110010001110001'
T'11010111011111110000111011011101010100010100101100'
T'11111111011111010100010111111111111110110010110000'
T'11111111110111111011001101110101101100100100011000'
T'11110010001011100101010010001000010011010000111111'
T'11101011111011111001000001001011100001100111001011'
T'11111110001100011010000000111011101011101000110010'
T'11111010010100110110011011001010011010010000010110'
T'11100011111110110010101101100101110111100100011001'
T'11101000010111110011100000001010000010110010111010'
T'11100110101111101001000000101101101001101110101100'
T'10100100000001111111000000001010001110010000010100'
T'11100100000001111011010111110101111011110001101101'
T'01110100010001110101011110011011111110110010010010'
T'01110110111001100011010110000101111111010000110010'
T'11100101100111101110000101010110111111111011110000'
T'11101101101111000011101011011111011110111111010101'
T'01001111001011110010101111010111101110000101010000'
T'01110101111001110111110010110111110111110000001101'
T'11111100011011110010111001101010110010010001001100'
T'11111100100001011100000101110111111011110000110010'
T'11011100000001011101001011110101001100111110111110'
T'10111101110000000001010110001111111100010101000011'
T'11011100000001011011111001010011001101111101011010'
T'11111111100011110000011010110111001010000001100110'
T'11110011111111000010100010100001001010000110111110'
T'11101000000000010110010000100000101011000011100111'
T'00011011111101111110111111001010101111011100110001'
T'11111001101101101101010000111001111000111010100101'
T'11101110101101011100100000100110101100111100010000'
T'11101011110100111110000000100111000110110110100111'
T'00111011101111000000110101000000111010110000100100'
T'11111011011101000101110000100001100100111111001001'
T'11101001010000111001100000100001111000110000000001'
T'11100001111111000100111100000111111110011001000001'
T'11111011010011101010001011011101110000000000111110'
T'11011000000001000110111010110100110111000011001100'
T'11010110111111001010001100111011000011001000110011'
T'01100100000001111100100000010010100001010111011001'
T'10111001101111101000010001100010110100000010100111'
T'10111000011010111001001001001000110011111110011011'
T'01101110100111100111110101000001101011000011001110'
T'01100101100100011010100110000011110011100110110110'
T'11111000010101001010011001110001010000011000011111'
T'11011100000001100101011001000010001000010100111000'
T'11111110111011000000001010101011111000000101001101'
T'11111000011011110100111011100010100001011010111100'
T'11011000000001011011101000110000100101011010000100'
T'11111001100011101011011011110001111111111111001110'
T'11000100000010000010100000111100001110011111000010'
T'10001000010001100111000000110001110000100101000000'
T'10000100100000110000010000110000010010110110100001'
T'11111100100011111111111011101010000110011000000100'
T'11011100000001000111111010000011011110001010000101'
T'11111010111101010100000000100110010110110000100101'
T'10101100000001000000111000001100011110010010000000'
T'01000111111111101011001111100111111111000011111110'
T'11111111110000000111100000101001011011100101001100'
T'11100100010111010011001001101000100010100010010111'
T'11101110000010110100101011101000101110111000000110'
T'11101100110110001000001010100011011001101001101100'
T'10111100000001001001111011100101100011000101010110'
T'11111101110011111111001010100110011001010110101110'
T'11101110110000100100011110101011101011001100101100'
T'01101100001001000110100000001100000001101001010000'
T'01100000000101100101100000110110101001011111101110'
T'01101000000010011000000000001011000111111100010010'
T'11101000001100000000111011111110001110011000010101'
T'11111000010001101010100110010011011111110110111010'
T'11111100000110011000011110100111011101101001001100'
T'11011100000001011001110111010110001011111111100101'
T'11110000001100011101001001001101000110010111011000'
T'11101000011011011010110111100000101011101100110101'
T'10011100000000011101110011101110001001011011101110'
T'10000000000000101010100111110110111000101011000101'
T'11110111001000000010001010101100111101001100100100'
T'11100010000000100000010000010100001101011001000010'
T'11100001000000100001000000110000010110100111100000'
T'10000000000100111110110000011110011101010000101100'
T'11111000001101011001100000111010001101000110001010'

#number of aborted faults = 648

#number of redundant faults = 3605

#number of calling podem1 = 4351

#total number of backtracks = 71565

#FAULT COVERAGE RESULTS :
#number of test vectors = 98
#total number of gate faults = 7910
#total number of detected faults = 2424
#total gate fault coverage = 30.64%
#number of equivalent gate faults = 4145
#number of equivalent detected faults = 1224
#equivalent gate fault coverage = 29.53%

#atpg: cputime for test pattern generation ../sample_circuits/c3540.ckt: 7.8s 7.8s
