// Seed: 2033068804
module module_0 #(
    parameter id_5 = 32'd54
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire _id_5;
  input wire id_4;
  inout wire id_3;
  assign module_1._id_3 = 0;
  output wire id_2;
  input wire id_1;
  localparam id_8 = 1, id_9 = -1;
  assign id_7 = id_5;
  wire  [(  1 'b0 )  -  1 : 1] id_10;
  logic [  id_5 : -1 'b0 |  1] id_11;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd37,
    parameter id_4 = 32'd28
) (
    output logic id_0,
    input  tri1  id_1,
    output logic id_2,
    input  wand  _id_3,
    input  tri0  _id_4
);
  initial begin : LABEL_0
    id_0 <= #1 id_3;
    id_2 = -1;
  end
  assign id_0#(
      .id_1(-1),
      .id_1(1),
      .id_4(1),
      .id_3(-1)
  ) = id_1;
  wire [id_3 : 1] id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_4,
      id_6,
      id_6
  );
  supply1 id_7 = -1, id_8;
  wire [id_4 : -1] id_9;
  wire id_10;
endmodule
