

================================================================
== Vitis HLS Report for 'histogram_Pipeline_LOOP_I'
================================================================
* Date:           Wed Mar  8 22:54:25 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        test_histogram
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.456 ns|     0.50 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_I  |        ?|        ?|        17|          8|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    167|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|     306|    246|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    144|    -|
|Register         |        -|    -|     383|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     689|    557|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U3  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  306|  246|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U5     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |sitofp_32ns_32_5_no_dsp_1_U4       |sitofp_32ns_32_5_no_dsp_1       |        0|   0|    0|    0|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   2|  306|  246|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln17_fu_193_p2     |         +|   0|  0|  71|          64|           1|
    |and_ln17_1_fu_187_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln17_fu_182_p2     |       and|   0|  0|   2|           1|           1|
    |addr_cmp_fu_220_p2     |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln17_1_fu_172_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln17_fu_166_p2    |      icmp|   0|  0|  11|           8|           2|
    |or_ln17_fu_178_p2      |        or|   0|  0|   2|           1|           1|
    |x_fu_234_p3            |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 167|         164|         105|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  49|          9|    1|          9|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_reuse_reg_load   |   9|          2|   32|         64|
    |hist_local_address0               |  14|          3|    7|         21|
    |i_1_fu_60                         |   9|          2|   64|        128|
    |reuse_addr_reg_fu_52              |   9|          2|   64|        128|
    |reuse_reg_fu_56                   |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 144|         30|  205|        424|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_reg_346                            |  32|   0|   32|          0|
    |addr_cmp_reg_331                       |   1|   0|    1|          0|
    |and_ln17_1_reg_307                     |   1|   0|    1|          0|
    |ap_CS_fsm                              |   8|   0|    8|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |conv_reg_291                           |  32|   0|   32|          0|
    |hist_local_addr_reg_326                |   7|   0|    7|          0|
    |hist_local_addr_reg_326_pp0_iter2_reg  |   7|   0|    7|          0|
    |i_1_fu_60                              |  64|   0|   64|          0|
    |i_reg_280                              |  64|   0|   64|          0|
    |icmp_ln17_1_reg_302                    |   1|   0|    1|          0|
    |icmp_ln17_reg_297                      |   1|   0|    1|          0|
    |reuse_addr_reg_fu_52                   |  64|   0|   64|          0|
    |reuse_reg_fu_56                        |  32|   0|   32|          0|
    |weight_load_reg_321                    |  32|   0|   32|          0|
    |x_reg_336                              |  32|   0|   32|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 383|   0|  383|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+---------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  histogram_Pipeline_LOOP_I|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  histogram_Pipeline_LOOP_I|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  histogram_Pipeline_LOOP_I|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  histogram_Pipeline_LOOP_I|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  histogram_Pipeline_LOOP_I|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  histogram_Pipeline_LOOP_I|  return value|
|or_ln17_1            |   in|    1|     ap_none|                  or_ln17_1|        scalar|
|n                    |   in|   32|     ap_none|                          n|        scalar|
|feature_address0     |  out|    7|   ap_memory|                    feature|         array|
|feature_ce0          |  out|    1|   ap_memory|                    feature|         array|
|feature_q0           |   in|   32|   ap_memory|                    feature|         array|
|weight_address0      |  out|    7|   ap_memory|                     weight|         array|
|weight_ce0           |  out|    1|   ap_memory|                     weight|         array|
|weight_q0            |   in|   32|   ap_memory|                     weight|         array|
|hist_local_address0  |  out|    7|   ap_memory|                 hist_local|         array|
|hist_local_ce0       |  out|    1|   ap_memory|                 hist_local|         array|
|hist_local_we0       |  out|    1|   ap_memory|                 hist_local|         array|
|hist_local_d0        |  out|   32|   ap_memory|                 hist_local|         array|
|hist_local_q0        |   in|   32|   ap_memory|                 hist_local|         array|
+---------------------+-----+-----+------------+---------------------------+--------------+

