#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001fbc3daf350 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001fbc3e22bb0_0 .net "PC", 31 0, v000001fbc3de7250_0;  1 drivers
v000001fbc3e23ab0_0 .var "clk", 0 0;
v000001fbc3e229d0_0 .net "clkout", 0 0, L_000001fbc3e255d0;  1 drivers
v000001fbc3e22a70_0 .net "cycles_consumed", 31 0, v000001fbc3e227f0_0;  1 drivers
v000001fbc3e22b10_0 .var "rst", 0 0;
S_000001fbc3d55d40 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001fbc3daf350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001fbc3dc2030 .param/l "RType" 0 4 2, C4<000000>;
P_000001fbc3dc2068 .param/l "add" 0 4 5, C4<100000>;
P_000001fbc3dc20a0 .param/l "addi" 0 4 8, C4<001000>;
P_000001fbc3dc20d8 .param/l "addu" 0 4 5, C4<100001>;
P_000001fbc3dc2110 .param/l "and_" 0 4 5, C4<100100>;
P_000001fbc3dc2148 .param/l "andi" 0 4 8, C4<001100>;
P_000001fbc3dc2180 .param/l "beq" 0 4 10, C4<000100>;
P_000001fbc3dc21b8 .param/l "bne" 0 4 10, C4<000101>;
P_000001fbc3dc21f0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fbc3dc2228 .param/l "j" 0 4 12, C4<000010>;
P_000001fbc3dc2260 .param/l "jal" 0 4 12, C4<000011>;
P_000001fbc3dc2298 .param/l "jr" 0 4 6, C4<001000>;
P_000001fbc3dc22d0 .param/l "lw" 0 4 8, C4<100011>;
P_000001fbc3dc2308 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fbc3dc2340 .param/l "or_" 0 4 5, C4<100101>;
P_000001fbc3dc2378 .param/l "ori" 0 4 8, C4<001101>;
P_000001fbc3dc23b0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fbc3dc23e8 .param/l "sll" 0 4 6, C4<000000>;
P_000001fbc3dc2420 .param/l "slt" 0 4 5, C4<101010>;
P_000001fbc3dc2458 .param/l "slti" 0 4 8, C4<101010>;
P_000001fbc3dc2490 .param/l "srl" 0 4 6, C4<000010>;
P_000001fbc3dc24c8 .param/l "sub" 0 4 5, C4<100010>;
P_000001fbc3dc2500 .param/l "subu" 0 4 5, C4<100011>;
P_000001fbc3dc2538 .param/l "sw" 0 4 8, C4<101011>;
P_000001fbc3dc2570 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fbc3dc25a8 .param/l "xori" 0 4 8, C4<001110>;
L_000001fbc3e25800 .functor NOT 1, v000001fbc3e22b10_0, C4<0>, C4<0>, C4<0>;
L_000001fbc3e25250 .functor NOT 1, v000001fbc3e22b10_0, C4<0>, C4<0>, C4<0>;
L_000001fbc3e25db0 .functor NOT 1, v000001fbc3e22b10_0, C4<0>, C4<0>, C4<0>;
L_000001fbc3e252c0 .functor NOT 1, v000001fbc3e22b10_0, C4<0>, C4<0>, C4<0>;
L_000001fbc3e251e0 .functor NOT 1, v000001fbc3e22b10_0, C4<0>, C4<0>, C4<0>;
L_000001fbc3e253a0 .functor NOT 1, v000001fbc3e22b10_0, C4<0>, C4<0>, C4<0>;
L_000001fbc3e25330 .functor NOT 1, v000001fbc3e22b10_0, C4<0>, C4<0>, C4<0>;
L_000001fbc3e25950 .functor NOT 1, v000001fbc3e22b10_0, C4<0>, C4<0>, C4<0>;
L_000001fbc3e255d0 .functor OR 1, v000001fbc3e23ab0_0, v000001fbc3db98f0_0, C4<0>, C4<0>;
L_000001fbc3e25410 .functor OR 1, L_000001fbc3e6f430, L_000001fbc3e6e7b0, C4<0>, C4<0>;
L_000001fbc3e25090 .functor AND 1, L_000001fbc3e6e670, L_000001fbc3e6f110, C4<1>, C4<1>;
L_000001fbc3e25d40 .functor NOT 1, v000001fbc3e22b10_0, C4<0>, C4<0>, C4<0>;
L_000001fbc3e25b80 .functor OR 1, L_000001fbc3e6ef30, L_000001fbc3e6f1b0, C4<0>, C4<0>;
L_000001fbc3e259c0 .functor OR 1, L_000001fbc3e25b80, L_000001fbc3e6fcf0, C4<0>, C4<0>;
L_000001fbc3e24ed0 .functor OR 1, L_000001fbc3e6df90, L_000001fbc3e84060, C4<0>, C4<0>;
L_000001fbc3e254f0 .functor AND 1, L_000001fbc3e6f750, L_000001fbc3e24ed0, C4<1>, C4<1>;
L_000001fbc3e25bf0 .functor OR 1, L_000001fbc3e85c80, L_000001fbc3e85dc0, C4<0>, C4<0>;
L_000001fbc3e25cd0 .functor AND 1, L_000001fbc3e856e0, L_000001fbc3e25bf0, C4<1>, C4<1>;
L_000001fbc3e25720 .functor NOT 1, L_000001fbc3e255d0, C4<0>, C4<0>, C4<0>;
v000001fbc3de76b0_0 .net "ALUOp", 3 0, v000001fbc3dba2f0_0;  1 drivers
v000001fbc3de77f0_0 .net "ALUResult", 31 0, v000001fbc3de7c50_0;  1 drivers
v000001fbc3de7890_0 .net "ALUSrc", 0 0, v000001fbc3db9030_0;  1 drivers
v000001fbc3dee720_0 .net "ALUin2", 31 0, L_000001fbc3e84e20;  1 drivers
v000001fbc3dedf00_0 .net "MemReadEn", 0 0, v000001fbc3db9530_0;  1 drivers
v000001fbc3dec920_0 .net "MemWriteEn", 0 0, v000001fbc3dba390_0;  1 drivers
v000001fbc3dee180_0 .net "MemtoReg", 0 0, v000001fbc3db9670_0;  1 drivers
v000001fbc3decc40_0 .net "PC", 31 0, v000001fbc3de7250_0;  alias, 1 drivers
v000001fbc3ded8c0_0 .net "PCPlus1", 31 0, L_000001fbc3e6e490;  1 drivers
v000001fbc3dee5e0_0 .net "PCsrc", 0 0, v000001fbc3de6f30_0;  1 drivers
v000001fbc3dedfa0_0 .net "RegDst", 0 0, v000001fbc3db9d50_0;  1 drivers
v000001fbc3dedbe0_0 .net "RegWriteEn", 0 0, v000001fbc3dba750_0;  1 drivers
v000001fbc3dee4a0_0 .net "WriteRegister", 4 0, L_000001fbc3e6fc50;  1 drivers
v000001fbc3dedaa0_0 .net *"_ivl_0", 0 0, L_000001fbc3e25800;  1 drivers
L_000001fbc3e25ee0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fbc3dedb40_0 .net/2u *"_ivl_10", 4 0, L_000001fbc3e25ee0;  1 drivers
L_000001fbc3e262d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fbc3dee400_0 .net *"_ivl_101", 15 0, L_000001fbc3e262d0;  1 drivers
v000001fbc3dee680_0 .net *"_ivl_102", 31 0, L_000001fbc3e6e350;  1 drivers
L_000001fbc3e26318 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fbc3deca60_0 .net *"_ivl_105", 25 0, L_000001fbc3e26318;  1 drivers
L_000001fbc3e26360 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fbc3ded3c0_0 .net/2u *"_ivl_106", 31 0, L_000001fbc3e26360;  1 drivers
v000001fbc3ded280_0 .net *"_ivl_108", 0 0, L_000001fbc3e6e670;  1 drivers
L_000001fbc3e263a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001fbc3dedd20_0 .net/2u *"_ivl_110", 5 0, L_000001fbc3e263a8;  1 drivers
v000001fbc3decd80_0 .net *"_ivl_112", 0 0, L_000001fbc3e6f110;  1 drivers
v000001fbc3dee540_0 .net *"_ivl_115", 0 0, L_000001fbc3e25090;  1 drivers
v000001fbc3ded820_0 .net *"_ivl_116", 47 0, L_000001fbc3e6f9d0;  1 drivers
L_000001fbc3e263f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fbc3decce0_0 .net *"_ivl_119", 15 0, L_000001fbc3e263f0;  1 drivers
L_000001fbc3e25f28 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fbc3dee220_0 .net/2u *"_ivl_12", 5 0, L_000001fbc3e25f28;  1 drivers
v000001fbc3dee7c0_0 .net *"_ivl_120", 47 0, L_000001fbc3e6e3f0;  1 drivers
L_000001fbc3e26438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fbc3dee360_0 .net *"_ivl_123", 15 0, L_000001fbc3e26438;  1 drivers
v000001fbc3dec9c0_0 .net *"_ivl_125", 0 0, L_000001fbc3e6fbb0;  1 drivers
v000001fbc3ded460_0 .net *"_ivl_126", 31 0, L_000001fbc3e6ed50;  1 drivers
v000001fbc3dede60_0 .net *"_ivl_128", 47 0, L_000001fbc3e6e030;  1 drivers
v000001fbc3decb00_0 .net *"_ivl_130", 47 0, L_000001fbc3e6e530;  1 drivers
v000001fbc3deddc0_0 .net *"_ivl_132", 47 0, L_000001fbc3e6f7f0;  1 drivers
v000001fbc3ded6e0_0 .net *"_ivl_134", 47 0, L_000001fbc3e6e710;  1 drivers
v000001fbc3dece20_0 .net *"_ivl_14", 0 0, L_000001fbc3e23bf0;  1 drivers
v000001fbc3dee2c0_0 .net *"_ivl_140", 0 0, L_000001fbc3e25d40;  1 drivers
L_000001fbc3e264c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fbc3dedc80_0 .net/2u *"_ivl_142", 31 0, L_000001fbc3e264c8;  1 drivers
L_000001fbc3e265a0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001fbc3decba0_0 .net/2u *"_ivl_146", 5 0, L_000001fbc3e265a0;  1 drivers
v000001fbc3ded320_0 .net *"_ivl_148", 0 0, L_000001fbc3e6ef30;  1 drivers
L_000001fbc3e265e8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001fbc3decec0_0 .net/2u *"_ivl_150", 5 0, L_000001fbc3e265e8;  1 drivers
v000001fbc3decf60_0 .net *"_ivl_152", 0 0, L_000001fbc3e6f1b0;  1 drivers
v000001fbc3ded0a0_0 .net *"_ivl_155", 0 0, L_000001fbc3e25b80;  1 drivers
L_000001fbc3e26630 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001fbc3ded000_0 .net/2u *"_ivl_156", 5 0, L_000001fbc3e26630;  1 drivers
v000001fbc3ded140_0 .net *"_ivl_158", 0 0, L_000001fbc3e6fcf0;  1 drivers
L_000001fbc3e25f70 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001fbc3ded1e0_0 .net/2u *"_ivl_16", 4 0, L_000001fbc3e25f70;  1 drivers
v000001fbc3ded500_0 .net *"_ivl_161", 0 0, L_000001fbc3e259c0;  1 drivers
L_000001fbc3e26678 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fbc3ded5a0_0 .net/2u *"_ivl_162", 15 0, L_000001fbc3e26678;  1 drivers
v000001fbc3ded640_0 .net *"_ivl_164", 31 0, L_000001fbc3e6fd90;  1 drivers
v000001fbc3ded780_0 .net *"_ivl_167", 0 0, L_000001fbc3e6f610;  1 drivers
v000001fbc3ded960_0 .net *"_ivl_168", 15 0, L_000001fbc3e6def0;  1 drivers
v000001fbc3deda00_0 .net *"_ivl_170", 31 0, L_000001fbc3e6f250;  1 drivers
v000001fbc3dee040_0 .net *"_ivl_174", 31 0, L_000001fbc3e6ead0;  1 drivers
L_000001fbc3e266c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fbc3dee0e0_0 .net *"_ivl_177", 25 0, L_000001fbc3e266c0;  1 drivers
L_000001fbc3e26708 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fbc3e20ce0_0 .net/2u *"_ivl_178", 31 0, L_000001fbc3e26708;  1 drivers
v000001fbc3e21be0_0 .net *"_ivl_180", 0 0, L_000001fbc3e6f750;  1 drivers
L_000001fbc3e26750 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fbc3e21960_0 .net/2u *"_ivl_182", 5 0, L_000001fbc3e26750;  1 drivers
v000001fbc3e21f00_0 .net *"_ivl_184", 0 0, L_000001fbc3e6df90;  1 drivers
L_000001fbc3e26798 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fbc3e21a00_0 .net/2u *"_ivl_186", 5 0, L_000001fbc3e26798;  1 drivers
v000001fbc3e21b40_0 .net *"_ivl_188", 0 0, L_000001fbc3e84060;  1 drivers
v000001fbc3e21780_0 .net *"_ivl_19", 4 0, L_000001fbc3e23c90;  1 drivers
v000001fbc3e21140_0 .net *"_ivl_191", 0 0, L_000001fbc3e24ed0;  1 drivers
v000001fbc3e22400_0 .net *"_ivl_193", 0 0, L_000001fbc3e254f0;  1 drivers
L_000001fbc3e267e0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fbc3e21000_0 .net/2u *"_ivl_194", 5 0, L_000001fbc3e267e0;  1 drivers
v000001fbc3e20c40_0 .net *"_ivl_196", 0 0, L_000001fbc3e84740;  1 drivers
L_000001fbc3e26828 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fbc3e21500_0 .net/2u *"_ivl_198", 31 0, L_000001fbc3e26828;  1 drivers
L_000001fbc3e25e98 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fbc3e21c80_0 .net/2u *"_ivl_2", 5 0, L_000001fbc3e25e98;  1 drivers
v000001fbc3e224a0_0 .net *"_ivl_20", 4 0, L_000001fbc3e23d30;  1 drivers
v000001fbc3e22540_0 .net *"_ivl_200", 31 0, L_000001fbc3e84880;  1 drivers
v000001fbc3e21d20_0 .net *"_ivl_204", 31 0, L_000001fbc3e85be0;  1 drivers
L_000001fbc3e26870 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fbc3e21320_0 .net *"_ivl_207", 25 0, L_000001fbc3e26870;  1 drivers
L_000001fbc3e268b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fbc3e20920_0 .net/2u *"_ivl_208", 31 0, L_000001fbc3e268b8;  1 drivers
v000001fbc3e215a0_0 .net *"_ivl_210", 0 0, L_000001fbc3e856e0;  1 drivers
L_000001fbc3e26900 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fbc3e21dc0_0 .net/2u *"_ivl_212", 5 0, L_000001fbc3e26900;  1 drivers
v000001fbc3e22220_0 .net *"_ivl_214", 0 0, L_000001fbc3e85c80;  1 drivers
L_000001fbc3e26948 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fbc3e21820_0 .net/2u *"_ivl_216", 5 0, L_000001fbc3e26948;  1 drivers
v000001fbc3e22180_0 .net *"_ivl_218", 0 0, L_000001fbc3e85dc0;  1 drivers
v000001fbc3e21fa0_0 .net *"_ivl_221", 0 0, L_000001fbc3e25bf0;  1 drivers
v000001fbc3e20d80_0 .net *"_ivl_223", 0 0, L_000001fbc3e25cd0;  1 drivers
L_000001fbc3e26990 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fbc3e218c0_0 .net/2u *"_ivl_224", 5 0, L_000001fbc3e26990;  1 drivers
v000001fbc3e220e0_0 .net *"_ivl_226", 0 0, L_000001fbc3e85780;  1 drivers
v000001fbc3e210a0_0 .net *"_ivl_228", 31 0, L_000001fbc3e85320;  1 drivers
v000001fbc3e20ec0_0 .net *"_ivl_24", 0 0, L_000001fbc3e25db0;  1 drivers
L_000001fbc3e25fb8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fbc3e216e0_0 .net/2u *"_ivl_26", 4 0, L_000001fbc3e25fb8;  1 drivers
v000001fbc3e20e20_0 .net *"_ivl_29", 4 0, L_000001fbc3e23e70;  1 drivers
v000001fbc3e22360_0 .net *"_ivl_32", 0 0, L_000001fbc3e252c0;  1 drivers
L_000001fbc3e26000 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fbc3e21640_0 .net/2u *"_ivl_34", 4 0, L_000001fbc3e26000;  1 drivers
v000001fbc3e211e0_0 .net *"_ivl_37", 4 0, L_000001fbc3e240f0;  1 drivers
v000001fbc3e207e0_0 .net *"_ivl_40", 0 0, L_000001fbc3e251e0;  1 drivers
L_000001fbc3e26048 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fbc3e20740_0 .net/2u *"_ivl_42", 15 0, L_000001fbc3e26048;  1 drivers
v000001fbc3e21e60_0 .net *"_ivl_45", 15 0, L_000001fbc3e6f070;  1 drivers
v000001fbc3e22040_0 .net *"_ivl_48", 0 0, L_000001fbc3e253a0;  1 drivers
v000001fbc3e209c0_0 .net *"_ivl_5", 5 0, L_000001fbc3e23510;  1 drivers
L_000001fbc3e26090 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fbc3e20ba0_0 .net/2u *"_ivl_50", 36 0, L_000001fbc3e26090;  1 drivers
L_000001fbc3e260d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fbc3e222c0_0 .net/2u *"_ivl_52", 31 0, L_000001fbc3e260d8;  1 drivers
v000001fbc3e213c0_0 .net *"_ivl_55", 4 0, L_000001fbc3e6e170;  1 drivers
v000001fbc3e206a0_0 .net *"_ivl_56", 36 0, L_000001fbc3e6e0d0;  1 drivers
v000001fbc3e20a60_0 .net *"_ivl_58", 36 0, L_000001fbc3e6efd0;  1 drivers
v000001fbc3e20880_0 .net *"_ivl_62", 0 0, L_000001fbc3e25330;  1 drivers
L_000001fbc3e26120 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fbc3e20f60_0 .net/2u *"_ivl_64", 5 0, L_000001fbc3e26120;  1 drivers
v000001fbc3e20b00_0 .net *"_ivl_67", 5 0, L_000001fbc3e6eb70;  1 drivers
v000001fbc3e21aa0_0 .net *"_ivl_70", 0 0, L_000001fbc3e25950;  1 drivers
L_000001fbc3e26168 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fbc3e21280_0 .net/2u *"_ivl_72", 57 0, L_000001fbc3e26168;  1 drivers
L_000001fbc3e261b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fbc3e21460_0 .net/2u *"_ivl_74", 31 0, L_000001fbc3e261b0;  1 drivers
v000001fbc3e244b0_0 .net *"_ivl_77", 25 0, L_000001fbc3e6e8f0;  1 drivers
v000001fbc3e23fb0_0 .net *"_ivl_78", 57 0, L_000001fbc3e6ee90;  1 drivers
v000001fbc3e24190_0 .net *"_ivl_8", 0 0, L_000001fbc3e25250;  1 drivers
v000001fbc3e22c50_0 .net *"_ivl_80", 57 0, L_000001fbc3e6e2b0;  1 drivers
L_000001fbc3e261f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fbc3e23010_0 .net/2u *"_ivl_84", 31 0, L_000001fbc3e261f8;  1 drivers
L_000001fbc3e26240 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fbc3e22750_0 .net/2u *"_ivl_88", 5 0, L_000001fbc3e26240;  1 drivers
v000001fbc3e23150_0 .net *"_ivl_90", 0 0, L_000001fbc3e6f430;  1 drivers
L_000001fbc3e26288 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fbc3e22d90_0 .net/2u *"_ivl_92", 5 0, L_000001fbc3e26288;  1 drivers
v000001fbc3e24230_0 .net *"_ivl_94", 0 0, L_000001fbc3e6e7b0;  1 drivers
v000001fbc3e24550_0 .net *"_ivl_97", 0 0, L_000001fbc3e25410;  1 drivers
v000001fbc3e242d0_0 .net *"_ivl_98", 47 0, L_000001fbc3e6f6b0;  1 drivers
v000001fbc3e22cf0_0 .net "adderResult", 31 0, L_000001fbc3e6ec10;  1 drivers
v000001fbc3e230b0_0 .net "address", 31 0, L_000001fbc3e6f390;  1 drivers
v000001fbc3e231f0_0 .net "clk", 0 0, L_000001fbc3e255d0;  alias, 1 drivers
v000001fbc3e227f0_0 .var "cycles_consumed", 31 0;
v000001fbc3e23290_0 .net "extImm", 31 0, L_000001fbc3e6f2f0;  1 drivers
v000001fbc3e22f70_0 .net "funct", 5 0, L_000001fbc3e6f890;  1 drivers
v000001fbc3e226b0_0 .net "hlt", 0 0, v000001fbc3db98f0_0;  1 drivers
v000001fbc3e22e30_0 .net "imm", 15 0, L_000001fbc3e6f930;  1 drivers
v000001fbc3e236f0_0 .net "immediate", 31 0, L_000001fbc3e85b40;  1 drivers
v000001fbc3e23650_0 .net "input_clk", 0 0, v000001fbc3e23ab0_0;  1 drivers
v000001fbc3e23790_0 .net "instruction", 31 0, L_000001fbc3e6fb10;  1 drivers
v000001fbc3e22ed0_0 .net "memoryReadData", 31 0, v000001fbc3de6d50_0;  1 drivers
v000001fbc3e23830_0 .net "nextPC", 31 0, L_000001fbc3e6fa70;  1 drivers
v000001fbc3e22890_0 .net "opcode", 5 0, L_000001fbc3e235b0;  1 drivers
v000001fbc3e238d0_0 .net "rd", 4 0, L_000001fbc3e23dd0;  1 drivers
v000001fbc3e23330_0 .net "readData1", 31 0, L_000001fbc3e25100;  1 drivers
v000001fbc3e23970_0 .net "readData1_w", 31 0, L_000001fbc3e847e0;  1 drivers
v000001fbc3e24370_0 .net "readData2", 31 0, L_000001fbc3e25480;  1 drivers
v000001fbc3e23b50_0 .net "rs", 4 0, L_000001fbc3e23f10;  1 drivers
v000001fbc3e23470_0 .net "rst", 0 0, v000001fbc3e22b10_0;  1 drivers
v000001fbc3e22930_0 .net "rt", 4 0, L_000001fbc3e6e5d0;  1 drivers
v000001fbc3e24050_0 .net "shamt", 31 0, L_000001fbc3e6e210;  1 drivers
v000001fbc3e23a10_0 .net "wire_instruction", 31 0, L_000001fbc3e24fb0;  1 drivers
v000001fbc3e24410_0 .net "writeData", 31 0, L_000001fbc3e84920;  1 drivers
v000001fbc3e233d0_0 .net "zero", 0 0, L_000001fbc3e83f20;  1 drivers
L_000001fbc3e23510 .part L_000001fbc3e6fb10, 26, 6;
L_000001fbc3e235b0 .functor MUXZ 6, L_000001fbc3e23510, L_000001fbc3e25e98, L_000001fbc3e25800, C4<>;
L_000001fbc3e23bf0 .cmp/eq 6, L_000001fbc3e235b0, L_000001fbc3e25f28;
L_000001fbc3e23c90 .part L_000001fbc3e6fb10, 11, 5;
L_000001fbc3e23d30 .functor MUXZ 5, L_000001fbc3e23c90, L_000001fbc3e25f70, L_000001fbc3e23bf0, C4<>;
L_000001fbc3e23dd0 .functor MUXZ 5, L_000001fbc3e23d30, L_000001fbc3e25ee0, L_000001fbc3e25250, C4<>;
L_000001fbc3e23e70 .part L_000001fbc3e6fb10, 21, 5;
L_000001fbc3e23f10 .functor MUXZ 5, L_000001fbc3e23e70, L_000001fbc3e25fb8, L_000001fbc3e25db0, C4<>;
L_000001fbc3e240f0 .part L_000001fbc3e6fb10, 16, 5;
L_000001fbc3e6e5d0 .functor MUXZ 5, L_000001fbc3e240f0, L_000001fbc3e26000, L_000001fbc3e252c0, C4<>;
L_000001fbc3e6f070 .part L_000001fbc3e6fb10, 0, 16;
L_000001fbc3e6f930 .functor MUXZ 16, L_000001fbc3e6f070, L_000001fbc3e26048, L_000001fbc3e251e0, C4<>;
L_000001fbc3e6e170 .part L_000001fbc3e6fb10, 6, 5;
L_000001fbc3e6e0d0 .concat [ 5 32 0 0], L_000001fbc3e6e170, L_000001fbc3e260d8;
L_000001fbc3e6efd0 .functor MUXZ 37, L_000001fbc3e6e0d0, L_000001fbc3e26090, L_000001fbc3e253a0, C4<>;
L_000001fbc3e6e210 .part L_000001fbc3e6efd0, 0, 32;
L_000001fbc3e6eb70 .part L_000001fbc3e6fb10, 0, 6;
L_000001fbc3e6f890 .functor MUXZ 6, L_000001fbc3e6eb70, L_000001fbc3e26120, L_000001fbc3e25330, C4<>;
L_000001fbc3e6e8f0 .part L_000001fbc3e6fb10, 0, 26;
L_000001fbc3e6ee90 .concat [ 26 32 0 0], L_000001fbc3e6e8f0, L_000001fbc3e261b0;
L_000001fbc3e6e2b0 .functor MUXZ 58, L_000001fbc3e6ee90, L_000001fbc3e26168, L_000001fbc3e25950, C4<>;
L_000001fbc3e6f390 .part L_000001fbc3e6e2b0, 0, 32;
L_000001fbc3e6e490 .arith/sum 32, v000001fbc3de7250_0, L_000001fbc3e261f8;
L_000001fbc3e6f430 .cmp/eq 6, L_000001fbc3e235b0, L_000001fbc3e26240;
L_000001fbc3e6e7b0 .cmp/eq 6, L_000001fbc3e235b0, L_000001fbc3e26288;
L_000001fbc3e6f6b0 .concat [ 32 16 0 0], L_000001fbc3e6f390, L_000001fbc3e262d0;
L_000001fbc3e6e350 .concat [ 6 26 0 0], L_000001fbc3e235b0, L_000001fbc3e26318;
L_000001fbc3e6e670 .cmp/eq 32, L_000001fbc3e6e350, L_000001fbc3e26360;
L_000001fbc3e6f110 .cmp/eq 6, L_000001fbc3e6f890, L_000001fbc3e263a8;
L_000001fbc3e6f9d0 .concat [ 32 16 0 0], L_000001fbc3e25100, L_000001fbc3e263f0;
L_000001fbc3e6e3f0 .concat [ 32 16 0 0], v000001fbc3de7250_0, L_000001fbc3e26438;
L_000001fbc3e6fbb0 .part L_000001fbc3e6f930, 15, 1;
LS_000001fbc3e6ed50_0_0 .concat [ 1 1 1 1], L_000001fbc3e6fbb0, L_000001fbc3e6fbb0, L_000001fbc3e6fbb0, L_000001fbc3e6fbb0;
LS_000001fbc3e6ed50_0_4 .concat [ 1 1 1 1], L_000001fbc3e6fbb0, L_000001fbc3e6fbb0, L_000001fbc3e6fbb0, L_000001fbc3e6fbb0;
LS_000001fbc3e6ed50_0_8 .concat [ 1 1 1 1], L_000001fbc3e6fbb0, L_000001fbc3e6fbb0, L_000001fbc3e6fbb0, L_000001fbc3e6fbb0;
LS_000001fbc3e6ed50_0_12 .concat [ 1 1 1 1], L_000001fbc3e6fbb0, L_000001fbc3e6fbb0, L_000001fbc3e6fbb0, L_000001fbc3e6fbb0;
LS_000001fbc3e6ed50_0_16 .concat [ 1 1 1 1], L_000001fbc3e6fbb0, L_000001fbc3e6fbb0, L_000001fbc3e6fbb0, L_000001fbc3e6fbb0;
LS_000001fbc3e6ed50_0_20 .concat [ 1 1 1 1], L_000001fbc3e6fbb0, L_000001fbc3e6fbb0, L_000001fbc3e6fbb0, L_000001fbc3e6fbb0;
LS_000001fbc3e6ed50_0_24 .concat [ 1 1 1 1], L_000001fbc3e6fbb0, L_000001fbc3e6fbb0, L_000001fbc3e6fbb0, L_000001fbc3e6fbb0;
LS_000001fbc3e6ed50_0_28 .concat [ 1 1 1 1], L_000001fbc3e6fbb0, L_000001fbc3e6fbb0, L_000001fbc3e6fbb0, L_000001fbc3e6fbb0;
LS_000001fbc3e6ed50_1_0 .concat [ 4 4 4 4], LS_000001fbc3e6ed50_0_0, LS_000001fbc3e6ed50_0_4, LS_000001fbc3e6ed50_0_8, LS_000001fbc3e6ed50_0_12;
LS_000001fbc3e6ed50_1_4 .concat [ 4 4 4 4], LS_000001fbc3e6ed50_0_16, LS_000001fbc3e6ed50_0_20, LS_000001fbc3e6ed50_0_24, LS_000001fbc3e6ed50_0_28;
L_000001fbc3e6ed50 .concat [ 16 16 0 0], LS_000001fbc3e6ed50_1_0, LS_000001fbc3e6ed50_1_4;
L_000001fbc3e6e030 .concat [ 16 32 0 0], L_000001fbc3e6f930, L_000001fbc3e6ed50;
L_000001fbc3e6e530 .arith/sum 48, L_000001fbc3e6e3f0, L_000001fbc3e6e030;
L_000001fbc3e6f7f0 .functor MUXZ 48, L_000001fbc3e6e530, L_000001fbc3e6f9d0, L_000001fbc3e25090, C4<>;
L_000001fbc3e6e710 .functor MUXZ 48, L_000001fbc3e6f7f0, L_000001fbc3e6f6b0, L_000001fbc3e25410, C4<>;
L_000001fbc3e6ec10 .part L_000001fbc3e6e710, 0, 32;
L_000001fbc3e6fa70 .functor MUXZ 32, L_000001fbc3e6e490, L_000001fbc3e6ec10, v000001fbc3de6f30_0, C4<>;
L_000001fbc3e6fb10 .functor MUXZ 32, L_000001fbc3e24fb0, L_000001fbc3e264c8, L_000001fbc3e25d40, C4<>;
L_000001fbc3e6ef30 .cmp/eq 6, L_000001fbc3e235b0, L_000001fbc3e265a0;
L_000001fbc3e6f1b0 .cmp/eq 6, L_000001fbc3e235b0, L_000001fbc3e265e8;
L_000001fbc3e6fcf0 .cmp/eq 6, L_000001fbc3e235b0, L_000001fbc3e26630;
L_000001fbc3e6fd90 .concat [ 16 16 0 0], L_000001fbc3e6f930, L_000001fbc3e26678;
L_000001fbc3e6f610 .part L_000001fbc3e6f930, 15, 1;
LS_000001fbc3e6def0_0_0 .concat [ 1 1 1 1], L_000001fbc3e6f610, L_000001fbc3e6f610, L_000001fbc3e6f610, L_000001fbc3e6f610;
LS_000001fbc3e6def0_0_4 .concat [ 1 1 1 1], L_000001fbc3e6f610, L_000001fbc3e6f610, L_000001fbc3e6f610, L_000001fbc3e6f610;
LS_000001fbc3e6def0_0_8 .concat [ 1 1 1 1], L_000001fbc3e6f610, L_000001fbc3e6f610, L_000001fbc3e6f610, L_000001fbc3e6f610;
LS_000001fbc3e6def0_0_12 .concat [ 1 1 1 1], L_000001fbc3e6f610, L_000001fbc3e6f610, L_000001fbc3e6f610, L_000001fbc3e6f610;
L_000001fbc3e6def0 .concat [ 4 4 4 4], LS_000001fbc3e6def0_0_0, LS_000001fbc3e6def0_0_4, LS_000001fbc3e6def0_0_8, LS_000001fbc3e6def0_0_12;
L_000001fbc3e6f250 .concat [ 16 16 0 0], L_000001fbc3e6f930, L_000001fbc3e6def0;
L_000001fbc3e6f2f0 .functor MUXZ 32, L_000001fbc3e6f250, L_000001fbc3e6fd90, L_000001fbc3e259c0, C4<>;
L_000001fbc3e6ead0 .concat [ 6 26 0 0], L_000001fbc3e235b0, L_000001fbc3e266c0;
L_000001fbc3e6f750 .cmp/eq 32, L_000001fbc3e6ead0, L_000001fbc3e26708;
L_000001fbc3e6df90 .cmp/eq 6, L_000001fbc3e6f890, L_000001fbc3e26750;
L_000001fbc3e84060 .cmp/eq 6, L_000001fbc3e6f890, L_000001fbc3e26798;
L_000001fbc3e84740 .cmp/eq 6, L_000001fbc3e235b0, L_000001fbc3e267e0;
L_000001fbc3e84880 .functor MUXZ 32, L_000001fbc3e6f2f0, L_000001fbc3e26828, L_000001fbc3e84740, C4<>;
L_000001fbc3e85b40 .functor MUXZ 32, L_000001fbc3e84880, L_000001fbc3e6e210, L_000001fbc3e254f0, C4<>;
L_000001fbc3e85be0 .concat [ 6 26 0 0], L_000001fbc3e235b0, L_000001fbc3e26870;
L_000001fbc3e856e0 .cmp/eq 32, L_000001fbc3e85be0, L_000001fbc3e268b8;
L_000001fbc3e85c80 .cmp/eq 6, L_000001fbc3e6f890, L_000001fbc3e26900;
L_000001fbc3e85dc0 .cmp/eq 6, L_000001fbc3e6f890, L_000001fbc3e26948;
L_000001fbc3e85780 .cmp/eq 6, L_000001fbc3e235b0, L_000001fbc3e26990;
L_000001fbc3e85320 .functor MUXZ 32, L_000001fbc3e25100, v000001fbc3de7250_0, L_000001fbc3e85780, C4<>;
L_000001fbc3e847e0 .functor MUXZ 32, L_000001fbc3e85320, L_000001fbc3e25480, L_000001fbc3e25cd0, C4<>;
S_000001fbc3d55ed0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001fbc3d55d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001fbc3da8960 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001fbc3e25560 .functor NOT 1, v000001fbc3db9030_0, C4<0>, C4<0>, C4<0>;
v000001fbc3dba890_0 .net *"_ivl_0", 0 0, L_000001fbc3e25560;  1 drivers
v000001fbc3db9350_0 .net "in1", 31 0, L_000001fbc3e25480;  alias, 1 drivers
v000001fbc3db9490_0 .net "in2", 31 0, L_000001fbc3e85b40;  alias, 1 drivers
v000001fbc3db95d0_0 .net "out", 31 0, L_000001fbc3e84e20;  alias, 1 drivers
v000001fbc3db9c10_0 .net "s", 0 0, v000001fbc3db9030_0;  alias, 1 drivers
L_000001fbc3e84e20 .functor MUXZ 32, L_000001fbc3e85b40, L_000001fbc3e25480, L_000001fbc3e25560, C4<>;
S_000001fbc3a769c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001fbc3d55d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001fbc3de52d0 .param/l "RType" 0 4 2, C4<000000>;
P_000001fbc3de5308 .param/l "add" 0 4 5, C4<100000>;
P_000001fbc3de5340 .param/l "addi" 0 4 8, C4<001000>;
P_000001fbc3de5378 .param/l "addu" 0 4 5, C4<100001>;
P_000001fbc3de53b0 .param/l "and_" 0 4 5, C4<100100>;
P_000001fbc3de53e8 .param/l "andi" 0 4 8, C4<001100>;
P_000001fbc3de5420 .param/l "beq" 0 4 10, C4<000100>;
P_000001fbc3de5458 .param/l "bne" 0 4 10, C4<000101>;
P_000001fbc3de5490 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fbc3de54c8 .param/l "j" 0 4 12, C4<000010>;
P_000001fbc3de5500 .param/l "jal" 0 4 12, C4<000011>;
P_000001fbc3de5538 .param/l "jr" 0 4 6, C4<001000>;
P_000001fbc3de5570 .param/l "lw" 0 4 8, C4<100011>;
P_000001fbc3de55a8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fbc3de55e0 .param/l "or_" 0 4 5, C4<100101>;
P_000001fbc3de5618 .param/l "ori" 0 4 8, C4<001101>;
P_000001fbc3de5650 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fbc3de5688 .param/l "sll" 0 4 6, C4<000000>;
P_000001fbc3de56c0 .param/l "slt" 0 4 5, C4<101010>;
P_000001fbc3de56f8 .param/l "slti" 0 4 8, C4<101010>;
P_000001fbc3de5730 .param/l "srl" 0 4 6, C4<000010>;
P_000001fbc3de5768 .param/l "sub" 0 4 5, C4<100010>;
P_000001fbc3de57a0 .param/l "subu" 0 4 5, C4<100011>;
P_000001fbc3de57d8 .param/l "sw" 0 4 8, C4<101011>;
P_000001fbc3de5810 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fbc3de5848 .param/l "xori" 0 4 8, C4<001110>;
v000001fbc3dba2f0_0 .var "ALUOp", 3 0;
v000001fbc3db9030_0 .var "ALUSrc", 0 0;
v000001fbc3db9530_0 .var "MemReadEn", 0 0;
v000001fbc3dba390_0 .var "MemWriteEn", 0 0;
v000001fbc3db9670_0 .var "MemtoReg", 0 0;
v000001fbc3db9d50_0 .var "RegDst", 0 0;
v000001fbc3dba750_0 .var "RegWriteEn", 0 0;
v000001fbc3dba4d0_0 .net "funct", 5 0, L_000001fbc3e6f890;  alias, 1 drivers
v000001fbc3db98f0_0 .var "hlt", 0 0;
v000001fbc3db97b0_0 .net "opcode", 5 0, L_000001fbc3e235b0;  alias, 1 drivers
v000001fbc3db9990_0 .net "rst", 0 0, v000001fbc3e22b10_0;  alias, 1 drivers
E_000001fbc3da8aa0 .event anyedge, v000001fbc3db9990_0, v000001fbc3db97b0_0, v000001fbc3dba4d0_0;
S_000001fbc3a76b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001fbc3d55d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001fbc3da80a0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001fbc3e24fb0 .functor BUFZ 32, L_000001fbc3e6f4d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fbc3dba610_0 .net "Data_Out", 31 0, L_000001fbc3e24fb0;  alias, 1 drivers
v000001fbc3db9e90 .array "InstMem", 0 1023, 31 0;
v000001fbc3db9850_0 .net *"_ivl_0", 31 0, L_000001fbc3e6f4d0;  1 drivers
v000001fbc3db9a30_0 .net *"_ivl_3", 9 0, L_000001fbc3e6e850;  1 drivers
v000001fbc3db9ad0_0 .net *"_ivl_4", 11 0, L_000001fbc3e6e990;  1 drivers
L_000001fbc3e26480 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fbc3dba6b0_0 .net *"_ivl_7", 1 0, L_000001fbc3e26480;  1 drivers
v000001fbc3dba7f0_0 .net "addr", 31 0, v000001fbc3de7250_0;  alias, 1 drivers
v000001fbc3dbae30_0 .var/i "i", 31 0;
L_000001fbc3e6f4d0 .array/port v000001fbc3db9e90, L_000001fbc3e6e990;
L_000001fbc3e6e850 .part v000001fbc3de7250_0, 0, 10;
L_000001fbc3e6e990 .concat [ 10 2 0 0], L_000001fbc3e6e850, L_000001fbc3e26480;
S_000001fbc3d55400 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001fbc3d55d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001fbc3e25100 .functor BUFZ 32, L_000001fbc3e6ecb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fbc3e25480 .functor BUFZ 32, L_000001fbc3e6ea30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fbc3dba9d0_0 .net *"_ivl_0", 31 0, L_000001fbc3e6ecb0;  1 drivers
v000001fbc3dbabb0_0 .net *"_ivl_10", 6 0, L_000001fbc3e6f570;  1 drivers
L_000001fbc3e26558 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fbc3d95ac0_0 .net *"_ivl_13", 1 0, L_000001fbc3e26558;  1 drivers
v000001fbc3d96880_0 .net *"_ivl_2", 6 0, L_000001fbc3e6edf0;  1 drivers
L_000001fbc3e26510 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fbc3de8330_0 .net *"_ivl_5", 1 0, L_000001fbc3e26510;  1 drivers
v000001fbc3de8150_0 .net *"_ivl_8", 31 0, L_000001fbc3e6ea30;  1 drivers
v000001fbc3de7e30_0 .net "clk", 0 0, L_000001fbc3e255d0;  alias, 1 drivers
v000001fbc3de72f0_0 .var/i "i", 31 0;
v000001fbc3de7a70_0 .net "readData1", 31 0, L_000001fbc3e25100;  alias, 1 drivers
v000001fbc3de7cf0_0 .net "readData2", 31 0, L_000001fbc3e25480;  alias, 1 drivers
v000001fbc3de6ad0_0 .net "readRegister1", 4 0, L_000001fbc3e23f10;  alias, 1 drivers
v000001fbc3de6fd0_0 .net "readRegister2", 4 0, L_000001fbc3e6e5d0;  alias, 1 drivers
v000001fbc3de7b10 .array "registers", 31 0, 31 0;
v000001fbc3de7930_0 .net "rst", 0 0, v000001fbc3e22b10_0;  alias, 1 drivers
v000001fbc3de7610_0 .net "we", 0 0, v000001fbc3dba750_0;  alias, 1 drivers
v000001fbc3de79d0_0 .net "writeData", 31 0, L_000001fbc3e84920;  alias, 1 drivers
v000001fbc3de7390_0 .net "writeRegister", 4 0, L_000001fbc3e6fc50;  alias, 1 drivers
E_000001fbc3da82e0/0 .event negedge, v000001fbc3db9990_0;
E_000001fbc3da82e0/1 .event posedge, v000001fbc3de7e30_0;
E_000001fbc3da82e0 .event/or E_000001fbc3da82e0/0, E_000001fbc3da82e0/1;
L_000001fbc3e6ecb0 .array/port v000001fbc3de7b10, L_000001fbc3e6edf0;
L_000001fbc3e6edf0 .concat [ 5 2 0 0], L_000001fbc3e23f10, L_000001fbc3e26510;
L_000001fbc3e6ea30 .array/port v000001fbc3de7b10, L_000001fbc3e6f570;
L_000001fbc3e6f570 .concat [ 5 2 0 0], L_000001fbc3e6e5d0, L_000001fbc3e26558;
S_000001fbc3d55590 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001fbc3d55400;
 .timescale 0 0;
v000001fbc3dba930_0 .var/i "i", 31 0;
S_000001fbc3d3f7a0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001fbc3d55d40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001fbc3da8760 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001fbc3e25170 .functor NOT 1, v000001fbc3db9d50_0, C4<0>, C4<0>, C4<0>;
v000001fbc3de86f0_0 .net *"_ivl_0", 0 0, L_000001fbc3e25170;  1 drivers
v000001fbc3de8290_0 .net "in1", 4 0, L_000001fbc3e6e5d0;  alias, 1 drivers
v000001fbc3de7430_0 .net "in2", 4 0, L_000001fbc3e23dd0;  alias, 1 drivers
v000001fbc3de68f0_0 .net "out", 4 0, L_000001fbc3e6fc50;  alias, 1 drivers
v000001fbc3de6a30_0 .net "s", 0 0, v000001fbc3db9d50_0;  alias, 1 drivers
L_000001fbc3e6fc50 .functor MUXZ 5, L_000001fbc3e23dd0, L_000001fbc3e6e5d0, L_000001fbc3e25170, C4<>;
S_000001fbc3d3f930 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001fbc3d55d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001fbc3da8e20 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001fbc3e25b10 .functor NOT 1, v000001fbc3db9670_0, C4<0>, C4<0>, C4<0>;
v000001fbc3de6e90_0 .net *"_ivl_0", 0 0, L_000001fbc3e25b10;  1 drivers
v000001fbc3de8510_0 .net "in1", 31 0, v000001fbc3de7c50_0;  alias, 1 drivers
v000001fbc3de83d0_0 .net "in2", 31 0, v000001fbc3de6d50_0;  alias, 1 drivers
v000001fbc3de8470_0 .net "out", 31 0, L_000001fbc3e84920;  alias, 1 drivers
v000001fbc3de85b0_0 .net "s", 0 0, v000001fbc3db9670_0;  alias, 1 drivers
L_000001fbc3e84920 .functor MUXZ 32, v000001fbc3de6d50_0, v000001fbc3de7c50_0, L_000001fbc3e25b10, C4<>;
S_000001fbc3d86240 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001fbc3d55d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001fbc3d863d0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001fbc3d86408 .param/l "AND" 0 9 12, C4<0010>;
P_000001fbc3d86440 .param/l "NOR" 0 9 12, C4<0101>;
P_000001fbc3d86478 .param/l "OR" 0 9 12, C4<0011>;
P_000001fbc3d864b0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001fbc3d864e8 .param/l "SLL" 0 9 12, C4<1000>;
P_000001fbc3d86520 .param/l "SLT" 0 9 12, C4<0110>;
P_000001fbc3d86558 .param/l "SRL" 0 9 12, C4<1001>;
P_000001fbc3d86590 .param/l "SUB" 0 9 12, C4<0001>;
P_000001fbc3d865c8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001fbc3d86600 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001fbc3d86638 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001fbc3e269d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fbc3de6990_0 .net/2u *"_ivl_0", 31 0, L_000001fbc3e269d8;  1 drivers
v000001fbc3de7bb0_0 .net "opSel", 3 0, v000001fbc3dba2f0_0;  alias, 1 drivers
v000001fbc3de8650_0 .net "operand1", 31 0, L_000001fbc3e847e0;  alias, 1 drivers
v000001fbc3de8790_0 .net "operand2", 31 0, L_000001fbc3e84e20;  alias, 1 drivers
v000001fbc3de7c50_0 .var "result", 31 0;
v000001fbc3de6b70_0 .net "zero", 0 0, L_000001fbc3e83f20;  alias, 1 drivers
E_000001fbc3da8320 .event anyedge, v000001fbc3dba2f0_0, v000001fbc3de8650_0, v000001fbc3db95d0_0;
L_000001fbc3e83f20 .cmp/eq 32, v000001fbc3de7c50_0, L_000001fbc3e269d8;
S_000001fbc3d6d8d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001fbc3d55d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001fbc3e20090 .param/l "RType" 0 4 2, C4<000000>;
P_000001fbc3e200c8 .param/l "add" 0 4 5, C4<100000>;
P_000001fbc3e20100 .param/l "addi" 0 4 8, C4<001000>;
P_000001fbc3e20138 .param/l "addu" 0 4 5, C4<100001>;
P_000001fbc3e20170 .param/l "and_" 0 4 5, C4<100100>;
P_000001fbc3e201a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001fbc3e201e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001fbc3e20218 .param/l "bne" 0 4 10, C4<000101>;
P_000001fbc3e20250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fbc3e20288 .param/l "j" 0 4 12, C4<000010>;
P_000001fbc3e202c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001fbc3e202f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001fbc3e20330 .param/l "lw" 0 4 8, C4<100011>;
P_000001fbc3e20368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fbc3e203a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001fbc3e203d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001fbc3e20410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fbc3e20448 .param/l "sll" 0 4 6, C4<000000>;
P_000001fbc3e20480 .param/l "slt" 0 4 5, C4<101010>;
P_000001fbc3e204b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001fbc3e204f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001fbc3e20528 .param/l "sub" 0 4 5, C4<100010>;
P_000001fbc3e20560 .param/l "subu" 0 4 5, C4<100011>;
P_000001fbc3e20598 .param/l "sw" 0 4 8, C4<101011>;
P_000001fbc3e205d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fbc3e20608 .param/l "xori" 0 4 8, C4<001110>;
v000001fbc3de6f30_0 .var "PCsrc", 0 0;
v000001fbc3de7ed0_0 .net "funct", 5 0, L_000001fbc3e6f890;  alias, 1 drivers
v000001fbc3de7f70_0 .net "opcode", 5 0, L_000001fbc3e235b0;  alias, 1 drivers
v000001fbc3de7070_0 .net "operand1", 31 0, L_000001fbc3e25100;  alias, 1 drivers
v000001fbc3de7d90_0 .net "operand2", 31 0, L_000001fbc3e84e20;  alias, 1 drivers
v000001fbc3de8010_0 .net "rst", 0 0, v000001fbc3e22b10_0;  alias, 1 drivers
E_000001fbc3da8ae0/0 .event anyedge, v000001fbc3db9990_0, v000001fbc3db97b0_0, v000001fbc3de7a70_0, v000001fbc3db95d0_0;
E_000001fbc3da8ae0/1 .event anyedge, v000001fbc3dba4d0_0;
E_000001fbc3da8ae0 .event/or E_000001fbc3da8ae0/0, E_000001fbc3da8ae0/1;
S_000001fbc3d6da60 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001fbc3d55d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001fbc3de6c10 .array "DataMem", 0 1023, 31 0;
v000001fbc3de6cb0_0 .net "address", 31 0, v000001fbc3de7c50_0;  alias, 1 drivers
v000001fbc3de80b0_0 .net "clock", 0 0, L_000001fbc3e25720;  1 drivers
v000001fbc3de81f0_0 .net "data", 31 0, L_000001fbc3e25480;  alias, 1 drivers
v000001fbc3de7750_0 .var/i "i", 31 0;
v000001fbc3de6d50_0 .var "q", 31 0;
v000001fbc3de6df0_0 .net "rden", 0 0, v000001fbc3db9530_0;  alias, 1 drivers
v000001fbc3de7110_0 .net "wren", 0 0, v000001fbc3dba390_0;  alias, 1 drivers
E_000001fbc3da8360 .event posedge, v000001fbc3de80b0_0;
S_000001fbc3d36a50 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001fbc3d55d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001fbc3da8b60 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001fbc3de71b0_0 .net "PCin", 31 0, L_000001fbc3e6fa70;  alias, 1 drivers
v000001fbc3de7250_0 .var "PCout", 31 0;
v000001fbc3de74d0_0 .net "clk", 0 0, L_000001fbc3e255d0;  alias, 1 drivers
v000001fbc3de7570_0 .net "rst", 0 0, v000001fbc3e22b10_0;  alias, 1 drivers
    .scope S_000001fbc3d6d8d0;
T_0 ;
    %wait E_000001fbc3da8ae0;
    %load/vec4 v000001fbc3de8010_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fbc3de6f30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001fbc3de7f70_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001fbc3de7070_0;
    %load/vec4 v000001fbc3de7d90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001fbc3de7f70_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001fbc3de7070_0;
    %load/vec4 v000001fbc3de7d90_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001fbc3de7f70_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001fbc3de7f70_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001fbc3de7f70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001fbc3de7ed0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001fbc3de6f30_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001fbc3d36a50;
T_1 ;
    %wait E_000001fbc3da82e0;
    %load/vec4 v000001fbc3de7570_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001fbc3de7250_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001fbc3de71b0_0;
    %assign/vec4 v000001fbc3de7250_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001fbc3a76b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fbc3dbae30_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001fbc3dbae30_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fbc3dbae30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3db9e90, 0, 4;
    %load/vec4 v000001fbc3dbae30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fbc3dbae30_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3db9e90, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3db9e90, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3db9e90, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3db9e90, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3db9e90, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3db9e90, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3db9e90, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3db9e90, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3db9e90, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3db9e90, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3db9e90, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3db9e90, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3db9e90, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3db9e90, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3db9e90, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3db9e90, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3db9e90, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3db9e90, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3db9e90, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3db9e90, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3db9e90, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3db9e90, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3db9e90, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3db9e90, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3db9e90, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3db9e90, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3db9e90, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3db9e90, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3db9e90, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3db9e90, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3db9e90, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3db9e90, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3db9e90, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3db9e90, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001fbc3a769c0;
T_3 ;
    %wait E_000001fbc3da8aa0;
    %load/vec4 v000001fbc3db9990_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001fbc3db98f0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001fbc3dba2f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fbc3db9030_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fbc3dba750_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fbc3dba390_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fbc3db9670_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fbc3db9530_0, 0;
    %assign/vec4 v000001fbc3db9d50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001fbc3db98f0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001fbc3dba2f0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001fbc3db9030_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fbc3dba750_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fbc3dba390_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fbc3db9670_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fbc3db9530_0, 0, 1;
    %store/vec4 v000001fbc3db9d50_0, 0, 1;
    %load/vec4 v000001fbc3db97b0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fbc3db98f0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fbc3db9d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fbc3dba750_0, 0;
    %load/vec4 v000001fbc3dba4d0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fbc3dba2f0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fbc3dba2f0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fbc3dba2f0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fbc3dba2f0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001fbc3dba2f0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001fbc3dba2f0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001fbc3dba2f0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001fbc3dba2f0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001fbc3dba2f0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001fbc3dba2f0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fbc3db9030_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001fbc3dba2f0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fbc3db9030_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001fbc3dba2f0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fbc3dba2f0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fbc3dba750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fbc3db9d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fbc3db9030_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fbc3dba750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fbc3db9d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fbc3db9030_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001fbc3dba2f0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fbc3dba750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fbc3db9030_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001fbc3dba2f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fbc3dba750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fbc3db9030_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001fbc3dba2f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fbc3dba750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fbc3db9030_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001fbc3dba2f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fbc3dba750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fbc3db9030_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fbc3db9530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fbc3dba750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fbc3db9030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fbc3db9670_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fbc3dba390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fbc3db9030_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fbc3dba2f0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fbc3dba2f0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001fbc3d55400;
T_4 ;
    %wait E_000001fbc3da82e0;
    %fork t_1, S_000001fbc3d55590;
    %jmp t_0;
    .scope S_000001fbc3d55590;
t_1 ;
    %load/vec4 v000001fbc3de7930_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fbc3dba930_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001fbc3dba930_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fbc3dba930_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3de7b10, 0, 4;
    %load/vec4 v000001fbc3dba930_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fbc3dba930_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001fbc3de7610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001fbc3de79d0_0;
    %load/vec4 v000001fbc3de7390_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3de7b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3de7b10, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001fbc3d55400;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001fbc3d55400;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fbc3de72f0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001fbc3de72f0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001fbc3de72f0_0;
    %ix/getv/s 4, v000001fbc3de72f0_0;
    %load/vec4a v000001fbc3de7b10, 4;
    %ix/getv/s 4, v000001fbc3de72f0_0;
    %load/vec4a v000001fbc3de7b10, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001fbc3de72f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fbc3de72f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001fbc3d86240;
T_6 ;
    %wait E_000001fbc3da8320;
    %load/vec4 v000001fbc3de7bb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001fbc3de7c50_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001fbc3de8650_0;
    %load/vec4 v000001fbc3de8790_0;
    %add;
    %assign/vec4 v000001fbc3de7c50_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001fbc3de8650_0;
    %load/vec4 v000001fbc3de8790_0;
    %sub;
    %assign/vec4 v000001fbc3de7c50_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001fbc3de8650_0;
    %load/vec4 v000001fbc3de8790_0;
    %and;
    %assign/vec4 v000001fbc3de7c50_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001fbc3de8650_0;
    %load/vec4 v000001fbc3de8790_0;
    %or;
    %assign/vec4 v000001fbc3de7c50_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001fbc3de8650_0;
    %load/vec4 v000001fbc3de8790_0;
    %xor;
    %assign/vec4 v000001fbc3de7c50_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001fbc3de8650_0;
    %load/vec4 v000001fbc3de8790_0;
    %or;
    %inv;
    %assign/vec4 v000001fbc3de7c50_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001fbc3de8650_0;
    %load/vec4 v000001fbc3de8790_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001fbc3de7c50_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001fbc3de8790_0;
    %load/vec4 v000001fbc3de8650_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001fbc3de7c50_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001fbc3de8650_0;
    %ix/getv 4, v000001fbc3de8790_0;
    %shiftl 4;
    %assign/vec4 v000001fbc3de7c50_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001fbc3de8650_0;
    %ix/getv 4, v000001fbc3de8790_0;
    %shiftr 4;
    %assign/vec4 v000001fbc3de7c50_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001fbc3d6da60;
T_7 ;
    %wait E_000001fbc3da8360;
    %load/vec4 v000001fbc3de6df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001fbc3de6cb0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001fbc3de6c10, 4;
    %assign/vec4 v000001fbc3de6d50_0, 0;
T_7.0 ;
    %load/vec4 v000001fbc3de7110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001fbc3de81f0_0;
    %ix/getv 3, v000001fbc3de6cb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3de6c10, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001fbc3d6da60;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fbc3de7750_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001fbc3de7750_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fbc3de7750_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbc3de6c10, 0, 4;
    %load/vec4 v000001fbc3de7750_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fbc3de7750_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001fbc3d6da60;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fbc3de7750_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001fbc3de7750_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001fbc3de7750_0;
    %load/vec4a v000001fbc3de6c10, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001fbc3de7750_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001fbc3de7750_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fbc3de7750_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001fbc3d55d40;
T_10 ;
    %wait E_000001fbc3da82e0;
    %load/vec4 v000001fbc3e23470_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fbc3e227f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001fbc3e227f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001fbc3e227f0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001fbc3daf350;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fbc3e23ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fbc3e22b10_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001fbc3daf350;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001fbc3e23ab0_0;
    %inv;
    %assign/vec4 v000001fbc3e23ab0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001fbc3daf350;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fbc3e22b10_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fbc3e22b10_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001fbc3e22a70_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
