{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1681375160481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1681375160494 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 13 14:09:20 2023 " "Processing started: Thu Apr 13 14:09:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1681375160494 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1681375160494 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIFO_UART -c FIFO_UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off FIFO_UART -c FIFO_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1681375160494 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1681375161105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681375178880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681375178880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrate.v 1 1 " "Found 1 design units, including 1 entities, in source file baudrate.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudrate " "Found entity 1: baudrate" {  } { { "baudrate.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/baudrate.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681375178884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681375178884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "transmitter.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681375178888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681375178888 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "FIFO_UART.v(49) " "Verilog HDL Module Instantiation warning at FIFO_UART.v(49): ignored dangling comma in List of Port Connections" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 49 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1681375178891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_UART " "Found entity 1: FIFO_UART" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681375178893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681375178893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_1mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_1mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_1mhz " "Found entity 1: clock_1mhz" {  } { { "clock_1mhz.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/clock_1mhz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681375178896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681375178896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_1hz.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_1hz " "Found entity 1: clock_1hz" {  } { { "clock_1hz.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/clock_1hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681375178899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681375178899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_var.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_var.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_var " "Found entity 1: clock_var" {  } { { "clock_var.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/clock_var.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681375178903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681375178903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_25hz.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_25hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_25hz " "Found entity 1: clock_25hz" {  } { { "clock_25hz.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/clock_25hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681375178906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681375178906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_16bit " "Found entity 1: counter_16bit" {  } { { "counter_16bit.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/counter_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681375178909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681375178909 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIFO_UART " "Elaborating entity \"FIFO_UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1681375179022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudrate baudrate:uart_baud " "Elaborating entity \"baudrate\" for hierarchy \"baudrate:uart_baud\"" {  } { { "FIFO_UART.v" "uart_baud" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375179025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter transmitter:uart_Tx " "Elaborating entity \"transmitter\" for hierarchy \"transmitter:uart_Tx\"" {  } { { "FIFO_UART.v" "uart_Tx" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375179027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:FIFO " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:FIFO\"" {  } { { "FIFO_UART.v" "FIFO" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375179028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "FIFO.v" "dcfifo_mixed_widths_component" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375179110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "FIFO.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681375179113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375179117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375179117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375179117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375179117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375179117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375179117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 10 " "Parameter \"lpm_widthu_r\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375179117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 8 " "Parameter \"lpm_width_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375179117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375179117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375179117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375179117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375179117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375179117 ""}  } { { "FIFO.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1681375179117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_kfg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_kfg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_kfg1 " "Found entity 1: dcfifo_kfg1" {  } { { "db/dcfifo_kfg1.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/db/dcfifo_kfg1.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681375179188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681375179188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_kfg1 FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated " "Elaborating entity \"dcfifo_kfg1\" for hierarchy \"FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375179188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qn6 " "Found entity 1: a_graycounter_qn6" {  } { { "db/a_graycounter_qn6.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/db/a_graycounter_qn6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681375179261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681375179261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qn6 FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated\|a_graycounter_qn6:rdptr_g1p " "Elaborating entity \"a_graycounter_qn6\" for hierarchy \"FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated\|a_graycounter_qn6:rdptr_g1p\"" {  } { { "db/dcfifo_kfg1.tdf" "rdptr_g1p" { Text "C:/Users/Anjana/Desktop/Final_UART/3/db/dcfifo_kfg1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375179261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_n5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_n5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_n5c " "Found entity 1: a_graycounter_n5c" {  } { { "db/a_graycounter_n5c.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/db/a_graycounter_n5c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681375179328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681375179328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_n5c FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated\|a_graycounter_n5c:wrptr_g1p " "Elaborating entity \"a_graycounter_n5c\" for hierarchy \"FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated\|a_graycounter_n5c:wrptr_g1p\"" {  } { { "db/dcfifo_kfg1.tdf" "wrptr_g1p" { Text "C:/Users/Anjana/Desktop/Final_UART/3/db/dcfifo_kfg1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375179328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0011 " "Found entity 1: altsyncram_0011" {  } { { "db/altsyncram_0011.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/db/altsyncram_0011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681375179401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681375179401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0011 FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated\|altsyncram_0011:fifo_ram " "Elaborating entity \"altsyncram_0011\" for hierarchy \"FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated\|altsyncram_0011:fifo_ram\"" {  } { { "db/dcfifo_kfg1.tdf" "fifo_ram" { Text "C:/Users/Anjana/Desktop/Final_UART/3/db/dcfifo_kfg1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375179402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_36d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_36d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_36d " "Found entity 1: alt_synch_pipe_36d" {  } { { "db/alt_synch_pipe_36d.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/db/alt_synch_pipe_36d.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681375179420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681375179420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_36d FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated\|alt_synch_pipe_36d:rs_dgwp " "Elaborating entity \"alt_synch_pipe_36d\" for hierarchy \"FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated\|alt_synch_pipe_36d:rs_dgwp\"" {  } { { "db/dcfifo_kfg1.tdf" "rs_dgwp" { Text "C:/Users/Anjana/Desktop/Final_UART/3/db/dcfifo_kfg1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375179420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/db/dffpipe_2v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681375179439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681375179439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated\|alt_synch_pipe_36d:rs_dgwp\|dffpipe_2v8:dffpipe12 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated\|alt_synch_pipe_36d:rs_dgwp\|dffpipe_2v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_36d.tdf" "dffpipe12" { Text "C:/Users/Anjana/Desktop/Final_UART/3/db/alt_synch_pipe_36d.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375179440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_46d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_46d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_46d " "Found entity 1: alt_synch_pipe_46d" {  } { { "db/alt_synch_pipe_46d.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/db/alt_synch_pipe_46d.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681375179459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681375179459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_46d FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated\|alt_synch_pipe_46d:ws_dgrp " "Elaborating entity \"alt_synch_pipe_46d\" for hierarchy \"FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated\|alt_synch_pipe_46d:ws_dgrp\"" {  } { { "db/dcfifo_kfg1.tdf" "ws_dgrp" { Text "C:/Users/Anjana/Desktop/Final_UART/3/db/dcfifo_kfg1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375179460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/db/dffpipe_3v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681375179479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681375179479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated\|alt_synch_pipe_46d:ws_dgrp\|dffpipe_3v8:dffpipe15 " "Elaborating entity \"dffpipe_3v8\" for hierarchy \"FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated\|alt_synch_pipe_46d:ws_dgrp\|dffpipe_3v8:dffpipe15\"" {  } { { "db/alt_synch_pipe_46d.tdf" "dffpipe15" { Text "C:/Users/Anjana/Desktop/Final_UART/3/db/alt_synch_pipe_46d.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375179480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/db/cmpr_f66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681375179544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681375179544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_kfg1.tdf" "rdempty_eq_comp" { Text "C:/Users/Anjana/Desktop/Final_UART/3/db/dcfifo_kfg1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375179544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pld " "Found entity 1: cntr_pld" {  } { { "db/cntr_pld.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/db/cntr_pld.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681375179606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681375179606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pld FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated\|cntr_pld:cntr_b " "Elaborating entity \"cntr_pld\" for hierarchy \"FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated\|cntr_pld:cntr_b\"" {  } { { "db/dcfifo_kfg1.tdf" "cntr_b" { Text "C:/Users/Anjana/Desktop/Final_UART/3/db/dcfifo_kfg1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375179606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_16bit counter_16bit:counter_16bit " "Elaborating entity \"counter_16bit\" for hierarchy \"counter_16bit:counter_16bit\"" {  } { { "FIFO_UART.v" "counter_16bit" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375179609 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 counter_16bit.v(17) " "Verilog HDL assignment warning at counter_16bit.v(17): truncated value with size 32 to match size of target (16)" {  } { { "counter_16bit.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/counter_16bit.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681375179610 "|FIFO_UART|counter_16bit:counter_16bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_var clock_var:clock_var " "Elaborating entity \"clock_var\" for hierarchy \"clock_var:clock_var\"" {  } { { "FIFO_UART.v" "clock_var" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375179624 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 clock_var.v(14) " "Verilog HDL assignment warning at clock_var.v(14): truncated value with size 32 to match size of target (26)" {  } { { "clock_var.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/clock_var.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681375179625 "|FIFO_UART|clock_var:clock_var"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_25hz clock_25hz:clock_25hz " "Elaborating entity \"clock_25hz\" for hierarchy \"clock_25hz:clock_25hz\"" {  } { { "FIFO_UART.v" "clock_25hz" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375179626 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 clock_25hz.v(14) " "Verilog HDL assignment warning at clock_25hz.v(14): truncated value with size 32 to match size of target (26)" {  } { { "clock_25hz.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/clock_25hz.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681375179627 "|FIFO_UART|clock_25hz:clock_25hz"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[0\] VCC " "Pin \"Count_out\[0\]\" is stuck at VCC" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375180793 "|FIFO_UART|Count_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[1\] GND " "Pin \"Count_out\[1\]\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375180793 "|FIFO_UART|Count_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[2\] GND " "Pin \"Count_out\[2\]\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375180793 "|FIFO_UART|Count_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[3\] GND " "Pin \"Count_out\[3\]\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375180793 "|FIFO_UART|Count_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[4\] GND " "Pin \"Count_out\[4\]\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375180793 "|FIFO_UART|Count_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[5\] GND " "Pin \"Count_out\[5\]\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375180793 "|FIFO_UART|Count_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[6\] GND " "Pin \"Count_out\[6\]\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375180793 "|FIFO_UART|Count_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[7\] GND " "Pin \"Count_out\[7\]\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375180793 "|FIFO_UART|Count_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[8\] GND " "Pin \"Count_out\[8\]\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375180793 "|FIFO_UART|Count_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[9\] GND " "Pin \"Count_out\[9\]\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375180793 "|FIFO_UART|Count_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[10\] GND " "Pin \"Count_out\[10\]\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375180793 "|FIFO_UART|Count_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[11\] GND " "Pin \"Count_out\[11\]\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375180793 "|FIFO_UART|Count_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[12\] GND " "Pin \"Count_out\[12\]\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375180793 "|FIFO_UART|Count_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[13\] VCC " "Pin \"Count_out\[13\]\" is stuck at VCC" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375180793 "|FIFO_UART|Count_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[14\] GND " "Pin \"Count_out\[14\]\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375180793 "|FIFO_UART|Count_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[15\] GND " "Pin \"Count_out\[15\]\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375180793 "|FIFO_UART|Count_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[16\] GND " "Pin \"Count_out\[16\]\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375180793 "|FIFO_UART|Count_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[17\] GND " "Pin \"Count_out\[17\]\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375180793 "|FIFO_UART|Count_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[18\] GND " "Pin \"Count_out\[18\]\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375180793 "|FIFO_UART|Count_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[19\] GND " "Pin \"Count_out\[19\]\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375180793 "|FIFO_UART|Count_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[20\] GND " "Pin \"Count_out\[20\]\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375180793 "|FIFO_UART|Count_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[21\] GND " "Pin \"Count_out\[21\]\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375180793 "|FIFO_UART|Count_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[22\] VCC " "Pin \"Count_out\[22\]\" is stuck at VCC" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375180793 "|FIFO_UART|Count_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[23\] GND " "Pin \"Count_out\[23\]\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375180793 "|FIFO_UART|Count_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[24\] GND " "Pin \"Count_out\[24\]\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375180793 "|FIFO_UART|Count_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[25\] GND " "Pin \"Count_out\[25\]\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375180793 "|FIFO_UART|Count_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[26\] GND " "Pin \"Count_out\[26\]\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375180793 "|FIFO_UART|Count_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[27\] GND " "Pin \"Count_out\[27\]\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375180793 "|FIFO_UART|Count_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[28\] GND " "Pin \"Count_out\[28\]\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375180793 "|FIFO_UART|Count_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[29\] VCC " "Pin \"Count_out\[29\]\" is stuck at VCC" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375180793 "|FIFO_UART|Count_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[30\] VCC " "Pin \"Count_out\[30\]\" is stuck at VCC" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375180793 "|FIFO_UART|Count_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[31\] GND " "Pin \"Count_out\[31\]\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375180793 "|FIFO_UART|Count_out[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1681375180793 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1681375180920 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1681375181668 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1681375181915 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681375181915 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset " "No output dependent on input pin \"Reset\"" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681375182014 "|FIFO_UART|Reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1681375182014 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "318 " "Implemented 318 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1681375182018 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1681375182018 ""} { "Info" "ICUT_CUT_TM_LCELLS" "258 " "Implemented 258 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1681375182018 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1681375182018 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1681375182018 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1681375182095 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 13 14:09:42 2023 " "Processing ended: Thu Apr 13 14:09:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1681375182095 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1681375182095 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1681375182095 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1681375182095 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1681375185704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1681375185717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 13 14:09:45 2023 " "Processing started: Thu Apr 13 14:09:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1681375185717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1681375185717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FIFO_UART -c FIFO_UART " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FIFO_UART -c FIFO_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1681375185718 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1681375185911 ""}
{ "Info" "0" "" "Project  = FIFO_UART" {  } {  } 0 0 "Project  = FIFO_UART" 0 0 "Fitter" 0 0 1681375185912 ""}
{ "Info" "0" "" "Revision = FIFO_UART" {  } {  } 0 0 "Revision = FIFO_UART" 0 0 "Fitter" 0 0 1681375185913 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1681375186043 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FIFO_UART EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"FIFO_UART\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1681375186055 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1681375186138 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1681375186139 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1681375186139 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1681375186740 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1681375186749 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1681375186944 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1681375186944 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1681375186944 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1681375186944 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1681375186944 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1681375186944 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1681375186944 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1681375186944 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1681375186944 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1681375186944 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Anjana/Desktop/Final_UART/3/" { { 0 { 0 ""} 0 872 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1681375186951 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Anjana/Desktop/Final_UART/3/" { { 0 { 0 ""} 0 874 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1681375186951 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Anjana/Desktop/Final_UART/3/" { { 0 { 0 ""} 0 876 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1681375186951 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Anjana/Desktop/Final_UART/3/" { { 0 { 0 ""} 0 878 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1681375186951 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Anjana/Desktop/Final_UART/3/" { { 0 { 0 ""} 0 880 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1681375186951 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1681375186951 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1681375186954 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1681375187017 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "23 52 " "No exact pin location assignment(s) for 23 pins of 52 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1681375188184 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_kfg1 " "Entity dcfifo_kfg1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3v8:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3v8:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1681375188606 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1681375188606 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1681375188606 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1681375188606 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FIFO_UART.sdc " "Synopsys Design Constraints File file not found: 'FIFO_UART.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1681375188610 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1681375188611 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1681375188620 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1681375188621 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1681375188622 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50m~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk_50m~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1681375188658 ""}  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anjana/Desktop/Final_UART/3/" { { 0 { 0 ""} 0 866 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1681375188658 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_25hz:clock_25hz\|clk_25hz  " "Automatically promoted node clock_25hz:clock_25hz\|clk_25hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1681375188658 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_25hz:clock_25hz\|clk_25hz~0 " "Destination node clock_25hz:clock_25hz\|clk_25hz~0" {  } { { "clock_25hz.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/clock_25hz.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anjana/Desktop/Final_UART/3/" { { 0 { 0 ""} 0 369 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1681375188658 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clk_out_25hz~output " "Destination node Clk_out_25hz~output" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anjana/Desktop/Final_UART/3/" { { 0 { 0 ""} 0 819 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1681375188658 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1681375188658 ""}  } { { "clock_25hz.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/clock_25hz.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anjana/Desktop/Final_UART/3/" { { 0 { 0 ""} 0 102 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1681375188658 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_var:clock_var\|clk_100hz  " "Automatically promoted node clock_var:clock_var\|clk_100hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1681375188658 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_var:clock_var\|clk_100hz~0 " "Destination node clock_var:clock_var\|clk_100hz~0" {  } { { "clock_var.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/clock_var.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anjana/Desktop/Final_UART/3/" { { 0 { 0 ""} 0 378 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1681375188658 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clk_out_100hz~output " "Destination node Clk_out_100hz~output" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anjana/Desktop/Final_UART/3/" { { 0 { 0 ""} 0 820 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1681375188658 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1681375188658 ""}  } { { "clock_var.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/clock_var.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anjana/Desktop/Final_UART/3/" { { 0 { 0 ""} 0 130 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1681375188658 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1681375189233 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1681375189234 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1681375189235 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1681375189237 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1681375189239 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1681375189241 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1681375189241 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1681375189243 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1681375189277 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1681375189279 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1681375189279 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "23 unused 2.5V 0 23 0 " "Number of I/O pins in group: 23 (unused VREF, 2.5V VCCIO, 0 input, 23 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1681375189291 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1681375189291 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1681375189291 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1681375189295 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1681375189295 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1681375189295 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1681375189295 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 4 61 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1681375189295 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1681375189295 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 23 49 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 23 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1681375189295 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 1 70 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  70 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1681375189295 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1681375189295 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1681375189295 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681375189437 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1681375189446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1681375194852 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681375195105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1681375195161 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1681375206979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681375206979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1681375207562 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X69_Y37 X80_Y48 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X69_Y37 to location X80_Y48" {  } { { "loc" "" { Generic "C:/Users/Anjana/Desktop/Final_UART/3/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X69_Y37 to location X80_Y48"} { { 12 { 0 ""} 69 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1681375213102 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1681375213102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681375214933 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1681375214934 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1681375214934 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.73 " "Total time spent on timing analysis during the Fitter is 0.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1681375214981 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1681375215108 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1681375215504 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1681375215587 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1681375216005 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681375216683 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Anjana/Desktop/Final_UART/3/output_files/FIFO_UART.fit.smsg " "Generated suppressed messages file C:/Users/Anjana/Desktop/Final_UART/3/output_files/FIFO_UART.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1681375217445 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5763 " "Peak virtual memory: 5763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1681375218065 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 13 14:10:18 2023 " "Processing ended: Thu Apr 13 14:10:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1681375218065 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1681375218065 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1681375218065 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1681375218065 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1681375221223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1681375221235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 13 14:10:21 2023 " "Processing started: Thu Apr 13 14:10:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1681375221235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1681375221235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FIFO_UART -c FIFO_UART " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FIFO_UART -c FIFO_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1681375221235 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1681375225864 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1681375226024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1681375227791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 13 14:10:27 2023 " "Processing ended: Thu Apr 13 14:10:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1681375227791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1681375227791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1681375227791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1681375227791 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1681375228443 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1681375231384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1681375231398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 13 14:10:30 2023 " "Processing started: Thu Apr 13 14:10:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1681375231398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1681375231398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FIFO_UART -c FIFO_UART " "Command: quartus_sta FIFO_UART -c FIFO_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1681375231399 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1681375231629 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1681375231955 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1681375231956 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1681375232064 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1681375232064 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_kfg1 " "Entity dcfifo_kfg1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3v8:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3v8:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1681375232540 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1681375232540 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1681375232540 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1681375232540 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FIFO_UART.sdc " "Synopsys Design Constraints File file not found: 'FIFO_UART.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1681375232545 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1681375232546 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_var:clock_var\|clk_100hz clock_var:clock_var\|clk_100hz " "create_clock -period 1.000 -name clock_var:clock_var\|clk_100hz clock_var:clock_var\|clk_100hz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1681375232549 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_25hz:clock_25hz\|clk_25hz clock_25hz:clock_25hz\|clk_25hz " "create_clock -period 1.000 -name clock_25hz:clock_25hz\|clk_25hz clock_25hz:clock_25hz\|clk_25hz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1681375232549 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50m clk_50m " "create_clock -period 1.000 -name clk_50m clk_50m" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1681375232549 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1681375232549 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1681375232980 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1681375232982 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1681375232985 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1681375233002 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1681375233071 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1681375233071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.432 " "Worst-case setup slack is -3.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375233076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375233076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.432            -138.920 clk_50m  " "   -3.432            -138.920 clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375233076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.913             -87.304 clock_var:clock_var\|clk_100hz  " "   -2.913             -87.304 clock_var:clock_var\|clk_100hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375233076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.715             -69.133 clock_25hz:clock_25hz\|clk_25hz  " "   -2.715             -69.133 clock_25hz:clock_25hz\|clk_25hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375233076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1681375233076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.352 " "Worst-case hold slack is 0.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375233090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375233090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 clock_25hz:clock_25hz\|clk_25hz  " "    0.352               0.000 clock_25hz:clock_25hz\|clk_25hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375233090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 clock_var:clock_var\|clk_100hz  " "    0.388               0.000 clock_var:clock_var\|clk_100hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375233090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 clk_50m  " "    0.390               0.000 clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375233090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1681375233090 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1681375233097 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1681375233105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375233112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375233112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -101.945 clk_50m  " "   -3.000            -101.945 clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375233112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693             -78.207 clock_var:clock_var\|clk_100hz  " "   -2.693             -78.207 clock_var:clock_var\|clk_100hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375233112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693             -71.044 clock_25hz:clock_25hz\|clk_25hz  " "   -2.693             -71.044 clock_25hz:clock_25hz\|clk_25hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375233112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1681375233112 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1681375233278 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1681375233278 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1681375233287 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1681375233316 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1681375233830 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1681375233890 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1681375233910 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1681375233910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.060 " "Worst-case setup slack is -3.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375233921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375233921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.060            -118.602 clk_50m  " "   -3.060            -118.602 clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375233921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.594             -76.729 clock_var:clock_var\|clk_100hz  " "   -2.594             -76.729 clock_var:clock_var\|clk_100hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375233921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.417             -59.766 clock_25hz:clock_25hz\|clk_25hz  " "   -2.417             -59.766 clock_25hz:clock_25hz\|clk_25hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375233921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1681375233921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.339 " "Worst-case hold slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375233934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375233934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 clock_25hz:clock_25hz\|clk_25hz  " "    0.339               0.000 clock_25hz:clock_25hz\|clk_25hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375233934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 clock_var:clock_var\|clk_100hz  " "    0.340               0.000 clock_var:clock_var\|clk_100hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375233934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 clk_50m  " "    0.350               0.000 clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375233934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1681375233934 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1681375233943 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1681375233956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375233966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375233966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -101.945 clk_50m  " "   -3.000            -101.945 clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375233966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649             -77.811 clock_var:clock_var\|clk_100hz  " "   -2.649             -77.811 clock_var:clock_var\|clk_100hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375233966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649             -70.912 clock_25hz:clock_25hz\|clk_25hz  " "   -2.649             -70.912 clock_25hz:clock_25hz\|clk_25hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375233966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1681375233966 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1681375234156 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1681375234156 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1681375234169 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1681375234428 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1681375234434 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1681375234434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.241 " "Worst-case setup slack is -1.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375234453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375234453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.241             -30.352 clk_50m  " "   -1.241             -30.352 clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375234453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.914             -24.601 clock_var:clock_var\|clk_100hz  " "   -0.914             -24.601 clock_var:clock_var\|clk_100hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375234453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.822             -16.811 clock_25hz:clock_25hz\|clk_25hz  " "   -0.822             -16.811 clock_25hz:clock_25hz\|clk_25hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375234453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1681375234453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.118 " "Worst-case hold slack is 0.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375234477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375234477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118               0.000 clk_50m  " "    0.118               0.000 clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375234477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 clock_25hz:clock_25hz\|clk_25hz  " "    0.141               0.000 clock_25hz:clock_25hz\|clk_25hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375234477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 clock_var:clock_var\|clk_100hz  " "    0.174               0.000 clock_var:clock_var\|clk_100hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375234477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1681375234477 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1681375234527 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1681375234541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375234557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375234557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -85.091 clk_50m  " "   -3.000             -85.091 clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375234557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -52.000 clock_25hz:clock_25hz\|clk_25hz  " "   -1.000             -52.000 clock_25hz:clock_25hz\|clk_25hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375234557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -51.000 clock_var:clock_var\|clk_100hz  " "   -1.000             -51.000 clock_var:clock_var\|clk_100hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681375234557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1681375234557 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1681375234820 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1681375234820 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1681375235548 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1681375235549 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1681375235928 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 13 14:10:35 2023 " "Processing ended: Thu Apr 13 14:10:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1681375235928 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1681375235928 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1681375235928 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1681375235928 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1681375239524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1681375239537 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 13 14:10:39 2023 " "Processing started: Thu Apr 13 14:10:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1681375239537 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1681375239537 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FIFO_UART -c FIFO_UART " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FIFO_UART -c FIFO_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1681375239538 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FIFO_UART_7_1200mv_85c_slow.vo C:/Users/Anjana/Desktop/Final_UART/3/simulation/modelsim/ simulation " "Generated file FIFO_UART_7_1200mv_85c_slow.vo in folder \"C:/Users/Anjana/Desktop/Final_UART/3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1681375240587 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FIFO_UART_7_1200mv_0c_slow.vo C:/Users/Anjana/Desktop/Final_UART/3/simulation/modelsim/ simulation " "Generated file FIFO_UART_7_1200mv_0c_slow.vo in folder \"C:/Users/Anjana/Desktop/Final_UART/3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1681375240695 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FIFO_UART_min_1200mv_0c_fast.vo C:/Users/Anjana/Desktop/Final_UART/3/simulation/modelsim/ simulation " "Generated file FIFO_UART_min_1200mv_0c_fast.vo in folder \"C:/Users/Anjana/Desktop/Final_UART/3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1681375240791 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FIFO_UART.vo C:/Users/Anjana/Desktop/Final_UART/3/simulation/modelsim/ simulation " "Generated file FIFO_UART.vo in folder \"C:/Users/Anjana/Desktop/Final_UART/3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1681375240872 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FIFO_UART_7_1200mv_85c_v_slow.sdo C:/Users/Anjana/Desktop/Final_UART/3/simulation/modelsim/ simulation " "Generated file FIFO_UART_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/Anjana/Desktop/Final_UART/3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1681375240937 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FIFO_UART_7_1200mv_0c_v_slow.sdo C:/Users/Anjana/Desktop/Final_UART/3/simulation/modelsim/ simulation " "Generated file FIFO_UART_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/Anjana/Desktop/Final_UART/3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1681375241001 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FIFO_UART_min_1200mv_0c_v_fast.sdo C:/Users/Anjana/Desktop/Final_UART/3/simulation/modelsim/ simulation " "Generated file FIFO_UART_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Anjana/Desktop/Final_UART/3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1681375241066 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FIFO_UART_v.sdo C:/Users/Anjana/Desktop/Final_UART/3/simulation/modelsim/ simulation " "Generated file FIFO_UART_v.sdo in folder \"C:/Users/Anjana/Desktop/Final_UART/3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1681375241152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1681375241245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 13 14:10:41 2023 " "Processing ended: Thu Apr 13 14:10:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1681375241245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1681375241245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1681375241245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1681375241245 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 47 s " "Quartus II Full Compilation was successful. 0 errors, 47 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1681375241908 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1681375249761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1681375249775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 13 14:10:49 2023 " "Processing started: Thu Apr 13 14:10:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1681375249775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1681375249775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp FIFO_UART -c FIFO_UART --netlist_type=sgate " "Command: quartus_npp FIFO_UART -c FIFO_UART --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1681375249775 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4617 " "Peak virtual memory: 4617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1681375249953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 13 14:10:49 2023 " "Processing ended: Thu Apr 13 14:10:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1681375249953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1681375249953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1681375249953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1681375249953 ""}
