Metric,Value
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,66
design__max_cap_violation__count__corner:nom_tt_025C_1v80,1
power__internal__total,0.0016483565559610724
power__switching__total,0.0010861841728910804
power__leakage__total,1.7167705479437245e-08
power__total,0.002734557958319783
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.190185
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.190185
timing__hold__ws__corner:nom_tt_025C_1v80,0.087346
timing__setup__ws__corner:nom_tt_025C_1v80,-1.722872
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,-72.501228
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,-1.722872
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.301229
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,97
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,-0.2435
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,7
design__max_slew_violation__count__corner:nom_ss_100C_1v60,46
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,66
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.281479
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.281479
timing__hold__ws__corner:nom_ss_100C_1v60,0.376574
timing__setup__ws__corner:nom_ss_100C_1v60,-5.881136
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-565.672974
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,-5.881136
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.838127
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,253
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-3.571921
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,37
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,66
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.133705
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.133705
timing__hold__ws__corner:nom_ff_n40C_1v95,-0.036534
timing__setup__ws__corner:nom_ff_n40C_1v95,-0.449115
timing__hold__tns__corner:nom_ff_n40C_1v95,-0.06826
timing__setup__tns__corner:nom_ff_n40C_1v95,-2.155065
timing__hold__wns__corner:nom_ff_n40C_1v95,-0.036534
timing__setup__wns__corner:nom_ff_n40C_1v95,-0.449115
timing__hold_vio__count__corner:nom_ff_n40C_1v95,2
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.104469
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,28
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,-0.449115
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,10
design__max_slew_violation__count,58
design__max_fanout_violation__count,66
design__max_cap_violation__count,1
clock__skew__worst_hold,0.299876
clock__skew__worst_setup,0.126652
timing__hold__ws,-0.041222
timing__setup__ws,-5.992503
timing__hold__tns,-0.075016
timing__setup__tns,-585.237
timing__hold__wns,-0.041222
timing__setup__wns,-5.992503
timing__hold_vio__count,6
timing__hold_r2r__ws,0.102921
timing__hold_r2r_vio__count,0
timing__setup_vio__count,1132
timing__setup_r2r__ws,-3.701504
timing__setup_r2r_vio__count,164
design__die__bbox,0.0 0.0 300.0 300.0
design__core__bbox,5.52 10.88 294.4 288.32
flow__warnings__count,1
flow__errors__count,0
design__io,128
design__die__area,90000
design__core__area,80146.9
design__instance__count,2921
design__instance__area,14503.9
design__instance__count__stdcell,2921
design__instance__area__stdcell,14503.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.180967
design__instance__utilization__stdcell,0.180967
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
floorplan__design__io,126
design__io__hpwl,16395668
timing__drv__floating__nets,3
timing__drv__floating__pins,2
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,45330
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,1021
route__net__special,2
route__drc_errors__iter:1,532
route__wirelength__iter:1,51886
route__drc_errors__iter:2,109
route__wirelength__iter:2,51595
route__drc_errors__iter:3,88
route__wirelength__iter:3,51383
route__drc_errors__iter:4,0
route__wirelength__iter:4,51346
route__drc_errors,0
route__wirelength,51346
route__vias,8227
route__vias__singlecut,8227
route__vias__multicut,0
design__disconnected_pin__count,33
design__critical_disconnected_pin__count,3
route__wirelength__max,765.64
timing__unannotated_net__count__corner:nom_tt_025C_1v80,28
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,28
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,28
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,66
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.178959
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.178959
timing__hold__ws__corner:min_tt_025C_1v80,0.080223
timing__setup__ws__corner:min_tt_025C_1v80,-1.657629
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,-67.18512
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,-1.657629
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.30199
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,96
timing__setup_r2r__ws__corner:min_tt_025C_1v80,-0.239893
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,7
timing__unannotated_net__count__corner:min_tt_025C_1v80,28
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,32
design__max_fanout_violation__count__corner:min_ss_100C_1v60,66
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.265162
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.265162
timing__hold__ws__corner:min_ss_100C_1v60,0.391595
timing__setup__ws__corner:min_ss_100C_1v60,-5.766281
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-544.00354
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,-5.766281
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.818016
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,243
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-3.424814
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,35
timing__unannotated_net__count__corner:min_ss_100C_1v60,28
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,66
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.126652
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.126652
timing__hold__ws__corner:min_ff_n40C_1v95,-0.041222
timing__setup__ws__corner:min_ff_n40C_1v95,-0.408927
timing__hold__tns__corner:min_ff_n40C_1v95,-0.075016
timing__setup__tns__corner:min_ff_n40C_1v95,-1.569395
timing__hold__wns__corner:min_ff_n40C_1v95,-0.041222
timing__setup__wns__corner:min_ff_n40C_1v95,-0.408927
timing__hold_vio__count__corner:min_ff_n40C_1v95,2
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.104719
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,21
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,-0.408927
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,10
timing__unannotated_net__count__corner:min_ff_n40C_1v95,28
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,66
design__max_cap_violation__count__corner:max_tt_025C_1v80,1
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.202123
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.202123
timing__hold__ws__corner:max_tt_025C_1v80,0.089551
timing__setup__ws__corner:max_tt_025C_1v80,-1.777503
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,-77.538048
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,-1.777503
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.29887
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,99
timing__setup_r2r__ws__corner:max_tt_025C_1v80,-0.245576
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,7
timing__unannotated_net__count__corner:max_tt_025C_1v80,28
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,58
design__max_fanout_violation__count__corner:max_ss_100C_1v60,66
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.299876
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.299876
timing__hold__ws__corner:max_ss_100C_1v60,0.354415
timing__setup__ws__corner:max_ss_100C_1v60,-5.992503
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-585.237
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,-5.992503
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.855912
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,264
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-3.701504
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,41
timing__unannotated_net__count__corner:max_ss_100C_1v60,28
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,66
design__max_cap_violation__count__corner:max_ff_n40C_1v95,1
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.140711
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.140711
timing__hold__ws__corner:max_ff_n40C_1v95,-0.035075
timing__setup__ws__corner:max_ff_n40C_1v95,-0.487443
timing__hold__tns__corner:max_ff_n40C_1v95,-0.064587
timing__setup__tns__corner:max_ff_n40C_1v95,-2.877187
timing__hold__wns__corner:max_ff_n40C_1v95,-0.035075
timing__setup__wns__corner:max_ff_n40C_1v95,-0.487443
timing__hold_vio__count__corner:max_ff_n40C_1v95,2
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.102921
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,31
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,-0.487443
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,10
timing__unannotated_net__count__corner:max_ff_n40C_1v95,28
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,28
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79929
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79991
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000707377
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000834991
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000891056
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000834991
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00009249999999999999867293654087774257277487777173519134521484375
ir__drop__worst,0.00070699999999999994619581666910335115971975028514862060546875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
