Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Mar 18 20:47:43 2025
| Host         : LAPTOP-AIR04ARS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file led_test_timing_summary_routed.rpt -pb led_test_timing_summary_routed.pb -rpx led_test_timing_summary_routed.rpx -warn_on_violation
| Design       : led_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  270         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (270)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (561)
5. checking no_input_delay (5)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (270)
--------------------------
 There are 221 register/latch pins with no clock driven by root clock pin: clock (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: timers/clock_1ms_control_reg/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: timers/clock_1s_control_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (561)
--------------------------------------------------
 There are 561 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  588          inf        0.000                      0                  588           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           588 Endpoints
Min Delay           588 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_leds/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.937ns  (logic 4.486ns (45.151%)  route 5.450ns (54.849%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE                         0.000     0.000 r  control_leds/state_reg[2]/C
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  control_leds/state_reg[2]/Q
                         net (fo=21, routed)          2.355     2.774    control_leds/Q[2]
    SLICE_X64Y46         LUT5 (Prop_lut5_I2_O)        0.322     3.096 r  control_leds/g0_b15/O
                         net (fo=1, routed)           3.095     6.191    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.745     9.937 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.937    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_leds/state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.748ns  (logic 4.346ns (44.589%)  route 5.401ns (55.411%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE                         0.000     0.000 r  control_leds/state_reg[3]/C
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  control_leds/state_reg[3]/Q
                         net (fo=20, routed)          3.129     3.585    control_leds/Q[3]
    SLICE_X2Y19          LUT5 (Prop_lut5_I3_O)        0.152     3.737 r  control_leds/g0_b5/O
                         net (fo=1, routed)           2.272     6.009    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.738     9.748 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.748    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_leds/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.715ns  (logic 4.448ns (45.791%)  route 5.266ns (54.209%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE                         0.000     0.000 r  control_leds/state_reg[2]/C
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  control_leds/state_reg[2]/Q
                         net (fo=21, routed)          2.567     2.986    control_leds/Q[2]
    SLICE_X64Y46         LUT5 (Prop_lut5_I2_O)        0.318     3.304 r  control_leds/g0_b13/O
                         net (fo=1, routed)           2.699     6.003    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.711     9.715 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.715    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_leds/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.633ns  (logic 4.317ns (44.813%)  route 5.316ns (55.187%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE                         0.000     0.000 r  control_leds/state_reg[1]/C
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  control_leds/state_reg[1]/Q
                         net (fo=22, routed)          3.045     3.501    control_leds/Q[1]
    SLICE_X2Y19          LUT5 (Prop_lut5_I1_O)        0.153     3.654 r  control_leds/g0_b7/O
                         net (fo=1, routed)           2.271     5.925    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.708     9.633 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.633    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_leds/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.562ns  (logic 4.086ns (42.734%)  route 5.476ns (57.266%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE                         0.000     0.000 r  control_leds/state_reg[1]/C
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  control_leds/state_reg[1]/Q
                         net (fo=22, routed)          3.045     3.501    control_leds/Q[1]
    SLICE_X2Y19          LUT5 (Prop_lut5_I1_O)        0.124     3.625 r  control_leds/g0_b6/O
                         net (fo=1, routed)           2.431     6.056    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     9.562 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.562    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_leds/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.473ns  (logic 4.233ns (44.687%)  route 5.240ns (55.313%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE                         0.000     0.000 r  control_leds/state_reg[2]/C
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  control_leds/state_reg[2]/Q
                         net (fo=21, routed)          2.567     2.986    control_leds/Q[2]
    SLICE_X64Y46         LUT5 (Prop_lut5_I2_O)        0.296     3.282 r  control_leds/g0_b12/O
                         net (fo=1, routed)           2.673     5.955    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     9.473 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.473    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_leds/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.347ns  (logic 4.473ns (47.849%)  route 4.875ns (52.151%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE                         0.000     0.000 r  control_leds/state_reg[2]/C
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  control_leds/state_reg[2]/Q
                         net (fo=21, routed)          2.579     2.998    control_leds/Q[2]
    SLICE_X2Y25          LUT5 (Prop_lut5_I2_O)        0.320     3.318 r  control_leds/g0_b1/O
                         net (fo=1, routed)           2.295     5.614    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.734     9.347 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.347    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_leds/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.314ns  (logic 4.220ns (45.305%)  route 5.094ns (54.695%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE                         0.000     0.000 r  control_leds/state_reg[2]/C
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  control_leds/state_reg[2]/Q
                         net (fo=21, routed)          2.579     2.998    control_leds/Q[2]
    SLICE_X2Y25          LUT5 (Prop_lut5_I2_O)        0.296     3.294 r  control_leds/g0_b0/O
                         net (fo=1, routed)           2.515     5.809    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     9.314 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.314    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_leds/state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.123ns  (logic 4.319ns (47.339%)  route 4.804ns (52.661%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE                         0.000     0.000 r  control_leds/state_reg[3]/C
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  control_leds/state_reg[3]/Q
                         net (fo=20, routed)          3.139     3.595    control_leds/Q[3]
    SLICE_X2Y19          LUT5 (Prop_lut5_I3_O)        0.150     3.745 r  control_leds/g0_b3/O
                         net (fo=1, routed)           1.665     5.410    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.713     9.123 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.123    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_leds/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.989ns  (logic 4.453ns (49.539%)  route 4.536ns (50.461%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE                         0.000     0.000 r  control_leds/state_reg[2]/C
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  control_leds/state_reg[2]/Q
                         net (fo=21, routed)          1.579     1.998    control_leds/Q[2]
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.322     2.320 r  control_leds/g0_b9/O
                         net (fo=1, routed)           2.957     5.277    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.712     8.989 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.989    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_game/randon_number/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control_game/randon_number/mixed_bits_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.059%)  route 0.065ns (25.941%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE                         0.000     0.000 r  control_game/randon_number/counter_reg[6]/C
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control_game/randon_number/counter_reg[6]/Q
                         net (fo=2, routed)           0.065     0.206    control_game/randon_number/counter_reg[6]
    SLICE_X63Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.251 r  control_game/randon_number/mixed_bits[2]_i_1/O
                         net (fo=1, routed)           0.000     0.251    control_game/randon_number/xor[2]
    SLICE_X63Y19         FDRE                                         r  control_game/randon_number/mixed_bits_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_game/randon_number/mixed_bits_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control_game/randon_number/random_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.739%)  route 0.126ns (47.261%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE                         0.000     0.000 r  control_game/randon_number/mixed_bits_reg[2]/C
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control_game/randon_number/mixed_bits_reg[2]/Q
                         net (fo=2, routed)           0.126     0.267    control_game/randon_number/mixed_bits_reg_n_0_[2]
    SLICE_X61Y19         FDRE                                         r  control_game/randon_number/random_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_game/read_number_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            control_game/randon_number/read_captured_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.812%)  route 0.142ns (50.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE                         0.000     0.000 r  control_game/read_number_reg/C
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control_game/read_number_reg/Q
                         net (fo=4, routed)           0.142     0.283    control_game/randon_number/read
    SLICE_X62Y19         FDRE                                         r  control_game/randon_number/read_captured_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_game/randon_number/counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control_game/randon_number/mixed_bits_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.694%)  route 0.097ns (34.306%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE                         0.000     0.000 r  control_game/randon_number/counter_reg[7]/C
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control_game/randon_number/counter_reg[7]/Q
                         net (fo=2, routed)           0.097     0.238    control_game/randon_number/counter_reg[7]
    SLICE_X63Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.283 r  control_game/randon_number/mixed_bits[3]_i_2/O
                         net (fo=1, routed)           0.000     0.283    control_game/randon_number/xor[3]
    SLICE_X63Y19         FDRE                                         r  control_game/randon_number/mixed_bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_game/game_fsm/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control_game/game_fsm/FSM_onehot_current_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.227ns (78.877%)  route 0.061ns (21.123%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE                         0.000     0.000 r  control_game/game_fsm/FSM_onehot_current_state_reg[3]/C
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  control_game/game_fsm/FSM_onehot_current_state_reg[3]/Q
                         net (fo=1, routed)           0.061     0.189    control_game/game_fsm/FSM_onehot_current_state_reg_n_0_[3]
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.099     0.288 r  control_game/game_fsm/FSM_onehot_current_state[4]_i_1/O
                         net (fo=1, routed)           0.000     0.288    control_game/game_fsm/FSM_onehot_current_state[4]_i_1_n_0
    SLICE_X62Y20         FDRE                                         r  control_game/game_fsm/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_game/randon_number/mixed_bits_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control_game/randon_number/random_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.141ns (44.879%)  route 0.173ns (55.121%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE                         0.000     0.000 r  control_game/randon_number/mixed_bits_reg[1]/C
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control_game/randon_number/mixed_bits_reg[1]/Q
                         net (fo=2, routed)           0.173     0.314    control_game/randon_number/mixed_bits_reg_n_0_[1]
    SLICE_X61Y19         FDRE                                         r  control_game/randon_number/random_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_game/randon_number/mixed_bits_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control_game/randon_number/random_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.732%)  route 0.181ns (56.268%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE                         0.000     0.000 r  control_game/randon_number/mixed_bits_reg[0]/C
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control_game/randon_number/mixed_bits_reg[0]/Q
                         net (fo=2, routed)           0.181     0.322    control_game/randon_number/mixed_bits_reg_n_0_[0]
    SLICE_X61Y19         FDSE                                         r  control_game/randon_number/random_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_game/randon_number/mixed_bits_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control_game/randon_number/random_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.141ns (43.037%)  route 0.187ns (56.963%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE                         0.000     0.000 r  control_game/randon_number/mixed_bits_reg[3]/C
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control_game/randon_number/mixed_bits_reg[3]/Q
                         net (fo=2, routed)           0.187     0.328    control_game/randon_number/mixed_bits_reg_n_0_[3]
    SLICE_X61Y19         FDRE                                         r  control_game/randon_number/random_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_leds/state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control_leds/state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.527%)  route 0.143ns (43.473%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE                         0.000     0.000 r  control_leds/state_reg[4]/C
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control_leds/state_reg[4]/Q
                         net (fo=21, routed)          0.143     0.284    control_leds/state_reg[4]
    SLICE_X51Y21         LUT6 (Prop_lut6_I1_O)        0.045     0.329 r  control_leds/state[4]_i_3/O
                         net (fo=1, routed)           0.000     0.329    control_leds/state[4]_i_3_n_0
    SLICE_X51Y21         FDRE                                         r  control_leds/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_leds/state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control_leds/state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.244%)  route 0.145ns (43.756%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE                         0.000     0.000 r  control_leds/state_reg[3]/C
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control_leds/state_reg[3]/Q
                         net (fo=20, routed)          0.145     0.286    control_leds/Q[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I5_O)        0.045     0.331 r  control_leds/state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.331    control_leds/state[3]_i_1_n_0
    SLICE_X51Y20         FDRE                                         r  control_leds/state_reg[3]/D
  -------------------------------------------------------------------    -------------------





