$date
	Fri Oct 30 20:52:26 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! Y [3:0] $end
$var reg 4 " D [3:0] $end
$var reg 1 # enable $end
$scope module U1 $end
$var wire 4 $ D [3:0] $end
$var wire 1 # enable $end
$var wire 4 % Y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
1#
b0 "
b0 !
$end
#2
b1 !
b1 %
b1 "
b1 $
#3
b1001 !
b1001 %
b1001 "
b1001 $
#4
b1101 !
b1101 %
b1101 "
b1101 $
#5
bz !
bz %
0#
#6
b1100 "
b1100 $
#7
b1100 !
b1100 %
1#
#8
b1111 !
b1111 %
b1111 "
b1111 $
#9
