/**
 ******************************************************************************
 * Xenia : Xbox 360 Emulator Research Project                                 *
 ******************************************************************************
 * Copyright 2026 Ben Vanik. All rights reserved.                             *
 * Released under the BSD license - see LICENSE in the root for more details. *
 ******************************************************************************
 */

#include "xenia/cpu/backend/a64/a64_backend.h"

#include <cstddef>
#include <cstring>

#include "xenia/base/assert.h"
#include "xenia/base/atomic.h"
#include "xenia/base/byte_order.h"
#include "xenia/base/clock.h"
#include "xenia/base/exception_handler.h"
#include "xenia/base/logging.h"
#include "xenia/base/memory.h"
#include "xenia/base/platform.h"
#if XE_PLATFORM_WIN32
#include "xenia/base/platform_win.h"
#endif
#if XE_ARCH_ARM64 && XE_COMPILER_MSVC
#include <intrin.h>
#endif
#if XE_PLATFORM_MAC
#include <pthread.h>
#endif
#include "xenia/cpu/backend/a64/a64_assembler.h"
#include "xenia/cpu/backend/a64/a64_code_cache.h"
#include "xenia/cpu/backend/a64/a64_emitter.h"
#include "xenia/cpu/backend/a64/a64_function.h"
#include "xenia/cpu/backend/a64/a64_sequences.h"
#include "xenia/cpu/backend/a64/a64_stack_layout.h"
#include "xenia/cpu/backend/a64/a64_tracers.h"
#include "xenia/cpu/backend/vrsqrte_table.h"
#include "xenia/cpu/breakpoint.h"
#include "xenia/cpu/ppc/ppc_context.h"
#include "xenia/cpu/processor.h"
#include "xenia/cpu/stack_walker.h"
#include "xenia/cpu/thread_state.h"
#include "xenia/cpu/xex_module.h"

DEFINE_bool(a64_enable_host_guest_stack_synchronization, true,
            "Records entries for guest/host stack mappings at function starts "
            "and checks for reentry at return sites. Has slight performance "
            "impact, but fixes crashes in games that use setjmp/longjmp.",
            "a64");

namespace xe {
namespace cpu {
namespace backend {
namespace a64 {

// Resolve a guest function at runtime. Called by the resolve thunk when
// a guest address has not yet been compiled.
uint64_t ResolveFunction(void* raw_context, uint64_t target_address);

const A64StackpointNode* FindStackpointSyncNode(const A64StackpointNode* head,
                                                uint32_t guest_sp) {
  if (!head) {
    return nullptr;
  }
  const A64StackpointNode* node = head;
  uint32_t frames_skipped = 0;
  while (node && guest_sp > node->guest_stack_) {
    node = node->prev_;
    ++frames_skipped;
  }
  // >1 skipped frames = real longjmp, not an early SP restore.
  if (!node || frames_skipped <= 1) {
    return nullptr;
  }
  return node;
}

// ==========================================================================
// A64HelperEmitter — generates thunks using xbyak_aarch64.
// ==========================================================================
class A64HelperEmitter : public A64Emitter {
 public:
  A64HelperEmitter(A64Backend* backend, XbyakA64Allocator* allocator);

  HostToGuestThunk EmitHostToGuestThunk();
  GuestToHostThunk EmitGuestToHostThunk();
  GuestToHostThunk EmitGuestToHostThunkNoVec();
  ResolveFunctionThunk EmitResolveFunctionThunk();
  void* EmitGuestAndHostSynchronizeStackHelper();
  void* EmitVRsqrtefpHelper(void** out_vector_entry);
  void* EmitFrsqrteHelper();

 private:
  struct CodeOffsets {
    size_t prolog;
    size_t prolog_stack_alloc;
    size_t body;
    size_t epilog;
    size_t tail;
  };

  // Clobbers x11/x12; skips the msr when FPCR already holds fpcr_fpu.
  void EmitRestoreFpuFpcr();
  void* EmplaceHelper(const CodeOffsets& code_offsets, size_t stack_size,
                      size_t lr_save_offset = 0);
};

A64HelperEmitter::A64HelperEmitter(A64Backend* backend,
                                   XbyakA64Allocator* allocator)
    : A64Emitter(backend, allocator) {}

void A64HelperEmitter::EmitRestoreFpuFpcr() {
  Xbyak_aarch64::Label fpcr_unchanged;
  ldr(w11,
      ptr(x19, static_cast<uint32_t>(offsetof(A64BackendContext, fpcr_fpu))));
  mrs(x12, 3, 3, 4, 4, 0);  // mrs x12, FPCR
  cmp(w11, w12);
  b(Xbyak_aarch64::EQ, fpcr_unchanged);
  msr(3, 3, 4, 4, 0, x11);
  L(fpcr_unchanged);
}

void* A64HelperEmitter::EmplaceHelper(const CodeOffsets& code_offsets,
                                      size_t stack_size,
                                      size_t lr_save_offset) {
  EmitFunctionInfo func_info = {};
  func_info.code_size.total = getSize();
  func_info.code_size.prolog = code_offsets.body - code_offsets.prolog;
  func_info.code_size.body = code_offsets.epilog - code_offsets.body;
  func_info.code_size.epilog = code_offsets.tail - code_offsets.epilog;
  func_info.code_size.tail = getSize() - code_offsets.tail;
  func_info.prolog_stack_alloc_offset =
      code_offsets.prolog_stack_alloc - code_offsets.prolog;
  func_info.stack_size = stack_size;
  func_info.lr_save_offset = lr_save_offset;
  return Emplace(func_info);
}

// --------------------------------------------------------------------------
// HostToGuestThunk
// --------------------------------------------------------------------------
// Called from host C++ code to enter JIT'd guest code.
//   x0 = target machine code address
//   x1 = PPCContext* (arg0)
//   x2 = return address value (arg1)
//
// ARM64 AAPCS64 calling convention:
//   Caller-saved: x0-x18, v0-v7, v16-v31
//   Callee-saved: x19-x28, x29(FP), x30(LR), d8-d15
//
// We save all callee-saved regs, set up context (x20) and membase (x21),
// then call the target. On return, restore and return to host.
HostToGuestThunk A64HelperEmitter::EmitHostToGuestThunk() {
  CodeOffsets code_offsets = {};

  code_offsets.prolog = getSize();

  // Allocate thunk stack frame.
  // Save x29(FP) and x30(LR) first, then callee-saved GPRs and NEON regs.
  const size_t thunk_stack = StackLayout::THUNK_STACK_SIZE;

  // sub sp, sp, #thunk_stack
  sub(sp, sp, static_cast<uint32_t>(thunk_stack));
  code_offsets.prolog_stack_alloc = getSize();

  // Save callee-saved GPRs: x19-x28, x29, x30
  stp(x19, x20, ptr(sp, 0x00));
  stp(x21, x22, ptr(sp, 0x10));
  stp(x23, x24, ptr(sp, 0x20));
  stp(x25, x26, ptr(sp, 0x30));
  stp(x27, x28, ptr(sp, 0x40));
  stp(x29, x30, ptr(sp, 0x50));

  // Save callee-saved NEON regs: full q8-q15 (JIT uses all 128 bits).
  stp(Xbyak_aarch64::QReg(8), Xbyak_aarch64::QReg(9), ptr(sp, 0x60));
  stp(Xbyak_aarch64::QReg(10), Xbyak_aarch64::QReg(11), ptr(sp, 0x80));
  stp(Xbyak_aarch64::QReg(12), Xbyak_aarch64::QReg(13), ptr(sp, 0xA0));
  stp(Xbyak_aarch64::QReg(14), Xbyak_aarch64::QReg(15), ptr(sp, 0xC0));

  code_offsets.body = getSize();

  // Set up guest execution state.
  // x20 = context (PPCContext*)
  mov(x20, x1);
  // x19 = backend context (immediately before PPCContext in memory)
  sub(x19, x20, static_cast<uint32_t>(sizeof(A64BackendContext)));
  // x21 = virtual_membase (loaded from context)
  ldr(x21, ptr(x20, static_cast<int32_t>(
                        offsetof(ppc::PPCContext, virtual_membase))));
  // Restore the guest scalar FPCR on every host->guest entry so host-side
  // work done before the call can't leak a stale rounding / non-IEEE mode.
  EmitRestoreFpuFpcr();
  // x0 still holds target, x2 holds return address.
  // The guest function's prolog stores x0 to GUEST_RET_ADDR on its stack
  // frame. Move the target to a scratch reg and put the guest return
  // address into x0.
  mov(x9, x0);  // x9 = target (scratch reg)
  // Pass guest return address in x0 (convention for guest function entry).
  mov(x0, x2);  // x0 = guest return address

  // Call the guest function.
  blr(x9);

  code_offsets.epilog = getSize();

  // Restore callee-saved NEON regs (full q8-q15).
  ldp(Xbyak_aarch64::QReg(14), Xbyak_aarch64::QReg(15), ptr(sp, 0xC0));
  ldp(Xbyak_aarch64::QReg(12), Xbyak_aarch64::QReg(13), ptr(sp, 0xA0));
  ldp(Xbyak_aarch64::QReg(10), Xbyak_aarch64::QReg(11), ptr(sp, 0x80));
  ldp(Xbyak_aarch64::QReg(8), Xbyak_aarch64::QReg(9), ptr(sp, 0x60));

  // Restore callee-saved GPRs.
  ldp(x29, x30, ptr(sp, 0x50));
  ldp(x27, x28, ptr(sp, 0x40));
  ldp(x25, x26, ptr(sp, 0x30));
  ldp(x23, x24, ptr(sp, 0x20));
  ldp(x21, x22, ptr(sp, 0x10));
  ldp(x19, x20, ptr(sp, 0x00));

  // Deallocate stack.
  add(sp, sp, static_cast<uint32_t>(thunk_stack));
  ret();

  code_offsets.tail = getSize();

  void* fn = EmplaceHelper(code_offsets, thunk_stack,
                           0x058);  // stp x29, x30, [sp, #0x50]
  return reinterpret_cast<HostToGuestThunk>(fn);
}

// --------------------------------------------------------------------------
// GuestToHostThunk
// --------------------------------------------------------------------------
// Called from guest JIT code to transition into a host (C++) function.
//   x0 = target host function
//   x1 = arg0
//   x2 = arg1
//
// We save volatile guest registers that we need to preserve across the
// host call, then call the host function with context as the first arg.
GuestToHostThunk A64HelperEmitter::EmitGuestToHostThunk() {
  CodeOffsets code_offsets = {};

  code_offsets.prolog = getSize();

  // The guest JIT uses v4-v15, v16-v31 as allocatable VEC regs.
  // v0-v7, v16-v31 are caller-saved in AAPCS64 (fully clobbered by C).
  // v8-v15 lower 64 bits are callee-saved, but upper 64 bits are not.
  // We must save all guest-allocated VEC regs (full 128-bit Q regs).
  // GPRs x19-x28 are callee-saved in AAPCS64, so the C function preserves them.
  //
  // Stack layout:
  //   q4, q5       sp + 0x000  (32 bytes)
  //   q6, q7       sp + 0x020
  //   q8, q9       sp + 0x040
  //   q10, q11     sp + 0x060
  //   q12, q13     sp + 0x080
  //   q14, q15     sp + 0x0A0
  //   q16, q17     sp + 0x0C0
  //   q18, q19     sp + 0x0E0
  //   q20, q21     sp + 0x100
  //   q22, q23     sp + 0x120
  //   q24, q25     sp + 0x140
  //   q26, q27     sp + 0x160
  //   q28, q29     sp + 0x180
  //   q30, q31     sp + 0x1A0
  //   x29, x30     sp + 0x1C0
  //   Total: 0x1D0 = 464 bytes (16-byte aligned)
  const size_t g2h_stack = 464;
  sub(sp, sp, static_cast<uint32_t>(g2h_stack));
  code_offsets.prolog_stack_alloc = getSize();

  // Save guest-allocated VEC regs (full Q = 128-bit).
  stp(Xbyak_aarch64::QReg(4), Xbyak_aarch64::QReg(5), ptr(sp, 0x000));
  stp(Xbyak_aarch64::QReg(6), Xbyak_aarch64::QReg(7), ptr(sp, 0x020));
  stp(Xbyak_aarch64::QReg(8), Xbyak_aarch64::QReg(9), ptr(sp, 0x040));
  stp(Xbyak_aarch64::QReg(10), Xbyak_aarch64::QReg(11), ptr(sp, 0x060));
  stp(Xbyak_aarch64::QReg(12), Xbyak_aarch64::QReg(13), ptr(sp, 0x080));
  stp(Xbyak_aarch64::QReg(14), Xbyak_aarch64::QReg(15), ptr(sp, 0x0A0));
  stp(Xbyak_aarch64::QReg(16), Xbyak_aarch64::QReg(17), ptr(sp, 0x0C0));
  stp(Xbyak_aarch64::QReg(18), Xbyak_aarch64::QReg(19), ptr(sp, 0x0E0));
  stp(Xbyak_aarch64::QReg(20), Xbyak_aarch64::QReg(21), ptr(sp, 0x100));
  stp(Xbyak_aarch64::QReg(22), Xbyak_aarch64::QReg(23), ptr(sp, 0x120));
  stp(Xbyak_aarch64::QReg(24), Xbyak_aarch64::QReg(25), ptr(sp, 0x140));
  stp(Xbyak_aarch64::QReg(26), Xbyak_aarch64::QReg(27), ptr(sp, 0x160));
  stp(Xbyak_aarch64::QReg(28), Xbyak_aarch64::QReg(29), ptr(sp, 0x180));
  stp(Xbyak_aarch64::QReg(30), Xbyak_aarch64::QReg(31), ptr(sp, 0x1A0));
  // Save x29/x30 (FP/LR).
  stp(x29, x30, ptr(sp, 0x1C0));

  code_offsets.body = getSize();

  // Call host function.
  // AAPCS64: x0=first arg. We set x0=context (from x20).
  mov(x9, x0);   // x9 = target function (scratch)
  mov(x0, x20);  // x0 = PPCContext* (our context reg)
  // x1, x2, x3 already hold args from the caller.
  blr(x9);

  // Host callbacks may change FPCR. Restore the guest scalar FPCR before
  // resuming the JIT so later guest ops observe the cached PPC mode.
  // x19 (backend context) is callee-saved, so it survives the host call.
  // x0 holds the host return value here and must not be touched.
  EmitRestoreFpuFpcr();

  code_offsets.epilog = getSize();

  // Restore.
  ldp(x29, x30, ptr(sp, 0x1C0));
  ldp(Xbyak_aarch64::QReg(30), Xbyak_aarch64::QReg(31), ptr(sp, 0x1A0));
  ldp(Xbyak_aarch64::QReg(28), Xbyak_aarch64::QReg(29), ptr(sp, 0x180));
  ldp(Xbyak_aarch64::QReg(26), Xbyak_aarch64::QReg(27), ptr(sp, 0x160));
  ldp(Xbyak_aarch64::QReg(24), Xbyak_aarch64::QReg(25), ptr(sp, 0x140));
  ldp(Xbyak_aarch64::QReg(22), Xbyak_aarch64::QReg(23), ptr(sp, 0x120));
  ldp(Xbyak_aarch64::QReg(20), Xbyak_aarch64::QReg(21), ptr(sp, 0x100));
  ldp(Xbyak_aarch64::QReg(18), Xbyak_aarch64::QReg(19), ptr(sp, 0x0E0));
  ldp(Xbyak_aarch64::QReg(16), Xbyak_aarch64::QReg(17), ptr(sp, 0x0C0));
  ldp(Xbyak_aarch64::QReg(14), Xbyak_aarch64::QReg(15), ptr(sp, 0x0A0));
  ldp(Xbyak_aarch64::QReg(12), Xbyak_aarch64::QReg(13), ptr(sp, 0x080));
  ldp(Xbyak_aarch64::QReg(10), Xbyak_aarch64::QReg(11), ptr(sp, 0x060));
  ldp(Xbyak_aarch64::QReg(8), Xbyak_aarch64::QReg(9), ptr(sp, 0x040));
  ldp(Xbyak_aarch64::QReg(6), Xbyak_aarch64::QReg(7), ptr(sp, 0x020));
  ldp(Xbyak_aarch64::QReg(4), Xbyak_aarch64::QReg(5), ptr(sp, 0x000));

  add(sp, sp, static_cast<uint32_t>(g2h_stack));
  ret();

  code_offsets.tail = getSize();

  void* fn = EmplaceHelper(code_offsets, g2h_stack,
                           0x1C8);  // stp x29, x30, [sp, #0x1C0]
  return reinterpret_cast<GuestToHostThunk>(fn);
}

// --------------------------------------------------------------------------
// GuestToHostThunkNoVec
// --------------------------------------------------------------------------
// Skips the q4-q31 save/restore: no HIR value is live in them across a CALL.
GuestToHostThunk A64HelperEmitter::EmitGuestToHostThunkNoVec() {
  CodeOffsets code_offsets = {};

  code_offsets.prolog = getSize();

  const size_t g2h_stack = 16;  // x29/x30 only, 16-byte aligned
  sub(sp, sp, static_cast<uint32_t>(g2h_stack));
  code_offsets.prolog_stack_alloc = getSize();
  stp(x29, x30, ptr(sp, 0x00));

  code_offsets.body = getSize();

  mov(x9, x0);   // x9 = target function (scratch)
  mov(x0, x20);  // x0 = PPCContext*
  blr(x9);

  EmitRestoreFpuFpcr();

  code_offsets.epilog = getSize();

  ldp(x29, x30, ptr(sp, 0x00));
  add(sp, sp, static_cast<uint32_t>(g2h_stack));
  ret();

  code_offsets.tail = getSize();

  void* fn = EmplaceHelper(code_offsets, g2h_stack,
                           0x08);  // stp x29, x30, [sp, #0x00]
  return reinterpret_cast<GuestToHostThunk>(fn);
}

// --------------------------------------------------------------------------
// ResolveFunctionThunk
// --------------------------------------------------------------------------
// Called when guest code calls an unresolved function address.
// The indirection table initially points all entries here.
// We call ResolveFunction to compile/lookup the target, then jump to it.
//
// On entry from the indirection table:
//   w16 = guest PPC address (loaded by the call sequence)
//   x20 = context
//   x30 = return address (from the BLR that got us here)
ResolveFunctionThunk A64HelperEmitter::EmitResolveFunctionThunk() {
  CodeOffsets code_offsets = {};

  code_offsets.prolog = getSize();

  const size_t thunk_stack = StackLayout::THUNK_STACK_SIZE;
  sub(sp, sp, static_cast<uint32_t>(thunk_stack));
  code_offsets.prolog_stack_alloc = getSize();

  // Save x29/x30 and x0 (guest return address, needed by the resolved
  // function's prolog). x19 is callee-saved so it survives the C call.
  stp(x29, x30, ptr(sp, 0x50));
  stp(x0, x19, ptr(sp, 0x00));  // save x0 (guest ret addr) and x19

  code_offsets.body = getSize();

  // Call ResolveFunction(context, target_address).
  mov(x0, x20);  // x0 = PPCContext*
  mov(x1, x16);  // x1 = guest address (32-bit in w16)
  // Load address of ResolveFunction.
  mov(x9, reinterpret_cast<uint64_t>(&ResolveFunction));
  blr(x9);
  // x0 now holds the resolved host machine code address.
  mov(x9, x0);

  // Host code may have changed FPCR; guest code expects the scalar FPU mode.
  ldr(w11,
      ptr(x19, static_cast<uint32_t>(offsetof(A64BackendContext, fpcr_fpu))));
  msr(3, 3, 4, 4, 0, x11);

  code_offsets.epilog = getSize();

  // Restore x0 (guest return address) and saved regs.
  ldp(x0, x19, ptr(sp, 0x00));
  ldp(x29, x30, ptr(sp, 0x50));
  add(sp, sp, static_cast<uint32_t>(thunk_stack));

  cbz(x9, 8);   // skip br x9 if null, fall through to brk
  br(x9);       // Jump to the resolved function (tail call — preserves LR).
  brk(0xF000);  // Resolution failed — trap for debugging.

  code_offsets.tail = getSize();

  void* fn = EmplaceHelper(code_offsets, thunk_stack,
                           0x058);  // stp x29, x30, [sp, #0x50]
  return reinterpret_cast<ResolveFunctionThunk>(fn);
}

// --------------------------------------------------------------------------
// GuestAndHostSynchronizeStackHelper
// --------------------------------------------------------------------------
// Called when ResolveFunction detected a longjmp return-site reentry. Restores
// the host SP for the existing frame and jumps back to the caller.
//
// On entry (set by the tail-emitted sync check in the guest function):
//   x8  = return address (where to jump after fixup)
//   x19 = A64BackendContext*
void* A64HelperEmitter::EmitGuestAndHostSynchronizeStackHelper() {
  using namespace Xbyak_aarch64;
  CodeOffsets code_offsets = {};

  code_offsets.prolog = getSize();
  code_offsets.prolog_stack_alloc = getSize();
  code_offsets.body = getSize();

  // x19 = backend context pointer (already set up by HostToGuestThunk)

  ldr(x10, ptr(x19, static_cast<uint32_t>(offsetof(
                        A64BackendContext, pending_stackpoint_sync_node))));
  auto& bad = NewCachedLabel();

  cbz(x10, bad);
  // Nodes sit at STACKPOINT_PREV of a 16-aligned frame: always 8 mod 16.
  and_(x11, x10, 0xF);
  cmp(x11, 8);
  b(NE, bad);
  mov(x11, sp);
  cmp(x10, x11);
  b(LS, bad);

  // Publish head before moving SP: an async signal tolerates head above SP.
  str(x10, ptr(x19, static_cast<uint32_t>(
                        offsetof(A64BackendContext, stackpoint_head))));
  str(xzr, ptr(x19, static_cast<uint32_t>(offsetof(
                        A64BackendContext, pending_stackpoint_sync_node))));

  sub(x12, x10, static_cast<uint32_t>(StackLayout::STACKPOINT_PREV));
  mov(sp, x12);

  // Jump back to the caller.
  br(x8);

  L(bad);
  brk(0xF001);  // assertion failure

  code_offsets.epilog = getSize();
  code_offsets.tail = getSize();

  return EmplaceHelper(code_offsets, 0);
}

// --------------------------------------------------------------------------
// vrsqrtefp
// --------------------------------------------------------------------------
// One blob with two entry points:
//   scalar (the returned pointer): w0 = float bits in, w0 = result out
//   vector (*out_vector_entry):    v0.4s in, v0.4s out
//
// The scalar entry clobbers w0-w5 and touches no vector register; the vector
// entry adds v0-v2 and x10. Both stay inside the scratch set the register
// allocator never hands out (x0-x18, v0-v3), so guest values in v4-v31 survive
// without EmitGuestToHostThunk's 28-register spill.
void* A64HelperEmitter::EmitVRsqrtefpHelper(void** out_vector_entry) {
  using namespace Xbyak_aarch64;
  CodeOffsets code_offsets = {};

  Label interpolate_setup, slow, exp_nonzero, check_negative;
  Label signed_inf, quiet_nan, ret_qnan, oddball, table;
  Label lane;

  code_offsets.prolog = getSize();
  code_offsets.prolog_stack_alloc = getSize();
  code_offsets.body = getSize();

  L(lane);
  // Positive normals are a straight lookup: the table holds the result for a
  // canonical exponent, and the real exponent is a subtract on top of it.
  ubfx(w1, w0, 23, 9);  // sign:exponent
  sub(w1, w1, 1);
  cmp(w1, 253);
  b(HI, slow);
  ubfx(w1, w0, 9, 15);
  mov(x2, reinterpret_cast<uint64_t>(GetNormalVRsqrteTable()));
  ldr(w2, ptr(x2, x1, LSL, 2));
  lsr(w0, w0, 24);
  sub(w0, w0, 63);
  sub(w0, w2, w0, LSL, 23);
  ret();

  L(slow);
  and_(w1, w0, 0x7FFFFF);  // mantissa
  ubfx(w2, w0, 23, 8);     // biased exponent
  cbnz(w2, exp_nonzero);
  cbz(w1, signed_inf);  // +-0 -> +-inf
  // Denormal. With NJM on it flushes to +-0 first and takes the same path.
  ldr(w3, ptr(x19, static_cast<uint32_t>(offsetof(A64BackendContext, flags))));
  tbnz(w3, kA64BackendNJMOn, signed_inf);
  eor(w3, w1, 0x400000);
  cbz(w3, oddball);
  tbnz(w0, 31, ret_qnan);
  // Renormalize into the same (mantissa, biased exponent) form a normal has.
  clz(w3, w1);
  sub(w4, w3, 8);
  lsl(w1, w0, w4);
  and_(w1, w1, 0x7FFFFE);
  mov(w4, 9);
  sub(w2, w4, w3);
  b(interpolate_setup);

  L(exp_nonzero);
  cmp(w2, 255);
  b(NE, check_negative);
  cbnz(w1, quiet_nan);     // NaN -> quiet it, keeping sign and payload
  tbnz(w0, 31, ret_qnan);  // -inf -> QNaN
  mov(w0, 0);              // +inf -> +0
  ret();

  L(check_negative);
  tbnz(w0, 31, ret_qnan);
  // Positive normals took the fast path above, so nothing reaches the fall
  // through; it computes the same result they would.

  L(interpolate_setup);
  // w1 = mantissa, w2 = biased exponent (<= 0 once renormalized)
  ubfx(w4, w1, 19, 4);
  and_(w5, w2, 1);
  mov(w3, 127);
  sub(w3, w3, w2);
  asr(w3, w3, 1);
  ubfx(w2, w1, 9, 10);
  orr(w1, w4, w5, LSL, 4);

  // w1 = coefficient index, w2 = interpolation factor, w3 = exponent term.
  adr(x4, table);
  ldr(w4, ptr(x4, x1, LSL, 2));
  lsr(w5, w4, 16);  // slope
  mul(w2, w2, w5);
  lsl(w4, w4, 10);
  and_(w4, w4, 0x3FFFC00);  // base
  sub(w4, w4, w2);
  // The interpolated estimate is always within [2^24, 2^26), so normalizing it
  // is a one-bit shift and needs no leading zero count.
  tst(w4, 0x2000000);
  lsl(w5, w4, 1);
  csel(w4, w4, w5, NE);
  sub(w3, w3, 1);
  cinc(w3, w3, NE);
  // Round up by 4 when bit 1 and either bit 0 or bit 2 is set.
  orr(w5, w4, w4, LSR, 2);
  and_(w5, w5, w4, LSR, 1);
  and_(w5, w5, 1);
  add(w4, w4, w5, LSL, 2);
  // Every input reaching here yields a biased exponent of 63..201 and a clear
  // sign, so the result can never be denormal and needs no flush.
  lsl(w3, w3, 23);
  mov(w5, 0x3F800000);
  add(w3, w3, w5);
  ubfx(w4, w4, 2, 23);
  orr(w0, w3, w4);
  ret();

  L(signed_inf);
  and_(w0, w0, 0x80000000);
  orr(w0, w0, 0x7F800000);
  ret();

  L(quiet_nan);
  orr(w0, w0, 0x400000);
  ret();

  L(oddball);
  tbnz(w0, 31, ret_qnan);
  mov(w0, 0x5F34FD00);
  ret();

  L(ret_qnan);
  mov(w0, 0x7FC00000);
  ret();

  const size_t vector_entry_offset = getSize();
  // bl reaches the lane routine because both live in this one blob; the code
  // cache is far larger than its +-128 MiB range.
  mov(x10, x30);
  mov(VReg(1).b16, VReg(0).b16);
  for (uint32_t element = 0; element < 4; ++element) {
    umov(w0, VReg(1).s4[element]);
    bl(lane);
    ins(VReg(2).s4[element], w0);
  }
  mov(VReg(0).b16, VReg(2).b16);
  mov(x30, x10);
  ret();

  L(table);
  static constexpr uint32_t kCoefficients[32] = {
      0x0568B4FD, 0x04F3AF97, 0x048DAAA5, 0x0435A618, 0x03E7A1E4, 0x03A29DFE,
      0x03659A5C, 0x032E96F8, 0x02FC93CA, 0x02D090CE, 0x02A88DFE, 0x02838B57,
      0x026188D4, 0x02438673, 0x02268431, 0x020B820B, 0x03D27FFA, 0x03807C29,
      0x033878AA, 0x02F97572, 0x02C27279, 0x02926FB7, 0x02666D26, 0x023F6AC0,
      0x021D6881, 0x01FD6665, 0x01E16468, 0x01C76287, 0x01AF60C1, 0x01995F12,
      0x01855D79, 0x01735BF4,
  };
  for (uint32_t coefficient : kCoefficients) {
    dd(coefficient);
  }

  code_offsets.epilog = getSize();
  code_offsets.tail = getSize();

  void* fn = EmplaceHelper(code_offsets, 0);
  *out_vector_entry = static_cast<uint8_t*>(fn) + vector_entry_offset;
  return fn;
}

// --------------------------------------------------------------------------
// frsqrte
// --------------------------------------------------------------------------
// x0 = double bits in, x0 = result out. Clobbers x0-x5 and no vector register,
// so it needs no guest->host thunk.
void* A64HelperEmitter::EmitFrsqrteHelper() {
  using namespace Xbyak_aarch64;
  CodeOffsets code_offsets = {};

  Label exp_nonmax, check_negative, compute;
  Label signed_inf, quiet_nan, ret_qnan, table;

  code_offsets.prolog = getSize();
  code_offsets.prolog_stack_alloc = getSize();
  code_offsets.body = getSize();

  ubfx(x1, x0, 52, 11);              // biased exponent
  and_(x2, x0, 0xFFFFFFFFFFFFFULL);  // mantissa
  cmp(x1, 0x7FF);
  b(NE, exp_nonmax);
  cbnz(x2, quiet_nan);     // NaN -> quiet it, keeping sign and payload
  tbnz(x0, 63, ret_qnan);  // -inf -> QNaN
  mov(x0, 0);              // +inf -> +0
  ret();

  L(exp_nonmax);
  cbnz(x1, check_negative);
  cbz(x2, signed_inf);  // +-0 -> +-inf
  // Denormal. Non-IEEE mode flushes it to +-0 and takes the same path.
  ldr(w3, ptr(x19, static_cast<uint32_t>(offsetof(A64BackendContext, flags))));
  tbnz(w3, kA64BackendNonIEEEMode, signed_inf);
  tbnz(x0, 63, ret_qnan);
  // Renormalize; the implicit 1 lands at bit 52 and the index masks it off.
  clz(x3, x2);
  sub(x4, x3, 11);
  lsl(x2, x2, x4);
  mov(w4, 12);
  sub(w1, w4, w3);
  b(compute);

  L(check_negative);
  tbnz(x0, 63, ret_qnan);

  L(compute);
  // index = (((exponent & 1) << 3) | (mantissa >> 49)) ^ 8
  ubfx(x4, x2, 49, 3);
  and_(w5, w1, 1);
  orr(w4, w4, w5, LSL, 3);
  eor(w4, w4, 8);
  adr(x5, table);
  ldrb(w4, ptr(x5, x4));
  // result exponent = 1022 - ((exponent - 1023) >> 1)
  sub(w1, w1, 1023);
  asr(w1, w1, 1);
  mov(w5, 1022);
  sub(w1, w5, w1);
  lsl(x1, x1, 52);
  lsl(x4, x4, 44);
  orr(x0, x1, x4);
  ret();

  L(signed_inf);
  and_(x0, x0, 0x8000000000000000ULL);
  orr(x0, x0, 0x7FF0000000000000ULL);
  ret();

  L(quiet_nan);
  orr(x0, x0, 1ULL << 51);
  ret();

  L(ret_qnan);
  mov(x0, 0x7FF8000000000000ULL);
  ret();

  L(table);
  static constexpr uint8_t kEstimates[16] = {
      241, 216, 192, 168, 152, 136, 128, 112, 96, 76, 60, 48, 32, 24, 16, 8};
  for (uint32_t word = 0; word < 4; ++word) {
    dd(kEstimates[word * 4] | (kEstimates[word * 4 + 1] << 8) |
       (kEstimates[word * 4 + 2] << 16) | (kEstimates[word * 4 + 3] << 24));
  }

  code_offsets.epilog = getSize();
  code_offsets.tail = getSize();

  return EmplaceHelper(code_offsets, 0);
}

// ==========================================================================
// Reservation helpers. A global per-granule generation counter so
// cross-thread stores invalidate other threads' reservations. A CAS on the
// value alone would be ABA-vulnerable.
// ==========================================================================
namespace {

A64BackendContext* BackendContextFromRawContext(void* raw_context) {
  return reinterpret_cast<A64BackendContext*>(
      reinterpret_cast<uint8_t*>(raw_context) - sizeof(A64BackendContext));
}

std::atomic<uint32_t>& ReserveGranule(ReserveHelper* reserve_helper,
                                      uint32_t guest_address) {
  const uint32_t granule = guest_address >> A64_RESERVE_GRANULE_SHIFT;
  return reserve_helper->generations[granule & A64_RESERVE_ENTRY_MASK];
}

uint64_t TryAcquireReservationHelper(void* raw_context,
                                     uint64_t guest_address) {
  auto* bctx = BackendContextFromRawContext(raw_context);
  auto& granule =
      ReserveGranule(bctx->reserve_helper_, uint32_t(guest_address));
  // snapshot the generation first, the acquire pins the value read after
  bctx->reserve_generation = granule.load(std::memory_order_acquire);
  bctx->reserve_address = uint32_t(guest_address);
  // lwarx replaces any reservation this thread already held
  bctx->flags |= 1u << kA64BackendHasReserveBit;
  return 1;
}

template <typename T>
T ReservedLoadImpl(ppc::PPCContext* context, uint32_t address) {
  T* host_address = context->TranslateVirtual<T*>(address);
  TryAcquireReservationHelper(context, address);
  auto* bctx = BackendContextFromRawContext(context);
  const T raw = *host_address;
  bctx->cached_reserve_value_ = static_cast<uint64_t>(raw);
  return xe::byte_swap(raw);
}

template <typename T>
uint64_t ReservedStoreImpl(void* raw_context, uint64_t guest_address,
                           uint64_t host_address, uint64_t value) {
  auto* bctx = BackendContextFromRawContext(raw_context);
  const uint32_t reserve_flag = 1u << kA64BackendHasReserveBit;
  const bool had_reservation = (bctx->flags & reserve_flag) != 0;
  // stwcx. always clears the reservation, stored or not
  bctx->flags &= ~reserve_flag;
  // the reservation must be for the address we're storing to
  if (!had_reservation || bctx->reserve_address != uint32_t(guest_address)) {
    return 0;
  }

  auto& granule =
      ReserveGranule(bctx->reserve_helper_, uint32_t(guest_address));
  // a store to this granule since our lwarx kills the reservation
  if (granule.load(std::memory_order_acquire) != bctx->reserve_generation) {
    return 0;
  }

  bool exchange_ok;
  if constexpr (sizeof(T) == sizeof(uint64_t)) {
    exchange_ok = xe::atomic_cas(
        bctx->cached_reserve_value_, uint64_t(value),
        reinterpret_cast<volatile uint64_t*>(uintptr_t(host_address)));
  } else {
    exchange_ok = xe::atomic_cas(
        uint32_t(bctx->cached_reserve_value_), uint32_t(value),
        reinterpret_cast<volatile uint32_t*>(uintptr_t(host_address)));
  }

  if (exchange_ok) {
    // the store landed, so kill other reservations on this granule
    granule.fetch_add(1, std::memory_order_release);
  }
  return exchange_ok ? 1 : 0;
}

}  // namespace

uint32_t A64Backend::ReservedLoad32(ppc::PPCContext* context,
                                    uint32_t address) {
  return ReservedLoadImpl<uint32_t>(context, address);
}

uint64_t A64Backend::ReservedLoad64(ppc::PPCContext* context,
                                    uint32_t address) {
  return ReservedLoadImpl<uint64_t>(context, address);
}

bool A64Backend::ReservedStore32(ppc::PPCContext* context, uint32_t address,
                                 uint32_t value) {
  return ReservedStoreImpl<uint32_t>(
             context, address,
             reinterpret_cast<uint64_t>(
                 context->TranslateVirtual<uint32_t*>(address)),
             xe::byte_swap(value)) != 0;
}

bool A64Backend::ReservedStore64(ppc::PPCContext* context, uint32_t address,
                                 uint64_t value) {
  return ReservedStoreImpl<uint64_t>(
             context, address,
             reinterpret_cast<uint64_t>(
                 context->TranslateVirtual<uint64_t*>(address)),
             xe::byte_swap(value)) != 0;
}

// ==========================================================================
// ResolveFunction — runtime function resolution.
// ==========================================================================
uint64_t ResolveFunction(void* raw_context, uint64_t target_address) {
  auto guest_context = reinterpret_cast<ppc::PPCContext*>(raw_context);
  auto thread_state = guest_context->thread_state;
  assert_not_zero(target_address);

  // Longjmp re-entry: resume inside an existing function frame instead of
  // re-running its prolog. Mirrors x64_emitter.cc::ResolveFunction.
  auto* processor = thread_state->processor();
  if (cvars::a64_enable_host_guest_stack_synchronization &&
      target_address <= 0xFFFFFFFFu) {
    auto* module_for_address =
        processor->LookupModule(static_cast<uint32_t>(target_address));
    if (module_for_address) {
      InfoCacheFlags* flags = module_for_address->GetInstructionAddressFlags(
          static_cast<uint32_t>(target_address));
      if (flags && flags->is_return_site) {
        uintptr_t host_address = 0;
        for (auto* entry : processor->FindFunctionsWithAddress(
                 static_cast<uint32_t>(target_address))) {
          auto* afunc = static_cast<A64Function*>(entry);
          host_address = afunc->MapGuestAddressToMachineCode(
              static_cast<uint32_t>(target_address));
          if (host_address &&
              afunc->machine_code() !=
                  reinterpret_cast<const uint8_t*>(host_address)) {
            auto* backend = static_cast<A64Backend*>(processor->backend());
            auto* backend_context =
                backend->BackendContextForGuestContext(guest_context);
            const A64StackpointNode* sync_node = FindStackpointSyncNode(
                backend_context->stackpoint_head,
                static_cast<uint32_t>(guest_context->r[1]));
            if (sync_node) {
              backend_context->pending_stackpoint_sync_node = sync_node;
              return host_address;
            }
            break;
          }
        }
      }
    }
  }

  auto fn = thread_state->processor()->ResolveFunction(
      static_cast<uint32_t>(target_address));
  if (!fn) {
    // Unresolvable — return 0 which will fault.
    return 0;
  }

  auto guest_fn = static_cast<GuestFunction*>(fn);
  auto code = guest_fn->machine_code();
  if (!code) {
    return 0;
  }
  return reinterpret_cast<uint64_t>(code);
}

// ==========================================================================
// A64Backend
// ==========================================================================

// ARM64 guest trampoline template.
// Loads proc, userdata1, userdata2 into x0-x2, then jumps to guest_to_host
// thunk via x9.  Each 64-bit immediate uses movz + 3x movk (16 bytes).
// Total: 4 registers × 16 bytes + 4 bytes (br x9) = 68 bytes.
//
// Template layout (offsets where 64-bit immediates are patched):
//   +0x00: movz x0, #imm16; movk x0, ..., lsl 16/32/48  -> proc
//   +0x10: movz x1, #imm16; movk x1, ..., lsl 16/32/48  -> userdata1
//   +0x20: movz x2, #imm16; movk x2, ..., lsl 16/32/48  -> userdata2
//   +0x30: movz x9, #imm16; movk x9, ..., lsl 16/32/48  -> g2h thunk
//   +0x40: br x9
//
// ARM64 encoding helpers:
//   movz xN, #imm16          = 0xD2800000 | (imm16 << 5) | N
//   movk xN, #imm16, lsl #S  = 0xF2800000 | (hw << 21) | (imm16 << 5) | N
//     where hw = S/16 (0,1,2,3)
static void EncodeMovImm64(uint32_t* out, uint32_t reg, uint64_t imm) {
  out[0] = 0xD2800000 | (static_cast<uint32_t>(imm & 0xFFFF) << 5) | reg;
  out[1] =
      0xF2A00000 | (static_cast<uint32_t>((imm >> 16) & 0xFFFF) << 5) | reg;
  out[2] =
      0xF2C00000 | (static_cast<uint32_t>((imm >> 32) & 0xFFFF) << 5) | reg;
  out[3] =
      0xF2E00000 | (static_cast<uint32_t>((imm >> 48) & 0xFFFF) << 5) | reg;
}

static constexpr size_t kGuestTrampolineSize = 68;  // 17 instructions × 4
static constexpr uint32_t kTrampolineOffsetProc = 0x00;
static constexpr uint32_t kTrampolineOffsetArg1 = 0x10;
static constexpr uint32_t kTrampolineOffsetArg2 = 0x20;
static constexpr uint32_t kTrampolineOffsetThunk = 0x30;

static void BuildGuestTrampoline(uint8_t* buf, void* proc, void* userdata1,
                                 void* userdata2, void* g2h_thunk) {
  auto* code = reinterpret_cast<uint32_t*>(buf);
  // x0 = proc (target function for guest-to-host thunk)
  EncodeMovImm64(&code[0], 0, reinterpret_cast<uint64_t>(proc));
  // x1 = userdata1
  EncodeMovImm64(&code[4], 1, reinterpret_cast<uint64_t>(userdata1));
  // x2 = userdata2
  EncodeMovImm64(&code[8], 2, reinterpret_cast<uint64_t>(userdata2));
  // x9 = guest_to_host_thunk
  EncodeMovImm64(&code[12], 9, reinterpret_cast<uint64_t>(g2h_thunk));
  // br x9
  code[16] = 0xD61F0120;  // br x9
}

A64Backend::A64Backend() {
  code_cache_ = A64CodeCache::Create();

  // Prefer a sub-2GB slot so fast indirection (rel32) is usable; fall back
  // to an OS-chosen address if none is available. macOS rejects fixed
  // PROT_EXEC mappings in this range, so skip the scan entirely there.
  void* buf = nullptr;
#if !XE_PLATFORM_MAC
  for (uint32_t base_address = 0x10000; base_address < 0x80000000;
       base_address += 65536) {
    buf = memory::AllocFixed(
        reinterpret_cast<void*>(static_cast<uintptr_t>(base_address)),
        kGuestTrampolineSize * MAX_GUEST_TRAMPOLINES,
        xe::memory::AllocationType::kReserveCommit,
        xe::memory::PageAccess::kExecuteReadWrite);
    if (buf) {
      break;
    }
  }
#endif
  if (!buf) {
    buf = memory::AllocFixed(nullptr,
                             kGuestTrampolineSize * MAX_GUEST_TRAMPOLINES,
                             xe::memory::AllocationType::kReserveCommit,
                             xe::memory::PageAccess::kExecuteReadWrite);
  }
  xenia_assert(buf);
  guest_trampoline_memory_ = reinterpret_cast<uint8_t*>(buf);
  guest_trampolines_sub4gb_ = reinterpret_cast<uintptr_t>(buf) < 0x100000000ull;
  guest_trampoline_address_bitmap_.Resize(MAX_GUEST_TRAMPOLINES);
}

A64Backend::~A64Backend() {
  ExceptionHandler::Uninstall(&ExceptionCallbackThunk, this);
  if (guest_trampoline_memory_) {
    memory::DeallocFixed(guest_trampoline_memory_,
                         kGuestTrampolineSize * MAX_GUEST_TRAMPOLINES,
                         memory::DeallocationType::kRelease);
    guest_trampoline_memory_ = nullptr;
  }
}

bool A64Backend::Initialize(Processor* processor) {
  if (!Backend::Initialize(processor)) {
    return false;
  }

  // Fast indirection is only viable if trampolines made it under 4GB.
  code_cache_->set_allow_fast_indirection(guest_trampolines_sub4gb_);
  if (!code_cache_->Initialize()) {
    XELOGE("A64Backend: Failed to initialize code cache");
    return false;
  }

  // Expose the code cache to the base Backend class.
  Backend::code_cache_ = code_cache_.get();

  // Set up machine info for the register allocator.
  machine_info_.supports_extended_load_store = true;
  // GPR set: x22-x28 (7 registers; x19=backend ctx, x20=context, x21=membase)
  auto& gpr_set = machine_info_.register_sets[0];
  gpr_set.id = 0;
  std::strcpy(gpr_set.name, "gpr");
  gpr_set.types = MachineInfo::RegisterSet::INT_TYPES;
  gpr_set.count = A64Emitter::GPR_COUNT;
  // VEC set: v4-v15, v16-v31 (28 registers, v0-v3 scratch)
  auto& vec_set = machine_info_.register_sets[1];
  vec_set.id = 1;
  std::strcpy(vec_set.name, "vec");
  vec_set.types = MachineInfo::RegisterSet::FLOAT_TYPES |
                  MachineInfo::RegisterSet::VEC_TYPES;
  vec_set.count = A64Emitter::VEC_COUNT;

  // Generate thunks using ARM64 assembler.
  XbyakA64Allocator allocator;
  A64HelperEmitter thunk_emitter(this, &allocator);

  host_to_guest_thunk_ = thunk_emitter.EmitHostToGuestThunk();
  guest_to_host_thunk_ = thunk_emitter.EmitGuestToHostThunk();
  guest_to_host_thunk_no_vec_ = thunk_emitter.EmitGuestToHostThunkNoVec();
  resolve_function_thunk_ = thunk_emitter.EmitResolveFunctionThunk();

  if (!host_to_guest_thunk_ || !guest_to_host_thunk_ ||
      !resolve_function_thunk_) {
    XELOGE("A64Backend: Failed to generate thunks");
    return false;
  }

  if (cvars::a64_enable_host_guest_stack_synchronization) {
    synchronize_guest_and_host_stack_helper_ =
        thunk_emitter.EmitGuestAndHostSynchronizeStackHelper();
  }

  vrsqrtefp_scalar_helper_ =
      thunk_emitter.EmitVRsqrtefpHelper(&vrsqrtefp_vector_helper_);
  frsqrte_helper_ = thunk_emitter.EmitFrsqrteHelper();

  // Set the indirection table default to point at the resolve thunk.
  // Use 64-bit encoding: the resolve thunk address is encoded as a rel32
  // offset if it lands inside the code cache, or as a tagged external-table
  // index otherwise.
  static_cast<A64CodeCache*>(code_cache_.get())
      ->set_indirection_default_64(
          reinterpret_cast<uint64_t>(resolve_function_thunk_));

  // Commit the indirection table range used by guest trampolines so that
  // CreateGuestTrampoline can call AddIndirection without faulting.
  code_cache_->CommitExecutableRange(GUEST_TRAMPOLINE_BASE,
                                     GUEST_TRAMPOLINE_END);

  // Commit special indirection ranges (force return address, etc.).
  code_cache_->CommitExecutableRange(0x9FFF0000, 0x9FFFFFFF);

  // Register exception handler for MMIO access from JIT code.
  ExceptionHandler::Install(ExceptionCallbackThunk, this);

  return true;
}

void A64Backend::CommitExecutableRange(uint32_t guest_low,
                                       uint32_t guest_high) {
  code_cache_->CommitExecutableRange(guest_low, guest_high);
}

std::unique_ptr<Assembler> A64Backend::CreateAssembler() {
  return std::make_unique<A64Assembler>(this);
}

std::unique_ptr<GuestFunction> A64Backend::CreateGuestFunction(
    Module* module, uint32_t address) {
  return std::make_unique<A64Function>(module, address);
}

uint64_t A64Backend::CalculateNextHostInstruction(ThreadDebugInfo* thread_info,
                                                  uint64_t current_pc) {
  // ARM64 instructions are fixed 4 bytes.
  return current_pc + 4;
}

// ARM64 BRK #0 encoding (4 bytes, fixed-width instruction).
static constexpr uint32_t kArm64Brk0 = 0xD4200000;

void A64Backend::InstallBreakpoint(Breakpoint* breakpoint) {
  breakpoint->ForEachHostAddress([breakpoint](uint64_t host_address) {
    auto ptr = reinterpret_cast<void*>(host_address);
    auto original_bytes = xe::load<uint32_t>(ptr);
    assert_true(original_bytes != kArm64Brk0);
    xe::store<uint32_t>(ptr, kArm64Brk0);
    breakpoint->backend_data().emplace_back(host_address, original_bytes);
  });
}

void A64Backend::InstallBreakpoint(Breakpoint* breakpoint, Function* fn) {
  assert_true(breakpoint->address_type() == Breakpoint::AddressType::kGuest);
  assert_true(fn->is_guest());
  auto guest_function = reinterpret_cast<cpu::GuestFunction*>(fn);
  auto host_address =
      guest_function->MapGuestAddressToMachineCode(breakpoint->guest_address());
  if (!host_address) {
    assert_always();
    return;
  }

  auto ptr = reinterpret_cast<void*>(host_address);
  auto original_bytes = xe::load<uint32_t>(ptr);
  assert_true(original_bytes != kArm64Brk0);
  xe::store<uint32_t>(ptr, kArm64Brk0);
  breakpoint->backend_data().emplace_back(host_address, original_bytes);
}

void A64Backend::UninstallBreakpoint(Breakpoint* breakpoint) {
  for (auto& pair : breakpoint->backend_data()) {
    auto ptr = reinterpret_cast<uint8_t*>(pair.first);
    auto instruction_bytes = xe::load<uint32_t>(ptr);
    assert_true(instruction_bytes == kArm64Brk0);
    xe::store<uint32_t>(ptr, static_cast<uint32_t>(pair.second));
  }
  breakpoint->backend_data().clear();
}

// The backend context is carved out of the allocation granule immediately
// before the guest context, so it has to stay inside one page.
static_assert(sizeof(A64BackendContext) < 4096,
              "A64BackendContext must fit in the granule before the context");

void A64Backend::InitializeBackendContext(void* ctx) {
  auto* a64_ctx = BackendContextForGuestContext(ctx);
  std::memset(a64_ctx, 0, sizeof(A64BackendContext));
  a64_ctx->reserve_helper_ = &reserve_helper_;
  a64_ctx->Ox1000 = 0x1000;
  a64_ctx->fpcr_fpu = DEFAULT_FPU_FPCR;
  a64_ctx->fpcr_vmx = DEFAULT_VMX_FPCR;
  a64_ctx->fpcr_vmx_daz = DEFAULT_VMX_FPCR;   // never follows NJM
  a64_ctx->flags = (1U << kA64BackendNJMOn);  // NJM on by default
  a64_ctx->guest_tick_count = Clock::GetGuestTickCountPointer();
  auto* cache = static_cast<A64CodeCache*>(code_cache_.get());
  a64_ctx->indirection_table_bias = cache->indirection_table_base_bias();
  a64_ctx->code_execute_base = cache->execute_base_address();
  a64_ctx->external_indirection_table =
      cache->external_indirection_table_base_address();
  assert_not_null(guest_to_host_thunk_);
  a64_ctx->guest_to_host_thunk_address =
      reinterpret_cast<uint64_t>(guest_to_host_thunk_);
  assert_not_null(guest_to_host_thunk_no_vec_);
  a64_ctx->guest_to_host_thunk_no_vec_address =
      reinterpret_cast<uint64_t>(guest_to_host_thunk_no_vec_);

  auto set_est = [&](int index, float value) {
    uint32_t bits;
    std::memcpy(&bits, &value, sizeof(bits));
    for (int lane = 0; lane < 4; lane++) {
      a64_ctx->est_consts[index][lane] = bits;
    }
  };
  auto set_est_bits = [&](int index, uint32_t bits) {
    for (int lane = 0; lane < 4; lane++) {
      a64_ctx->est_consts[index][lane] = bits;
    }
  };
  // 2^f on [0,1), max relative error 7.7e-08.
  set_est(kEstExp2Poly + 0, 0.9999999266823865f);
  set_est(kEstExp2Poly + 1, 0.6931530239113992f);
  set_est(kEstExp2Poly + 2, 0.24015381838022493f);
  set_est(kEstExp2Poly + 3, 0.055826172900559086f);
  set_est(kEstExp2Poly + 4, 0.008989127362479102f);
  set_est(kEstExp2Poly + 5, 0.0018777841277241077f);
  // log2(1+u) on [0,1], max absolute error 1.85e-06.
  set_est(kEstLog2Poly + 0, 1.8456866772102942e-06f);
  set_est(kEstLog2Poly + 1, 1.4424953159391898f);
  set_est(kEstLog2Poly + 2, -0.7177910762015521f);
  set_est(kEstLog2Poly + 3, 0.4565216600899004f);
  set_est(kEstLog2Poly + 4, -0.2765407398023532f);
  set_est(kEstLog2Poly + 5, 0.12100223739860312f);
  set_est(kEstLog2Poly + 6, -0.025691088797142478f);
  set_est(kEstScale, 2048.0f);
  set_est(kEstUnscale, 1.0f / 2048.0f);
  set_est(kEstExp2Max, 128.0f);
  set_est(kEstExp2Min, -126.0f);
  set_est_bits(kEstOne, 0x3F800000u);
  set_est_bits(kEstInt127, 127u);
  set_est_bits(kEstPosInf, 0x7F800000u);
  set_est_bits(kEstNegInf, 0xFF800000u);
  set_est_bits(kEstQNaN, 0x7FC00000u);
  set_est_bits(kEstMantissaMask, 0x007FFFFFu);
  set_est_bits(kEstQuietBit, 0x00400000u);

  a64_ctx->stackpoint_head = nullptr;
  a64_ctx->pending_stackpoint_sync_node = nullptr;

  // Reset the live host FPCR for a fresh PPC context so one test's rounding
  // state does not leak into the next on the shared PPC test runner thread.
  SetGuestRoundingMode(ctx, 0);
}

void A64Backend::DeinitializeBackendContext(void* ctx) {}

void A64Backend::PrepareForReentry(void* ctx) {
  auto* a64_ctx = BackendContextForGuestContext(ctx);
  // The old frames' nodes die with the host stack unwind; drop the chain.
  a64_ctx->stackpoint_head = nullptr;
  a64_ctx->pending_stackpoint_sync_node = nullptr;
}

uint32_t A64Backend::CreateGuestTrampoline(GuestTrampolineProc proc,
                                           void* userdata1, void* userdata2,
                                           bool long_term) {
  size_t new_index;
  if (long_term) {
    new_index = guest_trampoline_address_bitmap_.AcquireFromBack();
  } else {
    new_index = guest_trampoline_address_bitmap_.Acquire();
  }
  xenia_assert(new_index != static_cast<size_t>(-1));

  uint8_t* write_pos =
      &guest_trampoline_memory_[kGuestTrampolineSize * new_index];

#if XE_PLATFORM_MAC
  pthread_jit_write_protect_np(0);
#endif
  BuildGuestTrampoline(write_pos, reinterpret_cast<void*>(proc), userdata1,
                       userdata2,
                       reinterpret_cast<void*>(guest_to_host_thunk_));
#if XE_PLATFORM_MAC
  pthread_jit_write_protect_np(1);
#endif

  // Flush instruction cache for the new trampoline code.
#if XE_PLATFORM_WIN32
  FlushInstructionCache(GetCurrentProcess(), write_pos, kGuestTrampolineSize);
#else
  __builtin___clear_cache(
      reinterpret_cast<char*>(write_pos),
      reinterpret_cast<char*>(write_pos + kGuestTrampolineSize));
#endif

  uint32_t indirection_guest_addr =
      GUEST_TRAMPOLINE_BASE +
      (static_cast<uint32_t>(new_index) * GUEST_TRAMPOLINE_MIN_LEN);

  code_cache()->AddIndirection64(indirection_guest_addr,
                                 reinterpret_cast<uint64_t>(write_pos));

  return indirection_guest_addr;
}

void A64Backend::FreeGuestTrampoline(uint32_t trampoline_addr) {
  xenia_assert(trampoline_addr >= GUEST_TRAMPOLINE_BASE &&
               trampoline_addr < GUEST_TRAMPOLINE_END);
  size_t index =
      (trampoline_addr - GUEST_TRAMPOLINE_BASE) / GUEST_TRAMPOLINE_MIN_LEN;
  guest_trampoline_address_bitmap_.Release(index);
}

bool A64Backend::trace_instr_available() const { return IsTracingInstr(); }
bool A64Backend::trace_data_available() const { return IsTracingData(); }
bool A64Backend::trace_func_available() const { return IsTracingFunc(); }
bool A64Backend::trace_instr_enabled() const { return GetTraceInstrEnabled(); }
void A64Backend::set_trace_instr_enabled(bool value) {
  SetTraceInstrEnabled(value);
}
bool A64Backend::trace_data_enabled() const { return GetTraceDataEnabled(); }
void A64Backend::set_trace_data_enabled(bool value) {
  SetTraceDataEnabled(value);
}
bool A64Backend::trace_func_enabled() const { return GetTraceFuncEnabled(); }
void A64Backend::set_trace_func_enabled(bool value) {
  SetTraceFuncEnabled(value);
}

std::string A64Backend::FormatSequenceKey(uint64_t key) const {
  return a64::FormatSequenceKey(key);
}

// PPC rounding mode (3-bit) to ARM64 FPCR value.
// Same table as in a64_sequences.cc SET_ROUNDING_MODE.
static constexpr uint32_t fpcr_table[8] = {
    (0b00 << 22),              // PPC 0: nearest, IEEE
    (0b11 << 22),              // PPC 1: toward zero, IEEE
    (0b01 << 22),              // PPC 2: toward +inf, IEEE
    (0b10 << 22),              // PPC 3: toward -inf, IEEE
    (0b00 << 22) | (1 << 24),  // PPC 4: nearest, flush-to-zero
    (0b11 << 22) | (1 << 24),  // PPC 5: toward zero, flush-to-zero
    (0b01 << 22) | (1 << 24),  // PPC 6: toward +inf, flush-to-zero
    (0b10 << 22) | (1 << 24),  // PPC 7: toward -inf, flush-to-zero
};

void A64Backend::SetGuestRoundingMode(void* ctx, unsigned int mode) {
  A64BackendContext* bctx = BackendContextForGuestContext(ctx);
  uint32_t control = mode & 7;
  uint32_t fpcr_val = fpcr_table[control];
#if XE_COMPILER_MSVC
  // MSVC ARM64 intrinsic: ARM64_FPCR = register ID 0x5A20.
  _WriteStatusReg(0x5A20, static_cast<uint64_t>(fpcr_val));
#else
  __asm__ volatile("msr fpcr, %0" : : "r"(static_cast<uint64_t>(fpcr_val)));
#endif
  bctx->fpcr_fpu = fpcr_val;
  if (control & 0b100) {
    bctx->flags |= (1u << kA64BackendNonIEEEMode);
  } else {
    bctx->flags &= ~(1u << kA64BackendNonIEEEMode);
  }
  auto ppc_context = reinterpret_cast<ppc::PPCContext*>(ctx);
  ppc_context->fpscr.bits.rn = control;
  ppc_context->fpscr.bits.ni = control >> 2;
}

bool A64Backend::PopulatePseudoStacktrace(GuestPseudoStackTrace* st) {
  if (!cvars::a64_enable_host_guest_stack_synchronization) {
    return false;
  }

  ThreadState* thrd_state = ThreadState::Get();
  if (!thrd_state) {
    return false;
  }
  ppc::PPCContext* ctx = thrd_state->context();
  A64BackendContext* backend_ctx = BackendContextForGuestContext(ctx);

  const A64StackpointNode* node = backend_ctx->stackpoint_head;
  if (!node || !node->prev_) {
    return false;
  }
  uint32_t n = 0;
  while (node && node->prev_ && n < MAX_GUEST_PSEUDO_STACKTRACE_ENTRIES) {
    st->return_addrs[n++] = node->guest_return_address_;
    node = node->prev_;
  }
  st->count = n;
  st->truncated_flag = (node && node->prev_) ? 1 : 0;
  return true;
}

void A64Backend::RecordMMIOExceptionForGuestInstruction(void* host_address) {
  uint64_t host_addr_u64 = reinterpret_cast<uint64_t>(host_address);
  auto fnfor = code_cache()->LookupFunction(host_addr_u64);
  if (fnfor) {
    uint32_t guestaddr = fnfor->MapMachineCodeToGuestAddress(host_addr_u64);
    Module* guest_module = fnfor->module();
    if (guest_module) {
      XexModule* xex_guest_module = dynamic_cast<XexModule*>(guest_module);
      if (xex_guest_module) {
        cpu::InfoCacheFlags* icf =
            xex_guest_module->GetInstructionAddressFlags(guestaddr);
        if (icf) {
          cpu::InfoCacheFlags bits{};
          bits.accessed_mmio = true;
          cpu::AtomicSetInfoCacheFlags(icf, bits);
        }
      }
    }
  }
}

bool A64Backend::ExceptionCallbackThunk(Exception* ex, void* data) {
  auto* backend = reinterpret_cast<A64Backend*>(data);
  return backend->ExceptionCallback(ex);
}

bool A64Backend::ExceptionCallback(Exception* ex) {
  if (ex->code() != Exception::Code::kIllegalInstruction) {
    return false;
  }

  // Verify it's our BRK #0 instruction.
  auto instruction_bytes =
      xe::load<uint32_t>(reinterpret_cast<void*>(ex->pc()));
  if (instruction_bytes != kArm64Brk0) {
    return false;
  }

  return processor()->OnThreadBreakpointHit(ex);
}

}  // namespace a64
}  // namespace backend
}  // namespace cpu
}  // namespace xe
