// Seed: 1718170554
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0]
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21;
  assign id_7[1'b0 : 1] = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    input wor id_2
    , id_12,
    output supply0 id_3
    , id_13,
    output supply1 id_4,
    output wand id_5,
    input supply1 id_6,
    input supply0 id_7,
    output tri1 id_8,
    output tri id_9,
    output wand id_10
);
  assign id_12 = id_6;
  xnor primCall (id_1, id_14, id_0, id_7, id_12, id_15, id_16, id_6, id_2, id_13);
  wire id_14;
  wire id_15, id_16;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_14,
      id_14
  );
  wire id_17;
  wire id_18 = id_17;
endmodule
