<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030001683A1-20030102-M00001.NB SYSTEM "US20030001683A1-20030102-M00001.NB" NDATA NB>
<!ENTITY US20030001683A1-20030102-M00001.TIF SYSTEM "US20030001683A1-20030102-M00001.TIF" NDATA TIF>
<!ENTITY US20030001683A1-20030102-M00002.NB SYSTEM "US20030001683A1-20030102-M00002.NB" NDATA NB>
<!ENTITY US20030001683A1-20030102-M00002.TIF SYSTEM "US20030001683A1-20030102-M00002.TIF" NDATA TIF>
<!ENTITY US20030001683A1-20030102-D00000.TIF SYSTEM "US20030001683A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030001683A1-20030102-D00001.TIF SYSTEM "US20030001683A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030001683A1-20030102-D00002.TIF SYSTEM "US20030001683A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030001683A1-20030102-D00003.TIF SYSTEM "US20030001683A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030001683A1-20030102-D00004.TIF SYSTEM "US20030001683A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030001683A1-20030102-D00005.TIF SYSTEM "US20030001683A1-20030102-D00005.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030001683</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10106030</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020327</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>2001-193026</doc-number>
</priority-application-number>
<filing-date>20010626</filing-date>
<country-code>JP</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H03L007/00</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>331</class>
<subclass>100000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Oscillator circuit</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Jun</given-name>
<family-name>Kawajiri</family-name>
</name>
<residence>
<residence-non-us>
<city>Kasugai</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Yoshihiro</given-name>
<family-name>Nagaya</family-name>
</name>
<residence>
<residence-non-us>
<city>Kasugai</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Kyuichi</given-name>
<family-name>Takimoto</family-name>
</name>
<residence>
<residence-non-us>
<city>Kasugai</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<assignee>
<organization-name>Fujitsu Limited</organization-name>
<assignee-type>03</assignee-type>
</assignee>
<correspondence-address>
<name-1>ARENT FOX KINTNER PLOTKIN &amp; KAHN, PLLC</name-1>
<name-2></name-2>
<address>
<address-1>1050 Connecticut Avenue, N.W., Suite 600</address-1>
<city>Washington</city>
<state>DC</state>
<postalcode>20036-5339</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">An oscillator circuit for efficiently generating a triangular wave signal having multiple phases. The oscillator circuit includes capacitors, each having two terminals and having a voltage between the two terminals. The capacitors include a first capacitor. A plurality of charge/discharge switching circuits are connected to the first capacitor. Each of the charge/discharge switching circuits generates a switching signal for an associated one of the switches to control the charging and discharging of the associated capacitor. The switching signals of the charge/discharge switching circuits have different phases. Each of the charge/discharge switching circuits receives a first capacitor voltage between the terminals of the first capacitor and compares the first capacitor voltage with a first reference voltage and a second reference voltage to generate the switching signal that has a predetermined phase. A triangular wave signal is generated at one of the two terminals of each of the capacitors. The triangular wave signals have different phases. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> The present invention relates to an oscillator circuit, and more particularly, to a multiphase triangular wave oscillator circuit used, for example, in a PWM switching regulator. </paragraph>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> The increase in the operating speed of recent central processing units (CPUs) has increased the current consumed by a CPU. A switching regulator, which supplies current to the CPU, must have a large current output and high efficiency. The switching regulator goes ON and OFF at a high speed in response to a triangular wave signal, which is generated by a triangular wave oscillator circuit, to generate a pulse signal. Further, the switching regulator smoothens the pulse signal and generates a DC voltage. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> To increase the current output from the switching regulator, a plurality of regulators may be connected parallel to one another (i.e., configure multiple channels) so that the output of the regulators (pulse signals) are synthesized. A ripple current, which is produced at the input of the switching regulator, decreases the efficiency of the regulator. It is thus required that multiple channels be configured in the triangular wave oscillator circuit, which generates the triangular wave, to prevent the efficiency from decreasing. </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a schematic circuit diagram of a prior art triangular wave oscillator circuit <highlight><bold>50</bold></highlight>. The oscillator circuit <highlight><bold>50</bold></highlight> includes a first current source <highlight><bold>51</bold></highlight>, a second current source <highlight><bold>52</bold></highlight>, a charge/discharge switching circuit <highlight><bold>53</bold></highlight>, a capacitor CT, a switch SW, a first op amp <highlight><bold>54</bold></highlight>, and a second op amp <highlight><bold>55</bold></highlight>. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> A first current I<highlight><bold>1</bold></highlight> flows from the first current source <highlight><bold>51</bold></highlight> in accordance with the power supplied from a power supply VD. The first current source <highlight><bold>51</bold></highlight> is connected to the ground GND via the capacitor CT and connected to the second current source <highlight><bold>52</bold></highlight> via a switch SW. The second current source <highlight><bold>52</bold></highlight> is connected to the ground GND. A second current I<highlight><bold>2</bold></highlight> flows from the second current source <highlight><bold>52</bold></highlight> in accordance with the power supplied from the power supply VD. The drive current value of the second current source <highlight><bold>52</bold></highlight> is two times greater than that of the first current source <highlight><bold>51</bold></highlight>. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> The charge/discharge switching circuit <highlight><bold>53</bold></highlight> includes a first comparator <highlight><bold>53</bold></highlight><highlight><italic>a</italic></highlight>, a second comparator <highlight><bold>53</bold></highlight><highlight><italic>b</italic></highlight>, and a flip-flop <highlight><bold>53</bold></highlight><highlight><italic>c</italic></highlight>. The charge/discharge switching circuit <highlight><bold>53</bold></highlight> opens and closes the switch SW in accordance with a voltage Vn<highlight><bold>1</bold></highlight> at a node N<highlight><bold>1</bold></highlight> between the first current source <highlight><bold>51</bold></highlight> and the capacitor CT to generate a switching signal, which opens and closes the switch SW. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> The first comparator <highlight><bold>53</bold></highlight><highlight><italic>a </italic></highlight>has a non-inverting input terminal supplied with the node voltage Vn<highlight><bold>1</bold></highlight> and an inverting input terminal supplied with a first reference voltage VrH. The first comparator <highlight><bold>53</bold></highlight><highlight><italic>a </italic></highlight>generates a first comparator signal at a high level when the node voltage Vn<highlight><bold>1</bold></highlight> becomes greater than or equal to the first reference voltage VrH. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> The second comparator <highlight><bold>53</bold></highlight><highlight><italic>b </italic></highlight>has an inverting input terminal supplied with the node voltage Vn<highlight><bold>1</bold></highlight> and a non-inverting input terminal supplied with a second reference voltage VrL. The second comparator <highlight><bold>53</bold></highlight><highlight><italic>b </italic></highlight>generates a second comparator signal at a high level when the node voltage Vn<highlight><bold>1</bold></highlight> becomes less than or equal to the second reference voltage VrH. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> The flip-flop <highlight><bold>53</bold></highlight><highlight><italic>c </italic></highlight>has a set signal input terminal S, which receives the first comparator signal, and a reset signal input terminal R, which receives the second comparator signal. When the first comparator signal is high, the flip-flop <highlight><bold>53</bold></highlight><highlight><italic>c </italic></highlight>generates the switching signal SQ so that the switch SW is closed. When the second comparator signal is high, the flip-flop <highlight><bold>53</bold></highlight><highlight><italic>c </italic></highlight>generates the switching signal SQ so that the switch SW is opened. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> In the oscillator circuit <highlight><bold>50</bold></highlight>, when the switch SW is opened, the first current I<highlight><bold>1</bold></highlight> charges the capacitance CT and increases the node voltage Vn<highlight><bold>1</bold></highlight>. When the node voltage Vn<highlight><bold>1</bold></highlight> becomes greater than or equal to the first reference voltage VrH, the first comparator signal of the first comparator <highlight><bold>53</bold></highlight><highlight><italic>a </italic></highlight>goes high. In response to the high first comparator signal, the flip-flop <highlight><bold>53</bold></highlight><highlight><italic>c </italic></highlight>closes the switch SW. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> As a result, the closed switch SW causes the second current I<highlight><bold>2</bold></highlight> to flow from the second current source <highlight><bold>52</bold></highlight>. The current value of the second current I<highlight><bold>2</bold></highlight> is two times greater than that of the first current I<highlight><bold>1</bold></highlight> (I<highlight><bold>2</bold></highlight>&equals;2&times;I<highlight><bold>1</bold></highlight>). Accordingly, discharge current (I<highlight><bold>2</bold></highlight>&minus;I<highlight><bold>1</bold></highlight>) flows from the capacitance CT to the ground GND. This decreases the node voltage Vn<highlight><bold>1</bold></highlight>. The drive current value of the second current source <highlight><bold>52</bold></highlight> is two times greater than that of the first current source <highlight><bold>51</bold></highlight>. Thus, the rate at which the node voltage Vn<highlight><bold>1</bold></highlight> increases is equal to the rate at which the node voltage Vn<highlight><bold>1</bold></highlight> decreases. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> When the node voltage Vn<highlight><bold>1</bold></highlight> becomes less than or equal to the second reference voltage VrL, the second comparator signal of the second comparator <highlight><bold>53</bold></highlight><highlight><italic>b </italic></highlight>goes high. The high second comparator signal resets the flip-flop <highlight><bold>53</bold></highlight><highlight><italic>c </italic></highlight>and inverts the switching signal SQ. The inverted switching signal SQ opens the switch SW. As a result, the first current I<highlight><bold>1</bold></highlight> charges the capacitance CT and increases the node voltage Vn<highlight><bold>1</bold></highlight> again. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> The oscillator circuit <highlight><bold>50</bold></highlight> repeats such operation to generate a triangular wave signal Vct, which varies between the first reference voltage VrH and the second reference voltage VrL. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> The first op amp (inverting amplification circuit) <highlight><bold>54</bold></highlight> has an inverting input terminal, which is supplied with the node voltage Vn<highlight><bold>1</bold></highlight> via a resistor R<highlight><bold>4</bold></highlight>, and a non-inverting input terminal, which is supplied with a third reference voltage Vtha. The first output signal VA of the first op amp <highlight><bold>54</bold></highlight> is returned to the inverting input terminal via a resistor R<highlight><bold>5</bold></highlight>. The first output signal VA has a voltage obtained by inversely amplifying the node voltage Vn<highlight><bold>1</bold></highlight> in accordance with the third reference voltage Vtha. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> The second op amp (non-inverting amplification circuit) <highlight><bold>55</bold></highlight> has a non-inverting input terminal, which is supplied with the node voltage Vn<highlight><bold>1</bold></highlight>, and an inverting input terminal, which is supplied with a fourth reference voltage Vthb via a resistor R<highlight><bold>6</bold></highlight>. The second output signal VB of the second op amp <highlight><bold>55</bold></highlight> is returned to the inverting input terminal via a resistor R<highlight><bold>7</bold></highlight>. The second output signal VB has a voltage obtained by amplifying the node voltage Vn<highlight><bold>1</bold></highlight> in accordance with the fourth reference voltage Vthb. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> The resistance values of the resistors R<highlight><bold>4</bold></highlight>-R<highlight><bold>7</bold></highlight> are set so that the amplifying rates of the first and second op amps <highlight><bold>54</bold></highlight>, <highlight><bold>55</bold></highlight> are virtually the same. The third and fourth reference voltages Vtha, Vthb are set at a median voltage between the first and second reference voltages VrH, VrL ((VrH&plus;VrL)/2)). Accordingly, the phase of the first output signal VA is the same as that of the triangular wave signal, and the phase of the second output signal VB is opposite to that of the triangular wave signal Vct. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> The first and second output signals VA, VB, which have difference phases, alternately activates and inactivates two output transistors. This decreases the ripple current generated at the input of a switching regulator. As a result, the current output of the switching regulator increases, and the efficiency of the switching regulator increases. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> To further increase the current output and efficiency of the switching regulator, a triangular wave having three or more phases must be generated. The prior art oscillator circuit <highlight><bold>50</bold></highlight> can generate two triangular wave signals (first and second output signals VA, VB) having opposite phases. However, the configuration of the oscillator circuit <highlight><bold>50</bold></highlight> becomes complicated when a triangular wave signal having multiple phases (three or more phases) must be generated. Therefore, the generation of a triangular wave signal having three or more phases is difficult. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> It is an object of the present invention to provide an oscillator circuit that efficiently generates a triangular wave signal having multiple phases. </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> To achieve the above object, the present invention provides an oscillator circuit including a plurality of capacitors, each having two terminals and having a voltage between the two terminals. The plurality of capacitors includes a first capacitor. The oscillator circuit includes a plurality of first current sources, a plurality of second current sources, and a plurality of switches. Each of the first current sources charges an associated one of the capacitors. Each of the second current sources discharges an associated one of the capacitors. Each of the switches is connected between an associated one of the first current sources and an associated one of the second current sources. A plurality of charge/discharge switching circuits are connected to the first capacitor. Each of the charge/discharge switching circuits generates a switching signal for an associated one of the switches to control the charging and discharging of the associated capacitor. The switching signals of the charge/discharge switching circuits have different phases. Each of the charge/discharge switching circuits receives a first capacitor voltage between the terminals of the first capacitor and compares the first capacitor voltage with a first reference voltage and a second reference voltage to generate the switching signal that has a predetermined phase. A triangular wave signal is generated at one of the two terminals of each of the capacitors. The triangular wave signals have different phases. </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> A further perspective of the present invention is an oscillator circuit including first, second, and third capacitors, each having two terminals and having a voltage between the two terminals. The oscillator circuit includes a plurality of first current sources, a plurality of second current sources, and a plurality of switches. Each of the first current sources charges an associated one of the capacitors. Each of the second current sources discharges an associated one of the capacitors. Each of the switches is connected between an associated one of the first current sources and an associated one of the second current sources. A first charge/discharge switching circuit is connected to the first capacitor to generate a first switching signal that shifts the first capacitor between a charging state and a discharging state. A second charge/discharge switching circuit is connected to the first and second capacitors to generate a second switching signal that shifts the second capacitor between a charging state and a discharging state. A third charge/discharge switching circuit is connected to the first and third capacitors to generate a third switching signal that shifts the third capacitor between a charging state and a discharging state. The first to third switching signals of the charge/discharge switching circuits have different phases. Each of the first to third charge/discharge switching circuit receives a first capacitor voltage between the terminals of the first capacitor and compares the first capacitor voltage with a first reference voltage and a second reference voltage to generate the corresponding switching signal that has a predetermined phase. A triangular wave signal is generated at one of the two terminals of each of the capacitors. The triangular wave signals have different phases. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> A further perspective of the present invention is an oscillator circuit for generating a plurality of triangular shape signals having different phases. The oscillator circuit includes a plurality of capacitors having output nodes, a plurality of first current sources, and a plurality of second current sources. Each of the first current sources charges the corresponding capacitor via a corresponding one of the output nodes. Each of the second current sources has current supply capacity larger than that of each of the first current sources and discharges the corresponding capacitor via a corresponding one of the output nodes. A plurality of switching control circuits are coupled to one of the output nodes in common and generate switching signals having different phases. The oscillator circuit further includes a plurality of switches. Each of the switches is coupled between a corresponding one of the output nodes and a corresponding one of the second current sources. Each switch is controlled in response to a corresponding one of the switching signals. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> Other aspects and advantages of the present invention will become apparent from the following description, taken in conjunction with the accompanying drawings, illustrating by way of example the principles of the invention.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> The invention, together with objects and advantages thereof, may best be understood by reference to the following description of the presently preferred embodiments together with the accompanying drawings in which: </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a schematic circuit diagram of a prior art triangular wave oscillator circuit; </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a schematic circuit diagram of a triangular oscillator circuit according to a first embodiment of the present invention; </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a schematic circuit diagram of a charge/discharge switching circuit incorporated in the triangular wave oscillator circuit of <cross-reference target="DRAWINGS">FIG. 2</cross-reference>; </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is a schematic circuit diagram of a peak value control circuit incorporated in the triangular wave oscillator circuit of <cross-reference target="DRAWINGS">FIG. 2</cross-reference>; </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> is a schematic circuit diagram of a current control circuit incorporated in the peak value control circuit of <cross-reference target="DRAWINGS">FIG. 4</cross-reference>; and </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is a chart illustrating the waveforms of multiple phase triangular signals in the triangular wave oscillator circuit of <cross-reference target="DRAWINGS">FIG. 2</cross-reference>.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS </heading>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> In the drawings, like numerals are used for like elements throughout. </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a schematic circuit diagram of a triangular wave oscillator circuit <highlight><bold>10</bold></highlight> according to a preferred embodiment of the present invention. The triangular wave oscillator circuit <highlight><bold>10</bold></highlight> is incorporated in, for example, a switching regulator. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> The triangular wave oscillator circuit <highlight><bold>10</bold></highlight> includes first to sixth current sources I<highlight><bold>1</bold></highlight>-I<highlight><bold>6</bold></highlight>, first to third charge/discharge switching circuits <highlight><bold>21</bold></highlight>-<highlight><bold>23</bold></highlight>, first to third capacitors CT<highlight><bold>1</bold></highlight>-CT<highlight><bold>3</bold></highlight>, first to third switches SW<highlight><bold>1</bold></highlight>-SW<highlight><bold>3</bold></highlight>, and first and second peak value control circuits <highlight><bold>31</bold></highlight>, <highlight><bold>32</bold></highlight>. Each of the switches SW<highlight><bold>1</bold></highlight>-SW<highlight><bold>3</bold></highlight> preferably includes an n-channel MOS transistor. </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> A first current I<highlight><bold>1</bold></highlight> and a second current I<highlight><bold>2</bold></highlight> respectively flow from the first and second current sources <highlight><bold>11</bold></highlight>, <highlight><bold>12</bold></highlight> in accordance with the power supplied from a power source VD. The drive current value of the second current source <highlight><bold>12</bold></highlight> is two times greater than that of the first current source <highlight><bold>11</bold></highlight>. The first current source <highlight><bold>11</bold></highlight> is connected to the ground GND via the first capacitor CT<highlight><bold>1</bold></highlight> and connected to the second current source <highlight><bold>12</bold></highlight> via the first switch SW<highlight><bold>1</bold></highlight>. The second current source <highlight><bold>12</bold></highlight> is connected to the ground GND. </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> When the first switch SW<highlight><bold>1</bold></highlight> is opened, the first current I<highlight><bold>1</bold></highlight> charges the first capacitor CT<highlight><bold>1</bold></highlight>. This increases a first node voltage (voltage between the terminals of the first capacitor CT<highlight><bold>1</bold></highlight>) Vn<highlight><bold>1</bold></highlight>, which corresponds to a first capacitor voltage generated between the terminals of the first capacitor. When the first switch SW<highlight><bold>1</bold></highlight> is closed, the second current I<highlight><bold>2</bold></highlight> flows toward the ground GND, and a discharge current (I<highlight><bold>2</bold></highlight>&minus;I<highlight><bold>1</bold></highlight>) flows from the first capacitance CT<highlight><bold>1</bold></highlight>. As a result, the first node voltage Vn<highlight><bold>1</bold></highlight> decreases. The current value of the second current I<highlight><bold>2</bold></highlight> is two times greater than that of the first current I<highlight><bold>1</bold></highlight>. Thus, the rate at which the first node voltage Vn<highlight><bold>1</bold></highlight> increases is equal to the rate at which the first node voltage Vn<highlight><bold>1</bold></highlight> decreases. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> Third and fourth currents I<highlight><bold>3</bold></highlight>, I<highlight><bold>4</bold></highlight> respectively flow from the third and fourth current sources <highlight><bold>13</bold></highlight>, <highlight><bold>14</bold></highlight> in accordance with the power supplied from the power source VD. The drive current value of the fourth current source <highlight><bold>14</bold></highlight> is two times greater than that of the third current source <highlight><bold>13</bold></highlight>, and the current value of the fourth current I<highlight><bold>4</bold></highlight> is greater than that of the second current I<highlight><bold>2</bold></highlight> (I<highlight><bold>3</bold></highlight>&gt;I<highlight><bold>1</bold></highlight>, I<highlight><bold>4</bold></highlight>&gt;I<highlight><bold>2</bold></highlight>). The third current source <highlight><bold>13</bold></highlight> is connected to the ground GND via the second capacitor CT<highlight><bold>2</bold></highlight> and connected to the fourth current source <highlight><bold>14</bold></highlight> via the second switch SW<highlight><bold>2</bold></highlight>. The fourth current source <highlight><bold>14</bold></highlight> is connected to the ground GND. </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> When the second switch SW<highlight><bold>2</bold></highlight> is opened, the third current I<highlight><bold>3</bold></highlight> charges the second capacitor CT<highlight><bold>2</bold></highlight>. This increases a second node voltage (voltage between the terminals of the second capacitor CT<highlight><bold>2</bold></highlight>) Vn<highlight><bold>2</bold></highlight>. When the second switch SW<highlight><bold>2</bold></highlight> is closed, the fourth current I<highlight><bold>4</bold></highlight> flows toward the ground GND, and a discharge current (I<highlight><bold>4</bold></highlight>&minus;I<highlight><bold>3</bold></highlight>) flows from the second capacitance CT<highlight><bold>2</bold></highlight>. As a result, the second node voltage Vn<highlight><bold>2</bold></highlight> decreases. The current value of the fourth current I<highlight><bold>4</bold></highlight> is two times greater than that of the third current I<highlight><bold>3</bold></highlight>. Thus, the rate at which the second node voltage Vn<highlight><bold>2</bold></highlight> increases is equal to the rate at which the second node voltage Vn<highlight><bold>2</bold></highlight> decreases. </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> Fifth and sixth currents I<highlight><bold>5</bold></highlight>, I<highlight><bold>6</bold></highlight> respectively flow from the fifth and sixth current sources <highlight><bold>15</bold></highlight>, <highlight><bold>16</bold></highlight> in accordance with the power supplied from the power source VD. The drive current value of the sixth current source <highlight><bold>16</bold></highlight> is two times greater than that of the fifth current source <highlight><bold>15</bold></highlight>, and the current value of the sixth current I<highlight><bold>6</bold></highlight> is greater than that of the second current I<highlight><bold>2</bold></highlight> (I<highlight><bold>5</bold></highlight>&gt;I<highlight><bold>1</bold></highlight>, I<highlight><bold>6</bold></highlight>&gt;I<highlight><bold>2</bold></highlight>). The fifth current source <highlight><bold>15</bold></highlight> is connected to the ground GND via the third capacitor CT<highlight><bold>3</bold></highlight> and connected to the sixth current source <highlight><bold>16</bold></highlight> via the third switch SW<highlight><bold>3</bold></highlight>. The sixth current source <highlight><bold>16</bold></highlight> is connected to the ground GND. </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> When the third switch SW<highlight><bold>3</bold></highlight> is opened, the fifth current I<highlight><bold>5</bold></highlight> charges the third capacitor CT<highlight><bold>3</bold></highlight>. This increases a third node voltage (voltage between the terminals of the third capacitor CT<highlight><bold>3</bold></highlight>) Vn<highlight><bold>3</bold></highlight>. When the third switch SW<highlight><bold>3</bold></highlight> is closed, the sixth current I<highlight><bold>6</bold></highlight> flows toward the ground GND, and a discharge current (I<highlight><bold>6</bold></highlight>&minus;I<highlight><bold>5</bold></highlight>) flows from the third capacitance CT<highlight><bold>3</bold></highlight>. As a result, the third node voltage Vn<highlight><bold>3</bold></highlight> decreases. The current value of the sixth current I<highlight><bold>6</bold></highlight> is two times greater than that of the fifth current I<highlight><bold>5</bold></highlight>. Thus, the rate at which the third node voltage Vn<highlight><bold>3</bold></highlight> increases is equal to the rate at which the third node voltage Vn<highlight><bold>3</bold></highlight> decreases. </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> The first to third charge/discharge switching circuits <highlight><bold>21</bold></highlight>-<highlight><bold>23</bold></highlight> are connected to a first node N<highlight><bold>1</bold></highlight>. The first to third switching circuits <highlight><bold>21</bold></highlight>-<highlight><bold>23</bold></highlight> respectively generate first to third switching signals SQ<highlight><bold>1</bold></highlight>-SQ<highlight><bold>3</bold></highlight> in accordance with the first voltage Vn<highlight><bold>1</bold></highlight>. The first to third switching signals SQ<highlight><bold>1</bold></highlight>-SQ<highlight><bold>3</bold></highlight> each open and close an associated one of the first to third switches SW<highlight><bold>1</bold></highlight>-SW<highlight><bold>3</bold></highlight> to shift an associated capacitor between a charging state and a discharging state. </paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> The first to third switching circuits <highlight><bold>21</bold></highlight>-<highlight><bold>23</bold></highlight> generate the first to third switching signals SQ<highlight><bold>1</bold></highlight>-SQ<highlight><bold>3</bold></highlight> so that the predetermined timing (phase) for shifting the associated switches SW<highlight><bold>1</bold></highlight>-SW<highlight><bold>3</bold></highlight> between opened and closed states is offset between the switches SQ<highlight><bold>1</bold></highlight>-SQ<highlight><bold>3</bold></highlight> by the same phase difference (i.e., the difference between the absolute values of phases being the same). When generating a triangular wave signal having three phases like in the preferred embodiment, the first to third switching signals SQ<highlight><bold>1</bold></highlight>-SQ<highlight><bold>3</bold></highlight> offset the switching timing of the switches SW<highlight><bold>1</bold></highlight>-SW<highlight><bold>3</bold></highlight> by one third of a cycle. </paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a schematic circuit diagram of the first to third switching circuits <highlight><bold>21</bold></highlight>-<highlight><bold>23</bold></highlight>. A first reference voltage VrH<highlight><bold>1</bold></highlight> and a second reference voltage VrL<highlight><bold>1</bold></highlight> are set for the first switching circuit <highlight><bold>21</bold></highlight>. The first switching circuit <highlight><bold>21</bold></highlight> generates the first switching signal SQ<highlight><bold>1</bold></highlight>. When the first node voltage Vn<highlight><bold>1</bold></highlight> becomes greater than or equal to the first reference voltage VrH<highlight><bold>1</bold></highlight>, the first switch SW<highlight><bold>1</bold></highlight> closes in accordance with the first switching signal SQ<highlight><bold>1</bold></highlight>. When the first node voltage Vn<highlight><bold>1</bold></highlight> becomes less than or equal to the second reference voltage VrL<highlight><bold>1</bold></highlight>, the first switch SW<highlight><bold>1</bold></highlight> opens in accordance with the first switching signal SQ<highlight><bold>1</bold></highlight>. The opening and closing of the first switch SW<highlight><bold>1</bold></highlight> repeats the charging and discharging of the first capacitance CT<highlight><bold>1</bold></highlight> and generates a first triangular wave signal Vct<highlight><bold>1</bold></highlight>, which has the first node voltage Vn<highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> A third reference voltage VrH<highlight><bold>2</bold></highlight> and a fourth reference voltage VrL<highlight><bold>2</bold></highlight> are set for the second switching circuit <highlight><bold>22</bold></highlight>. The third and fourth reference voltages VrH<highlight><bold>2</bold></highlight>, VrL<highlight><bold>2</bold></highlight> are set using the first and second reference voltages VrH<highlight><bold>1</bold></highlight>, VrL<highlight><bold>1</bold></highlight> as follows:  
<math-cwu id="MATH-US-00001">
<number>1</number>
<math>
<mtable>
  <mtr>
    <mtd>
      <mrow>
        <mi>VrH2</mi>
        <mo>=</mo>
        <mstyle>
          <mtext>&emsp;</mtext>
        </mstyle>
        <mo>&it;</mo>
        <mrow>
          <mi>VrL1</mi>
          <mo>+</mo>
          <mrow>
            <mrow>
              <mo>(</mo>
              <mrow>
                <mn>1</mn>
                <mo>/</mo>
                <mn>3</mn>
              </mrow>
              <mo>)</mo>
            </mrow>
            <mo>&times;</mo>
            <mrow>
              <mo>(</mo>
              <mrow>
                <mi>VrH1</mi>
                <mo>-</mo>
                <mi>VrL1</mi>
              </mrow>
              <mo>)</mo>
            </mrow>
          </mrow>
        </mrow>
      </mrow>
    </mtd>
  </mtr>
  <mtr>
    <mtd>
      <mrow>
        <mi>VrL2</mi>
        <mo>=</mo>
        <mstyle>
          <mtext>&emsp;</mtext>
        </mstyle>
        <mo>&it;</mo>
        <mrow>
          <mi>VrH1</mi>
          <mo>-</mo>
          <mrow>
            <mrow>
              <mo>(</mo>
              <mrow>
                <mn>1</mn>
                <mo>/</mo>
                <mn>3</mn>
              </mrow>
              <mo>)</mo>
            </mrow>
            <mo>&times;</mo>
            <mrow>
              <mo>(</mo>
              <mrow>
                <mi>VrH1</mi>
                <mo>-</mo>
                <mi>VrL1</mi>
              </mrow>
              <mo>)</mo>
            </mrow>
          </mrow>
        </mrow>
      </mrow>
    </mtd>
  </mtr>
  <mtr>
    <mtd>
      <mrow>
        <mo>=</mo>
        <mstyle>
          <mtext>&emsp;</mtext>
        </mstyle>
        <mo>&it;</mo>
        <mrow>
          <mi>VrL1</mi>
          <mo>+</mo>
          <mrow>
            <mrow>
              <mo>(</mo>
              <mrow>
                <mn>2</mn>
                <mo>/</mo>
                <mn>3</mn>
              </mrow>
              <mo>)</mo>
            </mrow>
            <mo>&times;</mo>
            <mrow>
              <mrow>
                <mo>(</mo>
                <mrow>
                  <mi>VrH1</mi>
                  <mo>-</mo>
                  <mi>VrL1</mi>
                </mrow>
                <mo>)</mo>
              </mrow>
              <mo>.</mo>
            </mrow>
          </mrow>
        </mrow>
      </mrow>
    </mtd>
  </mtr>
</mtable>
</math>
<mathematica-file id="MATHEMATICA-00001" file="US20030001683A1-20030102-M00001.NB"/>
<image id="EMI-M00001" wi="216.027" he="33.1128" file="US20030001683A1-20030102-M00001.TIF" imf="TIFF" ti="MF"/>
</math-cwu>
</paragraph>
<paragraph id="P-0044" lvl="7"><number>&lsqb;0044&rsqb;</number> In the equations, (&frac13;)&times;(VrH<highlight><bold>1</bold></highlight>&minus;VrL<highlight><bold>1</bold></highlight>) represents a divisional voltage, which is obtained by dividing the differential voltage between the first and second reference voltages (VrH<highlight><bold>1</bold></highlight>&minus;VrL<highlight><bold>1</bold></highlight>) by the number of the phases of the triangular wave signal (<highlight><bold>3</bold></highlight>). </paragraph>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> The second switching circuit <highlight><bold>22</bold></highlight> generates the second switching signal SQ<highlight><bold>2</bold></highlight>. When the first node voltage Vn<highlight><bold>1</bold></highlight> becomes greater than or equal to the third reference voltage VrH<highlight><bold>2</bold></highlight>, the second switch SW<highlight><bold>2</bold></highlight> closes in accordance with the second switching signal SQ<highlight><bold>2</bold></highlight>. When the first node voltage Vn<highlight><bold>1</bold></highlight> becomes less than or equal to the fourth reference voltage VrL<highlight><bold>2</bold></highlight>, the second switch SW<highlight><bold>2</bold></highlight> opens in accordance with the second switching signal SQ<highlight><bold>2</bold></highlight>. The switching phase of the second switch SW<highlight><bold>2</bold></highlight> is delayed from that of the first switch SW<highlight><bold>1</bold></highlight> by one third of a cycle. </paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> The opening and closing of the second switch SW<highlight><bold>2</bold></highlight> repeats the charging and discharging of the second capacitance CT<highlight><bold>2</bold></highlight> and generates a second triangular wave signal Vct<highlight><bold>2</bold></highlight>, which has the second node voltage Vn<highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0047" lvl="0"><number>&lsqb;0047&rsqb;</number> A fifth reference voltage VrH<highlight><bold>3</bold></highlight> and a sixth reference voltage VrL<highlight><bold>3</bold></highlight> are set for the third switching circuit <highlight><bold>23</bold></highlight>. The fifth and sixth reference voltages VrH<highlight><bold>3</bold></highlight>, VrL<highlight><bold>3</bold></highlight> are set using the first and second reference voltages VrH<highlight><bold>1</bold></highlight>, VrL<highlight><bold>1</bold></highlight> as follows:  
<math-cwu id="MATH-US-00002">
<number>2</number>
<math>
<mtable>
  <mtr>
    <mtd>
      <mrow>
        <mi>VrH3</mi>
        <mo>=</mo>
        <mstyle>
          <mtext>&emsp;</mtext>
        </mstyle>
        <mo>&it;</mo>
        <mrow>
          <mi>VrL1</mi>
          <mo>+</mo>
          <mrow>
            <mrow>
              <mo>(</mo>
              <mrow>
                <mn>2</mn>
                <mo>/</mo>
                <mn>3</mn>
              </mrow>
              <mo>)</mo>
            </mrow>
            <mo>&times;</mo>
            <mrow>
              <mo>(</mo>
              <mrow>
                <mi>VrH1</mi>
                <mo>-</mo>
                <mi>VrL1</mi>
              </mrow>
              <mo>)</mo>
            </mrow>
          </mrow>
        </mrow>
      </mrow>
    </mtd>
  </mtr>
  <mtr>
    <mtd>
      <mrow>
        <mi>VrL3</mi>
        <mo>=</mo>
        <mstyle>
          <mtext>&emsp;</mtext>
        </mstyle>
        <mo>&it;</mo>
        <mrow>
          <mi>VrH1</mi>
          <mo>-</mo>
          <mrow>
            <mrow>
              <mo>(</mo>
              <mrow>
                <mn>2</mn>
                <mo>/</mo>
                <mn>3</mn>
              </mrow>
              <mo>)</mo>
            </mrow>
            <mo>&times;</mo>
            <mrow>
              <mo>(</mo>
              <mrow>
                <mi>VrH1</mi>
                <mo>-</mo>
                <mi>VrL1</mi>
              </mrow>
              <mo>)</mo>
            </mrow>
          </mrow>
        </mrow>
      </mrow>
    </mtd>
  </mtr>
  <mtr>
    <mtd>
      <mrow>
        <mo>=</mo>
        <mstyle>
          <mtext>&emsp;</mtext>
        </mstyle>
        <mo>&it;</mo>
        <mrow>
          <mi>VrL1</mi>
          <mo>+</mo>
          <mrow>
            <mrow>
              <mo>(</mo>
              <mrow>
                <mn>1</mn>
                <mo>/</mo>
                <mn>3</mn>
              </mrow>
              <mo>)</mo>
            </mrow>
            <mo>&times;</mo>
            <mrow>
              <mrow>
                <mo>(</mo>
                <mrow>
                  <mi>VrH1</mi>
                  <mo>-</mo>
                  <mi>VrL1</mi>
                </mrow>
                <mo>)</mo>
              </mrow>
              <mo>.</mo>
            </mrow>
          </mrow>
        </mrow>
      </mrow>
    </mtd>
  </mtr>
</mtable>
</math>
<mathematica-file id="MATHEMATICA-00002" file="US20030001683A1-20030102-M00002.NB"/>
<image id="EMI-M00002" wi="216.027" he="33.1128" file="US20030001683A1-20030102-M00002.TIF" imf="TIFF" ti="MF"/>
</math-cwu>
</paragraph>
<paragraph id="P-0048" lvl="7"><number>&lsqb;0048&rsqb;</number> The third switching circuit <highlight><bold>23</bold></highlight> generates the third switching signal SQ<highlight><bold>3</bold></highlight>. When the first node voltage Vn<highlight><bold>1</bold></highlight> becomes greater than or equal to the fifth reference voltage VrH<highlight><bold>3</bold></highlight>, the third switch SW<highlight><bold>3</bold></highlight> opens in accordance with the third switching signal SQ<highlight><bold>3</bold></highlight>. When the first node voltage Vn<highlight><bold>1</bold></highlight> becomes less than or equal to the sixth reference voltage VrL<highlight><bold>3</bold></highlight>, the third switch SW<highlight><bold>3</bold></highlight> closes in accordance with the third switching signal SQ<highlight><bold>3</bold></highlight>. The switching phase of the third switch SW<highlight><bold>3</bold></highlight> is delayed from that of the second switch SW<highlight><bold>2</bold></highlight> by one third of a cycle. The opening and closing of the third switch SW<highlight><bold>3</bold></highlight> repeats the charging and discharging of the third capacitance CT<highlight><bold>3</bold></highlight> and generates a third triangular wave signal Vct<highlight><bold>3</bold></highlight>, which has the third node voltage Vn<highlight><bold>3</bold></highlight>. </paragraph>
<paragraph id="P-0049" lvl="0"><number>&lsqb;0049&rsqb;</number> The second switching signal SQ<highlight><bold>2</bold></highlight> may be generated so that the switching phase of the second switch SW<highlight><bold>2</bold></highlight> is advanced from that of the first switch SW<highlight><bold>1</bold></highlight> by one third of a cycle, and the third switching signal SQ<highlight><bold>3</bold></highlight> may be generated so that the switching phase of the third switch SW<highlight><bold>3</bold></highlight> is advanced from that of the second switch SW<highlight><bold>2</bold></highlight> by one third of a cycle. </paragraph>
<paragraph id="P-0050" lvl="0"><number>&lsqb;0050&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, the first peak value control circuit <highlight><bold>31</bold></highlight> is connected to a second node N<highlight><bold>2</bold></highlight>, and the second peak value control circuit <highlight><bold>32</bold></highlight> is connected to a third node N<highlight><bold>3</bold></highlight>. </paragraph>
<paragraph id="P-0051" lvl="0"><number>&lsqb;0051&rsqb;</number> The first peak value control circuit <highlight><bold>31</bold></highlight> detects the second node voltage Vn<highlight><bold>2</bold></highlight> and controls the current values of the third and fourth currents I<highlight><bold>3</bold></highlight>, I<highlight><bold>4</bold></highlight> in accordance with the second node voltage Vn<highlight><bold>2</bold></highlight> so that the maximum and minimum values of the second triangular wave signal Vct<highlight><bold>2</bold></highlight> are substantially the same as those of the first triangular wave signal Vct<highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0052" lvl="0"><number>&lsqb;0052&rsqb;</number> The second peak value control circuit <highlight><bold>32</bold></highlight> detects the third node voltage Vn<highlight><bold>3</bold></highlight> and controls the current values of the fifth and sixth currents I<highlight><bold>5</bold></highlight>, I<highlight><bold>6</bold></highlight> in accordance with the third node voltage Vn<highlight><bold>3</bold></highlight> so that the maximum and minimum values of the third triangular wave signal Vct<highlight><bold>3</bold></highlight> are substantially the same as those of the first triangular wave signal Vct<highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0053" lvl="0"><number>&lsqb;0053&rsqb;</number> The oscillator circuit <highlight><bold>10</bold></highlight> generates the first to third triangular wave signals Vct<highlight><bold>1</bold></highlight>&minus;Vct<highlight><bold>3</bold></highlight>, which phases are offset from one another by one third of a cycle and which have the same maximum and minimum values. </paragraph>
<paragraph id="P-0054" lvl="0"><number>&lsqb;0054&rsqb;</number> The first to third switching circuits <highlight><bold>21</bold></highlight>-<highlight><bold>23</bold></highlight> will now be described in detail with reference to <cross-reference target="DRAWINGS">FIG. 3</cross-reference>. The first switching circuit <highlight><bold>21</bold></highlight> includes a first comparator <highlight><bold>21</bold></highlight><highlight><italic>a</italic></highlight>, a second comparator <highlight><bold>21</bold></highlight><highlight><italic>b</italic></highlight>, and a first flip-flop <highlight><bold>21</bold></highlight><highlight><italic>c. </italic></highlight></paragraph>
<paragraph id="P-0055" lvl="0"><number>&lsqb;0055&rsqb;</number> The first comparator <highlight><bold>21</bold></highlight><highlight><italic>a </italic></highlight>has a non-inverting input terminal, which is supplied with the first node voltage Vn<highlight><bold>1</bold></highlight>, and an inverting input terminal, which is supplied with the first reference voltage VrH<highlight><bold>1</bold></highlight>. The first comparator <highlight><bold>21</bold></highlight><highlight><italic>a </italic></highlight>generates a first comparator signal SC<highlight><bold>11</bold></highlight> at a high level when the first node voltage Vn<highlight><bold>1</bold></highlight> becomes greater than or equal to the first reference voltage VrH<highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0056" lvl="0"><number>&lsqb;0056&rsqb;</number> The second comparator <highlight><bold>21</bold></highlight><highlight><italic>b </italic></highlight>has an inverting input terminal, which is supplied with the first node voltage Vn<highlight><bold>1</bold></highlight>, and a non-inverting input terminal, which is supplied with the second reference voltage VrL<highlight><bold>1</bold></highlight>. The second comparator <highlight><bold>21</bold></highlight><highlight><italic>b </italic></highlight>generates a second comparator signal SC<highlight><bold>12</bold></highlight> at a high level when the first node voltage Vn<highlight><bold>1</bold></highlight> becomes less than or equal to the second reference voltage VrL<highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0057" lvl="0"><number>&lsqb;0057&rsqb;</number> The first flip-flop <highlight><bold>21</bold></highlight><highlight><italic>c </italic></highlight>has a set signal input terminal S, which receives the first comparator signal SC<highlight><bold>11</bold></highlight>, and a reset signal input terminal R, which receives the second comparator signal SC<highlight><bold>12</bold></highlight>. When the first comparator signal SC<highlight><bold>11</bold></highlight> becomes high, the first flip-flop <highlight><bold>21</bold></highlight><highlight><italic>c </italic></highlight>causes the first switching signal SQ<highlight><bold>1</bold></highlight> to go high. The first switch SW<highlight><bold>1</bold></highlight> closes in response to the high first switching signal SQ<highlight><bold>1</bold></highlight>. When the second comparator signal SC<highlight><bold>12</bold></highlight> becomes high, the first flip-flop <highlight><bold>21</bold></highlight><highlight><italic>c </italic></highlight>causes the first switching signal SQ<highlight><bold>1</bold></highlight> to go low. The first switch SW<highlight><bold>1</bold></highlight> opens in response to the low first switching signal SQ<highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0058" lvl="0"><number>&lsqb;0058&rsqb;</number> The second switching circuit <highlight><bold>22</bold></highlight> includes a third comparator <highlight><bold>22</bold></highlight><highlight><italic>a</italic></highlight>, a fourth comparator <highlight><bold>22</bold></highlight><highlight><italic>b</italic></highlight>, and a second flip-flop <highlight><bold>22</bold></highlight><highlight><italic>c</italic></highlight>. The third comparator <highlight><bold>22</bold></highlight><highlight><italic>a </italic></highlight>generates a third comparator signal SC<highlight><bold>21</bold></highlight> at a high level when the first node voltage Vn<highlight><bold>1</bold></highlight> becomes greater than or equal to the third reference voltage VrH<highlight><bold>2</bold></highlight> (VrL<highlight><bold>1</bold></highlight>&plus;(&frac13;)&times;(VrH<highlight><bold>1</bold></highlight>&minus;VrL<highlight><bold>1</bold></highlight>)). In response to the third comparator signal SC<highlight><bold>21</bold></highlight> becoming high, the second flip-flop <highlight><bold>22</bold></highlight><highlight><italic>c </italic></highlight>causes the second switching signal SQ<highlight><bold>2</bold></highlight> to go high. The high second switching signal SQ<highlight><bold>2</bold></highlight> closes the second switch SW<highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0059" lvl="0"><number>&lsqb;0059&rsqb;</number> The fourth comparator <highlight><bold>22</bold></highlight><highlight><italic>b </italic></highlight>generates a fourth comparator signal SC<highlight><bold>22</bold></highlight> at a high level when the first node voltage Vn<highlight><bold>1</bold></highlight> becomes less than or equal to the fourth reference voltage VrL<highlight><bold>2</bold></highlight> (VrH<highlight><bold>1</bold></highlight>&minus;(&frac13;)&times;(VrH<highlight><bold>1</bold></highlight>&minus;VrL<highlight><bold>1</bold></highlight>)). In response to the fourth comparator signal SC<highlight><bold>22</bold></highlight> becoming high, the second flip-flop <highlight><bold>22</bold></highlight><highlight><italic>c </italic></highlight>causes the second switching signal SQ<highlight><bold>2</bold></highlight> to go low. The low second switching signal SQ<highlight><bold>2</bold></highlight> opens the second switch SW<highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0060" lvl="0"><number>&lsqb;0060&rsqb;</number> The third switching circuit <highlight><bold>23</bold></highlight> includes a fifth comparator <highlight><bold>23</bold></highlight><highlight><italic>a</italic></highlight>, a sixth comparator <highlight><bold>23</bold></highlight><highlight><italic>b</italic></highlight>, and a third flip-flop <highlight><bold>23</bold></highlight><highlight><italic>c</italic></highlight>. The third flip-flop <highlight><bold>23</bold></highlight><highlight><italic>c </italic></highlight>has a set signal input terminal S, which receives a sixth comparator signal SC<highlight><bold>32</bold></highlight> from the sixth comparator <highlight><bold>23</bold></highlight><highlight><italic>b</italic></highlight>, and a reset signal input terminal R, which receives a fifth comparator signal SC<highlight><bold>31</bold></highlight> from the fifth comparator <highlight><bold>23</bold></highlight><highlight><italic>a. </italic></highlight></paragraph>
<paragraph id="P-0061" lvl="0"><number>&lsqb;0061&rsqb;</number> The fifth comparator <highlight><bold>23</bold></highlight><highlight><italic>a </italic></highlight>generates the fifth comparator signal SC<highlight><bold>31</bold></highlight> at a high level when the first node voltage Vn<highlight><bold>1</bold></highlight> becomes greater than or equal to the fifth reference voltage VrH<highlight><bold>3</bold></highlight> (VrL<highlight><bold>1</bold></highlight>&plus;(&frac23;)&times;(VrH<highlight><bold>1</bold></highlight>&minus;VrL<highlight><bold>1</bold></highlight>)). In response to the fifth comparator signal SC<highlight><bold>31</bold></highlight> becoming high, the third flip-flop <highlight><bold>23</bold></highlight><highlight><italic>c </italic></highlight>causes the third switching signal SQ<highlight><bold>3</bold></highlight> to go low. The low third switching signal SQ<highlight><bold>3</bold></highlight> opens the third switch SW<highlight><bold>3</bold></highlight>. </paragraph>
<paragraph id="P-0062" lvl="0"><number>&lsqb;0062&rsqb;</number> The sixth comparator <highlight><bold>23</bold></highlight><highlight><italic>b </italic></highlight>generates a sixth comparator signal SC<highlight><bold>32</bold></highlight> at a high level when the first node voltage Vn<highlight><bold>1</bold></highlight> becomes less than or equal to the sixth reference voltage VrL<highlight><bold>3</bold></highlight> (VrLH&minus;(&frac23;)&times;(VrH<highlight><bold>1</bold></highlight>&minus;VrL<highlight><bold>1</bold></highlight>)). In response to the sixth comparator signal SC<highlight><bold>32</bold></highlight> becoming high, the third flip-flop <highlight><bold>23</bold></highlight><highlight><italic>c </italic></highlight>causes the third switching signal SQ<highlight><bold>3</bold></highlight> to go high. The high third switching signal SQ<highlight><bold>3</bold></highlight> closes the third switch SW<highlight><bold>3</bold></highlight>. </paragraph>
<paragraph id="P-0063" lvl="0"><number>&lsqb;0063&rsqb;</number> The first and second peak value control circuits <highlight><bold>31</bold></highlight>, <highlight><bold>32</bold></highlight> will now be described in detail with reference to <cross-reference target="DRAWINGS">FIGS. 4 and 5</cross-reference>. As shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, the first peak value control circuit <highlight><bold>31</bold></highlight> includes a seventh comparator <highlight><bold>31</bold></highlight><highlight><italic>a</italic></highlight>, an eighth comparator <highlight><bold>31</bold></highlight><highlight><italic>b</italic></highlight>, a first current control circuit <highlight><bold>31</bold></highlight><highlight><italic>c</italic></highlight>, and a second current control circuit <highlight><bold>31</bold></highlight><highlight><italic>d. </italic></highlight></paragraph>
<paragraph id="P-0064" lvl="0"><number>&lsqb;0064&rsqb;</number> The seventh comparator <highlight><bold>31</bold></highlight><highlight><italic>a </italic></highlight>has an inverting input terminal, which is supplied with the second node voltage Vn<highlight><bold>2</bold></highlight>, and a non-inverting input terminal, which is supplied with the first reference voltage VrH<highlight><bold>1</bold></highlight>. When the second node voltage Vn<highlight><bold>2</bold></highlight> becomes less than or equal to the first reference voltage VrH<highlight><bold>1</bold></highlight>, the seventh comparator <highlight><bold>31</bold></highlight><highlight><italic>a </italic></highlight>generates a seventh comparator signal SC<highlight><bold>41</bold></highlight> at a high level and provides the high seventh comparator signal SC<highlight><bold>41</bold></highlight> to the first current control circuit <highlight><bold>31</bold></highlight><highlight><italic>c. </italic></highlight></paragraph>
<paragraph id="P-0065" lvl="0"><number>&lsqb;0065&rsqb;</number> The eighth comparator <highlight><bold>31</bold></highlight><highlight><italic>b </italic></highlight>has a non-inverting input terminal, which is supplied with the second node voltage Vn<highlight><bold>2</bold></highlight>, and an inverting input terminal, which is supplied with the second reference voltage VrL<highlight><bold>1</bold></highlight>. When the second node voltage Vn<highlight><bold>2</bold></highlight> becomes greater than or equal to the second reference voltage VrL<highlight><bold>1</bold></highlight>, the eighth comparator <highlight><bold>31</bold></highlight><highlight><italic>b </italic></highlight>generates an eighth comparator signal SC<highlight><bold>42</bold></highlight> at a high level and provides the high eighth comparator signal SC<highlight><bold>42</bold></highlight> to the second current control circuit <highlight><bold>31</bold></highlight><highlight><italic>d. </italic></highlight></paragraph>
<paragraph id="P-0066" lvl="0"><number>&lsqb;0066&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> is a circuit diagram showing an example of the third current source <highlight><bold>13</bold></highlight> and the first current control circuit <highlight><bold>31</bold></highlight><highlight><italic>c. </italic></highlight></paragraph>
<paragraph id="P-0067" lvl="0"><number>&lsqb;0067&rsqb;</number> The third current source <highlight><bold>13</bold></highlight> preferably includes a p-channel MOS transistor, or first transistor Tr<highlight><bold>1</bold></highlight>. The first transistor Tr<highlight><bold>1</bold></highlight> is preferably connected to a p-channel MOS transistor, or second transistor Tr<highlight><bold>2</bold></highlight> to form a current mirror. More specifically, the source of the first transistor Tr<highlight><bold>1</bold></highlight> is connected to the power supply VD. The drain of the first transistor Tr<highlight><bold>1</bold></highlight> is connected to the second node N<highlight><bold>2</bold></highlight>, and the gate of the first transistor Tr<highlight><bold>1</bold></highlight> is connected to the gate of the second transistor Tr<highlight><bold>2</bold></highlight>. The source of the second transistor Tr<highlight><bold>2</bold></highlight> is connected to the power supply VD. The gate and drain of the second transistor Tr<highlight><bold>2</bold></highlight> are connected to each other, and the drain is further connected to a third transistor Tr<highlight><bold>3</bold></highlight>. </paragraph>
<paragraph id="P-0068" lvl="0"><number>&lsqb;0068&rsqb;</number> The third transistor Tr<highlight><bold>3</bold></highlight> is preferably an NPN bipolar transistor. The collector of the third transistor Tr<highlight><bold>3</bold></highlight> is connected to the second transistor Tr<highlight><bold>2</bold></highlight>, and the base of the third transistor Tr<highlight><bold>3</bold></highlight> is connected to the output terminal of the seventh comparator <highlight><bold>31</bold></highlight><highlight><italic>a </italic></highlight>(<cross-reference target="DRAWINGS">FIG. 4</cross-reference>) via a resistor R<highlight><bold>1</bold></highlight>. The base of the third transistor Tr<highlight><bold>3</bold></highlight> is connected to the ground via a capacitor C. Further, the base of the third transistor Tr<highlight><bold>3</bold></highlight> is supplied with an initial voltage Vf via a second resistor R<highlight><bold>2</bold></highlight>. The emitter of the third transistor tr<highlight><bold>3</bold></highlight> is connected to the ground GND via a third resistor R<highlight><bold>3</bold></highlight>. </paragraph>
<paragraph id="P-0069" lvl="0"><number>&lsqb;0069&rsqb;</number> In the first current control circuit <highlight><bold>31</bold></highlight><highlight><italic>c</italic></highlight>, when the seventh comparator <highlight><bold>31</bold></highlight><highlight><italic>a </italic></highlight>generates the seventh comparator signal SC<highlight><bold>41</bold></highlight> at a high level, the high seventh comparator signal SC<highlight><bold>41</bold></highlight> and the initial voltage Vf charges the capacitor C. When the seventh comparator <highlight><bold>31</bold></highlight><highlight><italic>a </italic></highlight>generates the seventh comparator signal SC<highlight><bold>41</bold></highlight> at a low level, the capacitor C is discharged. A reference current Irf flows to the third transistor in accordance with the charge stored in the capacitor Irf. Further, the third current I<highlight><bold>3</bold></highlight>, which is substantially equal to the reference current Irf, flows to the first transistor Tr<highlight><bold>1</bold></highlight> (third current source <highlight><bold>13</bold></highlight>). </paragraph>
<paragraph id="P-0070" lvl="0"><number>&lsqb;0070&rsqb;</number> When the second node voltage Vn<highlight><bold>2</bold></highlight> is less than the first reference voltage VrH<highlight><bold>1</bold></highlight>, the seventh comparator <highlight><bold>31</bold></highlight><highlight><italic>a </italic></highlight>generates the seventh comparator signal SC<highlight><bold>41</bold></highlight> at a high level. When the second node voltage Vn<highlight><bold>2</bold></highlight> is greater than the first reference voltage VrH<highlight><bold>1</bold></highlight>, the seventh comparator <highlight><bold>31</bold></highlight><highlight><italic>a </italic></highlight>generates the seventh comparator signal SC<highlight><bold>41</bold></highlight> at a low level. Accordingly, the capacitor C stores charge in correspondence with the first reference voltage VrH<highlight><bold>1</bold></highlight>. Thus, the first peak value control circuit <highlight><bold>31</bold></highlight> substantially equalizes the maximum value of the second triangular wave signal Vct<highlight><bold>2</bold></highlight> with the maximum value of the first triangular wave signal Vct<highlight><bold>1</bold></highlight> (first reference voltage VrH<highlight><bold>1</bold></highlight>). </paragraph>
<paragraph id="P-0071" lvl="0"><number>&lsqb;0071&rsqb;</number> The second current control circuit <highlight><bold>31</bold></highlight><highlight><italic>d</italic></highlight>, the circuit configuration of which is substantially equivalent to that of the first current control circuit <highlight><bold>31</bold></highlight><highlight><italic>c</italic></highlight>, controls the fourth current I<highlight><bold>4</bold></highlight>. The second peak value control circuit <highlight><bold>32</bold></highlight> equalizes the maximum value of the third triangular wave signal Vct<highlight><bold>3</bold></highlight> with the maximum value of the first triangular wave signal Vct<highlight><bold>1</bold></highlight> (first reference voltage VrH<highlight><bold>1</bold></highlight>). Further, the second peak value control circuit <highlight><bold>32</bold></highlight> equalizes the minimum value of the third triangular wave signal Vct<highlight><bold>3</bold></highlight> with the minimum value of the first triangular wave signal Vct<highlight><bold>1</bold></highlight> (second reference voltage VrL<highlight><bold>1</bold></highlight>). </paragraph>
<paragraph id="P-0072" lvl="0"><number>&lsqb;0072&rsqb;</number> The operation of the oscillator circuit <highlight><bold>10</bold></highlight> will now be discussed with reference to <cross-reference target="DRAWINGS">FIG. 6</cross-reference>. The first switching circuit <highlight><bold>21</bold></highlight> generates the first switching signal SQ<highlight><bold>1</bold></highlight>, which opens and closes the first switch SW<highlight><bold>1</bold></highlight>. The repetitive opening and closing of the first switch SW<highlight><bold>1</bold></highlight> repeatedly charges and discharges the first capacitor CT<highlight><bold>1</bold></highlight>, which, in turn, increases or decreases the first node voltage Vn<highlight><bold>1</bold></highlight>. As a result, referring to <cross-reference target="DRAWINGS">FIG. 5</cross-reference>, the first triangular wave signal Vct<highlight><bold>1</bold></highlight>, which oscillates between the first reference voltage VrH<highlight><bold>1</bold></highlight> and the second reference voltage VrL<highlight><bold>1</bold></highlight>, is generated at the first node N<highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0073" lvl="0"><number>&lsqb;0073&rsqb;</number> The third comparator signal SC<highlight><bold>21</bold></highlight> of the second switching circuit <highlight><bold>22</bold></highlight> goes high when the first node voltage Vn<highlight><bold>1</bold></highlight> becomes greater than or equal to the third reference voltage VrH<highlight><bold>2</bold></highlight>. The fourth comparator signal SC<highlight><bold>22</bold></highlight> of the second switching circuit <highlight><bold>22</bold></highlight> goes high when the first node voltage Vn<highlight><bold>1</bold></highlight> becomes less than or equal to the third reference voltage VrH<highlight><bold>2</bold></highlight>. The second switching circuit <highlight><bold>22</bold></highlight> generates the second switching signal SQ<highlight><bold>2</bold></highlight> in accordance with the third and fourth comparator signals SC<highlight><bold>21</bold></highlight>, SC<highlight><bold>22</bold></highlight>. </paragraph>
<paragraph id="P-0074" lvl="0"><number>&lsqb;0074&rsqb;</number> The second switch SW<highlight><bold>2</bold></highlight> opens and closes in accordance with the second switching signal SQ<highlight><bold>2</bold></highlight>. The repetitive opening and closing of the second switch SW<highlight><bold>1</bold></highlight> repeatedly charges and discharges the second capacitor CT<highlight><bold>2</bold></highlight>, which, in turn, increases or decreases the second node voltage Vn<highlight><bold>1</bold></highlight>. As a result, referring to <cross-reference target="DRAWINGS">FIG. 6</cross-reference>, the second triangular wave signal Vct<highlight><bold>2</bold></highlight>, the phase of which is delayed from the phase of the first triangular wave signal Vct<highlight><bold>1</bold></highlight> by one third of a cycle, is generated at the second node N<highlight><bold>2</bold></highlight>. The peak value of the second triangular wave signal Vct<highlight><bold>2</bold></highlight> is substantially equal to that of the first triangular wave signal Vct<highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0075" lvl="0"><number>&lsqb;0075&rsqb;</number> The fifth comparator signal SC<highlight><bold>31</bold></highlight> of the third switching circuit <highlight><bold>23</bold></highlight> goes high when the first node voltage Vn<highlight><bold>1</bold></highlight> becomes greater than or equal to the fifth reference voltage VrH<highlight><bold>3</bold></highlight>. The sixth comparator signal SC<highlight><bold>32</bold></highlight> of the third switching circuit <highlight><bold>23</bold></highlight> goes high when the first node voltage Vn<highlight><bold>1</bold></highlight> becomes less than or equal to the second reference voltage VrL<highlight><bold>3</bold></highlight>. The third switching circuit <highlight><bold>23</bold></highlight> generates the third switching signal SQ<highlight><bold>3</bold></highlight> in accordance with the fifth and sixth comparator signals SC<highlight><bold>31</bold></highlight>, SC<highlight><bold>32</bold></highlight>. </paragraph>
<paragraph id="P-0076" lvl="0"><number>&lsqb;0076&rsqb;</number> The third switch SW<highlight><bold>3</bold></highlight> opens and closes in accordance with the third switching signal SQ<highlight><bold>3</bold></highlight>. The repetitive opening and closing of the third switch SW<highlight><bold>3</bold></highlight> repeatedly charges and discharges the third capacitor CT<highlight><bold>3</bold></highlight>, which, in turn, increases or decreases the third node voltage Vn<highlight><bold>3</bold></highlight>. As a result, referring to <cross-reference target="DRAWINGS">FIG. 6</cross-reference>, the third triangular wave signal Vct<highlight><bold>3</bold></highlight>, the phase of which is delayed from the phase of the second triangular wave signal Vct<highlight><bold>2</bold></highlight> by one third of a cycle, is generated at the third node N<highlight><bold>3</bold></highlight>. The peak value of the third triangular wave signal Vct<highlight><bold>3</bold></highlight> is substantially equal to those of the first and second triangular wave signals Vct<highlight><bold>1</bold></highlight>, Vct<highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0077" lvl="0"><number>&lsqb;0077&rsqb;</number> The triangular wave oscillator circuit <highlight><bold>10</bold></highlight> of the preferred embodiment has the advantages described below. </paragraph>
<paragraph id="P-0078" lvl="0"><number>&lsqb;0078&rsqb;</number> (1) The oscillator circuit <highlight><bold>10</bold></highlight> includes the first, second, and third switching circuits <highlight><bold>21</bold></highlight>, <highlight><bold>22</bold></highlight>, <highlight><bold>23</bold></highlight>, which respectively generates the first, second, and third triangular wave signals Vct<highlight><bold>1</bold></highlight>, Vct<highlight><bold>2</bold></highlight>, Vct<highlight><bold>3</bold></highlight>. The first, second, and third triangular wave signals Vct<highlight><bold>1</bold></highlight>, Vct<highlight><bold>2</bold></highlight>, Vct<highlight><bold>3</bold></highlight>, the amplitudes of which are the same, have phases that are offset from one another by one thirds of a cycle. This includes the current output of a switching regulator that incorporates the oscillator circuit <highlight><bold>10</bold></highlight>. </paragraph>
<paragraph id="P-0079" lvl="0"><number>&lsqb;0079&rsqb;</number> (2) The first and second nodes N<highlight><bold>2</bold></highlight>, N<highlight><bold>3</bold></highlight> are connected to the first and second peak value control circuits <highlight><bold>31</bold></highlight>, <highlight><bold>32</bold></highlight>, which detect the voltages of the capacitors CT<highlight><bold>2</bold></highlight>, CT<highlight><bold>3</bold></highlight>, respectively. Accordingly, the peak values (amplitude) of the second and third triangular wave signals Vct<highlight><bold>2</bold></highlight>, Vct<highlight><bold>3</bold></highlight> are equalized with the peak value (amplitude) of the first triangular wave signal Vct<highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0080" lvl="0"><number>&lsqb;0080&rsqb;</number> (3) The third and fourth reference voltages VrH<highlight><bold>2</bold></highlight>, VrL<highlight><bold>2</bold></highlight>, which are set by the second switching circuit <highlight><bold>22</bold></highlight>, and the fifth and sixth reference voltages VrH<highlight><bold>3</bold></highlight>, VrL<highlight><bold>3</bold></highlight>, which are set by the third switching circuit <highlight><bold>23</bold></highlight>, offset the phases of the first to third triangular wave signals Vct<highlight><bold>1</bold></highlight>-Vct<highlight><bold>3</bold></highlight> from one another by one thirds of a cycle. Accordingly, in a switching regulator having multiple outputs, ripple current is not produced when outputs (pulse signals) are synthesized, and the efficiency of the regulator is increased. </paragraph>
<paragraph id="P-0081" lvl="0"><number>&lsqb;0081&rsqb;</number> (4) The first and second peak value control circuits <highlight><bold>31</bold></highlight>, <highlight><bold>32</bold></highlight> have substantially the same circuit configurations. The first to third charge/discharge switching circuits <highlight><bold>21</bold></highlight>-<highlight><bold>23</bold></highlight> also have substantially the same circuit configurations. This simplifies the oscillator circuit <highlight><bold>10</bold></highlight>. Accordingly, an oscillator circuit that generates four or more triangular wave signals is easily configured. </paragraph>
<paragraph id="P-0082" lvl="0"><number>&lsqb;0082&rsqb;</number> It should be apparent to those skilled in the art that the present invention may be embodied in many other specific forms without departing from the spirit or scope of the invention. Particularly, it should be understood that the present invention may be embodied in the following forms. </paragraph>
<paragraph id="P-0083" lvl="0"><number>&lsqb;0083&rsqb;</number> The triangular wave oscillator circuit may generate a triangular wave signal having two phases. In such a case, the first and second reference voltages, which generate the second triangular wave signal, are set so that the phase of the second triangular wave signal is opposite to that of the first triangular wave signal. </paragraph>
<paragraph id="P-0084" lvl="0"><number>&lsqb;0084&rsqb;</number> The triangular wave oscillator circuit may generate a triangular wave signal having four or more phases, which are offset from one another by the same amount. </paragraph>
<paragraph id="P-0085" lvl="0"><number>&lsqb;0085&rsqb;</number> In the third switching circuit <highlight><bold>23</bold></highlight>, the set signal input terminal S of the third flip-flop <highlight><bold>23</bold></highlight><highlight><italic>c </italic></highlight>may be provided with the fifth comparator signal SC<highlight><bold>31</bold></highlight> and the reset signal input terminal R may be provided with the sixth comparator signal SC<highlight><bold>32</bold></highlight>. In such a case, the configuration of the third switch SW<highlight><bold>3</bold></highlight> may be changed as required if the third switching signal SQ<highlight><bold>3</bold></highlight> is output from the output terminal Q of the third flip-flop <highlight><bold>23</bold></highlight><highlight><italic>c</italic></highlight>. Further, the third switching signal SQ<highlight><bold>3</bold></highlight> may be output from an inverting output terminal Q-bar of the third flip-flop <highlight><bold>23</bold></highlight><highlight><italic>c. </italic></highlight></paragraph>
<paragraph id="P-0086" lvl="0"><number>&lsqb;0086&rsqb;</number> The first current control circuit <highlight><bold>31</bold></highlight><highlight><italic>c </italic></highlight>is not limited to the circuit shown in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>. </paragraph>
<paragraph id="P-0087" lvl="0"><number>&lsqb;0087&rsqb;</number> The present examples and embodiments are to be considered as illustrative and not restrictive, and the invention is not to be limited to the details given herein, but may be modified within the scope and equivalence of the appended claims. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. An oscillator circuit comprising: 
<claim-text>a plurality of capacitors, each having two terminals and having a voltage between the two terminals, wherein the plurality of capacitors includes a first capacitor; </claim-text>
<claim-text>a plurality of first current sources, wherein each of the first current sources charges an associated one of the capacitors; </claim-text>
<claim-text>a plurality of second current sources, wherein each of the second current sources discharges an associated one of the capacitors; </claim-text>
<claim-text>a plurality of switches, wherein each of the switches is connected between an associated one of the first current sources and an associated one of the second current sources; and </claim-text>
<claim-text>a plurality of charge/discharge switching circuits connected to the first capacitor, wherein each of the charge/discharge switching circuits generates a switching signal for an associated one of the switches to control the charging and discharging of the associated capacitor, the switching signals of the charge/discharge switching circuits having different phases; </claim-text>
<claim-text>wherein each of the charge/discharge switching circuits receives a first capacitor voltage between the terminals of the first capacitor and compares the first capacitor voltage with a first reference voltage and a second reference voltage to generate the switching signal that has a predetermined phase, a triangular wave signal is generated at one of the two terminals of each of the capacitors, and wherein the triangular wave signals have different phases. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The oscillator circuit according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein: 
<claim-text>each of the charge/discharge switching circuits generates the switching signal for an associated one of the switches at a timing when the first capacitor voltage becomes greater than or equal to the first reference voltage or at a timing when the first capacitor voltage becomes less than or equal to the second reference voltage. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The oscillator circuit according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein: 
<claim-text>the plurality of charge/discharge switching circuits includes a first charge/discharge switching circuit for shifting the first capacitor between a charging state and a discharging state; and </claim-text>
<claim-text>the first and second reference voltage of one or more of the charge/discharge switching circuits excluding the first charge/discharge switching circuit are set using the first and second reference voltages of the first charge/discharge switching circuit. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The oscillator circuit according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein: 
<claim-text>the plurality of charge/discharge switching circuits includes a first charge/discharge switching circuit for shifting the first capacitor between a charging state and a discharging state; and </claim-text>
<claim-text>the first and second reference voltage of one or more of the charge/discharge switching circuits excluding the first charge/discharge switching circuit are set using a divisional voltage and in accordance with the phase of the generated triangular wave signal of the associated capacitor, the divisional voltage being obtained by dividing a differential voltage between the first and second reference voltages of the first charge/discharge switching circuit by the number of different phases of the triangular wave signals. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The oscillator circuit according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein: 
<claim-text>the plurality of charge/discharge switching circuits includes a first charge/discharge switching circuit for shifting the first capacitor between a charging state and a discharging state; </claim-text>
<claim-text>the first reference voltage of one or more of the charge/discharge switching circuits excluding the first charge/discharge switching circuit is set by sequentially adding a divisional voltage to a minimum voltage value of the first capacitor voltage; </claim-text>
<claim-text>the second reference voltage of one or more of the charge/discharge switching circuits excluding the first charge/discharge switching circuit is set by sequentially subtracting the divisional voltage from a maximum voltage value of the first capacitor voltage; and </claim-text>
<claim-text>the divisional voltage is obtained by dividing a differential voltage between the maximum and minimum voltage values of the first capacitor voltage by the number of phases of the triangular wave signals. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The oscillator circuit according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein: 
<claim-text>the plurality of charge/discharge switching circuits includes a first charge/discharge switching circuit for shifting the first capacitor between a charging state and a discharging state; </claim-text>
<claim-text>the first reference voltage of one or more of the charge/discharge switching circuits excluding the first charge/discharge switching circuit is set by sequentially subtracting a divisional voltage from a maximum voltage value of the first capacitor voltage; </claim-text>
<claim-text>the second reference voltage of one or more of the charge/discharge switching circuits excluding the first charge/discharge switching circuit is set by sequentially adding the divisional voltage to a minimum voltage value of the first capacitor voltage; and </claim-text>
<claim-text>the divisional voltage is obtained by dividing a differential voltage between the maximum and minimum voltage values of the first capacitor voltage by the number of phases of the triangular wave signals. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The oscillator circuit according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, 
<claim-text>wherein the charge/discharge switching circuits generate the switching signals so that phase differences between the switching signals are equal. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The oscillator circuit according to <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference>, wherein each of the charge/discharge switching circuits generates the switching signal in accordance with a comparison of the first capacitor voltage and the first reference voltage and a comparison of the first capacitor voltage and the second reference voltage. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The oscillator circuit according to <dependent-claim-reference depends_on="CLM-00008">claim 8</dependent-claim-reference>, wherein: 
<claim-text>each of the charge/discharge switching circuits generates the switching signal to open or close the associated switch at a timing when the first capacitor voltage becomes greater than or equal to the first reference voltage or at a timing when the first capacitor voltage becomes less than or equal to the second reference voltage. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The oscillator circuit according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein a first triangular wave signal is generated at one of the two terminals of the first capacitor in accordance with the first capacitor voltage, the oscillator circuit further comprising: 
<claim-text>a plurality of peak value control circuits connected to one or more of the capacitors excluding the first capacitor, wherein each of the peak value control circuits controls a charge current and a discharge current of an associated one of the capacitors, each of the peak value control circuits controlling the charge current and the discharge current so that a peak value of the triangular wave signal generated in accordance with the voltage between the terminals of the associated capacitor is substantially equal to a peak value of the first triangular wave signal. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. The oscillator circuit according to <dependent-claim-reference depends_on="CLM-00011">claim 10</dependent-claim-reference>, 
<claim-text>wherein the plurality of charge/discharge switching circuits includes a first charge/discharge switching circuit for shifting the first capacitor between a charging state and a discharging state; and </claim-text>
<claim-text>wherein each of the peak value control circuits controls the charge current of the associated capacitor so that a maximum voltage value of the triangular wave signal generated in accordance with the voltage between the terminals of the associated capacitor is substantially equal to the first reference voltage set by the first charge/discharge switching circuit and controls the discharge current of the associated capacitor so that a minimum voltage value of the triangular wave signal is substantially equal to the second reference voltage set by the first charge/discharge circuit. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. The oscillator circuit according to <dependent-claim-reference depends_on="CLM-00011">claim 11</dependent-claim-reference>, wherein each of the peak value control circuit includes: 
<claim-text>a first comparator connected to the associated capacitor for receiving the first reference voltage of the first charge/discharge switching circuit; </claim-text>
<claim-text>a second comparator connected to the associated capacitor for receiving the second reference voltage of the first charge/discharge switching circuit; </claim-text>
<claim-text>a first current control circuit connected to the first comparator for controlling the charge current of the associated capacitor when the voltage between the terminals of the associated capacitor is less than or equal to the first reference voltage; and </claim-text>
<claim-text>a second current control circuit connected to the second comparator for controlling the discharge current of the associated capacitor when the voltage between the terminals of the associated capacitor is greater than or equal to the second reference voltage. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. An oscillator circuit comprising: 
<claim-text>first, second, and third capacitors, each having two terminals and having a voltage between the two terminals; </claim-text>
<claim-text>a plurality of first current sources, wherein each of the first current sources charges an associated one of the capacitors; </claim-text>
<claim-text>a plurality of second current sources, wherein each of the second current sources discharges an associated one of the capacitors; </claim-text>
<claim-text>a plurality of switches, wherein each of the switches is connected between an associated one of the first current sources and an associated one of the second current sources; </claim-text>
<claim-text>a first charge/discharge switching circuit connected to the first capacitor for generating a first switching signal that shifts the first capacitor between a charging state and a discharging state; </claim-text>
<claim-text>a second charge/discharge switching circuit connected to the first and second capacitors for generating a second switching signal that shifts the second capacitor between a charging state and a discharging state; and </claim-text>
<claim-text>a third charge/discharge switching circuit connected to the first and third capacitors for generating a third switching signal that shifts the third capacitor between a charging state and a discharging state, the first to third switching signals of the charge/discharge switching circuits having different phases; </claim-text>
<claim-text>wherein each of the first to third charge/discharge switching circuit receives a first capacitor voltage between the terminals of the first capacitor and compares the first capacitor voltage with a first reference voltage and a second reference voltage to generate the corresponding switching signal that has a predetermined phase, a triangular wave signal is generated at one of the two terminals of each of the capacitors, and wherein the triangular wave signals have different phases. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. The oscillator circuit according to <dependent-claim-reference depends_on="CLM-00011">claim 13</dependent-claim-reference>, wherein the first to third switching signals have different phases. </claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. The oscillator circuit according to <dependent-claim-reference depends_on="CLM-00011">claim 14</dependent-claim-reference>, wherein a difference between the phases of the first and second switching signals, a difference between the phases of the second and third switching signals, and a difference between the phases of the third and first switching signals are substantially the same. </claim-text>
</claim>
<claim id="CLM-00016">
<claim-text><highlight><bold>16</bold></highlight>. An oscillator circuit for generating a plurality of triangular shape signals having different phases, the oscillator circuit comprising: 
<claim-text>a plurality of capacitors having output nodes; </claim-text>
<claim-text>a plurality of first current sources, each charging the corresponding capacitor via a corresponding one of the output nodes; </claim-text>
<claim-text>a plurality of second current sources each having current supply capacity larger than that of each of the first current sources, each of the second current sources discharging the corresponding capacitor via a corresponding one of the output nodes; </claim-text>
<claim-text>a plurality of switching control circuits coupled to one of the output nodes in common and generating switching signals having different phases; and </claim-text>
<claim-text>a plurality of switches, each coupled between a corresponding one of the output nodes and a corresponding one of the second current sources, wherein each switch is controlled in response to a corresponding one of the switching signals. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00017">
<claim-text><highlight><bold>17</bold></highlight>. The oscillator circuit according to <dependent-claim-reference depends_on="CLM-00011">claim 16</dependent-claim-reference>, wherein each of the triangular shape signals is generated at a corresponding one of the output nodes. </claim-text>
</claim>
<claim id="CLM-00018">
<claim-text><highlight><bold>18</bold></highlight>. The oscillator circuit according to <dependent-claim-reference depends_on="CLM-00011">claim 16</dependent-claim-reference>, wherein the switching control circuits generate the switching signals so that phase differences between the switching signals are equal. </claim-text>
</claim>
<claim id="CLM-00019">
<claim-text><highlight><bold>19</bold></highlight>. The oscillator circuit according to <dependent-claim-reference depends_on="CLM-00011">claim 16</dependent-claim-reference>, wherein a first triangular wave signal is generated at a predetermined one of the output nodes, the oscillator circuit further comprising: 
<claim-text>a plurality of peak value control circuits connected to one or more of the output nodes excluding the predetermined one of the output nodes, wherein each of the peak value control circuits controls a charge current and a discharge current of an associated one of the capacitors, each of the peak value control circuits controlling the charge current and the discharge current so that a peak value of the triangular wave signal generated at the associated output node is substantially equal to a peak value of the first triangular wave signal.</claim-text>
</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>2</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030001683A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030001683A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030001683A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030001683A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030001683A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030001683A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
