[{"name": "\u5c24\u4fe1\u7a0b", "email": "scyou@ntut.edu.tw", "latestUpdate": "2010-03-03 13:59:48", "objective": "1.TTL\uff0cCMOS\u908f\u8f2f\u9598\u4e4b\u7279\u6027\u5be6\u7fd2;2.\u7d44\u5408\u908f\u8f2f\u96fb\u8def\u8a2d\u8a08\u5be6\u7fd2\u542b\uff1a\u7b97\u8853\u96fb\u8def\uff0c\u6bd4\u8f03\u5668\uff0c\u89e3\u78bc\u5668\uff0c\u7de8\u78bc\u5668\uff0c\u591a\u5de5\u5668\uff0c\u89e3\u591a\u5de5\u5668\u7b49;3.\u5e8f\u5411\u908f\u8f2f\u96fb\u8def\u8a2d\u8a08\u8207\u61c9\u7528\uff1a\u6b63\u53cd\u5668\uff0c\u8a08\u6578\u5668\uff0c\u8a18\u9304\u5668\uff0c\u53ca\u79fb\u4f4d\u66ab\u5b58\u5668\u7b49\u7d9c\u5408\u61c9\u7528;4.FPGA\u8a2d\u8a08\u898f\u5283\u3002", "schedule": "Week 1 \tHoliday\r\nWeek 2\tGeneral announcement and lab administration \r\nWeek 3\tLab 0: Usage of Lab Equipments\r\nWeek 4\tLab 1: Characteristics of Logic Gates\r\nWeek 5\tLab 2: Logic Pen\r\nWeek 6\tLab 3: Linear Decoder\r\nWeek 7\tHoliday\r\nWeek 8\tLab 4: Multivibrator Circuits\r\nWeek 9\tLab 5: Applications of Counters (1)\r\nWeek 10\tLab 5: Applications of Counters (2)\r\nWeek 11\tLab 6: Electronic die (1)\r\nWeek 12\tLab 6: Electronic die (2)\r\nWeek 13\tLab 7: Data Communications (1)\r\nWeek 14\tLab 7: Data Communications (2)\r\nWeek 15\tLab 8: A Taste of FPGA (1)\r\nWeek 16\tLab 8: A Taste of FPGA (2)\r\nWeek 17\tFinal exam\r\n", "scorePolicy": "Completion and demonstration of worked circuirs: 50%\r\nProject reports: 25 %\r\nFinal exam: 25 % (*)\r\n\r\n* The final exam covers basic knowledge students should know to successfully complete the lab experiments. Students with final exam scores below 40 points are determined not to have enough knowledge to complete the experiments independently. Therefore, the instructor reserve the rights not count the points of some worked circuits and reports for these students.", "materials": "Lecture notes and reference datasheets are available as handouts.", "foreignLanguageTextbooks": false}]