# Simple_RISCV_CPU
This single cycle RISC-V CPU is RV32, it only implement a part of RISC-V ISA integer instruction

![image](https://github.com/Benson890105/Simple_RISCV_CPU/blob/riscv1.0/image/RISC-V%20Processor%20Architecture.jpg)

It implements RISC-V Instruction as show below
