# vsim -coverage -l TISR_access.log -c test_bench -voptargs="+cover=bcesft" -assertdebug -do "coverage save -onexit TISR_access.ucdb; log -r /*;run -all" 
# Start time: 23:31:43 on Aug 20,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "apb_slave(fast)".
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.test_bench(fast)
# coverage save -onexit TISR_access.ucdb
#  log -r /*
# run -all
# reset value access
# =========================
# PASS:     TISR: actual value=32'h00000000
# =========================
# R/W access check
# =========================
# PASS:     TISR: actual value=32'h00000000
# =========================
# =========================
# PASS:     TISR: actual value=32'h00000000
# =========================
# =========================
# PASS:        : actual value=32'h00000000
# =========================
# =========================
# PASS:        : actual value=32'h00000000
# =========================
# =========================
# PASS:        : actual value=32'h00000000
# =========================
# read after interrupt
# =======================
# FAIL: interrupt is not asserted 
# =======================
# =========================
# FAIL:        : expected value=32'h00000001, actual value=32'h00000000
# =========================
# test result is FAIL
# ** Note: $finish    : ../tb/test_bench.v(23)
#    Time: 4485 ns  Iteration: 0  Instance: /test_bench
# Saving coverage database on exit...
# End time: 23:31:44 on Aug 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
