This is the verilog homework