Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: MEM_CTRL.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MEM_CTRL.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MEM_CTRL"
Output Format                      : NGC
Target Device                      : xc6slx25-3-ftg256

---- Source Options
Top Module Name                    : MEM_CTRL
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\s10169\Desktop\VHDL\Mono\BENCH_FPGA_V00_35_LAST\ipcore_dir\MEM_DEF_CNT_DIST.vhd" into library work
Parsing entity <MEM_DEF_CNT_DIST>.
Parsing architecture <MEM_DEF_CNT_DIST_a> of entity <mem_def_cnt_dist>.
Parsing VHDL file "C:\Users\s10169\Desktop\VHDL\Mono\BENCH_FPGA_V00_35_LAST\ipcore_dir\EJ_SEL_MEM.vhd" into library work
Parsing entity <EJ_SEL_MEM>.
Parsing architecture <EJ_SEL_MEM_a> of entity <ej_sel_mem>.
Parsing VHDL file "C:\Users\s10169\Desktop\VHDL\Mono\BENCH_FPGA_V00_35_LAST\EJ_CLEAR_COUNT.vhd" into library work
Parsing entity <EJ_CLEAR_COUNT>.
Parsing architecture <Behavioral> of entity <ej_clear_count>.
Parsing VHDL file "C:\Users\s10169\Desktop\VHDL\Mono\BENCH_FPGA_V00_35_LAST\MEM_CTRL.vhd" into library work
Parsing entity <MEM_CTRL>.
Parsing architecture <Behavioral> of entity <mem_ctrl>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <MEM_CTRL> (architecture <Behavioral>) from library <work>.

Elaborating entity <EJ_SEL_MEM> (architecture <>) from library <work>.

Elaborating entity <MEM_DEF_CNT_DIST> (architecture <MEM_DEF_CNT_DIST_a>) from library <work>.

Elaborating entity <EJ_CLEAR_COUNT> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\s10169\Desktop\VHDL\Mono\BENCH_FPGA_V00_35_LAST\EJ_CLEAR_COUNT.vhd" Line 63. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MEM_CTRL>.
    Related source file is "C:\Users\s10169\Desktop\VHDL\Mono\BENCH_FPGA_V00_35_LAST\MEM_CTRL.vhd".
    Set property "syn_black_box = true" for instance <i_MEM1>.
    Found 6-bit register for signal <CH_NUM_o>.
    Found 6-bit register for signal <s_cnt_ptr>.
    Found 1-bit register for signal <s_INT>.
    Found 7-bit register for signal <s_CNTHERE>.
    Found 64-bit register for signal <s_overusage>.
    Found 1-bit register for signal <s_overusage_a_0>.
    Found 1-bit register for signal <s_overusage_b_0>.
    Found 1-bit register for signal <s_overusage_a_1>.
    Found 1-bit register for signal <s_overusage_b_1>.
    Found 1-bit register for signal <s_overusage_a_2>.
    Found 1-bit register for signal <s_overusage_b_2>.
    Found 1-bit register for signal <s_overusage_a_3>.
    Found 1-bit register for signal <s_overusage_b_3>.
    Found 1-bit register for signal <s_overusage_a_4>.
    Found 1-bit register for signal <s_overusage_b_4>.
    Found 1-bit register for signal <s_overusage_a_5>.
    Found 1-bit register for signal <s_overusage_b_5>.
    Found 1-bit register for signal <s_overusage_a_6>.
    Found 1-bit register for signal <s_overusage_b_6>.
    Found 1-bit register for signal <s_overusage_a_7>.
    Found 1-bit register for signal <s_overusage_b_7>.
    Found 1-bit register for signal <s_overusage_a_8>.
    Found 1-bit register for signal <s_overusage_b_8>.
    Found 1-bit register for signal <s_overusage_a_9>.
    Found 1-bit register for signal <s_overusage_b_9>.
    Found 1-bit register for signal <s_overusage_a_10>.
    Found 1-bit register for signal <s_overusage_b_10>.
    Found 1-bit register for signal <s_overusage_a_11>.
    Found 1-bit register for signal <s_overusage_b_11>.
    Found 1-bit register for signal <s_overusage_a_12>.
    Found 1-bit register for signal <s_overusage_b_12>.
    Found 1-bit register for signal <s_overusage_a_13>.
    Found 1-bit register for signal <s_overusage_b_13>.
    Found 1-bit register for signal <s_overusage_a_14>.
    Found 1-bit register for signal <s_overusage_b_14>.
    Found 1-bit register for signal <s_overusage_a_15>.
    Found 1-bit register for signal <s_overusage_b_15>.
    Found 1-bit register for signal <s_overusage_a_16>.
    Found 1-bit register for signal <s_overusage_b_16>.
    Found 1-bit register for signal <s_overusage_a_17>.
    Found 1-bit register for signal <s_overusage_b_17>.
    Found 1-bit register for signal <s_overusage_a_18>.
    Found 1-bit register for signal <s_overusage_b_18>.
    Found 1-bit register for signal <s_overusage_a_19>.
    Found 1-bit register for signal <s_overusage_b_19>.
    Found 1-bit register for signal <s_overusage_a_20>.
    Found 1-bit register for signal <s_overusage_b_20>.
    Found 1-bit register for signal <s_overusage_a_21>.
    Found 1-bit register for signal <s_overusage_b_21>.
    Found 1-bit register for signal <s_overusage_a_22>.
    Found 1-bit register for signal <s_overusage_b_22>.
    Found 1-bit register for signal <s_overusage_a_23>.
    Found 1-bit register for signal <s_overusage_b_23>.
    Found 1-bit register for signal <s_overusage_a_24>.
    Found 1-bit register for signal <s_overusage_b_24>.
    Found 1-bit register for signal <s_overusage_a_25>.
    Found 1-bit register for signal <s_overusage_b_25>.
    Found 1-bit register for signal <s_overusage_a_26>.
    Found 1-bit register for signal <s_overusage_b_26>.
    Found 1-bit register for signal <s_overusage_a_27>.
    Found 1-bit register for signal <s_overusage_b_27>.
    Found 1-bit register for signal <s_overusage_a_28>.
    Found 1-bit register for signal <s_overusage_b_28>.
    Found 1-bit register for signal <s_overusage_a_29>.
    Found 1-bit register for signal <s_overusage_b_29>.
    Found 1-bit register for signal <s_overusage_a_30>.
    Found 1-bit register for signal <s_overusage_b_30>.
    Found 1-bit register for signal <s_overusage_a_31>.
    Found 1-bit register for signal <s_overusage_b_31>.
    Found 6-bit adder for signal <s_rd_ptr[5]_GND_5_o_add_19_OUT> created at line 281.
    Found 7-bit subtractor for signal <GND_5_o_GND_5_o_sub_26_OUT<6:0>> created at line 303.
    Found 16-bit comparator greater for signal <s_overusage_max> created at line 223
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 148 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 130 Multiplexer(s).
Unit <MEM_CTRL> synthesized.

Synthesizing Unit <EJ_CLEAR_COUNT>.
    Related source file is "C:\Users\s10169\Desktop\VHDL\Mono\BENCH_FPGA_V00_35_LAST\EJ_CLEAR_COUNT.vhd".
    Found 1-bit register for signal <s_CNT<16>>.
    Found 1-bit register for signal <s_CNT<15>>.
    Found 1-bit register for signal <s_CNT<14>>.
    Found 1-bit register for signal <s_CNT<13>>.
    Found 1-bit register for signal <s_CNT<12>>.
    Found 1-bit register for signal <s_CNT<11>>.
    Found 1-bit register for signal <s_CNT<10>>.
    Found 1-bit register for signal <s_CNT<9>>.
    Found 1-bit register for signal <s_CNT<8>>.
    Found 1-bit register for signal <s_CNT<7>>.
    Found 1-bit register for signal <s_CNT<6>>.
    Found 1-bit register for signal <s_CNT<5>>.
    Found 1-bit register for signal <s_CNT<4>>.
    Found 1-bit register for signal <s_CNT<3>>.
    Found 1-bit register for signal <s_CNT<2>>.
    Found 1-bit register for signal <s_CNT<1>>.
    Found 1-bit register for signal <s_CNT<0>>.
    Found 17-bit subtractor for signal <GND_8_o_GND_8_o_sub_4_OUT<16:0>> created at line 73.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <EJ_CLEAR_COUNT> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 17-bit subtractor                                     : 1
 6-bit adder                                           : 1
 7-bit subtractor                                      : 1
# Registers                                            : 86
 1-bit register                                        : 82
 6-bit register                                        : 2
 64-bit register                                       : 1
 7-bit register                                        : 1
# Comparators                                          : 1
 16-bit comparator greater                             : 1
# Multiplexers                                         : 131
 1-bit 2-to-1 multiplexer                              : 128
 17-bit 2-to-1 multiplexer                             : 1
 64-bit 2-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <MEM_DEF_CNT_DIST.ngc>.
WARNING:Xst:1814 - Core <MEM_DEF_CNT_DIST.ngc> does not contain any logic.
Reading core <MEM_DEF_CNT_DIST.ngc>.
WARNING:Xst:1814 - Core <MEM_DEF_CNT_DIST.ngc> does not contain any logic.

Synthesizing (advanced) Unit <MEM_CTRL>.
The following registers are absorbed into counter <s_CNTHERE>: 1 register on signal <s_CNTHERE>.
The following registers are absorbed into counter <s_rd_ptr>: 1 register on signal <s_rd_ptr>.
Unit <MEM_CTRL> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 17-bit subtractor                                     : 1
# Counters                                             : 2
 6-bit up counter                                      : 1
 7-bit down counter                                    : 1
# Registers                                            : 152
 Flip-Flops                                            : 152
# Comparators                                          : 1
 16-bit comparator greater                             : 1
# Multiplexers                                         : 130
 1-bit 2-to-1 multiplexer                              : 128
 17-bit 2-to-1 multiplexer                             : 1
 64-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    s_CNT_16 in unit <EJ_CLEAR_COUNT>
    s_CNT_0 in unit <EJ_CLEAR_COUNT>
    s_CNT_1 in unit <EJ_CLEAR_COUNT>
    s_CNT_2 in unit <EJ_CLEAR_COUNT>
    s_CNT_3 in unit <EJ_CLEAR_COUNT>
    s_CNT_5 in unit <EJ_CLEAR_COUNT>
    s_CNT_6 in unit <EJ_CLEAR_COUNT>
    s_CNT_4 in unit <EJ_CLEAR_COUNT>
    s_CNT_7 in unit <EJ_CLEAR_COUNT>
    s_CNT_8 in unit <EJ_CLEAR_COUNT>
    s_CNT_10 in unit <EJ_CLEAR_COUNT>
    s_CNT_11 in unit <EJ_CLEAR_COUNT>
    s_CNT_9 in unit <EJ_CLEAR_COUNT>
    s_CNT_12 in unit <EJ_CLEAR_COUNT>
    s_CNT_13 in unit <EJ_CLEAR_COUNT>
    s_CNT_15 in unit <EJ_CLEAR_COUNT>
    s_CNT_14 in unit <EJ_CLEAR_COUNT>


Optimizing unit <MEM_CTRL> ...

Optimizing unit <EJ_CLEAR_COUNT> ...

Mapping all equations...
WARNING:Xst:2036 - Inserting OBUF on port <LENGTH_MEM_o<2>> driven by black box <EJ_SEL_MEM>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <LENGTH_MEM_o<1>> driven by black box <EJ_SEL_MEM>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <LENGTH_MEM_o<0>> driven by black box <EJ_SEL_MEM>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <COUNT_o<9>> driven by black box <EJ_SEL_MEM>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <COUNT_o<8>> driven by black box <EJ_SEL_MEM>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <COUNT_o<7>> driven by black box <EJ_SEL_MEM>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <COUNT_o<6>> driven by black box <EJ_SEL_MEM>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <COUNT_o<5>> driven by black box <EJ_SEL_MEM>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <COUNT_o<4>> driven by black box <EJ_SEL_MEM>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <COUNT_o<3>> driven by black box <EJ_SEL_MEM>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <COUNT_o<2>> driven by black box <EJ_SEL_MEM>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <COUNT_o<1>> driven by black box <EJ_SEL_MEM>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <COUNT_o<0>> driven by black box <EJ_SEL_MEM>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DEF_CNT_o<15>> driven by black box <MEM_DEF_CNT_DIST>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DEF_CNT_o<14>> driven by black box <MEM_DEF_CNT_DIST>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DEF_CNT_o<13>> driven by black box <MEM_DEF_CNT_DIST>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DEF_CNT_o<12>> driven by black box <MEM_DEF_CNT_DIST>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DEF_CNT_o<11>> driven by black box <MEM_DEF_CNT_DIST>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DEF_CNT_o<10>> driven by black box <MEM_DEF_CNT_DIST>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DEF_CNT_o<9>> driven by black box <MEM_DEF_CNT_DIST>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DEF_CNT_o<8>> driven by black box <MEM_DEF_CNT_DIST>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DEF_CNT_o<7>> driven by black box <MEM_DEF_CNT_DIST>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DEF_CNT_o<6>> driven by black box <MEM_DEF_CNT_DIST>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DEF_CNT_o<5>> driven by black box <MEM_DEF_CNT_DIST>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DEF_CNT_o<4>> driven by black box <MEM_DEF_CNT_DIST>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DEF_CNT_o<3>> driven by black box <MEM_DEF_CNT_DIST>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DEF_CNT_o<2>> driven by black box <MEM_DEF_CNT_DIST>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DEF_CNT_o<1>> driven by black box <MEM_DEF_CNT_DIST>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DEF_CNT_o<0>> driven by black box <MEM_DEF_CNT_DIST>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <EJ_CNT_o<15>> driven by black box <MEM_DEF_CNT_DIST>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <EJ_CNT_o<14>> driven by black box <MEM_DEF_CNT_DIST>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <EJ_CNT_o<13>> driven by black box <MEM_DEF_CNT_DIST>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <EJ_CNT_o<12>> driven by black box <MEM_DEF_CNT_DIST>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <EJ_CNT_o<11>> driven by black box <MEM_DEF_CNT_DIST>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <EJ_CNT_o<10>> driven by black box <MEM_DEF_CNT_DIST>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <EJ_CNT_o<9>> driven by black box <MEM_DEF_CNT_DIST>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <EJ_CNT_o<8>> driven by black box <MEM_DEF_CNT_DIST>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <EJ_CNT_o<7>> driven by black box <MEM_DEF_CNT_DIST>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <EJ_CNT_o<6>> driven by black box <MEM_DEF_CNT_DIST>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <EJ_CNT_o<5>> driven by black box <MEM_DEF_CNT_DIST>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <EJ_CNT_o<4>> driven by black box <MEM_DEF_CNT_DIST>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <EJ_CNT_o<3>> driven by black box <MEM_DEF_CNT_DIST>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <EJ_CNT_o<2>> driven by black box <MEM_DEF_CNT_DIST>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <EJ_CNT_o<1>> driven by black box <MEM_DEF_CNT_DIST>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <EJ_CNT_o<0>> driven by black box <MEM_DEF_CNT_DIST>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <PWM_o> driven by black box <EJ_SEL_MEM>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <ACTIVE_o> driven by black box <EJ_SEL_MEM>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <PROTEC_VALVE_o> driven by black box <EJ_SEL_MEM>. Possible simulation mismatch.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MEM_CTRL, actual ratio is 2.
FlipFlop s_overusage_a_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 183
 Flip-Flops                                            : 183

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MEM_CTRL.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 243
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 1
#      LUT2                        : 11
#      LUT3                        : 47
#      LUT4                        : 35
#      LUT5                        : 14
#      LUT6                        : 98
#      MUXCY                       : 16
#      VCC                         : 1
#      XORCY                       : 17
# FlipFlops/Latches                : 199
#      FDC                         : 82
#      FDE                         : 6
#      FDP                         : 17
#      FDR                         : 71
#      FDS                         : 7
#      LDC                         : 16
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 171
#      IBUF                        : 45
#      OBUF                        : 126
# Others                           : 3
#      EJ_SEL_MEM                  : 1
#      MEM_DEF_CNT_DIST            : 2

Device utilization summary:
---------------------------

Selected Device : 6slx25ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:             134  out of  30064     0%  
 Number of Slice LUTs:                  208  out of  15032     1%  
    Number used as Logic:               208  out of  15032     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    240
   Number with an unused Flip Flop:     106  out of    240    44%  
   Number with an unused LUT:            32  out of    240    13%  
   Number of fully used LUT-FF pairs:   102  out of    240    42%  
   Number of unique control sets:       115

IO Utilization: 
 Number of IOs:                         172
 Number of bonded IOBs:                 172  out of    186    92%  
    IOB Flip Flops/Latches:              65

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------+---------------------------------+-------+
Clock Signal                                                                           | Clock buffer(FF name)           | Load  |
---------------------------------------------------------------------------------------+---------------------------------+-------+
C18MHZ_i                                                                               | IBUF+BUFG                       | 84    |
s_overusage_1                                                                          | NONE(s_overusage_a_1)           | 1     |
s_overusage_0                                                                          | NONE(s_overusage_a_0)           | 2     |
s_overusage_4                                                                          | NONE(s_overusage_a_4)           | 1     |
s_overusage_2                                                                          | NONE(s_overusage_a_2)           | 1     |
s_overusage_3                                                                          | NONE(s_overusage_a_3)           | 1     |
s_overusage_5                                                                          | NONE(s_overusage_a_5)           | 1     |
s_overusage_6                                                                          | NONE(s_overusage_a_6)           | 1     |
s_overusage_7                                                                          | NONE(s_overusage_a_7)           | 1     |
s_overusage_8                                                                          | NONE(s_overusage_a_8)           | 1     |
s_overusage_11                                                                         | NONE(s_overusage_a_11)          | 1     |
s_overusage_9                                                                          | NONE(s_overusage_a_9)           | 1     |
s_overusage_10                                                                         | NONE(s_overusage_a_10)          | 1     |
s_overusage_14                                                                         | NONE(s_overusage_a_14)          | 1     |
s_overusage_12                                                                         | NONE(s_overusage_a_12)          | 1     |
s_overusage_13                                                                         | NONE(s_overusage_a_13)          | 1     |
s_overusage_17                                                                         | NONE(s_overusage_a_17)          | 1     |
s_overusage_15                                                                         | NONE(s_overusage_a_15)          | 1     |
s_overusage_16                                                                         | NONE(s_overusage_a_16)          | 1     |
s_overusage_18                                                                         | NONE(s_overusage_a_18)          | 1     |
s_overusage_19                                                                         | NONE(s_overusage_a_19)          | 1     |
s_overusage_20                                                                         | NONE(s_overusage_a_20)          | 1     |
s_overusage_21                                                                         | NONE(s_overusage_a_21)          | 1     |
s_overusage_24                                                                         | NONE(s_overusage_a_24)          | 1     |
s_overusage_22                                                                         | NONE(s_overusage_a_22)          | 1     |
s_overusage_23                                                                         | NONE(s_overusage_a_23)          | 1     |
s_overusage_27                                                                         | NONE(s_overusage_a_27)          | 1     |
s_overusage_25                                                                         | NONE(s_overusage_a_25)          | 1     |
s_overusage_26                                                                         | NONE(s_overusage_a_26)          | 1     |
s_overusage_30                                                                         | NONE(s_overusage_a_30)          | 1     |
s_overusage_28                                                                         | NONE(s_overusage_a_28)          | 1     |
s_overusage_29                                                                         | NONE(s_overusage_a_29)          | 1     |
s_overusage_33                                                                         | NONE(s_overusage_b_1)           | 1     |
s_overusage_31                                                                         | NONE(s_overusage_a_31)          | 1     |
s_overusage_32                                                                         | NONE(s_overusage_b_0)           | 1     |
s_overusage_36                                                                         | NONE(s_overusage_b_4)           | 1     |
s_overusage_34                                                                         | NONE(s_overusage_b_2)           | 1     |
s_overusage_35                                                                         | NONE(s_overusage_b_3)           | 1     |
s_overusage_39                                                                         | NONE(s_overusage_b_7)           | 1     |
s_overusage_37                                                                         | NONE(s_overusage_b_5)           | 1     |
s_overusage_38                                                                         | NONE(s_overusage_b_6)           | 1     |
s_overusage_42                                                                         | NONE(s_overusage_b_10)          | 1     |
s_overusage_40                                                                         | NONE(s_overusage_b_8)           | 1     |
s_overusage_41                                                                         | NONE(s_overusage_b_9)           | 1     |
s_overusage_43                                                                         | NONE(s_overusage_b_11)          | 1     |
s_overusage_44                                                                         | NONE(s_overusage_b_12)          | 1     |
s_overusage_45                                                                         | NONE(s_overusage_b_13)          | 1     |
s_overusage_46                                                                         | NONE(s_overusage_b_14)          | 1     |
s_overusage_49                                                                         | NONE(s_overusage_b_17)          | 1     |
s_overusage_47                                                                         | NONE(s_overusage_b_15)          | 1     |
s_overusage_48                                                                         | NONE(s_overusage_b_16)          | 1     |
s_overusage_52                                                                         | NONE(s_overusage_b_20)          | 1     |
s_overusage_50                                                                         | NONE(s_overusage_b_18)          | 1     |
s_overusage_51                                                                         | NONE(s_overusage_b_19)          | 1     |
s_overusage_55                                                                         | NONE(s_overusage_b_23)          | 1     |
s_overusage_53                                                                         | NONE(s_overusage_b_21)          | 1     |
s_overusage_54                                                                         | NONE(s_overusage_b_22)          | 1     |
s_overusage_56                                                                         | NONE(s_overusage_b_24)          | 1     |
s_overusage_57                                                                         | NONE(s_overusage_b_25)          | 1     |
s_overusage_58                                                                         | NONE(s_overusage_b_26)          | 1     |
s_overusage_59                                                                         | NONE(s_overusage_b_27)          | 1     |
s_overusage_62                                                                         | NONE(s_overusage_b_30)          | 1     |
s_overusage_60                                                                         | NONE(s_overusage_b_28)          | 1     |
s_overusage_61                                                                         | NONE(s_overusage_b_29)          | 1     |
s_overusage_63                                                                         | NONE(s_overusage_b_31)          | 1     |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[16]_AND_3_o(i_EJ_CLEAR/RST_i_s_TEMPO_CNT[16]_AND_3_o1:O)  | NONE(*)(i_EJ_CLEAR/s_CNT_16_LDC)| 1     |
C3KHZ_i                                                                                | BUFGP                           | 34    |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[0]_AND_35_o(i_EJ_CLEAR/RST_i_s_TEMPO_CNT[0]_AND_35_o1:O)  | NONE(*)(i_EJ_CLEAR/s_CNT_0_LDC) | 1     |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[1]_AND_33_o(i_EJ_CLEAR/RST_i_s_TEMPO_CNT[1]_AND_33_o1:O)  | NONE(*)(i_EJ_CLEAR/s_CNT_1_LDC) | 1     |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[2]_AND_31_o(i_EJ_CLEAR/RST_i_s_TEMPO_CNT[2]_AND_31_o1:O)  | NONE(*)(i_EJ_CLEAR/s_CNT_2_LDC) | 1     |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[3]_AND_29_o(i_EJ_CLEAR/RST_i_s_TEMPO_CNT[3]_AND_29_o1:O)  | NONE(*)(i_EJ_CLEAR/s_CNT_3_LDC) | 1     |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[5]_AND_25_o(i_EJ_CLEAR/RST_i_s_TEMPO_CNT[5]_AND_25_o1:O)  | NONE(*)(i_EJ_CLEAR/s_CNT_5_LDC) | 1     |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[6]_AND_23_o(i_EJ_CLEAR/RST_i_s_TEMPO_CNT[6]_AND_23_o1:O)  | NONE(*)(i_EJ_CLEAR/s_CNT_6_LDC) | 1     |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[4]_AND_27_o(i_EJ_CLEAR/RST_i_s_TEMPO_CNT[4]_AND_27_o1:O)  | NONE(*)(i_EJ_CLEAR/s_CNT_4_LDC) | 1     |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[7]_AND_21_o(i_EJ_CLEAR/RST_i_s_TEMPO_CNT[7]_AND_21_o1:O)  | NONE(*)(i_EJ_CLEAR/s_CNT_7_LDC) | 1     |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[8]_AND_19_o(i_EJ_CLEAR/RST_i_s_TEMPO_CNT[8]_AND_19_o1:O)  | NONE(*)(i_EJ_CLEAR/s_CNT_8_LDC) | 1     |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[10]_AND_15_o(i_EJ_CLEAR/RST_i_s_TEMPO_CNT[10]_AND_15_o1:O)| NONE(*)(i_EJ_CLEAR/s_CNT_10_LDC)| 1     |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[11]_AND_13_o(i_EJ_CLEAR/RST_i_s_TEMPO_CNT[11]_AND_13_o1:O)| NONE(*)(i_EJ_CLEAR/s_CNT_11_LDC)| 1     |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[14]_AND_7_o(i_EJ_CLEAR/RST_i_s_TEMPO_CNT[14]_AND_7_o1:O)  | NONE(*)(i_EJ_CLEAR/s_CNT_9_LDC) | 1     |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[12]_AND_11_o(i_EJ_CLEAR/RST_i_s_TEMPO_CNT[12]_AND_11_o1:O)| NONE(*)(i_EJ_CLEAR/s_CNT_12_LDC)| 1     |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[13]_AND_9_o(i_EJ_CLEAR/RST_i_s_TEMPO_CNT[13]_AND_9_o1:O)  | NONE(*)(i_EJ_CLEAR/s_CNT_13_LDC)| 1     |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[15]_AND_5_o(i_EJ_CLEAR/RST_i_s_TEMPO_CNT[15]_AND_5_o1:O)  | NONE(*)(i_EJ_CLEAR/s_CNT_15_LDC)| 1     |
---------------------------------------------------------------------------------------+---------------------------------+-------+
(*) These 16 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.921ns (Maximum Frequency: 255.040MHz)
   Minimum input arrival time before clock: 5.179ns
   Maximum output required time after clock: 5.001ns
   Maximum combinational path delay: 6.414ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'C18MHZ_i'
  Clock period: 3.427ns (frequency: 291.771MHz)
  Total number of paths / destination ports: 168 / 84
-------------------------------------------------------------------------
Delay:               3.427ns (Levels of Logic = 3)
  Source:            s_CNTHERE_3 (FF)
  Destination:       s_CNTHERE_6 (FF)
  Source Clock:      C18MHZ_i rising
  Destination Clock: C18MHZ_i rising

  Data Path: s_CNTHERE_3 to s_CNTHERE_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              7   0.447   1.002  s_CNTHERE_3 (s_CNTHERE_3)
     LUT3:I0->O            1   0.205   0.580  Mcount_s_CNTHERE_eqn_61_SW0 (N4)
     LUT6:I5->O            1   0.205   0.684  Mcount_s_CNTHERE_eqn_61 (Mcount_s_CNTHERE_eqn_6)
     LUT3:I1->O            1   0.203   0.000  s_CNTHERE_6_rstpot (s_CNTHERE_6_rstpot)
     FDS:D                     0.102          s_CNTHERE_6
    ----------------------------------------
    Total                      3.427ns (1.162ns logic, 2.265ns route)
                                       (33.9% logic, 66.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'C3KHZ_i'
  Clock period: 3.921ns (frequency: 255.040MHz)
  Total number of paths / destination ports: 1768 / 34
-------------------------------------------------------------------------
Delay:               3.921ns (Levels of Logic = 18)
  Source:            i_EJ_CLEAR/s_CNT_0_C_0 (FF)
  Destination:       i_EJ_CLEAR/s_CNT_14_C_14 (FF)
  Source Clock:      C3KHZ_i rising
  Destination Clock: C3KHZ_i rising

  Data Path: i_EJ_CLEAR/s_CNT_0_C_0 to i_EJ_CLEAR/s_CNT_14_C_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.684  i_EJ_CLEAR/s_CNT_0_C_0 (i_EJ_CLEAR/s_CNT_0_C_0)
     LUT3:I1->O            3   0.203   0.651  i_EJ_CLEAR/s_CNT_01 (i_EJ_CLEAR/s_CNT_0)
     LUT1:I0->O            1   0.205   0.000  i_EJ_CLEAR/Msub_GND_8_o_GND_8_o_sub_4_OUT<16:0>_cy<0>_rt (i_EJ_CLEAR/Msub_GND_8_o_GND_8_o_sub_4_OUT<16:0>_cy<0>_rt)
     MUXCY:S->O            1   0.172   0.000  i_EJ_CLEAR/Msub_GND_8_o_GND_8_o_sub_4_OUT<16:0>_cy<0> (i_EJ_CLEAR/Msub_GND_8_o_GND_8_o_sub_4_OUT<16:0>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  i_EJ_CLEAR/Msub_GND_8_o_GND_8_o_sub_4_OUT<16:0>_cy<1> (i_EJ_CLEAR/Msub_GND_8_o_GND_8_o_sub_4_OUT<16:0>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  i_EJ_CLEAR/Msub_GND_8_o_GND_8_o_sub_4_OUT<16:0>_cy<2> (i_EJ_CLEAR/Msub_GND_8_o_GND_8_o_sub_4_OUT<16:0>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  i_EJ_CLEAR/Msub_GND_8_o_GND_8_o_sub_4_OUT<16:0>_cy<3> (i_EJ_CLEAR/Msub_GND_8_o_GND_8_o_sub_4_OUT<16:0>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  i_EJ_CLEAR/Msub_GND_8_o_GND_8_o_sub_4_OUT<16:0>_cy<4> (i_EJ_CLEAR/Msub_GND_8_o_GND_8_o_sub_4_OUT<16:0>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  i_EJ_CLEAR/Msub_GND_8_o_GND_8_o_sub_4_OUT<16:0>_cy<5> (i_EJ_CLEAR/Msub_GND_8_o_GND_8_o_sub_4_OUT<16:0>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  i_EJ_CLEAR/Msub_GND_8_o_GND_8_o_sub_4_OUT<16:0>_cy<6> (i_EJ_CLEAR/Msub_GND_8_o_GND_8_o_sub_4_OUT<16:0>_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  i_EJ_CLEAR/Msub_GND_8_o_GND_8_o_sub_4_OUT<16:0>_cy<7> (i_EJ_CLEAR/Msub_GND_8_o_GND_8_o_sub_4_OUT<16:0>_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  i_EJ_CLEAR/Msub_GND_8_o_GND_8_o_sub_4_OUT<16:0>_cy<8> (i_EJ_CLEAR/Msub_GND_8_o_GND_8_o_sub_4_OUT<16:0>_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  i_EJ_CLEAR/Msub_GND_8_o_GND_8_o_sub_4_OUT<16:0>_cy<9> (i_EJ_CLEAR/Msub_GND_8_o_GND_8_o_sub_4_OUT<16:0>_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  i_EJ_CLEAR/Msub_GND_8_o_GND_8_o_sub_4_OUT<16:0>_cy<10> (i_EJ_CLEAR/Msub_GND_8_o_GND_8_o_sub_4_OUT<16:0>_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  i_EJ_CLEAR/Msub_GND_8_o_GND_8_o_sub_4_OUT<16:0>_cy<11> (i_EJ_CLEAR/Msub_GND_8_o_GND_8_o_sub_4_OUT<16:0>_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  i_EJ_CLEAR/Msub_GND_8_o_GND_8_o_sub_4_OUT<16:0>_cy<12> (i_EJ_CLEAR/Msub_GND_8_o_GND_8_o_sub_4_OUT<16:0>_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  i_EJ_CLEAR/Msub_GND_8_o_GND_8_o_sub_4_OUT<16:0>_cy<13> (i_EJ_CLEAR/Msub_GND_8_o_GND_8_o_sub_4_OUT<16:0>_cy<13>)
     XORCY:CI->O           1   0.180   0.827  i_EJ_CLEAR/Msub_GND_8_o_GND_8_o_sub_4_OUT<16:0>_xor<14> (i_EJ_CLEAR/GND_8_o_GND_8_o_sub_4_OUT<14>)
     LUT6:I2->O            2   0.203   0.000  i_EJ_CLEAR/Mmux_GND_8_o_s_TEMPO_CNT[16]_mux_4_OUT61 (i_EJ_CLEAR/GND_8_o_s_TEMPO_CNT[16]_mux_4_OUT<14>)
     FDC:D                     0.102          i_EJ_CLEAR/s_CNT_14_C_14
    ----------------------------------------
    Total                      3.921ns (1.759ns logic, 2.162ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'C18MHZ_i'
  Total number of paths / destination ports: 1492 / 148
-------------------------------------------------------------------------
Offset:              4.407ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_cnt_ptr_0 (FF)
  Destination Clock: C18MHZ_i rising

  Data Path: RST_i to s_cnt_ptr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   1.913  RST_i_IBUF (RST_i_IBUF)
     INV:I->O              6   0.206   0.744  RST_i_inv1_INV_0 (RST_i_inv)
     FDE:CE                    0.322          s_cnt_ptr_0
    ----------------------------------------
    Total                      4.407ns (1.750ns logic, 2.657ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_1'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.179ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_a_1 (FF)
  Destination Clock: s_overusage_1 rising

  Data Path: RST_i to s_overusage_a_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           33   0.203   1.305  RST_i_OVERUSAGE_CLR_A_i_OR_23_o1 (RST_i_OVERUSAGE_CLR_A_i_OR_23_o)
     FDC:CLR                   0.430          s_overusage_a_1
    ----------------------------------------
    Total                      5.179ns (1.855ns logic, 3.324ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_0'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              5.179ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_a_0 (FF)
  Destination Clock: s_overusage_0 rising

  Data Path: RST_i to s_overusage_a_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           33   0.203   1.305  RST_i_OVERUSAGE_CLR_A_i_OR_23_o1 (RST_i_OVERUSAGE_CLR_A_i_OR_23_o)
     FDC:CLR                   0.430          s_overusage_a_0
    ----------------------------------------
    Total                      5.179ns (1.855ns logic, 3.324ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_4'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.179ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_a_4 (FF)
  Destination Clock: s_overusage_4 rising

  Data Path: RST_i to s_overusage_a_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           33   0.203   1.305  RST_i_OVERUSAGE_CLR_A_i_OR_23_o1 (RST_i_OVERUSAGE_CLR_A_i_OR_23_o)
     FDC:CLR                   0.430          s_overusage_a_4
    ----------------------------------------
    Total                      5.179ns (1.855ns logic, 3.324ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_2'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.179ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_a_2 (FF)
  Destination Clock: s_overusage_2 rising

  Data Path: RST_i to s_overusage_a_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           33   0.203   1.305  RST_i_OVERUSAGE_CLR_A_i_OR_23_o1 (RST_i_OVERUSAGE_CLR_A_i_OR_23_o)
     FDC:CLR                   0.430          s_overusage_a_2
    ----------------------------------------
    Total                      5.179ns (1.855ns logic, 3.324ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_3'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.179ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_a_3 (FF)
  Destination Clock: s_overusage_3 rising

  Data Path: RST_i to s_overusage_a_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           33   0.203   1.305  RST_i_OVERUSAGE_CLR_A_i_OR_23_o1 (RST_i_OVERUSAGE_CLR_A_i_OR_23_o)
     FDC:CLR                   0.430          s_overusage_a_3
    ----------------------------------------
    Total                      5.179ns (1.855ns logic, 3.324ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_5'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.179ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_a_5 (FF)
  Destination Clock: s_overusage_5 rising

  Data Path: RST_i to s_overusage_a_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           33   0.203   1.305  RST_i_OVERUSAGE_CLR_A_i_OR_23_o1 (RST_i_OVERUSAGE_CLR_A_i_OR_23_o)
     FDC:CLR                   0.430          s_overusage_a_5
    ----------------------------------------
    Total                      5.179ns (1.855ns logic, 3.324ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_6'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.179ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_a_6 (FF)
  Destination Clock: s_overusage_6 rising

  Data Path: RST_i to s_overusage_a_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           33   0.203   1.305  RST_i_OVERUSAGE_CLR_A_i_OR_23_o1 (RST_i_OVERUSAGE_CLR_A_i_OR_23_o)
     FDC:CLR                   0.430          s_overusage_a_6
    ----------------------------------------
    Total                      5.179ns (1.855ns logic, 3.324ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_7'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.179ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_a_7 (FF)
  Destination Clock: s_overusage_7 rising

  Data Path: RST_i to s_overusage_a_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           33   0.203   1.305  RST_i_OVERUSAGE_CLR_A_i_OR_23_o1 (RST_i_OVERUSAGE_CLR_A_i_OR_23_o)
     FDC:CLR                   0.430          s_overusage_a_7
    ----------------------------------------
    Total                      5.179ns (1.855ns logic, 3.324ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_8'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.179ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_a_8 (FF)
  Destination Clock: s_overusage_8 rising

  Data Path: RST_i to s_overusage_a_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           33   0.203   1.305  RST_i_OVERUSAGE_CLR_A_i_OR_23_o1 (RST_i_OVERUSAGE_CLR_A_i_OR_23_o)
     FDC:CLR                   0.430          s_overusage_a_8
    ----------------------------------------
    Total                      5.179ns (1.855ns logic, 3.324ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_11'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.179ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_a_11 (FF)
  Destination Clock: s_overusage_11 rising

  Data Path: RST_i to s_overusage_a_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           33   0.203   1.305  RST_i_OVERUSAGE_CLR_A_i_OR_23_o1 (RST_i_OVERUSAGE_CLR_A_i_OR_23_o)
     FDC:CLR                   0.430          s_overusage_a_11
    ----------------------------------------
    Total                      5.179ns (1.855ns logic, 3.324ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_9'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.179ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_a_9 (FF)
  Destination Clock: s_overusage_9 rising

  Data Path: RST_i to s_overusage_a_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           33   0.203   1.305  RST_i_OVERUSAGE_CLR_A_i_OR_23_o1 (RST_i_OVERUSAGE_CLR_A_i_OR_23_o)
     FDC:CLR                   0.430          s_overusage_a_9
    ----------------------------------------
    Total                      5.179ns (1.855ns logic, 3.324ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_10'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.179ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_a_10 (FF)
  Destination Clock: s_overusage_10 rising

  Data Path: RST_i to s_overusage_a_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           33   0.203   1.305  RST_i_OVERUSAGE_CLR_A_i_OR_23_o1 (RST_i_OVERUSAGE_CLR_A_i_OR_23_o)
     FDC:CLR                   0.430          s_overusage_a_10
    ----------------------------------------
    Total                      5.179ns (1.855ns logic, 3.324ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_14'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.179ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_a_14 (FF)
  Destination Clock: s_overusage_14 rising

  Data Path: RST_i to s_overusage_a_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           33   0.203   1.305  RST_i_OVERUSAGE_CLR_A_i_OR_23_o1 (RST_i_OVERUSAGE_CLR_A_i_OR_23_o)
     FDC:CLR                   0.430          s_overusage_a_14
    ----------------------------------------
    Total                      5.179ns (1.855ns logic, 3.324ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_12'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.179ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_a_12 (FF)
  Destination Clock: s_overusage_12 rising

  Data Path: RST_i to s_overusage_a_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           33   0.203   1.305  RST_i_OVERUSAGE_CLR_A_i_OR_23_o1 (RST_i_OVERUSAGE_CLR_A_i_OR_23_o)
     FDC:CLR                   0.430          s_overusage_a_12
    ----------------------------------------
    Total                      5.179ns (1.855ns logic, 3.324ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_13'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.179ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_a_13 (FF)
  Destination Clock: s_overusage_13 rising

  Data Path: RST_i to s_overusage_a_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           33   0.203   1.305  RST_i_OVERUSAGE_CLR_A_i_OR_23_o1 (RST_i_OVERUSAGE_CLR_A_i_OR_23_o)
     FDC:CLR                   0.430          s_overusage_a_13
    ----------------------------------------
    Total                      5.179ns (1.855ns logic, 3.324ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_17'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.179ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_a_17 (FF)
  Destination Clock: s_overusage_17 rising

  Data Path: RST_i to s_overusage_a_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           33   0.203   1.305  RST_i_OVERUSAGE_CLR_A_i_OR_23_o1 (RST_i_OVERUSAGE_CLR_A_i_OR_23_o)
     FDC:CLR                   0.430          s_overusage_a_17
    ----------------------------------------
    Total                      5.179ns (1.855ns logic, 3.324ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_15'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.179ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_a_15 (FF)
  Destination Clock: s_overusage_15 rising

  Data Path: RST_i to s_overusage_a_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           33   0.203   1.305  RST_i_OVERUSAGE_CLR_A_i_OR_23_o1 (RST_i_OVERUSAGE_CLR_A_i_OR_23_o)
     FDC:CLR                   0.430          s_overusage_a_15
    ----------------------------------------
    Total                      5.179ns (1.855ns logic, 3.324ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_16'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.179ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_a_16 (FF)
  Destination Clock: s_overusage_16 rising

  Data Path: RST_i to s_overusage_a_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           33   0.203   1.305  RST_i_OVERUSAGE_CLR_A_i_OR_23_o1 (RST_i_OVERUSAGE_CLR_A_i_OR_23_o)
     FDC:CLR                   0.430          s_overusage_a_16
    ----------------------------------------
    Total                      5.179ns (1.855ns logic, 3.324ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_18'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.179ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_a_18 (FF)
  Destination Clock: s_overusage_18 rising

  Data Path: RST_i to s_overusage_a_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           33   0.203   1.305  RST_i_OVERUSAGE_CLR_A_i_OR_23_o1 (RST_i_OVERUSAGE_CLR_A_i_OR_23_o)
     FDC:CLR                   0.430          s_overusage_a_18
    ----------------------------------------
    Total                      5.179ns (1.855ns logic, 3.324ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_19'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.179ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_a_19 (FF)
  Destination Clock: s_overusage_19 rising

  Data Path: RST_i to s_overusage_a_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           33   0.203   1.305  RST_i_OVERUSAGE_CLR_A_i_OR_23_o1 (RST_i_OVERUSAGE_CLR_A_i_OR_23_o)
     FDC:CLR                   0.430          s_overusage_a_19
    ----------------------------------------
    Total                      5.179ns (1.855ns logic, 3.324ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_20'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.179ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_a_20 (FF)
  Destination Clock: s_overusage_20 rising

  Data Path: RST_i to s_overusage_a_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           33   0.203   1.305  RST_i_OVERUSAGE_CLR_A_i_OR_23_o1 (RST_i_OVERUSAGE_CLR_A_i_OR_23_o)
     FDC:CLR                   0.430          s_overusage_a_20
    ----------------------------------------
    Total                      5.179ns (1.855ns logic, 3.324ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_21'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.179ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_a_21 (FF)
  Destination Clock: s_overusage_21 rising

  Data Path: RST_i to s_overusage_a_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           33   0.203   1.305  RST_i_OVERUSAGE_CLR_A_i_OR_23_o1 (RST_i_OVERUSAGE_CLR_A_i_OR_23_o)
     FDC:CLR                   0.430          s_overusage_a_21
    ----------------------------------------
    Total                      5.179ns (1.855ns logic, 3.324ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_24'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.179ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_a_24 (FF)
  Destination Clock: s_overusage_24 rising

  Data Path: RST_i to s_overusage_a_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           33   0.203   1.305  RST_i_OVERUSAGE_CLR_A_i_OR_23_o1 (RST_i_OVERUSAGE_CLR_A_i_OR_23_o)
     FDC:CLR                   0.430          s_overusage_a_24
    ----------------------------------------
    Total                      5.179ns (1.855ns logic, 3.324ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_22'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.179ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_a_22 (FF)
  Destination Clock: s_overusage_22 rising

  Data Path: RST_i to s_overusage_a_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           33   0.203   1.305  RST_i_OVERUSAGE_CLR_A_i_OR_23_o1 (RST_i_OVERUSAGE_CLR_A_i_OR_23_o)
     FDC:CLR                   0.430          s_overusage_a_22
    ----------------------------------------
    Total                      5.179ns (1.855ns logic, 3.324ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_23'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.179ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_a_23 (FF)
  Destination Clock: s_overusage_23 rising

  Data Path: RST_i to s_overusage_a_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           33   0.203   1.305  RST_i_OVERUSAGE_CLR_A_i_OR_23_o1 (RST_i_OVERUSAGE_CLR_A_i_OR_23_o)
     FDC:CLR                   0.430          s_overusage_a_23
    ----------------------------------------
    Total                      5.179ns (1.855ns logic, 3.324ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_27'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.179ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_a_27 (FF)
  Destination Clock: s_overusage_27 rising

  Data Path: RST_i to s_overusage_a_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           33   0.203   1.305  RST_i_OVERUSAGE_CLR_A_i_OR_23_o1 (RST_i_OVERUSAGE_CLR_A_i_OR_23_o)
     FDC:CLR                   0.430          s_overusage_a_27
    ----------------------------------------
    Total                      5.179ns (1.855ns logic, 3.324ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_25'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.179ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_a_25 (FF)
  Destination Clock: s_overusage_25 rising

  Data Path: RST_i to s_overusage_a_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           33   0.203   1.305  RST_i_OVERUSAGE_CLR_A_i_OR_23_o1 (RST_i_OVERUSAGE_CLR_A_i_OR_23_o)
     FDC:CLR                   0.430          s_overusage_a_25
    ----------------------------------------
    Total                      5.179ns (1.855ns logic, 3.324ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_26'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.179ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_a_26 (FF)
  Destination Clock: s_overusage_26 rising

  Data Path: RST_i to s_overusage_a_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           33   0.203   1.305  RST_i_OVERUSAGE_CLR_A_i_OR_23_o1 (RST_i_OVERUSAGE_CLR_A_i_OR_23_o)
     FDC:CLR                   0.430          s_overusage_a_26
    ----------------------------------------
    Total                      5.179ns (1.855ns logic, 3.324ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_30'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.179ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_a_30 (FF)
  Destination Clock: s_overusage_30 rising

  Data Path: RST_i to s_overusage_a_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           33   0.203   1.305  RST_i_OVERUSAGE_CLR_A_i_OR_23_o1 (RST_i_OVERUSAGE_CLR_A_i_OR_23_o)
     FDC:CLR                   0.430          s_overusage_a_30
    ----------------------------------------
    Total                      5.179ns (1.855ns logic, 3.324ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_28'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.179ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_a_28 (FF)
  Destination Clock: s_overusage_28 rising

  Data Path: RST_i to s_overusage_a_28
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           33   0.203   1.305  RST_i_OVERUSAGE_CLR_A_i_OR_23_o1 (RST_i_OVERUSAGE_CLR_A_i_OR_23_o)
     FDC:CLR                   0.430          s_overusage_a_28
    ----------------------------------------
    Total                      5.179ns (1.855ns logic, 3.324ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_29'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.179ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_a_29 (FF)
  Destination Clock: s_overusage_29 rising

  Data Path: RST_i to s_overusage_a_29
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           33   0.203   1.305  RST_i_OVERUSAGE_CLR_A_i_OR_23_o1 (RST_i_OVERUSAGE_CLR_A_i_OR_23_o)
     FDC:CLR                   0.430          s_overusage_a_29
    ----------------------------------------
    Total                      5.179ns (1.855ns logic, 3.324ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_33'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.165ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_b_1 (FF)
  Destination Clock: s_overusage_33 rising

  Data Path: RST_i to s_overusage_b_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           32   0.203   1.291  RST_i_OVERUSAGE_CLR_B_i_OR_24_o1 (RST_i_OVERUSAGE_CLR_B_i_OR_24_o)
     FDC:CLR                   0.430          s_overusage_b_1
    ----------------------------------------
    Total                      5.165ns (1.855ns logic, 3.310ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_31'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.179ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_a_31 (FF)
  Destination Clock: s_overusage_31 rising

  Data Path: RST_i to s_overusage_a_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           33   0.203   1.305  RST_i_OVERUSAGE_CLR_A_i_OR_23_o1 (RST_i_OVERUSAGE_CLR_A_i_OR_23_o)
     FDC:CLR                   0.430          s_overusage_a_31
    ----------------------------------------
    Total                      5.179ns (1.855ns logic, 3.324ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_32'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.165ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_b_0 (FF)
  Destination Clock: s_overusage_32 rising

  Data Path: RST_i to s_overusage_b_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           32   0.203   1.291  RST_i_OVERUSAGE_CLR_B_i_OR_24_o1 (RST_i_OVERUSAGE_CLR_B_i_OR_24_o)
     FDC:CLR                   0.430          s_overusage_b_0
    ----------------------------------------
    Total                      5.165ns (1.855ns logic, 3.310ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_36'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.165ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_b_4 (FF)
  Destination Clock: s_overusage_36 rising

  Data Path: RST_i to s_overusage_b_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           32   0.203   1.291  RST_i_OVERUSAGE_CLR_B_i_OR_24_o1 (RST_i_OVERUSAGE_CLR_B_i_OR_24_o)
     FDC:CLR                   0.430          s_overusage_b_4
    ----------------------------------------
    Total                      5.165ns (1.855ns logic, 3.310ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_34'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.165ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_b_2 (FF)
  Destination Clock: s_overusage_34 rising

  Data Path: RST_i to s_overusage_b_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           32   0.203   1.291  RST_i_OVERUSAGE_CLR_B_i_OR_24_o1 (RST_i_OVERUSAGE_CLR_B_i_OR_24_o)
     FDC:CLR                   0.430          s_overusage_b_2
    ----------------------------------------
    Total                      5.165ns (1.855ns logic, 3.310ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_35'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.165ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_b_3 (FF)
  Destination Clock: s_overusage_35 rising

  Data Path: RST_i to s_overusage_b_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           32   0.203   1.291  RST_i_OVERUSAGE_CLR_B_i_OR_24_o1 (RST_i_OVERUSAGE_CLR_B_i_OR_24_o)
     FDC:CLR                   0.430          s_overusage_b_3
    ----------------------------------------
    Total                      5.165ns (1.855ns logic, 3.310ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_39'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.165ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_b_7 (FF)
  Destination Clock: s_overusage_39 rising

  Data Path: RST_i to s_overusage_b_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           32   0.203   1.291  RST_i_OVERUSAGE_CLR_B_i_OR_24_o1 (RST_i_OVERUSAGE_CLR_B_i_OR_24_o)
     FDC:CLR                   0.430          s_overusage_b_7
    ----------------------------------------
    Total                      5.165ns (1.855ns logic, 3.310ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_37'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.165ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_b_5 (FF)
  Destination Clock: s_overusage_37 rising

  Data Path: RST_i to s_overusage_b_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           32   0.203   1.291  RST_i_OVERUSAGE_CLR_B_i_OR_24_o1 (RST_i_OVERUSAGE_CLR_B_i_OR_24_o)
     FDC:CLR                   0.430          s_overusage_b_5
    ----------------------------------------
    Total                      5.165ns (1.855ns logic, 3.310ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_38'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.165ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_b_6 (FF)
  Destination Clock: s_overusage_38 rising

  Data Path: RST_i to s_overusage_b_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           32   0.203   1.291  RST_i_OVERUSAGE_CLR_B_i_OR_24_o1 (RST_i_OVERUSAGE_CLR_B_i_OR_24_o)
     FDC:CLR                   0.430          s_overusage_b_6
    ----------------------------------------
    Total                      5.165ns (1.855ns logic, 3.310ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_42'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.165ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_b_10 (FF)
  Destination Clock: s_overusage_42 rising

  Data Path: RST_i to s_overusage_b_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           32   0.203   1.291  RST_i_OVERUSAGE_CLR_B_i_OR_24_o1 (RST_i_OVERUSAGE_CLR_B_i_OR_24_o)
     FDC:CLR                   0.430          s_overusage_b_10
    ----------------------------------------
    Total                      5.165ns (1.855ns logic, 3.310ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_40'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.165ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_b_8 (FF)
  Destination Clock: s_overusage_40 rising

  Data Path: RST_i to s_overusage_b_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           32   0.203   1.291  RST_i_OVERUSAGE_CLR_B_i_OR_24_o1 (RST_i_OVERUSAGE_CLR_B_i_OR_24_o)
     FDC:CLR                   0.430          s_overusage_b_8
    ----------------------------------------
    Total                      5.165ns (1.855ns logic, 3.310ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_41'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.165ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_b_9 (FF)
  Destination Clock: s_overusage_41 rising

  Data Path: RST_i to s_overusage_b_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           32   0.203   1.291  RST_i_OVERUSAGE_CLR_B_i_OR_24_o1 (RST_i_OVERUSAGE_CLR_B_i_OR_24_o)
     FDC:CLR                   0.430          s_overusage_b_9
    ----------------------------------------
    Total                      5.165ns (1.855ns logic, 3.310ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_43'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.165ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_b_11 (FF)
  Destination Clock: s_overusage_43 rising

  Data Path: RST_i to s_overusage_b_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           32   0.203   1.291  RST_i_OVERUSAGE_CLR_B_i_OR_24_o1 (RST_i_OVERUSAGE_CLR_B_i_OR_24_o)
     FDC:CLR                   0.430          s_overusage_b_11
    ----------------------------------------
    Total                      5.165ns (1.855ns logic, 3.310ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_44'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.165ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_b_12 (FF)
  Destination Clock: s_overusage_44 rising

  Data Path: RST_i to s_overusage_b_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           32   0.203   1.291  RST_i_OVERUSAGE_CLR_B_i_OR_24_o1 (RST_i_OVERUSAGE_CLR_B_i_OR_24_o)
     FDC:CLR                   0.430          s_overusage_b_12
    ----------------------------------------
    Total                      5.165ns (1.855ns logic, 3.310ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_45'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.165ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_b_13 (FF)
  Destination Clock: s_overusage_45 rising

  Data Path: RST_i to s_overusage_b_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           32   0.203   1.291  RST_i_OVERUSAGE_CLR_B_i_OR_24_o1 (RST_i_OVERUSAGE_CLR_B_i_OR_24_o)
     FDC:CLR                   0.430          s_overusage_b_13
    ----------------------------------------
    Total                      5.165ns (1.855ns logic, 3.310ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_46'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.165ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_b_14 (FF)
  Destination Clock: s_overusage_46 rising

  Data Path: RST_i to s_overusage_b_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           32   0.203   1.291  RST_i_OVERUSAGE_CLR_B_i_OR_24_o1 (RST_i_OVERUSAGE_CLR_B_i_OR_24_o)
     FDC:CLR                   0.430          s_overusage_b_14
    ----------------------------------------
    Total                      5.165ns (1.855ns logic, 3.310ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_49'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.165ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_b_17 (FF)
  Destination Clock: s_overusage_49 rising

  Data Path: RST_i to s_overusage_b_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           32   0.203   1.291  RST_i_OVERUSAGE_CLR_B_i_OR_24_o1 (RST_i_OVERUSAGE_CLR_B_i_OR_24_o)
     FDC:CLR                   0.430          s_overusage_b_17
    ----------------------------------------
    Total                      5.165ns (1.855ns logic, 3.310ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_47'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.165ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_b_15 (FF)
  Destination Clock: s_overusage_47 rising

  Data Path: RST_i to s_overusage_b_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           32   0.203   1.291  RST_i_OVERUSAGE_CLR_B_i_OR_24_o1 (RST_i_OVERUSAGE_CLR_B_i_OR_24_o)
     FDC:CLR                   0.430          s_overusage_b_15
    ----------------------------------------
    Total                      5.165ns (1.855ns logic, 3.310ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_48'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.165ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_b_16 (FF)
  Destination Clock: s_overusage_48 rising

  Data Path: RST_i to s_overusage_b_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           32   0.203   1.291  RST_i_OVERUSAGE_CLR_B_i_OR_24_o1 (RST_i_OVERUSAGE_CLR_B_i_OR_24_o)
     FDC:CLR                   0.430          s_overusage_b_16
    ----------------------------------------
    Total                      5.165ns (1.855ns logic, 3.310ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_52'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.165ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_b_20 (FF)
  Destination Clock: s_overusage_52 rising

  Data Path: RST_i to s_overusage_b_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           32   0.203   1.291  RST_i_OVERUSAGE_CLR_B_i_OR_24_o1 (RST_i_OVERUSAGE_CLR_B_i_OR_24_o)
     FDC:CLR                   0.430          s_overusage_b_20
    ----------------------------------------
    Total                      5.165ns (1.855ns logic, 3.310ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_50'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.165ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_b_18 (FF)
  Destination Clock: s_overusage_50 rising

  Data Path: RST_i to s_overusage_b_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           32   0.203   1.291  RST_i_OVERUSAGE_CLR_B_i_OR_24_o1 (RST_i_OVERUSAGE_CLR_B_i_OR_24_o)
     FDC:CLR                   0.430          s_overusage_b_18
    ----------------------------------------
    Total                      5.165ns (1.855ns logic, 3.310ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_51'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.165ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_b_19 (FF)
  Destination Clock: s_overusage_51 rising

  Data Path: RST_i to s_overusage_b_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           32   0.203   1.291  RST_i_OVERUSAGE_CLR_B_i_OR_24_o1 (RST_i_OVERUSAGE_CLR_B_i_OR_24_o)
     FDC:CLR                   0.430          s_overusage_b_19
    ----------------------------------------
    Total                      5.165ns (1.855ns logic, 3.310ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_55'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.165ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_b_23 (FF)
  Destination Clock: s_overusage_55 rising

  Data Path: RST_i to s_overusage_b_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           32   0.203   1.291  RST_i_OVERUSAGE_CLR_B_i_OR_24_o1 (RST_i_OVERUSAGE_CLR_B_i_OR_24_o)
     FDC:CLR                   0.430          s_overusage_b_23
    ----------------------------------------
    Total                      5.165ns (1.855ns logic, 3.310ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_53'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.165ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_b_21 (FF)
  Destination Clock: s_overusage_53 rising

  Data Path: RST_i to s_overusage_b_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           32   0.203   1.291  RST_i_OVERUSAGE_CLR_B_i_OR_24_o1 (RST_i_OVERUSAGE_CLR_B_i_OR_24_o)
     FDC:CLR                   0.430          s_overusage_b_21
    ----------------------------------------
    Total                      5.165ns (1.855ns logic, 3.310ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_54'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.165ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_b_22 (FF)
  Destination Clock: s_overusage_54 rising

  Data Path: RST_i to s_overusage_b_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           32   0.203   1.291  RST_i_OVERUSAGE_CLR_B_i_OR_24_o1 (RST_i_OVERUSAGE_CLR_B_i_OR_24_o)
     FDC:CLR                   0.430          s_overusage_b_22
    ----------------------------------------
    Total                      5.165ns (1.855ns logic, 3.310ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_56'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.165ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_b_24 (FF)
  Destination Clock: s_overusage_56 rising

  Data Path: RST_i to s_overusage_b_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           32   0.203   1.291  RST_i_OVERUSAGE_CLR_B_i_OR_24_o1 (RST_i_OVERUSAGE_CLR_B_i_OR_24_o)
     FDC:CLR                   0.430          s_overusage_b_24
    ----------------------------------------
    Total                      5.165ns (1.855ns logic, 3.310ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_57'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.165ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_b_25 (FF)
  Destination Clock: s_overusage_57 rising

  Data Path: RST_i to s_overusage_b_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           32   0.203   1.291  RST_i_OVERUSAGE_CLR_B_i_OR_24_o1 (RST_i_OVERUSAGE_CLR_B_i_OR_24_o)
     FDC:CLR                   0.430          s_overusage_b_25
    ----------------------------------------
    Total                      5.165ns (1.855ns logic, 3.310ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_58'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.165ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_b_26 (FF)
  Destination Clock: s_overusage_58 rising

  Data Path: RST_i to s_overusage_b_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           32   0.203   1.291  RST_i_OVERUSAGE_CLR_B_i_OR_24_o1 (RST_i_OVERUSAGE_CLR_B_i_OR_24_o)
     FDC:CLR                   0.430          s_overusage_b_26
    ----------------------------------------
    Total                      5.165ns (1.855ns logic, 3.310ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_59'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.165ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_b_27 (FF)
  Destination Clock: s_overusage_59 rising

  Data Path: RST_i to s_overusage_b_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           32   0.203   1.291  RST_i_OVERUSAGE_CLR_B_i_OR_24_o1 (RST_i_OVERUSAGE_CLR_B_i_OR_24_o)
     FDC:CLR                   0.430          s_overusage_b_27
    ----------------------------------------
    Total                      5.165ns (1.855ns logic, 3.310ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_62'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.165ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_b_30 (FF)
  Destination Clock: s_overusage_62 rising

  Data Path: RST_i to s_overusage_b_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           32   0.203   1.291  RST_i_OVERUSAGE_CLR_B_i_OR_24_o1 (RST_i_OVERUSAGE_CLR_B_i_OR_24_o)
     FDC:CLR                   0.430          s_overusage_b_30
    ----------------------------------------
    Total                      5.165ns (1.855ns logic, 3.310ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_60'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.165ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_b_28 (FF)
  Destination Clock: s_overusage_60 rising

  Data Path: RST_i to s_overusage_b_28
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           32   0.203   1.291  RST_i_OVERUSAGE_CLR_B_i_OR_24_o1 (RST_i_OVERUSAGE_CLR_B_i_OR_24_o)
     FDC:CLR                   0.430          s_overusage_b_28
    ----------------------------------------
    Total                      5.165ns (1.855ns logic, 3.310ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_61'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.165ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_b_29 (FF)
  Destination Clock: s_overusage_61 rising

  Data Path: RST_i to s_overusage_b_29
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           32   0.203   1.291  RST_i_OVERUSAGE_CLR_B_i_OR_24_o1 (RST_i_OVERUSAGE_CLR_B_i_OR_24_o)
     FDC:CLR                   0.430          s_overusage_b_29
    ----------------------------------------
    Total                      5.165ns (1.855ns logic, 3.310ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_overusage_63'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.165ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       s_overusage_b_31 (FF)
  Destination Clock: s_overusage_63 rising

  Data Path: RST_i to s_overusage_b_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.018  RST_i_IBUF (RST_i_IBUF)
     LUT2:I0->O           32   0.203   1.291  RST_i_OVERUSAGE_CLR_B_i_OR_24_o1 (RST_i_OVERUSAGE_CLR_B_i_OR_24_o)
     FDC:CLR                   0.430          s_overusage_b_31
    ----------------------------------------
    Total                      5.165ns (1.855ns logic, 3.310ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_EJ_CLEAR/RST_i_s_TEMPO_CNT[16]_AND_3_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.633ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       i_EJ_CLEAR/s_CNT_16_LDC (LATCH)
  Destination Clock: i_EJ_CLEAR/RST_i_s_TEMPO_CNT[16]_AND_3_o falling

  Data Path: RST_i to i_EJ_CLEAR/s_CNT_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.161  RST_i_IBUF (RST_i_IBUF)
     LUT4:I0->O            2   0.203   0.616  i_EJ_CLEAR/RST_i_s_TEMPO_CNT[16]_AND_4_o1 (i_EJ_CLEAR/RST_i_s_TEMPO_CNT[16]_AND_4_o)
     LDC:CLR                   0.430          i_EJ_CLEAR/s_CNT_16_LDC
    ----------------------------------------
    Total                      4.633ns (1.855ns logic, 2.778ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'C3KHZ_i'
  Total number of paths / destination ports: 230 / 68
-------------------------------------------------------------------------
Offset:              4.667ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       i_EJ_CLEAR/s_CNT_9_C_9 (FF)
  Destination Clock: C3KHZ_i rising

  Data Path: RST_i to i_EJ_CLEAR/s_CNT_9_C_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.161  RST_i_IBUF (RST_i_IBUF)
     LUT4:I0->O            3   0.203   0.650  i_EJ_CLEAR/RST_i_s_TEMPO_CNT[14]_AND_8_o1 (i_EJ_CLEAR/RST_i_s_TEMPO_CNT[14]_AND_8_o)
     FDC:CLR                   0.430          i_EJ_CLEAR/s_CNT_9_C_9
    ----------------------------------------
    Total                      4.667ns (1.855ns logic, 2.812ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_EJ_CLEAR/RST_i_s_TEMPO_CNT[0]_AND_35_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.633ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       i_EJ_CLEAR/s_CNT_0_LDC (LATCH)
  Destination Clock: i_EJ_CLEAR/RST_i_s_TEMPO_CNT[0]_AND_35_o falling

  Data Path: RST_i to i_EJ_CLEAR/s_CNT_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.161  RST_i_IBUF (RST_i_IBUF)
     LUT4:I0->O            2   0.203   0.616  i_EJ_CLEAR/RST_i_s_TEMPO_CNT[0]_AND_36_o1 (i_EJ_CLEAR/RST_i_s_TEMPO_CNT[0]_AND_36_o)
     LDC:CLR                   0.430          i_EJ_CLEAR/s_CNT_0_LDC
    ----------------------------------------
    Total                      4.633ns (1.855ns logic, 2.778ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_EJ_CLEAR/RST_i_s_TEMPO_CNT[1]_AND_33_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.633ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       i_EJ_CLEAR/s_CNT_1_LDC (LATCH)
  Destination Clock: i_EJ_CLEAR/RST_i_s_TEMPO_CNT[1]_AND_33_o falling

  Data Path: RST_i to i_EJ_CLEAR/s_CNT_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.161  RST_i_IBUF (RST_i_IBUF)
     LUT4:I0->O            2   0.203   0.616  i_EJ_CLEAR/RST_i_s_TEMPO_CNT[1]_AND_34_o1 (i_EJ_CLEAR/RST_i_s_TEMPO_CNT[1]_AND_34_o)
     LDC:CLR                   0.430          i_EJ_CLEAR/s_CNT_1_LDC
    ----------------------------------------
    Total                      4.633ns (1.855ns logic, 2.778ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_EJ_CLEAR/RST_i_s_TEMPO_CNT[2]_AND_31_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.633ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       i_EJ_CLEAR/s_CNT_2_LDC (LATCH)
  Destination Clock: i_EJ_CLEAR/RST_i_s_TEMPO_CNT[2]_AND_31_o falling

  Data Path: RST_i to i_EJ_CLEAR/s_CNT_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.161  RST_i_IBUF (RST_i_IBUF)
     LUT4:I0->O            2   0.203   0.616  i_EJ_CLEAR/RST_i_s_TEMPO_CNT[2]_AND_32_o1 (i_EJ_CLEAR/RST_i_s_TEMPO_CNT[2]_AND_32_o)
     LDC:CLR                   0.430          i_EJ_CLEAR/s_CNT_2_LDC
    ----------------------------------------
    Total                      4.633ns (1.855ns logic, 2.778ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_EJ_CLEAR/RST_i_s_TEMPO_CNT[3]_AND_29_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.633ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       i_EJ_CLEAR/s_CNT_3_LDC (LATCH)
  Destination Clock: i_EJ_CLEAR/RST_i_s_TEMPO_CNT[3]_AND_29_o falling

  Data Path: RST_i to i_EJ_CLEAR/s_CNT_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.161  RST_i_IBUF (RST_i_IBUF)
     LUT4:I0->O            2   0.203   0.616  i_EJ_CLEAR/RST_i_s_TEMPO_CNT[3]_AND_30_o1 (i_EJ_CLEAR/RST_i_s_TEMPO_CNT[3]_AND_30_o)
     LDC:CLR                   0.430          i_EJ_CLEAR/s_CNT_3_LDC
    ----------------------------------------
    Total                      4.633ns (1.855ns logic, 2.778ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_EJ_CLEAR/RST_i_s_TEMPO_CNT[5]_AND_25_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              4.616ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       i_EJ_CLEAR/s_CNT_5_LDC (LATCH)
  Destination Clock: i_EJ_CLEAR/RST_i_s_TEMPO_CNT[5]_AND_25_o falling

  Data Path: RST_i to i_EJ_CLEAR/s_CNT_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.142  RST_i_IBUF (RST_i_IBUF)
     LUT3:I0->O            2   0.205   0.616  i_EJ_CLEAR/RST_i_s_TEMPO_CNT[5]_AND_26_o1 (i_EJ_CLEAR/RST_i_s_TEMPO_CNT[5]_AND_26_o)
     LDC:CLR                   0.430          i_EJ_CLEAR/s_CNT_5_LDC
    ----------------------------------------
    Total                      4.616ns (1.857ns logic, 2.759ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_EJ_CLEAR/RST_i_s_TEMPO_CNT[6]_AND_23_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.633ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       i_EJ_CLEAR/s_CNT_6_LDC (LATCH)
  Destination Clock: i_EJ_CLEAR/RST_i_s_TEMPO_CNT[6]_AND_23_o falling

  Data Path: RST_i to i_EJ_CLEAR/s_CNT_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.161  RST_i_IBUF (RST_i_IBUF)
     LUT4:I0->O            2   0.203   0.616  i_EJ_CLEAR/RST_i_s_TEMPO_CNT[6]_AND_24_o1 (i_EJ_CLEAR/RST_i_s_TEMPO_CNT[6]_AND_24_o)
     LDC:CLR                   0.430          i_EJ_CLEAR/s_CNT_6_LDC
    ----------------------------------------
    Total                      4.633ns (1.855ns logic, 2.778ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_EJ_CLEAR/RST_i_s_TEMPO_CNT[4]_AND_27_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.633ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       i_EJ_CLEAR/s_CNT_4_LDC (LATCH)
  Destination Clock: i_EJ_CLEAR/RST_i_s_TEMPO_CNT[4]_AND_27_o falling

  Data Path: RST_i to i_EJ_CLEAR/s_CNT_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.161  RST_i_IBUF (RST_i_IBUF)
     LUT4:I0->O            2   0.203   0.616  i_EJ_CLEAR/RST_i_s_TEMPO_CNT[4]_AND_28_o1 (i_EJ_CLEAR/RST_i_s_TEMPO_CNT[4]_AND_28_o)
     LDC:CLR                   0.430          i_EJ_CLEAR/s_CNT_4_LDC
    ----------------------------------------
    Total                      4.633ns (1.855ns logic, 2.778ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_EJ_CLEAR/RST_i_s_TEMPO_CNT[7]_AND_21_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.633ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       i_EJ_CLEAR/s_CNT_7_LDC (LATCH)
  Destination Clock: i_EJ_CLEAR/RST_i_s_TEMPO_CNT[7]_AND_21_o falling

  Data Path: RST_i to i_EJ_CLEAR/s_CNT_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.161  RST_i_IBUF (RST_i_IBUF)
     LUT4:I0->O            2   0.203   0.616  i_EJ_CLEAR/RST_i_s_TEMPO_CNT[7]_AND_22_o1 (i_EJ_CLEAR/RST_i_s_TEMPO_CNT[7]_AND_22_o)
     LDC:CLR                   0.430          i_EJ_CLEAR/s_CNT_7_LDC
    ----------------------------------------
    Total                      4.633ns (1.855ns logic, 2.778ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_EJ_CLEAR/RST_i_s_TEMPO_CNT[8]_AND_19_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.633ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       i_EJ_CLEAR/s_CNT_8_LDC (LATCH)
  Destination Clock: i_EJ_CLEAR/RST_i_s_TEMPO_CNT[8]_AND_19_o falling

  Data Path: RST_i to i_EJ_CLEAR/s_CNT_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.161  RST_i_IBUF (RST_i_IBUF)
     LUT4:I0->O            2   0.203   0.616  i_EJ_CLEAR/RST_i_s_TEMPO_CNT[8]_AND_20_o1 (i_EJ_CLEAR/RST_i_s_TEMPO_CNT[8]_AND_20_o)
     LDC:CLR                   0.430          i_EJ_CLEAR/s_CNT_8_LDC
    ----------------------------------------
    Total                      4.633ns (1.855ns logic, 2.778ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_EJ_CLEAR/RST_i_s_TEMPO_CNT[10]_AND_15_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.633ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       i_EJ_CLEAR/s_CNT_10_LDC (LATCH)
  Destination Clock: i_EJ_CLEAR/RST_i_s_TEMPO_CNT[10]_AND_15_o falling

  Data Path: RST_i to i_EJ_CLEAR/s_CNT_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.161  RST_i_IBUF (RST_i_IBUF)
     LUT4:I0->O            2   0.203   0.616  i_EJ_CLEAR/RST_i_s_TEMPO_CNT[10]_AND_16_o1 (i_EJ_CLEAR/RST_i_s_TEMPO_CNT[10]_AND_16_o)
     LDC:CLR                   0.430          i_EJ_CLEAR/s_CNT_10_LDC
    ----------------------------------------
    Total                      4.633ns (1.855ns logic, 2.778ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_EJ_CLEAR/RST_i_s_TEMPO_CNT[11]_AND_13_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.633ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       i_EJ_CLEAR/s_CNT_11_LDC (LATCH)
  Destination Clock: i_EJ_CLEAR/RST_i_s_TEMPO_CNT[11]_AND_13_o falling

  Data Path: RST_i to i_EJ_CLEAR/s_CNT_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.161  RST_i_IBUF (RST_i_IBUF)
     LUT4:I0->O            2   0.203   0.616  i_EJ_CLEAR/RST_i_s_TEMPO_CNT[11]_AND_14_o1 (i_EJ_CLEAR/RST_i_s_TEMPO_CNT[11]_AND_14_o)
     LDC:CLR                   0.430          i_EJ_CLEAR/s_CNT_11_LDC
    ----------------------------------------
    Total                      4.633ns (1.855ns logic, 2.778ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_EJ_CLEAR/RST_i_s_TEMPO_CNT[14]_AND_7_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.667ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       i_EJ_CLEAR/s_CNT_9_LDC (LATCH)
  Destination Clock: i_EJ_CLEAR/RST_i_s_TEMPO_CNT[14]_AND_7_o falling

  Data Path: RST_i to i_EJ_CLEAR/s_CNT_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.161  RST_i_IBUF (RST_i_IBUF)
     LUT4:I0->O            3   0.203   0.650  i_EJ_CLEAR/RST_i_s_TEMPO_CNT[14]_AND_8_o1 (i_EJ_CLEAR/RST_i_s_TEMPO_CNT[14]_AND_8_o)
     LDC:CLR                   0.430          i_EJ_CLEAR/s_CNT_9_LDC
    ----------------------------------------
    Total                      4.667ns (1.855ns logic, 2.812ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_EJ_CLEAR/RST_i_s_TEMPO_CNT[12]_AND_11_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.633ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       i_EJ_CLEAR/s_CNT_12_LDC (LATCH)
  Destination Clock: i_EJ_CLEAR/RST_i_s_TEMPO_CNT[12]_AND_11_o falling

  Data Path: RST_i to i_EJ_CLEAR/s_CNT_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.161  RST_i_IBUF (RST_i_IBUF)
     LUT4:I0->O            2   0.203   0.616  i_EJ_CLEAR/RST_i_s_TEMPO_CNT[12]_AND_12_o1 (i_EJ_CLEAR/RST_i_s_TEMPO_CNT[12]_AND_12_o)
     LDC:CLR                   0.430          i_EJ_CLEAR/s_CNT_12_LDC
    ----------------------------------------
    Total                      4.633ns (1.855ns logic, 2.778ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_EJ_CLEAR/RST_i_s_TEMPO_CNT[13]_AND_9_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.633ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       i_EJ_CLEAR/s_CNT_13_LDC (LATCH)
  Destination Clock: i_EJ_CLEAR/RST_i_s_TEMPO_CNT[13]_AND_9_o falling

  Data Path: RST_i to i_EJ_CLEAR/s_CNT_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.161  RST_i_IBUF (RST_i_IBUF)
     LUT4:I0->O            2   0.203   0.616  i_EJ_CLEAR/RST_i_s_TEMPO_CNT[13]_AND_10_o1 (i_EJ_CLEAR/RST_i_s_TEMPO_CNT[13]_AND_10_o)
     LDC:CLR                   0.430          i_EJ_CLEAR/s_CNT_13_LDC
    ----------------------------------------
    Total                      4.633ns (1.855ns logic, 2.778ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_EJ_CLEAR/RST_i_s_TEMPO_CNT[15]_AND_5_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              4.616ns (Levels of Logic = 2)
  Source:            RST_i (PAD)
  Destination:       i_EJ_CLEAR/s_CNT_15_LDC (LATCH)
  Destination Clock: i_EJ_CLEAR/RST_i_s_TEMPO_CNT[15]_AND_5_o falling

  Data Path: RST_i to i_EJ_CLEAR/s_CNT_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.222   2.142  RST_i_IBUF (RST_i_IBUF)
     LUT3:I0->O            2   0.205   0.616  i_EJ_CLEAR/RST_i_s_TEMPO_CNT[15]_AND_6_o1 (i_EJ_CLEAR/RST_i_s_TEMPO_CNT[15]_AND_6_o)
     LDC:CLR                   0.430          i_EJ_CLEAR/s_CNT_15_LDC
    ----------------------------------------
    Total                      4.616ns (1.857ns logic, 2.759ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C18MHZ_i'
  Total number of paths / destination ports: 52 / 42
-------------------------------------------------------------------------
Offset:              5.001ns (Levels of Logic = 2)
  Source:            s_rd_ptr_0 (FF)
  Destination:       PROBE_o<2> (PAD)
  Source Clock:      C18MHZ_i rising

  Data Path: s_rd_ptr_0 to PROBE_o<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.447   1.201  s_rd_ptr_0 (s_rd_ptr_0)
     LUT6:I1->O            1   0.203   0.579  PROBE_o<2>1 (PROBE_o_2_OBUF)
     OBUF:I->O                 2.571          PROBE_o_2_OBUF (PROBE_o<2>)
    ----------------------------------------
    Total                      5.001ns (3.221ns logic, 1.780ns route)
                                       (64.4% logic, 35.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_0'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_a_0_1 (FF)
  Destination:       PROBE_o<3> (PAD)
  Source Clock:      s_overusage_0 rising

  Data Path: s_overusage_a_0_1 to PROBE_o<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_a_0_1 (s_overusage_a_0_1)
     OBUF:I->O                 2.571          PROBE_o_3_OBUF (PROBE_o<3>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_63'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_b_31 (FF)
  Destination:       OVERUSAGE_o<63> (PAD)
  Source Clock:      s_overusage_63 rising

  Data Path: s_overusage_b_31 to OVERUSAGE_o<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_b_31 (s_overusage_b_31)
     OBUF:I->O                 2.571          OVERUSAGE_o_63_OBUF (OVERUSAGE_o<63>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_62'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_b_30 (FF)
  Destination:       OVERUSAGE_o<62> (PAD)
  Source Clock:      s_overusage_62 rising

  Data Path: s_overusage_b_30 to OVERUSAGE_o<62>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_b_30 (s_overusage_b_30)
     OBUF:I->O                 2.571          OVERUSAGE_o_62_OBUF (OVERUSAGE_o<62>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_61'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_b_29 (FF)
  Destination:       OVERUSAGE_o<61> (PAD)
  Source Clock:      s_overusage_61 rising

  Data Path: s_overusage_b_29 to OVERUSAGE_o<61>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_b_29 (s_overusage_b_29)
     OBUF:I->O                 2.571          OVERUSAGE_o_61_OBUF (OVERUSAGE_o<61>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_60'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_b_28 (FF)
  Destination:       OVERUSAGE_o<60> (PAD)
  Source Clock:      s_overusage_60 rising

  Data Path: s_overusage_b_28 to OVERUSAGE_o<60>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_b_28 (s_overusage_b_28)
     OBUF:I->O                 2.571          OVERUSAGE_o_60_OBUF (OVERUSAGE_o<60>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_59'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_b_27 (FF)
  Destination:       OVERUSAGE_o<59> (PAD)
  Source Clock:      s_overusage_59 rising

  Data Path: s_overusage_b_27 to OVERUSAGE_o<59>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_b_27 (s_overusage_b_27)
     OBUF:I->O                 2.571          OVERUSAGE_o_59_OBUF (OVERUSAGE_o<59>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_58'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_b_26 (FF)
  Destination:       OVERUSAGE_o<58> (PAD)
  Source Clock:      s_overusage_58 rising

  Data Path: s_overusage_b_26 to OVERUSAGE_o<58>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_b_26 (s_overusage_b_26)
     OBUF:I->O                 2.571          OVERUSAGE_o_58_OBUF (OVERUSAGE_o<58>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_57'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_b_25 (FF)
  Destination:       OVERUSAGE_o<57> (PAD)
  Source Clock:      s_overusage_57 rising

  Data Path: s_overusage_b_25 to OVERUSAGE_o<57>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_b_25 (s_overusage_b_25)
     OBUF:I->O                 2.571          OVERUSAGE_o_57_OBUF (OVERUSAGE_o<57>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_56'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_b_24 (FF)
  Destination:       OVERUSAGE_o<56> (PAD)
  Source Clock:      s_overusage_56 rising

  Data Path: s_overusage_b_24 to OVERUSAGE_o<56>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_b_24 (s_overusage_b_24)
     OBUF:I->O                 2.571          OVERUSAGE_o_56_OBUF (OVERUSAGE_o<56>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_55'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_b_23 (FF)
  Destination:       OVERUSAGE_o<55> (PAD)
  Source Clock:      s_overusage_55 rising

  Data Path: s_overusage_b_23 to OVERUSAGE_o<55>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_b_23 (s_overusage_b_23)
     OBUF:I->O                 2.571          OVERUSAGE_o_55_OBUF (OVERUSAGE_o<55>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_54'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_b_22 (FF)
  Destination:       OVERUSAGE_o<54> (PAD)
  Source Clock:      s_overusage_54 rising

  Data Path: s_overusage_b_22 to OVERUSAGE_o<54>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_b_22 (s_overusage_b_22)
     OBUF:I->O                 2.571          OVERUSAGE_o_54_OBUF (OVERUSAGE_o<54>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_53'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_b_21 (FF)
  Destination:       OVERUSAGE_o<53> (PAD)
  Source Clock:      s_overusage_53 rising

  Data Path: s_overusage_b_21 to OVERUSAGE_o<53>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_b_21 (s_overusage_b_21)
     OBUF:I->O                 2.571          OVERUSAGE_o_53_OBUF (OVERUSAGE_o<53>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_52'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_b_20 (FF)
  Destination:       OVERUSAGE_o<52> (PAD)
  Source Clock:      s_overusage_52 rising

  Data Path: s_overusage_b_20 to OVERUSAGE_o<52>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_b_20 (s_overusage_b_20)
     OBUF:I->O                 2.571          OVERUSAGE_o_52_OBUF (OVERUSAGE_o<52>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_51'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_b_19 (FF)
  Destination:       OVERUSAGE_o<51> (PAD)
  Source Clock:      s_overusage_51 rising

  Data Path: s_overusage_b_19 to OVERUSAGE_o<51>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_b_19 (s_overusage_b_19)
     OBUF:I->O                 2.571          OVERUSAGE_o_51_OBUF (OVERUSAGE_o<51>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_50'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_b_18 (FF)
  Destination:       OVERUSAGE_o<50> (PAD)
  Source Clock:      s_overusage_50 rising

  Data Path: s_overusage_b_18 to OVERUSAGE_o<50>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_b_18 (s_overusage_b_18)
     OBUF:I->O                 2.571          OVERUSAGE_o_50_OBUF (OVERUSAGE_o<50>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_49'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_b_17 (FF)
  Destination:       OVERUSAGE_o<49> (PAD)
  Source Clock:      s_overusage_49 rising

  Data Path: s_overusage_b_17 to OVERUSAGE_o<49>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_b_17 (s_overusage_b_17)
     OBUF:I->O                 2.571          OVERUSAGE_o_49_OBUF (OVERUSAGE_o<49>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_48'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_b_16 (FF)
  Destination:       OVERUSAGE_o<48> (PAD)
  Source Clock:      s_overusage_48 rising

  Data Path: s_overusage_b_16 to OVERUSAGE_o<48>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_b_16 (s_overusage_b_16)
     OBUF:I->O                 2.571          OVERUSAGE_o_48_OBUF (OVERUSAGE_o<48>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_47'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_b_15 (FF)
  Destination:       OVERUSAGE_o<47> (PAD)
  Source Clock:      s_overusage_47 rising

  Data Path: s_overusage_b_15 to OVERUSAGE_o<47>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_b_15 (s_overusage_b_15)
     OBUF:I->O                 2.571          OVERUSAGE_o_47_OBUF (OVERUSAGE_o<47>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_46'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_b_14 (FF)
  Destination:       OVERUSAGE_o<46> (PAD)
  Source Clock:      s_overusage_46 rising

  Data Path: s_overusage_b_14 to OVERUSAGE_o<46>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_b_14 (s_overusage_b_14)
     OBUF:I->O                 2.571          OVERUSAGE_o_46_OBUF (OVERUSAGE_o<46>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_45'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_b_13 (FF)
  Destination:       OVERUSAGE_o<45> (PAD)
  Source Clock:      s_overusage_45 rising

  Data Path: s_overusage_b_13 to OVERUSAGE_o<45>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_b_13 (s_overusage_b_13)
     OBUF:I->O                 2.571          OVERUSAGE_o_45_OBUF (OVERUSAGE_o<45>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_44'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_b_12 (FF)
  Destination:       OVERUSAGE_o<44> (PAD)
  Source Clock:      s_overusage_44 rising

  Data Path: s_overusage_b_12 to OVERUSAGE_o<44>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_b_12 (s_overusage_b_12)
     OBUF:I->O                 2.571          OVERUSAGE_o_44_OBUF (OVERUSAGE_o<44>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_43'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_b_11 (FF)
  Destination:       OVERUSAGE_o<43> (PAD)
  Source Clock:      s_overusage_43 rising

  Data Path: s_overusage_b_11 to OVERUSAGE_o<43>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_b_11 (s_overusage_b_11)
     OBUF:I->O                 2.571          OVERUSAGE_o_43_OBUF (OVERUSAGE_o<43>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_42'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_b_10 (FF)
  Destination:       OVERUSAGE_o<42> (PAD)
  Source Clock:      s_overusage_42 rising

  Data Path: s_overusage_b_10 to OVERUSAGE_o<42>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_b_10 (s_overusage_b_10)
     OBUF:I->O                 2.571          OVERUSAGE_o_42_OBUF (OVERUSAGE_o<42>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_41'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_b_9 (FF)
  Destination:       OVERUSAGE_o<41> (PAD)
  Source Clock:      s_overusage_41 rising

  Data Path: s_overusage_b_9 to OVERUSAGE_o<41>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_b_9 (s_overusage_b_9)
     OBUF:I->O                 2.571          OVERUSAGE_o_41_OBUF (OVERUSAGE_o<41>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_40'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_b_8 (FF)
  Destination:       OVERUSAGE_o<40> (PAD)
  Source Clock:      s_overusage_40 rising

  Data Path: s_overusage_b_8 to OVERUSAGE_o<40>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_b_8 (s_overusage_b_8)
     OBUF:I->O                 2.571          OVERUSAGE_o_40_OBUF (OVERUSAGE_o<40>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_39'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_b_7 (FF)
  Destination:       OVERUSAGE_o<39> (PAD)
  Source Clock:      s_overusage_39 rising

  Data Path: s_overusage_b_7 to OVERUSAGE_o<39>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_b_7 (s_overusage_b_7)
     OBUF:I->O                 2.571          OVERUSAGE_o_39_OBUF (OVERUSAGE_o<39>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_38'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_b_6 (FF)
  Destination:       OVERUSAGE_o<38> (PAD)
  Source Clock:      s_overusage_38 rising

  Data Path: s_overusage_b_6 to OVERUSAGE_o<38>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_b_6 (s_overusage_b_6)
     OBUF:I->O                 2.571          OVERUSAGE_o_38_OBUF (OVERUSAGE_o<38>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_37'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_b_5 (FF)
  Destination:       OVERUSAGE_o<37> (PAD)
  Source Clock:      s_overusage_37 rising

  Data Path: s_overusage_b_5 to OVERUSAGE_o<37>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_b_5 (s_overusage_b_5)
     OBUF:I->O                 2.571          OVERUSAGE_o_37_OBUF (OVERUSAGE_o<37>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_36'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_b_4 (FF)
  Destination:       OVERUSAGE_o<36> (PAD)
  Source Clock:      s_overusage_36 rising

  Data Path: s_overusage_b_4 to OVERUSAGE_o<36>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_b_4 (s_overusage_b_4)
     OBUF:I->O                 2.571          OVERUSAGE_o_36_OBUF (OVERUSAGE_o<36>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_35'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_b_3 (FF)
  Destination:       OVERUSAGE_o<35> (PAD)
  Source Clock:      s_overusage_35 rising

  Data Path: s_overusage_b_3 to OVERUSAGE_o<35>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_b_3 (s_overusage_b_3)
     OBUF:I->O                 2.571          OVERUSAGE_o_35_OBUF (OVERUSAGE_o<35>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_34'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_b_2 (FF)
  Destination:       OVERUSAGE_o<34> (PAD)
  Source Clock:      s_overusage_34 rising

  Data Path: s_overusage_b_2 to OVERUSAGE_o<34>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_b_2 (s_overusage_b_2)
     OBUF:I->O                 2.571          OVERUSAGE_o_34_OBUF (OVERUSAGE_o<34>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_33'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_b_1 (FF)
  Destination:       OVERUSAGE_o<33> (PAD)
  Source Clock:      s_overusage_33 rising

  Data Path: s_overusage_b_1 to OVERUSAGE_o<33>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_b_1 (s_overusage_b_1)
     OBUF:I->O                 2.571          OVERUSAGE_o_33_OBUF (OVERUSAGE_o<33>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_32'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_b_0 (FF)
  Destination:       OVERUSAGE_o<32> (PAD)
  Source Clock:      s_overusage_32 rising

  Data Path: s_overusage_b_0 to OVERUSAGE_o<32>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_b_0 (s_overusage_b_0)
     OBUF:I->O                 2.571          OVERUSAGE_o_32_OBUF (OVERUSAGE_o<32>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_31'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_a_31 (FF)
  Destination:       OVERUSAGE_o<31> (PAD)
  Source Clock:      s_overusage_31 rising

  Data Path: s_overusage_a_31 to OVERUSAGE_o<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_a_31 (s_overusage_a_31)
     OBUF:I->O                 2.571          OVERUSAGE_o_31_OBUF (OVERUSAGE_o<31>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_30'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_a_30 (FF)
  Destination:       OVERUSAGE_o<30> (PAD)
  Source Clock:      s_overusage_30 rising

  Data Path: s_overusage_a_30 to OVERUSAGE_o<30>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_a_30 (s_overusage_a_30)
     OBUF:I->O                 2.571          OVERUSAGE_o_30_OBUF (OVERUSAGE_o<30>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_29'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_a_29 (FF)
  Destination:       OVERUSAGE_o<29> (PAD)
  Source Clock:      s_overusage_29 rising

  Data Path: s_overusage_a_29 to OVERUSAGE_o<29>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_a_29 (s_overusage_a_29)
     OBUF:I->O                 2.571          OVERUSAGE_o_29_OBUF (OVERUSAGE_o<29>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_28'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_a_28 (FF)
  Destination:       OVERUSAGE_o<28> (PAD)
  Source Clock:      s_overusage_28 rising

  Data Path: s_overusage_a_28 to OVERUSAGE_o<28>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_a_28 (s_overusage_a_28)
     OBUF:I->O                 2.571          OVERUSAGE_o_28_OBUF (OVERUSAGE_o<28>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_27'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_a_27 (FF)
  Destination:       OVERUSAGE_o<27> (PAD)
  Source Clock:      s_overusage_27 rising

  Data Path: s_overusage_a_27 to OVERUSAGE_o<27>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_a_27 (s_overusage_a_27)
     OBUF:I->O                 2.571          OVERUSAGE_o_27_OBUF (OVERUSAGE_o<27>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_26'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_a_26 (FF)
  Destination:       OVERUSAGE_o<26> (PAD)
  Source Clock:      s_overusage_26 rising

  Data Path: s_overusage_a_26 to OVERUSAGE_o<26>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_a_26 (s_overusage_a_26)
     OBUF:I->O                 2.571          OVERUSAGE_o_26_OBUF (OVERUSAGE_o<26>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_25'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_a_25 (FF)
  Destination:       OVERUSAGE_o<25> (PAD)
  Source Clock:      s_overusage_25 rising

  Data Path: s_overusage_a_25 to OVERUSAGE_o<25>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_a_25 (s_overusage_a_25)
     OBUF:I->O                 2.571          OVERUSAGE_o_25_OBUF (OVERUSAGE_o<25>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_24'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_a_24 (FF)
  Destination:       OVERUSAGE_o<24> (PAD)
  Source Clock:      s_overusage_24 rising

  Data Path: s_overusage_a_24 to OVERUSAGE_o<24>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_a_24 (s_overusage_a_24)
     OBUF:I->O                 2.571          OVERUSAGE_o_24_OBUF (OVERUSAGE_o<24>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_23'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_a_23 (FF)
  Destination:       OVERUSAGE_o<23> (PAD)
  Source Clock:      s_overusage_23 rising

  Data Path: s_overusage_a_23 to OVERUSAGE_o<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_a_23 (s_overusage_a_23)
     OBUF:I->O                 2.571          OVERUSAGE_o_23_OBUF (OVERUSAGE_o<23>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_22'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_a_22 (FF)
  Destination:       OVERUSAGE_o<22> (PAD)
  Source Clock:      s_overusage_22 rising

  Data Path: s_overusage_a_22 to OVERUSAGE_o<22>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_a_22 (s_overusage_a_22)
     OBUF:I->O                 2.571          OVERUSAGE_o_22_OBUF (OVERUSAGE_o<22>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_21'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_a_21 (FF)
  Destination:       OVERUSAGE_o<21> (PAD)
  Source Clock:      s_overusage_21 rising

  Data Path: s_overusage_a_21 to OVERUSAGE_o<21>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_a_21 (s_overusage_a_21)
     OBUF:I->O                 2.571          OVERUSAGE_o_21_OBUF (OVERUSAGE_o<21>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_20'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_a_20 (FF)
  Destination:       OVERUSAGE_o<20> (PAD)
  Source Clock:      s_overusage_20 rising

  Data Path: s_overusage_a_20 to OVERUSAGE_o<20>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_a_20 (s_overusage_a_20)
     OBUF:I->O                 2.571          OVERUSAGE_o_20_OBUF (OVERUSAGE_o<20>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_19'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_a_19 (FF)
  Destination:       OVERUSAGE_o<19> (PAD)
  Source Clock:      s_overusage_19 rising

  Data Path: s_overusage_a_19 to OVERUSAGE_o<19>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_a_19 (s_overusage_a_19)
     OBUF:I->O                 2.571          OVERUSAGE_o_19_OBUF (OVERUSAGE_o<19>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_18'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_a_18 (FF)
  Destination:       OVERUSAGE_o<18> (PAD)
  Source Clock:      s_overusage_18 rising

  Data Path: s_overusage_a_18 to OVERUSAGE_o<18>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_a_18 (s_overusage_a_18)
     OBUF:I->O                 2.571          OVERUSAGE_o_18_OBUF (OVERUSAGE_o<18>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_17'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_a_17 (FF)
  Destination:       OVERUSAGE_o<17> (PAD)
  Source Clock:      s_overusage_17 rising

  Data Path: s_overusage_a_17 to OVERUSAGE_o<17>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_a_17 (s_overusage_a_17)
     OBUF:I->O                 2.571          OVERUSAGE_o_17_OBUF (OVERUSAGE_o<17>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_16'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_a_16 (FF)
  Destination:       OVERUSAGE_o<16> (PAD)
  Source Clock:      s_overusage_16 rising

  Data Path: s_overusage_a_16 to OVERUSAGE_o<16>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_a_16 (s_overusage_a_16)
     OBUF:I->O                 2.571          OVERUSAGE_o_16_OBUF (OVERUSAGE_o<16>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_15'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_a_15 (FF)
  Destination:       OVERUSAGE_o<15> (PAD)
  Source Clock:      s_overusage_15 rising

  Data Path: s_overusage_a_15 to OVERUSAGE_o<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_a_15 (s_overusage_a_15)
     OBUF:I->O                 2.571          OVERUSAGE_o_15_OBUF (OVERUSAGE_o<15>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_14'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_a_14 (FF)
  Destination:       OVERUSAGE_o<14> (PAD)
  Source Clock:      s_overusage_14 rising

  Data Path: s_overusage_a_14 to OVERUSAGE_o<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_a_14 (s_overusage_a_14)
     OBUF:I->O                 2.571          OVERUSAGE_o_14_OBUF (OVERUSAGE_o<14>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_13'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_a_13 (FF)
  Destination:       OVERUSAGE_o<13> (PAD)
  Source Clock:      s_overusage_13 rising

  Data Path: s_overusage_a_13 to OVERUSAGE_o<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_a_13 (s_overusage_a_13)
     OBUF:I->O                 2.571          OVERUSAGE_o_13_OBUF (OVERUSAGE_o<13>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_12'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_a_12 (FF)
  Destination:       OVERUSAGE_o<12> (PAD)
  Source Clock:      s_overusage_12 rising

  Data Path: s_overusage_a_12 to OVERUSAGE_o<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_a_12 (s_overusage_a_12)
     OBUF:I->O                 2.571          OVERUSAGE_o_12_OBUF (OVERUSAGE_o<12>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_11'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_a_11 (FF)
  Destination:       OVERUSAGE_o<11> (PAD)
  Source Clock:      s_overusage_11 rising

  Data Path: s_overusage_a_11 to OVERUSAGE_o<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_a_11 (s_overusage_a_11)
     OBUF:I->O                 2.571          OVERUSAGE_o_11_OBUF (OVERUSAGE_o<11>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_10'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_a_10 (FF)
  Destination:       OVERUSAGE_o<10> (PAD)
  Source Clock:      s_overusage_10 rising

  Data Path: s_overusage_a_10 to OVERUSAGE_o<10>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_a_10 (s_overusage_a_10)
     OBUF:I->O                 2.571          OVERUSAGE_o_10_OBUF (OVERUSAGE_o<10>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_9'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_a_9 (FF)
  Destination:       OVERUSAGE_o<9> (PAD)
  Source Clock:      s_overusage_9 rising

  Data Path: s_overusage_a_9 to OVERUSAGE_o<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_a_9 (s_overusage_a_9)
     OBUF:I->O                 2.571          OVERUSAGE_o_9_OBUF (OVERUSAGE_o<9>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_8'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_a_8 (FF)
  Destination:       OVERUSAGE_o<8> (PAD)
  Source Clock:      s_overusage_8 rising

  Data Path: s_overusage_a_8 to OVERUSAGE_o<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_a_8 (s_overusage_a_8)
     OBUF:I->O                 2.571          OVERUSAGE_o_8_OBUF (OVERUSAGE_o<8>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_7'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_a_7 (FF)
  Destination:       OVERUSAGE_o<7> (PAD)
  Source Clock:      s_overusage_7 rising

  Data Path: s_overusage_a_7 to OVERUSAGE_o<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_a_7 (s_overusage_a_7)
     OBUF:I->O                 2.571          OVERUSAGE_o_7_OBUF (OVERUSAGE_o<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_6'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_a_6 (FF)
  Destination:       OVERUSAGE_o<6> (PAD)
  Source Clock:      s_overusage_6 rising

  Data Path: s_overusage_a_6 to OVERUSAGE_o<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_a_6 (s_overusage_a_6)
     OBUF:I->O                 2.571          OVERUSAGE_o_6_OBUF (OVERUSAGE_o<6>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_5'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_a_5 (FF)
  Destination:       OVERUSAGE_o<5> (PAD)
  Source Clock:      s_overusage_5 rising

  Data Path: s_overusage_a_5 to OVERUSAGE_o<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_a_5 (s_overusage_a_5)
     OBUF:I->O                 2.571          OVERUSAGE_o_5_OBUF (OVERUSAGE_o<5>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_4'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_a_4 (FF)
  Destination:       OVERUSAGE_o<4> (PAD)
  Source Clock:      s_overusage_4 rising

  Data Path: s_overusage_a_4 to OVERUSAGE_o<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_a_4 (s_overusage_a_4)
     OBUF:I->O                 2.571          OVERUSAGE_o_4_OBUF (OVERUSAGE_o<4>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_3'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_a_3 (FF)
  Destination:       OVERUSAGE_o<3> (PAD)
  Source Clock:      s_overusage_3 rising

  Data Path: s_overusage_a_3 to OVERUSAGE_o<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_a_3 (s_overusage_a_3)
     OBUF:I->O                 2.571          OVERUSAGE_o_3_OBUF (OVERUSAGE_o<3>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_2'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_a_2 (FF)
  Destination:       OVERUSAGE_o<2> (PAD)
  Source Clock:      s_overusage_2 rising

  Data Path: s_overusage_a_2 to OVERUSAGE_o<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_a_2 (s_overusage_a_2)
     OBUF:I->O                 2.571          OVERUSAGE_o_2_OBUF (OVERUSAGE_o<2>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_overusage_1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            s_overusage_a_1 (FF)
  Destination:       OVERUSAGE_o<1> (PAD)
  Source Clock:      s_overusage_1 rising

  Data Path: s_overusage_a_1 to OVERUSAGE_o<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  s_overusage_a_1 (s_overusage_a_1)
     OBUF:I->O                 2.571          OVERUSAGE_o_1_OBUF (OVERUSAGE_o<1>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_EJ_CLEAR/RST_i_s_TEMPO_CNT[15]_AND_5_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.080ns (Levels of Logic = 2)
  Source:            i_EJ_CLEAR/s_CNT_15_LDC (LATCH)
  Destination:       i_MEM_DEF_OUT:we (PAD)
  Source Clock:      i_EJ_CLEAR/RST_i_s_TEMPO_CNT[15]_AND_5_o falling

  Data Path: i_EJ_CLEAR/s_CNT_15_LDC to i_MEM_DEF_OUT:we
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.995  i_EJ_CLEAR/s_CNT_15_LDC (i_EJ_CLEAR/s_CNT_15_LDC)
     LUT5:I0->O           13   0.203   1.180  i_EJ_CLEAR/CLEAR_CNT_o<16>3 (i_EJ_CLEAR/CLEAR_CNT_o<16>2)
     LUT4:I0->O            0   0.203   0.000  s_tst1 (s_tst)
    MEM_DEF_CNT_DIST:we        0.000          i_MEM_DEF_OUT
    ----------------------------------------
    Total                      3.080ns (0.904ns logic, 2.176ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C3KHZ_i'
  Total number of paths / destination ports: 34 / 1
-------------------------------------------------------------------------
Offset:              3.822ns (Levels of Logic = 3)
  Source:            i_EJ_CLEAR/s_CNT_16_C_16 (FF)
  Destination:       i_MEM_DEF_OUT:we (PAD)
  Source Clock:      C3KHZ_i rising

  Data Path: i_EJ_CLEAR/s_CNT_16_C_16 to i_MEM_DEF_OUT:we
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.864  i_EJ_CLEAR/s_CNT_16_C_16 (i_EJ_CLEAR/s_CNT_16_C_16)
     LUT6:I2->O            2   0.203   0.721  i_EJ_CLEAR/CLEAR_CNT_o<16>3_SW2 (N68)
     LUT5:I3->O           13   0.203   1.180  i_EJ_CLEAR/CLEAR_CNT_o<16>3 (i_EJ_CLEAR/CLEAR_CNT_o<16>2)
     LUT4:I0->O            0   0.203   0.000  s_tst1 (s_tst)
    MEM_DEF_CNT_DIST:we        0.000          i_MEM_DEF_OUT
    ----------------------------------------
    Total                      3.822ns (1.056ns logic, 2.766ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_EJ_CLEAR/RST_i_s_TEMPO_CNT[16]_AND_3_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.990ns (Levels of Logic = 3)
  Source:            i_EJ_CLEAR/s_CNT_16_LDC (LATCH)
  Destination:       i_MEM_DEF_OUT:we (PAD)
  Source Clock:      i_EJ_CLEAR/RST_i_s_TEMPO_CNT[16]_AND_3_o falling

  Data Path: i_EJ_CLEAR/s_CNT_16_LDC to i_MEM_DEF_OUT:we
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.981  i_EJ_CLEAR/s_CNT_16_LDC (i_EJ_CLEAR/s_CNT_16_LDC)
     LUT6:I0->O            2   0.203   0.721  i_EJ_CLEAR/CLEAR_CNT_o<16>3_SW2 (N68)
     LUT5:I3->O           13   0.203   1.180  i_EJ_CLEAR/CLEAR_CNT_o<16>3 (i_EJ_CLEAR/CLEAR_CNT_o<16>2)
     LUT4:I0->O            0   0.203   0.000  s_tst1 (s_tst)
    MEM_DEF_CNT_DIST:we        0.000          i_MEM_DEF_OUT
    ----------------------------------------
    Total                      3.990ns (1.107ns logic, 2.883ns route)
                                       (27.7% logic, 72.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_EJ_CLEAR/RST_i_s_TEMPO_CNT[12]_AND_11_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.970ns (Levels of Logic = 3)
  Source:            i_EJ_CLEAR/s_CNT_12_LDC (LATCH)
  Destination:       i_MEM_DEF_OUT:we (PAD)
  Source Clock:      i_EJ_CLEAR/RST_i_s_TEMPO_CNT[12]_AND_11_o falling

  Data Path: i_EJ_CLEAR/s_CNT_12_LDC to i_MEM_DEF_OUT:we
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.961  i_EJ_CLEAR/s_CNT_12_LDC (i_EJ_CLEAR/s_CNT_12_LDC)
     LUT6:I1->O            2   0.203   0.721  i_EJ_CLEAR/CLEAR_CNT_o<16>3_SW2 (N68)
     LUT5:I3->O           13   0.203   1.180  i_EJ_CLEAR/CLEAR_CNT_o<16>3 (i_EJ_CLEAR/CLEAR_CNT_o<16>2)
     LUT4:I0->O            0   0.203   0.000  s_tst1 (s_tst)
    MEM_DEF_CNT_DIST:we        0.000          i_MEM_DEF_OUT
    ----------------------------------------
    Total                      3.970ns (1.107ns logic, 2.863ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_EJ_CLEAR/RST_i_s_TEMPO_CNT[14]_AND_7_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              3.954ns (Levels of Logic = 3)
  Source:            i_EJ_CLEAR/s_CNT_9_LDC (LATCH)
  Destination:       i_MEM_DEF_OUT:we (PAD)
  Source Clock:      i_EJ_CLEAR/RST_i_s_TEMPO_CNT[14]_AND_7_o falling

  Data Path: i_EJ_CLEAR/s_CNT_9_LDC to i_MEM_DEF_OUT:we
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   1.048  i_EJ_CLEAR/s_CNT_9_LDC (i_EJ_CLEAR/s_CNT_9_LDC)
     LUT6:I0->O            2   0.203   0.617  i_EJ_CLEAR/CLEAR_CNT_o<16>3_SW0 (N56)
     LUT5:I4->O           13   0.205   1.180  i_EJ_CLEAR/CLEAR_CNT_o<16>3 (i_EJ_CLEAR/CLEAR_CNT_o<16>2)
     LUT4:I0->O            0   0.203   0.000  s_tst1 (s_tst)
    MEM_DEF_CNT_DIST:we        0.000          i_MEM_DEF_OUT
    ----------------------------------------
    Total                      3.954ns (1.109ns logic, 2.845ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_EJ_CLEAR/RST_i_s_TEMPO_CNT[13]_AND_9_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.868ns (Levels of Logic = 3)
  Source:            i_EJ_CLEAR/s_CNT_13_LDC (LATCH)
  Destination:       i_MEM_DEF_OUT:we (PAD)
  Source Clock:      i_EJ_CLEAR/RST_i_s_TEMPO_CNT[13]_AND_9_o falling

  Data Path: i_EJ_CLEAR/s_CNT_13_LDC to i_MEM_DEF_OUT:we
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.961  i_EJ_CLEAR/s_CNT_13_LDC (i_EJ_CLEAR/s_CNT_13_LDC)
     LUT6:I1->O            2   0.203   0.617  i_EJ_CLEAR/CLEAR_CNT_o<16>3_SW0 (N56)
     LUT5:I4->O           13   0.205   1.180  i_EJ_CLEAR/CLEAR_CNT_o<16>3 (i_EJ_CLEAR/CLEAR_CNT_o<16>2)
     LUT4:I0->O            0   0.203   0.000  s_tst1 (s_tst)
    MEM_DEF_CNT_DIST:we        0.000          i_MEM_DEF_OUT
    ----------------------------------------
    Total                      3.868ns (1.109ns logic, 2.759ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_EJ_CLEAR/RST_i_s_TEMPO_CNT[6]_AND_23_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.083ns (Levels of Logic = 2)
  Source:            i_EJ_CLEAR/s_CNT_6_LDC (LATCH)
  Destination:       i_MEM_DEF_OUT:we (PAD)
  Source Clock:      i_EJ_CLEAR/RST_i_s_TEMPO_CNT[6]_AND_23_o falling

  Data Path: i_EJ_CLEAR/s_CNT_6_LDC to i_MEM_DEF_OUT:we
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   1.015  i_EJ_CLEAR/s_CNT_6_LDC (i_EJ_CLEAR/s_CNT_6_LDC)
     LUT6:I0->O           13   0.203   1.161  i_EJ_CLEAR/CLEAR_CNT_o<16>2 (i_EJ_CLEAR/CLEAR_CNT_o<16>1)
     LUT4:I1->O            0   0.205   0.000  s_tst1 (s_tst)
    MEM_DEF_CNT_DIST:we        0.000          i_MEM_DEF_OUT
    ----------------------------------------
    Total                      3.083ns (0.906ns logic, 2.177ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_EJ_CLEAR/RST_i_s_TEMPO_CNT[10]_AND_15_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.965ns (Levels of Logic = 3)
  Source:            i_EJ_CLEAR/s_CNT_10_LDC (LATCH)
  Destination:       i_MEM_DEF_OUT:we (PAD)
  Source Clock:      i_EJ_CLEAR/RST_i_s_TEMPO_CNT[10]_AND_15_o falling

  Data Path: i_EJ_CLEAR/s_CNT_10_LDC to i_MEM_DEF_OUT:we
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  i_EJ_CLEAR/s_CNT_10_LDC (i_EJ_CLEAR/s_CNT_10_LDC)
     LUT3:I0->O            2   0.205   0.845  i_EJ_CLEAR/CLEAR_CNT_o<16>2_SW2 (N66)
     LUT6:I3->O           13   0.205   1.161  i_EJ_CLEAR/CLEAR_CNT_o<16>2 (i_EJ_CLEAR/CLEAR_CNT_o<16>1)
     LUT4:I1->O            0   0.205   0.000  s_tst1 (s_tst)
    MEM_DEF_CNT_DIST:we        0.000          i_MEM_DEF_OUT
    ----------------------------------------
    Total                      3.965ns (1.113ns logic, 2.852ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_EJ_CLEAR/RST_i_s_TEMPO_CNT[8]_AND_19_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.973ns (Levels of Logic = 3)
  Source:            i_EJ_CLEAR/s_CNT_8_LDC (LATCH)
  Destination:       i_MEM_DEF_OUT:we (PAD)
  Source Clock:      i_EJ_CLEAR/RST_i_s_TEMPO_CNT[8]_AND_19_o falling

  Data Path: i_EJ_CLEAR/s_CNT_8_LDC to i_MEM_DEF_OUT:we
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.981  i_EJ_CLEAR/s_CNT_8_LDC (i_EJ_CLEAR/s_CNT_8_LDC)
     LUT6:I0->O            2   0.203   0.721  i_EJ_CLEAR/CLEAR_CNT_o<16>2_SW0 (N54)
     LUT6:I4->O           13   0.203   1.161  i_EJ_CLEAR/CLEAR_CNT_o<16>2 (i_EJ_CLEAR/CLEAR_CNT_o<16>1)
     LUT4:I1->O            0   0.205   0.000  s_tst1 (s_tst)
    MEM_DEF_CNT_DIST:we        0.000          i_MEM_DEF_OUT
    ----------------------------------------
    Total                      3.973ns (1.109ns logic, 2.864ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_EJ_CLEAR/RST_i_s_TEMPO_CNT[7]_AND_21_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.953ns (Levels of Logic = 3)
  Source:            i_EJ_CLEAR/s_CNT_7_LDC (LATCH)
  Destination:       i_MEM_DEF_OUT:we (PAD)
  Source Clock:      i_EJ_CLEAR/RST_i_s_TEMPO_CNT[7]_AND_21_o falling

  Data Path: i_EJ_CLEAR/s_CNT_7_LDC to i_MEM_DEF_OUT:we
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.961  i_EJ_CLEAR/s_CNT_7_LDC (i_EJ_CLEAR/s_CNT_7_LDC)
     LUT6:I1->O            2   0.203   0.721  i_EJ_CLEAR/CLEAR_CNT_o<16>2_SW0 (N54)
     LUT6:I4->O           13   0.203   1.161  i_EJ_CLEAR/CLEAR_CNT_o<16>2 (i_EJ_CLEAR/CLEAR_CNT_o<16>1)
     LUT4:I1->O            0   0.205   0.000  s_tst1 (s_tst)
    MEM_DEF_CNT_DIST:we        0.000          i_MEM_DEF_OUT
    ----------------------------------------
    Total                      3.953ns (1.109ns logic, 2.844ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_EJ_CLEAR/RST_i_s_TEMPO_CNT[11]_AND_13_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.851ns (Levels of Logic = 3)
  Source:            i_EJ_CLEAR/s_CNT_11_LDC (LATCH)
  Destination:       i_MEM_DEF_OUT:we (PAD)
  Source Clock:      i_EJ_CLEAR/RST_i_s_TEMPO_CNT[11]_AND_13_o falling

  Data Path: i_EJ_CLEAR/s_CNT_11_LDC to i_MEM_DEF_OUT:we
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.961  i_EJ_CLEAR/s_CNT_11_LDC (i_EJ_CLEAR/s_CNT_11_LDC)
     LUT6:I1->O            2   0.203   0.617  i_EJ_CLEAR/CLEAR_CNT_o<16>2_SW1 (N62)
     LUT6:I5->O           13   0.205   1.161  i_EJ_CLEAR/CLEAR_CNT_o<16>2 (i_EJ_CLEAR/CLEAR_CNT_o<16>1)
     LUT4:I1->O            0   0.205   0.000  s_tst1 (s_tst)
    MEM_DEF_CNT_DIST:we        0.000          i_MEM_DEF_OUT
    ----------------------------------------
    Total                      3.851ns (1.111ns logic, 2.740ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_EJ_CLEAR/RST_i_s_TEMPO_CNT[5]_AND_25_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.851ns (Levels of Logic = 3)
  Source:            i_EJ_CLEAR/s_CNT_5_LDC (LATCH)
  Destination:       i_MEM_DEF_OUT:we (PAD)
  Source Clock:      i_EJ_CLEAR/RST_i_s_TEMPO_CNT[5]_AND_25_o falling

  Data Path: i_EJ_CLEAR/s_CNT_5_LDC to i_MEM_DEF_OUT:we
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  i_EJ_CLEAR/s_CNT_5_LDC (i_EJ_CLEAR/s_CNT_5_LDC)
     LUT3:I0->O            2   0.205   0.961  i_EJ_CLEAR/s_CNT_51 (i_EJ_CLEAR/s_CNT_5)
     LUT5:I0->O           13   0.203   0.933  i_EJ_CLEAR/CLEAR_CNT_o<16>1 (i_EJ_CLEAR/CLEAR_CNT_o<16>)
     LUT4:I3->O            0   0.205   0.000  s_tst1 (s_tst)
    MEM_DEF_CNT_DIST:we        0.000          i_MEM_DEF_OUT
    ----------------------------------------
    Total                      3.851ns (1.111ns logic, 2.740ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_EJ_CLEAR/RST_i_s_TEMPO_CNT[4]_AND_27_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.754ns (Levels of Logic = 3)
  Source:            i_EJ_CLEAR/s_CNT_4_LDC (LATCH)
  Destination:       i_MEM_DEF_OUT:we (PAD)
  Source Clock:      i_EJ_CLEAR/RST_i_s_TEMPO_CNT[4]_AND_27_o falling

  Data Path: i_EJ_CLEAR/s_CNT_4_LDC to i_MEM_DEF_OUT:we
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  i_EJ_CLEAR/s_CNT_4_LDC (i_EJ_CLEAR/s_CNT_4_LDC)
     LUT3:I0->O            2   0.205   0.864  i_EJ_CLEAR/s_CNT_41 (i_EJ_CLEAR/s_CNT_4)
     LUT5:I1->O           13   0.203   0.933  i_EJ_CLEAR/CLEAR_CNT_o<16>1 (i_EJ_CLEAR/CLEAR_CNT_o<16>)
     LUT4:I3->O            0   0.205   0.000  s_tst1 (s_tst)
    MEM_DEF_CNT_DIST:we        0.000          i_MEM_DEF_OUT
    ----------------------------------------
    Total                      3.754ns (1.111ns logic, 2.643ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_EJ_CLEAR/RST_i_s_TEMPO_CNT[3]_AND_29_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.737ns (Levels of Logic = 3)
  Source:            i_EJ_CLEAR/s_CNT_3_LDC (LATCH)
  Destination:       i_MEM_DEF_OUT:we (PAD)
  Source Clock:      i_EJ_CLEAR/RST_i_s_TEMPO_CNT[3]_AND_29_o falling

  Data Path: i_EJ_CLEAR/s_CNT_3_LDC to i_MEM_DEF_OUT:we
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  i_EJ_CLEAR/s_CNT_3_LDC (i_EJ_CLEAR/s_CNT_3_LDC)
     LUT3:I0->O            2   0.205   0.845  i_EJ_CLEAR/s_CNT_31 (i_EJ_CLEAR/s_CNT_3)
     LUT5:I2->O           13   0.205   0.933  i_EJ_CLEAR/CLEAR_CNT_o<16>1 (i_EJ_CLEAR/CLEAR_CNT_o<16>)
     LUT4:I3->O            0   0.205   0.000  s_tst1 (s_tst)
    MEM_DEF_CNT_DIST:we        0.000          i_MEM_DEF_OUT
    ----------------------------------------
    Total                      3.737ns (1.113ns logic, 2.624ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_EJ_CLEAR/RST_i_s_TEMPO_CNT[0]_AND_35_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.608ns (Levels of Logic = 3)
  Source:            i_EJ_CLEAR/s_CNT_0_LDC (LATCH)
  Destination:       i_MEM_DEF_OUT:we (PAD)
  Source Clock:      i_EJ_CLEAR/RST_i_s_TEMPO_CNT[0]_AND_35_o falling

  Data Path: i_EJ_CLEAR/s_CNT_0_LDC to i_MEM_DEF_OUT:we
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  i_EJ_CLEAR/s_CNT_0_LDC (i_EJ_CLEAR/s_CNT_0_LDC)
     LUT3:I0->O            3   0.205   0.755  i_EJ_CLEAR/s_CNT_01 (i_EJ_CLEAR/s_CNT_0)
     LUT5:I3->O           13   0.203   0.933  i_EJ_CLEAR/CLEAR_CNT_o<16>1 (i_EJ_CLEAR/CLEAR_CNT_o<16>)
     LUT4:I3->O            0   0.205   0.000  s_tst1 (s_tst)
    MEM_DEF_CNT_DIST:we        0.000          i_MEM_DEF_OUT
    ----------------------------------------
    Total                      3.608ns (1.111ns logic, 2.497ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_EJ_CLEAR/RST_i_s_TEMPO_CNT[2]_AND_31_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.643ns (Levels of Logic = 3)
  Source:            i_EJ_CLEAR/s_CNT_2_LDC (LATCH)
  Destination:       i_MEM_DEF_OUT:we (PAD)
  Source Clock:      i_EJ_CLEAR/RST_i_s_TEMPO_CNT[2]_AND_31_o falling

  Data Path: i_EJ_CLEAR/s_CNT_2_LDC to i_MEM_DEF_OUT:we
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.981  i_EJ_CLEAR/s_CNT_2_LDC (i_EJ_CLEAR/s_CNT_2_LDC)
     LUT6:I0->O            2   0.203   0.617  i_EJ_CLEAR/CLEAR_CNT_o<16>1_SW0 (N52)
     LUT5:I4->O           13   0.205   0.933  i_EJ_CLEAR/CLEAR_CNT_o<16>1 (i_EJ_CLEAR/CLEAR_CNT_o<16>)
     LUT4:I3->O            0   0.205   0.000  s_tst1 (s_tst)
    MEM_DEF_CNT_DIST:we        0.000          i_MEM_DEF_OUT
    ----------------------------------------
    Total                      3.643ns (1.111ns logic, 2.532ns route)
                                       (30.5% logic, 69.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_EJ_CLEAR/RST_i_s_TEMPO_CNT[1]_AND_33_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.623ns (Levels of Logic = 3)
  Source:            i_EJ_CLEAR/s_CNT_1_LDC (LATCH)
  Destination:       i_MEM_DEF_OUT:we (PAD)
  Source Clock:      i_EJ_CLEAR/RST_i_s_TEMPO_CNT[1]_AND_33_o falling

  Data Path: i_EJ_CLEAR/s_CNT_1_LDC to i_MEM_DEF_OUT:we
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.961  i_EJ_CLEAR/s_CNT_1_LDC (i_EJ_CLEAR/s_CNT_1_LDC)
     LUT6:I1->O            2   0.203   0.617  i_EJ_CLEAR/CLEAR_CNT_o<16>1_SW0 (N52)
     LUT5:I4->O           13   0.205   0.933  i_EJ_CLEAR/CLEAR_CNT_o<16>1 (i_EJ_CLEAR/CLEAR_CNT_o<16>)
     LUT4:I3->O            0   0.205   0.000  s_tst1 (s_tst)
    MEM_DEF_CNT_DIST:we        0.000          i_MEM_DEF_OUT
    ----------------------------------------
    Total                      3.623ns (1.111ns logic, 2.512ns route)
                                       (30.7% logic, 69.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 126 / 111
-------------------------------------------------------------------------
Delay:               6.414ns (Levels of Logic = 3)
  Source:            i_MEM_DEF_OUT:qdpo<3> (PAD)
  Destination:       PROBE_o<7> (PAD)

  Data Path: i_MEM_DEF_OUT:qdpo<3> to PROBE_o<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MEM_DEF_CNT_DIST:qdpo<3>    2   0.000   0.981  i_MEM_DEF_OUT (EJ_CNT_o_3_OBUF)
     LUT6:I0->O            1   0.203   0.808  PROBE_o<7>23 (PROBE_o<7>22)
     LUT6:I3->O           65   0.205   1.646  PROBE_o<7>24 (PROBE_o_7_OBUF)
     OBUF:I->O                 2.571          PROBE_o_7_OBUF (PROBE_o<7>)
    ----------------------------------------
    Total                      6.414ns (2.979ns logic, 3.435ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock C18MHZ_i
-----------------------------------------+---------+---------+---------+---------+
                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------+---------+---------+---------+---------+
C18MHZ_i                                 |    3.427|         |         |         |
C3KHZ_i                                  |    6.304|         |         |         |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[0]_AND_35_o |         |    6.107|         |         |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[10]_AND_15_o|         |    6.464|         |         |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[11]_AND_13_o|         |    6.350|         |         |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[12]_AND_11_o|         |    6.326|         |         |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[13]_AND_9_o |         |    6.224|         |         |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[14]_AND_7_o |         |    6.437|         |         |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[15]_AND_5_o |         |    5.436|         |         |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[16]_AND_3_o |         |    6.346|         |         |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[1]_AND_33_o |         |    6.122|         |         |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[2]_AND_31_o |         |    6.142|         |         |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[3]_AND_29_o |         |    6.236|         |         |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[4]_AND_27_o |         |    6.253|         |         |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[5]_AND_25_o |         |    6.350|         |         |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[6]_AND_23_o |         |    5.582|         |         |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[7]_AND_21_o |         |    6.452|         |         |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[8]_AND_19_o |         |    6.472|         |         |
-----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock C3KHZ_i
-----------------------------------------+---------+---------+---------+---------+
                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------+---------+---------+---------+---------+
C3KHZ_i                                  |    3.921|         |         |         |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[0]_AND_35_o |         |    4.098|         |         |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[10]_AND_15_o|         |    4.059|         |         |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[11]_AND_13_o|         |    3.945|         |         |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[12]_AND_11_o|         |    4.055|         |         |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[13]_AND_9_o |         |    3.953|         |         |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[14]_AND_7_o |         |    4.039|         |         |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[15]_AND_5_o |         |    3.165|         |         |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[16]_AND_3_o |         |    4.075|         |         |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[1]_AND_33_o |         |    3.725|         |         |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[2]_AND_31_o |         |    3.745|         |         |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[3]_AND_29_o |         |    3.839|         |         |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[4]_AND_27_o |         |    3.856|         |         |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[5]_AND_25_o |         |    3.953|         |         |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[6]_AND_23_o |         |    3.199|         |         |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[7]_AND_21_o |         |    4.047|         |         |
i_EJ_CLEAR/RST_i_s_TEMPO_CNT[8]_AND_19_o |         |    4.067|         |         |
-----------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.23 secs
 
--> 

Total memory usage is 261048 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   51 (   0 filtered)
Number of infos    :    1 (   0 filtered)

