################################################################################
#
#                .d8888b.         d8888 8888888b.  888    888
#               d88P  Y88b       d88888 888   Y88b 888    888
#               888    888      d88P888 888    888 888    888
#               888            d88P 888 888   d88P 8888888888
#               888  88888    d88P  888 8888888P"  888    888
#               888    888   d88P   888 888        888    888
#               Y88b  d88P  d8888888888 888        888    888
#                "Y8888P88 d88P     888 888        888    888
#
################################################################################
#
# BOARD   : DINI DN8000K10PCI
# FPGA    : C
#
# FAMILY  : VIRTEX4
# DEVICE  : XC4VFX100
# PACKAGE : FF1152
# SPEED   : -11
#
# DESCRICAO : Sintetiza apenas x10GiGa-v0.0
#
################################################################################

NET "clock_in" TNM_NET = clock_in;
TIMESPEC TS_clock_in = PERIOD "clock_in" 5 ns;
# Generated by Xilinx Architecture Wizard
# --- UCF Template Only ---
# Cut and paste these attributes into the project's UCF file, if desired
INST DCM_Global/DCM_ADV_INST CLK_FEEDBACK = 1X;
INST DCM_Global/DCM_ADV_INST CLKDV_DIVIDE = 2.0;
INST DCM_Global/DCM_ADV_INST CLKFX_DIVIDE = 4;
INST DCM_Global/DCM_ADV_INST CLKFX_MULTIPLY = 2;
INST DCM_Global/DCM_ADV_INST CLKIN_DIVIDE_BY_2 = FALSE;
INST DCM_Global/DCM_ADV_INST CLKIN_PERIOD = 5.000;
INST DCM_Global/DCM_ADV_INST CLKOUT_PHASE_SHIFT = NONE;
INST DCM_Global/DCM_ADV_INST DCM_AUTOCALIBRATION = TRUE;
INST DCM_Global/DCM_ADV_INST DCM_PERFORMANCE_MODE = MAX_SPEED;
INST DCM_Global/DCM_ADV_INST DESKEW_ADJUST = SYSTEM_SYNCHRONOUS;
INST DCM_Global/DCM_ADV_INST DFS_FREQUENCY_MODE = LOW;
INST DCM_Global/DCM_ADV_INST DLL_FREQUENCY_MODE = HIGH;
INST DCM_Global/DCM_ADV_INST DUTY_CYCLE_CORRECTION = TRUE;
INST DCM_Global/DCM_ADV_INST FACTORY_JF = F0F0;
INST DCM_Global/DCM_ADV_INST PHASE_SHIFT = 0;
INST DCM_Global/DCM_ADV_INST STARTUP_WAIT = FALSE;