#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1656-gc2dbf4e48)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55a0f7145520 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55a0f711dd20 .scope module, "tb" "tb" 3 4;
 .timescale -9 -12;
P_0x55a0f709ece0 .param/l "index" 0 3 45, +C4<00000000000000000000000000001000>;
P_0x55a0f709ed20 .param/l "index_width" 0 3 46, +C4<00000000000000000000000000000011>;
P_0x55a0f709ed60 .param/l "width" 0 3 44, +C4<00000000000000000000000000000100>;
L_0x55a0f7183290 .functor NOT 1, v0x55a0f7175ef0_0, C4<0>, C4<0>, C4<0>;
v0x55a0f7175aa0_0 .array/port v0x55a0f7175aa0, 0;
L_0x55a0f7183390 .functor BUFZ 4, v0x55a0f7175aa0_0, C4<0000>, C4<0000>, C4<0000>;
v0x55a0f7175aa0_1 .array/port v0x55a0f7175aa0, 1;
L_0x55a0f7183400 .functor BUFZ 4, v0x55a0f7175aa0_1, C4<0000>, C4<0000>, C4<0000>;
v0x55a0f7175aa0_2 .array/port v0x55a0f7175aa0, 2;
L_0x55a0f7183470 .functor BUFZ 4, v0x55a0f7175aa0_2, C4<0000>, C4<0000>, C4<0000>;
v0x55a0f7175aa0_3 .array/port v0x55a0f7175aa0, 3;
L_0x55a0f71834e0 .functor BUFZ 4, v0x55a0f7175aa0_3, C4<0000>, C4<0000>, C4<0000>;
v0x55a0f7175aa0_4 .array/port v0x55a0f7175aa0, 4;
L_0x55a0f7183550 .functor BUFZ 4, v0x55a0f7175aa0_4, C4<0000>, C4<0000>, C4<0000>;
v0x55a0f7175aa0_5 .array/port v0x55a0f7175aa0, 5;
L_0x55a0f7183600 .functor BUFZ 4, v0x55a0f7175aa0_5, C4<0000>, C4<0000>, C4<0000>;
v0x55a0f7175aa0_6 .array/port v0x55a0f7175aa0, 6;
L_0x55a0f7183670 .functor BUFZ 4, v0x55a0f7175aa0_6, C4<0000>, C4<0000>, C4<0000>;
v0x55a0f7175aa0_7 .array/port v0x55a0f7175aa0, 7;
L_0x55a0f7183730 .functor BUFZ 4, v0x55a0f7175aa0_7, C4<0000>, C4<0000>, C4<0000>;
L_0x55a0f71837a0 .functor BUFZ 4, L_0x55a0f7182470, C4<0000>, C4<0000>, C4<0000>;
L_0x55a0f7183870 .functor BUFZ 4, L_0x55a0f7182530, C4<0000>, C4<0000>, C4<0000>;
L_0x55a0f71838e0 .functor BUFZ 4, L_0x55a0f7182790, C4<0000>, C4<0000>, C4<0000>;
L_0x55a0f7183a10 .functor BUFZ 4, L_0x55a0f7182850, C4<0000>, C4<0000>, C4<0000>;
L_0x55a0f7183ad0 .functor BUFZ 4, L_0x55a0f7182ac0, C4<0000>, C4<0000>, C4<0000>;
L_0x55a0f71839a0 .functor BUFZ 4, L_0x55a0f7182b80, C4<0000>, C4<0000>, C4<0000>;
L_0x55a0f7183c60 .functor BUFZ 4, L_0x55a0f7182e00, C4<0000>, C4<0000>, C4<0000>;
L_0x55a0f7183db0 .functor BUFZ 4, L_0x55a0f7182ec0, C4<0000>, C4<0000>, C4<0000>;
v0x55a0f7175950_0 .var "clk", 0 0;
v0x55a0f7175aa0 .array "indata", 7 0, 3 0;
v0x55a0f7175c60 .array "outdata", 7 0;
v0x55a0f7175c60_0 .net v0x55a0f7175c60 0, 3 0, L_0x55a0f71837a0; 1 drivers
v0x55a0f7175c60_1 .net v0x55a0f7175c60 1, 3 0, L_0x55a0f7183870; 1 drivers
v0x55a0f7175c60_2 .net v0x55a0f7175c60 2, 3 0, L_0x55a0f71838e0; 1 drivers
v0x55a0f7175c60_3 .net v0x55a0f7175c60 3, 3 0, L_0x55a0f7183a10; 1 drivers
v0x55a0f7175c60_4 .net v0x55a0f7175c60 4, 3 0, L_0x55a0f7183ad0; 1 drivers
v0x55a0f7175c60_5 .net v0x55a0f7175c60 5, 3 0, L_0x55a0f71839a0; 1 drivers
v0x55a0f7175c60_6 .net v0x55a0f7175c60 6, 3 0, L_0x55a0f7183c60; 1 drivers
v0x55a0f7175c60_7 .net v0x55a0f7175c60 7, 3 0, L_0x55a0f7183db0; 1 drivers
v0x55a0f7175e50_0 .net "over", 0 0, L_0x55a0f7183150;  1 drivers
v0x55a0f7175ef0_0 .var "rst_n", 0 0;
v0x55a0f7175fe0_0 .var "start", 0 0;
S_0x55a0f711fd00 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 54, 3 54 0, S_0x55a0f711dd20;
 .timescale -9 -12;
v0x55a0f70ea820_0 .var/2s "i", 31 0;
S_0x55a0f715b3f0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 82, 3 82 0, S_0x55a0f711dd20;
 .timescale -9 -12;
v0x55a0f70ea990_0 .var/2s "i", 31 0;
S_0x55a0f715b630 .scope module, "ht_u" "ht" 3 67, 4 4 0, S_0x55a0f711dd20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "indata";
    .port_info 4 /OUTPUT 32 "outdata";
    .port_info 5 /OUTPUT 1 "over";
P_0x55a0f715b810 .param/l "index" 0 4 5, +C4<00000000000000000000000000001000>;
P_0x55a0f715b850 .param/l "index_width" 0 4 7, +C4<00000000000000000000000000000011>;
P_0x55a0f715b890 .param/l "width" 0 4 6, +C4<00000000000000000000000000000100>;
v0x55a0f71602a0_0 .array/port v0x55a0f71602a0, 0;
L_0x55a0f717b830 .functor BUFZ 4, v0x55a0f71602a0_0, C4<0000>, C4<0000>, C4<0000>;
v0x55a0f71602a0_1 .array/port v0x55a0f71602a0, 1;
L_0x55a0f717b8f0 .functor BUFZ 4, v0x55a0f71602a0_1, C4<0000>, C4<0000>, C4<0000>;
v0x55a0f71602a0_2 .array/port v0x55a0f71602a0, 2;
L_0x55a0f717ba50 .functor BUFZ 4, v0x55a0f71602a0_2, C4<0000>, C4<0000>, C4<0000>;
v0x55a0f71602a0_3 .array/port v0x55a0f71602a0, 3;
L_0x55a0f717bb10 .functor BUFZ 4, v0x55a0f71602a0_3, C4<0000>, C4<0000>, C4<0000>;
v0x55a0f71602a0_4 .array/port v0x55a0f71602a0, 4;
L_0x55a0f717bc80 .functor BUFZ 4, v0x55a0f71602a0_4, C4<0000>, C4<0000>, C4<0000>;
v0x55a0f71602a0_5 .array/port v0x55a0f71602a0, 5;
L_0x55a0f717bd40 .functor BUFZ 4, v0x55a0f71602a0_5, C4<0000>, C4<0000>, C4<0000>;
v0x55a0f71602a0_6 .array/port v0x55a0f71602a0, 6;
L_0x55a0f717bec0 .functor BUFZ 4, v0x55a0f71602a0_6, C4<0000>, C4<0000>, C4<0000>;
v0x55a0f71602a0_7 .array/port v0x55a0f71602a0, 7;
L_0x55a0f717bf80 .functor BUFZ 4, v0x55a0f71602a0_7, C4<0000>, C4<0000>, C4<0000>;
v0x55a0f7168380_0 .array/port v0x55a0f7168380, 0;
L_0x55a0f7181140 .functor BUFZ 4, v0x55a0f7168380_0, C4<0000>, C4<0000>, C4<0000>;
v0x55a0f7168380_1 .array/port v0x55a0f7168380, 1;
L_0x55a0f7181200 .functor BUFZ 4, v0x55a0f7168380_1, C4<0000>, C4<0000>, C4<0000>;
v0x55a0f7168380_2 .array/port v0x55a0f7168380, 2;
L_0x55a0f71813e0 .functor BUFZ 4, v0x55a0f7168380_2, C4<0000>, C4<0000>, C4<0000>;
v0x55a0f7168380_3 .array/port v0x55a0f7168380, 3;
L_0x55a0f71814a0 .functor BUFZ 4, v0x55a0f7168380_3, C4<0000>, C4<0000>, C4<0000>;
v0x55a0f7168380_4 .array/port v0x55a0f7168380, 4;
L_0x55a0f71812c0 .functor BUFZ 4, v0x55a0f7168380_4, C4<0000>, C4<0000>, C4<0000>;
v0x55a0f7168380_5 .array/port v0x55a0f7168380, 5;
L_0x55a0f7181690 .functor BUFZ 4, v0x55a0f7168380_5, C4<0000>, C4<0000>, C4<0000>;
v0x55a0f7168380_6 .array/port v0x55a0f7168380, 6;
L_0x55a0f7181840 .functor BUFZ 4, v0x55a0f7168380_6, C4<0000>, C4<0000>, C4<0000>;
v0x55a0f7168380_7 .array/port v0x55a0f7168380, 7;
L_0x55a0f7181900 .functor BUFZ 4, v0x55a0f7168380_7, C4<0000>, C4<0000>, C4<0000>;
v0x55a0f7173f60_0 .array/port v0x55a0f7173f60, 0;
L_0x55a0f7182470 .functor BUFZ 4, v0x55a0f7173f60_0, C4<0000>, C4<0000>, C4<0000>;
v0x55a0f7173f60_1 .array/port v0x55a0f7173f60, 1;
L_0x55a0f7182530 .functor BUFZ 4, v0x55a0f7173f60_1, C4<0000>, C4<0000>, C4<0000>;
v0x55a0f7173f60_2 .array/port v0x55a0f7173f60, 2;
L_0x55a0f7182790 .functor BUFZ 4, v0x55a0f7173f60_2, C4<0000>, C4<0000>, C4<0000>;
v0x55a0f7173f60_3 .array/port v0x55a0f7173f60, 3;
L_0x55a0f7182850 .functor BUFZ 4, v0x55a0f7173f60_3, C4<0000>, C4<0000>, C4<0000>;
v0x55a0f7173f60_4 .array/port v0x55a0f7173f60, 4;
L_0x55a0f7182ac0 .functor BUFZ 4, v0x55a0f7173f60_4, C4<0000>, C4<0000>, C4<0000>;
v0x55a0f7173f60_5 .array/port v0x55a0f7173f60, 5;
L_0x55a0f7182b80 .functor BUFZ 4, v0x55a0f7173f60_5, C4<0000>, C4<0000>, C4<0000>;
v0x55a0f7173f60_6 .array/port v0x55a0f7173f60, 6;
L_0x55a0f7182e00 .functor BUFZ 4, v0x55a0f7173f60_6, C4<0000>, C4<0000>, C4<0000>;
v0x55a0f7173f60_7 .array/port v0x55a0f7173f60, 7;
L_0x55a0f7182ec0 .functor BUFZ 4, v0x55a0f7173f60_7, C4<0000>, C4<0000>, C4<0000>;
v0x55a0f71749b0_0 .net "clk", 0 0, v0x55a0f7175950_0;  1 drivers
v0x55a0f7174a50 .array "indata", 7 0;
v0x55a0f7174a50_0 .net v0x55a0f7174a50 0, 3 0, L_0x55a0f7183390; 1 drivers
v0x55a0f7174a50_1 .net v0x55a0f7174a50 1, 3 0, L_0x55a0f7183400; 1 drivers
v0x55a0f7174a50_2 .net v0x55a0f7174a50 2, 3 0, L_0x55a0f7183470; 1 drivers
v0x55a0f7174a50_3 .net v0x55a0f7174a50 3, 3 0, L_0x55a0f71834e0; 1 drivers
v0x55a0f7174a50_4 .net v0x55a0f7174a50 4, 3 0, L_0x55a0f7183550; 1 drivers
v0x55a0f7174a50_5 .net v0x55a0f7174a50 5, 3 0, L_0x55a0f7183600; 1 drivers
v0x55a0f7174a50_6 .net v0x55a0f7174a50 6, 3 0, L_0x55a0f7183670; 1 drivers
v0x55a0f7174a50_7 .net v0x55a0f7174a50 7, 3 0, L_0x55a0f7183730; 1 drivers
v0x55a0f7174c40 .array "indata_i", 7 0, 3 0;
v0x55a0f7174e30 .array "outdata", 7 0;
v0x55a0f7174e30_0 .net v0x55a0f7174e30 0, 3 0, L_0x55a0f7182470; 1 drivers
v0x55a0f7174e30_1 .net v0x55a0f7174e30 1, 3 0, L_0x55a0f7182530; 1 drivers
v0x55a0f7174e30_2 .net v0x55a0f7174e30 2, 3 0, L_0x55a0f7182790; 1 drivers
v0x55a0f7174e30_3 .net v0x55a0f7174e30 3, 3 0, L_0x55a0f7182850; 1 drivers
v0x55a0f7174e30_4 .net v0x55a0f7174e30 4, 3 0, L_0x55a0f7182ac0; 1 drivers
v0x55a0f7174e30_5 .net v0x55a0f7174e30 5, 3 0, L_0x55a0f7182b80; 1 drivers
v0x55a0f7174e30_6 .net v0x55a0f7174e30 6, 3 0, L_0x55a0f7182e00; 1 drivers
v0x55a0f7174e30_7 .net v0x55a0f7174e30 7, 3 0, L_0x55a0f7182ec0; 1 drivers
v0x55a0f7175040_0 .net "over", 0 0, L_0x55a0f7183150;  alias, 1 drivers
v0x55a0f7175150_0 .net "rst", 0 0, L_0x55a0f7183290;  1 drivers
v0x55a0f71751f0_0 .net "start", 0 0, v0x55a0f7175fe0_0;  1 drivers
v0x55a0f71752b0 .array "step1_data", 7 0;
v0x55a0f71752b0_0 .net v0x55a0f71752b0 0, 3 0, v0x55a0f71602a0_0; 1 drivers
v0x55a0f71752b0_1 .net v0x55a0f71752b0 1, 3 0, v0x55a0f71602a0_1; 1 drivers
v0x55a0f71752b0_2 .net v0x55a0f71752b0 2, 3 0, v0x55a0f71602a0_2; 1 drivers
v0x55a0f71752b0_3 .net v0x55a0f71752b0 3, 3 0, v0x55a0f71602a0_3; 1 drivers
v0x55a0f71752b0_4 .net v0x55a0f71752b0 4, 3 0, v0x55a0f71602a0_4; 1 drivers
v0x55a0f71752b0_5 .net v0x55a0f71752b0 5, 3 0, v0x55a0f71602a0_5; 1 drivers
v0x55a0f71752b0_6 .net v0x55a0f71752b0 6, 3 0, v0x55a0f71602a0_6; 1 drivers
v0x55a0f71752b0_7 .net v0x55a0f71752b0 7, 3 0, v0x55a0f71602a0_7; 1 drivers
v0x55a0f71754c0 .array "step2_data", 7 0;
v0x55a0f71754c0_0 .net v0x55a0f71754c0 0, 3 0, v0x55a0f7168380_0; 1 drivers
v0x55a0f71754c0_1 .net v0x55a0f71754c0 1, 3 0, v0x55a0f7168380_1; 1 drivers
v0x55a0f71754c0_2 .net v0x55a0f71754c0 2, 3 0, v0x55a0f7168380_2; 1 drivers
v0x55a0f71754c0_3 .net v0x55a0f71754c0 3, 3 0, v0x55a0f7168380_3; 1 drivers
v0x55a0f71754c0_4 .net v0x55a0f71754c0 4, 3 0, v0x55a0f7168380_4; 1 drivers
v0x55a0f71754c0_5 .net v0x55a0f71754c0 5, 3 0, v0x55a0f7168380_5; 1 drivers
v0x55a0f71754c0_6 .net v0x55a0f71754c0 6, 3 0, v0x55a0f7168380_6; 1 drivers
v0x55a0f71754c0_7 .net v0x55a0f71754c0 7, 3 0, v0x55a0f7168380_7; 1 drivers
v0x55a0f7175680 .array "step3_data", 7 0;
v0x55a0f7175680_0 .net v0x55a0f7175680 0, 3 0, v0x55a0f7173f60_0; 1 drivers
v0x55a0f7175680_1 .net v0x55a0f7175680 1, 3 0, v0x55a0f7173f60_1; 1 drivers
v0x55a0f7175680_2 .net v0x55a0f7175680 2, 3 0, v0x55a0f7173f60_2; 1 drivers
v0x55a0f7175680_3 .net v0x55a0f7175680 3, 3 0, v0x55a0f7173f60_3; 1 drivers
v0x55a0f7175680_4 .net v0x55a0f7175680 4, 3 0, v0x55a0f7173f60_4; 1 drivers
v0x55a0f7175680_5 .net v0x55a0f7175680 5, 3 0, v0x55a0f7173f60_5; 1 drivers
v0x55a0f7175680_6 .net v0x55a0f7175680 6, 3 0, v0x55a0f7173f60_6; 1 drivers
v0x55a0f7175680_7 .net v0x55a0f7175680 7, 3 0, v0x55a0f7173f60_7; 1 drivers
L_0x55a0f7183150 .reduce/or L_0x55a0f7182ec0;
S_0x55a0f715ba30 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 25, 4 25 0, S_0x55a0f715b630;
 .timescale -9 -9;
v0x55a0f70a1010_0 .var/2s "i", 31 0;
S_0x55a0f715bc70 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 4 30, 4 30 0, S_0x55a0f715b630;
 .timescale -9 -9;
v0x55a0f7146940_0 .var/2s "j", 31 0;
S_0x55a0f715beb0 .scope module, "step1_u" "step1" 4 42, 5 5 0, S_0x55a0f715b630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "old_data";
    .port_info 3 /OUTPUT 32 "step1_data";
P_0x55a0f715c0c0 .param/l "index" 0 5 7, +C4<00000000000000000000000000001000>;
P_0x55a0f715c100 .param/l "index_width" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x55a0f715c140 .param/l "width" 0 5 6, +C4<00000000000000000000000000000100>;
v0x55a0f715fe90_0 .net "clk", 0 0, v0x55a0f7175950_0;  alias, 1 drivers
v0x55a0f7174c40_0 .array/port v0x55a0f7174c40, 0;
v0x55a0f715ff70 .array "old_data", 7 0;
v0x55a0f715ff70_0 .net v0x55a0f715ff70 0, 3 0, v0x55a0f7174c40_0; 1 drivers
v0x55a0f7174c40_1 .array/port v0x55a0f7174c40, 1;
v0x55a0f715ff70_1 .net v0x55a0f715ff70 1, 3 0, v0x55a0f7174c40_1; 1 drivers
v0x55a0f7174c40_2 .array/port v0x55a0f7174c40, 2;
v0x55a0f715ff70_2 .net v0x55a0f715ff70 2, 3 0, v0x55a0f7174c40_2; 1 drivers
v0x55a0f7174c40_3 .array/port v0x55a0f7174c40, 3;
v0x55a0f715ff70_3 .net v0x55a0f715ff70 3, 3 0, v0x55a0f7174c40_3; 1 drivers
v0x55a0f7174c40_4 .array/port v0x55a0f7174c40, 4;
v0x55a0f715ff70_4 .net v0x55a0f715ff70 4, 3 0, v0x55a0f7174c40_4; 1 drivers
v0x55a0f7174c40_5 .array/port v0x55a0f7174c40, 5;
v0x55a0f715ff70_5 .net v0x55a0f715ff70 5, 3 0, v0x55a0f7174c40_5; 1 drivers
v0x55a0f7174c40_6 .array/port v0x55a0f7174c40, 6;
v0x55a0f715ff70_6 .net v0x55a0f715ff70 6, 3 0, v0x55a0f7174c40_6; 1 drivers
v0x55a0f7174c40_7 .array/port v0x55a0f7174c40, 7;
v0x55a0f715ff70_7 .net v0x55a0f715ff70 7, 3 0, v0x55a0f7174c40_7; 1 drivers
v0x55a0f71601d0_0 .net "rst", 0 0, L_0x55a0f7183290;  alias, 1 drivers
v0x55a0f71602a0 .array "step1_data", 7 0, 3 0;
v0x55a0f71603b0 .array "step1_data_temp", 7 0;
v0x55a0f71603b0_0 .net v0x55a0f71603b0 0, 3 0, L_0x55a0f71762b0; 1 drivers
v0x55a0f71603b0_1 .net v0x55a0f71603b0 1, 3 0, L_0x55a0f71761c0; 1 drivers
v0x55a0f71603b0_2 .net v0x55a0f71603b0 2, 3 0, L_0x55a0f7176fc0; 1 drivers
v0x55a0f71603b0_3 .net v0x55a0f71603b0 3, 3 0, L_0x55a0f71770b0; 1 drivers
v0x55a0f71603b0_4 .net v0x55a0f71603b0 4, 3 0, L_0x55a0f71769b0; 1 drivers
v0x55a0f71603b0_5 .net v0x55a0f71603b0 5, 3 0, L_0x55a0f71768c0; 1 drivers
v0x55a0f71603b0_6 .net v0x55a0f71603b0 6, 3 0, L_0x55a0f71776c0; 1 drivers
v0x55a0f71603b0_7 .net v0x55a0f71603b0 7, 3 0, L_0x55a0f71777b0; 1 drivers
E_0x55a0f70d4200 .event posedge, v0x55a0f715fe90_0;
S_0x55a0f715c360 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 5 49, 5 49 0, S_0x55a0f715beb0;
 .timescale -9 -9;
v0x55a0f7143440_0 .var/2s "i", 31 0;
S_0x55a0f715c5c0 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 5 54, 5 54 0, S_0x55a0f715beb0;
 .timescale -9 -9;
v0x55a0f71292e0_0 .var/2s "j", 31 0;
S_0x55a0f715c800 .scope generate, "step_1_even[0]" "step_1_even[0]" 5 19, 5 19 0, S_0x55a0f715beb0;
 .timescale -9 -9;
P_0x55a0f715ca30 .param/l "even" 1 5 19, +C4<00>;
S_0x55a0f715caf0 .scope module, "max_min_x1" "max_min" 5 22, 6 2 0, S_0x55a0f715c800;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "max";
    .port_info 3 /OUTPUT 4 "min";
P_0x55a0f715ccd0 .param/l "width" 0 6 3, +C4<00000000000000000000000000000100>;
v0x55a0f715cdd0_0 .net *"_ivl_5", 7 0, L_0x55a0f71763f0;  1 drivers
v0x55a0f715ced0_0 .net *"_ivl_7", 7 0, L_0x55a0f7176490;  1 drivers
v0x55a0f715cfb0_0 .net *"_ivl_9", 7 0, L_0x55a0f7176650;  1 drivers
v0x55a0f715d0a0_0 .net "a", 3 0, v0x55a0f7174c40_0;  alias, 1 drivers
v0x55a0f715d180_0 .net "b", 3 0, v0x55a0f7174c40_1;  alias, 1 drivers
v0x55a0f715d2b0_0 .net "big", 0 0, L_0x55a0f7176080;  1 drivers
v0x55a0f715d370_0 .net "max", 3 0, L_0x55a0f71761c0;  alias, 1 drivers
v0x55a0f715d450_0 .net "min", 3 0, L_0x55a0f71762b0;  alias, 1 drivers
L_0x55a0f7176080 .cmp/ge 4, v0x55a0f7174c40_0, v0x55a0f7174c40_1;
L_0x55a0f71761c0 .part L_0x55a0f7176650, 4, 4;
L_0x55a0f71762b0 .part L_0x55a0f7176650, 0, 4;
L_0x55a0f71763f0 .concat [ 4 4 0 0], v0x55a0f7174c40_1, v0x55a0f7174c40_0;
L_0x55a0f7176490 .concat [ 4 4 0 0], v0x55a0f7174c40_0, v0x55a0f7174c40_1;
L_0x55a0f7176650 .functor MUXZ 8, L_0x55a0f7176490, L_0x55a0f71763f0, L_0x55a0f7176080, C4<>;
S_0x55a0f715d5b0 .scope generate, "step_1_even[4]" "step_1_even[4]" 5 19, 5 19 0, S_0x55a0f715beb0;
 .timescale -9 -9;
P_0x55a0f715d7b0 .param/l "even" 1 5 19, +C4<0100>;
S_0x55a0f715d890 .scope module, "max_min_x1" "max_min" 5 22, 6 2 0, S_0x55a0f715d5b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "max";
    .port_info 3 /OUTPUT 4 "min";
P_0x55a0f715da70 .param/l "width" 0 6 3, +C4<00000000000000000000000000000100>;
v0x55a0f715db40_0 .net *"_ivl_5", 7 0, L_0x55a0f7176af0;  1 drivers
v0x55a0f715dc40_0 .net *"_ivl_7", 7 0, L_0x55a0f7176b90;  1 drivers
v0x55a0f715dd20_0 .net *"_ivl_9", 7 0, L_0x55a0f7176d50;  1 drivers
v0x55a0f715de10_0 .net "a", 3 0, v0x55a0f7174c40_4;  alias, 1 drivers
v0x55a0f715def0_0 .net "b", 3 0, v0x55a0f7174c40_5;  alias, 1 drivers
v0x55a0f715e020_0 .net "big", 0 0, L_0x55a0f7176780;  1 drivers
v0x55a0f715e0e0_0 .net "max", 3 0, L_0x55a0f71768c0;  alias, 1 drivers
v0x55a0f715e1c0_0 .net "min", 3 0, L_0x55a0f71769b0;  alias, 1 drivers
L_0x55a0f7176780 .cmp/ge 4, v0x55a0f7174c40_4, v0x55a0f7174c40_5;
L_0x55a0f71768c0 .part L_0x55a0f7176d50, 4, 4;
L_0x55a0f71769b0 .part L_0x55a0f7176d50, 0, 4;
L_0x55a0f7176af0 .concat [ 4 4 0 0], v0x55a0f7174c40_5, v0x55a0f7174c40_4;
L_0x55a0f7176b90 .concat [ 4 4 0 0], v0x55a0f7174c40_4, v0x55a0f7174c40_5;
L_0x55a0f7176d50 .functor MUXZ 8, L_0x55a0f7176b90, L_0x55a0f7176af0, L_0x55a0f7176780, C4<>;
S_0x55a0f715e320 .scope generate, "step_1_odd[2]" "step_1_odd[2]" 5 33, 5 33 0, S_0x55a0f715beb0;
 .timescale -9 -9;
P_0x55a0f715e570 .param/l "odd" 1 5 33, +C4<010>;
S_0x55a0f715e650 .scope module, "max_min_x2" "max_min" 5 36, 6 2 0, S_0x55a0f715e320;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "max";
    .port_info 3 /OUTPUT 4 "min";
P_0x55a0f715e830 .param/l "width" 0 6 3, +C4<00000000000000000000000000000100>;
v0x55a0f715e8d0_0 .net *"_ivl_5", 7 0, L_0x55a0f71771f0;  1 drivers
v0x55a0f715e9d0_0 .net *"_ivl_7", 7 0, L_0x55a0f7177290;  1 drivers
v0x55a0f715eab0_0 .net *"_ivl_9", 7 0, L_0x55a0f7177450;  1 drivers
v0x55a0f715eba0_0 .net "a", 3 0, v0x55a0f7174c40_2;  alias, 1 drivers
v0x55a0f715ec80_0 .net "b", 3 0, v0x55a0f7174c40_3;  alias, 1 drivers
v0x55a0f715edb0_0 .net "big", 0 0, L_0x55a0f7176e80;  1 drivers
v0x55a0f715ee70_0 .net "max", 3 0, L_0x55a0f7176fc0;  alias, 1 drivers
v0x55a0f715ef50_0 .net "min", 3 0, L_0x55a0f71770b0;  alias, 1 drivers
L_0x55a0f7176e80 .cmp/ge 4, v0x55a0f7174c40_2, v0x55a0f7174c40_3;
L_0x55a0f7176fc0 .part L_0x55a0f7177450, 4, 4;
L_0x55a0f71770b0 .part L_0x55a0f7177450, 0, 4;
L_0x55a0f71771f0 .concat [ 4 4 0 0], v0x55a0f7174c40_3, v0x55a0f7174c40_2;
L_0x55a0f7177290 .concat [ 4 4 0 0], v0x55a0f7174c40_2, v0x55a0f7174c40_3;
L_0x55a0f7177450 .functor MUXZ 8, L_0x55a0f7177290, L_0x55a0f71771f0, L_0x55a0f7176e80, C4<>;
S_0x55a0f715f0b0 .scope generate, "step_1_odd[6]" "step_1_odd[6]" 5 33, 5 33 0, S_0x55a0f715beb0;
 .timescale -9 -9;
P_0x55a0f715f2b0 .param/l "odd" 1 5 33, +C4<0110>;
S_0x55a0f715f390 .scope module, "max_min_x2" "max_min" 5 36, 6 2 0, S_0x55a0f715f0b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "max";
    .port_info 3 /OUTPUT 4 "min";
P_0x55a0f715f570 .param/l "width" 0 6 3, +C4<00000000000000000000000000000100>;
v0x55a0f715f6b0_0 .net *"_ivl_5", 7 0, L_0x55a0f71778f0;  1 drivers
v0x55a0f715f7b0_0 .net *"_ivl_7", 7 0, L_0x55a0f7177990;  1 drivers
v0x55a0f715f890_0 .net *"_ivl_9", 7 0, L_0x55a0f7177b50;  1 drivers
v0x55a0f715f980_0 .net "a", 3 0, v0x55a0f7174c40_6;  alias, 1 drivers
v0x55a0f715fa60_0 .net "b", 3 0, v0x55a0f7174c40_7;  alias, 1 drivers
v0x55a0f715fb90_0 .net "big", 0 0, L_0x55a0f7177580;  1 drivers
v0x55a0f715fc50_0 .net "max", 3 0, L_0x55a0f71776c0;  alias, 1 drivers
v0x55a0f715fd30_0 .net "min", 3 0, L_0x55a0f71777b0;  alias, 1 drivers
L_0x55a0f7177580 .cmp/ge 4, v0x55a0f7174c40_6, v0x55a0f7174c40_7;
L_0x55a0f71776c0 .part L_0x55a0f7177b50, 4, 4;
L_0x55a0f71777b0 .part L_0x55a0f7177b50, 0, 4;
L_0x55a0f71778f0 .concat [ 4 4 0 0], v0x55a0f7174c40_7, v0x55a0f7174c40_6;
L_0x55a0f7177990 .concat [ 4 4 0 0], v0x55a0f7174c40_6, v0x55a0f7174c40_7;
L_0x55a0f7177b50 .functor MUXZ 8, L_0x55a0f7177990, L_0x55a0f71778f0, L_0x55a0f7177580, C4<>;
S_0x55a0f7160690 .scope module, "step2_u" "step2" 4 59, 7 4 0, S_0x55a0f715b630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "old_data";
    .port_info 3 /OUTPUT 32 "step2_data";
P_0x55a0f7149df0 .param/l "index" 0 7 6, +C4<00000000000000000000000000001000>;
P_0x55a0f7149e30 .param/l "index_div2" 1 7 17, +C4<00000000000000000000000000000100>;
P_0x55a0f7149e70 .param/l "index_div4" 1 7 16, +C4<00000000000000000000000000000010>;
P_0x55a0f7149eb0 .param/l "index_width" 0 7 7, +C4<00000000000000000000000000000011>;
P_0x55a0f7149ef0 .param/l "width" 0 7 5, +C4<00000000000000000000000000000100>;
v0x55a0f7167f50_0 .net "clk", 0 0, v0x55a0f7175950_0;  alias, 1 drivers
v0x55a0f7168010 .array "old_data", 7 0;
v0x55a0f7168010_0 .net v0x55a0f7168010 0, 3 0, L_0x55a0f717b830; 1 drivers
v0x55a0f7168010_1 .net v0x55a0f7168010 1, 3 0, L_0x55a0f717b8f0; 1 drivers
v0x55a0f7168010_2 .net v0x55a0f7168010 2, 3 0, L_0x55a0f717ba50; 1 drivers
v0x55a0f7168010_3 .net v0x55a0f7168010 3, 3 0, L_0x55a0f717bb10; 1 drivers
v0x55a0f7168010_4 .net v0x55a0f7168010 4, 3 0, L_0x55a0f717bc80; 1 drivers
v0x55a0f7168010_5 .net v0x55a0f7168010 5, 3 0, L_0x55a0f717bd40; 1 drivers
v0x55a0f7168010_6 .net v0x55a0f7168010 6, 3 0, L_0x55a0f717bec0; 1 drivers
v0x55a0f7168010_7 .net v0x55a0f7168010 7, 3 0, L_0x55a0f717bf80; 1 drivers
v0x55a0f7168280_0 .net "rst", 0 0, L_0x55a0f7183290;  alias, 1 drivers
v0x55a0f7168380 .array "step2_data", 7 0, 3 0;
v0x55a0f7168470 .array "step2_data_temp1", 7 0;
v0x55a0f7168470_0 .net v0x55a0f7168470 0, 3 0, L_0x55a0f717a110; 1 drivers
v0x55a0f7168470_1 .net v0x55a0f7168470 1, 3 0, L_0x55a0f717a070; 1 drivers
v0x55a0f7168470_2 .net v0x55a0f7168470 2, 3 0, L_0x55a0f717a770; 1 drivers
v0x55a0f7168470_3 .net v0x55a0f7168470 3, 3 0, L_0x55a0f717a6d0; 1 drivers
v0x55a0f7168470_4 .net v0x55a0f7168470 4, 3 0, L_0x55a0f717b390; 1 drivers
v0x55a0f7168470_5 .net v0x55a0f7168470 5, 3 0, L_0x55a0f717b430; 1 drivers
v0x55a0f7168470_6 .net v0x55a0f7168470 6, 3 0, L_0x55a0f717ad30; 1 drivers
v0x55a0f7168470_7 .net v0x55a0f7168470 7, 3 0, L_0x55a0f717add0; 1 drivers
v0x55a0f7168700 .array "step2_data_temp2", 7 0;
v0x55a0f7168700_0 .net v0x55a0f7168700 0, 3 0, L_0x55a0f7178710; 1 drivers
v0x55a0f7168700_1 .net v0x55a0f7168700 1, 3 0, L_0x55a0f7178d70; 1 drivers
v0x55a0f7168700_2 .net v0x55a0f7168700 2, 3 0, L_0x55a0f7178670; 1 drivers
v0x55a0f7168700_3 .net v0x55a0f7168700 3, 3 0, L_0x55a0f7178cd0; 1 drivers
v0x55a0f7168700_4 .net v0x55a0f7168700 4, 3 0, L_0x55a0f7179330; 1 drivers
v0x55a0f7168700_5 .net v0x55a0f7168700 5, 3 0, L_0x55a0f7179990; 1 drivers
v0x55a0f7168700_6 .net v0x55a0f7168700 6, 3 0, L_0x55a0f71793d0; 1 drivers
v0x55a0f7168700_7 .net v0x55a0f7168700 7, 3 0, L_0x55a0f7179a30; 1 drivers
S_0x55a0f7160b60 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 7 84, 7 84 0, S_0x55a0f7160690;
 .timescale -9 -9;
v0x55a0f7160d40_0 .var/2s "i", 31 0;
S_0x55a0f7160de0 .scope begin, "$ivl_for_loop7" "$ivl_for_loop7" 7 89, 7 89 0, S_0x55a0f7160690;
 .timescale -9 -9;
v0x55a0f7160fe0_0 .var/2s "j", 31 0;
S_0x55a0f71610c0 .scope generate, "step2_temp1_hi[5]" "step2_temp1_hi[5]" 7 67, 7 67 0, S_0x55a0f7160690;
 .timescale -9 -9;
P_0x55a0f71612f0 .param/l "hi" 1 7 67, +C4<0101>;
S_0x55a0f71613b0 .scope module, "max_min_x" "max_min" 7 70, 6 2 0, S_0x55a0f71610c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "max";
    .port_info 3 /OUTPUT 4 "min";
P_0x55a0f7161590 .param/l "width" 0 6 3, +C4<00000000000000000000000000000100>;
v0x55a0f7161700_0 .net *"_ivl_5", 7 0, L_0x55a0f717b520;  1 drivers
v0x55a0f7161800_0 .net *"_ivl_7", 7 0, L_0x55a0f717b5c0;  1 drivers
v0x55a0f71618e0_0 .net *"_ivl_9", 7 0, L_0x55a0f717b660;  1 drivers
v0x55a0f71619d0_0 .net "a", 3 0, L_0x55a0f7179990;  alias, 1 drivers
v0x55a0f7161ab0_0 .net "b", 3 0, L_0x55a0f7179330;  alias, 1 drivers
v0x55a0f7161be0_0 .net "big", 0 0, L_0x55a0f717b1d0;  1 drivers
v0x55a0f7161ca0_0 .net "max", 3 0, L_0x55a0f717b390;  alias, 1 drivers
v0x55a0f7161d80_0 .net "min", 3 0, L_0x55a0f717b430;  alias, 1 drivers
L_0x55a0f717b1d0 .cmp/ge 4, L_0x55a0f7179990, L_0x55a0f7179330;
L_0x55a0f717b390 .part L_0x55a0f717b660, 4, 4;
L_0x55a0f717b430 .part L_0x55a0f717b660, 0, 4;
L_0x55a0f717b520 .concat [ 4 4 0 0], L_0x55a0f7179330, L_0x55a0f7179990;
L_0x55a0f717b5c0 .concat [ 4 4 0 0], L_0x55a0f7179990, L_0x55a0f7179330;
L_0x55a0f717b660 .functor MUXZ 8, L_0x55a0f717b5c0, L_0x55a0f717b520, L_0x55a0f717b1d0, C4<>;
S_0x55a0f7161ee0 .scope generate, "step2_temp1_hi[7]" "step2_temp1_hi[7]" 7 67, 7 67 0, S_0x55a0f7160690;
 .timescale -9 -9;
P_0x55a0f71620e0 .param/l "hi" 1 7 67, +C4<0111>;
S_0x55a0f71621c0 .scope module, "max_min_x" "max_min" 7 70, 6 2 0, S_0x55a0f7161ee0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "max";
    .port_info 3 /OUTPUT 4 "min";
P_0x55a0f71623a0 .param/l "width" 0 6 3, +C4<00000000000000000000000000000100>;
v0x55a0f71624e0_0 .net *"_ivl_5", 7 0, L_0x55a0f717aec0;  1 drivers
v0x55a0f71625e0_0 .net *"_ivl_7", 7 0, L_0x55a0f717af60;  1 drivers
v0x55a0f71626c0_0 .net *"_ivl_9", 7 0, L_0x55a0f717b000;  1 drivers
v0x55a0f71627b0_0 .net "a", 3 0, L_0x55a0f7179a30;  alias, 1 drivers
v0x55a0f7162890_0 .net "b", 3 0, L_0x55a0f71793d0;  alias, 1 drivers
v0x55a0f71629c0_0 .net "big", 0 0, L_0x55a0f717ab70;  1 drivers
v0x55a0f7162a80_0 .net "max", 3 0, L_0x55a0f717ad30;  alias, 1 drivers
v0x55a0f7162b60_0 .net "min", 3 0, L_0x55a0f717add0;  alias, 1 drivers
L_0x55a0f717ab70 .cmp/ge 4, L_0x55a0f7179a30, L_0x55a0f71793d0;
L_0x55a0f717ad30 .part L_0x55a0f717b000, 4, 4;
L_0x55a0f717add0 .part L_0x55a0f717b000, 0, 4;
L_0x55a0f717aec0 .concat [ 4 4 0 0], L_0x55a0f71793d0, L_0x55a0f7179a30;
L_0x55a0f717af60 .concat [ 4 4 0 0], L_0x55a0f7179a30, L_0x55a0f71793d0;
L_0x55a0f717b000 .functor MUXZ 8, L_0x55a0f717af60, L_0x55a0f717aec0, L_0x55a0f717ab70, C4<>;
S_0x55a0f7162cc0 .scope generate, "step2_temp1_lo[0]" "step2_temp1_lo[0]" 7 53, 7 53 0, S_0x55a0f7160690;
 .timescale -9 -9;
P_0x55a0f7162f10 .param/l "lo" 1 7 53, +C4<00>;
S_0x55a0f7162ff0 .scope module, "max_min_x" "max_min" 7 56, 6 2 0, S_0x55a0f7162cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "max";
    .port_info 3 /OUTPUT 4 "min";
P_0x55a0f71631d0 .param/l "width" 0 6 3, +C4<00000000000000000000000000000100>;
v0x55a0f71632e0_0 .net *"_ivl_5", 7 0, L_0x55a0f717a200;  1 drivers
v0x55a0f71633e0_0 .net *"_ivl_7", 7 0, L_0x55a0f717a2a0;  1 drivers
v0x55a0f71634c0_0 .net *"_ivl_9", 7 0, L_0x55a0f717a340;  1 drivers
v0x55a0f71635b0_0 .net "a", 3 0, L_0x55a0f7178710;  alias, 1 drivers
v0x55a0f7163690_0 .net "b", 3 0, L_0x55a0f7178d70;  alias, 1 drivers
v0x55a0f71637c0_0 .net "big", 0 0, L_0x55a0f7179eb0;  1 drivers
v0x55a0f7163880_0 .net "max", 3 0, L_0x55a0f717a070;  alias, 1 drivers
v0x55a0f7163960_0 .net "min", 3 0, L_0x55a0f717a110;  alias, 1 drivers
L_0x55a0f7179eb0 .cmp/ge 4, L_0x55a0f7178710, L_0x55a0f7178d70;
L_0x55a0f717a070 .part L_0x55a0f717a340, 4, 4;
L_0x55a0f717a110 .part L_0x55a0f717a340, 0, 4;
L_0x55a0f717a200 .concat [ 4 4 0 0], L_0x55a0f7178d70, L_0x55a0f7178710;
L_0x55a0f717a2a0 .concat [ 4 4 0 0], L_0x55a0f7178710, L_0x55a0f7178d70;
L_0x55a0f717a340 .functor MUXZ 8, L_0x55a0f717a2a0, L_0x55a0f717a200, L_0x55a0f7179eb0, C4<>;
S_0x55a0f7163ac0 .scope generate, "step2_temp1_lo[2]" "step2_temp1_lo[2]" 7 53, 7 53 0, S_0x55a0f7160690;
 .timescale -9 -9;
P_0x55a0f7163cc0 .param/l "lo" 1 7 53, +C4<010>;
S_0x55a0f7163da0 .scope module, "max_min_x" "max_min" 7 56, 6 2 0, S_0x55a0f7163ac0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "max";
    .port_info 3 /OUTPUT 4 "min";
P_0x55a0f7163f80 .param/l "width" 0 6 3, +C4<00000000000000000000000000000100>;
v0x55a0f71640c0_0 .net *"_ivl_5", 7 0, L_0x55a0f717a860;  1 drivers
v0x55a0f71641c0_0 .net *"_ivl_7", 7 0, L_0x55a0f717a900;  1 drivers
v0x55a0f71642a0_0 .net *"_ivl_9", 7 0, L_0x55a0f717a9a0;  1 drivers
v0x55a0f7164390_0 .net "a", 3 0, L_0x55a0f7178670;  alias, 1 drivers
v0x55a0f7164470_0 .net "b", 3 0, L_0x55a0f7178cd0;  alias, 1 drivers
v0x55a0f71645a0_0 .net "big", 0 0, L_0x55a0f717a510;  1 drivers
v0x55a0f7164660_0 .net "max", 3 0, L_0x55a0f717a6d0;  alias, 1 drivers
v0x55a0f7164740_0 .net "min", 3 0, L_0x55a0f717a770;  alias, 1 drivers
L_0x55a0f717a510 .cmp/ge 4, L_0x55a0f7178670, L_0x55a0f7178cd0;
L_0x55a0f717a6d0 .part L_0x55a0f717a9a0, 4, 4;
L_0x55a0f717a770 .part L_0x55a0f717a9a0, 0, 4;
L_0x55a0f717a860 .concat [ 4 4 0 0], L_0x55a0f7178cd0, L_0x55a0f7178670;
L_0x55a0f717a900 .concat [ 4 4 0 0], L_0x55a0f7178670, L_0x55a0f7178cd0;
L_0x55a0f717a9a0 .functor MUXZ 8, L_0x55a0f717a900, L_0x55a0f717a860, L_0x55a0f717a510, C4<>;
S_0x55a0f71648a0 .scope generate, "step2_temp2_hi[4]" "step2_temp2_hi[4]" 7 35, 7 35 0, S_0x55a0f7160690;
 .timescale -9 -9;
P_0x55a0f7164aa0 .param/l "hi" 1 7 35, +C4<0100>;
S_0x55a0f7164b80 .scope module, "max_min_x4" "max_min" 7 38, 6 2 0, S_0x55a0f71648a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "max";
    .port_info 3 /OUTPUT 4 "min";
P_0x55a0f7164d60 .param/l "width" 0 6 3, +C4<00000000000000000000000000000100>;
v0x55a0f7164ea0_0 .net *"_ivl_5", 7 0, L_0x55a0f71794c0;  1 drivers
v0x55a0f7164fa0_0 .net *"_ivl_7", 7 0, L_0x55a0f7179560;  1 drivers
v0x55a0f7165080_0 .net *"_ivl_9", 7 0, L_0x55a0f7179720;  1 drivers
v0x55a0f7165170_0 .net "a", 3 0, L_0x55a0f717bc80;  alias, 1 drivers
v0x55a0f7165250_0 .net "b", 3 0, L_0x55a0f717bec0;  alias, 1 drivers
v0x55a0f7165380_0 .net "big", 0 0, L_0x55a0f71791f0;  1 drivers
v0x55a0f7165440_0 .net "max", 3 0, L_0x55a0f7179330;  alias, 1 drivers
v0x55a0f7165500_0 .net "min", 3 0, L_0x55a0f71793d0;  alias, 1 drivers
L_0x55a0f71791f0 .cmp/ge 4, L_0x55a0f717bc80, L_0x55a0f717bec0;
L_0x55a0f7179330 .part L_0x55a0f7179720, 4, 4;
L_0x55a0f71793d0 .part L_0x55a0f7179720, 0, 4;
L_0x55a0f71794c0 .concat [ 4 4 0 0], L_0x55a0f717bec0, L_0x55a0f717bc80;
L_0x55a0f7179560 .concat [ 4 4 0 0], L_0x55a0f717bc80, L_0x55a0f717bec0;
L_0x55a0f7179720 .functor MUXZ 8, L_0x55a0f7179560, L_0x55a0f71794c0, L_0x55a0f71791f0, C4<>;
S_0x55a0f7165660 .scope generate, "step2_temp2_hi[5]" "step2_temp2_hi[5]" 7 35, 7 35 0, S_0x55a0f7160690;
 .timescale -9 -9;
P_0x55a0f7165860 .param/l "hi" 1 7 35, +C4<0101>;
S_0x55a0f7165940 .scope module, "max_min_x4" "max_min" 7 38, 6 2 0, S_0x55a0f7165660;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "max";
    .port_info 3 /OUTPUT 4 "min";
P_0x55a0f7165b20 .param/l "width" 0 6 3, +C4<00000000000000000000000000000100>;
v0x55a0f7165c60_0 .net *"_ivl_5", 7 0, L_0x55a0f7179b20;  1 drivers
v0x55a0f7165d60_0 .net *"_ivl_7", 7 0, L_0x55a0f7179bc0;  1 drivers
v0x55a0f7165e40_0 .net *"_ivl_9", 7 0, L_0x55a0f7179d80;  1 drivers
v0x55a0f7165f30_0 .net "a", 3 0, L_0x55a0f717bd40;  alias, 1 drivers
v0x55a0f7166010_0 .net "b", 3 0, L_0x55a0f717bf80;  alias, 1 drivers
v0x55a0f7166140_0 .net "big", 0 0, L_0x55a0f7179850;  1 drivers
v0x55a0f7166200_0 .net "max", 3 0, L_0x55a0f7179990;  alias, 1 drivers
v0x55a0f71662c0_0 .net "min", 3 0, L_0x55a0f7179a30;  alias, 1 drivers
L_0x55a0f7179850 .cmp/ge 4, L_0x55a0f717bd40, L_0x55a0f717bf80;
L_0x55a0f7179990 .part L_0x55a0f7179d80, 4, 4;
L_0x55a0f7179a30 .part L_0x55a0f7179d80, 0, 4;
L_0x55a0f7179b20 .concat [ 4 4 0 0], L_0x55a0f717bf80, L_0x55a0f717bd40;
L_0x55a0f7179bc0 .concat [ 4 4 0 0], L_0x55a0f717bd40, L_0x55a0f717bf80;
L_0x55a0f7179d80 .functor MUXZ 8, L_0x55a0f7179bc0, L_0x55a0f7179b20, L_0x55a0f7179850, C4<>;
S_0x55a0f7166420 .scope generate, "step2_temp2_lo[0]" "step2_temp2_lo[0]" 7 21, 7 21 0, S_0x55a0f7160690;
 .timescale -9 -9;
P_0x55a0f7162ec0 .param/l "lo" 1 7 21, +C4<00>;
S_0x55a0f71666b0 .scope module, "max_min_x3" "max_min" 7 24, 6 2 0, S_0x55a0f7166420;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "max";
    .port_info 3 /OUTPUT 4 "min";
P_0x55a0f7166890 .param/l "width" 0 6 3, +C4<00000000000000000000000000000100>;
v0x55a0f71669d0_0 .net *"_ivl_5", 7 0, L_0x55a0f7178800;  1 drivers
v0x55a0f7166ad0_0 .net *"_ivl_7", 7 0, L_0x55a0f71788a0;  1 drivers
v0x55a0f7166bb0_0 .net *"_ivl_9", 7 0, L_0x55a0f7178a60;  1 drivers
v0x55a0f7166ca0_0 .net "a", 3 0, L_0x55a0f717b830;  alias, 1 drivers
v0x55a0f7166d80_0 .net "b", 3 0, L_0x55a0f717ba50;  alias, 1 drivers
v0x55a0f7166eb0_0 .net "big", 0 0, L_0x55a0f7178580;  1 drivers
v0x55a0f7166f70_0 .net "max", 3 0, L_0x55a0f7178670;  alias, 1 drivers
v0x55a0f7167030_0 .net "min", 3 0, L_0x55a0f7178710;  alias, 1 drivers
L_0x55a0f7178580 .cmp/ge 4, L_0x55a0f717b830, L_0x55a0f717ba50;
L_0x55a0f7178670 .part L_0x55a0f7178a60, 4, 4;
L_0x55a0f7178710 .part L_0x55a0f7178a60, 0, 4;
L_0x55a0f7178800 .concat [ 4 4 0 0], L_0x55a0f717ba50, L_0x55a0f717b830;
L_0x55a0f71788a0 .concat [ 4 4 0 0], L_0x55a0f717b830, L_0x55a0f717ba50;
L_0x55a0f7178a60 .functor MUXZ 8, L_0x55a0f71788a0, L_0x55a0f7178800, L_0x55a0f7178580, C4<>;
S_0x55a0f7167190 .scope generate, "step2_temp2_lo[1]" "step2_temp2_lo[1]" 7 21, 7 21 0, S_0x55a0f7160690;
 .timescale -9 -9;
P_0x55a0f7167390 .param/l "lo" 1 7 21, +C4<01>;
S_0x55a0f7167470 .scope module, "max_min_x3" "max_min" 7 24, 6 2 0, S_0x55a0f7167190;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "max";
    .port_info 3 /OUTPUT 4 "min";
P_0x55a0f7167650 .param/l "width" 0 6 3, +C4<00000000000000000000000000000100>;
v0x55a0f7167790_0 .net *"_ivl_5", 7 0, L_0x55a0f7178e60;  1 drivers
v0x55a0f7167890_0 .net *"_ivl_7", 7 0, L_0x55a0f7178f00;  1 drivers
v0x55a0f7167970_0 .net *"_ivl_9", 7 0, L_0x55a0f71790c0;  1 drivers
v0x55a0f7167a60_0 .net "a", 3 0, L_0x55a0f717b8f0;  alias, 1 drivers
v0x55a0f7167b40_0 .net "b", 3 0, L_0x55a0f717bb10;  alias, 1 drivers
v0x55a0f7167c70_0 .net "big", 0 0, L_0x55a0f7178b90;  1 drivers
v0x55a0f7167d30_0 .net "max", 3 0, L_0x55a0f7178cd0;  alias, 1 drivers
v0x55a0f7167df0_0 .net "min", 3 0, L_0x55a0f7178d70;  alias, 1 drivers
L_0x55a0f7178b90 .cmp/ge 4, L_0x55a0f717b8f0, L_0x55a0f717bb10;
L_0x55a0f7178cd0 .part L_0x55a0f71790c0, 4, 4;
L_0x55a0f7178d70 .part L_0x55a0f71790c0, 0, 4;
L_0x55a0f7178e60 .concat [ 4 4 0 0], L_0x55a0f717bb10, L_0x55a0f717b8f0;
L_0x55a0f7178f00 .concat [ 4 4 0 0], L_0x55a0f717b8f0, L_0x55a0f717bb10;
L_0x55a0f71790c0 .functor MUXZ 8, L_0x55a0f7178f00, L_0x55a0f7178e60, L_0x55a0f7178b90, C4<>;
S_0x55a0f7168a70 .scope module, "step3_u" "step3" 4 74, 8 4 0, S_0x55a0f715b630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "old_data";
    .port_info 3 /OUTPUT 32 "step3_data";
P_0x55a0f7168ca0 .param/l "index" 0 8 6, +C4<00000000000000000000000000001000>;
P_0x55a0f7168ce0 .param/l "index_div2" 1 8 17, +C4<00000000000000000000000000000100>;
P_0x55a0f7168d20 .param/l "index_div4" 1 8 16, +C4<00000000000000000000000000000010>;
P_0x55a0f7168d60 .param/l "index_width" 0 8 7, +C4<00000000000000000000000000000011>;
P_0x55a0f7168da0 .param/l "width" 0 8 5, +C4<00000000000000000000000000000100>;
v0x55a0f7173b00_0 .net "clk", 0 0, v0x55a0f7175950_0;  alias, 1 drivers
v0x55a0f7173c10 .array "old_data", 7 0;
v0x55a0f7173c10_0 .net v0x55a0f7173c10 0, 3 0, L_0x55a0f7181140; 1 drivers
v0x55a0f7173c10_1 .net v0x55a0f7173c10 1, 3 0, L_0x55a0f7181200; 1 drivers
v0x55a0f7173c10_2 .net v0x55a0f7173c10 2, 3 0, L_0x55a0f71813e0; 1 drivers
v0x55a0f7173c10_3 .net v0x55a0f7173c10 3, 3 0, L_0x55a0f71814a0; 1 drivers
v0x55a0f7173c10_4 .net v0x55a0f7173c10 4, 3 0, L_0x55a0f71812c0; 1 drivers
v0x55a0f7173c10_5 .net v0x55a0f7173c10 5, 3 0, L_0x55a0f7181690; 1 drivers
v0x55a0f7173c10_6 .net v0x55a0f7173c10 6, 3 0, L_0x55a0f7181840; 1 drivers
v0x55a0f7173c10_7 .net v0x55a0f7173c10 7, 3 0, L_0x55a0f7181900; 1 drivers
v0x55a0f7173e40_0 .net "rst", 0 0, L_0x55a0f7183290;  alias, 1 drivers
v0x55a0f7173f60 .array "step3_data", 7 0, 3 0;
v0x55a0f7174050 .array "step3_data_temp1", 7 0;
v0x55a0f7174050_0 .net v0x55a0f7174050 0, 3 0, L_0x55a0f717fa20; 1 drivers
v0x55a0f7174050_1 .net v0x55a0f7174050 1, 3 0, L_0x55a0f717f980; 1 drivers
v0x55a0f7174050_2 .net v0x55a0f7174050 2, 3 0, L_0x55a0f7180080; 1 drivers
v0x55a0f7174050_3 .net v0x55a0f7174050 3, 3 0, L_0x55a0f717ffe0; 1 drivers
v0x55a0f7174050_4 .net v0x55a0f7174050 4, 3 0, L_0x55a0f71806e0; 1 drivers
v0x55a0f7174050_5 .net v0x55a0f7174050 5, 3 0, L_0x55a0f7180640; 1 drivers
v0x55a0f7174050_6 .net v0x55a0f7174050 6, 3 0, L_0x55a0f7180d40; 1 drivers
v0x55a0f7174050_7 .net v0x55a0f7174050 7, 3 0, L_0x55a0f7180ca0; 1 drivers
v0x55a0f71742d0 .array "step3_data_temp2", 7 0;
v0x55a0f71742d0_0 .net v0x55a0f71742d0 0, 3 0, L_0x55a0f717e320; 1 drivers
v0x55a0f71742d0_1 .net v0x55a0f71742d0 1, 3 0, L_0x55a0f717e8e0; 1 drivers
v0x55a0f71742d0_2 .net v0x55a0f71742d0 2, 3 0, L_0x55a0f717e280; 1 drivers
v0x55a0f71742d0_3 .net v0x55a0f71742d0 3, 3 0, L_0x55a0f717e840; 1 drivers
v0x55a0f71742d0_4 .net v0x55a0f71742d0 4, 3 0, L_0x55a0f717eea0; 1 drivers
v0x55a0f71742d0_5 .net v0x55a0f71742d0 5, 3 0, L_0x55a0f717f460; 1 drivers
v0x55a0f71742d0_6 .net v0x55a0f71742d0 6, 3 0, L_0x55a0f717ee00; 1 drivers
v0x55a0f71742d0_7 .net v0x55a0f71742d0 7, 3 0, L_0x55a0f717f3c0; 1 drivers
v0x55a0f7174640 .array "step3_data_temp3", 7 0;
v0x55a0f7174640_0 .net v0x55a0f7174640 0, 3 0, L_0x55a0f717c9b0; 1 drivers
v0x55a0f7174640_1 .net v0x55a0f7174640 1, 3 0, L_0x55a0f717cf80; 1 drivers
v0x55a0f7174640_2 .net v0x55a0f7174640 2, 3 0, L_0x55a0f717d5e0; 1 drivers
v0x55a0f7174640_3 .net v0x55a0f7174640 3, 3 0, L_0x55a0f717dc40; 1 drivers
v0x55a0f7174640_4 .net v0x55a0f7174640 4, 3 0, L_0x55a0f717c910; 1 drivers
v0x55a0f7174640_5 .net v0x55a0f7174640 5, 3 0, L_0x55a0f717cee0; 1 drivers
v0x55a0f7174640_6 .net v0x55a0f7174640 6, 3 0, L_0x55a0f717d540; 1 drivers
v0x55a0f7174640_7 .net v0x55a0f7174640 7, 3 0, L_0x55a0f717dba0; 1 drivers
S_0x55a0f7168ff0 .scope begin, "$ivl_for_loop8" "$ivl_for_loop8" 8 87, 8 87 0, S_0x55a0f7168a70;
 .timescale -9 -9;
v0x55a0f71691d0_0 .var/2s "i", 31 0;
S_0x55a0f7169290 .scope begin, "$ivl_for_loop9" "$ivl_for_loop9" 8 92, 8 92 0, S_0x55a0f7168a70;
 .timescale -9 -9;
v0x55a0f7169490_0 .var/2s "j", 31 0;
S_0x55a0f7169570 .scope generate, "step2_temp1_even[0]" "step2_temp1_even[0]" 8 72, 8 72 0, S_0x55a0f7168a70;
 .timescale -9 -9;
P_0x55a0f7169770 .param/l "even" 1 8 72, +C4<00>;
S_0x55a0f7169830 .scope module, "max_min_x" "max_min" 8 75, 6 2 0, S_0x55a0f7169570;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "max";
    .port_info 3 /OUTPUT 4 "min";
P_0x55a0f7169a10 .param/l "width" 0 6 3, +C4<00000000000000000000000000000100>;
v0x55a0f7169b20_0 .net *"_ivl_5", 7 0, L_0x55a0f717fb10;  1 drivers
v0x55a0f7169c20_0 .net *"_ivl_7", 7 0, L_0x55a0f717fbb0;  1 drivers
v0x55a0f7169d00_0 .net *"_ivl_9", 7 0, L_0x55a0f717fc50;  1 drivers
v0x55a0f7169df0_0 .net "a", 3 0, L_0x55a0f717e320;  alias, 1 drivers
v0x55a0f7169ed0_0 .net "b", 3 0, L_0x55a0f717e8e0;  alias, 1 drivers
v0x55a0f716a000_0 .net "big", 0 0, L_0x55a0f717f7c0;  1 drivers
v0x55a0f716a0c0_0 .net "max", 3 0, L_0x55a0f717f980;  alias, 1 drivers
v0x55a0f716a1a0_0 .net "min", 3 0, L_0x55a0f717fa20;  alias, 1 drivers
L_0x55a0f717f7c0 .cmp/ge 4, L_0x55a0f717e320, L_0x55a0f717e8e0;
L_0x55a0f717f980 .part L_0x55a0f717fc50, 4, 4;
L_0x55a0f717fa20 .part L_0x55a0f717fc50, 0, 4;
L_0x55a0f717fb10 .concat [ 4 4 0 0], L_0x55a0f717e8e0, L_0x55a0f717e320;
L_0x55a0f717fbb0 .concat [ 4 4 0 0], L_0x55a0f717e320, L_0x55a0f717e8e0;
L_0x55a0f717fc50 .functor MUXZ 8, L_0x55a0f717fbb0, L_0x55a0f717fb10, L_0x55a0f717f7c0, C4<>;
S_0x55a0f716a300 .scope generate, "step2_temp1_even[2]" "step2_temp1_even[2]" 8 72, 8 72 0, S_0x55a0f7168a70;
 .timescale -9 -9;
P_0x55a0f716a500 .param/l "even" 1 8 72, +C4<010>;
S_0x55a0f716a5e0 .scope module, "max_min_x" "max_min" 8 75, 6 2 0, S_0x55a0f716a300;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "max";
    .port_info 3 /OUTPUT 4 "min";
P_0x55a0f716a7c0 .param/l "width" 0 6 3, +C4<00000000000000000000000000000100>;
v0x55a0f716a900_0 .net *"_ivl_5", 7 0, L_0x55a0f7180170;  1 drivers
v0x55a0f716aa00_0 .net *"_ivl_7", 7 0, L_0x55a0f7180210;  1 drivers
v0x55a0f716aae0_0 .net *"_ivl_9", 7 0, L_0x55a0f71802b0;  1 drivers
v0x55a0f716abd0_0 .net "a", 3 0, L_0x55a0f717e280;  alias, 1 drivers
v0x55a0f716acb0_0 .net "b", 3 0, L_0x55a0f717e840;  alias, 1 drivers
v0x55a0f716ade0_0 .net "big", 0 0, L_0x55a0f717fe20;  1 drivers
v0x55a0f716aea0_0 .net "max", 3 0, L_0x55a0f717ffe0;  alias, 1 drivers
v0x55a0f716af80_0 .net "min", 3 0, L_0x55a0f7180080;  alias, 1 drivers
L_0x55a0f717fe20 .cmp/ge 4, L_0x55a0f717e280, L_0x55a0f717e840;
L_0x55a0f717ffe0 .part L_0x55a0f71802b0, 4, 4;
L_0x55a0f7180080 .part L_0x55a0f71802b0, 0, 4;
L_0x55a0f7180170 .concat [ 4 4 0 0], L_0x55a0f717e840, L_0x55a0f717e280;
L_0x55a0f7180210 .concat [ 4 4 0 0], L_0x55a0f717e280, L_0x55a0f717e840;
L_0x55a0f71802b0 .functor MUXZ 8, L_0x55a0f7180210, L_0x55a0f7180170, L_0x55a0f717fe20, C4<>;
S_0x55a0f716b0e0 .scope generate, "step2_temp1_even[4]" "step2_temp1_even[4]" 8 72, 8 72 0, S_0x55a0f7168a70;
 .timescale -9 -9;
P_0x55a0f716b330 .param/l "even" 1 8 72, +C4<0100>;
S_0x55a0f716b410 .scope module, "max_min_x" "max_min" 8 75, 6 2 0, S_0x55a0f716b0e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "max";
    .port_info 3 /OUTPUT 4 "min";
P_0x55a0f716b5f0 .param/l "width" 0 6 3, +C4<00000000000000000000000000000100>;
v0x55a0f716b700_0 .net *"_ivl_5", 7 0, L_0x55a0f71807d0;  1 drivers
v0x55a0f716b800_0 .net *"_ivl_7", 7 0, L_0x55a0f7180870;  1 drivers
v0x55a0f716b8e0_0 .net *"_ivl_9", 7 0, L_0x55a0f7180910;  1 drivers
v0x55a0f716b9d0_0 .net "a", 3 0, L_0x55a0f717eea0;  alias, 1 drivers
v0x55a0f716bab0_0 .net "b", 3 0, L_0x55a0f717f460;  alias, 1 drivers
v0x55a0f716bbe0_0 .net "big", 0 0, L_0x55a0f7180480;  1 drivers
v0x55a0f716bca0_0 .net "max", 3 0, L_0x55a0f7180640;  alias, 1 drivers
v0x55a0f716bd80_0 .net "min", 3 0, L_0x55a0f71806e0;  alias, 1 drivers
L_0x55a0f7180480 .cmp/ge 4, L_0x55a0f717eea0, L_0x55a0f717f460;
L_0x55a0f7180640 .part L_0x55a0f7180910, 4, 4;
L_0x55a0f71806e0 .part L_0x55a0f7180910, 0, 4;
L_0x55a0f71807d0 .concat [ 4 4 0 0], L_0x55a0f717f460, L_0x55a0f717eea0;
L_0x55a0f7180870 .concat [ 4 4 0 0], L_0x55a0f717eea0, L_0x55a0f717f460;
L_0x55a0f7180910 .functor MUXZ 8, L_0x55a0f7180870, L_0x55a0f71807d0, L_0x55a0f7180480, C4<>;
S_0x55a0f716bee0 .scope generate, "step2_temp1_even[6]" "step2_temp1_even[6]" 8 72, 8 72 0, S_0x55a0f7168a70;
 .timescale -9 -9;
P_0x55a0f716c0e0 .param/l "even" 1 8 72, +C4<0110>;
S_0x55a0f716c1c0 .scope module, "max_min_x" "max_min" 8 75, 6 2 0, S_0x55a0f716bee0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "max";
    .port_info 3 /OUTPUT 4 "min";
P_0x55a0f716c3a0 .param/l "width" 0 6 3, +C4<00000000000000000000000000000100>;
v0x55a0f716c4e0_0 .net *"_ivl_5", 7 0, L_0x55a0f7180e30;  1 drivers
v0x55a0f716c5e0_0 .net *"_ivl_7", 7 0, L_0x55a0f7180ed0;  1 drivers
v0x55a0f716c6c0_0 .net *"_ivl_9", 7 0, L_0x55a0f7180f70;  1 drivers
v0x55a0f716c7b0_0 .net "a", 3 0, L_0x55a0f717ee00;  alias, 1 drivers
v0x55a0f716c890_0 .net "b", 3 0, L_0x55a0f717f3c0;  alias, 1 drivers
v0x55a0f716c9c0_0 .net "big", 0 0, L_0x55a0f7180ae0;  1 drivers
v0x55a0f716ca80_0 .net "max", 3 0, L_0x55a0f7180ca0;  alias, 1 drivers
v0x55a0f716cb60_0 .net "min", 3 0, L_0x55a0f7180d40;  alias, 1 drivers
L_0x55a0f7180ae0 .cmp/ge 4, L_0x55a0f717ee00, L_0x55a0f717f3c0;
L_0x55a0f7180ca0 .part L_0x55a0f7180f70, 4, 4;
L_0x55a0f7180d40 .part L_0x55a0f7180f70, 0, 4;
L_0x55a0f7180e30 .concat [ 4 4 0 0], L_0x55a0f717f3c0, L_0x55a0f717ee00;
L_0x55a0f7180ed0 .concat [ 4 4 0 0], L_0x55a0f717ee00, L_0x55a0f717f3c0;
L_0x55a0f7180f70 .functor MUXZ 8, L_0x55a0f7180ed0, L_0x55a0f7180e30, L_0x55a0f7180ae0, C4<>;
S_0x55a0f716ccc0 .scope generate, "step2_temp2_hi[4]" "step2_temp2_hi[4]" 8 54, 8 54 0, S_0x55a0f7168a70;
 .timescale -9 -9;
P_0x55a0f716cec0 .param/l "hi" 1 8 54, +C4<0100>;
S_0x55a0f716cfa0 .scope module, "max_min_x" "max_min" 8 57, 6 2 0, S_0x55a0f716ccc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "max";
    .port_info 3 /OUTPUT 4 "min";
P_0x55a0f716d180 .param/l "width" 0 6 3, +C4<00000000000000000000000000000100>;
v0x55a0f716d2c0_0 .net *"_ivl_5", 7 0, L_0x55a0f717ef40;  1 drivers
v0x55a0f716d3c0_0 .net *"_ivl_7", 7 0, L_0x55a0f717efe0;  1 drivers
v0x55a0f716d4a0_0 .net *"_ivl_9", 7 0, L_0x55a0f717f080;  1 drivers
v0x55a0f716d590_0 .net "a", 3 0, L_0x55a0f717c910;  alias, 1 drivers
v0x55a0f716d670_0 .net "b", 3 0, L_0x55a0f717d540;  alias, 1 drivers
v0x55a0f716d7a0_0 .net "big", 0 0, L_0x55a0f717ec40;  1 drivers
v0x55a0f716d860_0 .net "max", 3 0, L_0x55a0f717ee00;  alias, 1 drivers
v0x55a0f716d920_0 .net "min", 3 0, L_0x55a0f717eea0;  alias, 1 drivers
L_0x55a0f717ec40 .cmp/ge 4, L_0x55a0f717c910, L_0x55a0f717d540;
L_0x55a0f717ee00 .part L_0x55a0f717f080, 4, 4;
L_0x55a0f717eea0 .part L_0x55a0f717f080, 0, 4;
L_0x55a0f717ef40 .concat [ 4 4 0 0], L_0x55a0f717d540, L_0x55a0f717c910;
L_0x55a0f717efe0 .concat [ 4 4 0 0], L_0x55a0f717c910, L_0x55a0f717d540;
L_0x55a0f717f080 .functor MUXZ 8, L_0x55a0f717efe0, L_0x55a0f717ef40, L_0x55a0f717ec40, C4<>;
S_0x55a0f716da80 .scope generate, "step2_temp2_hi[5]" "step2_temp2_hi[5]" 8 54, 8 54 0, S_0x55a0f7168a70;
 .timescale -9 -9;
P_0x55a0f716dc80 .param/l "hi" 1 8 54, +C4<0101>;
S_0x55a0f716dd60 .scope module, "max_min_x" "max_min" 8 57, 6 2 0, S_0x55a0f716da80;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "max";
    .port_info 3 /OUTPUT 4 "min";
P_0x55a0f716df40 .param/l "width" 0 6 3, +C4<00000000000000000000000000000100>;
v0x55a0f716e080_0 .net *"_ivl_5", 7 0, L_0x55a0f717f500;  1 drivers
v0x55a0f716e180_0 .net *"_ivl_7", 7 0, L_0x55a0f717f5a0;  1 drivers
v0x55a0f716e260_0 .net *"_ivl_9", 7 0, L_0x55a0f717f640;  1 drivers
v0x55a0f716e350_0 .net "a", 3 0, L_0x55a0f717cee0;  alias, 1 drivers
v0x55a0f716e430_0 .net "b", 3 0, L_0x55a0f717dba0;  alias, 1 drivers
v0x55a0f716e560_0 .net "big", 0 0, L_0x55a0f717f200;  1 drivers
v0x55a0f716e620_0 .net "max", 3 0, L_0x55a0f717f3c0;  alias, 1 drivers
v0x55a0f716e6e0_0 .net "min", 3 0, L_0x55a0f717f460;  alias, 1 drivers
L_0x55a0f717f200 .cmp/ge 4, L_0x55a0f717cee0, L_0x55a0f717dba0;
L_0x55a0f717f3c0 .part L_0x55a0f717f640, 4, 4;
L_0x55a0f717f460 .part L_0x55a0f717f640, 0, 4;
L_0x55a0f717f500 .concat [ 4 4 0 0], L_0x55a0f717dba0, L_0x55a0f717cee0;
L_0x55a0f717f5a0 .concat [ 4 4 0 0], L_0x55a0f717cee0, L_0x55a0f717dba0;
L_0x55a0f717f640 .functor MUXZ 8, L_0x55a0f717f5a0, L_0x55a0f717f500, L_0x55a0f717f200, C4<>;
S_0x55a0f716e840 .scope generate, "step2_temp2_lo[0]" "step2_temp2_lo[0]" 8 40, 8 40 0, S_0x55a0f7168a70;
 .timescale -9 -9;
P_0x55a0f716b2e0 .param/l "lo" 1 8 40, +C4<00>;
S_0x55a0f716ead0 .scope module, "max_min_x" "max_min" 8 43, 6 2 0, S_0x55a0f716e840;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "max";
    .port_info 3 /OUTPUT 4 "min";
P_0x55a0f716ecb0 .param/l "width" 0 6 3, +C4<00000000000000000000000000000100>;
v0x55a0f716ee80_0 .net *"_ivl_5", 7 0, L_0x55a0f717e3c0;  1 drivers
v0x55a0f716ef80_0 .net *"_ivl_7", 7 0, L_0x55a0f717e460;  1 drivers
v0x55a0f716f060_0 .net *"_ivl_9", 7 0, L_0x55a0f717e500;  1 drivers
v0x55a0f716f150_0 .net "a", 3 0, L_0x55a0f717c9b0;  alias, 1 drivers
v0x55a0f716f230_0 .net "b", 3 0, L_0x55a0f717d5e0;  alias, 1 drivers
v0x55a0f716f360_0 .net "big", 0 0, L_0x55a0f717e0c0;  1 drivers
v0x55a0f716f420_0 .net "max", 3 0, L_0x55a0f717e280;  alias, 1 drivers
v0x55a0f716f4e0_0 .net "min", 3 0, L_0x55a0f717e320;  alias, 1 drivers
L_0x55a0f717e0c0 .cmp/ge 4, L_0x55a0f717c9b0, L_0x55a0f717d5e0;
L_0x55a0f717e280 .part L_0x55a0f717e500, 4, 4;
L_0x55a0f717e320 .part L_0x55a0f717e500, 0, 4;
L_0x55a0f717e3c0 .concat [ 4 4 0 0], L_0x55a0f717d5e0, L_0x55a0f717c9b0;
L_0x55a0f717e460 .concat [ 4 4 0 0], L_0x55a0f717c9b0, L_0x55a0f717d5e0;
L_0x55a0f717e500 .functor MUXZ 8, L_0x55a0f717e460, L_0x55a0f717e3c0, L_0x55a0f717e0c0, C4<>;
S_0x55a0f716f640 .scope generate, "step2_temp2_lo[1]" "step2_temp2_lo[1]" 8 40, 8 40 0, S_0x55a0f7168a70;
 .timescale -9 -9;
P_0x55a0f716f840 .param/l "lo" 1 8 40, +C4<01>;
S_0x55a0f716f920 .scope module, "max_min_x" "max_min" 8 43, 6 2 0, S_0x55a0f716f640;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "max";
    .port_info 3 /OUTPUT 4 "min";
P_0x55a0f716fb00 .param/l "width" 0 6 3, +C4<00000000000000000000000000000100>;
v0x55a0f716fc40_0 .net *"_ivl_5", 7 0, L_0x55a0f717e980;  1 drivers
v0x55a0f716fd40_0 .net *"_ivl_7", 7 0, L_0x55a0f717ea20;  1 drivers
v0x55a0f716fe20_0 .net *"_ivl_9", 7 0, L_0x55a0f717eac0;  1 drivers
v0x55a0f716ff10_0 .net "a", 3 0, L_0x55a0f717cf80;  alias, 1 drivers
v0x55a0f716fff0_0 .net "b", 3 0, L_0x55a0f717dc40;  alias, 1 drivers
v0x55a0f7170120_0 .net "big", 0 0, L_0x55a0f717e680;  1 drivers
v0x55a0f71701e0_0 .net "max", 3 0, L_0x55a0f717e840;  alias, 1 drivers
v0x55a0f71702a0_0 .net "min", 3 0, L_0x55a0f717e8e0;  alias, 1 drivers
L_0x55a0f717e680 .cmp/ge 4, L_0x55a0f717cf80, L_0x55a0f717dc40;
L_0x55a0f717e840 .part L_0x55a0f717eac0, 4, 4;
L_0x55a0f717e8e0 .part L_0x55a0f717eac0, 0, 4;
L_0x55a0f717e980 .concat [ 4 4 0 0], L_0x55a0f717dc40, L_0x55a0f717cf80;
L_0x55a0f717ea20 .concat [ 4 4 0 0], L_0x55a0f717cf80, L_0x55a0f717dc40;
L_0x55a0f717eac0 .functor MUXZ 8, L_0x55a0f717ea20, L_0x55a0f717e980, L_0x55a0f717e680, C4<>;
S_0x55a0f7170400 .scope generate, "step3_temp3_lo[0]" "step3_temp3_lo[0]" 8 22, 8 22 0, S_0x55a0f7168a70;
 .timescale -9 -9;
P_0x55a0f7170600 .param/l "lo" 1 8 22, +C4<00>;
S_0x55a0f71706e0 .scope module, "max_min_x" "max_min" 8 25, 6 2 0, S_0x55a0f7170400;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "max";
    .port_info 3 /OUTPUT 4 "min";
P_0x55a0f71708c0 .param/l "width" 0 6 3, +C4<00000000000000000000000000000100>;
v0x55a0f7170a00_0 .net *"_ivl_5", 7 0, L_0x55a0f717caa0;  1 drivers
v0x55a0f7170b00_0 .net *"_ivl_7", 7 0, L_0x55a0f717cb40;  1 drivers
v0x55a0f7170be0_0 .net *"_ivl_9", 7 0, L_0x55a0f717cc70;  1 drivers
v0x55a0f7170cd0_0 .net "a", 3 0, L_0x55a0f7181140;  alias, 1 drivers
v0x55a0f7170db0_0 .net "b", 3 0, L_0x55a0f71812c0;  alias, 1 drivers
v0x55a0f7170ee0_0 .net "big", 0 0, L_0x55a0f717b9b0;  1 drivers
v0x55a0f7170fa0_0 .net "max", 3 0, L_0x55a0f717c910;  alias, 1 drivers
v0x55a0f7171060_0 .net "min", 3 0, L_0x55a0f717c9b0;  alias, 1 drivers
L_0x55a0f717b9b0 .cmp/ge 4, L_0x55a0f7181140, L_0x55a0f71812c0;
L_0x55a0f717c910 .part L_0x55a0f717cc70, 4, 4;
L_0x55a0f717c9b0 .part L_0x55a0f717cc70, 0, 4;
L_0x55a0f717caa0 .concat [ 4 4 0 0], L_0x55a0f71812c0, L_0x55a0f7181140;
L_0x55a0f717cb40 .concat [ 4 4 0 0], L_0x55a0f7181140, L_0x55a0f71812c0;
L_0x55a0f717cc70 .functor MUXZ 8, L_0x55a0f717cb40, L_0x55a0f717caa0, L_0x55a0f717b9b0, C4<>;
S_0x55a0f71711c0 .scope generate, "step3_temp3_lo[1]" "step3_temp3_lo[1]" 8 22, 8 22 0, S_0x55a0f7168a70;
 .timescale -9 -9;
P_0x55a0f71713c0 .param/l "lo" 1 8 22, +C4<01>;
S_0x55a0f71714a0 .scope module, "max_min_x" "max_min" 8 25, 6 2 0, S_0x55a0f71711c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "max";
    .port_info 3 /OUTPUT 4 "min";
P_0x55a0f7171680 .param/l "width" 0 6 3, +C4<00000000000000000000000000000100>;
v0x55a0f71717c0_0 .net *"_ivl_5", 7 0, L_0x55a0f717d070;  1 drivers
v0x55a0f71718c0_0 .net *"_ivl_7", 7 0, L_0x55a0f717d110;  1 drivers
v0x55a0f71719a0_0 .net *"_ivl_9", 7 0, L_0x55a0f717d2d0;  1 drivers
v0x55a0f7171a90_0 .net "a", 3 0, L_0x55a0f7181200;  alias, 1 drivers
v0x55a0f7171b70_0 .net "b", 3 0, L_0x55a0f7181690;  alias, 1 drivers
v0x55a0f7171ca0_0 .net "big", 0 0, L_0x55a0f717cda0;  1 drivers
v0x55a0f7171d60_0 .net "max", 3 0, L_0x55a0f717cee0;  alias, 1 drivers
v0x55a0f7171e20_0 .net "min", 3 0, L_0x55a0f717cf80;  alias, 1 drivers
L_0x55a0f717cda0 .cmp/ge 4, L_0x55a0f7181200, L_0x55a0f7181690;
L_0x55a0f717cee0 .part L_0x55a0f717d2d0, 4, 4;
L_0x55a0f717cf80 .part L_0x55a0f717d2d0, 0, 4;
L_0x55a0f717d070 .concat [ 4 4 0 0], L_0x55a0f7181690, L_0x55a0f7181200;
L_0x55a0f717d110 .concat [ 4 4 0 0], L_0x55a0f7181200, L_0x55a0f7181690;
L_0x55a0f717d2d0 .functor MUXZ 8, L_0x55a0f717d110, L_0x55a0f717d070, L_0x55a0f717cda0, C4<>;
S_0x55a0f7171f80 .scope generate, "step3_temp3_lo[2]" "step3_temp3_lo[2]" 8 22, 8 22 0, S_0x55a0f7168a70;
 .timescale -9 -9;
P_0x55a0f7172180 .param/l "lo" 1 8 22, +C4<010>;
S_0x55a0f7172260 .scope module, "max_min_x" "max_min" 8 25, 6 2 0, S_0x55a0f7171f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "max";
    .port_info 3 /OUTPUT 4 "min";
P_0x55a0f7172440 .param/l "width" 0 6 3, +C4<00000000000000000000000000000100>;
v0x55a0f7172580_0 .net *"_ivl_5", 7 0, L_0x55a0f717d6d0;  1 drivers
v0x55a0f7172680_0 .net *"_ivl_7", 7 0, L_0x55a0f717d770;  1 drivers
v0x55a0f7172760_0 .net *"_ivl_9", 7 0, L_0x55a0f717d930;  1 drivers
v0x55a0f7172850_0 .net "a", 3 0, L_0x55a0f71813e0;  alias, 1 drivers
v0x55a0f7172930_0 .net "b", 3 0, L_0x55a0f7181840;  alias, 1 drivers
v0x55a0f7172a60_0 .net "big", 0 0, L_0x55a0f717d400;  1 drivers
v0x55a0f7172b20_0 .net "max", 3 0, L_0x55a0f717d540;  alias, 1 drivers
v0x55a0f7172be0_0 .net "min", 3 0, L_0x55a0f717d5e0;  alias, 1 drivers
L_0x55a0f717d400 .cmp/ge 4, L_0x55a0f71813e0, L_0x55a0f7181840;
L_0x55a0f717d540 .part L_0x55a0f717d930, 4, 4;
L_0x55a0f717d5e0 .part L_0x55a0f717d930, 0, 4;
L_0x55a0f717d6d0 .concat [ 4 4 0 0], L_0x55a0f7181840, L_0x55a0f71813e0;
L_0x55a0f717d770 .concat [ 4 4 0 0], L_0x55a0f71813e0, L_0x55a0f7181840;
L_0x55a0f717d930 .functor MUXZ 8, L_0x55a0f717d770, L_0x55a0f717d6d0, L_0x55a0f717d400, C4<>;
S_0x55a0f7172d40 .scope generate, "step3_temp3_lo[3]" "step3_temp3_lo[3]" 8 22, 8 22 0, S_0x55a0f7168a70;
 .timescale -9 -9;
P_0x55a0f7172f40 .param/l "lo" 1 8 22, +C4<011>;
S_0x55a0f7173020 .scope module, "max_min_x" "max_min" 8 25, 6 2 0, S_0x55a0f7172d40;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "max";
    .port_info 3 /OUTPUT 4 "min";
P_0x55a0f7173200 .param/l "width" 0 6 3, +C4<00000000000000000000000000000100>;
v0x55a0f7173340_0 .net *"_ivl_5", 7 0, L_0x55a0f717dd30;  1 drivers
v0x55a0f7173440_0 .net *"_ivl_7", 7 0, L_0x55a0f717ddd0;  1 drivers
v0x55a0f7173520_0 .net *"_ivl_9", 7 0, L_0x55a0f717df90;  1 drivers
v0x55a0f7173610_0 .net "a", 3 0, L_0x55a0f71814a0;  alias, 1 drivers
v0x55a0f71736f0_0 .net "b", 3 0, L_0x55a0f7181900;  alias, 1 drivers
v0x55a0f7173820_0 .net "big", 0 0, L_0x55a0f717da60;  1 drivers
v0x55a0f71738e0_0 .net "max", 3 0, L_0x55a0f717dba0;  alias, 1 drivers
v0x55a0f71739a0_0 .net "min", 3 0, L_0x55a0f717dc40;  alias, 1 drivers
L_0x55a0f717da60 .cmp/ge 4, L_0x55a0f71814a0, L_0x55a0f7181900;
L_0x55a0f717dba0 .part L_0x55a0f717df90, 4, 4;
L_0x55a0f717dc40 .part L_0x55a0f717df90, 0, 4;
L_0x55a0f717dd30 .concat [ 4 4 0 0], L_0x55a0f7181900, L_0x55a0f71814a0;
L_0x55a0f717ddd0 .concat [ 4 4 0 0], L_0x55a0f71814a0, L_0x55a0f7181900;
L_0x55a0f717df90 .functor MUXZ 8, L_0x55a0f717ddd0, L_0x55a0f717dd30, L_0x55a0f717da60, C4<>;
    .scope S_0x55a0f715beb0;
T_0 ;
    %wait E_0x55a0f70d4200;
    %load/vec4 v0x55a0f71601d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %fork t_1, S_0x55a0f715c360;
    %jmp t_0;
    .scope S_0x55a0f715c360;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a0f7143440_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x55a0f7143440_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0x55a0f7143440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0f71602a0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55a0f7143440_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55a0f7143440_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_0x55a0f715beb0;
t_0 %join;
    %jmp T_0.1;
T_0.0 ;
    %fork t_3, S_0x55a0f715c5c0;
    %jmp t_2;
    .scope S_0x55a0f715c5c0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a0f71292e0_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x55a0f71292e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.5, 5;
    %ix/getv/s 4, v0x55a0f71292e0_0;
    %load/vec4a v0x55a0f71603b0, 4;
    %ix/getv/s 3, v0x55a0f71292e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0f71602a0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55a0f71292e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55a0f71292e0_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %end;
    .scope S_0x55a0f715beb0;
t_2 %join;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55a0f7160690;
T_1 ;
    %wait E_0x55a0f70d4200;
    %load/vec4 v0x55a0f7168280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %fork t_5, S_0x55a0f7160b60;
    %jmp t_4;
    .scope S_0x55a0f7160b60;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a0f7160d40_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x55a0f7160d40_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0x55a0f7160d40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0f7168380, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55a0f7160d40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55a0f7160d40_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0x55a0f7160690;
t_4 %join;
    %jmp T_1.1;
T_1.0 ;
    %fork t_7, S_0x55a0f7160de0;
    %jmp t_6;
    .scope S_0x55a0f7160de0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a0f7160fe0_0, 0, 32;
T_1.4 ;
    %load/vec4 v0x55a0f7160fe0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.5, 5;
    %ix/getv/s 4, v0x55a0f7160fe0_0;
    %load/vec4a v0x55a0f7168470, 4;
    %ix/getv/s 3, v0x55a0f7160fe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0f7168380, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55a0f7160fe0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55a0f7160fe0_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %end;
    .scope S_0x55a0f7160690;
t_6 %join;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55a0f7168a70;
T_2 ;
    %wait E_0x55a0f70d4200;
    %load/vec4 v0x55a0f7173e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %fork t_9, S_0x55a0f7168ff0;
    %jmp t_8;
    .scope S_0x55a0f7168ff0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a0f71691d0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x55a0f71691d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0x55a0f71691d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0f7173f60, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55a0f71691d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55a0f71691d0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .scope S_0x55a0f7168a70;
t_8 %join;
    %jmp T_2.1;
T_2.0 ;
    %fork t_11, S_0x55a0f7169290;
    %jmp t_10;
    .scope S_0x55a0f7169290;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a0f7169490_0, 0, 32;
T_2.4 ;
    %load/vec4 v0x55a0f7169490_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.5, 5;
    %ix/getv/s 4, v0x55a0f7169490_0;
    %load/vec4a v0x55a0f7174050, 4;
    %ix/getv/s 3, v0x55a0f7169490_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0f7173f60, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55a0f7169490_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55a0f7169490_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %end;
    .scope S_0x55a0f7168a70;
t_10 %join;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55a0f715b630;
T_3 ;
    %wait E_0x55a0f70d4200;
    %load/vec4 v0x55a0f7175150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %fork t_13, S_0x55a0f715ba30;
    %jmp t_12;
    .scope S_0x55a0f715ba30;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a0f70a1010_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x55a0f70a1010_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0x55a0f70a1010_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0f7174c40, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55a0f70a1010_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55a0f70a1010_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x55a0f715b630;
t_12 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55a0f71751f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %fork t_15, S_0x55a0f715bc70;
    %jmp t_14;
    .scope S_0x55a0f715bc70;
t_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a0f7146940_0, 0, 32;
T_3.6 ;
    %load/vec4 v0x55a0f7146940_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.7, 5;
    %ix/getv/s 4, v0x55a0f7146940_0;
    %load/vec4a v0x55a0f7174a50, 4;
    %ix/getv/s 3, v0x55a0f7146940_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a0f7174c40, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55a0f7146940_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55a0f7146940_0, 0, 32;
    %jmp T_3.6;
T_3.7 ;
    %end;
    .scope S_0x55a0f715b630;
t_14 %join;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55a0f711dd20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a0f7175950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a0f7175ef0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a0f7175ef0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x55a0f711dd20;
T_5 ;
    %vpi_func 3 20 "$test$plusargs" 32, "25m" {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %delay 20000, 0;
    %load/vec4 v0x55a0f7175950_0;
    %inv;
    %assign/vec4 v0x55a0f7175950_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %vpi_func 3 22 "$test$plusargs" 32, "50m" {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %delay 10000, 0;
    %load/vec4 v0x55a0f7175950_0;
    %inv;
    %assign/vec4 v0x55a0f7175950_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %vpi_func 3 24 "$test$plusargs" 32, "100m" {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %delay 5000, 0;
    %load/vec4 v0x55a0f7175950_0;
    %inv;
    %assign/vec4 v0x55a0f7175950_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %vpi_func 3 26 "$test$plusargs" 32, "200m" {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %delay 2500, 0;
    %load/vec4 v0x55a0f7175950_0;
    %inv;
    %assign/vec4 v0x55a0f7175950_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %delay 2500, 0;
    %load/vec4 v0x55a0f7175950_0;
    %inv;
    %assign/vec4 v0x55a0f7175950_0, 0;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55a0f711dd20;
T_6 ;
    %vpi_call/w 3 35 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call/w 3 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a0f711dd20 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x55a0f711dd20;
T_7 ;
    %vpi_call/w 3 53 "$readmemh", "indata.txt", v0x55a0f7175aa0 {0 0 0};
    %fork t_17, S_0x55a0f711fd00;
    %jmp t_16;
    .scope S_0x55a0f711fd00;
t_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a0f70ea820_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x55a0f70ea820_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.1, 5;
    %vpi_call/w 3 55 "$write", "%h ", &A<v0x55a0f7175aa0, v0x55a0f70ea820_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55a0f70ea820_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55a0f70ea820_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .scope S_0x55a0f711dd20;
t_16 %join;
    %vpi_call/w 3 57 "$display", "\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a0f7175fe0_0, 0;
    %end;
    .thread T_7;
    .scope S_0x55a0f711dd20;
T_8 ;
    %delay 200000, 0;
    %fork t_19, S_0x55a0f715b3f0;
    %jmp t_18;
    .scope S_0x55a0f715b3f0;
t_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a0f70ea990_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x55a0f70ea990_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.1, 5;
    %vpi_call/w 3 83 "$display", "%h", &A<v0x55a0f7175c60, v0x55a0f70ea990_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55a0f70ea990_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55a0f70ea990_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .scope S_0x55a0f711dd20;
t_18 %join;
    %vpi_call/w 3 85 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "./vsrc/tb.v";
    "./vsrc/ht.v";
    "./vsrc/step1.v";
    "./vsrc/max_min.v";
    "./vsrc/step2.v";
    "./vsrc/step3.v";
