
49. Printing statistics.

=== rr_4x4_38 ===

   Number of wires:                 16
   Number of wire bits:             56
   Number of public wires:          16
   Number of public wire bits:      56
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_3                          1
     NR_3_1                          1
     NR_3_3                          1
     customAdder3_0                  1
     customAdder4_0                  1

   Area for cell type \NR_1_3 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_3_1 is unknown!
   Area for cell type \NR_3_3 is unknown!
   Area for cell type \customAdder3_0 is unknown!
   Area for cell type \customAdder4_0 is unknown!

=== rr_5x5_34 ===

   Number of wires:                 16
   Number of wire bits:             71
   Number of public wires:          16
   Number of public wire bits:      71
   Number of ports:                  3
   Number of port bits:             20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_4                          1
     NR_4_1                          1
     customAdder4_0                  1
     customAdder5_0                  1
     rr_4x4_38                       1

   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_4_1 is unknown!
   Area for cell type \NR_1_4 is unknown!
   Area for cell type \customAdder5_0 is unknown!
   Area for cell type \customAdder4_0 is unknown!
   Area for cell type \rr_4x4_38 is unknown!

=== rr_6x6_30 ===

   Number of wires:                 16
   Number of wire bits:             86
   Number of public wires:          16
   Number of public wire bits:      86
   Number of ports:                  3
   Number of port bits:             24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_5                          1
     NR_5_1                          1
     customAdder5_0                  1
     customAdder6_0                  1
     rr_5x5_34                       1

   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_1_5 is unknown!
   Area for cell type \NR_5_1 is unknown!
   Area for cell type \customAdder5_0 is unknown!
   Area for cell type \customAdder6_0 is unknown!
   Area for cell type \rr_5x5_34 is unknown!

=== rr_7x7_29 ===

   Number of wires:                 16
   Number of wire bits:            103
   Number of public wires:          16
   Number of public wire bits:     103
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_6                          1
     NR_6_1                          1
     customAdder13_6                 1
     customAdder6_0                  1
     rr_6x6_30                       1

   Area for cell type \NR_1_6 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_6_1 is unknown!
   Area for cell type \customAdder13_6 is unknown!
   Area for cell type \customAdder6_0 is unknown!
   Area for cell type \rr_6x6_30 is unknown!

=== rr_13x13_28 ===

   Number of wires:                 16
   Number of wire bits:            197
   Number of public wires:          16
   Number of public wire bits:     197
   Number of ports:                  3
   Number of port bits:             52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_6_6                          1
     NR_6_7                          1
     NR_7_6                          1
     customAdder13_0                 1
     customAdder20_6                 1
     rr_7x7_29                       1

   Area for cell type \NR_6_6 is unknown!
   Area for cell type \NR_7_6 is unknown!
   Area for cell type \NR_6_7 is unknown!
   Area for cell type \customAdder20_6 is unknown!
   Area for cell type \customAdder13_0 is unknown!
   Area for cell type \rr_7x7_29 is unknown!

=== rr_4x4_21 ===

   Number of wires:                 16
   Number of wire bits:             62
   Number of public wires:          16
   Number of public wire bits:      62
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_2_2                          4
     customAdder4_0                  1
     customAdder6_1                  1

   Area for cell type \NR_2_2 is unknown!
   Area for cell type \customAdder6_1 is unknown!
   Area for cell type \customAdder4_0 is unknown!

=== rr_5x5_14 ===

   Number of wires:                 16
   Number of wire bits:             77
   Number of public wires:          16
   Number of public wire bits:      77
   Number of ports:                  3
   Number of port bits:             20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_2_2                          1
     NR_2_3                          1
     NR_3_2                          1
     NR_3_3                          1
     customAdder5_0                  1
     customAdder8_2                  1

   Area for cell type \NR_3_2 is unknown!
   Area for cell type \NR_2_2 is unknown!
   Area for cell type \NR_3_3 is unknown!
   Area for cell type \NR_2_3 is unknown!
   Area for cell type \customAdder5_0 is unknown!
   Area for cell type \customAdder8_2 is unknown!

=== rr_9x9_13 ===

   Number of wires:                 16
   Number of wire bits:            137
   Number of public wires:          16
   Number of public wire bits:     137
   Number of ports:                  3
   Number of port bits:             36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_4_5                          1
     NR_5_4                          1
     customAdder14_4                 1
     customAdder9_0                  1
     rr_4x4_21                       1
     rr_5x5_14                       1

   Area for cell type \NR_5_4 is unknown!
   Area for cell type \NR_4_5 is unknown!
   Area for cell type \customAdder9_0 is unknown!
   Area for cell type \customAdder14_4 is unknown!
   Area for cell type \rr_5x5_14 is unknown!
   Area for cell type \rr_4x4_21 is unknown!

=== rr_11x11_9 ===

   Number of wires:                 16
   Number of wire bits:            167
   Number of public wires:          16
   Number of public wire bits:     167
   Number of ports:                  3
   Number of port bits:             44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_2_2                          1
     NR_2_9                          1
     NR_9_2                          1
     customAdder11_0                 1
     customAdder13_1                 1
     rr_9x9_13                       1

   Area for cell type \NR_2_2 is unknown!
   Area for cell type \NR_2_9 is unknown!
   Area for cell type \NR_9_2 is unknown!
   Area for cell type \customAdder11_0 is unknown!
   Area for cell type \customAdder13_1 is unknown!
   Area for cell type \rr_9x9_13 is unknown!

=== rr_24x24_8 ===

   Number of wires:                 16
   Number of wire bits:            362
   Number of public wires:          16
   Number of public wire bits:     362
   Number of ports:                  3
   Number of port bits:             96
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_11_13                        1
     NR_13_11                        1
     customAdder24_0                 1
     customAdder35_10                1
     rr_11x11_9                      1
     rr_13x13_28                     1

   Area for cell type \NR_11_13 is unknown!
   Area for cell type \NR_13_11 is unknown!
   Area for cell type \customAdder24_0 is unknown!
   Area for cell type \customAdder35_10 is unknown!
   Area for cell type \rr_11x11_9 is unknown!
   Area for cell type \rr_13x13_28 is unknown!

=== rr_8x8_1 ===

   Number of wires:                 16
   Number of wire bits:            122
   Number of public wires:          16
   Number of public wire bits:     122
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_2_2                          1
     NR_2_6                          1
     NR_6_2                          1
     NR_6_6                          1
     customAdder14_5                 1
     customAdder8_0                  1

   Area for cell type \NR_2_2 is unknown!
   Area for cell type \NR_6_2 is unknown!
   Area for cell type \NR_6_6 is unknown!
   Area for cell type \NR_2_6 is unknown!
   Area for cell type \customAdder8_0 is unknown!
   Area for cell type \customAdder14_5 is unknown!

=== multiplier32bit_44 ===

   Number of wires:                 16
   Number of wire bits:            482
   Number of public wires:          16
   Number of public wire bits:     482
   Number of ports:                  3
   Number of port bits:            128
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_24_8                         1
     NR_8_24                         1
     customAdder32_0                 1
     customAdder40_7                 1
     rr_24x24_8                      1
     rr_8x8_1                        1

   Area for cell type \NR_24_8 is unknown!
   Area for cell type \NR_8_24 is unknown!
   Area for cell type \customAdder40_7 is unknown!
   Area for cell type \customAdder32_0 is unknown!
   Area for cell type \rr_8x8_1 is unknown!
   Area for cell type \rr_24x24_8 is unknown!

=== unsignedBrentKungAdder35bit ===

   Number of wires:                175
   Number of wire bits:            278
   Number of public wires:         175
   Number of public wire bits:     278
   Number of ports:                  3
   Number of port bits:            106
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                130
     BitwisePG                      35
     BlackCell                      27
     GrayCell                       34
     XorGate                        34

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder35_10 ===

   Number of wires:                  3
   Number of wire bits:             96
   Number of public wires:           3
   Number of public wire bits:      96
   Number of ports:                  3
   Number of port bits:             96
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder35bit      1

   Area for cell type \unsignedBrentKungAdder35bit is unknown!

=== XorGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\XorGate': 0.131220
     of which used for sequential elements: 0.000000 (0.00%)

=== GrayCell ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\GrayCell': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder3_0 ===

   Number of wires:                  3
   Number of wire bits:             10
   Number of public wires:           3
   Number of public wire bits:      10
   Number of ports:                  3
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder3bit      1

   Area for cell type \unsignedBrentKungAdder3bit is unknown!

=== BlackCell ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\BlackCell': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== BitwisePG ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\BitwisePG': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder20_6 ===

   Number of wires:                  3
   Number of wire bits:             55
   Number of public wires:           3
   Number of public wire bits:      55
   Number of ports:                  3
   Number of port bits:             55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder20bit      1

   Area for cell type \unsignedBrentKungAdder20bit is unknown!

=== unsignedBrentKungAdder3bit ===

   Number of wires:                 13
   Number of wire bits:             20
   Number of public wires:          13
   Number of public wire bits:      20
   Number of ports:                  3
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     BitwisePG                       3
     GrayCell                        2
     XorGate                         2

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder4bit ===

   Number of wires:                 19
   Number of wire bits:             29
   Number of public wires:          19
   Number of public wire bits:      29
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     BitwisePG                       4
     BlackCell                       1
     GrayCell                        3
     XorGate                         3

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder13bit ===

   Number of wires:                 67
   Number of wire bits:            104
   Number of public wires:          67
   Number of public wire bits:     104
   Number of ports:                  3
   Number of port bits:             40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 44
     BitwisePG                      13
     BlackCell                       7
     GrayCell                       12
     XorGate                        12

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder20bit ===

   Number of wires:                109
   Number of wire bits:            167
   Number of public wires:         109
   Number of public wire bits:     167
   Number of ports:                  3
   Number of port bits:             61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 72
     BitwisePG                      20
     BlackCell                      14
     GrayCell                       19
     XorGate                        19

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder13_0 ===

   Number of wires:                  3
   Number of wire bits:             40
   Number of public wires:           3
   Number of public wire bits:      40
   Number of ports:                  3
   Number of port bits:             40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder13bit      1

   Area for cell type \unsignedBrentKungAdder13bit is unknown!

=== customAdder9_0 ===

   Number of wires:                  3
   Number of wire bits:             28
   Number of public wires:           3
   Number of public wire bits:      28
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder9bit      1

   Area for cell type \unsignedBrentKungAdder9bit is unknown!

=== unsignedBrentKungAdder11bit ===

   Number of wires:                 55
   Number of wire bits:             86
   Number of public wires:          55
   Number of public wire bits:      86
   Number of ports:                  3
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     BitwisePG                      11
     BlackCell                       5
     GrayCell                       10
     XorGate                        10

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder14_5 ===

   Number of wires:                  3
   Number of wire bits:             38
   Number of public wires:           3
   Number of public wire bits:      38
   Number of ports:                  3
   Number of port bits:             38
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder14bit      1

   Area for cell type \unsignedBrentKungAdder14bit is unknown!

=== unsignedBrentKungAdder8bit ===

   Number of wires:                 41
   Number of wire bits:             63
   Number of public wires:          41
   Number of public wire bits:      63
   Number of ports:                  3
   Number of port bits:             25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     BitwisePG                       8
     BlackCell                       4
     GrayCell                        7
     XorGate                         7

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder14bit ===

   Number of wires:                 73
   Number of wire bits:            113
   Number of public wires:          73
   Number of public wire bits:     113
   Number of ports:                  3
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     BitwisePG                      14
     BlackCell                       8
     GrayCell                       13
     XorGate                        13

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder9bit ===

   Number of wires:                 45
   Number of wire bits:             70
   Number of public wires:          45
   Number of public wire bits:      70
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     BitwisePG                       9
     BlackCell                       4
     GrayCell                        8
     XorGate                         8

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder24_0 ===

   Number of wires:                  3
   Number of wire bits:             73
   Number of public wires:           3
   Number of public wire bits:      73
   Number of ports:                  3
   Number of port bits:             73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder24bit      1

   Area for cell type \unsignedBrentKungAdder24bit is unknown!

=== customAdder14_4 ===

   Number of wires:                  3
   Number of wire bits:             39
   Number of public wires:           3
   Number of public wire bits:      39
   Number of ports:                  3
   Number of port bits:             39
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder14bit      1

   Area for cell type \unsignedBrentKungAdder14bit is unknown!

=== customAdder32_0 ===

   Number of wires:                  3
   Number of wire bits:             97
   Number of public wires:           3
   Number of public wire bits:      97
   Number of ports:                  3
   Number of port bits:             97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder32bit      1

   Area for cell type \unsignedBrentKungAdder32bit is unknown!

=== customAdder8_2 ===

   Number of wires:                  3
   Number of wire bits:             23
   Number of public wires:           3
   Number of public wire bits:      23
   Number of ports:                  3
   Number of port bits:             23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder8bit      1

   Area for cell type \unsignedBrentKungAdder8bit is unknown!

=== customAdder40_7 ===

   Number of wires:                  3
   Number of wire bits:            114
   Number of public wires:           3
   Number of public wire bits:     114
   Number of ports:                  3
   Number of port bits:            114
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder40bit      1

   Area for cell type \unsignedBrentKungAdder40bit is unknown!

=== unsignedBrentKungAdder6bit ===

   Number of wires:                 29
   Number of wire bits:             45
   Number of public wires:          29
   Number of public wire bits:      45
   Number of ports:                  3
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     BitwisePG                       6
     BlackCell                       2
     GrayCell                        5
     XorGate                         5

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder24bit ===

   Number of wires:                133
   Number of wire bits:            203
   Number of public wires:         133
   Number of public wire bits:     203
   Number of ports:                  3
   Number of port bits:             73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 88
     BitwisePG                      24
     BlackCell                      18
     GrayCell                       23
     XorGate                        23

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder6_1 ===

   Number of wires:                  3
   Number of wire bits:             18
   Number of public wires:           3
   Number of public wire bits:      18
   Number of ports:                  3
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder6bit      1

   Area for cell type \unsignedBrentKungAdder6bit is unknown!

=== unsignedBrentKungAdder32bit ===

   Number of wires:                181
   Number of wire bits:            275
   Number of public wires:         181
   Number of public wire bits:     275
   Number of ports:                  3
   Number of port bits:             97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                120
     BitwisePG                      32
     BlackCell                      26
     GrayCell                       31
     XorGate                        31

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder13_6 ===

   Number of wires:                  3
   Number of wire bits:             34
   Number of public wires:           3
   Number of public wire bits:      34
   Number of ports:                  3
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder13bit      1

   Area for cell type \unsignedBrentKungAdder13bit is unknown!

=== unsignedBrentKungAdder40bit ===

   Number of wires:                207
   Number of wire bits:            325
   Number of public wires:         207
   Number of public wire bits:     325
   Number of ports:                  3
   Number of port bits:            121
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                151
     BitwisePG                      40
     BlackCell                      33
     GrayCell                       39
     XorGate                        39

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder6_0 ===

   Number of wires:                  3
   Number of wire bits:             19
   Number of public wires:           3
   Number of public wire bits:      19
   Number of ports:                  3
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder6bit      1

   Area for cell type \unsignedBrentKungAdder6bit is unknown!

=== HalfAdder ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\HalfAdder': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder2bit ===

   Number of wires:                  9
   Number of wire bits:             13
   Number of public wires:           9
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     BitwisePG                       2
     GrayCell                        1
     XorGate                         1

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== FullAdder ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     MAJx2_ASAP7_75t_R               1
     NAND3xp33_ASAP7_75t_R           1
     NOR3xp33_ASAP7_75t_R            1
     OAI21xp33_ASAP7_75t_R           1

   Chip area for module '\FullAdder': 0.349920
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder13_1 ===

   Number of wires:                  3
   Number of wire bits:             39
   Number of public wires:           3
   Number of public wire bits:      39
   Number of ports:                  3
   Number of port bits:             39
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder13bit      1

   Area for cell type \unsignedBrentKungAdder13bit is unknown!

=== NR_6_1 ===

   Number of wires:                  3
   Number of wire bits:             13
   Number of public wires:           3
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     AND2x2_ASAP7_75t_R              6

   Chip area for module '\NR_6_1': 0.524880
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder30bit ===

   Number of wires:                165
   Number of wire bits:            253
   Number of public wires:         165
   Number of public wire bits:     253
   Number of ports:                  3
   Number of port bits:             91
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                110
     BitwisePG                      30
     BlackCell                      22
     GrayCell                       29
     XorGate                        29

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder11_0 ===

   Number of wires:                  3
   Number of wire bits:             34
   Number of public wires:           3
   Number of public wire bits:      34
   Number of ports:                  3
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder11bit      1

   Area for cell type \unsignedBrentKungAdder11bit is unknown!

=== NR_8_24 ===

   Number of wires:                471
   Number of wire bits:            532
   Number of public wires:         471
   Number of public wire bits:     532
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                331
     AndGate                       192
     FullAdder                     131
     HalfAdder                       7
     unsignedBrentKungAdder30bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder30bit is unknown!

=== customAdder8_0 ===

   Number of wires:                  3
   Number of wire bits:             25
   Number of public wires:           3
   Number of public wire bits:      25
   Number of ports:                  3
   Number of port bits:             25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder8bit      1

   Area for cell type \unsignedBrentKungAdder8bit is unknown!

=== NR_9_2 ===

   Number of wires:                 21
   Number of wire bits:             40
   Number of public wires:          21
   Number of public wire bits:      40
   Number of ports:                  3
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     AndGate                        18
     unsignedBrentKungAdder8bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder8bit is unknown!

=== NR_24_8 ===

   Number of wires:                471
   Number of wire bits:            532
   Number of public wires:         471
   Number of public wire bits:     532
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                331
     AndGate                       192
     FullAdder                     131
     HalfAdder                       7
     unsignedBrentKungAdder30bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder30bit is unknown!

=== AndGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2x2_ASAP7_75t_R              1

   Chip area for module '\AndGate': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_7_6 ===

   Number of wires:                 93
   Number of wire bits:            116
   Number of public wires:          93
   Number of public wire bits:     116
   Number of ports:                  3
   Number of port bits:             26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 67
     AndGate                        42
     FullAdder                      19
     HalfAdder                       5
     unsignedBrentKungAdder11bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder11bit is unknown!

=== NR_5_1 ===

   Number of wires:                  3
   Number of wire bits:             11
   Number of public wires:           3
   Number of public wire bits:      11
   Number of ports:                  3
   Number of port bits:             11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     AND2x2_ASAP7_75t_R              5

   Chip area for module '\NR_5_1': 0.437400
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder5_0 ===

   Number of wires:                  3
   Number of wire bits:             16
   Number of public wires:           3
   Number of public wire bits:      16
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder5bit      1

   Area for cell type \unsignedBrentKungAdder5bit is unknown!

=== NR_4_5 ===

   Number of wires:                 39
   Number of wire bits:             54
   Number of public wires:          39
   Number of public wire bits:      54
   Number of ports:                  3
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     AndGate                        20
     FullAdder                       5
     HalfAdder                       3
     unsignedBrentKungAdder7bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder7bit is unknown!

=== NR_2_6 ===

   Number of wires:                 15
   Number of wire bits:             28
   Number of public wires:          15
   Number of public wire bits:      28
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     AndGate                        12
     unsignedBrentKungAdder5bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder5bit is unknown!

=== unsignedBrentKungAdder7bit ===

   Number of wires:                 33
   Number of wire bits:             52
   Number of public wires:          33
   Number of public wire bits:      52
   Number of ports:                  3
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     BitwisePG                       7
     BlackCell                       2
     GrayCell                        6
     XorGate                         6

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_4_1 ===

   Number of wires:                  3
   Number of wire bits:              9
   Number of public wires:           3
   Number of public wire bits:       9
   Number of ports:                  3
   Number of port bits:              9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     AND2x2_ASAP7_75t_R              4

   Chip area for module '\NR_4_1': 0.349920
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_1_1 ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2x2_ASAP7_75t_R              1

   Chip area for module '\NR_1_1': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_2_3 ===

   Number of wires:                  9
   Number of wire bits:             16
   Number of public wires:           9
   Number of public wire bits:      16
   Number of ports:                  3
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     AndGate                         6
     unsignedBrentKungAdder2bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder2bit is unknown!

=== NR_13_11 ===

   Number of wires:                362
   Number of wire bits:            407
   Number of public wires:         362
   Number of public wire bits:     407
   Number of ports:                  3
   Number of port bits:             48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                252
     AndGate                       143
     FullAdder                      98
     HalfAdder                      10
     unsignedBrentKungAdder22bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder22bit is unknown!

=== NR_1_4 ===

   Number of wires:                  3
   Number of wire bits:              9
   Number of public wires:           3
   Number of public wire bits:       9
   Number of ports:                  3
   Number of port bits:              9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     AND2x2_ASAP7_75t_R              4

   Chip area for module '\NR_1_4': 0.349920
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder5bit ===

   Number of wires:                 23
   Number of wire bits:             36
   Number of public wires:          23
   Number of public wire bits:      36
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     BitwisePG                       5
     BlackCell                       1
     GrayCell                        4
     XorGate                         4

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_5_4 ===

   Number of wires:                 39
   Number of wire bits:             54
   Number of public wires:          39
   Number of public wire bits:      54
   Number of ports:                  3
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     AndGate                        20
     FullAdder                       5
     HalfAdder                       3
     unsignedBrentKungAdder7bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder7bit is unknown!

=== NR_1_5 ===

   Number of wires:                  3
   Number of wire bits:             11
   Number of public wires:           3
   Number of public wire bits:      11
   Number of ports:                  3
   Number of port bits:             11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     AND2x2_ASAP7_75t_R              5

   Chip area for module '\NR_1_5': 0.437400
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_2_9 ===

   Number of wires:                 21
   Number of wire bits:             40
   Number of public wires:          21
   Number of public wire bits:      40
   Number of ports:                  3
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     AndGate                        18
     unsignedBrentKungAdder8bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder8bit is unknown!

=== unsignedBrentKungAdder22bit ===

   Number of wires:                119
   Number of wire bits:            183
   Number of public wires:         119
   Number of public wire bits:     183
   Number of ports:                  3
   Number of port bits:             67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 79
     BitwisePG                      22
     BlackCell                      15
     GrayCell                       21
     XorGate                        21

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_2_2 ===

   Number of wires:                  7
   Number of wire bits:             12
   Number of public wires:           7
   Number of public wire bits:      12
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     AndGate                         4
     unsignedBrentKungAdder1bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder1bit is unknown!

=== unsignedBrentKungAdder1bit ===

   Number of wires:                  3
   Number of wire bits:              4
   Number of public wires:           3
   Number of public wire bits:       4
   Number of ports:                  3
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\unsignedBrentKungAdder1bit': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_6_7 ===

   Number of wires:                 93
   Number of wire bits:            116
   Number of public wires:          93
   Number of public wire bits:     116
   Number of ports:                  3
   Number of port bits:             26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 67
     AndGate                        42
     FullAdder                      19
     HalfAdder                       5
     unsignedBrentKungAdder11bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder11bit is unknown!

=== NR_6_2 ===

   Number of wires:                 15
   Number of wire bits:             28
   Number of public wires:          15
   Number of public wire bits:      28
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     AndGate                        12
     unsignedBrentKungAdder5bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder5bit is unknown!

=== NR_3_1 ===

   Number of wires:                  3
   Number of wire bits:              7
   Number of public wires:           3
   Number of public wire bits:       7
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     AND2x2_ASAP7_75t_R              3

   Chip area for module '\NR_3_1': 0.262440
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_3_2 ===

   Number of wires:                  9
   Number of wire bits:             16
   Number of public wires:           9
   Number of public wire bits:      16
   Number of ports:                  3
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     AndGate                         6
     unsignedBrentKungAdder2bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder2bit is unknown!

=== NR_11_13 ===

   Number of wires:                361
   Number of wire bits:            406
   Number of public wires:         361
   Number of public wire bits:     406
   Number of ports:                  3
   Number of port bits:             48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                252
     AndGate                       143
     FullAdder                      98
     HalfAdder                      10
     unsignedBrentKungAdder22bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder22bit is unknown!

=== customAdder4_0 ===

   Number of wires:                  3
   Number of wire bits:             13
   Number of public wires:           3
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder4bit      1

   Area for cell type \unsignedBrentKungAdder4bit is unknown!

=== NR_3_3 ===

   Number of wires:                 16
   Number of wire bits:             25
   Number of public wires:          16
   Number of public wire bits:      25
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     AndGate                         9
     HalfAdder                       2
     unsignedBrentKungAdder4bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder4bit is unknown!

=== unsignedBrentKungAdder10bit ===

   Number of wires:                 51
   Number of wire bits:             79
   Number of public wires:          51
   Number of public wire bits:      79
   Number of ports:                  3
   Number of port bits:             31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     BitwisePG                      10
     BlackCell                       5
     GrayCell                        9
     XorGate                         9

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_1_3 ===

   Number of wires:                  3
   Number of wire bits:              7
   Number of public wires:           3
   Number of public wire bits:       7
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     AND2x2_ASAP7_75t_R              3

   Chip area for module '\NR_1_3': 0.262440
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_1_6 ===

   Number of wires:                  3
   Number of wire bits:             13
   Number of public wires:           3
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     AND2x2_ASAP7_75t_R              6

   Chip area for module '\NR_1_6': 0.524880
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_6_6 ===

   Number of wires:                 79
   Number of wire bits:            100
   Number of public wires:          79
   Number of public wire bits:     100
   Number of ports:                  3
   Number of port bits:             24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     AndGate                        36
     FullAdder                      15
     HalfAdder                       5
     unsignedBrentKungAdder10bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder10bit is unknown!

=== design hierarchy ===

   multiplier32bit_44                1
     NR_24_8                         1
       AndGate                     192
       FullAdder                   131
       HalfAdder                     7
       unsignedBrentKungAdder30bit      1
         BitwisePG                  30
         BlackCell                  22
         GrayCell                   29
         XorGate                    29
     NR_8_24                         1
       AndGate                     192
       FullAdder                   131
       HalfAdder                     7
       unsignedBrentKungAdder30bit      1
         BitwisePG                  30
         BlackCell                  22
         GrayCell                   29
         XorGate                    29
     customAdder32_0                 1
       unsignedBrentKungAdder32bit      1
         BitwisePG                  32
         BlackCell                  26
         GrayCell                   31
         XorGate                    31
     customAdder40_7                 1
       unsignedBrentKungAdder40bit      1
         BitwisePG                  40
         BlackCell                  33
         GrayCell                   39
         XorGate                    39
     rr_24x24_8                      1
       NR_11_13                      1
         AndGate                   143
         FullAdder                  98
         HalfAdder                  10
         unsignedBrentKungAdder22bit      1
           BitwisePG                22
           BlackCell                15
           GrayCell                 21
           XorGate                  21
       NR_13_11                      1
         AndGate                   143
         FullAdder                  98
         HalfAdder                  10
         unsignedBrentKungAdder22bit      1
           BitwisePG                22
           BlackCell                15
           GrayCell                 21
           XorGate                  21
       customAdder24_0               1
         unsignedBrentKungAdder24bit      1
           BitwisePG                24
           BlackCell                18
           GrayCell                 23
           XorGate                  23
       customAdder35_10              1
         unsignedBrentKungAdder35bit      1
           BitwisePG                35
           BlackCell                27
           GrayCell                 34
           XorGate                  34
       rr_11x11_9                    1
         NR_2_2                      1
           AndGate                   4
           unsignedBrentKungAdder1bit      1
         NR_2_9                      1
           AndGate                  18
           unsignedBrentKungAdder8bit      1
             BitwisePG               8
             BlackCell               4
             GrayCell                7
             XorGate                 7
         NR_9_2                      1
           AndGate                  18
           unsignedBrentKungAdder8bit      1
             BitwisePG               8
             BlackCell               4
             GrayCell                7
             XorGate                 7
         customAdder11_0             1
           unsignedBrentKungAdder11bit      1
             BitwisePG              11
             BlackCell               5
             GrayCell               10
             XorGate                10
         customAdder13_1             1
           unsignedBrentKungAdder13bit      1
             BitwisePG              13
             BlackCell               7
             GrayCell               12
             XorGate                12
         rr_9x9_13                   1
           NR_4_5                    1
             AndGate                20
             FullAdder               5
             HalfAdder               3
             unsignedBrentKungAdder7bit      1
               BitwisePG             7
               BlackCell             2
               GrayCell              6
               XorGate               6
           NR_5_4                    1
             AndGate                20
             FullAdder               5
             HalfAdder               3
             unsignedBrentKungAdder7bit      1
               BitwisePG             7
               BlackCell             2
               GrayCell              6
               XorGate               6
           customAdder14_4           1
             unsignedBrentKungAdder14bit      1
               BitwisePG            14
               BlackCell             8
               GrayCell             13
               XorGate              13
           customAdder9_0            1
             unsignedBrentKungAdder9bit      1
               BitwisePG             9
               BlackCell             4
               GrayCell              8
               XorGate               8
           rr_4x4_21                 1
             NR_2_2                  4
               AndGate               4
               unsignedBrentKungAdder1bit      1
             customAdder4_0          1
               unsignedBrentKungAdder4bit      1
                 BitwisePG           4
                 BlackCell           1
                 GrayCell            3
                 XorGate             3
             customAdder6_1          1
               unsignedBrentKungAdder6bit      1
                 BitwisePG           6
                 BlackCell           2
                 GrayCell            5
                 XorGate             5
           rr_5x5_14                 1
             NR_2_2                  1
               AndGate               4
               unsignedBrentKungAdder1bit      1
             NR_2_3                  1
               AndGate               6
               unsignedBrentKungAdder2bit      1
                 BitwisePG           2
                 GrayCell            1
                 XorGate             1
             NR_3_2                  1
               AndGate               6
               unsignedBrentKungAdder2bit      1
                 BitwisePG           2
                 GrayCell            1
                 XorGate             1
             NR_3_3                  1
               AndGate               9
               HalfAdder             2
               unsignedBrentKungAdder4bit      1
                 BitwisePG           4
                 BlackCell           1
                 GrayCell            3
                 XorGate             3
             customAdder5_0          1
               unsignedBrentKungAdder5bit      1
                 BitwisePG           5
                 BlackCell           1
                 GrayCell            4
                 XorGate             4
             customAdder8_2          1
               unsignedBrentKungAdder8bit      1
                 BitwisePG           8
                 BlackCell           4
                 GrayCell            7
                 XorGate             7
       rr_13x13_28                   1
         NR_6_6                      1
           AndGate                  36
           FullAdder                15
           HalfAdder                 5
           unsignedBrentKungAdder10bit      1
             BitwisePG              10
             BlackCell               5
             GrayCell                9
             XorGate                 9
         NR_6_7                      1
           AndGate                  42
           FullAdder                19
           HalfAdder                 5
           unsignedBrentKungAdder11bit      1
             BitwisePG              11
             BlackCell               5
             GrayCell               10
             XorGate                10
         NR_7_6                      1
           AndGate                  42
           FullAdder                19
           HalfAdder                 5
           unsignedBrentKungAdder11bit      1
             BitwisePG              11
             BlackCell               5
             GrayCell               10
             XorGate                10
         customAdder13_0             1
           unsignedBrentKungAdder13bit      1
             BitwisePG              13
             BlackCell               7
             GrayCell               12
             XorGate                12
         customAdder20_6             1
           unsignedBrentKungAdder20bit      1
             BitwisePG              20
             BlackCell              14
             GrayCell               19
             XorGate                19
         rr_7x7_29                   1
           NR_1_1                    1
           NR_1_6                    1
           NR_6_1                    1
           customAdder13_6           1
             unsignedBrentKungAdder13bit      1
               BitwisePG            13
               BlackCell             7
               GrayCell             12
               XorGate              12
           customAdder6_0            1
             unsignedBrentKungAdder6bit      1
               BitwisePG             6
               BlackCell             2
               GrayCell              5
               XorGate               5
           rr_6x6_30                 1
             NR_1_1                  1
             NR_1_5                  1
             NR_5_1                  1
             customAdder5_0          1
               unsignedBrentKungAdder5bit      1
                 BitwisePG           5
                 BlackCell           1
                 GrayCell            4
                 XorGate             4
             customAdder6_0          1
               unsignedBrentKungAdder6bit      1
                 BitwisePG           6
                 BlackCell           2
                 GrayCell            5
                 XorGate             5
             rr_5x5_34               1
               NR_1_1                1
               NR_1_4                1
               NR_4_1                1
               customAdder4_0        1
                 unsignedBrentKungAdder4bit      1
                   BitwisePG         4
                   BlackCell         1
                   GrayCell          3
                   XorGate           3
               customAdder5_0        1
                 unsignedBrentKungAdder5bit      1
                   BitwisePG         5
                   BlackCell         1
                   GrayCell          4
                   XorGate           4
               rr_4x4_38             1
                 NR_1_1              1
                 NR_1_3              1
                 NR_3_1              1
                 NR_3_3              1
                   AndGate           9
                   HalfAdder         2
                   unsignedBrentKungAdder4bit      1
                     BitwisePG       4
                     BlackCell       1
                     GrayCell        3
                     XorGate         3
                 customAdder3_0      1
                   unsignedBrentKungAdder3bit      1
                     BitwisePG       3
                     GrayCell        2
                     XorGate         2
                 customAdder4_0      1
                   unsignedBrentKungAdder4bit      1
                     BitwisePG       4
                     BlackCell       1
                     GrayCell        3
                     XorGate         3
     rr_8x8_1                        1
       NR_2_2                        1
         AndGate                     4
         unsignedBrentKungAdder1bit      1
       NR_2_6                        1
         AndGate                    12
         unsignedBrentKungAdder5bit      1
           BitwisePG                 5
           BlackCell                 1
           GrayCell                  4
           XorGate                   4
       NR_6_2                        1
         AndGate                    12
         unsignedBrentKungAdder5bit      1
           BitwisePG                 5
           BlackCell                 1
           GrayCell                  4
           XorGate                   4
       NR_6_6                        1
         AndGate                    36
         FullAdder                  15
         HalfAdder                   5
         unsignedBrentKungAdder10bit      1
           BitwisePG                10
           BlackCell                 5
           GrayCell                  9
           XorGate                   9
       customAdder14_5               1
         unsignedBrentKungAdder14bit      1
           BitwisePG                14
           BlackCell                 8
           GrayCell                 13
           XorGate                  13
       customAdder8_0                1
         unsignedBrentKungAdder8bit      1
           BitwisePG                 8
           BlackCell                 4
           GrayCell                  7
           XorGate                   7

   Number of wires:              19557
   Number of wire bits:          24043
   Number of public wires:       19557
   Number of public wire bits:   24043
   Number of ports:              13682
   Number of port bits:          16914
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5814
     AND2x2_ASAP7_75t_R           1889
     AO21x1_ASAP7_75t_R            752
     MAJx2_ASAP7_75t_R             536
     NAND3xp33_ASAP7_75t_R         536
     NOR3xp33_ASAP7_75t_R          536
     OAI21xp33_ASAP7_75t_R         536
     XOR2xp5_ASAP7_75t_R          1029

   Chip area for top module '\multiplier32bit_44': 553.617180
     of which used for sequential elements: 0.000000 (0.00%)

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          4.88e-04   6.16e-04   4.82e-07   1.11e-03 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.88e-04   6.16e-04   4.82e-07   1.11e-03 100.0%
                          44.2%      55.8%       0.0%
Startpoint: B[7] (input port clocked by clk)
Endpoint: P[63] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ input external delay
 105.65  105.65 ^ B[7] (in)
  44.06  149.71 ^ M4/M4/M1/M1/M4/M4/M4/uut2/_0_/Y (AND2x2_ASAP7_75t_R)
  30.74  180.44 ^ M4/M4/M1/M1/M4/M4/M4/uut9/_1_/Y (XOR2xp5_ASAP7_75t_R)
  36.21  216.66 ^ M4/M4/M1/M1/M4/M4/M4/uut11/uut1/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  30.85  247.51 ^ M4/M4/M1/M1/M4/M4/M4/uut11/uut4/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.69  269.20 ^ M4/M4/M1/M1/M4/M4/M4/uut11/uut7/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.62  299.81 ^ M4/M4/M1/M1/M4/M4/M4/uut11/uut10/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  35.34  335.15 ^ M4/M4/M1/M1/M4/M4/adder2/adder_module/uut1/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  30.97  366.12 ^ M4/M4/M1/M1/M4/M4/adder2/adder_module/uut4/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  33.18  399.30 ^ M4/M4/M1/M1/M4/M4/adder2/adder_module/uut9/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  35.42  434.72 ^ M4/M4/M1/M1/M4/adder2/adder_module/uut1/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  30.97  465.68 ^ M4/M4/M1/M1/M4/adder2/adder_module/uut5/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  33.18  498.86 ^ M4/M4/M1/M1/M4/adder2/adder_module/uut11/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  35.47  534.33 ^ M4/M4/M1/M1/adder2/adder_module/uut1/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  35.40  569.73 ^ M4/M4/M1/M1/adder2/adder_module/uut13/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  39.08  608.80 ^ M4/M4/M1/adder2/adder_module/uut7/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  26.55  635.36 ^ M4/M4/M1/adder2/adder_module/uut16/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.96  654.32 ^ M4/M4/M1/adder2/adder_module/uut20/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  26.11  680.42 ^ M4/M4/M1/adder2/adder_module/uut22/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  34.17  714.60 ^ M4/M4/M1/adder2/adder_module/uut39/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  39.16  753.76 ^ M4/M4/adder2/adder_module/uut15/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  26.55  780.30 ^ M4/M4/adder2/adder_module/uut27/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.17  800.47 ^ M4/M4/adder2/adder_module/uut33/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.72  819.19 ^ M4/M4/adder2/adder_module/uut36/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  26.10  845.29 ^ M4/M4/adder2/adder_module/uut37/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  22.40  867.69 ^ M4/M4/adder2/adder_module/uut51/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.61  898.30 ^ M4/M4/adder2/adder_module/uut69/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  27.58  925.87 v M4/adder2/adder_module/uut10/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  36.44  962.32 v M4/adder2/adder_module/uut40/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  30.72  993.04 v M4/adder2/adder_module/uut35/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.14 1018.18 v M4/adder2/adder_module/uut79/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  28.46 1046.63 v M4/adder2/adder_module/uut41/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  26.94 1073.57 v M4/adder2/adder_module/uut80/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.60 1099.17 v M4/adder2/adder_module/uut42/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.11 1123.27 v M4/adder2/adder_module/uut81/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  29.40 1152.68 v M4/adder2/adder_module/uut43/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.91 1180.59 v M4/adder2/adder_module/uut82/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.60 1206.20 v M4/adder2/adder_module/uut44/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  26.09 1232.28 v M4/adder2/adder_module/uut56/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  28.19 1260.47 v M4/adder2/adder_module/uut69/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.16 1285.63 v M4/adder2/adder_module/uut88/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.95 1309.58 v M4/adder2/adder_module/uut116/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  30.98 1340.55 v adder2/adder_module/uut10/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  36.46 1377.02 v adder2/adder_module/uut45/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  30.86 1407.87 v adder2/adder_module/uut40/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.14 1433.02 v adder2/adder_module/uut93/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  28.46 1461.47 v adder2/adder_module/uut46/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  26.97 1488.45 v adder2/adder_module/uut94/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.60 1514.04 v adder2/adder_module/uut47/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.11 1538.15 v adder2/adder_module/uut95/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  29.40 1567.55 v adder2/adder_module/uut48/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  29.73 1597.28 v adder2/adder_module/uut64/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.81 1621.09 v adder2/adder_module/uut72/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.34 1642.43 v adder2/adder_module/uut76/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  31.09 1673.53 v adder2/adder_module/uut77/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  31.42 1704.94 v adder2/adder_module/uut83/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.38 1732.32 v adder2/adder_module/uut92/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.94 1756.27 v adder2/adder_module/uut111/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  29.76 1786.03 ^ adder2/adder_module/uut150/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
   0.00 1786.03 ^ P[63] (out)
        1786.03   data arrival time

10000.00 10000.00   clock clk (rise edge)
   0.00 10000.00   clock network delay (ideal)
   0.00 10000.00   clock reconvergence pessimism
   0.00 10000.00   output external delay
        10000.00   data required time
---------------------------------------------------------
        10000.00   data required time
        -1786.03   data arrival time
---------------------------------------------------------
        8213.97   slack (MET)


