// Seed: 4270816903
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    output wand id_2,
    input supply1 id_3,
    output wire id_4,
    input supply0 id_5,
    input supply0 id_6,
    output wire id_7
    , id_10,
    input tri1 id_8
);
  assign id_2 = !-1;
  wire id_11;
endmodule
module module_1 #(
    parameter id_18 = 32'd78,
    parameter id_19 = 32'd53,
    parameter id_23 = 32'd66,
    parameter id_4  = 32'd97,
    parameter id_5  = 32'd48,
    parameter id_6  = 32'd47,
    parameter id_7  = 32'd72
) (
    input wor id_0,
    input uwire id_1,
    input uwire id_2,
    output tri1 id_3,
    output wire _id_4,
    input tri0 _id_5,
    input wire _id_6,
    input tri0 _id_7,
    input supply0 id_8[id_6 : id_4  +  id_5],
    output uwire id_9,
    output wand id_10,
    output tri0 id_11["" : -1 'b0],
    input wire id_12
);
  assign id_10 = -1;
  assign id_3  = id_2;
  wire id_14;
  ;
  parameter id_15 = 1;
  wire id_16;
  logic [7:0] id_17, _id_18, _id_19, id_20;
  wire id_21;
  module_0 modCall_1 (
      id_8,
      id_0,
      id_11,
      id_2,
      id_9,
      id_2,
      id_0,
      id_11,
      id_1
  );
  assign modCall_1.id_3 = 0;
  assign id_20[id_5 : id_7] = -1;
  wire id_22;
  wire _id_23;
  struct packed {logic id_24;} id_25;
  wire id_26;
  wire [id_23  ||  id_19 : -1] id_27;
  wire id_28;
  logic id_29;
  ;
  logic id_30[id_18 : -1 'd0];
  ;
endmodule
