Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 10:15:58 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  3           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.037       -0.040                      2                 1127        0.036        0.000                      0                 1127        4.500        0.000                       0                   448  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.037       -0.040                      2                 1123        0.036        0.000                      0                 1123        4.500        0.000                       0                   448  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    6.712        0.000                      0                    4        0.779        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.037ns,  Total Violation       -0.040ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.037ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[5][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.903ns  (logic 2.583ns (26.082%)  route 7.320ns (73.918%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=106, routed)         1.261     6.856    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I0_O)        0.124     6.980 r  sm/D_states_q[0]_i_16/O
                         net (fo=2, routed)           0.602     7.582    sm/D_states_q[0]_i_16_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.706 r  sm/out_sig0_carry__1_i_38/O
                         net (fo=1, routed)           0.746     8.452    sm/out_sig0_carry__1_i_38_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.576 r  sm/out_sig0_carry__1_i_23/O
                         net (fo=52, routed)          0.830     9.406    L_reg/M_sm_ra1[0]
    SLICE_X43Y52         LUT3 (Prop_lut3_I1_O)        0.124     9.530 r  L_reg/ram_reg_i_94/O
                         net (fo=1, routed)           0.602    10.132    L_reg/ram_reg_i_94_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.256 r  L_reg/ram_reg_i_32/O
                         net (fo=11, routed)          0.862    11.119    L_reg/ram_reg_i_30_0[0]
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.124    11.243 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    11.243    alum/ram_reg_i_98_2[0]
    SLICE_X46Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.756 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.756    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.071 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    12.697    alum/data1[11]
    SLICE_X49Y55         LUT4 (Prop_lut4_I0_O)        0.307    13.004 r  alum/ram_reg_i_66/O
                         net (fo=1, routed)           0.405    13.410    sm/ram_reg_10
    SLICE_X49Y56         LUT6 (Prop_lut6_I5_O)        0.124    13.534 r  sm/ram_reg_i_20/O
                         net (fo=3, routed)           0.500    14.034    sm/D_registers_q_reg[1][11]
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.158 r  sm/D_registers_q[7][11]_i_1/O
                         net (fo=8, routed)           0.885    15.042    L_reg/D[11]
    SLICE_X46Y56         FDRE                                         r  L_reg/D_registers_q_reg[5][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.438    14.842    L_reg/clk_IBUF_BUFG
    SLICE_X46Y56         FDRE                                         r  L_reg/D_registers_q_reg[5][11]/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X46Y56         FDRE (Setup_fdre_C_D)       -0.059    15.006    L_reg/D_registers_q_reg[5][11]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -15.042    
  -------------------------------------------------------------------
                         slack                                 -0.037    

Slack (VIOLATED) :        -0.003ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.857ns  (logic 2.583ns (26.205%)  route 7.274ns (73.795%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=106, routed)         1.261     6.856    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I0_O)        0.124     6.980 r  sm/D_states_q[0]_i_16/O
                         net (fo=2, routed)           0.602     7.582    sm/D_states_q[0]_i_16_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.706 r  sm/out_sig0_carry__1_i_38/O
                         net (fo=1, routed)           0.746     8.452    sm/out_sig0_carry__1_i_38_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.576 r  sm/out_sig0_carry__1_i_23/O
                         net (fo=52, routed)          0.830     9.406    L_reg/M_sm_ra1[0]
    SLICE_X43Y52         LUT3 (Prop_lut3_I1_O)        0.124     9.530 r  L_reg/ram_reg_i_94/O
                         net (fo=1, routed)           0.602    10.132    L_reg/ram_reg_i_94_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.256 r  L_reg/ram_reg_i_32/O
                         net (fo=11, routed)          0.862    11.119    L_reg/ram_reg_i_30_0[0]
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.124    11.243 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    11.243    alum/ram_reg_i_98_2[0]
    SLICE_X46Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.756 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.756    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.071 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    12.697    alum/data1[11]
    SLICE_X49Y55         LUT4 (Prop_lut4_I0_O)        0.307    13.004 r  alum/ram_reg_i_66/O
                         net (fo=1, routed)           0.405    13.410    sm/ram_reg_10
    SLICE_X49Y56         LUT6 (Prop_lut6_I5_O)        0.124    13.534 r  sm/ram_reg_i_20/O
                         net (fo=3, routed)           0.500    14.034    sm/D_registers_q_reg[1][11]
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.158 r  sm/D_registers_q[7][11]_i_1/O
                         net (fo=8, routed)           0.838    14.996    L_reg/D[11]
    SLICE_X47Y56         FDRE                                         r  L_reg/D_registers_q_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.438    14.842    L_reg/clk_IBUF_BUFG
    SLICE_X47Y56         FDRE                                         r  L_reg/D_registers_q_reg[1][11]/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X47Y56         FDRE (Setup_fdre_C_D)       -0.072    14.993    L_reg/D_registers_q_reg[1][11]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -14.996    
  -------------------------------------------------------------------
                         slack                                 -0.003    

Slack (MET) :             0.039ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.731ns  (logic 1.572ns (16.155%)  route 8.159ns (83.845%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=106, routed)         1.261     6.856    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I0_O)        0.124     6.980 r  sm/D_states_q[0]_i_16/O
                         net (fo=2, routed)           0.602     7.582    sm/D_states_q[0]_i_16_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.706 r  sm/out_sig0_carry__1_i_38/O
                         net (fo=1, routed)           0.746     8.452    sm/out_sig0_carry__1_i_38_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.576 r  sm/out_sig0_carry__1_i_23/O
                         net (fo=52, routed)          0.969     9.545    L_reg/M_sm_ra1[0]
    SLICE_X43Y53         LUT3 (Prop_lut3_I1_O)        0.124     9.669 f  L_reg/ram_reg_i_75/O
                         net (fo=1, routed)           0.838    10.508    L_reg/ram_reg_i_75_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I3_O)        0.124    10.632 f  L_reg/ram_reg_i_23/O
                         net (fo=11, routed)          0.724    11.356    L_reg/ram_reg_i_21_1[0]
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.124    11.480 f  L_reg/D_states_q[7]_i_29/O
                         net (fo=4, routed)           0.670    12.150    L_reg/D_states_q[7]_i_29_n_0
    SLICE_X43Y55         LUT3 (Prop_lut3_I0_O)        0.124    12.274 f  L_reg/D_states_q[7]_i_13/O
                         net (fo=1, routed)           0.560    12.834    sm/D_states_q_reg[1]_rep__1_2
    SLICE_X39Y53         LUT6 (Prop_lut6_I1_O)        0.124    12.958 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.869    13.827    sm/D_states_q[7]_i_3_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I0_O)        0.124    13.951 r  sm/D_states_q[7]_i_1/O
                         net (fo=17, routed)          0.919    14.870    sm/D_states_q[7]_i_1_n_0
    SLICE_X42Y56         FDRE                                         r  sm/D_states_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.437    14.841    sm/clk_IBUF_BUFG
    SLICE_X42Y56         FDRE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.272    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X42Y56         FDRE (Setup_fdre_C_CE)      -0.169    14.909    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                         -14.870    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[4]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.731ns  (logic 1.572ns (16.155%)  route 8.159ns (83.845%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=106, routed)         1.261     6.856    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I0_O)        0.124     6.980 r  sm/D_states_q[0]_i_16/O
                         net (fo=2, routed)           0.602     7.582    sm/D_states_q[0]_i_16_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.706 r  sm/out_sig0_carry__1_i_38/O
                         net (fo=1, routed)           0.746     8.452    sm/out_sig0_carry__1_i_38_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.576 r  sm/out_sig0_carry__1_i_23/O
                         net (fo=52, routed)          0.969     9.545    L_reg/M_sm_ra1[0]
    SLICE_X43Y53         LUT3 (Prop_lut3_I1_O)        0.124     9.669 f  L_reg/ram_reg_i_75/O
                         net (fo=1, routed)           0.838    10.508    L_reg/ram_reg_i_75_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I3_O)        0.124    10.632 f  L_reg/ram_reg_i_23/O
                         net (fo=11, routed)          0.724    11.356    L_reg/ram_reg_i_21_1[0]
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.124    11.480 f  L_reg/D_states_q[7]_i_29/O
                         net (fo=4, routed)           0.670    12.150    L_reg/D_states_q[7]_i_29_n_0
    SLICE_X43Y55         LUT3 (Prop_lut3_I0_O)        0.124    12.274 f  L_reg/D_states_q[7]_i_13/O
                         net (fo=1, routed)           0.560    12.834    sm/D_states_q_reg[1]_rep__1_2
    SLICE_X39Y53         LUT6 (Prop_lut6_I1_O)        0.124    12.958 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.869    13.827    sm/D_states_q[7]_i_3_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I0_O)        0.124    13.951 r  sm/D_states_q[7]_i_1/O
                         net (fo=17, routed)          0.919    14.870    sm/D_states_q[7]_i_1_n_0
    SLICE_X42Y56         FDRE                                         r  sm/D_states_q_reg[4]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.437    14.841    sm/clk_IBUF_BUFG
    SLICE_X42Y56         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.272    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X42Y56         FDRE (Setup_fdre_C_CE)      -0.169    14.909    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                         -14.870    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.325ns  (logic 2.299ns (24.654%)  route 7.026ns (75.346%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X41Y51         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDSE (Prop_fdse_C_Q)         0.456     5.595 f  sm/D_states_q_reg[5]/Q
                         net (fo=173, routed)         0.703     6.298    sm/D_states_q_reg_n_0_[5]
    SLICE_X42Y51         LUT3 (Prop_lut3_I0_O)        0.124     6.422 f  sm/D_states_q[2]_i_14/O
                         net (fo=7, routed)           1.185     7.606    sm/D_states_q[2]_i_14_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.730 r  sm/ram_reg_i_177/O
                         net (fo=2, routed)           0.419     8.149    sm/ram_reg_i_177_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.273 r  sm/i__carry__0_i_33/O
                         net (fo=1, routed)           0.551     8.825    sm/i__carry__0_i_33_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I1_O)        0.124     8.949 r  sm/i__carry__0_i_21/O
                         net (fo=1, routed)           0.571     9.520    sm/i__carry__0_i_21_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.644 r  sm/i__carry__0_i_14/O
                         net (fo=7, routed)           0.627    10.271    sm/M_sm_bsel[0]
    SLICE_X47Y52         LUT5 (Prop_lut5_I0_O)        0.124    10.395 r  sm/out_sig0_carry_i_14/O
                         net (fo=3, routed)           0.568    10.963    L_reg/M_alum_b[0]
    SLICE_X47Y53         LUT2 (Prop_lut2_I1_O)        0.124    11.087 r  L_reg/out_sig0_carry_i_8/O
                         net (fo=1, routed)           0.000    11.087    alum/ram_reg_i_118_1[0]
    SLICE_X47Y53         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.511 r  alum/out_sig0_carry/O[1]
                         net (fo=1, routed)           0.730    12.241    alum/data0[1]
    SLICE_X45Y56         LUT3 (Prop_lut3_I0_O)        0.303    12.544 r  alum/ram_reg_i_113/O
                         net (fo=1, routed)           0.412    12.957    sm/D_registers_q_reg[7][1]
    SLICE_X47Y57         LUT6 (Prop_lut6_I5_O)        0.124    13.081 r  sm/ram_reg_i_39/O
                         net (fo=3, routed)           0.541    13.622    display/ram_reg_17
    SLICE_X49Y55         LUT5 (Prop_lut5_I3_O)        0.124    13.746 r  display/ram_reg_i_12__0/O
                         net (fo=1, routed)           0.718    14.464    brams/bram1/ADDRARDADDR[1]
    RAMB18_X1Y22         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.482    14.887    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y22         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.144    
                         clock uncertainty           -0.035    15.109    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    14.543    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                         -14.464    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[7][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.776ns  (logic 2.583ns (26.421%)  route 7.193ns (73.579%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=106, routed)         1.261     6.856    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I0_O)        0.124     6.980 r  sm/D_states_q[0]_i_16/O
                         net (fo=2, routed)           0.602     7.582    sm/D_states_q[0]_i_16_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.706 r  sm/out_sig0_carry__1_i_38/O
                         net (fo=1, routed)           0.746     8.452    sm/out_sig0_carry__1_i_38_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.576 r  sm/out_sig0_carry__1_i_23/O
                         net (fo=52, routed)          0.830     9.406    L_reg/M_sm_ra1[0]
    SLICE_X43Y52         LUT3 (Prop_lut3_I1_O)        0.124     9.530 r  L_reg/ram_reg_i_94/O
                         net (fo=1, routed)           0.602    10.132    L_reg/ram_reg_i_94_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.256 r  L_reg/ram_reg_i_32/O
                         net (fo=11, routed)          0.862    11.119    L_reg/ram_reg_i_30_0[0]
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.124    11.243 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    11.243    alum/ram_reg_i_98_2[0]
    SLICE_X46Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.756 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.756    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.071 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    12.697    alum/data1[11]
    SLICE_X49Y55         LUT4 (Prop_lut4_I0_O)        0.307    13.004 r  alum/ram_reg_i_66/O
                         net (fo=1, routed)           0.405    13.410    sm/ram_reg_10
    SLICE_X49Y56         LUT6 (Prop_lut6_I5_O)        0.124    13.534 r  sm/ram_reg_i_20/O
                         net (fo=3, routed)           0.500    14.034    sm/D_registers_q_reg[1][11]
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.158 r  sm/D_registers_q[7][11]_i_1/O
                         net (fo=8, routed)           0.758    14.915    L_reg/D[11]
    SLICE_X45Y56         FDRE                                         r  L_reg/D_registers_q_reg[7][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.438    14.842    L_reg/clk_IBUF_BUFG
    SLICE_X45Y56         FDRE                                         r  L_reg/D_registers_q_reg[7][11]/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X45Y56         FDRE (Setup_fdre_C_D)       -0.067    14.998    L_reg/D_registers_q_reg[7][11]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -14.915    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.320ns  (logic 2.583ns (27.715%)  route 6.737ns (72.285%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=106, routed)         1.261     6.856    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I0_O)        0.124     6.980 r  sm/D_states_q[0]_i_16/O
                         net (fo=2, routed)           0.602     7.582    sm/D_states_q[0]_i_16_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.706 r  sm/out_sig0_carry__1_i_38/O
                         net (fo=1, routed)           0.746     8.452    sm/out_sig0_carry__1_i_38_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.576 r  sm/out_sig0_carry__1_i_23/O
                         net (fo=52, routed)          0.830     9.406    L_reg/M_sm_ra1[0]
    SLICE_X43Y52         LUT3 (Prop_lut3_I1_O)        0.124     9.530 r  L_reg/ram_reg_i_94/O
                         net (fo=1, routed)           0.602    10.132    L_reg/ram_reg_i_94_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.256 r  L_reg/ram_reg_i_32/O
                         net (fo=11, routed)          0.862    11.119    L_reg/ram_reg_i_30_0[0]
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.124    11.243 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    11.243    alum/ram_reg_i_98_2[0]
    SLICE_X46Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.756 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.756    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.071 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    12.697    alum/data1[11]
    SLICE_X49Y55         LUT4 (Prop_lut4_I0_O)        0.307    13.004 r  alum/ram_reg_i_66/O
                         net (fo=1, routed)           0.405    13.410    sm/ram_reg_10
    SLICE_X49Y56         LUT6 (Prop_lut6_I5_O)        0.124    13.534 r  sm/ram_reg_i_20/O
                         net (fo=3, routed)           0.177    13.710    sm/D_registers_q_reg[1][11]
    SLICE_X49Y56         LUT5 (Prop_lut5_I4_O)        0.124    13.834 r  sm/ram_reg_i_2__0/O
                         net (fo=1, routed)           0.624    14.459    brams/bram2/ram_reg_0[11]
    RAMB18_X1Y23         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.482    14.887    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y23         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.144    
                         clock uncertainty           -0.035    15.109    
    RAMB18_X1Y23         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.543    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                         -14.459    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.797ns  (logic 1.572ns (16.046%)  route 8.225ns (83.954%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=106, routed)         1.261     6.856    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I0_O)        0.124     6.980 r  sm/D_states_q[0]_i_16/O
                         net (fo=2, routed)           0.602     7.582    sm/D_states_q[0]_i_16_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.706 r  sm/out_sig0_carry__1_i_38/O
                         net (fo=1, routed)           0.746     8.452    sm/out_sig0_carry__1_i_38_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.576 r  sm/out_sig0_carry__1_i_23/O
                         net (fo=52, routed)          0.969     9.545    L_reg/M_sm_ra1[0]
    SLICE_X43Y53         LUT3 (Prop_lut3_I1_O)        0.124     9.669 r  L_reg/ram_reg_i_75/O
                         net (fo=1, routed)           0.838    10.508    L_reg/ram_reg_i_75_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I3_O)        0.124    10.632 r  L_reg/ram_reg_i_23/O
                         net (fo=11, routed)          0.879    11.511    L_reg/ram_reg_i_21_1[0]
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.124    11.635 r  L_reg/D_states_q[3]_i_26/O
                         net (fo=4, routed)           0.942    12.577    sm/D_states_q[3]_i_4_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I4_O)        0.124    12.701 r  sm/D_states_q[3]_i_13/O
                         net (fo=1, routed)           0.669    13.370    sm/D_states_q[3]_i_13_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I0_O)        0.124    13.494 r  sm/D_states_q[3]_i_4/O
                         net (fo=1, routed)           0.647    14.141    sm/D_states_q[3]_i_4_n_0
    SLICE_X46Y47         LUT6 (Prop_lut6_I2_O)        0.124    14.265 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.671    14.936    sm/D_states_d__0[3]
    SLICE_X41Y51         FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.438    14.842    sm/clk_IBUF_BUFG
    SLICE_X41Y51         FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.275    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X41Y51         FDSE (Setup_fdse_C_D)       -0.061    15.021    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -14.936    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.762ns  (logic 2.519ns (25.804%)  route 7.243ns (74.196%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=106, routed)         1.261     6.856    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I0_O)        0.124     6.980 r  sm/D_states_q[0]_i_16/O
                         net (fo=2, routed)           0.602     7.582    sm/D_states_q[0]_i_16_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.706 r  sm/out_sig0_carry__1_i_38/O
                         net (fo=1, routed)           0.746     8.452    sm/out_sig0_carry__1_i_38_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.576 r  sm/out_sig0_carry__1_i_23/O
                         net (fo=52, routed)          0.798     9.374    L_reg/M_sm_ra1[0]
    SLICE_X40Y53         LUT3 (Prop_lut3_I1_O)        0.124     9.498 r  L_reg/ram_reg_i_112/O
                         net (fo=1, routed)           0.827    10.325    L_reg/ram_reg_i_112_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.449 r  L_reg/ram_reg_i_38/O
                         net (fo=26, routed)          0.503    10.952    L_reg/ram_reg_i_34_1[1]
    SLICE_X47Y53         LUT2 (Prop_lut2_I0_O)        0.124    11.076 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.076    alum/ram_reg_i_118_1[1]
    SLICE_X47Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.626 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.626    alum/out_sig0_carry_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.848 r  alum/out_sig0_carry__0/O[0]
                         net (fo=1, routed)           0.661    12.509    alum/data0[4]
    SLICE_X48Y54         LUT3 (Prop_lut3_I0_O)        0.299    12.808 r  alum/ram_reg_i_98/O
                         net (fo=1, routed)           0.298    13.106    sm/D_registers_q_reg[7][4]_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.124    13.230 r  sm/ram_reg_i_33/O
                         net (fo=3, routed)           0.709    13.939    sm/D_states_q_reg[2]_rep_5
    SLICE_X45Y56         LUT6 (Prop_lut6_I5_O)        0.124    14.063 r  sm/D_registers_q[7][4]_i_1/O
                         net (fo=8, routed)           0.838    14.901    L_reg/D[4]
    SLICE_X47Y52         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.439    14.843    L_reg/clk_IBUF_BUFG
    SLICE_X47Y52         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X47Y52         FDRE (Setup_fdre_C_D)       -0.067    14.999    L_reg/D_registers_q_reg[2][4]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -14.901    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[4][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.759ns  (logic 2.583ns (26.467%)  route 7.176ns (73.533%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=106, routed)         1.261     6.856    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I0_O)        0.124     6.980 r  sm/D_states_q[0]_i_16/O
                         net (fo=2, routed)           0.602     7.582    sm/D_states_q[0]_i_16_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.706 r  sm/out_sig0_carry__1_i_38/O
                         net (fo=1, routed)           0.746     8.452    sm/out_sig0_carry__1_i_38_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.576 r  sm/out_sig0_carry__1_i_23/O
                         net (fo=52, routed)          0.830     9.406    L_reg/M_sm_ra1[0]
    SLICE_X43Y52         LUT3 (Prop_lut3_I1_O)        0.124     9.530 r  L_reg/ram_reg_i_94/O
                         net (fo=1, routed)           0.602    10.132    L_reg/ram_reg_i_94_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.256 r  L_reg/ram_reg_i_32/O
                         net (fo=11, routed)          0.862    11.119    L_reg/ram_reg_i_30_0[0]
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.124    11.243 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    11.243    alum/ram_reg_i_98_2[0]
    SLICE_X46Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.756 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.756    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.071 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    12.697    alum/data1[11]
    SLICE_X49Y55         LUT4 (Prop_lut4_I0_O)        0.307    13.004 r  alum/ram_reg_i_66/O
                         net (fo=1, routed)           0.405    13.410    sm/ram_reg_10
    SLICE_X49Y56         LUT6 (Prop_lut6_I5_O)        0.124    13.534 r  sm/ram_reg_i_20/O
                         net (fo=3, routed)           0.500    14.034    sm/D_registers_q_reg[1][11]
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.158 r  sm/D_registers_q[7][11]_i_1/O
                         net (fo=8, routed)           0.740    14.898    L_reg/D[11]
    SLICE_X45Y57         FDRE                                         r  L_reg/D_registers_q_reg[4][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.437    14.841    L_reg/clk_IBUF_BUFG
    SLICE_X45Y57         FDRE                                         r  L_reg/D_registers_q_reg[4][11]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X45Y57         FDRE (Setup_fdre_C_D)       -0.067    14.997    L_reg/D_registers_q_reg[4][11]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -14.898    
  -------------------------------------------------------------------
                         slack                                  0.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 display/D_sclk_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_sclk_counter_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.226ns (56.792%)  route 0.172ns (43.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  display/D_sclk_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  display/D_sclk_counter_q_reg[4]/Q
                         net (fo=5, routed)           0.172     1.806    display/D_sclk_counter_q_reg[4]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.098     1.904 r  display/D_sclk_counter_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.904    display/D_sclk_counter_d[5]
    SLICE_X36Y49         FDRE                                         r  display/D_sclk_counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.833     2.023    display/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  display/D_sclk_counter_q_reg[5]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.091     1.868    display/D_sclk_counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_bram_addr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.023%)  route 0.240ns (62.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  display/D_pixel_idx_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_pixel_idx_q_reg[4]/Q
                         net (fo=4, routed)           0.240     1.886    display/p_0_in__0[4]
    SLICE_X36Y51         FDRE                                         r  display/D_bram_addr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.830     2.020    display/clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  display/D_bram_addr_q_reg[4]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.047     1.817    display/D_bram_addr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1381317175[3].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1381317175[3].cond_butt_dirs/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.569     1.513    forLoop_idx_0_1381317175[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  forLoop_idx_0_1381317175[3].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  forLoop_idx_0_1381317175[3].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.127     1.803    forLoop_idx_0_1381317175[3].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.959 r  forLoop_idx_0_1381317175[3].cond_butt_dirs/D_ctr_q_reg[0]_i_3__5/CO[3]
                         net (fo=1, routed)           0.001     1.960    forLoop_idx_0_1381317175[3].cond_butt_dirs/D_ctr_q_reg[0]_i_3__5_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.013 r  forLoop_idx_0_1381317175[3].cond_butt_dirs/D_ctr_q_reg[4]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     2.013    forLoop_idx_0_1381317175[3].cond_butt_dirs/D_ctr_q_reg[4]_i_1__5_n_7
    SLICE_X56Y50         FDRE                                         r  forLoop_idx_0_1381317175[3].cond_butt_dirs/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.835     2.025    forLoop_idx_0_1381317175[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  forLoop_idx_0_1381317175[3].cond_butt_dirs/D_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    forLoop_idx_0_1381317175[3].cond_butt_dirs/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.564     1.508    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  timerseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.117     1.766    timerseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.926 r  timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.001     1.927    timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__2_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.981 r  timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__9/O[0]
                         net (fo=1, routed)           0.000     1.981    timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__9_n_7
    SLICE_X29Y50         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.832     2.021    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.881    timerseg_driver/ctr/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1381317175[1].cond_butt_dirs/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1381317175[1].cond_butt_dirs/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.567     1.511    forLoop_idx_0_1381317175[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  forLoop_idx_0_1381317175[1].cond_butt_dirs/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  forLoop_idx_0_1381317175[1].cond_butt_dirs/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.772    forLoop_idx_0_1381317175[1].cond_butt_dirs/D_ctr_q_reg[3]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  forLoop_idx_0_1381317175[1].cond_butt_dirs/D_ctr_q_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.001     1.933    forLoop_idx_0_1381317175[1].cond_butt_dirs/D_ctr_q_reg[0]_i_3__3_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.987 r  forLoop_idx_0_1381317175[1].cond_butt_dirs/D_ctr_q_reg[4]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     1.987    forLoop_idx_0_1381317175[1].cond_butt_dirs/D_ctr_q_reg[4]_i_1__3_n_7
    SLICE_X49Y50         FDRE                                         r  forLoop_idx_0_1381317175[1].cond_butt_dirs/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.834     2.024    forLoop_idx_0_1381317175[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  forLoop_idx_0_1381317175[1].cond_butt_dirs/D_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.105     1.884    forLoop_idx_0_1381317175[1].cond_butt_dirs/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.564     1.508    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  timerseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.117     1.766    timerseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.926 r  timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.001     1.927    timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__2_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.992 r  timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__9/O[2]
                         net (fo=1, routed)           0.000     1.992    timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__9_n_5
    SLICE_X29Y50         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.832     2.021    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.881    timerseg_driver/ctr/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1381317175[3].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1381317175[3].cond_butt_dirs/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.569     1.513    forLoop_idx_0_1381317175[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  forLoop_idx_0_1381317175[3].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  forLoop_idx_0_1381317175[3].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.127     1.803    forLoop_idx_0_1381317175[3].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.959 r  forLoop_idx_0_1381317175[3].cond_butt_dirs/D_ctr_q_reg[0]_i_3__5/CO[3]
                         net (fo=1, routed)           0.001     1.960    forLoop_idx_0_1381317175[3].cond_butt_dirs/D_ctr_q_reg[0]_i_3__5_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.026 r  forLoop_idx_0_1381317175[3].cond_butt_dirs/D_ctr_q_reg[4]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     2.026    forLoop_idx_0_1381317175[3].cond_butt_dirs/D_ctr_q_reg[4]_i_1__5_n_5
    SLICE_X56Y50         FDRE                                         r  forLoop_idx_0_1381317175[3].cond_butt_dirs/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.835     2.025    forLoop_idx_0_1381317175[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  forLoop_idx_0_1381317175[3].cond_butt_dirs/D_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    forLoop_idx_0_1381317175[3].cond_butt_dirs/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1381317175[1].cond_butt_dirs/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1381317175[1].cond_butt_dirs/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.567     1.511    forLoop_idx_0_1381317175[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  forLoop_idx_0_1381317175[1].cond_butt_dirs/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  forLoop_idx_0_1381317175[1].cond_butt_dirs/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.772    forLoop_idx_0_1381317175[1].cond_butt_dirs/D_ctr_q_reg[3]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  forLoop_idx_0_1381317175[1].cond_butt_dirs/D_ctr_q_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.001     1.933    forLoop_idx_0_1381317175[1].cond_butt_dirs/D_ctr_q_reg[0]_i_3__3_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.998 r  forLoop_idx_0_1381317175[1].cond_butt_dirs/D_ctr_q_reg[4]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     1.998    forLoop_idx_0_1381317175[1].cond_butt_dirs/D_ctr_q_reg[4]_i_1__3_n_5
    SLICE_X49Y50         FDRE                                         r  forLoop_idx_0_1381317175[1].cond_butt_dirs/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.834     2.024    forLoop_idx_0_1381317175[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  forLoop_idx_0_1381317175[1].cond_butt_dirs/D_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.105     1.884    forLoop_idx_0_1381317175[1].cond_butt_dirs/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.596     1.540    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  cond_butt_next_play/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.134     1.814    cond_butt_next_play/D_ctr_q_reg[2]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.974 r  cond_butt_next_play/D_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.975    cond_butt_next_play/D_ctr_q_reg[0]_i_3_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.029 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.029    cond_butt_next_play/D_ctr_q_reg[4]_i_1_n_7
    SLICE_X62Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.864     2.054    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    cond_butt_next_play/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.596     1.540    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  cond_butt_next_play/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.134     1.814    cond_butt_next_play/D_ctr_q_reg[2]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.974 r  cond_butt_next_play/D_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.975    cond_butt_next_play/D_ctr_q_reg[0]_i_3_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.040 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.040    cond_butt_next_play/D_ctr_q_reg[4]_i_1_n_5
    SLICE_X62Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.864     2.054    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    cond_butt_next_play/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y22   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y23   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16   sm/D_debug_dff_q_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y53   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y55   L_reg/D_registers_q_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y53   L_reg/D_registers_q_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y53   L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y53   L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y53   L_reg/D_registers_q_reg[0][0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.779ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.766ns (26.706%)  route 2.102ns (73.294%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X38Y51         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  sm/D_states_q_reg[6]/Q
                         net (fo=129, routed)         0.962     6.618    sm/D_states_q_reg_n_0_[6]
    SLICE_X41Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.742 f  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.466     7.207    sm/D_stage_q[3]_i_2_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I3_O)        0.124     7.331 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.675     8.006    fifo_reset_cond/AS[0]
    SLICE_X37Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.436    14.840    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.273    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X37Y51         FDPE (Recov_fdpe_C_PRE)     -0.359    14.719    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -8.006    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.766ns (26.706%)  route 2.102ns (73.294%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X38Y51         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  sm/D_states_q_reg[6]/Q
                         net (fo=129, routed)         0.962     6.618    sm/D_states_q_reg_n_0_[6]
    SLICE_X41Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.742 f  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.466     7.207    sm/D_stage_q[3]_i_2_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I3_O)        0.124     7.331 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.675     8.006    fifo_reset_cond/AS[0]
    SLICE_X37Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.436    14.840    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.273    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X37Y51         FDPE (Recov_fdpe_C_PRE)     -0.359    14.719    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -8.006    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.766ns (26.706%)  route 2.102ns (73.294%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X38Y51         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  sm/D_states_q_reg[6]/Q
                         net (fo=129, routed)         0.962     6.618    sm/D_states_q_reg_n_0_[6]
    SLICE_X41Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.742 f  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.466     7.207    sm/D_stage_q[3]_i_2_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I3_O)        0.124     7.331 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.675     8.006    fifo_reset_cond/AS[0]
    SLICE_X37Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.436    14.840    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.273    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X37Y51         FDPE (Recov_fdpe_C_PRE)     -0.359    14.719    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -8.006    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.766ns (26.706%)  route 2.102ns (73.294%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X38Y51         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  sm/D_states_q_reg[6]/Q
                         net (fo=129, routed)         0.962     6.618    sm/D_states_q_reg_n_0_[6]
    SLICE_X41Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.742 f  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.466     7.207    sm/D_stage_q[3]_i_2_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I3_O)        0.124     7.331 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.675     8.006    fifo_reset_cond/AS[0]
    SLICE_X37Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.436    14.840    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.273    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X37Y51         FDPE (Recov_fdpe_C_PRE)     -0.359    14.719    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -8.006    
  -------------------------------------------------------------------
                         slack                                  6.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.868%)  route 0.533ns (74.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=87, routed)          0.303     1.950    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.995 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.230     2.225    fifo_reset_cond/AS[0]
    SLICE_X37Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.830     2.020    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X37Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     1.446    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.868%)  route 0.533ns (74.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=87, routed)          0.303     1.950    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.995 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.230     2.225    fifo_reset_cond/AS[0]
    SLICE_X37Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.830     2.020    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X37Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     1.446    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.868%)  route 0.533ns (74.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=87, routed)          0.303     1.950    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.995 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.230     2.225    fifo_reset_cond/AS[0]
    SLICE_X37Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.830     2.020    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X37Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     1.446    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.868%)  route 0.533ns (74.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=87, routed)          0.303     1.950    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.995 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.230     2.225    fifo_reset_cond/AS[0]
    SLICE_X37Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.830     2.020    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X37Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     1.446    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.779    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.889ns  (logic 10.828ns (30.171%)  route 25.061ns (69.829%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=1 LUT4=7 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X43Y58         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=15, routed)          2.477     8.070    L_reg/Q[1]
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.194 r  L_reg/L_00e36ba2_remainder0__0_carry__1_i_10/O
                         net (fo=1, routed)           0.682     8.876    L_reg/L_00e36ba2_remainder0__0_carry__1_i_10_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I2_O)        0.124     9.000 r  L_reg/L_00e36ba2_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           0.677     9.677    L_reg/L_00e36ba2_remainder0__0_carry__1_i_7_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.801 f  L_reg/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.242    11.043    L_reg/D_registers_q_reg[2][10]_0
    SLICE_X35Y43         LUT4 (Prop_lut4_I2_O)        0.150    11.193 r  L_reg/L_00e36ba2_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.006    12.199    L_reg/L_00e36ba2_remainder0__0_carry_i_9_n_0
    SLICE_X34Y42         LUT4 (Prop_lut4_I2_O)        0.326    12.525 r  L_reg/L_00e36ba2_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.525    aseg_driver/decimal_renderer/i__carry_i_5__2[1]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.058 r  aseg_driver/decimal_renderer/L_00e36ba2_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.058    aseg_driver/decimal_renderer/L_00e36ba2_remainder0__0_carry_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.373 f  aseg_driver/decimal_renderer/L_00e36ba2_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.863    14.236    L_reg/L_00e36ba2_remainder0[7]
    SLICE_X33Y44         LUT5 (Prop_lut5_I1_O)        0.307    14.543 f  L_reg/i__carry__0_i_22__0/O
                         net (fo=6, routed)           1.183    15.726    L_reg/i__carry__0_i_22__0_n_0
    SLICE_X31Y42         LUT4 (Prop_lut4_I0_O)        0.150    15.876 f  L_reg/i__carry_i_18/O
                         net (fo=10, routed)          0.868    16.744    L_reg/i__carry_i_18_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.326    17.070 r  L_reg/i__carry__0_i_9__1/O
                         net (fo=4, routed)           1.030    18.100    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X31Y43         LUT4 (Prop_lut4_I1_O)        0.152    18.252 r  L_reg/i__carry_i_22__4/O
                         net (fo=2, routed)           1.151    19.404    L_reg/i__carry_i_22__4_n_0
    SLICE_X31Y42         LUT4 (Prop_lut4_I3_O)        0.326    19.730 f  L_reg/i__carry_i_13__4/O
                         net (fo=5, routed)           1.021    20.751    L_reg/i__carry_i_13__4_n_0
    SLICE_X33Y42         LUT2 (Prop_lut2_I1_O)        0.124    20.875 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.968    21.843    L_reg/i__carry_i_12_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I0_O)        0.124    21.967 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.967    aseg_driver/decimal_renderer/i__carry_i_17_0[1]
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.517 r  aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.517    aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.631 r  aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.631    aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.944 f  aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=4, routed)           1.321    24.265    L_reg/L_00e36ba2_remainder0_inferred__1/i__carry__2[3]
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.328    24.593 r  L_reg/i__carry_i_25/O
                         net (fo=6, routed)           1.010    25.604    L_reg/i__carry_i_25_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I1_O)        0.328    25.932 r  L_reg/i__carry_i_9__0/O
                         net (fo=5, routed)           1.142    27.074    L_reg/i__carry_i_9__0_n_0
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    27.198 r  L_reg/aseg_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           0.367    27.565    L_reg/aseg_OBUF[10]_inst_i_8_n_0
    SLICE_X31Y39         LUT3 (Prop_lut3_I2_O)        0.124    27.689 r  L_reg/i__carry_i_19__0/O
                         net (fo=3, routed)           0.554    28.243    L_reg/i__carry_i_19__0_n_0
    SLICE_X28Y38         LUT5 (Prop_lut5_I2_O)        0.124    28.367 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.407    28.774    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15[0]
    SLICE_X29Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.281 r  aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.281    aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.615 r  aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.819    30.434    aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.303    30.737 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.279    31.016    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29_n_0
    SLICE_X28Y40         LUT5 (Prop_lut5_I4_O)        0.124    31.140 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           1.155    32.295    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X32Y38         LUT4 (Prop_lut4_I0_O)        0.124    32.419 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18/O
                         net (fo=2, routed)           0.972    33.391    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1
    SLICE_X33Y39         LUT6 (Prop_lut6_I0_O)        0.124    33.515 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.150    34.665    L_reg/aseg[9]
    SLICE_X38Y39         LUT6 (Prop_lut6_I3_O)        0.124    34.789 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.715    37.504    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.522    41.026 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.026    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.758ns  (logic 10.830ns (30.287%)  route 24.928ns (69.713%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=1 LUT4=7 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X43Y58         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=15, routed)          2.477     8.070    L_reg/Q[1]
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.194 r  L_reg/L_00e36ba2_remainder0__0_carry__1_i_10/O
                         net (fo=1, routed)           0.682     8.876    L_reg/L_00e36ba2_remainder0__0_carry__1_i_10_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I2_O)        0.124     9.000 r  L_reg/L_00e36ba2_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           0.677     9.677    L_reg/L_00e36ba2_remainder0__0_carry__1_i_7_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.801 f  L_reg/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.242    11.043    L_reg/D_registers_q_reg[2][10]_0
    SLICE_X35Y43         LUT4 (Prop_lut4_I2_O)        0.150    11.193 r  L_reg/L_00e36ba2_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.006    12.199    L_reg/L_00e36ba2_remainder0__0_carry_i_9_n_0
    SLICE_X34Y42         LUT4 (Prop_lut4_I2_O)        0.326    12.525 r  L_reg/L_00e36ba2_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.525    aseg_driver/decimal_renderer/i__carry_i_5__2[1]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.058 r  aseg_driver/decimal_renderer/L_00e36ba2_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.058    aseg_driver/decimal_renderer/L_00e36ba2_remainder0__0_carry_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.373 f  aseg_driver/decimal_renderer/L_00e36ba2_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.863    14.236    L_reg/L_00e36ba2_remainder0[7]
    SLICE_X33Y44         LUT5 (Prop_lut5_I1_O)        0.307    14.543 f  L_reg/i__carry__0_i_22__0/O
                         net (fo=6, routed)           1.183    15.726    L_reg/i__carry__0_i_22__0_n_0
    SLICE_X31Y42         LUT4 (Prop_lut4_I0_O)        0.150    15.876 f  L_reg/i__carry_i_18/O
                         net (fo=10, routed)          0.868    16.744    L_reg/i__carry_i_18_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.326    17.070 r  L_reg/i__carry__0_i_9__1/O
                         net (fo=4, routed)           1.030    18.100    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X31Y43         LUT4 (Prop_lut4_I1_O)        0.152    18.252 r  L_reg/i__carry_i_22__4/O
                         net (fo=2, routed)           1.151    19.404    L_reg/i__carry_i_22__4_n_0
    SLICE_X31Y42         LUT4 (Prop_lut4_I3_O)        0.326    19.730 f  L_reg/i__carry_i_13__4/O
                         net (fo=5, routed)           1.021    20.751    L_reg/i__carry_i_13__4_n_0
    SLICE_X33Y42         LUT2 (Prop_lut2_I1_O)        0.124    20.875 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.968    21.843    L_reg/i__carry_i_12_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I0_O)        0.124    21.967 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.967    aseg_driver/decimal_renderer/i__carry_i_17_0[1]
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.517 r  aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.517    aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.631 r  aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.631    aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.944 f  aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=4, routed)           1.321    24.265    L_reg/L_00e36ba2_remainder0_inferred__1/i__carry__2[3]
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.328    24.593 r  L_reg/i__carry_i_25/O
                         net (fo=6, routed)           1.010    25.604    L_reg/i__carry_i_25_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I1_O)        0.328    25.932 r  L_reg/i__carry_i_9__0/O
                         net (fo=5, routed)           1.142    27.074    L_reg/i__carry_i_9__0_n_0
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    27.198 r  L_reg/aseg_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           0.367    27.565    L_reg/aseg_OBUF[10]_inst_i_8_n_0
    SLICE_X31Y39         LUT3 (Prop_lut3_I2_O)        0.124    27.689 r  L_reg/i__carry_i_19__0/O
                         net (fo=3, routed)           0.554    28.243    L_reg/i__carry_i_19__0_n_0
    SLICE_X28Y38         LUT5 (Prop_lut5_I2_O)        0.124    28.367 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.407    28.774    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15[0]
    SLICE_X29Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.281 r  aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.281    aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.615 r  aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.819    30.434    aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.303    30.737 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.279    31.016    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29_n_0
    SLICE_X28Y40         LUT5 (Prop_lut5_I4_O)        0.124    31.140 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           1.155    32.295    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X32Y38         LUT4 (Prop_lut4_I0_O)        0.124    32.419 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18/O
                         net (fo=2, routed)           0.669    33.088    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1
    SLICE_X33Y38         LUT6 (Prop_lut6_I0_O)        0.124    33.212 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_7/O
                         net (fo=7, routed)           1.351    34.563    L_reg/aseg[9]_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I2_O)        0.124    34.687 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.684    37.371    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.524    40.895 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.895    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.691ns  (logic 10.813ns (30.295%)  route 24.878ns (69.705%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=1 LUT4=7 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X43Y58         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=15, routed)          2.477     8.070    L_reg/Q[1]
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.194 r  L_reg/L_00e36ba2_remainder0__0_carry__1_i_10/O
                         net (fo=1, routed)           0.682     8.876    L_reg/L_00e36ba2_remainder0__0_carry__1_i_10_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I2_O)        0.124     9.000 r  L_reg/L_00e36ba2_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           0.677     9.677    L_reg/L_00e36ba2_remainder0__0_carry__1_i_7_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.801 f  L_reg/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.242    11.043    L_reg/D_registers_q_reg[2][10]_0
    SLICE_X35Y43         LUT4 (Prop_lut4_I2_O)        0.150    11.193 r  L_reg/L_00e36ba2_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.006    12.199    L_reg/L_00e36ba2_remainder0__0_carry_i_9_n_0
    SLICE_X34Y42         LUT4 (Prop_lut4_I2_O)        0.326    12.525 r  L_reg/L_00e36ba2_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.525    aseg_driver/decimal_renderer/i__carry_i_5__2[1]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.058 r  aseg_driver/decimal_renderer/L_00e36ba2_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.058    aseg_driver/decimal_renderer/L_00e36ba2_remainder0__0_carry_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.373 f  aseg_driver/decimal_renderer/L_00e36ba2_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.863    14.236    L_reg/L_00e36ba2_remainder0[7]
    SLICE_X33Y44         LUT5 (Prop_lut5_I1_O)        0.307    14.543 f  L_reg/i__carry__0_i_22__0/O
                         net (fo=6, routed)           1.183    15.726    L_reg/i__carry__0_i_22__0_n_0
    SLICE_X31Y42         LUT4 (Prop_lut4_I0_O)        0.150    15.876 f  L_reg/i__carry_i_18/O
                         net (fo=10, routed)          0.868    16.744    L_reg/i__carry_i_18_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.326    17.070 r  L_reg/i__carry__0_i_9__1/O
                         net (fo=4, routed)           1.030    18.100    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X31Y43         LUT4 (Prop_lut4_I1_O)        0.152    18.252 r  L_reg/i__carry_i_22__4/O
                         net (fo=2, routed)           1.151    19.404    L_reg/i__carry_i_22__4_n_0
    SLICE_X31Y42         LUT4 (Prop_lut4_I3_O)        0.326    19.730 f  L_reg/i__carry_i_13__4/O
                         net (fo=5, routed)           1.021    20.751    L_reg/i__carry_i_13__4_n_0
    SLICE_X33Y42         LUT2 (Prop_lut2_I1_O)        0.124    20.875 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.968    21.843    L_reg/i__carry_i_12_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I0_O)        0.124    21.967 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.967    aseg_driver/decimal_renderer/i__carry_i_17_0[1]
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.517 r  aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.517    aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.631 r  aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.631    aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.944 f  aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=4, routed)           1.321    24.265    L_reg/L_00e36ba2_remainder0_inferred__1/i__carry__2[3]
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.328    24.593 r  L_reg/i__carry_i_25/O
                         net (fo=6, routed)           1.010    25.604    L_reg/i__carry_i_25_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I1_O)        0.328    25.932 r  L_reg/i__carry_i_9__0/O
                         net (fo=5, routed)           1.142    27.074    L_reg/i__carry_i_9__0_n_0
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    27.198 r  L_reg/aseg_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           0.367    27.565    L_reg/aseg_OBUF[10]_inst_i_8_n_0
    SLICE_X31Y39         LUT3 (Prop_lut3_I2_O)        0.124    27.689 r  L_reg/i__carry_i_19__0/O
                         net (fo=3, routed)           0.554    28.243    L_reg/i__carry_i_19__0_n_0
    SLICE_X28Y38         LUT5 (Prop_lut5_I2_O)        0.124    28.367 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.407    28.774    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15[0]
    SLICE_X29Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.281 r  aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.281    aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.615 r  aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.819    30.434    aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.303    30.737 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.279    31.016    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29_n_0
    SLICE_X28Y40         LUT5 (Prop_lut5_I4_O)        0.124    31.140 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           1.155    32.295    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X32Y38         LUT4 (Prop_lut4_I0_O)        0.124    32.419 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18/O
                         net (fo=2, routed)           0.972    33.391    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1
    SLICE_X33Y39         LUT6 (Prop_lut6_I0_O)        0.124    33.515 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.140    34.655    L_reg/aseg[9]
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.124    34.779 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.542    37.321    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.507    40.828 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.828    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.650ns  (logic 10.835ns (30.392%)  route 24.816ns (69.608%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=1 LUT4=7 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X43Y58         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=15, routed)          2.477     8.070    L_reg/Q[1]
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.194 r  L_reg/L_00e36ba2_remainder0__0_carry__1_i_10/O
                         net (fo=1, routed)           0.682     8.876    L_reg/L_00e36ba2_remainder0__0_carry__1_i_10_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I2_O)        0.124     9.000 r  L_reg/L_00e36ba2_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           0.677     9.677    L_reg/L_00e36ba2_remainder0__0_carry__1_i_7_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.801 f  L_reg/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.242    11.043    L_reg/D_registers_q_reg[2][10]_0
    SLICE_X35Y43         LUT4 (Prop_lut4_I2_O)        0.150    11.193 r  L_reg/L_00e36ba2_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.006    12.199    L_reg/L_00e36ba2_remainder0__0_carry_i_9_n_0
    SLICE_X34Y42         LUT4 (Prop_lut4_I2_O)        0.326    12.525 r  L_reg/L_00e36ba2_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.525    aseg_driver/decimal_renderer/i__carry_i_5__2[1]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.058 r  aseg_driver/decimal_renderer/L_00e36ba2_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.058    aseg_driver/decimal_renderer/L_00e36ba2_remainder0__0_carry_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.373 f  aseg_driver/decimal_renderer/L_00e36ba2_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.863    14.236    L_reg/L_00e36ba2_remainder0[7]
    SLICE_X33Y44         LUT5 (Prop_lut5_I1_O)        0.307    14.543 f  L_reg/i__carry__0_i_22__0/O
                         net (fo=6, routed)           1.183    15.726    L_reg/i__carry__0_i_22__0_n_0
    SLICE_X31Y42         LUT4 (Prop_lut4_I0_O)        0.150    15.876 f  L_reg/i__carry_i_18/O
                         net (fo=10, routed)          0.868    16.744    L_reg/i__carry_i_18_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.326    17.070 r  L_reg/i__carry__0_i_9__1/O
                         net (fo=4, routed)           1.030    18.100    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X31Y43         LUT4 (Prop_lut4_I1_O)        0.152    18.252 r  L_reg/i__carry_i_22__4/O
                         net (fo=2, routed)           1.151    19.404    L_reg/i__carry_i_22__4_n_0
    SLICE_X31Y42         LUT4 (Prop_lut4_I3_O)        0.326    19.730 f  L_reg/i__carry_i_13__4/O
                         net (fo=5, routed)           1.021    20.751    L_reg/i__carry_i_13__4_n_0
    SLICE_X33Y42         LUT2 (Prop_lut2_I1_O)        0.124    20.875 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.968    21.843    L_reg/i__carry_i_12_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I0_O)        0.124    21.967 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.967    aseg_driver/decimal_renderer/i__carry_i_17_0[1]
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.517 r  aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.517    aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.631 r  aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.631    aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.944 f  aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=4, routed)           1.321    24.265    L_reg/L_00e36ba2_remainder0_inferred__1/i__carry__2[3]
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.328    24.593 r  L_reg/i__carry_i_25/O
                         net (fo=6, routed)           1.010    25.604    L_reg/i__carry_i_25_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I1_O)        0.328    25.932 r  L_reg/i__carry_i_9__0/O
                         net (fo=5, routed)           1.142    27.074    L_reg/i__carry_i_9__0_n_0
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    27.198 r  L_reg/aseg_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           0.367    27.565    L_reg/aseg_OBUF[10]_inst_i_8_n_0
    SLICE_X31Y39         LUT3 (Prop_lut3_I2_O)        0.124    27.689 r  L_reg/i__carry_i_19__0/O
                         net (fo=3, routed)           0.554    28.243    L_reg/i__carry_i_19__0_n_0
    SLICE_X28Y38         LUT5 (Prop_lut5_I2_O)        0.124    28.367 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.407    28.774    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15[0]
    SLICE_X29Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.281 r  aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.281    aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.615 r  aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.819    30.434    aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.303    30.737 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.279    31.016    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29_n_0
    SLICE_X28Y40         LUT5 (Prop_lut5_I4_O)        0.124    31.140 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           1.155    32.295    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X32Y38         LUT4 (Prop_lut4_I0_O)        0.124    32.419 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18/O
                         net (fo=2, routed)           0.669    33.088    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1
    SLICE_X33Y38         LUT6 (Prop_lut6_I0_O)        0.124    33.212 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_7/O
                         net (fo=7, routed)           1.370    34.582    L_reg/aseg[9]_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.124    34.706 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.552    37.259    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.529    40.787 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.787    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.456ns  (logic 10.800ns (30.461%)  route 24.655ns (69.539%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=1 LUT4=7 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X43Y58         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=15, routed)          2.477     8.070    L_reg/Q[1]
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.194 r  L_reg/L_00e36ba2_remainder0__0_carry__1_i_10/O
                         net (fo=1, routed)           0.682     8.876    L_reg/L_00e36ba2_remainder0__0_carry__1_i_10_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I2_O)        0.124     9.000 r  L_reg/L_00e36ba2_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           0.677     9.677    L_reg/L_00e36ba2_remainder0__0_carry__1_i_7_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.801 f  L_reg/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.242    11.043    L_reg/D_registers_q_reg[2][10]_0
    SLICE_X35Y43         LUT4 (Prop_lut4_I2_O)        0.150    11.193 r  L_reg/L_00e36ba2_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.006    12.199    L_reg/L_00e36ba2_remainder0__0_carry_i_9_n_0
    SLICE_X34Y42         LUT4 (Prop_lut4_I2_O)        0.326    12.525 r  L_reg/L_00e36ba2_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.525    aseg_driver/decimal_renderer/i__carry_i_5__2[1]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.058 r  aseg_driver/decimal_renderer/L_00e36ba2_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.058    aseg_driver/decimal_renderer/L_00e36ba2_remainder0__0_carry_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.373 f  aseg_driver/decimal_renderer/L_00e36ba2_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.863    14.236    L_reg/L_00e36ba2_remainder0[7]
    SLICE_X33Y44         LUT5 (Prop_lut5_I1_O)        0.307    14.543 f  L_reg/i__carry__0_i_22__0/O
                         net (fo=6, routed)           1.183    15.726    L_reg/i__carry__0_i_22__0_n_0
    SLICE_X31Y42         LUT4 (Prop_lut4_I0_O)        0.150    15.876 f  L_reg/i__carry_i_18/O
                         net (fo=10, routed)          0.868    16.744    L_reg/i__carry_i_18_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.326    17.070 r  L_reg/i__carry__0_i_9__1/O
                         net (fo=4, routed)           1.030    18.100    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X31Y43         LUT4 (Prop_lut4_I1_O)        0.152    18.252 r  L_reg/i__carry_i_22__4/O
                         net (fo=2, routed)           1.151    19.404    L_reg/i__carry_i_22__4_n_0
    SLICE_X31Y42         LUT4 (Prop_lut4_I3_O)        0.326    19.730 f  L_reg/i__carry_i_13__4/O
                         net (fo=5, routed)           1.021    20.751    L_reg/i__carry_i_13__4_n_0
    SLICE_X33Y42         LUT2 (Prop_lut2_I1_O)        0.124    20.875 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.968    21.843    L_reg/i__carry_i_12_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I0_O)        0.124    21.967 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.967    aseg_driver/decimal_renderer/i__carry_i_17_0[1]
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.517 r  aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.517    aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.631 r  aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.631    aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.944 f  aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=4, routed)           1.321    24.265    L_reg/L_00e36ba2_remainder0_inferred__1/i__carry__2[3]
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.328    24.593 r  L_reg/i__carry_i_25/O
                         net (fo=6, routed)           1.010    25.604    L_reg/i__carry_i_25_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I1_O)        0.328    25.932 r  L_reg/i__carry_i_9__0/O
                         net (fo=5, routed)           1.142    27.074    L_reg/i__carry_i_9__0_n_0
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    27.198 r  L_reg/aseg_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           0.367    27.565    L_reg/aseg_OBUF[10]_inst_i_8_n_0
    SLICE_X31Y39         LUT3 (Prop_lut3_I2_O)        0.124    27.689 r  L_reg/i__carry_i_19__0/O
                         net (fo=3, routed)           0.554    28.243    L_reg/i__carry_i_19__0_n_0
    SLICE_X28Y38         LUT5 (Prop_lut5_I2_O)        0.124    28.367 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.407    28.774    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15[0]
    SLICE_X29Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.281 r  aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.281    aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.615 f  aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.819    30.434    aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.303    30.737 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.279    31.016    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29_n_0
    SLICE_X28Y40         LUT5 (Prop_lut5_I4_O)        0.124    31.140 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           1.155    32.295    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X32Y38         LUT4 (Prop_lut4_I0_O)        0.124    32.419 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18/O
                         net (fo=2, routed)           0.669    33.088    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1
    SLICE_X33Y38         LUT6 (Prop_lut6_I0_O)        0.124    33.212 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_7/O
                         net (fo=7, routed)           0.958    34.170    L_reg/aseg[9]_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I1_O)        0.124    34.294 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.805    37.098    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.494    40.593 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.593    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.247ns  (logic 10.823ns (30.706%)  route 24.424ns (69.294%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=1 LUT4=7 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X43Y58         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=15, routed)          2.477     8.070    L_reg/Q[1]
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.194 r  L_reg/L_00e36ba2_remainder0__0_carry__1_i_10/O
                         net (fo=1, routed)           0.682     8.876    L_reg/L_00e36ba2_remainder0__0_carry__1_i_10_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I2_O)        0.124     9.000 r  L_reg/L_00e36ba2_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           0.677     9.677    L_reg/L_00e36ba2_remainder0__0_carry__1_i_7_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.801 f  L_reg/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.242    11.043    L_reg/D_registers_q_reg[2][10]_0
    SLICE_X35Y43         LUT4 (Prop_lut4_I2_O)        0.150    11.193 r  L_reg/L_00e36ba2_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.006    12.199    L_reg/L_00e36ba2_remainder0__0_carry_i_9_n_0
    SLICE_X34Y42         LUT4 (Prop_lut4_I2_O)        0.326    12.525 r  L_reg/L_00e36ba2_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.525    aseg_driver/decimal_renderer/i__carry_i_5__2[1]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.058 r  aseg_driver/decimal_renderer/L_00e36ba2_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.058    aseg_driver/decimal_renderer/L_00e36ba2_remainder0__0_carry_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.373 f  aseg_driver/decimal_renderer/L_00e36ba2_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.863    14.236    L_reg/L_00e36ba2_remainder0[7]
    SLICE_X33Y44         LUT5 (Prop_lut5_I1_O)        0.307    14.543 f  L_reg/i__carry__0_i_22__0/O
                         net (fo=6, routed)           1.183    15.726    L_reg/i__carry__0_i_22__0_n_0
    SLICE_X31Y42         LUT4 (Prop_lut4_I0_O)        0.150    15.876 f  L_reg/i__carry_i_18/O
                         net (fo=10, routed)          0.868    16.744    L_reg/i__carry_i_18_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.326    17.070 r  L_reg/i__carry__0_i_9__1/O
                         net (fo=4, routed)           1.030    18.100    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X31Y43         LUT4 (Prop_lut4_I1_O)        0.152    18.252 r  L_reg/i__carry_i_22__4/O
                         net (fo=2, routed)           1.151    19.404    L_reg/i__carry_i_22__4_n_0
    SLICE_X31Y42         LUT4 (Prop_lut4_I3_O)        0.326    19.730 f  L_reg/i__carry_i_13__4/O
                         net (fo=5, routed)           1.021    20.751    L_reg/i__carry_i_13__4_n_0
    SLICE_X33Y42         LUT2 (Prop_lut2_I1_O)        0.124    20.875 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.968    21.843    L_reg/i__carry_i_12_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I0_O)        0.124    21.967 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.967    aseg_driver/decimal_renderer/i__carry_i_17_0[1]
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.517 r  aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.517    aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.631 r  aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.631    aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.944 f  aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=4, routed)           1.321    24.265    L_reg/L_00e36ba2_remainder0_inferred__1/i__carry__2[3]
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.328    24.593 r  L_reg/i__carry_i_25/O
                         net (fo=6, routed)           1.010    25.604    L_reg/i__carry_i_25_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I1_O)        0.328    25.932 r  L_reg/i__carry_i_9__0/O
                         net (fo=5, routed)           1.142    27.074    L_reg/i__carry_i_9__0_n_0
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    27.198 r  L_reg/aseg_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           0.367    27.565    L_reg/aseg_OBUF[10]_inst_i_8_n_0
    SLICE_X31Y39         LUT3 (Prop_lut3_I2_O)        0.124    27.689 r  L_reg/i__carry_i_19__0/O
                         net (fo=3, routed)           0.554    28.243    L_reg/i__carry_i_19__0_n_0
    SLICE_X28Y38         LUT5 (Prop_lut5_I2_O)        0.124    28.367 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.407    28.774    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15[0]
    SLICE_X29Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.281 r  aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.281    aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.615 f  aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.819    30.434    aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.303    30.737 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.279    31.016    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29_n_0
    SLICE_X28Y40         LUT5 (Prop_lut5_I4_O)        0.124    31.140 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           1.155    32.295    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X32Y38         LUT4 (Prop_lut4_I0_O)        0.124    32.419 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18/O
                         net (fo=2, routed)           0.669    33.088    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1
    SLICE_X33Y38         LUT6 (Prop_lut6_I0_O)        0.124    33.212 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_7/O
                         net (fo=7, routed)           0.583    33.795    L_reg/aseg[9]_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I1_O)        0.124    33.919 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.948    36.867    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    40.384 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.384    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.230ns  (logic 10.829ns (30.738%)  route 24.401ns (69.262%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=1 LUT4=7 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X43Y58         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=15, routed)          2.477     8.070    L_reg/Q[1]
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.194 r  L_reg/L_00e36ba2_remainder0__0_carry__1_i_10/O
                         net (fo=1, routed)           0.682     8.876    L_reg/L_00e36ba2_remainder0__0_carry__1_i_10_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I2_O)        0.124     9.000 r  L_reg/L_00e36ba2_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           0.677     9.677    L_reg/L_00e36ba2_remainder0__0_carry__1_i_7_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.801 f  L_reg/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.242    11.043    L_reg/D_registers_q_reg[2][10]_0
    SLICE_X35Y43         LUT4 (Prop_lut4_I2_O)        0.150    11.193 r  L_reg/L_00e36ba2_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.006    12.199    L_reg/L_00e36ba2_remainder0__0_carry_i_9_n_0
    SLICE_X34Y42         LUT4 (Prop_lut4_I2_O)        0.326    12.525 r  L_reg/L_00e36ba2_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.525    aseg_driver/decimal_renderer/i__carry_i_5__2[1]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.058 r  aseg_driver/decimal_renderer/L_00e36ba2_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.058    aseg_driver/decimal_renderer/L_00e36ba2_remainder0__0_carry_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.373 f  aseg_driver/decimal_renderer/L_00e36ba2_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.863    14.236    L_reg/L_00e36ba2_remainder0[7]
    SLICE_X33Y44         LUT5 (Prop_lut5_I1_O)        0.307    14.543 f  L_reg/i__carry__0_i_22__0/O
                         net (fo=6, routed)           1.183    15.726    L_reg/i__carry__0_i_22__0_n_0
    SLICE_X31Y42         LUT4 (Prop_lut4_I0_O)        0.150    15.876 f  L_reg/i__carry_i_18/O
                         net (fo=10, routed)          0.868    16.744    L_reg/i__carry_i_18_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.326    17.070 r  L_reg/i__carry__0_i_9__1/O
                         net (fo=4, routed)           1.030    18.100    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X31Y43         LUT4 (Prop_lut4_I1_O)        0.152    18.252 r  L_reg/i__carry_i_22__4/O
                         net (fo=2, routed)           1.151    19.404    L_reg/i__carry_i_22__4_n_0
    SLICE_X31Y42         LUT4 (Prop_lut4_I3_O)        0.326    19.730 f  L_reg/i__carry_i_13__4/O
                         net (fo=5, routed)           1.021    20.751    L_reg/i__carry_i_13__4_n_0
    SLICE_X33Y42         LUT2 (Prop_lut2_I1_O)        0.124    20.875 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.968    21.843    L_reg/i__carry_i_12_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I0_O)        0.124    21.967 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.967    aseg_driver/decimal_renderer/i__carry_i_17_0[1]
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.517 r  aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.517    aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.631 r  aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.631    aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.944 f  aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=4, routed)           1.321    24.265    L_reg/L_00e36ba2_remainder0_inferred__1/i__carry__2[3]
    SLICE_X30Y41         LUT4 (Prop_lut4_I3_O)        0.328    24.593 r  L_reg/i__carry_i_25/O
                         net (fo=6, routed)           1.010    25.604    L_reg/i__carry_i_25_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I1_O)        0.328    25.932 r  L_reg/i__carry_i_9__0/O
                         net (fo=5, routed)           1.142    27.074    L_reg/i__carry_i_9__0_n_0
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    27.198 r  L_reg/aseg_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           0.367    27.565    L_reg/aseg_OBUF[10]_inst_i_8_n_0
    SLICE_X31Y39         LUT3 (Prop_lut3_I2_O)        0.124    27.689 r  L_reg/i__carry_i_19__0/O
                         net (fo=3, routed)           0.554    28.243    L_reg/i__carry_i_19__0_n_0
    SLICE_X28Y38         LUT5 (Prop_lut5_I2_O)        0.124    28.367 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.407    28.774    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15[0]
    SLICE_X29Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.281 r  aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.281    aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.615 r  aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.819    30.434    aseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.303    30.737 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.279    31.016    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29_n_0
    SLICE_X28Y40         LUT5 (Prop_lut5_I4_O)        0.124    31.140 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           1.155    32.295    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X32Y38         LUT4 (Prop_lut4_I0_O)        0.124    32.419 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18/O
                         net (fo=2, routed)           0.972    33.391    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1
    SLICE_X33Y39         LUT6 (Prop_lut6_I0_O)        0.124    33.515 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.466    33.981    L_reg/aseg[9]
    SLICE_X37Y39         LUT6 (Prop_lut6_I0_O)        0.124    34.105 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.739    36.844    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.523    40.367 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.367    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.139ns  (logic 10.840ns (30.849%)  route 24.299ns (69.151%))
  Logic Levels:           29  (CARRY4=6 LUT2=2 LUT3=3 LUT4=7 LUT5=2 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X44Y57         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=17, routed)          2.741     8.335    L_reg/D_registers_q_reg[3][9]_0[2]
    SLICE_X46Y39         LUT3 (Prop_lut3_I1_O)        0.116     8.451 r  L_reg/bseg_OBUF[10]_inst_i_33/O
                         net (fo=2, routed)           0.808     9.259    L_reg/bseg_OBUF[10]_inst_i_33_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I5_O)        0.328     9.587 f  L_reg/L_00e36ba2_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.445    10.032    L_reg/L_00e36ba2_remainder0__0_carry_i_13__0_n_0
    SLICE_X45Y38         LUT2 (Prop_lut2_I1_O)        0.150    10.182 r  L_reg/L_00e36ba2_remainder0__0_carry_i_12__0/O
                         net (fo=6, routed)           0.897    11.078    L_reg/L_00e36ba2_remainder0__0_carry_i_12__0_n_0
    SLICE_X46Y37         LUT4 (Prop_lut4_I0_O)        0.350    11.428 r  L_reg/L_00e36ba2_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.681    12.110    L_reg/L_00e36ba2_remainder0__0_carry_i_9__0_n_0
    SLICE_X47Y37         LUT4 (Prop_lut4_I2_O)        0.328    12.438 r  L_reg/L_00e36ba2_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.438    bseg_driver/decimal_renderer/i__carry_i_6__5_0[1]
    SLICE_X47Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.018 r  bseg_driver/decimal_renderer/L_00e36ba2_remainder0__0_carry/O[2]
                         net (fo=5, routed)           0.980    13.998    L_reg/L_00e36ba2_remainder0_1[2]
    SLICE_X48Y39         LUT6 (Prop_lut6_I1_O)        0.302    14.300 f  L_reg/i__carry_i_13__1/O
                         net (fo=12, routed)          1.625    15.925    L_reg/i__carry_i_13__1_n_0
    SLICE_X52Y37         LUT6 (Prop_lut6_I0_O)        0.124    16.049 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=6, routed)           1.173    17.222    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I0_O)        0.124    17.346 f  L_reg/i__carry_i_16__2/O
                         net (fo=2, routed)           0.674    18.020    L_reg/i__carry_i_16__2_n_0
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.152    18.172 f  L_reg/i__carry_i_10__1/O
                         net (fo=2, routed)           0.833    19.006    L_reg/i__carry_i_10__1_n_0
    SLICE_X51Y37         LUT4 (Prop_lut4_I3_O)        0.326    19.332 r  L_reg/i__carry_i_2__0/O
                         net (fo=2, routed)           0.997    20.329    L_reg/D_registers_q_reg[3][4]_1[1]
    SLICE_X50Y35         LUT5 (Prop_lut5_I0_O)        0.124    20.453 r  L_reg/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    20.453    bseg_driver/decimal_renderer/i__carry_i_10__2_0[2]
    SLICE_X50Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.833 r  bseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.833    bseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.148 f  bseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=6, routed)           1.015    22.162    bseg_driver/decimal_renderer/O[3]
    SLICE_X51Y34         LUT4 (Prop_lut4_I3_O)        0.335    22.497 f  bseg_driver/decimal_renderer/i__carry_i_22__0/O
                         net (fo=8, routed)           0.885    23.382    L_reg/bseg_OBUF[10]_inst_i_10_0
    SLICE_X53Y35         LUT6 (Prop_lut6_I1_O)        0.326    23.708 r  L_reg/i__carry_i_14__1/O
                         net (fo=5, routed)           1.268    24.976    L_reg/i__carry_i_14__1_n_0
    SLICE_X50Y34         LUT4 (Prop_lut4_I0_O)        0.124    25.100 f  L_reg/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.976    26.077    L_reg/bseg_OBUF[10]_inst_i_11_n_0
    SLICE_X48Y32         LUT4 (Prop_lut4_I3_O)        0.124    26.201 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.582    26.783    L_reg/i__carry_i_12__1_n_0
    SLICE_X49Y33         LUT2 (Prop_lut2_I1_O)        0.124    26.907 r  L_reg/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    26.907    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_8_0[0]
    SLICE_X49Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.439 r  bseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.439    bseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.553 r  bseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.553    bseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.866 r  bseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    28.728    bseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.306    29.034 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.433    29.468    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_39_n_0
    SLICE_X48Y35         LUT5 (Prop_lut5_I4_O)        0.124    29.592 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=3, routed)           0.816    30.407    L_reg/bseg_OBUF[10]_inst_i_9_0
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.124    30.531 r  L_reg/bseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.821    31.353    L_reg/bseg_OBUF[10]_inst_i_24_n_0
    SLICE_X48Y36         LUT3 (Prop_lut3_I0_O)        0.124    31.477 r  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=1, routed)           1.130    32.607    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I3_O)        0.124    32.731 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.068    33.799    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X47Y34         LUT4 (Prop_lut4_I1_O)        0.154    33.953 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.587    36.540    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.737    40.277 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.277    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.897ns  (logic 10.617ns (30.424%)  route 24.280ns (69.576%))
  Logic Levels:           29  (CARRY4=6 LUT2=2 LUT3=3 LUT4=7 LUT5=2 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X44Y57         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=17, routed)          2.741     8.335    L_reg/D_registers_q_reg[3][9]_0[2]
    SLICE_X46Y39         LUT3 (Prop_lut3_I1_O)        0.116     8.451 r  L_reg/bseg_OBUF[10]_inst_i_33/O
                         net (fo=2, routed)           0.808     9.259    L_reg/bseg_OBUF[10]_inst_i_33_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I5_O)        0.328     9.587 f  L_reg/L_00e36ba2_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.445    10.032    L_reg/L_00e36ba2_remainder0__0_carry_i_13__0_n_0
    SLICE_X45Y38         LUT2 (Prop_lut2_I1_O)        0.150    10.182 r  L_reg/L_00e36ba2_remainder0__0_carry_i_12__0/O
                         net (fo=6, routed)           0.897    11.078    L_reg/L_00e36ba2_remainder0__0_carry_i_12__0_n_0
    SLICE_X46Y37         LUT4 (Prop_lut4_I0_O)        0.350    11.428 r  L_reg/L_00e36ba2_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.681    12.110    L_reg/L_00e36ba2_remainder0__0_carry_i_9__0_n_0
    SLICE_X47Y37         LUT4 (Prop_lut4_I2_O)        0.328    12.438 r  L_reg/L_00e36ba2_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.438    bseg_driver/decimal_renderer/i__carry_i_6__5_0[1]
    SLICE_X47Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.018 r  bseg_driver/decimal_renderer/L_00e36ba2_remainder0__0_carry/O[2]
                         net (fo=5, routed)           0.980    13.998    L_reg/L_00e36ba2_remainder0_1[2]
    SLICE_X48Y39         LUT6 (Prop_lut6_I1_O)        0.302    14.300 f  L_reg/i__carry_i_13__1/O
                         net (fo=12, routed)          1.625    15.925    L_reg/i__carry_i_13__1_n_0
    SLICE_X52Y37         LUT6 (Prop_lut6_I0_O)        0.124    16.049 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=6, routed)           1.173    17.222    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I0_O)        0.124    17.346 f  L_reg/i__carry_i_16__2/O
                         net (fo=2, routed)           0.674    18.020    L_reg/i__carry_i_16__2_n_0
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.152    18.172 f  L_reg/i__carry_i_10__1/O
                         net (fo=2, routed)           0.833    19.006    L_reg/i__carry_i_10__1_n_0
    SLICE_X51Y37         LUT4 (Prop_lut4_I3_O)        0.326    19.332 r  L_reg/i__carry_i_2__0/O
                         net (fo=2, routed)           0.997    20.329    L_reg/D_registers_q_reg[3][4]_1[1]
    SLICE_X50Y35         LUT5 (Prop_lut5_I0_O)        0.124    20.453 r  L_reg/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    20.453    bseg_driver/decimal_renderer/i__carry_i_10__2_0[2]
    SLICE_X50Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.833 r  bseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.833    bseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.148 f  bseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=6, routed)           1.015    22.162    bseg_driver/decimal_renderer/O[3]
    SLICE_X51Y34         LUT4 (Prop_lut4_I3_O)        0.335    22.497 f  bseg_driver/decimal_renderer/i__carry_i_22__0/O
                         net (fo=8, routed)           0.885    23.382    L_reg/bseg_OBUF[10]_inst_i_10_0
    SLICE_X53Y35         LUT6 (Prop_lut6_I1_O)        0.326    23.708 r  L_reg/i__carry_i_14__1/O
                         net (fo=5, routed)           1.268    24.976    L_reg/i__carry_i_14__1_n_0
    SLICE_X50Y34         LUT4 (Prop_lut4_I0_O)        0.124    25.100 f  L_reg/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.976    26.077    L_reg/bseg_OBUF[10]_inst_i_11_n_0
    SLICE_X48Y32         LUT4 (Prop_lut4_I3_O)        0.124    26.201 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.582    26.783    L_reg/i__carry_i_12__1_n_0
    SLICE_X49Y33         LUT2 (Prop_lut2_I1_O)        0.124    26.907 r  L_reg/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    26.907    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_8_0[0]
    SLICE_X49Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.439 r  bseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.439    bseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.553 r  bseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.553    bseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.866 f  bseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    28.728    bseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.306    29.034 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.433    29.468    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_39_n_0
    SLICE_X48Y35         LUT5 (Prop_lut5_I4_O)        0.124    29.592 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=3, routed)           0.816    30.407    L_reg/bseg_OBUF[10]_inst_i_9_0
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.124    30.531 f  L_reg/bseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.821    31.353    L_reg/bseg_OBUF[10]_inst_i_24_n_0
    SLICE_X48Y36         LUT3 (Prop_lut3_I0_O)        0.124    31.477 f  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=1, routed)           1.130    32.607    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I3_O)        0.124    32.731 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.068    33.799    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X47Y34         LUT4 (Prop_lut4_I2_O)        0.124    33.923 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.568    36.491    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.544    40.035 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.035    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.879ns  (logic 10.807ns (30.985%)  route 24.072ns (69.015%))
  Logic Levels:           29  (CARRY4=6 LUT2=2 LUT3=3 LUT4=7 LUT5=2 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X44Y57         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=17, routed)          2.741     8.335    L_reg/D_registers_q_reg[3][9]_0[2]
    SLICE_X46Y39         LUT3 (Prop_lut3_I1_O)        0.116     8.451 r  L_reg/bseg_OBUF[10]_inst_i_33/O
                         net (fo=2, routed)           0.808     9.259    L_reg/bseg_OBUF[10]_inst_i_33_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I5_O)        0.328     9.587 f  L_reg/L_00e36ba2_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.445    10.032    L_reg/L_00e36ba2_remainder0__0_carry_i_13__0_n_0
    SLICE_X45Y38         LUT2 (Prop_lut2_I1_O)        0.150    10.182 r  L_reg/L_00e36ba2_remainder0__0_carry_i_12__0/O
                         net (fo=6, routed)           0.897    11.078    L_reg/L_00e36ba2_remainder0__0_carry_i_12__0_n_0
    SLICE_X46Y37         LUT4 (Prop_lut4_I0_O)        0.350    11.428 r  L_reg/L_00e36ba2_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.681    12.110    L_reg/L_00e36ba2_remainder0__0_carry_i_9__0_n_0
    SLICE_X47Y37         LUT4 (Prop_lut4_I2_O)        0.328    12.438 r  L_reg/L_00e36ba2_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.438    bseg_driver/decimal_renderer/i__carry_i_6__5_0[1]
    SLICE_X47Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.018 r  bseg_driver/decimal_renderer/L_00e36ba2_remainder0__0_carry/O[2]
                         net (fo=5, routed)           0.980    13.998    L_reg/L_00e36ba2_remainder0_1[2]
    SLICE_X48Y39         LUT6 (Prop_lut6_I1_O)        0.302    14.300 f  L_reg/i__carry_i_13__1/O
                         net (fo=12, routed)          1.625    15.925    L_reg/i__carry_i_13__1_n_0
    SLICE_X52Y37         LUT6 (Prop_lut6_I0_O)        0.124    16.049 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=6, routed)           1.173    17.222    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I0_O)        0.124    17.346 f  L_reg/i__carry_i_16__2/O
                         net (fo=2, routed)           0.674    18.020    L_reg/i__carry_i_16__2_n_0
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.152    18.172 f  L_reg/i__carry_i_10__1/O
                         net (fo=2, routed)           0.833    19.006    L_reg/i__carry_i_10__1_n_0
    SLICE_X51Y37         LUT4 (Prop_lut4_I3_O)        0.326    19.332 r  L_reg/i__carry_i_2__0/O
                         net (fo=2, routed)           0.997    20.329    L_reg/D_registers_q_reg[3][4]_1[1]
    SLICE_X50Y35         LUT5 (Prop_lut5_I0_O)        0.124    20.453 r  L_reg/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    20.453    bseg_driver/decimal_renderer/i__carry_i_10__2_0[2]
    SLICE_X50Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.833 r  bseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.833    bseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.148 f  bseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=6, routed)           1.015    22.162    bseg_driver/decimal_renderer/O[3]
    SLICE_X51Y34         LUT4 (Prop_lut4_I3_O)        0.335    22.497 f  bseg_driver/decimal_renderer/i__carry_i_22__0/O
                         net (fo=8, routed)           0.885    23.382    L_reg/bseg_OBUF[10]_inst_i_10_0
    SLICE_X53Y35         LUT6 (Prop_lut6_I1_O)        0.326    23.708 r  L_reg/i__carry_i_14__1/O
                         net (fo=5, routed)           1.268    24.976    L_reg/i__carry_i_14__1_n_0
    SLICE_X50Y34         LUT4 (Prop_lut4_I0_O)        0.124    25.100 f  L_reg/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.976    26.077    L_reg/bseg_OBUF[10]_inst_i_11_n_0
    SLICE_X48Y32         LUT4 (Prop_lut4_I3_O)        0.124    26.201 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.582    26.783    L_reg/i__carry_i_12__1_n_0
    SLICE_X49Y33         LUT2 (Prop_lut2_I1_O)        0.124    26.907 r  L_reg/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    26.907    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_8_0[0]
    SLICE_X49Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.439 r  bseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.439    bseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.553 r  bseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.553    bseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.866 r  bseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    28.728    bseg_driver/decimal_renderer/L_00e36ba2_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.306    29.034 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.433    29.468    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_39_n_0
    SLICE_X48Y35         LUT5 (Prop_lut5_I4_O)        0.124    29.592 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=3, routed)           0.816    30.407    L_reg/bseg_OBUF[10]_inst_i_9_0
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.124    30.531 r  L_reg/bseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.821    31.353    L_reg/bseg_OBUF[10]_inst_i_24_n_0
    SLICE_X48Y36         LUT3 (Prop_lut3_I0_O)        0.124    31.477 r  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=1, routed)           1.130    32.607    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I3_O)        0.124    32.731 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.663    33.394    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X47Y34         LUT4 (Prop_lut4_I3_O)        0.118    33.512 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.765    36.277    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.740    40.018 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.018    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     2.025    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.247 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.247    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.404ns (80.310%)  route 0.344ns (19.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.344     2.008    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.284 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.284    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.812ns  (logic 1.367ns (75.417%)  route 0.445ns (24.583%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.445     2.122    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.348 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.348    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.817ns  (logic 1.414ns (77.840%)  route 0.403ns (22.160%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.593     1.537    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDPE (Prop_fdpe_C_Q)         0.128     1.665 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.403     2.067    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.286     3.354 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.354    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     2.098    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.379 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.379    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.982ns  (logic 1.409ns (71.076%)  route 0.573ns (28.924%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X50Y57         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.573     2.244    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.489 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.489    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.015ns  (logic 1.406ns (69.775%)  route 0.609ns (30.225%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X50Y57         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.609     2.280    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.522 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.522    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 1.392ns (68.603%)  route 0.637ns (31.397%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X50Y57         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.637     2.308    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.535 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.535    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_853182376[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.012ns  (logic 1.466ns (72.841%)  route 0.546ns (27.159%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.592     1.536    forLoop_idx_0_853182376[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  forLoop_idx_0_853182376[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_853182376[0].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.125     1.801    forLoop_idx_0_853182376[0].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X62Y56         LUT4 (Prop_lut4_I3_O)        0.045     1.846 f  forLoop_idx_0_853182376[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.058     1.904    forLoop_idx_0_853182376[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_4_n_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I2_O)        0.045     1.949 r  forLoop_idx_0_853182376[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=13, routed)          0.364     2.313    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.548 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.548    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.461ns (71.420%)  route 0.585ns (28.580%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.594     1.538    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X62Y51         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  cond_butt_next_play/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.155     1.834    cond_butt_next_play/D_ctr_q_reg[9]
    SLICE_X63Y50         LUT4 (Prop_lut4_I0_O)        0.045     1.879 f  cond_butt_next_play/io_led_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.051     1.931    cond_butt_next_play/io_led_OBUF[6]_inst_i_4_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.976 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.378     2.353    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.583 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.583    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.096ns  (logic 1.628ns (39.745%)  route 2.468ns (60.255%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.061     3.564    reset_cond/butt_reset_IBUF
    SLICE_X62Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.688 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.407     4.096    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.096ns  (logic 1.628ns (39.745%)  route 2.468ns (60.255%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.061     3.564    reset_cond/butt_reset_IBUF
    SLICE_X62Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.688 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.407     4.096    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.096ns  (logic 1.628ns (39.745%)  route 2.468ns (60.255%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.061     3.564    reset_cond/butt_reset_IBUF
    SLICE_X62Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.688 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.407     4.096    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.096ns  (logic 1.628ns (39.745%)  route 2.468ns (60.255%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.061     3.564    reset_cond/butt_reset_IBUF
    SLICE_X62Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.688 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.407     4.096    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.096ns  (logic 1.628ns (39.745%)  route 2.468ns (60.255%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.061     3.564    reset_cond/butt_reset_IBUF
    SLICE_X62Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.688 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.407     4.096    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1381317175[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.834ns  (logic 1.625ns (42.373%)  route 2.210ns (57.627%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.210     3.710    forLoop_idx_0_1381317175[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.834 r  forLoop_idx_0_1381317175[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.834    forLoop_idx_0_1381317175[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X62Y62         FDRE                                         r  forLoop_idx_0_1381317175[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.505     4.909    forLoop_idx_0_1381317175[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y62         FDRE                                         r  forLoop_idx_0_1381317175[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1381317175[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.786ns  (logic 1.615ns (42.654%)  route 2.171ns (57.346%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.171     3.662    forLoop_idx_0_1381317175[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X50Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.786 r  forLoop_idx_0_1381317175[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.786    forLoop_idx_0_1381317175[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X50Y59         FDRE                                         r  forLoop_idx_0_1381317175[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.440     4.844    forLoop_idx_0_1381317175[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X50Y59         FDRE                                         r  forLoop_idx_0_1381317175[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1381317175[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.722ns  (logic 1.617ns (43.457%)  route 2.104ns (56.543%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.104     3.598    forLoop_idx_0_1381317175[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.722 r  forLoop_idx_0_1381317175[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.722    forLoop_idx_0_1381317175[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X56Y57         FDRE                                         r  forLoop_idx_0_1381317175[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.442     4.846    forLoop_idx_0_1381317175[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y57         FDRE                                         r  forLoop_idx_0_1381317175[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1381317175[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.704ns  (logic 1.619ns (43.698%)  route 2.086ns (56.302%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.086     3.580    forLoop_idx_0_1381317175[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.704 r  forLoop_idx_0_1381317175[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.704    forLoop_idx_0_1381317175[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X56Y57         FDRE                                         r  forLoop_idx_0_1381317175[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.442     4.846    forLoop_idx_0_1381317175[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y57         FDRE                                         r  forLoop_idx_0_1381317175[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.252ns  (logic 1.622ns (49.887%)  route 1.630ns (50.113%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.630     3.128    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X63Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.252 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.252    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X63Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.505     4.909    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X63Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_853182376[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.307ns (37.394%)  route 0.514ns (62.606%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.514     0.776    forLoop_idx_0_853182376[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y57         LUT1 (Prop_lut1_I0_O)        0.045     0.821 r  forLoop_idx_0_853182376[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.821    forLoop_idx_0_853182376[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X62Y57         FDRE                                         r  forLoop_idx_0_853182376[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.862     2.052    forLoop_idx_0_853182376[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  forLoop_idx_0_853182376[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_853182376[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.300ns (32.081%)  route 0.634ns (67.919%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.634     0.889    forLoop_idx_0_853182376[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y57         LUT1 (Prop_lut1_I0_O)        0.045     0.934 r  forLoop_idx_0_853182376[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.934    forLoop_idx_0_853182376[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X62Y57         FDRE                                         r  forLoop_idx_0_853182376[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.862     2.052    forLoop_idx_0_853182376[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  forLoop_idx_0_853182376[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.311ns (32.718%)  route 0.640ns (67.282%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.906    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X63Y62         LUT1 (Prop_lut1_I0_O)        0.045     0.951 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     0.951    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X63Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.859     2.049    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X63Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1381317175[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.182ns  (logic 0.313ns (26.512%)  route 0.869ns (73.488%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.869     1.137    forLoop_idx_0_1381317175[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.182 r  forLoop_idx_0_1381317175[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.182    forLoop_idx_0_1381317175[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X62Y62         FDRE                                         r  forLoop_idx_0_1381317175[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.859     2.049    forLoop_idx_0_1381317175[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y62         FDRE                                         r  forLoop_idx_0_1381317175[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1381317175[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.186ns  (logic 0.307ns (25.918%)  route 0.879ns (74.082%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.879     1.141    forLoop_idx_0_1381317175[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.186 r  forLoop_idx_0_1381317175[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.186    forLoop_idx_0_1381317175[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X56Y57         FDRE                                         r  forLoop_idx_0_1381317175[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.833     2.023    forLoop_idx_0_1381317175[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y57         FDRE                                         r  forLoop_idx_0_1381317175[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1381317175[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.206ns  (logic 0.306ns (25.391%)  route 0.899ns (74.609%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.899     1.161    forLoop_idx_0_1381317175[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.206 r  forLoop_idx_0_1381317175[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.206    forLoop_idx_0_1381317175[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X56Y57         FDRE                                         r  forLoop_idx_0_1381317175[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.833     2.023    forLoop_idx_0_1381317175[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y57         FDRE                                         r  forLoop_idx_0_1381317175[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1381317175[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.240ns  (logic 0.304ns (24.493%)  route 0.936ns (75.507%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.936     1.195    forLoop_idx_0_1381317175[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X50Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.240 r  forLoop_idx_0_1381317175[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.240    forLoop_idx_0_1381317175[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X50Y59         FDRE                                         r  forLoop_idx_0_1381317175[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.833     2.023    forLoop_idx_0_1381317175[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X50Y59         FDRE                                         r  forLoop_idx_0_1381317175[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.294ns  (logic 0.316ns (24.447%)  route 0.978ns (75.553%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.828     1.099    reset_cond/butt_reset_IBUF
    SLICE_X62Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.144 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.150     1.294    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.294ns  (logic 0.316ns (24.447%)  route 0.978ns (75.553%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.828     1.099    reset_cond/butt_reset_IBUF
    SLICE_X62Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.144 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.150     1.294    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.294ns  (logic 0.316ns (24.447%)  route 0.978ns (75.553%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.828     1.099    reset_cond/butt_reset_IBUF
    SLICE_X62Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.144 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.150     1.294    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





