Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: IO_SIM_DLX.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "IO_SIM_DLX.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "IO_SIM_DLX"
Output Format                      : NGC
Target Device                      : xc6slx25-2-ftg256

---- Source Options
Top Module Name                    : IO_SIM_DLX
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/ZERO.v" into library work
Parsing module <ZERO>.
Analyzing Verilog file "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/MUX16bit.v" into library work
Parsing module <MUX16bit>.
Analyzing Verilog file "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/ZERO_BUF_32.v" into library work
Parsing module <ZERO_BUF_32>.
Analyzing Verilog file "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/XOR32.v" into library work
Parsing module <XOR32>.
Analyzing Verilog file "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/REG32CE.v" into library work
Parsing module <REG32CE>.
Analyzing Verilog file "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/RE32RST.v" into library work
Parsing module <REG32RST>.
Analyzing Verilog file "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/RAM32x32.v" into library work
Parsing module <RAM32x32>.
Analyzing Verilog file "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/OR32.v" into library work
Parsing module <OR32>.
Analyzing Verilog file "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/MUX5bit.v" into library work
Parsing module <MUX5bit>.
Analyzing Verilog file "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/MUX3bit.v" into library work
Parsing module <MUX3bit>.
Analyzing Verilog file "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/MUX32bit.v" into library work
Parsing module <MUX32bit>.
Analyzing Verilog file "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/EDAC_encoder.v" into library work
Parsing module <EDAC_encoder>.
Analyzing Verilog file "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/EDAC_decoder.v" into library work
Parsing module <EDAC_decoder>.
Analyzing Verilog file "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/CRC_POLY.v" into library work
Parsing module <CRC_POLY>.
Analyzing Verilog file "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/CONST_011.v" into library work
Parsing module <CONST_011>.
Analyzing Verilog file "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/BUF5.v" into library work
Parsing module <BUF5>.
Analyzing Verilog file "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/AND32.v" into library work
Parsing module <AND32>.
Analyzing Verilog file "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/AEQZ.v" into library work
Parsing module <AEQZ>.
Analyzing Verilog file "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/SHIFT_ENV.v" into library work
Parsing module <SHIFT_ENV>.
Analyzing Verilog file "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/MUX4_32bit.v" into library work
Parsing module <MUX4_32bit>.
Analyzing Verilog file "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/MMU.v" into library work
Parsing module <MMU>.
Analyzing Verilog file "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/MAC.v" into library work
Parsing module <MAC>.
Analyzing Verilog file "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/IR_ENV.v" into library work
Parsing module <IR_ENV>.
Analyzing Verilog file "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/DLX_CTRL.v" into library work
Parsing module <DLX_CTRL>.
Analyzing Verilog file "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/REG_sram.v" into library work
Parsing module <REG_sram>.
Analyzing Verilog file "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/CONTROL.v" into library work
Parsing module <CONTROL>.
Analyzing Verilog file "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/IO_SIM.v" into library work
Parsing module <IO_SIM>.
Parsing VHDL file "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/Comparator.vhf" into library work
Parsing entity <Comparator>.
Parsing architecture <BEHAVIORAL> of entity <comparator>.
Parsing VHDL file "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/ADD_SUB_32b.vhf" into library work
Parsing entity <ADSU16_HXILINX_ADD_SUB_32b>.
Parsing architecture <ADSU16_HXILINX_ADD_SUB_32b_V> of entity <adsu16_hxilinx_add_sub_32b>.
Parsing entity <ADD_SUB_32b>.
Parsing architecture <BEHAVIORAL> of entity <add_sub_32b>.
Parsing VHDL file "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/GPR.vhf" into library work
Parsing entity <GPR>.
Parsing architecture <BEHAVIORAL> of entity <gpr>.
Parsing VHDL file "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/EDAC_SCHEM.vhf" into library work
Parsing entity <EDAC_SCHEM>.
Parsing architecture <BEHAVIORAL> of entity <edac_schem>.
Parsing VHDL file "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/ALU_ENV.vhf" into library work
Parsing entity <ADSU16_HXILINX_ALU_ENV>.
Parsing architecture <ADSU16_HXILINX_ALU_ENV_V> of entity <adsu16_hxilinx_alu_env>.
Parsing entity <ADD_SUB_32b_MUSER_ALU_ENV>.
Parsing architecture <BEHAVIORAL> of entity <add_sub_32b_muser_alu_env>.
Parsing entity <Comparator_MUSER_ALU_ENV>.
Parsing architecture <BEHAVIORAL> of entity <comparator_muser_alu_env>.
Parsing entity <ALU_ENV>.
Parsing architecture <BEHAVIORAL> of entity <alu_env>.
Parsing VHDL file "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/DATA_PATH.vhf" into library work
Parsing entity <ADSU16_HXILINX_DATA_PATH>.
Parsing architecture <ADSU16_HXILINX_DATA_PATH_V> of entity <adsu16_hxilinx_data_path>.
Parsing entity <EDAC_SCHEM_MUSER_DATA_PATH>.
Parsing architecture <BEHAVIORAL> of entity <edac_schem_muser_data_path>.
Parsing entity <ADD_SUB_32b_MUSER_DATA_PATH>.
Parsing architecture <BEHAVIORAL> of entity <add_sub_32b_muser_data_path>.
Parsing entity <Comparator_MUSER_DATA_PATH>.
Parsing architecture <BEHAVIORAL> of entity <comparator_muser_data_path>.
Parsing entity <ALU_ENV_MUSER_DATA_PATH>.
Parsing architecture <BEHAVIORAL> of entity <alu_env_muser_data_path>.
Parsing entity <GPR_MUSER_DATA_PATH>.
Parsing architecture <BEHAVIORAL> of entity <gpr_muser_data_path>.
Parsing entity <DATA_PATH>.
Parsing architecture <BEHAVIORAL> of entity <data_path>.
Parsing VHDL file "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/DLX.vhf" into library work
Parsing entity <ADSU16_HXILINX_DLX>.
Parsing architecture <ADSU16_HXILINX_DLX_V> of entity <adsu16_hxilinx_dlx>.
Parsing entity <EDAC_SCHEM_MUSER_DLX>.
Parsing architecture <BEHAVIORAL> of entity <edac_schem_muser_dlx>.
Parsing entity <ADD_SUB_32b_MUSER_DLX>.
Parsing architecture <BEHAVIORAL> of entity <add_sub_32b_muser_dlx>.
Parsing entity <Comparator_MUSER_DLX>.
Parsing architecture <BEHAVIORAL> of entity <comparator_muser_dlx>.
Parsing entity <ALU_ENV_MUSER_DLX>.
Parsing architecture <BEHAVIORAL> of entity <alu_env_muser_dlx>.
Parsing entity <GPR_MUSER_DLX>.
Parsing architecture <BEHAVIORAL> of entity <gpr_muser_dlx>.
Parsing entity <DATA_PATH_MUSER_DLX>.
Parsing architecture <BEHAVIORAL> of entity <data_path_muser_dlx>.
Parsing entity <DLX>.
Parsing architecture <BEHAVIORAL> of entity <dlx>.
Parsing VHDL file "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/IO_SIM_DLX.vhf" into library work
Parsing entity <ADSU16_HXILINX_IO_SIM_DLX>.
Parsing architecture <ADSU16_HXILINX_IO_SIM_DLX_V> of entity <adsu16_hxilinx_io_sim_dlx>.
Parsing entity <EDAC_SCHEM_MUSER_IO_SIM_DLX>.
Parsing architecture <BEHAVIORAL> of entity <edac_schem_muser_io_sim_dlx>.
Parsing entity <ADD_SUB_32b_MUSER_IO_SIM_DLX>.
Parsing architecture <BEHAVIORAL> of entity <add_sub_32b_muser_io_sim_dlx>.
Parsing entity <Comparator_MUSER_IO_SIM_DLX>.
Parsing architecture <BEHAVIORAL> of entity <comparator_muser_io_sim_dlx>.
Parsing entity <ALU_ENV_MUSER_IO_SIM_DLX>.
Parsing architecture <BEHAVIORAL> of entity <alu_env_muser_io_sim_dlx>.
Parsing entity <GPR_MUSER_IO_SIM_DLX>.
Parsing architecture <BEHAVIORAL> of entity <gpr_muser_io_sim_dlx>.
Parsing entity <DATA_PATH_MUSER_IO_SIM_DLX>.
Parsing architecture <BEHAVIORAL> of entity <data_path_muser_io_sim_dlx>.
Parsing entity <DLX_MUSER_IO_SIM_DLX>.
Parsing architecture <BEHAVIORAL> of entity <dlx_muser_io_sim_dlx>.
Parsing entity <IO_SIM_DLX>.
Parsing architecture <BEHAVIORAL> of entity <io_sim_dlx>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <IO_SIM_DLX> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <DLX_MUSER_IO_SIM_DLX> (architecture <BEHAVIORAL>) from library <work>.
Going to verilog side to elaborate module CONTROL

Elaborating module <CONTROL>.

Elaborating module <DLX_CTRL>.
WARNING:HDLCompiler:413 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/DLX_CTRL.v" Line 311: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/DLX_CTRL.v" Line 313: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/DLX_CTRL.v" Line 315: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/DLX_CTRL.v" Line 317: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/DLX_CTRL.v" Line 319: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/DLX_CTRL.v" Line 321: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/DLX_CTRL.v" Line 323: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/DLX_CTRL.v" Line 325: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/DLX_CTRL.v" Line 327: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/DLX_CTRL.v" Line 329: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/DLX_CTRL.v" Line 331: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/DLX_CTRL.v" Line 333: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/DLX_CTRL.v" Line 335: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/DLX_CTRL.v" Line 337: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/DLX_CTRL.v" Line 339: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/DLX_CTRL.v" Line 341: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/DLX_CTRL.v" Line 343: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/DLX_CTRL.v" Line 345: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/DLX_CTRL.v" Line 347: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/DLX_CTRL.v" Line 349: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/DLX_CTRL.v" Line 351: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/DLX_CTRL.v" Line 353: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/DLX_CTRL.v" Line 355: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/DLX_CTRL.v" Line 357: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/DLX_CTRL.v" Line 359: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/DLX_CTRL.v" Line 361: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/DLX_CTRL.v" Line 363: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/DLX_CTRL.v" Line 365: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <MAC>.
WARNING:HDLCompiler:413 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/MAC.v" Line 76: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/MAC.v" Line 78: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/MAC.v" Line 80: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/MAC.v" Line 82: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <FDR>.

Elaborating module <AND2>.
WARNING:HDLCompiler:413 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/CONTROL.v" Line 146: Result of 32-bit expression is truncated to fit in 1-bit target.
Back to vhdl to continue elaboration

Elaborating entity <DATA_PATH_MUSER_IO_SIM_DLX> (architecture <BEHAVIORAL>) from library <work>.
Going to verilog side to elaborate module IR_ENV

Elaborating module <IR_ENV>.

Elaborating module <REG32CE>.
Back to vhdl to continue elaboration

Elaborating entity <GPR_MUSER_IO_SIM_DLX> (architecture <BEHAVIORAL>) from library <work>.
Going to verilog side to elaborate module RAM32x32

Elaborating module <RAM32x32>.
Reading initialization file \"sram_zero.data\".
Back to vhdl to continue elaboration
Going to verilog side to elaborate module RAM32x32
Back to vhdl to continue elaboration
Going to verilog side to elaborate module RAM32x32
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX5bit

Elaborating module <MUX5bit>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX5bit
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX5bit
Back to vhdl to continue elaboration
Going to verilog side to elaborate module AEQZ

Elaborating module <AEQZ>.
WARNING:HDLCompiler:413 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/AEQZ.v" Line 27: Result of 32-bit expression is truncated to fit in 1-bit target.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX4_32bit

Elaborating module <MUX4_32bit>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module SHIFT_ENV

Elaborating module <SHIFT_ENV>.
Back to vhdl to continue elaboration

Elaborating entity <ALU_ENV_MUSER_IO_SIM_DLX> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <ADD_SUB_32b_MUSER_IO_SIM_DLX> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <ADSU16_HXILINX_IO_SIM_DLX> (architecture <ADSU16_HXILINX_IO_SIM_DLX_V>) from library <work>.
Going to verilog side to elaborate module MUX16bit

Elaborating module <MUX16bit>.
Back to vhdl to continue elaboration

Elaborating entity <Comparator_MUSER_IO_SIM_DLX> (architecture <BEHAVIORAL>) from library <work>.
Going to verilog side to elaborate module ZERO

Elaborating module <ZERO>.
WARNING:HDLCompiler:413 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/ZERO.v" Line 26: Result of 32-bit expression is truncated to fit in 1-bit target.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX32bit

Elaborating module <MUX32bit>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX32bit
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX32bit
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX32bit
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX3bit

Elaborating module <MUX3bit>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module OR32

Elaborating module <OR32>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module XOR32

Elaborating module <XOR32>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module AND32

Elaborating module <AND32>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module CONST_011

Elaborating module <CONST_011>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module ZERO_BUF_32

Elaborating module <ZERO_BUF_32>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MMU

Elaborating module <MMU>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module REG32RST

Elaborating module <REG32RST>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module REG32CE
Back to vhdl to continue elaboration
Going to verilog side to elaborate module REG32CE
Back to vhdl to continue elaboration
Going to verilog side to elaborate module REG32CE
Back to vhdl to continue elaboration
Going to verilog side to elaborate module REG32CE
Back to vhdl to continue elaboration
Going to verilog side to elaborate module REG32CE
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX32bit
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX4_32bit
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX32bit
Back to vhdl to continue elaboration
Going to verilog side to elaborate module ZERO_BUF_32
Back to vhdl to continue elaboration
Going to verilog side to elaborate module ZERO_BUF_32
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX32bit
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX32bit
Back to vhdl to continue elaboration

Elaborating entity <EDAC_SCHEM_MUSER_IO_SIM_DLX> (architecture <BEHAVIORAL>) from library <work>.
Going to verilog side to elaborate module EDAC_encoder

Elaborating module <EDAC_encoder>.
"/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/EDAC_encoder.v" Line 74. $display Iter 0, After XOR : temp_crc = 0
"/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/EDAC_encoder.v" Line 74. $display Iter 1, After XOR : temp_crc = 0
"/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/EDAC_encoder.v" Line 74. $display Iter 2, After XOR : temp_crc = 0
"/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/EDAC_encoder.v" Line 74. $display Iter 3, After XOR : temp_crc = 0
"/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/EDAC_encoder.v" Line 74. $display Iter 4, After XOR : temp_crc = 0
"/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/EDAC_encoder.v" Line 74. $display Iter 5, After XOR : temp_crc = 0
"/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/EDAC_encoder.v" Line 74. $display Iter 6, After XOR : temp_crc = 0
"/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/EDAC_encoder.v" Line 74. $display Iter 7, After XOR : temp_crc = 0
WARNING:HDLCompiler:413 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/EDAC_encoder.v" Line 79: Result of 16-bit expression is truncated to fit in 8-bit target.
"/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/EDAC_encoder.v" Line 96. $display Final temp = 0, result reg_out = 0
Back to vhdl to continue elaboration
Going to verilog side to elaborate module RAM32x32
Back to vhdl to continue elaboration
Going to verilog side to elaborate module REG32RST
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX32bit
Back to vhdl to continue elaboration
Going to verilog side to elaborate module CRC_POLY

Elaborating module <CRC_POLY>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module BUF5

Elaborating module <BUF5>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module EDAC_decoder

Elaborating module <EDAC_decoder(fix_max=11,error_message=-1)>.
WARNING:HDLCompiler:413 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/EDAC_decoder.v" Line 122: Result of 32-bit expression is truncated to fit in 4-bit target.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX32bit
Back to vhdl to continue elaboration
Going to verilog side to elaborate module REG32RST
Back to vhdl to continue elaboration
Going to verilog side to elaborate module IO_SIM

Elaborating module <IO_SIM(ADDR_WIDTH=10)>.

Elaborating module <REG_sram(ADDR_WIDTH=10)>.
Reading initialization file \"TEST_CODE.data\".
WARNING:HDLCompiler:1670 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/REG_sram.v" Line 33: Signal <memory_array> in initial block is partially initialized.
Back to vhdl to continue elaboration
WARNING:HDLCompiler:634 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/IO_SIM_DLX.vhf" Line 1409: Net <RS1[4]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IO_SIM_DLX>.
    Related source file is "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/IO_SIM_DLX.vhf".
INFO:Xst:3210 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/IO_SIM_DLX.vhf" line 1450: Output port <DO_D> of the instance <XLXI_1> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <RS1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <IO_SIM_DLX> synthesized.

Synthesizing Unit <DLX_MUSER_IO_SIM_DLX>.
    Related source file is "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/IO_SIM_DLX.vhf".
INFO:Xst:3210 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/IO_SIM_DLX.vhf" line 1298: Output port <busy> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/IO_SIM_DLX.vhf" line 1298: Output port <bt> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/IO_SIM_DLX.vhf" line 1339: Output port <IMM> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/IO_SIM_DLX.vhf" line 1339: Output port <RS1> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/IO_SIM_DLX.vhf" line 1339: Output port <RS2> of the instance <XLXI_3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <DLX_MUSER_IO_SIM_DLX> synthesized.

Synthesizing Unit <CONTROL>.
    Related source file is "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/CONTROL.v".
    Summary:
Unit <CONTROL> synthesized.

Synthesizing Unit <DLX_CTRL>.
    Related source file is "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/DLX_CTRL.v".
        INIT = 6'b000001
        FETCH = 6'b000010
        DECODE = 6'b000011
        ALU = 6'b000100
        ALUI = 6'b000101
        SHIFT_ST = 6'b000110
        WBR = 6'b000111
        TESTI = 6'b001000
        WBI = 6'b001001
        ADD_COMP = 6'b001010
        COPYEDAC2C = 6'b001011
        COPYGPR2MDR = 6'b001100
        STORE = 6'b001110
        LOAD = 6'b001111
        BRANCH = 6'b010000
        BTAKEN = 6'b010001
        SAVEPC = 6'b011101
        JR = 6'b010110
        JALR = 6'b010111
        LW = 6'b100011
        SW = 6'b101011
        EDAC_ENCODE = 6'b011110
        COPYEDAC2MDR = 6'b111110
        EDAC_DECODE = 6'b011111
        BEQZ = 6'b000100
        BNEZ = 6'b000101
        SPECIAL_NOP = 6'b110000
        HALT = 6'b111111
WARNING:Xst:647 - Input <IR_5_0<4:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <next_state>.
    Found finite state machine <FSM_0> for signal <next_state>.
    -----------------------------------------------------------------------
    | States             | 23                                             |
    | Transitions        | 50                                             |
    | Inputs             | 15                                             |
    | Outputs            | 35                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000001                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <DLX_CTRL> synthesized.

Synthesizing Unit <MAC>.
    Related source file is "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/MAC.v".
        wait_4_req = 2'b00
        wait_4_ack = 2'b01
        next = 2'b10
WARNING:Xst:647 - Input <MR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <next_state>.
    Found finite state machine <FSM_1> for signal <next_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <MAC> synthesized.

Synthesizing Unit <DATA_PATH_MUSER_IO_SIM_DLX>.
    Related source file is "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/IO_SIM_DLX.vhf".
WARNING:Xst:647 - Input <ITYPE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/IO_SIM_DLX.vhf" line 1009: Output port <IR_OUT> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/IO_SIM_DLX.vhf" line 1009: Output port <SEXT> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/IO_SIM_DLX.vhf" line 1050: Output port <NEG> of the instance <XLXI_6> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <DATA_PATH_MUSER_IO_SIM_DLX> synthesized.

Synthesizing Unit <IR_ENV>.
    Related source file is "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/IR_ENV.v".
    Summary:
	inferred   5 Multiplexer(s).
Unit <IR_ENV> synthesized.

Synthesizing Unit <REG32CE>.
    Related source file is "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/REG32CE.v".
    Found 32-bit register for signal <REG>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <REG32CE> synthesized.

Synthesizing Unit <GPR_MUSER_IO_SIM_DLX>.
    Related source file is "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/IO_SIM_DLX.vhf".
    Summary:
	no macro.
Unit <GPR_MUSER_IO_SIM_DLX> synthesized.

Synthesizing Unit <RAM32x32>.
    Related source file is "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/RAM32x32.v".
    Found 32x32-bit single-port RAM <Mram_memory_array> for signal <memory_array>.
    Summary:
	inferred   1 RAM(s).
Unit <RAM32x32> synthesized.

Synthesizing Unit <MUX5bit>.
    Related source file is "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/MUX5bit.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX5bit> synthesized.

Synthesizing Unit <AEQZ>.
    Related source file is "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/AEQZ.v".
    Summary:
	no macro.
Unit <AEQZ> synthesized.

Synthesizing Unit <MUX4_32bit>.
    Related source file is "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/MUX4_32bit.v".
    Summary:
	inferred   3 Multiplexer(s).
Unit <MUX4_32bit> synthesized.

Synthesizing Unit <SHIFT_ENV>.
    Related source file is "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/SHIFT_ENV.v".
    Summary:
	inferred   2 Multiplexer(s).
Unit <SHIFT_ENV> synthesized.

Synthesizing Unit <ALU_ENV_MUSER_IO_SIM_DLX>.
    Related source file is "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/IO_SIM_DLX.vhf".
INFO:Xst:3210 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/IO_SIM_DLX.vhf" line 616: Output port <OVF> of the instance <XLXI_3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ALU_ENV_MUSER_IO_SIM_DLX> synthesized.

Synthesizing Unit <ADD_SUB_32b_MUSER_IO_SIM_DLX>.
    Related source file is "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/IO_SIM_DLX.vhf".
    Set property "HU_SET = XLXI_1_9" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_5_10" for instance <XLXI_5>.
    Set property "HU_SET = XLXI_6_11" for instance <XLXI_6>.
INFO:Xst:3210 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/IO_SIM_DLX.vhf" line 375: Output port <OFL> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/IO_SIM_DLX.vhf" line 390: Output port <CO> of the instance <XLXI_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/IO_SIM_DLX.vhf" line 399: Output port <CO> of the instance <XLXI_6> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ADD_SUB_32b_MUSER_IO_SIM_DLX> synthesized.

Synthesizing Unit <ADSU16_HXILINX_IO_SIM_DLX>.
    Related source file is "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/IO_SIM_DLX.vhf".
    Found 17-bit subtractor for signal <GND_26_o_GND_26_o_sub_3_OUT> created at line 50.
    Found 17-bit adder for signal <n0040> created at line 48.
    Found 17-bit adder for signal <BUS_0001_GND_26_o_add_1_OUT> created at line 48.
    Found 17-bit subtractor for signal <GND_26_o_GND_26_o_sub_4_OUT<16:0>> created at line 50.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
Unit <ADSU16_HXILINX_IO_SIM_DLX> synthesized.

Synthesizing Unit <MUX16bit>.
    Related source file is "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/MUX16bit.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX16bit> synthesized.

Synthesizing Unit <Comparator_MUSER_IO_SIM_DLX>.
    Related source file is "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/IO_SIM_DLX.vhf".
    Summary:
	no macro.
Unit <Comparator_MUSER_IO_SIM_DLX> synthesized.

Synthesizing Unit <ZERO>.
    Related source file is "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/ZERO.v".
    Summary:
	no macro.
Unit <ZERO> synthesized.

Synthesizing Unit <MUX32bit>.
    Related source file is "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/MUX32bit.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX32bit> synthesized.

Synthesizing Unit <MUX3bit>.
    Related source file is "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/MUX3bit.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX3bit> synthesized.

Synthesizing Unit <OR32>.
    Related source file is "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/OR32.v".
    Summary:
	no macro.
Unit <OR32> synthesized.

Synthesizing Unit <XOR32>.
    Related source file is "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/XOR32.v".
    Summary:
Unit <XOR32> synthesized.

Synthesizing Unit <AND32>.
    Related source file is "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/AND32.v".
    Summary:
	no macro.
Unit <AND32> synthesized.

Synthesizing Unit <CONST_011>.
    Related source file is "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/CONST_011.v".
    Summary:
	no macro.
Unit <CONST_011> synthesized.

Synthesizing Unit <ZERO_BUF_32>.
    Related source file is "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/ZERO_BUF_32.v".
    Summary:
	no macro.
Unit <ZERO_BUF_32> synthesized.

Synthesizing Unit <MMU>.
    Related source file is "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/MMU.v".
WARNING:Xst:647 - Input <AO<31:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <MMU> synthesized.

Synthesizing Unit <REG32RST>.
    Related source file is "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/RE32RST.v".
    Found 32-bit register for signal <REG>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <REG32RST> synthesized.

Synthesizing Unit <EDAC_SCHEM_MUSER_IO_SIM_DLX>.
    Related source file is "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/IO_SIM_DLX.vhf".
    Summary:
	no macro.
Unit <EDAC_SCHEM_MUSER_IO_SIM_DLX> synthesized.

Synthesizing Unit <EDAC_encoder>.
    Related source file is "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/EDAC_encoder.v".
WARNING:Xst:647 - Input <Din<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <reg_out>.
    Found 1-bit comparator equal for signal <LUT_IN[2]_Din[0]_equal_2_o> created at line 56
    Found 1-bit comparator equal for signal <LUT_IN[4]_Din[1]_equal_3_o> created at line 56
    Found 1-bit comparator equal for signal <LUT_IN[5]_Din[2]_equal_4_o> created at line 56
    Found 1-bit comparator equal for signal <LUT_IN[6]_Din[3]_equal_5_o> created at line 56
    Found 1-bit comparator equal for signal <LUT_IN[8]_Din[4]_equal_6_o> created at line 56
    Found 1-bit comparator equal for signal <LUT_IN[9]_Din[5]_equal_7_o> created at line 56
    Found 1-bit comparator equal for signal <LUT_IN[10]_Din[6]_equal_8_o> created at line 56
    Found 1-bit comparator equal for signal <LUT_IN[11]_Din[7]_equal_9_o> created at line 56
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <EDAC_encoder> synthesized.

Synthesizing Unit <CRC_POLY>.
    Related source file is "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/CRC_POLY.v".
    Summary:
	no macro.
Unit <CRC_POLY> synthesized.

Synthesizing Unit <BUF5>.
    Related source file is "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/BUF5.v".
    Summary:
	no macro.
Unit <BUF5> synthesized.

Synthesizing Unit <EDAC_decoder>.
    Related source file is "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/EDAC_decoder.v".
        fix_max = 11
        error_message = -1
    Found 4-bit subtractor for signal <GND_43_o_GND_43_o_sub_3_OUT<3:0>> created at line 122.
    Found 1-bit 13-to-1 multiplexer for signal <GND_43_o_GND_43_o_Mux_23_o> created at line 135.
WARNING:Xst:737 - Found 1-bit latch for signal <valid_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator equal for signal <Din[31]_LUT_IN[31]_equal_1_o> created at line 102
    Found 4-bit comparator greater for signal <GND_43_o_PWR_45_o_LessThan_23_o> created at line 134
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Latch(s).
	inferred   2 Comparator(s).
	inferred  31 Multiplexer(s).
Unit <EDAC_decoder> synthesized.

Synthesizing Unit <IO_SIM>.
    Related source file is "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/IO_SIM.v".
        ADDR_WIDTH = 10
WARNING:Xst:647 - Input <MAO<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <on_write>.
    Found 4-bit register for signal <s_reg>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <IO_SIM> synthesized.

Synthesizing Unit <REG_sram>.
    Related source file is "/home/ise/Xilinx_data/IO_SIMUL_VER_TRY3/REG_sram.v".
        ADDR_WIDTH = 10
    Found 1024x32-bit single-port RAM <Mram_memory_array> for signal <memory_array>.
    Summary:
	inferred   1 RAM(s).
Unit <REG_sram> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 1024x32-bit single-port RAM                           : 1
 32x32-bit single-port RAM                             : 4
# Adders/Subtractors                                   : 7
 17-bit addsub                                         : 6
 4-bit subtractor                                      : 1
# Registers                                            : 12
 1-bit register                                        : 1
 32-bit register                                       : 10
 4-bit register                                        : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 10
 1-bit comparator equal                                : 8
 32-bit comparator equal                               : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 82
 1-bit 13-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 18
 16-bit 2-to-1 multiplexer                             : 18
 17-bit 2-to-1 multiplexer                             : 6
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 30
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 5
 6-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2
# Xors                                                 : 26
 1-bit xor2                                            : 1
 1-bit xor4                                            : 2
 1-bit xor5                                            : 4
 1-bit xor6                                            : 2
 16-bit xor2                                           : 16
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <XLXI_15> is unconnected in block <XLXI_2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_5> is unconnected in block <XLXI_2>.
   It will be removed from the design.

Synthesizing (advanced) Unit <REG_sram>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_memory_array> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     clkA           | connected to signal <i_clk>         | rise     |
    |     weA            | connected to signal <i_write>       | high     |
    |     addrA          | connected to signal <i_addr>        |          |
    |     diA            | connected to signal <i_data>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <REG_sram> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 1024x32-bit single-port distributed RAM               : 1
 32x32-bit single-port distributed RAM                 : 4
# Adders/Subtractors                                   : 7
 17-bit addsub                                         : 6
 4-bit subtractor                                      : 1
# Registers                                            : 327
 Flip-Flops                                            : 327
# Comparators                                          : 10
 1-bit comparator equal                                : 8
 32-bit comparator equal                               : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 144
 1-bit 13-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 82
 16-bit 2-to-1 multiplexer                             : 18
 17-bit 2-to-1 multiplexer                             : 6
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 28
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 5
 6-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2
# Xors                                                 : 26
 1-bit xor2                                            : 1
 1-bit xor4                                            : 2
 1-bit xor5                                            : 4
 1-bit xor6                                            : 2
 16-bit xor2                                           : 16
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <next_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_1/XLXI_1/ctrl/FSM_0> on signal <next_state[1:23]> with one-hot encoding.
-----------------------------------
 State  | Encoding
-----------------------------------
 000001 | 00000000000000000000001
 000010 | 00000000000000000000010
 000011 | 00000000000000000000100
 001000 | 00000000000000000001000
 010110 | 00000000000000000010000
 011101 | 00000000000000000100000
 000110 | 00000000000000001000000
 000100 | 00000000000000010000000
 000101 | 00000000000000100000000
 010000 | 00000000000001000000000
 010001 | 00000000000010000000000
 010111 | 00000000000100000000000
 001111 | 00000000001000000000000
 001110 | 00000000010000000000000
 011111 | 00000000100000000000000
 001011 | 00000001000000000000000
 001100 | 00000010000000000000000
 011110 | 00000100000000000000000
 111110 | 00001000000000000000000
 001010 | 00010000000000000000000
 111111 | 00100000000000000000000
 000111 | 01000000000000000000000
 001001 | 10000000000000000000000
-----------------------------------
WARNING:Xst:2677 - Node <XLXI_23/REG_24> of sequential type is unconnected in block <DATA_PATH_MUSER_IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_23/REG_25> of sequential type is unconnected in block <DATA_PATH_MUSER_IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_23/REG_26> of sequential type is unconnected in block <DATA_PATH_MUSER_IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_23/REG_27> of sequential type is unconnected in block <DATA_PATH_MUSER_IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_23/REG_28> of sequential type is unconnected in block <DATA_PATH_MUSER_IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_23/REG_29> of sequential type is unconnected in block <DATA_PATH_MUSER_IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_23/REG_30> of sequential type is unconnected in block <DATA_PATH_MUSER_IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_23/REG_31> of sequential type is unconnected in block <DATA_PATH_MUSER_IO_SIM_DLX>.

Optimizing unit <REG32RST> ...

Optimizing unit <IO_SIM_DLX> ...

Optimizing unit <IO_SIM> ...

Optimizing unit <DATA_PATH_MUSER_IO_SIM_DLX> ...

Optimizing unit <ALU_ENV_MUSER_IO_SIM_DLX> ...

Optimizing unit <ADD_SUB_32b_MUSER_IO_SIM_DLX> ...

Optimizing unit <ADSU16_HXILINX_IO_SIM_DLX> ...

Optimizing unit <IR_ENV> ...

Optimizing unit <EDAC_SCHEM_MUSER_IO_SIM_DLX> ...

Optimizing unit <EDAC_encoder> ...

Optimizing unit <EDAC_decoder> ...

Optimizing unit <DLX_CTRL> ...
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_2/XLXI_5/Mram_memory_array31> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_2/XLXI_5/Mram_memory_array30> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_2/XLXI_5/Mram_memory_array32> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_2/XLXI_5/Mram_memory_array29> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_2/XLXI_5/Mram_memory_array28> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_2/XLXI_5/Mram_memory_array26> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_2/XLXI_5/Mram_memory_array25> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_2/XLXI_5/Mram_memory_array27> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_2/XLXI_5/Mram_memory_array23> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_2/XLXI_5/Mram_memory_array22> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_2/XLXI_5/Mram_memory_array24> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_2/XLXI_5/Mram_memory_array20> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_2/XLXI_5/Mram_memory_array19> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_2/XLXI_5/Mram_memory_array21> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_2/XLXI_5/Mram_memory_array17> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_2/XLXI_5/Mram_memory_array16> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_2/XLXI_5/Mram_memory_array18> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_2/XLXI_5/Mram_memory_array14> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_2/XLXI_5/Mram_memory_array13> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_2/XLXI_5/Mram_memory_array15> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_2/XLXI_5/Mram_memory_array11> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_2/XLXI_5/Mram_memory_array10> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_2/XLXI_5/Mram_memory_array12> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_2/XLXI_5/Mram_memory_array8> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_2/XLXI_5/Mram_memory_array7> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_2/XLXI_5/Mram_memory_array9> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_2/XLXI_5/Mram_memory_array6> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_2/XLXI_5/Mram_memory_array5> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_2/XLXI_5/Mram_memory_array3> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_2/XLXI_5/Mram_memory_array2> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_2/XLXI_5/Mram_memory_array4> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_2/XLXI_5/Mram_memory_array1> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_23/REG_23> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_23/REG_22> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_23/REG_21> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_23/REG_20> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_23/REG_19> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_23/REG_18> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_23/REG_17> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_23/REG_16> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_23/REG_15> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_23/REG_14> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_23/REG_13> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_23/REG_12> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_23/REG_11> of sequential type is unconnected in block <IO_SIM_DLX>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_3/XLXI_23/REG_10> of sequential type is unconnected in block <IO_SIM_DLX>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IO_SIM_DLX, actual ratio is 7.
FlipFlop XLXI_1/XLXI_1/ctrl/next_state_FSM_FFd10 has been replicated 1 time(s)
FlipFlop XLXI_1/XLXI_1/ctrl/next_state_FSM_FFd11 has been replicated 1 time(s)
FlipFlop XLXI_1/XLXI_1/ctrl/next_state_FSM_FFd21 has been replicated 1 time(s)
FlipFlop XLXI_1/XLXI_3/XLXI_1/reg_1/REG_27 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 334
 Flip-Flops                                            : 334

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : IO_SIM_DLX.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 897
#      AND2                        : 6
#      AND2B1                      : 2
#      BUF                         : 5
#      GND                         : 1
#      INV                         : 8
#      LUT2                        : 23
#      LUT3                        : 121
#      LUT4                        : 113
#      LUT5                        : 67
#      LUT6                        : 328
#      MUXCY                       : 104
#      MUXF7                       : 14
#      OR2                         : 3
#      OR2B1                       : 1
#      OR5                         : 1
#      VCC                         : 1
#      XOR2                        : 1
#      XORCY                       : 98
# FlipFlops/Latches                : 335
#      FD                          : 37
#      FDCE                        : 1
#      FDE                         : 171
#      FDR                         : 28
#      FDRE                        : 96
#      FDS                         : 1
#      LD                          : 1
# RAMS                             : 224
#      RAM256X1S                   : 128
#      RAM32X1S                    : 96
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 55
#      IBUF                        : 2
#      OBUF                        : 53

Device utilization summary:
---------------------------

Selected Device : 6slx25ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:             335  out of  30064     1%  
 Number of Slice LUTs:                 1268  out of  15032     8%  
    Number used as Logic:               660  out of  15032     4%  
    Number used as Memory:              608  out of   3664    16%  
       Number used as RAM:              608

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1300
   Number with an unused Flip Flop:     965  out of   1300    74%  
   Number with an unused LUT:            32  out of   1300     2%  
   Number of fully used LUT-FF pairs:   303  out of   1300    23%  
   Number of unique control sets:        18

IO Utilization: 
 Number of IOs:                          56
 Number of bonded IOBs:                  56  out of    186    30%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------+--------------------------------------------------+-------+
Clock Signal                                                     | Clock buffer(FF name)                            | Load  |
-----------------------------------------------------------------+--------------------------------------------------+-------+
CLK_IN                                                           | BUFGP                                            | 526   |
XLXI_1/XLXI_3/XLXI_117/XLXN_193(XLXI_1/XLXI_3/XLXI_117/XLXI_40:O)| BUFG(*)(XLXI_1/XLXI_3/XLXI_117/XLXI_1/reg_out_31)| 32    |
XLXI_1/XLXI_3/XLXI_117/XLXN_192(XLXI_1/XLXI_3/XLXI_117/XLXI_41:O)| NONE(*)(XLXI_1/XLXI_3/XLXI_117/XLXI_52/valid_1)  | 1     |
-----------------------------------------------------------------+--------------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 21.367ns (Maximum Frequency: 46.801MHz)
   Minimum input arrival time before clock: 6.416ns
   Maximum output required time after clock: 8.375ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_IN'
  Clock period: 21.367ns (frequency: 46.801MHz)
  Total number of paths / destination ports: 7847312 / 2529
-------------------------------------------------------------------------
Delay:               21.367ns (Levels of Logic = 33)
  Source:            XLXI_1/XLXI_1/ctrl/next_state_FSM_FFd12 (FF)
  Destination:       XLXI_1/XLXI_3/XLXI_21/REG_0 (FF)
  Source Clock:      CLK_IN rising
  Destination Clock: CLK_IN rising

  Data Path: XLXI_1/XLXI_1/ctrl/next_state_FSM_FFd12 to XLXI_1/XLXI_3/XLXI_21/REG_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             21   0.525   1.310  XLXI_1/XLXI_1/ctrl/next_state_FSM_FFd12 (XLXI_1/XLXI_1/ctrl/next_state_FSM_FFd12)
     LUT3:I2->O            4   0.254   0.804  XLXI_1/XLXI_1/ctrl/next_state_FSM_FFd22-In111 (XLXI_1/XLXI_1/ctrl/next_state_FSM_FFd22-In11)
     LUT5:I4->O            1   0.254   0.682  XLXI_1/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_105_o1_1 (XLXI_1/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_105_o1)
     LUT5:I4->O            2   0.254   1.181  XLXI_1/XLXI_3/XLXI_6/XLXI_11/Mmux_O11 (XLXI_1/XLXI_3/XLXI_6/F<0>)
     OR2B1:I0->O           3   0.254   0.765  XLXI_1/XLXI_3/XLXI_6/XLXI_14 (XLXI_1/XLXI_3/XLXI_6/XLXN_39)
     INV:I->O            104   0.710   2.220  XLXI_1/XLXI_3/XLXI_6/XLXI_3/XLXI_11 (XLXI_1/XLXI_3/XLXI_6/XLXI_3/ADD)
     begin scope: 'XLXI_1/XLXI_3/XLXI_6/XLXI_3/XLXI_1:ADD'
     INV:I->O              2   0.255   0.725  ADD_inv2_INV_0 (ADD_inv)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<0> (Mmux_adsu_p.adsu_tmp_A_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<1> (Mmux_adsu_p.adsu_tmp_A_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<2> (Mmux_adsu_p.adsu_tmp_A_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<3> (Mmux_adsu_p.adsu_tmp_A_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<4> (Mmux_adsu_p.adsu_tmp_A_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<5> (Mmux_adsu_p.adsu_tmp_A_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<6> (Mmux_adsu_p.adsu_tmp_A_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<7> (Mmux_adsu_p.adsu_tmp_A_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<8> (Mmux_adsu_p.adsu_tmp_A_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<9> (Mmux_adsu_p.adsu_tmp_A_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<10> (Mmux_adsu_p.adsu_tmp_A_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<11> (Mmux_adsu_p.adsu_tmp_A_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<12> (Mmux_adsu_p.adsu_tmp_A_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<13> (Mmux_adsu_p.adsu_tmp_A_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<14> (Mmux_adsu_p.adsu_tmp_A_rs_cy<14>)
     XORCY:CI->O           1   0.206   0.682  Mmux_adsu_p.adsu_tmp_A_rs_xor<15> (Mmux_adsu_p.adsu_tmp_rs_A<15>)
     LUT3:I2->O            1   0.254   0.000  Mmux_adsu_p.adsu_tmp_rs_lut<15> (Mmux_adsu_p.adsu_tmp_rs_lut<15>)
     MUXCY:S->O            0   0.215   0.000  Mmux_adsu_p.adsu_tmp_rs_cy<15> (Mmux_adsu_p.adsu_tmp_rs_cy<15>)
     XORCY:CI->O           1   0.206   0.682  Mmux_adsu_p.adsu_tmp_rs_xor<16> (adsu_p.adsu_tmp<16>)
     LUT2:I1->O           20   0.254   1.286  Mmux_CO11 (CO)
     end scope: 'XLXI_1/XLXI_3/XLXI_6/XLXI_3/XLXI_1:CO'
     LUT3:I2->O            3   0.254   1.221  XLXI_1/XLXI_3/XLXI_6/XLXI_3/XLXI_4/Mmux_O161 (XLXI_1/XLXI_3/XLXI_6/S<31>)
     XOR2:I0->O            2   0.254   1.181  XLXI_1/XLXI_3/XLXI_6/XLXI_3/XLXI_15 (XLXI_1/XLXI_3/XLXI_6/NEG_DUMMY)
     AND2B1:I0->O          1   0.254   1.112  XLXI_1/XLXI_3/XLXI_6/XLXI_4/XLXI_15 (XLXI_1/XLXI_3/XLXI_6/XLXI_4/O_0)
     AND2B1:I1->O          1   0.279   1.112  XLXI_1/XLXI_3/XLXI_6/XLXI_4/XLXI_2 (XLXI_1/XLXI_3/XLXI_6/XLXI_4/O_3)
     OR2:I1->O             3   0.279   0.766  XLXI_1/XLXI_3/XLXI_6/XLXI_4/XLXI_17 (XLXI_1/XLXI_3/XLXI_6/XLXN_217)
     LUT6:I5->O            1   0.254   0.000  XLXI_1/XLXI_3/XLXI_68/Mmux_O113 (XLXI_1/XLXI_3/DINT_O<0>)
     FDRE:D                    0.074          XLXI_1/XLXI_3/XLXI_8/REG_0
    ----------------------------------------
    Total                     21.367ns (5.638ns logic, 15.729ns route)
                                       (26.4% logic, 73.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_IN'
  Total number of paths / destination ports: 131 / 129
-------------------------------------------------------------------------
Offset:              6.416ns (Levels of Logic = 4)
  Source:            RESET_IN (PAD)
  Destination:       XLXI_1/XLXI_1/ctrl/next_state_FSM_FFd22 (FF)
  Destination Clock: CLK_IN rising

  Data Path: RESET_IN to XLXI_1/XLXI_1/ctrl/next_state_FSM_FFd22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           127   1.328   2.568  RESET_IN_IBUF (RESET_IN_IBUF)
     LUT6:I2->O            1   0.254   0.958  XLXI_1/XLXI_1/ctrl/next_state_FSM_FFd22-In11 (XLXI_1/XLXI_1/ctrl/next_state_FSM_FFd22-In13)
     LUT6:I2->O            2   0.254   0.726  XLXI_1/XLXI_1/ctrl/next_state_FSM_FFd22-In13 (XLXI_1/XLXI_1/ctrl/next_state_FSM_FFd22-In1)
     LUT4:I3->O            1   0.254   0.000  XLXI_1/XLXI_1/ctrl/next_state_FSM_FFd22-In2 (XLXI_1/XLXI_1/ctrl/next_state_FSM_FFd22-In)
     FDR:D                     0.074          XLXI_1/XLXI_1/ctrl/next_state_FSM_FFd22
    ----------------------------------------
    Total                      6.416ns (2.164ns logic, 4.252ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_IN'
  Total number of paths / destination ports: 141 / 49
-------------------------------------------------------------------------
Offset:              8.375ns (Levels of Logic = 3)
  Source:            XLXI_1/XLXI_3/XLXI_1/reg_1/REG_27 (FF)
  Destination:       RD<4> (PAD)
  Source Clock:      CLK_IN rising

  Data Path: XLXI_1/XLXI_3/XLXI_1/reg_1/REG_27 to RD<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             38   0.525   1.620  XLXI_1/XLXI_3/XLXI_1/reg_1/REG_27 (XLXI_1/XLXI_3/XLXI_1/reg_1/REG_27)
     LUT6:I5->O           57   0.254   2.103  XLXI_1/XLXI_3/XLXI_1/Mmux_RD111 (XLXI_1/XLXI_3/XLXI_1/Mmux_RD11)
     LUT4:I1->O            2   0.235   0.725  XLXI_1/XLXI_3/XLXI_1/Mmux_RD12 (RD_0_OBUF)
     OBUF:I->O                 2.912          RD_0_OBUF (RD<0>)
    ----------------------------------------
    Total                      8.375ns (3.926ns logic, 4.449ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_IN
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
CLK_IN                         |   21.367|         |         |         |
XLXI_1/XLXI_3/XLXI_117/XLXN_192|         |    3.582|         |         |
XLXI_1/XLXI_3/XLXI_117/XLXN_193|    1.579|         |         |         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_3/XLXI_117/XLXN_192
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_IN         |         |         |   14.051|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_3/XLXI_117/XLXN_193
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_IN         |   17.238|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 5.20 secs
 
--> 


Total memory usage is 510308 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  103 (   0 filtered)
Number of infos    :   16 (   0 filtered)

