0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_3/lab_project_3.ip_user_files/bd/design_1/ip/design_1_xup_nand2_0_0/sim/design_1_xup_nand2_0_0.v,1603993604,verilog,,C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_3/lab_project_3.ip_user_files/bd/design_1/ipshared/7294/src/xup_xor2.v,,design_1_xup_nand2_0_0,,,,,,,,
C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_3/lab_project_3.ip_user_files/bd/design_1/ip/design_1_xup_nor2_0_0/sim/design_1_xup_nor2_0_0.v,1603993604,verilog,,C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_3/lab_project_3.ip_user_files/bd/design_1/ipshared/93ce/src/xup_nand2.v,,design_1_xup_nor2_0_0,,,,,,,,
C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_3/lab_project_3.ip_user_files/bd/design_1/ip/design_1_xup_xor2_0_0/sim/design_1_xup_xor2_0_0.v,1603993604,verilog,,,,design_1_xup_xor2_0_0,,,,,,,,
C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_3/lab_project_3.ip_user_files/bd/design_1/ipshared/260c/src/xup_nor2.v,1603993604,verilog,,C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_3/lab_project_3.ip_user_files/bd/design_1/ip/design_1_xup_nor2_0_0/sim/design_1_xup_nor2_0_0.v,,xup_nor2,,,,,,,,
C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_3/lab_project_3.ip_user_files/bd/design_1/ipshared/7294/src/xup_xor2.v,1603993604,verilog,,C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_3/lab_project_3.ip_user_files/bd/design_1/ip/design_1_xup_xor2_0_0/sim/design_1_xup_xor2_0_0.v,,xup_xor2,,,,,,,,
C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_3/lab_project_3.ip_user_files/bd/design_1/ipshared/93ce/src/xup_nand2.v,1603993604,verilog,,C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_3/lab_project_3.ip_user_files/bd/design_1/ip/design_1_xup_nand2_0_0/sim/design_1_xup_nand2_0_0.v,,xup_nand2,,,,,,,,
C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_3/lab_project_3.ip_user_files/bd/design_1/sim/design_1.vhd,1603993604,vhdl,,,,design_1,,,,,,,,
C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_3/lab_project_3.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_3/lab_project_3.srcs/sim_1/new/simulation.vhd,1603993998,vhdl,,,,cfg_tb_design_1_wrapper;tb_design_1_wrapper,,,,,,,,
C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_3/lab_project_3.srcs/sources_1/imports/hdl/design_1_wrapper.vhd,1603993422,vhdl,,,,design_1_wrapper,,,,,,,,
