
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+3621 (git sha1 84e9fa7, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /openLANE_flow/designs/chip_io/src/sky130_fd_io__top_power_lvc_wpad.v
Parsing SystemVerilog input from `/openLANE_flow/designs/chip_io/src/sky130_fd_io__top_power_lvc_wpad.v' to AST representation.
Generating RTLIL representation for module `\sky130_fd_io__top_power_lvc_wpad'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/roshan/Desktop/vsdflow/work/tools/openlane_working_dir/pdks/open_pdks/sky130/sky130A/libs.ref/sky130_fd_io/verilog/sky130_ef_io.v
Parsing SystemVerilog input from `/home/roshan/Desktop/vsdflow/work/tools/openlane_working_dir/pdks/open_pdks/sky130/sky130A/libs.ref/sky130_fd_io/verilog/sky130_ef_io.v' to AST representation.
Generating RTLIL representation for module `\sky130_ef_io__vccd_hvc_pad'.
Generating RTLIL representation for module `\sky130_ef_io__vccd_lvc_pad'.
Generating RTLIL representation for module `\sky130_ef_io__vdda_lvc_pad'.
Generating RTLIL representation for module `\sky130_ef_io__vdda_hvc_pad'.
Generating RTLIL representation for module `\sky130_ef_io__vddio_lvc_pad'.
Generating RTLIL representation for module `\sky130_ef_io__vddio_hvc_pad'.
Generating RTLIL representation for module `\sky130_ef_io__vssd_lvc_pad'.
Generating RTLIL representation for module `\sky130_ef_io__vssd_hvc_pad'.
Generating RTLIL representation for module `\sky130_ef_io__vssio_lvc_pad'.
Generating RTLIL representation for module `\sky130_ef_io__vssio_hvc_pad'.
Generating RTLIL representation for module `\sky130_ef_io__vssa_lvc_pad'.
Generating RTLIL representation for module `\sky130_ef_io__vssa_hvc_pad'.
Generating RTLIL representation for module `\sky130_ef_io__corner_pad'.
Generating RTLIL representation for module `\sky130_fd_io__com_bus_slice'.
Generating RTLIL representation for module `\sky130_ef_io__com_bus_slice_1um'.
Generating RTLIL representation for module `\sky130_ef_io__com_bus_slice_5um'.
Generating RTLIL representation for module `\sky130_ef_io__com_bus_slice_10um'.
Generating RTLIL representation for module `\sky130_ef_io__com_bus_slice_20um'.
Generating RTLIL representation for module `\sky130_ef_io__gpiov2_pad'.
Generating RTLIL representation for module `\sky130_ef_io__vddio_hvc_clamped_pad'.
Generating RTLIL representation for module `\sky130_ef_io__vssio_hvc_clamped_pad'.
Generating RTLIL representation for module `\sky130_ef_io__vdda_hvc_clamped_pad'.
Generating RTLIL representation for module `\sky130_ef_io__vssa_hvc_clamped_pad'.
Generating RTLIL representation for module `\sky130_ef_io__vccd_lvc_clamped_pad'.
Generating RTLIL representation for module `\sky130_ef_io__vssd_lvc_clamped_pad'.
Generating RTLIL representation for module `\sky130_ef_io__vccd_lvc_clamped2_pad'.
Generating RTLIL representation for module `\sky130_ef_io__vssd_lvc_clamped2_pad'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/roshan/Desktop/vsdflow/work/tools/openlane_working_dir/pdks/open_pdks/sky130/sky130A/libs.ref/sky130_fd_io/verilog/sky130_ef_io__gpiov2_pad_wrapped.v
Parsing SystemVerilog input from `/home/roshan/Desktop/vsdflow/work/tools/openlane_working_dir/pdks/open_pdks/sky130/sky130A/libs.ref/sky130_fd_io/verilog/sky130_ef_io__gpiov2_pad_wrapped.v' to AST representation.
Generating RTLIL representation for module `\sky130_ef_io__gpiov2_pad_wrapped'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /openLANE_flow/designs/chip_io/src/chip_io.v
Parsing SystemVerilog input from `/openLANE_flow/designs/chip_io/src/chip_io.v' to AST representation.
Replacing existing blackbox module `\sky130_ef_io__gpiov2_pad_wrapped' at /openLANE_flow/designs/chip_io/src/sky130_ef_io__gpiov2_pad_wrapped.v:4.1-52.10.
Generating RTLIL representation for module `\sky130_ef_io__gpiov2_pad_wrapped'.
Replacing existing blackbox module `\sky130_ef_io__vddio_hvc_pad' at /openLANE_flow/designs/chip_io/src/sky130_ef_io__vddio_hvc_pad.v:4.1-29.10.
Generating RTLIL representation for module `\sky130_ef_io__vddio_hvc_pad'.
Replacing existing blackbox module `\sky130_ef_io__vssio_hvc_pad' at /openLANE_flow/designs/chip_io/src/sky130_ef_io__vssio_hvc_pad.v:5.1-26.10.
Generating RTLIL representation for module `\sky130_ef_io__vssio_hvc_pad'.
Replacing existing blackbox module `\sky130_ef_io__vdda_hvc_pad' at /openLANE_flow/designs/chip_io/src/sky130_ef_io__vdda_hvc_pad.v:5.1-29.10.
Generating RTLIL representation for module `\sky130_ef_io__vdda_hvc_pad'.
Replacing existing blackbox module `\sky130_ef_io__vssa_hvc_pad' at /openLANE_flow/designs/chip_io/src/sky130_ef_io__vssa_hvc_pad.v:7.1-28.10.
Generating RTLIL representation for module `\sky130_ef_io__vssa_hvc_pad'.
Replacing existing blackbox module `\sky130_ef_io__vccd_lvc_pad' at /openLANE_flow/designs/chip_io/src/sky130_ef_io__vccd_lvc_pad.v:5.1-30.10.
Generating RTLIL representation for module `\sky130_ef_io__vccd_lvc_pad'.
Replacing existing blackbox module `\sky130_ef_io__vssd_lvc_pad' at /openLANE_flow/designs/chip_io/src/sky130_ef_io__vssd_lvc_pad.v:4.1-29.10.
Generating RTLIL representation for module `\sky130_ef_io__vssd_lvc_pad'.
Replacing existing blackbox module `\sky130_ef_io__corner_pad' at /openLANE_flow/designs/chip_io/src/sky130_ef_io__corner_pad.v:3.1-21.10.
Generating RTLIL representation for module `\sky130_ef_io__corner_pad'.
Generating RTLIL representation for module `\chip_io'.
Successfully finished Verilog frontend.

5. Generating Graphviz representation of design.
Writing dot description to `/openLANE_flow/designs/chip_io/runs/25-12_02-54/tmp/synthesis/hierarchy.dot'.
Dumping module chip_io to page 1.

6. Executing HIERARCHY pass (managing design hierarchy).

6.1. Analyzing design hierarchy..
Top module:  \chip_io

6.2. Analyzing design hierarchy..
Top module:  \chip_io
Removed 0 unused modules.

7. Executing TRIBUF pass.

8. Executing SYNTH pass.

8.1. Executing HIERARCHY pass (managing design hierarchy).

8.1.1. Analyzing design hierarchy..
Top module:  \chip_io

8.1.2. Analyzing design hierarchy..
Top module:  \chip_io
Removed 0 unused modules.

8.2. Executing PROC pass (convert processes to netlists).

8.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

8.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

8.2.4. Executing PROC_INIT pass (extract init attributes).

8.2.5. Executing PROC_ARST pass (detect async resets in processes).

8.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

8.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).

8.2.8. Executing PROC_DFF pass (convert process syncs to FFs).

8.2.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8.3. Executing FLATTEN pass (flatten design).

8.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module chip_io.

8.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \chip_io..

8.6. Executing CHECK pass (checking for obvious problems).
checking module chip_io..
found and reported 0 problems.

8.7. Executing OPT pass (performing simple optimizations).

8.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module chip_io.

8.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\chip_io'.
Removed a total of 0 cells.

8.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \chip_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \chip_io.
Performed a total of 0 changes.

8.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\chip_io'.
Removed a total of 0 cells.

8.7.6. Executing OPT_DFF pass (perform DFF optimizations).

8.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \chip_io..

8.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module chip_io.

8.7.9. Finished OPT passes. (There is nothing left to do.)

8.8. Executing FSM pass (extract and optimize FSM).

8.8.1. Executing FSM_DETECT pass (finding FSMs in design).

8.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).

8.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).

8.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \chip_io..

8.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).

8.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

8.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

8.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

8.9. Executing OPT pass (performing simple optimizations).

8.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module chip_io.

8.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\chip_io'.
Removed a total of 0 cells.

8.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \chip_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \chip_io.
Performed a total of 0 changes.

8.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\chip_io'.
Removed a total of 0 cells.

8.9.6. Executing OPT_DFF pass (perform DFF optimizations).

8.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \chip_io..

8.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module chip_io.

8.9.9. Finished OPT passes. (There is nothing left to do.)

8.10. Executing WREDUCE pass (reducing word size of cells).

8.11. Executing PEEPOPT pass (run peephole optimizers).

8.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \chip_io..

8.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module chip_io:
  created 0 $alu and 0 $macc cells.

8.14. Executing SHARE pass (SAT-based resource sharing).

8.15. Executing OPT pass (performing simple optimizations).

8.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module chip_io.

8.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\chip_io'.
Removed a total of 0 cells.

8.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \chip_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \chip_io.
Performed a total of 0 changes.

8.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\chip_io'.
Removed a total of 0 cells.

8.15.6. Executing OPT_DFF pass (perform DFF optimizations).

8.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \chip_io..

8.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module chip_io.

8.15.9. Finished OPT passes. (There is nothing left to do.)

8.16. Executing MEMORY pass.

8.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

8.16.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

8.16.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \chip_io..

8.16.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

8.16.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \chip_io..

8.16.6. Executing MEMORY_COLLECT pass (generating $mem cells).

8.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \chip_io..

8.18. Executing OPT pass (performing simple optimizations).

8.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module chip_io.

8.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\chip_io'.
Removed a total of 0 cells.

8.18.3. Executing OPT_DFF pass (perform DFF optimizations).

8.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \chip_io..

8.18.5. Finished fast OPT passes.

8.19. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

8.20. Executing OPT pass (performing simple optimizations).

8.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module chip_io.

8.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\chip_io'.
Removed a total of 0 cells.

8.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \chip_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \chip_io.
Performed a total of 0 changes.

8.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\chip_io'.
Removed a total of 0 cells.

8.20.6. Executing OPT_SHARE pass.

8.20.7. Executing OPT_DFF pass (perform DFF optimizations).

8.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \chip_io..

8.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module chip_io.

8.20.10. Finished OPT passes. (There is nothing left to do.)

8.21. Executing TECHMAP pass (map to technology primitives).

8.21.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

8.21.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~67 debug messages>

8.22. Executing OPT pass (performing simple optimizations).

8.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module chip_io.

8.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\chip_io'.
Removed a total of 0 cells.

8.22.3. Executing OPT_DFF pass (perform DFF optimizations).

8.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \chip_io..

8.22.5. Finished fast OPT passes.

8.23. Executing ABC pass (technology mapping using ABC).

8.23.1. Extracting gate netlist of module `\chip_io' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

8.24. Executing OPT pass (performing simple optimizations).

8.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module chip_io.

8.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\chip_io'.
Removed a total of 0 cells.

8.24.3. Executing OPT_DFF pass (perform DFF optimizations).

8.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \chip_io..

8.24.5. Finished fast OPT passes.

8.25. Executing HIERARCHY pass (managing design hierarchy).

8.25.1. Analyzing design hierarchy..
Top module:  \chip_io

8.25.2. Analyzing design hierarchy..
Top module:  \chip_io
Removed 0 unused modules.

8.26. Printing statistics.

=== chip_io ===

   Number of wires:                 37
   Number of wire bits:             37
   Number of public wires:          37
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     sky130_ef_io__corner_pad        4
     sky130_ef_io__gpiov2_pad_wrapped      8
     sky130_ef_io__vccd_lvc_pad      1
     sky130_ef_io__vdda_hvc_pad      1
     sky130_ef_io__vddio_hvc_pad      1
     sky130_ef_io__vssa_hvc_pad      1
     sky130_ef_io__vssd_lvc_pad      1
     sky130_ef_io__vssio_hvc_pad      1
     sky130_fd_io__top_power_lvc_wpad      3

8.27. Executing CHECK pass (checking for obvious problems).
checking module chip_io..
found and reported 0 problems.

9. Executing SHARE pass (SAT-based resource sharing).

10. Executing OPT pass (performing simple optimizations).

10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module chip_io.

10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\chip_io'.
Removed a total of 0 cells.

10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \chip_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \chip_io.
Performed a total of 0 changes.

10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\chip_io'.
Removed a total of 0 cells.

10.6. Executing OPT_DFF pass (perform DFF optimizations).

10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \chip_io..

10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module chip_io.

10.9. Finished OPT passes. (There is nothing left to do.)

11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \chip_io..

12. Printing statistics.

=== chip_io ===

   Number of wires:                 37
   Number of wire bits:             37
   Number of public wires:          37
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     sky130_ef_io__corner_pad        4
     sky130_ef_io__gpiov2_pad_wrapped      8
     sky130_ef_io__vccd_lvc_pad      1
     sky130_ef_io__vdda_hvc_pad      1
     sky130_ef_io__vddio_hvc_pad      1
     sky130_ef_io__vssa_hvc_pad      1
     sky130_ef_io__vssd_lvc_pad      1
     sky130_ef_io__vssio_hvc_pad      1
     sky130_fd_io__top_power_lvc_wpad      3

13. Executing TECHMAP pass (map to technology primitives).

13.1. Executing Verilog-2005 frontend: /home/roshan/Desktop/vsdflow/work/tools/openlane_working_dir/pdks/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/roshan/Desktop/vsdflow/work/tools/openlane_working_dir/pdks/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

13.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

14. Executing SIMPLEMAP pass (map simple cells to gate primitives).

15. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_4 (noninv, pins=3, area=23.77) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_4 (noninv, pins=4, area=28.78) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_4 (noninv, pins=4, area=30.03) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_4 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_4 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_4 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

15.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\chip_io':

16. Printing statistics.

=== chip_io ===

   Number of wires:                 37
   Number of wire bits:             37
   Number of public wires:          37
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     sky130_ef_io__corner_pad        4
     sky130_ef_io__gpiov2_pad_wrapped      8
     sky130_ef_io__vccd_lvc_pad      1
     sky130_ef_io__vdda_hvc_pad      1
     sky130_ef_io__vddio_hvc_pad      1
     sky130_ef_io__vssa_hvc_pad      1
     sky130_ef_io__vssd_lvc_pad      1
     sky130_ef_io__vssio_hvc_pad      1
     sky130_fd_io__top_power_lvc_wpad      3

17. Executing ABC pass (technology mapping using ABC).

17.1. Extracting gate netlist of module `\chip_io' to `/tmp/yosys-abc-ZnvrxB/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

18. Executing SETUNDEF pass (replace undef values with defined constants).

19. Executing HILOMAP pass (mapping to constant drivers).

20. Executing SPLITNETS pass (splitting up multi-bit signals).

21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \chip_io..

22. Executing INSBUF pass (insert buffer cells for connected wires).

23. Executing CHECK pass (checking for obvious problems).
checking module chip_io..
found and reported 0 problems.

24. Printing statistics.

=== chip_io ===

   Number of wires:                 37
   Number of wire bits:             37
   Number of public wires:          37
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     sky130_ef_io__corner_pad        4
     sky130_ef_io__gpiov2_pad_wrapped      8
     sky130_ef_io__vccd_lvc_pad      1
     sky130_ef_io__vdda_hvc_pad      1
     sky130_ef_io__vddio_hvc_pad      1
     sky130_ef_io__vssa_hvc_pad      1
     sky130_ef_io__vssd_lvc_pad      1
     sky130_ef_io__vssio_hvc_pad      1
     sky130_fd_io__top_power_lvc_wpad      3

   Area for cell type \sky130_fd_io__top_power_lvc_wpad is unknown!
   Area for cell type \sky130_ef_io__vccd_lvc_pad is unknown!
   Area for cell type \sky130_ef_io__vdda_hvc_pad is unknown!
   Area for cell type \sky130_ef_io__vddio_hvc_pad is unknown!
   Area for cell type \sky130_ef_io__vssd_lvc_pad is unknown!
   Area for cell type \sky130_ef_io__vssio_hvc_pad is unknown!
   Area for cell type \sky130_ef_io__vssa_hvc_pad is unknown!
   Area for cell type \sky130_ef_io__corner_pad is unknown!
   Area for cell type \sky130_ef_io__gpiov2_pad_wrapped is unknown!

25. Executing Verilog backend.
Dumping module `\chip_io'.

End of script. Logfile hash: cd990f6a5c, CPU: user 0.31s system 0.05s, MEM: 44.70 MB peak
Yosys 0.9+3621 (git sha1 84e9fa7, gcc 8.3.1 -fPIC -Os)
Time spent: 56% 4x stat (0 sec), 10% 10x read_verilog (0 sec), ...
