#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Nov 14 15:08:37 2023
# Process ID: 31292
# Current directory: L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.runs/synth_1
# Command line: vivado.exe -log Atfox_exTensible_Interface.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Atfox_exTensible_Interface.tcl
# Log file: L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.runs/synth_1/Atfox_exTensible_Interface.vds
# Journal file: L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Atfox_exTensible_Interface.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1144.273 ; gain = 0.000
Command: synth_design -top Atfox_exTensible_Interface -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7220
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1144.273 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Atfox_exTensible_Interface' [L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sources_1/new/Atfox_exTensible_Interface.sv:33]
	Parameter DATA_BUS_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_BUS_WIDTH bound to: 64 - type: integer 
	Parameter CHANNEL_WIDTH bound to: 2 - type: integer 
	Parameter DEVICE_CHANNEL_ID bound to: 2'b00 
	Parameter DATA_TYPE_WIDTH bound to: 2 - type: integer 
	Parameter BYTE_TYPE_ENCODE bound to: 0 - type: integer 
	Parameter WORD_TYPE_ENCODE bound to: 1 - type: integer 
	Parameter DOUBLEWORD_TYPE_ENCODE bound to: 2 - type: integer 
	Parameter DEVICE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter MEMORY_TYPE_ENCODE bound to: 0 - type: integer 
	Parameter PERIPHERAL_TYPE_ENCODE bound to: 1 - type: integer 
	Parameter GPIO_TYPE_ENCODE bound to: 2 - type: integer 
	Parameter DEVICE_TYPE bound to: 1 - type: integer 
	Parameter INTERNAL_CLOCK bound to: 125000000 - type: integer 
	Parameter PACKET_TIMEOUT bound to: 260416 - type: integer 
	Parameter MASTER_BUFFER_SIZE bound to: 4 - type: integer 
	Parameter SLAVE_BUFFER_SIZE bound to: 32 - type: integer 
	Parameter POINTER_MASTER_BUF bound to: 2 - type: integer 
	Parameter POINTER_SLAVE_BUF bound to: 5 - type: integer 
	Parameter BYTE_WIDTH bound to: 8 - type: integer 
	Parameter WORD_WIDTH bound to: 32 - type: integer 
	Parameter DOUBLEWORD_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'real_time' [L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sources_1/imports/new/real_time.v:23]
	Parameter MAX_COUNTER bound to: 260416 - type: integer 
	Parameter MAX_COUNTER_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'real_time' (1#1) [L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sources_1/imports/new/real_time.v:23]
INFO: [Synth 8-226] default block is never used [L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sources_1/new/Atfox_exTensible_Interface.sv:196]
INFO: [Synth 8-155] case statement is not full and has no default [L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sources_1/new/Atfox_exTensible_Interface.sv:332]
INFO: [Synth 8-6155] done synthesizing module 'Atfox_exTensible_Interface' (2#1) [L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sources_1/new/Atfox_exTensible_Interface.sv:33]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1144.273 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1144.273 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1144.273 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1144.273 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 32    
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---RAMs : 
	              256 Bit	(4 X 64 bit)          RAMs := 1     
	                8 Bit	(4 X 2 bit)          RAMs := 1     
+---Muxes : 
	   4 Input   64 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 6     
	   4 Input    5 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 149   
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:39 . Memory (MB): peak = 1184.234 ; gain = 39.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+---------------------------+-------------------------------------+-----------+----------------------+---------------+
|Module Name                | RTL Object                          | Inference | Size (Depth x Width) | Primitives    | 
+---------------------------+-------------------------------------+-----------+----------------------+---------------+
|Atfox_exTensible_Interface | PERIPHERAL_BLOCK.data_type_mbuf_reg | Implied   | 4 x 2                | RAM16X1D x 2	 | 
|Atfox_exTensible_Interface | PERIPHERAL_BLOCK.master_buffer_reg  | Implied   | 4 x 64               | RAM32M x 11	  | 
+---------------------------+-------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:39 . Memory (MB): peak = 1184.234 ; gain = 39.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+---------------------------+-------------------------------------+-----------+----------------------+---------------+
|Module Name                | RTL Object                          | Inference | Size (Depth x Width) | Primitives    | 
+---------------------------+-------------------------------------+-----------+----------------------+---------------+
|Atfox_exTensible_Interface | PERIPHERAL_BLOCK.data_type_mbuf_reg | Implied   | 4 x 2                | RAM16X1D x 2	 | 
|Atfox_exTensible_Interface | PERIPHERAL_BLOCK.master_buffer_reg  | Implied   | 4 x 64               | RAM32M x 11	  | 
+---------------------------+-------------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:39 . Memory (MB): peak = 1184.234 ; gain = 39.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:45 . Memory (MB): peak = 1184.234 ; gain = 39.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:45 . Memory (MB): peak = 1184.234 ; gain = 39.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:45 . Memory (MB): peak = 1184.234 ; gain = 39.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:45 . Memory (MB): peak = 1184.234 ; gain = 39.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:46 . Memory (MB): peak = 1184.234 ; gain = 39.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:46 . Memory (MB): peak = 1184.234 ; gain = 39.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    17|
|3     |LUT1     |     3|
|4     |LUT2     |    39|
|5     |LUT3     |    41|
|6     |LUT4     |    16|
|7     |LUT5     |    40|
|8     |LUT6     |   220|
|9     |MUXF7    |    19|
|10    |RAM16X1D |     2|
|11    |RAM32M   |    11|
|12    |FDRE     |   308|
|13    |FDSE     |     2|
|14    |IBUF     |    82|
|15    |OBUF     |    10|
|16    |OBUFT    |   198|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------+----------+------+
|      |Instance                            |Module    |Cells |
+------+------------------------------------+----------+------+
|1     |top                                 |          |  1009|
|2     |  \PERIPHERAL_BLOCK.timeout_packet  |real_time |    57|
+------+------------------------------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:46 . Memory (MB): peak = 1184.234 ; gain = 39.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:46 . Memory (MB): peak = 1184.234 ; gain = 39.961
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:46 . Memory (MB): peak = 1184.234 ; gain = 39.961
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1195.031 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1280.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 11 instances

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:56 . Memory (MB): peak = 1280.719 ; gain = 136.445
INFO: [Common 17-1381] The checkpoint 'L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.runs/synth_1/Atfox_exTensible_Interface.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Atfox_exTensible_Interface_utilization_synth.rpt -pb Atfox_exTensible_Interface_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 14 15:10:00 2023...
