<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\EP4CE6F17C8\module\GOWIN\LCD480\impl\gwsynthesis\lcd_test.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\EP4CE6F17C8\module\GOWIN\LCD480\src\lcd.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.07 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Aug 20 15:14:25 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>194</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>99</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>111.111</td>
<td>9.000
<td>0.000</td>
<td>55.556</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>video_pll_m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>111.111</td>
<td>9.000
<td>0.000</td>
<td>55.556</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>video_pll_m0/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>video_pll_m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>222.222</td>
<td>4.500
<td>0.000</td>
<td>111.111</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>video_pll_m0/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>video_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>333.333</td>
<td>3.000
<td>0.000</td>
<td>166.667</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>video_pll_m0/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>9.000(MHz)</td>
<td>237.021(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of video_pll_m0/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of video_pll_m0/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of video_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_pll_m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_pll_m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_pll_m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_pll_m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>106.892</td>
<td>vga_timing_m0/v_cnt_7_s0/Q</td>
<td>vga_timing_m0/active_y_4_s0/CE</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.000</td>
<td>4.184</td>
</tr>
<tr>
<td>2</td>
<td>106.950</td>
<td>vga_timing_m0/h_cnt_7_s0/Q</td>
<td>vga_timing_m0/active_x_4_s0/CE</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.000</td>
<td>4.126</td>
</tr>
<tr>
<td>3</td>
<td>106.950</td>
<td>vga_timing_m0/h_cnt_7_s0/Q</td>
<td>vga_timing_m0/active_x_5_s0/CE</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.000</td>
<td>4.126</td>
</tr>
<tr>
<td>4</td>
<td>107.288</td>
<td>vga_timing_m0/h_cnt_3_s0/Q</td>
<td>vga_timing_m0/active_x_4_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.000</td>
<td>3.788</td>
</tr>
<tr>
<td>5</td>
<td>107.330</td>
<td>vga_timing_m0/h_cnt_3_s0/Q</td>
<td>vga_timing_m0/active_x_5_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.000</td>
<td>3.747</td>
</tr>
<tr>
<td>6</td>
<td>107.413</td>
<td>vga_timing_m0/v_cnt_1_s0/Q</td>
<td>vga_timing_m0/active_y_4_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.000</td>
<td>3.663</td>
</tr>
<tr>
<td>7</td>
<td>107.539</td>
<td>vga_timing_m0/v_cnt_7_s0/Q</td>
<td>vga_timing_m0/active_y_5_s0/CE</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.000</td>
<td>3.537</td>
</tr>
<tr>
<td>8</td>
<td>107.785</td>
<td>vga_timing_m0/h_cnt_7_s0/Q</td>
<td>vga_timing_m0/vs_reg_s1/RESET</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.000</td>
<td>3.292</td>
</tr>
<tr>
<td>9</td>
<td>108.141</td>
<td>vga_timing_m0/h_cnt_7_s0/Q</td>
<td>vga_timing_m0/v_cnt_1_s0/RESET</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>10</td>
<td>108.141</td>
<td>vga_timing_m0/h_cnt_7_s0/Q</td>
<td>vga_timing_m0/v_cnt_2_s0/RESET</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>11</td>
<td>108.141</td>
<td>vga_timing_m0/h_cnt_7_s0/Q</td>
<td>vga_timing_m0/v_cnt_3_s0/RESET</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>12</td>
<td>108.141</td>
<td>vga_timing_m0/h_cnt_7_s0/Q</td>
<td>vga_timing_m0/v_cnt_4_s0/RESET</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>13</td>
<td>108.141</td>
<td>vga_timing_m0/h_cnt_7_s0/Q</td>
<td>vga_timing_m0/v_cnt_5_s0/RESET</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>14</td>
<td>108.164</td>
<td>vga_timing_m0/h_cnt_7_s0/Q</td>
<td>vga_timing_m0/v_cnt_6_s0/RESET</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.000</td>
<td>2.912</td>
</tr>
<tr>
<td>15</td>
<td>108.164</td>
<td>vga_timing_m0/h_cnt_7_s0/Q</td>
<td>vga_timing_m0/v_cnt_7_s0/RESET</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.000</td>
<td>2.912</td>
</tr>
<tr>
<td>16</td>
<td>108.164</td>
<td>vga_timing_m0/h_cnt_7_s0/Q</td>
<td>vga_timing_m0/v_cnt_8_s0/RESET</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.000</td>
<td>2.912</td>
</tr>
<tr>
<td>17</td>
<td>108.164</td>
<td>vga_timing_m0/h_cnt_7_s0/Q</td>
<td>vga_timing_m0/v_cnt_9_s0/RESET</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.000</td>
<td>2.912</td>
</tr>
<tr>
<td>18</td>
<td>108.164</td>
<td>vga_timing_m0/h_cnt_7_s0/Q</td>
<td>vga_timing_m0/v_cnt_10_s0/RESET</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.000</td>
<td>2.912</td>
</tr>
<tr>
<td>19</td>
<td>108.164</td>
<td>vga_timing_m0/h_cnt_7_s0/Q</td>
<td>vga_timing_m0/v_cnt_11_s0/RESET</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.000</td>
<td>2.912</td>
</tr>
<tr>
<td>20</td>
<td>108.176</td>
<td>vga_timing_m0/h_cnt_7_s0/Q</td>
<td>vga_timing_m0/v_active_s0/CE</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.000</td>
<td>2.900</td>
</tr>
<tr>
<td>21</td>
<td>108.180</td>
<td>vga_timing_m0/h_cnt_7_s0/Q</td>
<td>vga_timing_m0/v_active_s0/SET</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.000</td>
<td>2.896</td>
</tr>
<tr>
<td>22</td>
<td>108.191</td>
<td>vga_timing_m0/v_cnt_1_s0/Q</td>
<td>vga_timing_m0/active_y_5_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.000</td>
<td>2.885</td>
</tr>
<tr>
<td>23</td>
<td>108.360</td>
<td>vga_timing_m0/h_cnt_7_s0/Q</td>
<td>vga_timing_m0/v_cnt_0_s1/RESET</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.000</td>
<td>2.716</td>
</tr>
<tr>
<td>24</td>
<td>108.364</td>
<td>vga_timing_m0/h_cnt_7_s0/Q</td>
<td>vga_timing_m0/vs_reg_s1/CE</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.000</td>
<td>2.712</td>
</tr>
<tr>
<td>25</td>
<td>108.437</td>
<td>vga_timing_m0/h_cnt_7_s0/Q</td>
<td>vga_timing_m0/hs_reg_s1/CE</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.000</td>
<td>2.639</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.425</td>
<td>vga_timing_m0/vs_reg_s1/Q</td>
<td>vga_timing_m0/vs_reg_s1/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>vga_timing_m0/hs_reg_s1/Q</td>
<td>vga_timing_m0/hs_reg_s1/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>vga_timing_m0/v_cnt_6_s0/Q</td>
<td>vga_timing_m0/v_cnt_6_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>vga_timing_m0/h_cnt_6_s0/Q</td>
<td>vga_timing_m0/h_cnt_6_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>vga_timing_m0/h_cnt_8_s0/Q</td>
<td>vga_timing_m0/h_cnt_8_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.427</td>
<td>vga_timing_m0/v_cnt_0_s1/Q</td>
<td>vga_timing_m0/v_cnt_0_s1/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>7</td>
<td>0.427</td>
<td>vga_timing_m0/v_cnt_2_s0/Q</td>
<td>vga_timing_m0/v_cnt_2_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>8</td>
<td>0.427</td>
<td>vga_timing_m0/v_cnt_8_s0/Q</td>
<td>vga_timing_m0/v_cnt_8_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>9</td>
<td>0.428</td>
<td>vga_timing_m0/h_cnt_2_s0/Q</td>
<td>vga_timing_m0/h_cnt_2_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>10</td>
<td>0.429</td>
<td>vga_timing_m0/h_cnt_0_s0/Q</td>
<td>vga_timing_m0/h_cnt_0_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>11</td>
<td>0.542</td>
<td>vga_timing_m0/h_cnt_11_s0/Q</td>
<td>vga_timing_m0/h_cnt_11_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>12</td>
<td>0.542</td>
<td>vga_timing_m0/v_cnt_9_s0/Q</td>
<td>vga_timing_m0/v_cnt_9_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>13</td>
<td>0.542</td>
<td>vga_timing_m0/v_cnt_10_s0/Q</td>
<td>vga_timing_m0/v_cnt_10_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>14</td>
<td>0.542</td>
<td>vga_timing_m0/v_cnt_11_s0/Q</td>
<td>vga_timing_m0/v_cnt_11_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>15</td>
<td>0.542</td>
<td>vga_timing_m0/h_cnt_9_s0/Q</td>
<td>vga_timing_m0/h_cnt_9_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>16</td>
<td>0.546</td>
<td>vga_timing_m0/v_cnt_4_s0/Q</td>
<td>vga_timing_m0/v_cnt_4_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.557</td>
</tr>
<tr>
<td>17</td>
<td>0.546</td>
<td>vga_timing_m0/h_cnt_4_s0/Q</td>
<td>vga_timing_m0/h_cnt_4_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.557</td>
</tr>
<tr>
<td>18</td>
<td>0.549</td>
<td>vga_timing_m0/v_cnt_3_s0/Q</td>
<td>vga_timing_m0/v_cnt_3_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.560</td>
</tr>
<tr>
<td>19</td>
<td>0.549</td>
<td>vga_timing_m0/h_cnt_3_s0/Q</td>
<td>vga_timing_m0/h_cnt_3_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.560</td>
</tr>
<tr>
<td>20</td>
<td>0.550</td>
<td>vga_timing_m0/h_cnt_7_s0/Q</td>
<td>vga_timing_m0/h_cnt_7_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.561</td>
</tr>
<tr>
<td>21</td>
<td>0.550</td>
<td>vga_timing_m0/v_cnt_5_s0/Q</td>
<td>vga_timing_m0/v_cnt_5_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.561</td>
</tr>
<tr>
<td>22</td>
<td>0.552</td>
<td>vga_timing_m0/v_cnt_0_s1/Q</td>
<td>vga_timing_m0/v_cnt_1_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.563</td>
</tr>
<tr>
<td>23</td>
<td>0.552</td>
<td>vga_timing_m0/h_cnt_10_s0/Q</td>
<td>vga_timing_m0/h_cnt_10_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.563</td>
</tr>
<tr>
<td>24</td>
<td>0.554</td>
<td>vga_timing_m0/h_cnt_5_s0/Q</td>
<td>vga_timing_m0/h_cnt_5_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>25</td>
<td>0.557</td>
<td>vga_timing_m0/h_cnt_0_s0/Q</td>
<td>vga_timing_m0/h_cnt_1_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>54.478</td>
<td>55.478</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>vga_timing_m0/h_cnt_10_s0</td>
</tr>
<tr>
<td>2</td>
<td>54.478</td>
<td>55.478</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>vga_timing_m0/h_cnt_8_s0</td>
</tr>
<tr>
<td>3</td>
<td>54.478</td>
<td>55.478</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>vga_timing_m0/h_cnt_4_s0</td>
</tr>
<tr>
<td>4</td>
<td>54.478</td>
<td>55.478</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>vga_timing_m0/active_y_4_s0</td>
</tr>
<tr>
<td>5</td>
<td>54.478</td>
<td>55.478</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>vga_timing_m0/vs_reg_s1</td>
</tr>
<tr>
<td>6</td>
<td>54.478</td>
<td>55.478</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>vga_timing_m0/hs_reg_s1</td>
</tr>
<tr>
<td>7</td>
<td>54.478</td>
<td>55.478</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>vga_timing_m0/active_y_5_s0</td>
</tr>
<tr>
<td>8</td>
<td>54.478</td>
<td>55.478</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>vga_timing_m0/h_cnt_11_s0</td>
</tr>
<tr>
<td>9</td>
<td>54.478</td>
<td>55.478</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>vga_timing_m0/v_active_s0</td>
</tr>
<tr>
<td>10</td>
<td>54.478</td>
<td>55.478</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>vga_timing_m0/h_cnt_5_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>106.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/v_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/active_y_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][B]</td>
<td>vga_timing_m0/v_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C26[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.633</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td>vga_timing_m0/n209_s4/I2</td>
</tr>
<tr>
<td>2.203</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C26[3][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n209_s4/F</td>
</tr>
<tr>
<td>2.205</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[3][A]</td>
<td>vga_timing_m0/n209_s1/I2</td>
</tr>
<tr>
<td>2.722</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C26[3][A]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n209_s1/F</td>
</tr>
<tr>
<td>3.140</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][A]</td>
<td>vga_timing_m0/n86_s36/I3</td>
</tr>
<tr>
<td>3.710</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C25[3][A]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n86_s36/F</td>
</tr>
<tr>
<td>5.406</td>
<td>1.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td style=" font-weight:bold;">vga_timing_m0/active_y_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>112.090</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>112.333</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>vga_timing_m0/active_y_4_s0/CLK</td>
</tr>
<tr>
<td>112.298</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR49[A]</td>
<td>vga_timing_m0/active_y_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.657, 39.603%; route: 2.295, 54.852%; tC2Q: 0.232, 5.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>106.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/h_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/active_x_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>vga_timing_m0/h_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.881</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[3][B]</td>
<td>vga_timing_m0/n122_s1/I1</td>
</tr>
<tr>
<td>2.343</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C29[3][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>2.519</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>vga_timing_m0/n185_s1/I2</td>
</tr>
<tr>
<td>2.890</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R26C29[0][A]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n185_s1/F</td>
</tr>
<tr>
<td>3.540</td>
<td>0.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>vga_timing_m0/n51_s36/I3</td>
</tr>
<tr>
<td>3.867</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C31[2][A]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n51_s36/F</td>
</tr>
<tr>
<td>5.349</td>
<td>1.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR47[B]</td>
<td style=" font-weight:bold;">vga_timing_m0/active_x_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>112.090</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>112.333</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR47[B]</td>
<td>vga_timing_m0/active_x_4_s0/CLK</td>
</tr>
<tr>
<td>112.298</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR47[B]</td>
<td>vga_timing_m0/active_x_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.160, 28.112%; route: 2.734, 66.266%; tC2Q: 0.232, 5.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>106.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/h_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/active_x_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>vga_timing_m0/h_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.881</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[3][B]</td>
<td>vga_timing_m0/n122_s1/I1</td>
</tr>
<tr>
<td>2.343</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C29[3][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>2.519</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>vga_timing_m0/n185_s1/I2</td>
</tr>
<tr>
<td>2.890</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R26C29[0][A]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n185_s1/F</td>
</tr>
<tr>
<td>3.540</td>
<td>0.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>vga_timing_m0/n51_s36/I3</td>
</tr>
<tr>
<td>3.867</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C31[2][A]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n51_s36/F</td>
</tr>
<tr>
<td>5.349</td>
<td>1.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR51[A]</td>
<td style=" font-weight:bold;">vga_timing_m0/active_x_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>112.090</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>112.333</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR51[A]</td>
<td>vga_timing_m0/active_x_5_s0/CLK</td>
</tr>
<tr>
<td>112.298</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR51[A]</td>
<td>vga_timing_m0/active_x_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.160, 28.112%; route: 2.734, 66.266%; tC2Q: 0.232, 5.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>107.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/h_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/active_x_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td>vga_timing_m0/h_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R27C28[1][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_3_s0/Q</td>
</tr>
<tr>
<td>2.026</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C28[1][B]</td>
<td>vga_timing_m0/n61_s/I1</td>
</tr>
<tr>
<td>2.397</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n61_s/COUT</td>
</tr>
<tr>
<td>2.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C28[2][A]</td>
<td>vga_timing_m0/n60_s/CIN</td>
</tr>
<tr>
<td>2.867</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C28[2][A]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n60_s/SUM</td>
</tr>
<tr>
<td>5.010</td>
<td>2.143</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR47[B]</td>
<td style=" font-weight:bold;">vga_timing_m0/active_x_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>112.090</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>112.333</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR47[B]</td>
<td>vga_timing_m0/active_x_4_s0/CLK</td>
</tr>
<tr>
<td>112.298</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR47[B]</td>
<td>vga_timing_m0/active_x_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.841, 22.201%; route: 2.715, 71.674%; tC2Q: 0.232, 6.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>107.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/h_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/active_x_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td>vga_timing_m0/h_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R27C28[1][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_3_s0/Q</td>
</tr>
<tr>
<td>2.026</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C28[1][B]</td>
<td>vga_timing_m0/n61_s/I1</td>
</tr>
<tr>
<td>2.397</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n61_s/COUT</td>
</tr>
<tr>
<td>2.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C28[2][A]</td>
<td>vga_timing_m0/n60_s/CIN</td>
</tr>
<tr>
<td>2.432</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C28[2][A]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n60_s/COUT</td>
</tr>
<tr>
<td>2.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C28[2][B]</td>
<td>vga_timing_m0/n59_s/CIN</td>
</tr>
<tr>
<td>2.902</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C28[2][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n59_s/SUM</td>
</tr>
<tr>
<td>4.969</td>
<td>2.067</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR51[A]</td>
<td style=" font-weight:bold;">vga_timing_m0/active_x_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>112.090</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>112.333</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR51[A]</td>
<td>vga_timing_m0/active_x_5_s0/CLK</td>
</tr>
<tr>
<td>112.298</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR51[A]</td>
<td>vga_timing_m0/active_x_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.876, 23.387%; route: 2.638, 70.421%; tC2Q: 0.232, 6.192%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>107.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/v_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/active_y_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][B]</td>
<td>vga_timing_m0/v_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R26C25[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.866</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C25[0][A]</td>
<td>vga_timing_m0/n97_s/I1</td>
</tr>
<tr>
<td>2.237</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n97_s/COUT</td>
</tr>
<tr>
<td>2.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C25[0][B]</td>
<td>vga_timing_m0/n96_s/CIN</td>
</tr>
<tr>
<td>2.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n96_s/COUT</td>
</tr>
<tr>
<td>2.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C25[1][A]</td>
<td>vga_timing_m0/n95_s/CIN</td>
</tr>
<tr>
<td>2.742</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n95_s/SUM</td>
</tr>
<tr>
<td>4.885</td>
<td>2.143</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR49[A]</td>
<td style=" font-weight:bold;">vga_timing_m0/active_y_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>112.090</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>112.333</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>vga_timing_m0/active_y_4_s0/CLK</td>
</tr>
<tr>
<td>112.298</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR49[A]</td>
<td>vga_timing_m0/active_y_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.876, 23.921%; route: 2.555, 69.746%; tC2Q: 0.232, 6.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>107.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/v_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/active_y_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][B]</td>
<td>vga_timing_m0/v_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C26[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.633</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td>vga_timing_m0/n209_s4/I2</td>
</tr>
<tr>
<td>2.203</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C26[3][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n209_s4/F</td>
</tr>
<tr>
<td>2.205</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[3][A]</td>
<td>vga_timing_m0/n209_s1/I2</td>
</tr>
<tr>
<td>2.722</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C26[3][A]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n209_s1/F</td>
</tr>
<tr>
<td>3.140</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][A]</td>
<td>vga_timing_m0/n86_s36/I3</td>
</tr>
<tr>
<td>3.710</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C25[3][A]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n86_s36/F</td>
</tr>
<tr>
<td>4.759</td>
<td>1.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[A]</td>
<td style=" font-weight:bold;">vga_timing_m0/active_y_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>112.090</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>112.333</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[A]</td>
<td>vga_timing_m0/active_y_5_s0/CLK</td>
</tr>
<tr>
<td>112.298</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL17[A]</td>
<td>vga_timing_m0/active_y_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.657, 46.850%; route: 1.648, 46.591%; tC2Q: 0.232, 6.560%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>107.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/h_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/vs_reg_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>vga_timing_m0/h_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.881</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[3][B]</td>
<td>vga_timing_m0/n122_s1/I1</td>
</tr>
<tr>
<td>2.334</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C29[3][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>2.762</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>vga_timing_m0/n122_s3/I1</td>
</tr>
<tr>
<td>3.215</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n122_s3/F</td>
</tr>
<tr>
<td>3.241</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][B]</td>
<td>vga_timing_m0/n209_s0/I0</td>
</tr>
<tr>
<td>3.790</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C27[0][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n209_s0/F</td>
</tr>
<tr>
<td>4.514</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/vs_reg_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>112.090</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>112.333</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>vga_timing_m0/vs_reg_s1/CLK</td>
</tr>
<tr>
<td>112.298</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>vga_timing_m0/vs_reg_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.455, 44.203%; route: 1.605, 48.748%; tC2Q: 0.232, 7.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>108.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/h_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/v_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>vga_timing_m0/h_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.881</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[3][B]</td>
<td>vga_timing_m0/n122_s1/I1</td>
</tr>
<tr>
<td>2.334</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C29[3][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>2.762</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>vga_timing_m0/n122_s3/I1</td>
</tr>
<tr>
<td>3.215</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n122_s3/F</td>
</tr>
<tr>
<td>3.241</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td>vga_timing_m0/n238_s0/I0</td>
</tr>
<tr>
<td>3.790</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R26C27[3][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n238_s0/F</td>
</tr>
<tr>
<td>4.158</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>112.090</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>112.333</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][B]</td>
<td>vga_timing_m0/v_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>112.298</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C25[0][B]</td>
<td>vga_timing_m0/v_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.455, 49.564%; route: 1.249, 42.533%; tC2Q: 0.232, 7.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>108.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/h_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/v_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>vga_timing_m0/h_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.881</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[3][B]</td>
<td>vga_timing_m0/n122_s1/I1</td>
</tr>
<tr>
<td>2.334</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C29[3][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>2.762</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>vga_timing_m0/n122_s3/I1</td>
</tr>
<tr>
<td>3.215</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n122_s3/F</td>
</tr>
<tr>
<td>3.241</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td>vga_timing_m0/n238_s0/I0</td>
</tr>
<tr>
<td>3.790</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R26C27[3][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n238_s0/F</td>
</tr>
<tr>
<td>4.158</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>112.090</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>112.333</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>vga_timing_m0/v_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>112.298</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>vga_timing_m0/v_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.455, 49.564%; route: 1.249, 42.533%; tC2Q: 0.232, 7.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>108.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/h_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/v_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>vga_timing_m0/h_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.881</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[3][B]</td>
<td>vga_timing_m0/n122_s1/I1</td>
</tr>
<tr>
<td>2.334</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C29[3][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>2.762</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>vga_timing_m0/n122_s3/I1</td>
</tr>
<tr>
<td>3.215</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n122_s3/F</td>
</tr>
<tr>
<td>3.241</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td>vga_timing_m0/n238_s0/I0</td>
</tr>
<tr>
<td>3.790</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R26C27[3][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n238_s0/F</td>
</tr>
<tr>
<td>4.158</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>112.090</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>112.333</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td>vga_timing_m0/v_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>112.298</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C25[1][B]</td>
<td>vga_timing_m0/v_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.455, 49.564%; route: 1.249, 42.533%; tC2Q: 0.232, 7.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>108.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/h_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/v_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>vga_timing_m0/h_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.881</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[3][B]</td>
<td>vga_timing_m0/n122_s1/I1</td>
</tr>
<tr>
<td>2.334</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C29[3][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>2.762</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>vga_timing_m0/n122_s3/I1</td>
</tr>
<tr>
<td>3.215</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n122_s3/F</td>
</tr>
<tr>
<td>3.241</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td>vga_timing_m0/n238_s0/I0</td>
</tr>
<tr>
<td>3.790</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R26C27[3][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n238_s0/F</td>
</tr>
<tr>
<td>4.158</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>112.090</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>112.333</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>vga_timing_m0/v_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>112.298</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>vga_timing_m0/v_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.455, 49.564%; route: 1.249, 42.533%; tC2Q: 0.232, 7.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>108.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/h_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/v_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>vga_timing_m0/h_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.881</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[3][B]</td>
<td>vga_timing_m0/n122_s1/I1</td>
</tr>
<tr>
<td>2.334</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C29[3][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>2.762</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>vga_timing_m0/n122_s3/I1</td>
</tr>
<tr>
<td>3.215</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n122_s3/F</td>
</tr>
<tr>
<td>3.241</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td>vga_timing_m0/n238_s0/I0</td>
</tr>
<tr>
<td>3.790</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R26C27[3][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n238_s0/F</td>
</tr>
<tr>
<td>4.158</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[2][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>112.090</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>112.333</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[2][B]</td>
<td>vga_timing_m0/v_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>112.298</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C25[2][B]</td>
<td>vga_timing_m0/v_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.455, 49.564%; route: 1.249, 42.533%; tC2Q: 0.232, 7.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>108.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/h_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/v_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>vga_timing_m0/h_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.881</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[3][B]</td>
<td>vga_timing_m0/n122_s1/I1</td>
</tr>
<tr>
<td>2.334</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C29[3][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>2.762</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>vga_timing_m0/n122_s3/I1</td>
</tr>
<tr>
<td>3.215</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n122_s3/F</td>
</tr>
<tr>
<td>3.241</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td>vga_timing_m0/n238_s0/I0</td>
</tr>
<tr>
<td>3.790</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R26C27[3][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n238_s0/F</td>
</tr>
<tr>
<td>4.134</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>112.090</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>112.333</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>vga_timing_m0/v_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>112.298</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>vga_timing_m0/v_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.455, 49.970%; route: 1.225, 42.062%; tC2Q: 0.232, 7.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>108.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/h_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/v_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>vga_timing_m0/h_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.881</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[3][B]</td>
<td>vga_timing_m0/n122_s1/I1</td>
</tr>
<tr>
<td>2.334</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C29[3][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>2.762</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>vga_timing_m0/n122_s3/I1</td>
</tr>
<tr>
<td>3.215</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n122_s3/F</td>
</tr>
<tr>
<td>3.241</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td>vga_timing_m0/n238_s0/I0</td>
</tr>
<tr>
<td>3.790</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R26C27[3][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n238_s0/F</td>
</tr>
<tr>
<td>4.134</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>112.090</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>112.333</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][B]</td>
<td>vga_timing_m0/v_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>112.298</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C26[0][B]</td>
<td>vga_timing_m0/v_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.455, 49.970%; route: 1.225, 42.062%; tC2Q: 0.232, 7.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>108.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/h_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/v_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>vga_timing_m0/h_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.881</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[3][B]</td>
<td>vga_timing_m0/n122_s1/I1</td>
</tr>
<tr>
<td>2.334</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C29[3][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>2.762</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>vga_timing_m0/n122_s3/I1</td>
</tr>
<tr>
<td>3.215</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n122_s3/F</td>
</tr>
<tr>
<td>3.241</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td>vga_timing_m0/n238_s0/I0</td>
</tr>
<tr>
<td>3.790</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R26C27[3][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n238_s0/F</td>
</tr>
<tr>
<td>4.134</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>112.090</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>112.333</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td>vga_timing_m0/v_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>112.298</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C26[1][A]</td>
<td>vga_timing_m0/v_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.455, 49.970%; route: 1.225, 42.062%; tC2Q: 0.232, 7.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>108.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/h_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/v_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>vga_timing_m0/h_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.881</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[3][B]</td>
<td>vga_timing_m0/n122_s1/I1</td>
</tr>
<tr>
<td>2.334</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C29[3][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>2.762</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>vga_timing_m0/n122_s3/I1</td>
</tr>
<tr>
<td>3.215</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n122_s3/F</td>
</tr>
<tr>
<td>3.241</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td>vga_timing_m0/n238_s0/I0</td>
</tr>
<tr>
<td>3.790</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R26C27[3][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n238_s0/F</td>
</tr>
<tr>
<td>4.134</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>112.090</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>112.333</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td>vga_timing_m0/v_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>112.298</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C26[1][B]</td>
<td>vga_timing_m0/v_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.455, 49.970%; route: 1.225, 42.062%; tC2Q: 0.232, 7.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>108.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/h_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/v_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>vga_timing_m0/h_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.881</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[3][B]</td>
<td>vga_timing_m0/n122_s1/I1</td>
</tr>
<tr>
<td>2.334</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C29[3][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>2.762</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>vga_timing_m0/n122_s3/I1</td>
</tr>
<tr>
<td>3.215</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n122_s3/F</td>
</tr>
<tr>
<td>3.241</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td>vga_timing_m0/n238_s0/I0</td>
</tr>
<tr>
<td>3.790</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R26C27[3][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n238_s0/F</td>
</tr>
<tr>
<td>4.134</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[2][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>112.090</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>112.333</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[2][A]</td>
<td>vga_timing_m0/v_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>112.298</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C26[2][A]</td>
<td>vga_timing_m0/v_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.455, 49.970%; route: 1.225, 42.062%; tC2Q: 0.232, 7.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>108.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/h_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/v_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>vga_timing_m0/h_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.881</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[3][B]</td>
<td>vga_timing_m0/n122_s1/I1</td>
</tr>
<tr>
<td>2.334</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C29[3][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>2.762</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>vga_timing_m0/n122_s3/I1</td>
</tr>
<tr>
<td>3.215</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n122_s3/F</td>
</tr>
<tr>
<td>3.241</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td>vga_timing_m0/n238_s0/I0</td>
</tr>
<tr>
<td>3.790</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R26C27[3][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n238_s0/F</td>
</tr>
<tr>
<td>4.134</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[2][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_11_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>112.090</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>112.333</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[2][B]</td>
<td>vga_timing_m0/v_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>112.298</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C26[2][B]</td>
<td>vga_timing_m0/v_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.455, 49.970%; route: 1.225, 42.062%; tC2Q: 0.232, 7.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>108.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/h_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/v_active_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>vga_timing_m0/h_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.881</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[3][B]</td>
<td>vga_timing_m0/n122_s1/I1</td>
</tr>
<tr>
<td>2.334</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C29[3][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>2.762</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>vga_timing_m0/n122_s3/I1</td>
</tr>
<tr>
<td>3.215</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n122_s3/F</td>
</tr>
<tr>
<td>3.241</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td>vga_timing_m0/n238_s0/I0</td>
</tr>
<tr>
<td>3.790</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R26C27[3][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n238_s0/F</td>
</tr>
<tr>
<td>4.122</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_active_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>112.090</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>112.333</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>vga_timing_m0/v_active_s0/CLK</td>
</tr>
<tr>
<td>112.298</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>vga_timing_m0/v_active_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.455, 50.173%; route: 1.213, 41.827%; tC2Q: 0.232, 8.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>108.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/h_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/v_active_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>vga_timing_m0/h_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.881</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[3][B]</td>
<td>vga_timing_m0/n122_s1/I1</td>
</tr>
<tr>
<td>2.334</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C29[3][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>2.762</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>vga_timing_m0/n122_s3/I1</td>
</tr>
<tr>
<td>3.215</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n122_s3/F</td>
</tr>
<tr>
<td>3.241</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td>vga_timing_m0/n229_s0/I0</td>
</tr>
<tr>
<td>3.790</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n229_s0/F</td>
</tr>
<tr>
<td>4.118</td>
<td>0.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_active_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>112.090</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>112.333</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>vga_timing_m0/v_active_s0/CLK</td>
</tr>
<tr>
<td>112.298</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>vga_timing_m0/v_active_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.455, 50.242%; route: 1.209, 41.747%; tC2Q: 0.232, 8.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>108.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/v_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/active_y_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][B]</td>
<td>vga_timing_m0/v_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R26C25[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.866</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C25[0][A]</td>
<td>vga_timing_m0/n97_s/I1</td>
</tr>
<tr>
<td>2.237</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n97_s/COUT</td>
</tr>
<tr>
<td>2.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C25[0][B]</td>
<td>vga_timing_m0/n96_s/CIN</td>
</tr>
<tr>
<td>2.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n96_s/COUT</td>
</tr>
<tr>
<td>2.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C25[1][A]</td>
<td>vga_timing_m0/n95_s/CIN</td>
</tr>
<tr>
<td>2.307</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n95_s/COUT</td>
</tr>
<tr>
<td>2.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C25[1][B]</td>
<td>vga_timing_m0/n94_s/CIN</td>
</tr>
<tr>
<td>2.777</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C25[1][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n94_s/SUM</td>
</tr>
<tr>
<td>4.108</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL17[A]</td>
<td style=" font-weight:bold;">vga_timing_m0/active_y_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>112.090</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>112.333</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[A]</td>
<td>vga_timing_m0/active_y_5_s0/CLK</td>
</tr>
<tr>
<td>112.298</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL17[A]</td>
<td>vga_timing_m0/active_y_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.911, 31.586%; route: 1.742, 60.374%; tC2Q: 0.232, 8.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>108.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/h_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/v_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>vga_timing_m0/h_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.881</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[3][B]</td>
<td>vga_timing_m0/n122_s1/I1</td>
</tr>
<tr>
<td>2.334</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C29[3][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>2.762</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>vga_timing_m0/n122_s3/I1</td>
</tr>
<tr>
<td>3.215</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n122_s3/F</td>
</tr>
<tr>
<td>3.241</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td>vga_timing_m0/n238_s0/I0</td>
</tr>
<tr>
<td>3.790</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R26C27[3][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n238_s0/F</td>
</tr>
<tr>
<td>3.939</td>
<td>0.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_0_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>112.090</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>112.333</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>vga_timing_m0/v_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>112.298</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>vga_timing_m0/v_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.455, 53.565%; route: 1.029, 37.894%; tC2Q: 0.232, 8.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>108.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/h_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/vs_reg_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>vga_timing_m0/h_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.881</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[3][B]</td>
<td>vga_timing_m0/n122_s1/I1</td>
</tr>
<tr>
<td>2.334</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C29[3][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>2.762</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>vga_timing_m0/n122_s3/I1</td>
</tr>
<tr>
<td>3.215</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n122_s3/F</td>
</tr>
<tr>
<td>3.241</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][B]</td>
<td>vga_timing_m0/n216_s0/I0</td>
</tr>
<tr>
<td>3.790</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C27[1][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n216_s0/F</td>
</tr>
<tr>
<td>3.935</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/vs_reg_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>112.090</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>112.333</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>vga_timing_m0/vs_reg_s1/CLK</td>
</tr>
<tr>
<td>112.298</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>vga_timing_m0/vs_reg_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.455, 53.644%; route: 1.025, 37.802%; tC2Q: 0.232, 8.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>108.437</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/h_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/hs_reg_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>vga_timing_m0/h_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.881</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[3][B]</td>
<td>vga_timing_m0/n122_s1/I1</td>
</tr>
<tr>
<td>2.343</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C29[3][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>2.519</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>vga_timing_m0/n185_s1/I2</td>
</tr>
<tr>
<td>2.890</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R26C29[0][A]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n185_s1/F</td>
</tr>
<tr>
<td>3.390</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>vga_timing_m0/n185_s0/I2</td>
</tr>
<tr>
<td>3.717</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n185_s0/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/hs_reg_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>112.090</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>112.333</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>vga_timing_m0/hs_reg_s1/CLK</td>
</tr>
<tr>
<td>112.298</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>vga_timing_m0/hs_reg_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.160, 43.962%; route: 1.247, 47.246%; tC2Q: 0.232, 8.792%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/vs_reg_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/vs_reg_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>vga_timing_m0/vs_reg_s1/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C27[1][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/vs_reg_s1/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>vga_timing_m0/n218_s2/I0</td>
</tr>
<tr>
<td>1.600</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n218_s2/F</td>
</tr>
<tr>
<td>1.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/vs_reg_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>vga_timing_m0/vs_reg_s1/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>vga_timing_m0/vs_reg_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/hs_reg_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/hs_reg_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>vga_timing_m0/hs_reg_s1/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/hs_reg_s1/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>vga_timing_m0/n187_s2/I0</td>
</tr>
<tr>
<td>1.600</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n187_s2/F</td>
</tr>
<tr>
<td>1.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/hs_reg_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>vga_timing_m0/hs_reg_s1/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>vga_timing_m0/hs_reg_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/v_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/v_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>vga_timing_m0/v_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C26[0][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C26[0][A]</td>
<td>vga_timing_m0/n135_s/I1</td>
</tr>
<tr>
<td>1.600</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n135_s/SUM</td>
</tr>
<tr>
<td>1.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>vga_timing_m0/v_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>vga_timing_m0/v_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/h_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/h_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>vga_timing_m0/h_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C29[0][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C29[0][A]</td>
<td>vga_timing_m0/n19_s/I1</td>
</tr>
<tr>
<td>1.600</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n19_s/SUM</td>
</tr>
<tr>
<td>1.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>vga_timing_m0/h_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>vga_timing_m0/h_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/h_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/h_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>vga_timing_m0/h_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C29[1][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C29[1][A]</td>
<td>vga_timing_m0/n17_s/I1</td>
</tr>
<tr>
<td>1.600</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n17_s/SUM</td>
</tr>
<tr>
<td>1.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>vga_timing_m0/h_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>vga_timing_m0/h_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/v_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/v_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>vga_timing_m0/v_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R26C27[0][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_0_s1/Q</td>
</tr>
<tr>
<td>1.369</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>vga_timing_m0/n141_s3/I0</td>
</tr>
<tr>
<td>1.601</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n141_s3/F</td>
</tr>
<tr>
<td>1.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>vga_timing_m0/v_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>vga_timing_m0/v_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/v_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/v_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>vga_timing_m0/v_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R26C25[1][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.369</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C25[1][A]</td>
<td>vga_timing_m0/n139_s/I1</td>
</tr>
<tr>
<td>1.601</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n139_s/SUM</td>
</tr>
<tr>
<td>1.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>vga_timing_m0/v_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>vga_timing_m0/v_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/v_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/v_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td>vga_timing_m0/v_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R26C26[1][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.369</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C26[1][A]</td>
<td>vga_timing_m0/n133_s/I1</td>
</tr>
<tr>
<td>1.601</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n133_s/SUM</td>
</tr>
<tr>
<td>1.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td>vga_timing_m0/v_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C26[1][A]</td>
<td>vga_timing_m0/v_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/h_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/h_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>vga_timing_m0/h_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.370</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C28[1][A]</td>
<td>vga_timing_m0/n23_s/I1</td>
</tr>
<tr>
<td>1.602</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n23_s/SUM</td>
</tr>
<tr>
<td>1.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>vga_timing_m0/h_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>vga_timing_m0/h_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/h_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/h_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>vga_timing_m0/h_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R27C27[0][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.371</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>vga_timing_m0/n25_s2/I0</td>
</tr>
<tr>
<td>1.603</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n25_s2/F</td>
</tr>
<tr>
<td>1.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>vga_timing_m0/h_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>vga_timing_m0/h_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.717</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/h_cnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/h_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>vga_timing_m0/h_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>1.364</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C29[2][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_11_s0/Q</td>
</tr>
<tr>
<td>1.485</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C29[2][B]</td>
<td>vga_timing_m0/n14_s/I1</td>
</tr>
<tr>
<td>1.717</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n14_s/SUM</td>
</tr>
<tr>
<td>1.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>vga_timing_m0/h_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>vga_timing_m0/h_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.934%; route: 0.120, 21.736%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.717</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/v_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/v_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td>vga_timing_m0/v_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.364</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C26[1][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_9_s0/Q</td>
</tr>
<tr>
<td>1.485</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C26[1][B]</td>
<td>vga_timing_m0/n132_s/I1</td>
</tr>
<tr>
<td>1.717</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n132_s/SUM</td>
</tr>
<tr>
<td>1.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td>vga_timing_m0/v_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C26[1][B]</td>
<td>vga_timing_m0/v_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.934%; route: 0.120, 21.736%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.717</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/v_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/v_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[2][A]</td>
<td>vga_timing_m0/v_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.364</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C26[2][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.485</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C26[2][A]</td>
<td>vga_timing_m0/n131_s/I1</td>
</tr>
<tr>
<td>1.717</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[2][A]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n131_s/SUM</td>
</tr>
<tr>
<td>1.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[2][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[2][A]</td>
<td>vga_timing_m0/v_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C26[2][A]</td>
<td>vga_timing_m0/v_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.934%; route: 0.120, 21.736%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.717</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/v_cnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/v_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[2][B]</td>
<td>vga_timing_m0/v_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>1.364</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C26[2][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_11_s0/Q</td>
</tr>
<tr>
<td>1.485</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C26[2][B]</td>
<td>vga_timing_m0/n130_s/I1</td>
</tr>
<tr>
<td>1.717</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[2][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n130_s/SUM</td>
</tr>
<tr>
<td>1.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[2][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[2][B]</td>
<td>vga_timing_m0/v_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C26[2][B]</td>
<td>vga_timing_m0/v_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.934%; route: 0.120, 21.736%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.717</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/h_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/h_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>vga_timing_m0/h_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.364</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C29[1][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_9_s0/Q</td>
</tr>
<tr>
<td>1.485</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C29[1][B]</td>
<td>vga_timing_m0/n16_s/I1</td>
</tr>
<tr>
<td>1.717</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n16_s/SUM</td>
</tr>
<tr>
<td>1.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>vga_timing_m0/h_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>vga_timing_m0/h_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.934%; route: 0.120, 21.736%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/v_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/v_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>vga_timing_m0/v_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.364</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R26C25[2][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1.488</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C25[2][A]</td>
<td>vga_timing_m0/n137_s/I1</td>
</tr>
<tr>
<td>1.720</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n137_s/SUM</td>
</tr>
<tr>
<td>1.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>vga_timing_m0/v_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>vga_timing_m0/v_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.687%; route: 0.124, 22.197%; tC2Q: 0.201, 36.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/h_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/h_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>vga_timing_m0/h_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.364</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1.488</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C28[2][A]</td>
<td>vga_timing_m0/n21_s/I1</td>
</tr>
<tr>
<td>1.720</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n21_s/SUM</td>
</tr>
<tr>
<td>1.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>vga_timing_m0/h_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>vga_timing_m0/h_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.687%; route: 0.124, 22.197%; tC2Q: 0.201, 36.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/v_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/v_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td>vga_timing_m0/v_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.364</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R26C25[1][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.491</td>
<td>0.127</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C25[1][B]</td>
<td>vga_timing_m0/n138_s/I1</td>
</tr>
<tr>
<td>1.723</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n138_s/SUM</td>
</tr>
<tr>
<td>1.723</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td>vga_timing_m0/v_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C25[1][B]</td>
<td>vga_timing_m0/v_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.443%; route: 0.127, 22.652%; tC2Q: 0.201, 35.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/h_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/h_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td>vga_timing_m0/h_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.364</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R27C28[1][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.491</td>
<td>0.127</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C28[1][B]</td>
<td>vga_timing_m0/n22_s/I1</td>
</tr>
<tr>
<td>1.723</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n22_s/SUM</td>
</tr>
<tr>
<td>1.723</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td>vga_timing_m0/h_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C28[1][B]</td>
<td>vga_timing_m0/h_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.443%; route: 0.127, 22.652%; tC2Q: 0.201, 35.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/h_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/h_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>vga_timing_m0/h_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.364</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.492</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C29[0][B]</td>
<td>vga_timing_m0/n18_s/I1</td>
</tr>
<tr>
<td>1.724</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n18_s/SUM</td>
</tr>
<tr>
<td>1.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>vga_timing_m0/h_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>vga_timing_m0/h_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.390%; route: 0.128, 22.750%; tC2Q: 0.201, 35.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/v_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/v_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[2][B]</td>
<td>vga_timing_m0/v_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.364</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C25[2][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_5_s0/Q</td>
</tr>
<tr>
<td>1.493</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C25[2][B]</td>
<td>vga_timing_m0/n136_s/I1</td>
</tr>
<tr>
<td>1.725</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n136_s/SUM</td>
</tr>
<tr>
<td>1.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[2][B]</td>
<td>vga_timing_m0/v_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C25[2][B]</td>
<td>vga_timing_m0/v_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.321%; route: 0.128, 22.879%; tC2Q: 0.201, 35.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/v_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/v_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>vga_timing_m0/v_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R26C27[0][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_0_s1/Q</td>
</tr>
<tr>
<td>1.494</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C25[0][B]</td>
<td>vga_timing_m0/n140_s/I1</td>
</tr>
<tr>
<td>1.726</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C25[0][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n140_s/SUM</td>
</tr>
<tr>
<td>1.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][B]</td>
<td>vga_timing_m0/v_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C25[0][B]</td>
<td>vga_timing_m0/v_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.232%; route: 0.129, 22.867%; tC2Q: 0.202, 35.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/h_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/h_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td>vga_timing_m0/h_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.364</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C29[2][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.495</td>
<td>0.130</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C29[2][A]</td>
<td>vga_timing_m0/n15_s/I1</td>
</tr>
<tr>
<td>1.727</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n15_s/SUM</td>
</tr>
<tr>
<td>1.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td>vga_timing_m0/h_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C29[2][A]</td>
<td>vga_timing_m0/h_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.181%; route: 0.130, 23.141%; tC2Q: 0.201, 35.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/h_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/h_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td>vga_timing_m0/h_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.364</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R27C28[2][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_5_s0/Q</td>
</tr>
<tr>
<td>1.496</td>
<td>0.132</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C28[2][B]</td>
<td>vga_timing_m0/n20_s/I1</td>
</tr>
<tr>
<td>1.728</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n20_s/SUM</td>
</tr>
<tr>
<td>1.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td>vga_timing_m0/h_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C28[2][B]</td>
<td>vga_timing_m0/h_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.082%; route: 0.132, 23.326%; tC2Q: 0.201, 35.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/h_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/h_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>vga_timing_m0/h_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.364</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C27[0][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.499</td>
<td>0.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C28[0][B]</td>
<td>vga_timing_m0/n24_s/I1</td>
</tr>
<tr>
<td>1.731</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n24_s/SUM</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_L[0]</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>vga_timing_m0/h_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>vga_timing_m0/h_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 40.844%; route: 0.135, 23.769%; tC2Q: 0.201, 35.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>54.478</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>55.478</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vga_timing_m0/h_cnt_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>56.535</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>56.796</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>vga_timing_m0/h_cnt_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>112.090</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>112.274</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>vga_timing_m0/h_cnt_10_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>54.478</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>55.478</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vga_timing_m0/h_cnt_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>56.535</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>56.796</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>vga_timing_m0/h_cnt_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>112.090</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>112.274</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>vga_timing_m0/h_cnt_8_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>54.478</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>55.478</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vga_timing_m0/h_cnt_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>56.535</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>56.796</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>vga_timing_m0/h_cnt_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>112.090</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>112.274</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>vga_timing_m0/h_cnt_4_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>54.478</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>55.478</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vga_timing_m0/active_y_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>56.535</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>56.796</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>vga_timing_m0/active_y_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>112.090</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>112.274</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>vga_timing_m0/active_y_4_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>54.478</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>55.478</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vga_timing_m0/vs_reg_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>56.535</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>56.796</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>vga_timing_m0/vs_reg_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>112.090</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>112.274</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>vga_timing_m0/vs_reg_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>54.478</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>55.478</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vga_timing_m0/hs_reg_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>56.535</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>56.796</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>vga_timing_m0/hs_reg_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>112.090</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>112.274</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>vga_timing_m0/hs_reg_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>54.478</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>55.478</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vga_timing_m0/active_y_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>56.535</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>56.796</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>vga_timing_m0/active_y_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>112.090</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>112.274</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>vga_timing_m0/active_y_5_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>54.478</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>55.478</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vga_timing_m0/h_cnt_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>56.535</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>56.796</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>vga_timing_m0/h_cnt_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>112.090</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>112.274</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>vga_timing_m0/h_cnt_11_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>54.478</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>55.478</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vga_timing_m0/v_active_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>56.535</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>56.796</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>vga_timing_m0/v_active_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>112.090</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>112.274</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>vga_timing_m0/v_active_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>54.478</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>55.478</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vga_timing_m0/h_cnt_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>56.535</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>56.796</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>vga_timing_m0/h_cnt_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>112.090</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>112.274</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>vga_timing_m0/h_cnt_5_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>33</td>
<td>lcd_dclk_d</td>
<td>106.892</td>
<td>0.427</td>
</tr>
<tr>
<td>16</td>
<td>n122_7</td>
<td>107.785</td>
<td>0.690</td>
</tr>
<tr>
<td>13</td>
<td>n238_3</td>
<td>108.141</td>
<td>0.438</td>
</tr>
<tr>
<td>13</td>
<td>n12_3</td>
<td>108.485</td>
<td>0.912</td>
</tr>
<tr>
<td>7</td>
<td>h_cnt[0]</td>
<td>107.364</td>
<td>0.657</td>
</tr>
<tr>
<td>6</td>
<td>v_cnt[1]</td>
<td>107.413</td>
<td>0.428</td>
</tr>
<tr>
<td>6</td>
<td>h_cnt[3]</td>
<td>107.288</td>
<td>0.572</td>
</tr>
<tr>
<td>6</td>
<td>h_cnt[4]</td>
<td>107.684</td>
<td>0.442</td>
</tr>
<tr>
<td>6</td>
<td>h_cnt[5]</td>
<td>108.115</td>
<td>0.431</td>
</tr>
<tr>
<td>6</td>
<td>h_cnt[1]</td>
<td>107.335</td>
<td>0.670</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R26C26</td>
<td>83.33%</td>
</tr>
<tr>
<td>R27C29</td>
<td>81.94%</td>
</tr>
<tr>
<td>R26C25</td>
<td>72.22%</td>
</tr>
<tr>
<td>R27C28</td>
<td>66.67%</td>
</tr>
<tr>
<td>R26C27</td>
<td>48.61%</td>
</tr>
<tr>
<td>R27C31</td>
<td>34.72%</td>
</tr>
<tr>
<td>R25C27</td>
<td>27.78%</td>
</tr>
<tr>
<td>R26C29</td>
<td>26.39%</td>
</tr>
<tr>
<td>R27C27</td>
<td>25.00%</td>
</tr>
<tr>
<td>R26C28</td>
<td>25.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
