{"vcs1":{"timestamp_begin":1678938833.271419342, "rt":0.48, "ut":0.17, "st":0.11}}
{"vcselab":{"timestamp_begin":1678938833.819653304, "rt":0.42, "ut":0.23, "st":0.09}}
{"link":{"timestamp_begin":1678938834.288201531, "rt":0.24, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678938832.956349453}
{"VCS_COMP_START_TIME": 1678938832.956349453}
{"VCS_COMP_END_TIME": 1678938834.590523166}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338980}}
{"stitch_vcselab": {"peak_mem": 238956}}
