{"vcs1":{"timestamp_begin":1711866641.861934307, "rt":0.29, "ut":0.11, "st":0.05}}
{"vcselab":{"timestamp_begin":1711866642.209480462, "rt":0.23, "ut":0.16, "st":0.02}}
{"link":{"timestamp_begin":1711866642.493145202, "rt":0.26, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711866641.611874852}
{"VCS_COMP_START_TIME": 1711866641.611874852}
{"VCS_COMP_END_TIME": 1711866642.818970505}
{"VCS_USER_OPTIONS": "-sverilog data_worker.sv data_worker_tb.sv"}
{"vcs1": {"peak_mem": 243980}}
{"stitch_vcselab": {"peak_mem": 129296}}
