#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "c:\iverilog\lib\ivl\system.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "c:\iverilog\lib\ivl\va_math.vpi";
S_0000028914ef18e0 .scope module, "tb_dp_mem_dbi" "tb_dp_mem_dbi" 2 3;
 .timescale 0 0;
v0000028914f82120_0 .var "burst", 0 0;
v0000028914f823a0_0 .var "clk", 0 0;
v0000028914f82440_0 .var "enb", 0 0;
v0000028914f824e0_0 .var "r_addr", 4 0;
v0000028914f82620_0 .net "r_data", 7 0, v0000028914f82080_0;  1 drivers
v0000028914f826c0_0 .var "ram_passed", 0 0;
v0000028914f82760_0 .var "rd", 0 0;
v0000028914f82800_0 .var "rst", 0 0;
v0000028914f82940_0 .var "w_addr", 4 0;
v0000028914f829e0_0 .var "w_data", 7 0;
v0000028914f82a80_0 .var "wr", 0 0;
S_0000028914ef4e20 .scope module, "uut" "dp_mem_merged" 2 21, 3 1 0, S_0000028914ef18e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enb";
    .port_info 3 /INPUT 1 "wr";
    .port_info 4 /INPUT 1 "rd";
    .port_info 5 /INPUT 1 "burst";
    .port_info 6 /INPUT 5 "w_addr";
    .port_info 7 /INPUT 5 "r_addr";
    .port_info 8 /INPUT 8 "w_data";
    .port_info 9 /OUTPUT 8 "r_data";
v0000028914f28ef0_0 .net "burst", 0 0, v0000028914f82120_0;  1 drivers
v0000028914f28f90_0 .net "clk", 0 0, v0000028914f823a0_0;  1 drivers
v0000028914f29030_0 .net "enb", 0 0, v0000028914f82440_0;  1 drivers
v0000028914f82e40_0 .var "error_corrected", 0 0;
v0000028914f82bc0_0 .var/i "i", 31 0;
v0000028914f821c0 .array "mem_bank0", 0 7, 11 0;
v0000028914f82ee0 .array "mem_bank1", 0 7, 11 0;
v0000028914f82580_0 .net "r_addr", 4 0, v0000028914f824e0_0;  1 drivers
v0000028914f82f80 .array "r_burst_data", 0 3, 7 0;
v0000028914f82080_0 .var "r_data", 7 0;
v0000028914f82d00_0 .net "rd", 0 0, v0000028914f82760_0;  1 drivers
v0000028914f82260_0 .net "rst", 0 0, v0000028914f82800_0;  1 drivers
v0000028914f82c60_0 .net "w_addr", 4 0, v0000028914f82940_0;  1 drivers
v0000028914f828a0_0 .net "w_data", 7 0, v0000028914f829e0_0;  1 drivers
v0000028914f82300_0 .net "wr", 0 0, v0000028914f82a80_0;  1 drivers
E_0000028914ef34e0 .event posedge, v0000028914f82260_0, v0000028914f28f90_0;
S_0000028914f241b0 .scope function.vec4.u32, "count_ones" "count_ones" 3 21, 3 21 0, S_0000028914ef4e20;
 .timescale 0 0;
; Variable count_ones is vec4 return value of scope S_0000028914f241b0
v0000028914f24340_0 .var "data", 7 0;
v0000028914f243e0_0 .var/i "j", 31 0;
TD_tb_dp_mem_dbi.uut.count_ones ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to count_ones (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028914f243e0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000028914f243e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000028914f24340_0;
    %load/vec4 v0000028914f243e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %retload/vec4 0; Load count_ones (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to count_ones (store_vec4_to_lval)
T_0.2 ;
    %load/vec4 v0000028914f243e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028914f243e0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000028914f286f0 .scope function.vec4.s8, "decode_hamming" "decode_hamming" 3 44, 3 44 0, S_0000028914ef4e20;
 .timescale 0 0;
v0000028914f28880_0 .var "code", 11 0;
v0000028914f28920_0 .var "data", 7 0;
; Variable decode_hamming is vec4 return value of scope S_0000028914f286f0
v0000028914ec2d20_0 .var "p", 3 0;
v0000028914ec2dc0_0 .var "p_calc", 3 0;
v0000028914ec2e60_0 .var "syndrome", 3 0;
TD_tb_dp_mem_dbi.uut.decode_hamming ;
    %load/vec4 v0000028914f28880_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0000028914ec2d20_0, 0, 4;
    %load/vec4 v0000028914f28880_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000028914f28920_0, 0, 8;
    %load/vec4 v0000028914f28920_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000028914f28920_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0000028914f28920_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000028914f28920_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0000028914f28920_0;
    %parti/s 1, 6, 4;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000028914ec2dc0_0, 4, 1;
    %load/vec4 v0000028914f28920_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000028914f28920_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000028914f28920_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000028914f28920_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000028914f28920_0;
    %parti/s 1, 6, 4;
    %xor;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000028914ec2dc0_0, 4, 1;
    %load/vec4 v0000028914f28920_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000028914f28920_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000028914f28920_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000028914f28920_0;
    %parti/s 1, 7, 4;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000028914ec2dc0_0, 4, 1;
    %load/vec4 v0000028914f28920_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0000028914f28920_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000028914f28920_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0000028914f28920_0;
    %parti/s 1, 7, 4;
    %xor;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000028914ec2dc0_0, 4, 1;
    %load/vec4 v0000028914ec2d20_0;
    %load/vec4 v0000028914ec2dc0_0;
    %xor;
    %store/vec4 v0000028914ec2e60_0, 0, 4;
    %load/vec4 v0000028914ec2e60_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0000028914f28920_0;
    %load/vec4 v0000028914ec2e60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %inv;
    %load/vec4 v0000028914ec2e60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0000028914f28920_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000028914f28920_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 8;
    %ret/vec4 0, 0, 8;  Assign to decode_hamming (store_vec4_to_lval)
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000028914f28920_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 8;
    %ret/vec4 0, 0, 8;  Assign to decode_hamming (store_vec4_to_lval)
T_1.5 ;
    %end;
S_0000028914ec2f00 .scope function.vec4.s12, "encode_hamming" "encode_hamming" 3 32, 3 32 0, S_0000028914ef4e20;
 .timescale 0 0;
v0000028914ec3090_0 .var "data", 7 0;
; Variable encode_hamming is vec4 return value of scope S_0000028914ec2f00
v0000028914f28e50_0 .var "p", 3 0;
TD_tb_dp_mem_dbi.uut.encode_hamming ;
    %load/vec4 v0000028914ec3090_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000028914ec3090_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0000028914ec3090_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000028914ec3090_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0000028914ec3090_0;
    %parti/s 1, 6, 4;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000028914f28e50_0, 4, 1;
    %load/vec4 v0000028914ec3090_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000028914ec3090_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000028914ec3090_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000028914ec3090_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000028914ec3090_0;
    %parti/s 1, 6, 4;
    %xor;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000028914f28e50_0, 4, 1;
    %load/vec4 v0000028914ec3090_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000028914ec3090_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000028914ec3090_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000028914ec3090_0;
    %parti/s 1, 7, 4;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000028914f28e50_0, 4, 1;
    %load/vec4 v0000028914ec3090_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0000028914ec3090_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000028914ec3090_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0000028914ec3090_0;
    %parti/s 1, 7, 4;
    %xor;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000028914f28e50_0, 4, 1;
    %load/vec4 v0000028914f28e50_0;
    %load/vec4 v0000028914ec3090_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 12;  Assign to encode_hamming (store_vec4_to_lval)
    %end;
    .scope S_0000028914ef4e20;
T_3 ;
    %wait E_0000028914ef34e0;
    %load/vec4 v0000028914f82260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028914f82bc0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000028914f82bc0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 3, v0000028914f82bc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028914f821c0, 0, 4;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 3, v0000028914f82bc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028914f82ee0, 0, 4;
    %load/vec4 v0000028914f82bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028914f82bc0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000028914f82080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028914f82e40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000028914f29030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000028914f82300_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.8, 9;
    %load/vec4 v0000028914f82d00_0;
    %nor/r;
    %and;
T_3.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0000028914f28ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028914f82bc0_0, 0, 32;
T_3.11 ;
    %load/vec4 v0000028914f82bc0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.12, 5;
    %load/vec4 v0000028914f82c60_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.13, 8;
    %load/vec4 v0000028914f828a0_0;
    %pad/u 32;
    %load/vec4 v0000028914f82bc0_0;
    %add;
    %store/vec4 v0000028914f24340_0, 0, 8;
    %callf/vec4 TD_tb_dp_mem_dbi.uut.count_ones, S_0000028914f241b0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_3.15, 8;
    %load/vec4 v0000028914f828a0_0;
    %pad/u 32;
    %load/vec4 v0000028914f82bc0_0;
    %add;
    %inv;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %load/vec4 v0000028914f828a0_0;
    %pad/u 32;
    %load/vec4 v0000028914f82bc0_0;
    %add;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %store/vec4 v0000028914ec3090_0, 0, 8;
    %callf/vec4 TD_tb_dp_mem_dbi.uut.encode_hamming, S_0000028914ec2f00;
    %load/vec4 v0000028914f82c60_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %load/vec4 v0000028914f82bc0_0;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028914f82ee0, 0, 4;
    %jmp T_3.14;
T_3.13 ;
    %load/vec4 v0000028914f828a0_0;
    %pad/u 32;
    %load/vec4 v0000028914f82bc0_0;
    %add;
    %store/vec4 v0000028914f24340_0, 0, 8;
    %callf/vec4 TD_tb_dp_mem_dbi.uut.count_ones, S_0000028914f241b0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_3.17, 8;
    %load/vec4 v0000028914f828a0_0;
    %pad/u 32;
    %load/vec4 v0000028914f82bc0_0;
    %add;
    %inv;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %load/vec4 v0000028914f828a0_0;
    %pad/u 32;
    %load/vec4 v0000028914f82bc0_0;
    %add;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %store/vec4 v0000028914ec3090_0, 0, 8;
    %callf/vec4 TD_tb_dp_mem_dbi.uut.encode_hamming, S_0000028914ec2f00;
    %load/vec4 v0000028914f82c60_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %load/vec4 v0000028914f82bc0_0;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028914f821c0, 0, 4;
T_3.14 ;
    %load/vec4 v0000028914f82bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028914f82bc0_0, 0, 32;
    %jmp T_3.11;
T_3.12 ;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v0000028914f82c60_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.19, 8;
    %load/vec4 v0000028914f828a0_0;
    %store/vec4 v0000028914f24340_0, 0, 8;
    %callf/vec4 TD_tb_dp_mem_dbi.uut.count_ones, S_0000028914f241b0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_3.21, 8;
    %load/vec4 v0000028914f828a0_0;
    %inv;
    %jmp/1 T_3.22, 8;
T_3.21 ; End of true expr.
    %load/vec4 v0000028914f828a0_0;
    %jmp/0 T_3.22, 8;
 ; End of false expr.
    %blend;
T_3.22;
    %store/vec4 v0000028914ec3090_0, 0, 8;
    %callf/vec4 TD_tb_dp_mem_dbi.uut.encode_hamming, S_0000028914ec2f00;
    %load/vec4 v0000028914f82c60_0;
    %parti/s 4, 0, 2;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028914f82ee0, 0, 4;
    %jmp T_3.20;
T_3.19 ;
    %load/vec4 v0000028914f828a0_0;
    %store/vec4 v0000028914f24340_0, 0, 8;
    %callf/vec4 TD_tb_dp_mem_dbi.uut.count_ones, S_0000028914f241b0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_3.23, 8;
    %load/vec4 v0000028914f828a0_0;
    %inv;
    %jmp/1 T_3.24, 8;
T_3.23 ; End of true expr.
    %load/vec4 v0000028914f828a0_0;
    %jmp/0 T_3.24, 8;
 ; End of false expr.
    %blend;
T_3.24;
    %store/vec4 v0000028914ec3090_0, 0, 8;
    %callf/vec4 TD_tb_dp_mem_dbi.uut.encode_hamming, S_0000028914ec2f00;
    %load/vec4 v0000028914f82c60_0;
    %parti/s 4, 0, 2;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028914f821c0, 0, 4;
T_3.20 ;
T_3.10 ;
T_3.6 ;
    %load/vec4 v0000028914f82300_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.27, 9;
    %load/vec4 v0000028914f82d00_0;
    %and;
T_3.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0000028914f28ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.28, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028914f82bc0_0, 0, 32;
T_3.30 ;
    %load/vec4 v0000028914f82bc0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.31, 5;
    %load/vec4 v0000028914f82580_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.32, 8;
    %load/vec4 v0000028914f82580_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %load/vec4 v0000028914f82bc0_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000028914f82ee0, 4;
    %store/vec4 v0000028914f28880_0, 0, 12;
    %callf/vec4 TD_tb_dp_mem_dbi.uut.decode_hamming, S_0000028914f286f0;
    %pad/u 9;
    %split/vec4 8;
    %ix/getv/s 3, v0000028914f82bc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028914f82f80, 0, 4;
    %assign/vec4 v0000028914f82e40_0, 0;
    %jmp T_3.33;
T_3.32 ;
    %load/vec4 v0000028914f82580_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %load/vec4 v0000028914f82bc0_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000028914f821c0, 4;
    %store/vec4 v0000028914f28880_0, 0, 12;
    %callf/vec4 TD_tb_dp_mem_dbi.uut.decode_hamming, S_0000028914f286f0;
    %pad/u 9;
    %split/vec4 8;
    %ix/getv/s 3, v0000028914f82bc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028914f82f80, 0, 4;
    %assign/vec4 v0000028914f82e40_0, 0;
T_3.33 ;
    %load/vec4 v0000028914f82e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.34, 8;
    %load/vec4 v0000028914f82580_0;
    %pad/u 32;
    %load/vec4 v0000028914f82bc0_0;
    %add;
    %vpi_call 3 109 "$display", "Error corrected at address %d", S<0,vec4,u32> {1 0 0};
T_3.34 ;
    %load/vec4 v0000028914f82bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028914f82bc0_0, 0, 32;
    %jmp T_3.30;
T_3.31 ;
    %jmp T_3.29;
T_3.28 ;
    %load/vec4 v0000028914f82580_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.36, 8;
    %load/vec4 v0000028914f82580_0;
    %parti/s 4, 0, 2;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000028914f82ee0, 4;
    %store/vec4 v0000028914f28880_0, 0, 12;
    %callf/vec4 TD_tb_dp_mem_dbi.uut.decode_hamming, S_0000028914f286f0;
    %pad/u 9;
    %split/vec4 8;
    %assign/vec4 v0000028914f82080_0, 0;
    %assign/vec4 v0000028914f82e40_0, 0;
    %jmp T_3.37;
T_3.36 ;
    %load/vec4 v0000028914f82580_0;
    %parti/s 4, 0, 2;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000028914f821c0, 4;
    %store/vec4 v0000028914f28880_0, 0, 12;
    %callf/vec4 TD_tb_dp_mem_dbi.uut.decode_hamming, S_0000028914f286f0;
    %pad/u 9;
    %split/vec4 8;
    %assign/vec4 v0000028914f82080_0, 0;
    %assign/vec4 v0000028914f82e40_0, 0;
T_3.37 ;
    %load/vec4 v0000028914f82e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.38, 8;
    %vpi_call 3 118 "$display", "Error corrected at address %d", v0000028914f82580_0 {0 0 0};
T_3.38 ;
T_3.29 ;
T_3.25 ;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000028914ef18e0;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0000028914f823a0_0;
    %inv;
    %store/vec4 v0000028914f823a0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000028914ef18e0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028914f823a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028914f82800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028914f82440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028914f82a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028914f82760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028914f82120_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000028914f82940_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000028914f824e0_0, 0, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028914f829e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028914f826c0_0, 0, 1;
    %vpi_call 2 51 "$dumpfile", "dp_mem_tb.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000028914ef18e0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028914f82800_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028914f82800_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028914f82440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028914f82a80_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000028914f82940_0, 0, 5;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0000028914f829e0_0, 0, 8;
    %delay 10, 0;
    %vpi_call 2 68 "$display", "Written Data to Bank 0 at address %d: %b", v0000028914f82940_0, v0000028914f829e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028914f82a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028914f82760_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000028914f824e0_0, 0, 5;
    %delay 10, 0;
    %vpi_call 2 74 "$display", "Read Data from Bank 0 at address %d: %b", v0000028914f824e0_0, v0000028914f82620_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028914f82760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028914f82a80_0, 0, 1;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0000028914f82940_0, 0, 5;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0000028914f829e0_0, 0, 8;
    %delay 10, 0;
    %vpi_call 2 82 "$display", "Written Data to Bank 1 at address %d: %b", v0000028914f82940_0, v0000028914f829e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028914f82a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028914f82760_0, 0, 1;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0000028914f824e0_0, 0, 5;
    %delay 10, 0;
    %vpi_call 2 88 "$display", "Read Data from Bank 1 at address %d: %b", v0000028914f824e0_0, v0000028914f82620_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028914f82760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028914f82a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028914f82120_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000028914f82940_0, 0, 5;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0000028914f829e0_0, 0, 8;
    %delay 10, 0;
    %vpi_call 2 97 "$display", "Burst Write: Written Data to Bank 0 at address %d: %b", v0000028914f82940_0, v0000028914f829e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028914f82120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028914f82a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028914f82760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028914f82120_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000028914f824e0_0, 0, 5;
    %delay 40, 0;
    %vpi_call 2 106 "$display", "Burst Read: Read Data from Bank 0 at address %d: %b", v0000028914f824e0_0, v0000028914f82620_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028914f82760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028914f82120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028914f82a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028914f82120_0, 0, 1;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000028914f82940_0, 0, 5;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0000028914f829e0_0, 0, 8;
    %delay 10, 0;
    %vpi_call 2 116 "$display", "Burst Write: Written Data to Bank 1 at address %d: %b", v0000028914f82940_0, v0000028914f829e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028914f82120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028914f82a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028914f82760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028914f82120_0, 0, 1;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000028914f824e0_0, 0, 5;
    %delay 40, 0;
    %vpi_call 2 125 "$display", "Burst Read: Read Data from Bank 1 at address %d: %b", v0000028914f824e0_0, v0000028914f82620_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028914f82760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028914f82120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028914f82a80_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000028914f82940_0, 0, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000028914f829e0_0, 0, 8;
    %delay 10, 0;
    %vpi_call 2 134 "$display", "Written Data at address %d: %b", v0000028914f82940_0, v0000028914f829e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028914f82a80_0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028914f821c0, 4;
    %parti/s 1, 2, 3;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028914f821c0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028914f82760_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000028914f824e0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028914f82760_0, 0, 1;
    %vpi_call 2 144 "$display", "Hamming Code Correction Test:" {0 0 0};
    %vpi_call 2 145 "$display", "Read Data after Error Correction: %b, Expected: 11111111", v0000028914f82620_0 {0 0 0};
    %load/vec4 v0000028914f826c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %vpi_call 2 149 "$display", "All Tests Passed: The RAM is functioning correctly." {0 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call 2 151 "$display", "Some Tests Failed: The RAM has issues." {0 0 0};
T_5.1 ;
    %delay 20, 0;
    %vpi_call 2 156 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "dualPortFinal_tb.v";
    "./dualPortFinal.v";
