NDFramePage.OnPageTitleLoaded("File3:mvau_timesim_tb_v3.sv","mvau_timesim_tb_v3.sv");NDSummary.OnSummaryLoaded("File3:mvau_timesim_tb_v3.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Initial blocks","Initial"],["Module","Module"],["Signals","Signal"]],[[178,0,3,"Module","Module"],[179,0,5,"<span class=\"Qualifier\">mvau_tb_v3.</span>&#8203;sv (testbench)","mvau_tb_v3.sv"],[180,0,3,"Signals","Signals"],[181,0,6,"aresetn","aresetn"],[182,0,6,"rready","rready"],[183,0,6,"wready","wready"],[184,0,6,"out_v","out_v"],[185,0,6,"out","out"],[186,0,6,"out_packed","out_packed"],[187,0,6,"in_v","in_v"],[188,0,6,"in_mat","in_mat"],[189,0,6,"in","in"],[190,0,6,"mvau_beh","mvau_beh"],[191,0,6,"test_count","test_count"],[192,0,6,"latency","latency"],[193,0,6,"sim_start","sim_start"],[194,0,6,"do_comp","do_comp"],[195,0,3,"Initial blocks","Initial_blocks"],[196,0,4,"CLK_RST_GEN","CLK_RST_GEN"],[197,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[198,0,0,"CLK_GEN","CLK_GEN"],[199,0,0,"INP_MAT_GEN","INP_MAT_GEN"],[200,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"],[201,0,3,"Sequential Always Blocks","Sequential_Always_Blocks"],[202,0,2,"CALC_LATENCY","CALC_LATENCY"],[203,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(2)"],[204,0,1,"Input Ready","Input_Ready"],[205,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(3)"],[206,0,0,"Counters","Counters"],[207,0,0,"INP_GEN","INP_GEN"]]);