# CONAS v3.0 output file
#
# Processor name: ARM 7
#
8 ; memory word width
#
32 ; address width
#
#
# Original file: C:/ARH/ARM/zad 2.1.4.a
#
#
<1,0>	                      ;        org 0
<2,0>	00000000  4C 00 9F E5 ;        ldr r0,IZVOR
<3,0>	00000004  50 10 9F E5 ;        ldr r1,ODRED
<4,0>	00000008  05 20 A0 E3 ;        mov r2,#5
<5,0>	0000000C  44 60 9F E5 ;        ldr r6,MASKA
<6,0>	00000010  34 80 9F E5 ;        ldr r8,JEDN
<7,0>	00000014  34 70 9F E5 ;        ldr r7,PREDZNAK
<8,0>	                      ;
<9,0>	00000018  01 20 52 E2 ;PETLJA  subs r2,r2,#1
<10,0>	0000001C  09 00 00 0A ;        beq KRAJ
<11,0>	00000020  04 30 90 E4 ;        ldr r3,[r0],#4
<12,0>	00000024  00 40 A0 E3 ;        mov r4,#0
<13,0>	00000028  06 50 13 E0 ;        ands r5,r3,r6
<14,0>	0000002C  02 00 00 0A ;        beq POZ
<15,0>	                      ;
<16,0>	00000030  08 40 A0 E1 ;NEG     mov r4,r8
<17,0>	00000034  07 30 03 E0 ;        and r3,r3,r7
<18,0>	00000038  00 30 63 E2 ;        rsb r3,r3,#0
<19,0>	                      ;
<20,0>	0000003C  04 30 81 E4 ;POZ     str r3,[r1],#4
<21,0>	00000040  04 40 81 E4 ;        str r4,[r1],#4
<22,0>	00000044  F3 FF FF EA ;        B PETLJA
<23,0>	                      ;
<24,0>	00000048  40 E2 01 EF ;KRAJ swi 123456        
<25,0>	                      ;
<26,0>	                      ;
<27,0>	                      ;
<28,0>	                      ;
<29,0>	                      ;
<30,0>	0000004C! FF FF FF FF ;JEDN dw 0xFFFFFFFF
<31,0>	00000050! FF FF FF 7F ;PREDZNAK dw 0x7FFFFFFF
<32,0>	00000054! 00 80 00 00 ;IZVOR dw 0x8000
<33,0>	00000058! 00 00 00 80 ;MASKA dw 0x80000000
<34,0>	0000005C! 00 60 00 00 ;ODRED dw 0x6000
<35,0>	                      ;        org 0x6000
<36,0>	00006000! 01 00 00 80 ;                dw 0x80000001,1,0x80000002,0x80000003,5
|         01 00 00 00
|         02 00 00 80
|         03 00 00 80
|         05 00 00 00
<37,0>	                      ;        org 0x8000
<38,0>	00008000! 01 00 00 80 ;                dw 0x80000001,1,0x80000002,0x80000003,5
|         01 00 00 00
|         02 00 00 80
|         03 00 00 80
|         05 00 00 00
#
# Debug Data
#
.debug:
<!32,0> <!34,0> <!36,0> <!38,0> 
#
#
# Assembling: OK