

================================================================
== Vitis HLS Report for 'load_vec'
================================================================
* Date:           Thu Apr 24 21:11:36 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        kernel_rmsnorm
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------+--------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                    |                          |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |              Instance              |          Module          |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +------------------------------------+--------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_load_vec_Pipeline_mem_rd_fu_82  |load_vec_Pipeline_mem_rd  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------+--------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      72|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|      68|     135|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     569|    -|
|Register         |        -|     -|     202|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     270|     776|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------+---------+----+----+-----+-----+
    |              Instance              |          Module          | BRAM_18K| DSP| FF | LUT | URAM|
    +------------------------------------+--------------------------+---------+----+----+-----+-----+
    |grp_load_vec_Pipeline_mem_rd_fu_82  |load_vec_Pipeline_mem_rd  |        0|   0|  68|  135|    0|
    +------------------------------------+--------------------------+---------+----+----+-----+-----+
    |Total                               |                          |        0|   0|  68|  135|    0|
    +------------------------------------+--------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |icmp_ln9_fu_92_p2  |      icmp|   0|  0|  39|          32|           1|
    |ap_block_state1    |        or|   0|  0|   2|           1|           1|
    |empty_fu_102_p3    |    select|   0|  0|  31|           1|          31|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  72|          34|          33|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  401|         75|    1|         75|
    |ap_done                 |    9|          2|    1|          2|
    |gmem0_blk_n_AR          |    9|          2|    1|          2|
    |m_axi_gmem0_0_ARADDR    |   14|          3|   64|        192|
    |m_axi_gmem0_0_ARBURST   |    9|          2|    2|          4|
    |m_axi_gmem0_0_ARCACHE   |    9|          2|    4|          8|
    |m_axi_gmem0_0_ARID      |    9|          2|    1|          2|
    |m_axi_gmem0_0_ARLEN     |   14|          3|   32|         96|
    |m_axi_gmem0_0_ARLOCK    |    9|          2|    2|          4|
    |m_axi_gmem0_0_ARPROT    |    9|          2|    3|          6|
    |m_axi_gmem0_0_ARQOS     |    9|          2|    4|          8|
    |m_axi_gmem0_0_ARREGION  |    9|          2|    4|          8|
    |m_axi_gmem0_0_ARSIZE    |    9|          2|    3|          6|
    |m_axi_gmem0_0_ARUSER    |    9|          2|    1|          2|
    |m_axi_gmem0_0_ARVALID   |   14|          3|    1|          3|
    |m_axi_gmem0_0_RREADY    |    9|          2|    1|          2|
    |real_start              |    9|          2|    1|          2|
    |vec_size_c_blk_n        |    9|          2|    1|          2|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  569|        112|  127|        424|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                        |  74|   0|   74|          0|
    |ap_done_reg                                      |   1|   0|    1|          0|
    |empty_reg_150                                    |  31|   0|   31|          0|
    |grp_load_vec_Pipeline_mem_rd_fu_82_ap_start_reg  |   1|   0|    1|          0|
    |start_once_reg                                   |   1|   0|    1|          0|
    |trunc_ln9_2_reg_155                              |  62|   0|   62|          0|
    |vec_size_read_reg_145                            |  32|   0|   32|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            | 202|   0|  202|          0|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|      load_vec|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|      load_vec|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|      load_vec|  return value|
|start_full_n                 |   in|    1|  ap_ctrl_hs|      load_vec|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|      load_vec|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|      load_vec|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|      load_vec|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|      load_vec|  return value|
|start_out                    |  out|    1|  ap_ctrl_hs|      load_vec|  return value|
|start_write                  |  out|    1|  ap_ctrl_hs|      load_vec|  return value|
|m_axi_gmem0_0_AWVALID        |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWREADY        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWADDR         |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWID           |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWLEN          |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWSIZE         |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWBURST        |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWLOCK         |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWCACHE        |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWPROT         |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWQOS          |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWREGION       |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWUSER         |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_WVALID         |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_WREADY         |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_WDATA          |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_WSTRB          |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_WLAST          |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_WID            |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_WUSER          |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARVALID        |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARREADY        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARADDR         |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARID           |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARLEN          |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARSIZE         |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARBURST        |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARLOCK         |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARCACHE        |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARPROT         |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARQOS          |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARREGION       |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARUSER         |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_RVALID         |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_RREADY         |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_RDATA          |   in|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_RLAST          |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_RID            |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_RFIFONUM       |   in|    9|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_RUSER          |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_RRESP          |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_BVALID         |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_BREADY         |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_BRESP          |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_BID            |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_BUSER          |   in|    1|       m_axi|         gmem0|       pointer|
|i_vec                        |   in|   64|     ap_none|         i_vec|        scalar|
|vec_size                     |   in|   32|     ap_none|      vec_size|        scalar|
|vec_size_c_din               |  out|   32|     ap_fifo|    vec_size_c|       pointer|
|vec_size_c_full_n            |   in|    1|     ap_fifo|    vec_size_c|       pointer|
|vec_size_c_write             |  out|    1|     ap_fifo|    vec_size_c|       pointer|
|vec_size_c_num_data_valid    |   in|    3|     ap_fifo|    vec_size_c|       pointer|
|vec_size_c_fifo_cap          |   in|    3|     ap_fifo|    vec_size_c|       pointer|
|vec_stream_1_din             |  out|   32|     ap_fifo|  vec_stream_1|       pointer|
|vec_stream_1_full_n          |   in|    1|     ap_fifo|  vec_stream_1|       pointer|
|vec_stream_1_write           |  out|    1|     ap_fifo|  vec_stream_1|       pointer|
|vec_stream_1_num_data_valid  |   in|    3|     ap_fifo|  vec_stream_1|       pointer|
|vec_stream_1_fifo_cap        |   in|    3|     ap_fifo|  vec_stream_1|       pointer|
+-----------------------------+-----+-----+------------+--------------+--------------+

