0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sim_1/imports/DigEng_Proj_T3_model/TOP_LEVEL_tb.vhd,1678923440,vhdl,,,,top_level_tb,,,,,,,,
C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sim_1/new/SRAM_Model.vhd,1551204381,vhdl,C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sim_1/imports/DigEng_Proj_T3_model/TOP_LEVEL_tb.vhd,,,sram_model,,,,,,,,
C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/Debouncer.vhd,1510137500,vhdl,C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/TOP_LEVEL.vhd,,,debouncer,,,,,,,,
C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/DigEng.vhd,1361900359,vhdl,C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/Param_Counter.vhd;C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/STUDENT_AREA.vhd;C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/new/Param_Counter_UpDown.vhd,,,digeng,,,,,,,,
C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/Param_Counter.vhd,1450114156,vhdl,C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/STUDENT_AREA.vhd,,,param_counter,,,,,,,,
C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/SPI_MASTER.vhd,1551205705,vhdl,C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/TOP_LEVEL.vhd,,,spi_master,,,,,,,,
C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/STUDENT_AREA.vhd,1678913182,vhdl,C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/TOP_LEVEL.vhd,,,student_area,,,,,,,,
C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/TOP_LEVEL.vhd,1646742595,vhdl,C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sim_1/imports/DigEng_Proj_T3_model/TOP_LEVEL_tb.vhd,,,top_level,,,,,,,,
C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/ip/CLK_GEN/CLK_GEN.v,1549479117,verilog,C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/TOP_LEVEL.vhd,,,\CLK_GEN\,,,../../../../DE_Project_T3.srcs/sources_1/ip/CLK_GEN,,,,,
C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/ip/CLK_GEN/CLK_GEN_clk_wiz.v,1549479116,verilog,,C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/ip/CLK_GEN/CLK_GEN.v,,CLK_GEN_clk_wiz,,,../../../../DE_Project_T3.srcs/sources_1/ip/CLK_GEN,,,,,
C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/new/Param_Counter_UpDown.vhd,1678911907,vhdl,C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/STUDENT_AREA.vhd,,,param_counter_updown,,,,,,,,
