

================================================================
== Vitis HLS Report for 'STDCpt_2048_3_ap_int_16_s'
================================================================
* Date:           Tue Jul 25 02:51:32 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.998 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    14603|    14603|  0.146 ms|  0.146 ms|  14603|  14603|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sum_V_6_loc = alloca i64 1"   --->   Operation 35 'alloca' 'sum_V_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sum_V_4_loc = alloca i64 1"   --->   Operation 36 'alloca' 'sum_V_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sum_V_2_loc = alloca i64 1"   --->   Operation 37 'alloca' 'sum_V_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sum_V_loc = alloca i64 1"   --->   Operation 38 'alloca' 'sum_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%RRi_V = alloca i64 1" [../include/stdCpt.hpp:46]   --->   Operation 39 'alloca' 'RRi_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%RRo_V = alloca i64 1" [../include/stdCpt.hpp:47]   --->   Operation 40 'alloca' 'RRo_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%RIi_V = alloca i64 1" [../include/stdCpt.hpp:48]   --->   Operation 41 'alloca' 'RIi_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%RIo_V = alloca i64 1" [../include/stdCpt.hpp:49]   --->   Operation 42 'alloca' 'RIo_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%deviation_list_R_i = alloca i64 1"   --->   Operation 43 'alloca' 'deviation_list_R_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%deviation_list_I_i = alloca i64 1"   --->   Operation 44 'alloca' 'deviation_list_I_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 45 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (0.00ns)   --->   "%call_ln0 = call void @STDCpt<2048, 3, ap_int<16> >_Pipeline_loop_2, i16 %RRi_V, i16 %RIi_V, i16 %stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i, i16 %stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln0 = call void @STDCpt<2048, 3, ap_int<16> >_Pipeline_loop_2, i16 %RRi_V, i16 %RIi_V, i16 %stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i, i16 %stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%empty_323 = wait i32 @_ssdm_op_Wait"   --->   Operation 48 'wait' 'empty_323' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln0 = call void @STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_21_1, i16 %RRi_V, i16 %sum_V_loc"   --->   Operation 49 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 50 [2/2] (0.00ns)   --->   "%call_ln0 = call void @STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_21_17, i16 %RIi_V, i16 %sum_V_2_loc"   --->   Operation 50 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.57>
ST_4 : Operation 51 [1/2] (3.57ns)   --->   "%call_ln0 = call void @STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_21_1, i16 %RRi_V, i16 %sum_V_loc"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 52 [1/2] (3.57ns)   --->   "%call_ln0 = call void @STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_21_17, i16 %RIi_V, i16 %sum_V_2_loc"   --->   Operation 52 'call' 'call_ln0' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 6.48>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%sum_V_loc_load = load i16 %sum_V_loc"   --->   Operation 53 'load' 'sum_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1558 = sext i16 %sum_V_loc_load"   --->   Operation 54 'sext' 'sext_ln1558' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_loc_load, i32 15"   --->   Operation 55 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (2.07ns)   --->   "%sub_ln1558 = sub i17 0, i17 %sext_ln1558"   --->   Operation 56 'sub' 'sub_ln1558' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %sub_ln1558, i32 11, i32 16"   --->   Operation 57 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln1558 = zext i6 %tmp_s"   --->   Operation 58 'zext' 'zext_ln1558' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln1558_2 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %sum_V_loc_load, i32 11, i32 15"   --->   Operation 59 'partselect' 'trunc_ln1558_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.82ns)   --->   "%sub_ln1558_1 = sub i7 0, i7 %zext_ln1558"   --->   Operation 60 'sub' 'sub_ln1558_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1558_1 = sext i5 %trunc_ln1558_2"   --->   Operation 61 'sext' 'sext_ln1558_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1558_1 = zext i6 %sext_ln1558_1"   --->   Operation 62 'zext' 'zext_ln1558_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.99ns)   --->   "%average_R_V = select i1 %tmp, i7 %sub_ln1558_1, i7 %zext_ln1558_1"   --->   Operation 63 'select' 'average_R_V' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 64 [2/2] (1.58ns)   --->   "%call_ln61 = call void @stdDeviationList, i16 %RRi_V, i7 %average_R_V, i16 %deviation_list_R_i, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [../include/stdCpt.hpp:61]   --->   Operation 64 'call' 'call_ln61' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln61 = call void @stdDeviationList, i16 %RRi_V, i7 %average_R_V, i16 %deviation_list_R_i, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [../include/stdCpt.hpp:61]   --->   Operation 65 'call' 'call_ln61' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 6.48>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%sum_V_2_loc_load = load i16 %sum_V_2_loc"   --->   Operation 66 'load' 'sum_V_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1558_2 = sext i16 %sum_V_2_loc_load"   --->   Operation 67 'sext' 'sext_ln1558_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_2_loc_load, i32 15"   --->   Operation 68 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (2.07ns)   --->   "%sub_ln1558_2 = sub i17 0, i17 %sext_ln1558_2"   --->   Operation 69 'sub' 'sub_ln1558_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %sub_ln1558_2, i32 11, i32 16"   --->   Operation 70 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1558_2 = zext i6 %tmp_18"   --->   Operation 71 'zext' 'zext_ln1558_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln1558_5 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %sum_V_2_loc_load, i32 11, i32 15"   --->   Operation 72 'partselect' 'trunc_ln1558_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (1.82ns)   --->   "%sub_ln1558_3 = sub i7 0, i7 %zext_ln1558_2"   --->   Operation 73 'sub' 'sub_ln1558_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1558_3 = sext i5 %trunc_ln1558_5"   --->   Operation 74 'sext' 'sext_ln1558_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1558_3 = zext i6 %sext_ln1558_3"   --->   Operation 75 'zext' 'zext_ln1558_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.99ns)   --->   "%av_V = select i1 %tmp_27, i7 %sub_ln1558_3, i7 %zext_ln1558_3"   --->   Operation 76 'select' 'av_V' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 77 [2/2] (1.58ns)   --->   "%call_ln63 = call void @stdDeviationList, i16 %RIi_V, i7 %av_V, i16 %deviation_list_I_i, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [../include/stdCpt.hpp:63]   --->   Operation 77 'call' 'call_ln63' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 78 [2/2] (0.00ns)   --->   "%call_ln0 = call void @STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_32_1, i16 %deviation_list_R_i, i16 %sum_V_4_loc"   --->   Operation 78 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.57>
ST_8 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln63 = call void @stdDeviationList, i16 %RIi_V, i7 %av_V, i16 %deviation_list_I_i, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [../include/stdCpt.hpp:63]   --->   Operation 79 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 80 [1/2] (3.57ns)   --->   "%call_ln0 = call void @STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_32_1, i16 %deviation_list_R_i, i16 %sum_V_4_loc"   --->   Operation 80 'call' 'call_ln0' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 81 [2/2] (0.00ns)   --->   "%call_ln0 = call void @STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_32_18, i16 %deviation_list_I_i, i16 %sum_V_6_loc"   --->   Operation 81 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.57>
ST_10 : Operation 82 [1/2] (3.57ns)   --->   "%call_ln0 = call void @STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_32_18, i16 %deviation_list_I_i, i16 %sum_V_6_loc"   --->   Operation 82 'call' 'call_ln0' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 4.89>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%sum_V_4_loc_load = load i16 %sum_V_4_loc"   --->   Operation 83 'load' 'sum_V_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%sum_V_6_loc_load = load i16 %sum_V_6_loc"   --->   Operation 84 'load' 'sum_V_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1558_4 = sext i16 %sum_V_4_loc_load"   --->   Operation 85 'sext' 'sext_ln1558_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_4_loc_load, i32 15"   --->   Operation 86 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (2.07ns)   --->   "%sub_ln1558_4 = sub i17 0, i17 %sext_ln1558_4"   --->   Operation 87 'sub' 'sub_ln1558_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %sub_ln1558_4, i32 11, i32 16"   --->   Operation 88 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln1558_4 = zext i6 %tmp_19"   --->   Operation 89 'zext' 'zext_ln1558_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln1558_8 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %sum_V_4_loc_load, i32 11, i32 15"   --->   Operation 90 'partselect' 'trunc_ln1558_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (1.82ns)   --->   "%sub_ln1558_5 = sub i7 0, i7 %zext_ln1558_4"   --->   Operation 91 'sub' 'sub_ln1558_5' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln1558_5 = sext i5 %trunc_ln1558_8"   --->   Operation 92 'sext' 'sext_ln1558_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1558_5 = zext i6 %sext_ln1558_5"   --->   Operation 93 'zext' 'zext_ln1558_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.99ns)   --->   "%variance_R_V = select i1 %tmp_28, i7 %sub_ln1558_5, i7 %zext_ln1558_5"   --->   Operation 94 'select' 'variance_R_V' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1558_6 = sext i16 %sum_V_6_loc_load"   --->   Operation 95 'sext' 'sext_ln1558_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_6_loc_load, i32 15"   --->   Operation 96 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (2.07ns)   --->   "%sub_ln1558_6 = sub i17 0, i17 %sext_ln1558_6"   --->   Operation 97 'sub' 'sub_ln1558_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %sub_ln1558_6, i32 11, i32 16"   --->   Operation 98 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln1558_6 = zext i6 %tmp_20"   --->   Operation 99 'zext' 'zext_ln1558_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln1558_s = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %sum_V_6_loc_load, i32 11, i32 15"   --->   Operation 100 'partselect' 'trunc_ln1558_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (1.82ns)   --->   "%sub_ln1558_7 = sub i7 0, i7 %zext_ln1558_6"   --->   Operation 101 'sub' 'sub_ln1558_7' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln1558_7 = sext i5 %trunc_ln1558_s"   --->   Operation 102 'sext' 'sext_ln1558_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln1558_7 = zext i6 %sext_ln1558_7"   --->   Operation 103 'zext' 'zext_ln1558_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.99ns)   --->   "%variance_I_V = select i1 %tmp_29, i7 %sub_ln1558_7, i7 %zext_ln1558_7"   --->   Operation 104 'select' 'variance_I_V' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.86>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%p_x_assign71 = sext i7 %variance_R_V"   --->   Operation 105 'sext' 'p_x_assign71' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [5/5] (8.86ns)   --->   "%p_x_assign = sitofp i32 %p_x_assign71"   --->   Operation 106 'sitofp' 'p_x_assign' <Predicate = true> <Delay = 8.86> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.86> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%p_x_assign_172 = sext i7 %variance_I_V"   --->   Operation 107 'sext' 'p_x_assign_172' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [5/5] (8.86ns)   --->   "%p_x_assign_1 = sitofp i32 %p_x_assign_172"   --->   Operation 108 'sitofp' 'p_x_assign_1' <Predicate = true> <Delay = 8.86> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.86> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.86>
ST_13 : Operation 109 [4/5] (8.86ns)   --->   "%p_x_assign = sitofp i32 %p_x_assign71"   --->   Operation 109 'sitofp' 'p_x_assign' <Predicate = true> <Delay = 8.86> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.86> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 110 [4/5] (8.86ns)   --->   "%p_x_assign_1 = sitofp i32 %p_x_assign_172"   --->   Operation 110 'sitofp' 'p_x_assign_1' <Predicate = true> <Delay = 8.86> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.86> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.86>
ST_14 : Operation 111 [3/5] (8.86ns)   --->   "%p_x_assign = sitofp i32 %p_x_assign71"   --->   Operation 111 'sitofp' 'p_x_assign' <Predicate = true> <Delay = 8.86> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.86> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 112 [3/5] (8.86ns)   --->   "%p_x_assign_1 = sitofp i32 %p_x_assign_172"   --->   Operation 112 'sitofp' 'p_x_assign_1' <Predicate = true> <Delay = 8.86> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.86> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.86>
ST_15 : Operation 113 [2/5] (8.86ns)   --->   "%p_x_assign = sitofp i32 %p_x_assign71"   --->   Operation 113 'sitofp' 'p_x_assign' <Predicate = true> <Delay = 8.86> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.86> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 114 [2/5] (8.86ns)   --->   "%p_x_assign_1 = sitofp i32 %p_x_assign_172"   --->   Operation 114 'sitofp' 'p_x_assign_1' <Predicate = true> <Delay = 8.86> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.86> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.86>
ST_16 : Operation 115 [1/5] (8.86ns)   --->   "%p_x_assign = sitofp i32 %p_x_assign71"   --->   Operation 115 'sitofp' 'p_x_assign' <Predicate = true> <Delay = 8.86> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.86> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 116 [1/5] (8.86ns)   --->   "%p_x_assign_1 = sitofp i32 %p_x_assign_172"   --->   Operation 116 'sitofp' 'p_x_assign_1' <Predicate = true> <Delay = 8.86> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.86> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.12>
ST_17 : Operation 117 [12/12] (8.12ns)   --->   "%val = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 117 'fsqrt' 'val' <Predicate = true> <Delay = 8.12> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 118 [12/12] (8.12ns)   --->   "%val_1 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 118 'fsqrt' 'val_1' <Predicate = true> <Delay = 8.12> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.12>
ST_18 : Operation 119 [11/12] (8.12ns)   --->   "%val = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 119 'fsqrt' 'val' <Predicate = true> <Delay = 8.12> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 120 [11/12] (8.12ns)   --->   "%val_1 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 120 'fsqrt' 'val_1' <Predicate = true> <Delay = 8.12> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.12>
ST_19 : Operation 121 [10/12] (8.12ns)   --->   "%val = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 121 'fsqrt' 'val' <Predicate = true> <Delay = 8.12> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 122 [10/12] (8.12ns)   --->   "%val_1 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 122 'fsqrt' 'val_1' <Predicate = true> <Delay = 8.12> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.12>
ST_20 : Operation 123 [9/12] (8.12ns)   --->   "%val = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 123 'fsqrt' 'val' <Predicate = true> <Delay = 8.12> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 124 [9/12] (8.12ns)   --->   "%val_1 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 124 'fsqrt' 'val_1' <Predicate = true> <Delay = 8.12> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.12>
ST_21 : Operation 125 [8/12] (8.12ns)   --->   "%val = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 125 'fsqrt' 'val' <Predicate = true> <Delay = 8.12> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 126 [8/12] (8.12ns)   --->   "%val_1 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 126 'fsqrt' 'val_1' <Predicate = true> <Delay = 8.12> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.12>
ST_22 : Operation 127 [7/12] (8.12ns)   --->   "%val = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 127 'fsqrt' 'val' <Predicate = true> <Delay = 8.12> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 128 [7/12] (8.12ns)   --->   "%val_1 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 128 'fsqrt' 'val_1' <Predicate = true> <Delay = 8.12> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.12>
ST_23 : Operation 129 [6/12] (8.12ns)   --->   "%val = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 129 'fsqrt' 'val' <Predicate = true> <Delay = 8.12> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 130 [6/12] (8.12ns)   --->   "%val_1 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 130 'fsqrt' 'val_1' <Predicate = true> <Delay = 8.12> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.12>
ST_24 : Operation 131 [5/12] (8.12ns)   --->   "%val = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 131 'fsqrt' 'val' <Predicate = true> <Delay = 8.12> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 132 [5/12] (8.12ns)   --->   "%val_1 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 132 'fsqrt' 'val_1' <Predicate = true> <Delay = 8.12> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.12>
ST_25 : Operation 133 [4/12] (8.12ns)   --->   "%val = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 133 'fsqrt' 'val' <Predicate = true> <Delay = 8.12> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 134 [4/12] (8.12ns)   --->   "%val_1 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 134 'fsqrt' 'val_1' <Predicate = true> <Delay = 8.12> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 8.12>
ST_26 : Operation 135 [3/12] (8.12ns)   --->   "%val = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 135 'fsqrt' 'val' <Predicate = true> <Delay = 8.12> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 136 [3/12] (8.12ns)   --->   "%val_1 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 136 'fsqrt' 'val_1' <Predicate = true> <Delay = 8.12> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 8.12>
ST_27 : Operation 137 [2/12] (8.12ns)   --->   "%val = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 137 'fsqrt' 'val' <Predicate = true> <Delay = 8.12> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 138 [2/12] (8.12ns)   --->   "%val_1 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 138 'fsqrt' 'val_1' <Predicate = true> <Delay = 8.12> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 8.12>
ST_28 : Operation 139 [1/12] (8.12ns)   --->   "%val = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 139 'fsqrt' 'val' <Predicate = true> <Delay = 8.12> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 140 [1/12] (8.12ns)   --->   "%val_1 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 140 'fsqrt' 'val_1' <Predicate = true> <Delay = 8.12> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 8.99>
ST_29 : Operation 141 [1/1] (0.00ns)   --->   "%reg = bitcast i32 %val" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 141 'bitcast' 'reg' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 142 [1/1] (0.00ns)   --->   "%empty_324 = trunc i32 %reg" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 142 'trunc' 'empty_324' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %reg, i32 31" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 143 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 144 [1/1] (0.00ns)   --->   "%exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %reg, i32 23, i32 30"   --->   Operation 144 'partselect' 'exp' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 145 [1/1] (0.00ns)   --->   "%exp_i = zext i8 %exp"   --->   Operation 145 'zext' 'exp_i' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 146 [1/1] (0.00ns)   --->   "%empty_325 = trunc i32 %reg" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 146 'trunc' 'empty_325' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 147 [1/1] (2.47ns)   --->   "%cmp_i_i291_i = icmp_eq  i31 %empty_324, i31 0" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 147 'icmp' 'cmp_i_i291_i' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 148 [1/1] (1.82ns)   --->   "%sub_i_i_i = sub i9 150, i9 %exp_i"   --->   Operation 148 'sub' 'sub_i_i_i' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 149 [1/1] (1.55ns)   --->   "%cmp26_i_i_i = icmp_eq  i8 %exp, i8 150"   --->   Operation 149 'icmp' 'cmp26_i_i_i' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 150 [1/1] (0.00ns)   --->   "%reg_1 = bitcast i32 %val_1" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 150 'bitcast' 'reg_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 151 [1/1] (0.00ns)   --->   "%empty_326 = trunc i32 %reg_1" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 151 'trunc' 'empty_326' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %reg_1, i32 31" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 152 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 153 [1/1] (0.00ns)   --->   "%exp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %reg_1, i32 23, i32 30"   --->   Operation 153 'partselect' 'exp_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 154 [1/1] (0.00ns)   --->   "%exp_4_i = zext i8 %exp_1"   --->   Operation 154 'zext' 'exp_4_i' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 155 [1/1] (0.00ns)   --->   "%empty_327 = trunc i32 %reg_1" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 155 'trunc' 'empty_327' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 156 [1/1] (2.47ns)   --->   "%cmp_i_i303_i = icmp_eq  i31 %empty_326, i31 0" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 156 'icmp' 'cmp_i_i303_i' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 157 [1/1] (1.82ns)   --->   "%sub_i_i305_i = sub i9 150, i9 %exp_4_i"   --->   Operation 157 'sub' 'sub_i_i305_i' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 158 [1/1] (1.55ns)   --->   "%cmp26_i_i306_i = icmp_eq  i8 %exp_1, i8 150"   --->   Operation 158 'icmp' 'cmp26_i_i306_i' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 159 [1/1] (1.82ns)   --->   "%sub40_i_i_i = sub i9 0, i9 %sub_i_i_i"   --->   Operation 159 'sub' 'sub40_i_i_i' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node spec_select330_i)   --->   "%sub40_i_i_cast_i = sext i9 %sub40_i_i_i"   --->   Operation 160 'sext' 'sub40_i_i_cast_i' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %sub40_i_i_i, i32 4, i32 8"   --->   Operation 161 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 162 [1/1] (1.36ns)   --->   "%icmp = icmp_slt  i5 %tmp_32, i5 1"   --->   Operation 162 'icmp' 'icmp' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node spec_select330_i)   --->   "%sub40_i_i_cast_icast = trunc i32 %sub40_i_i_cast_i"   --->   Operation 163 'trunc' 'sub40_i_i_cast_icast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node spec_select330_i)   --->   "%shl_i_i_i = shl i16 %empty_325, i16 %sub40_i_i_cast_icast" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 164 'shl' 'shl_i_i_i' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 165 [1/1] (1.82ns)   --->   "%sub40_i_i314_i = sub i9 0, i9 %sub_i_i305_i"   --->   Operation 165 'sub' 'sub40_i_i314_i' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node spec_select332_i)   --->   "%sub40_i_i314_cast_i = sext i9 %sub40_i_i314_i"   --->   Operation 166 'sext' 'sub40_i_i314_cast_i' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %sub40_i_i314_i, i32 4, i32 8"   --->   Operation 167 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 168 [1/1] (1.36ns)   --->   "%icmp70 = icmp_slt  i5 %tmp_33, i5 1"   --->   Operation 168 'icmp' 'icmp70' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node spec_select332_i)   --->   "%sub40_i_i314_cast_icast = trunc i32 %sub40_i_i314_cast_i"   --->   Operation 169 'trunc' 'sub40_i_i314_cast_icast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node spec_select332_i)   --->   "%shl_i_i318_i = shl i16 %empty_327, i16 %sub40_i_i314_cast_icast" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 170 'shl' 'shl_i_i318_i' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 171 [1/1] (3.98ns) (out node of the LUT)   --->   "%spec_select330_i = select i1 %icmp, i16 %shl_i_i_i, i16 0"   --->   Operation 171 'select' 'spec_select330_i' <Predicate = true> <Delay = 3.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 172 [1/1] (3.98ns) (out node of the LUT)   --->   "%spec_select332_i = select i1 %icmp70, i16 %shl_i_i318_i, i16 0"   --->   Operation 172 'select' 'spec_select332_i' <Predicate = true> <Delay = 3.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.84>
ST_30 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node spec_select335_i)   --->   "%trunc_ln287 = trunc i32 %reg"   --->   Operation 173 'trunc' 'trunc_ln287' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node spec_select335_i)   --->   "%tmp_18_i = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 1, i23 %trunc_ln287"   --->   Operation 174 'bitconcatenate' 'tmp_18_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node spec_select335_i)   --->   "%sub_i_i_cast_i = sext i9 %sub_i_i_i"   --->   Operation 175 'sext' 'sub_i_i_cast_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node spec_select336_i)   --->   "%trunc_ln287_1 = trunc i32 %reg_1"   --->   Operation 176 'trunc' 'trunc_ln287_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node spec_select336_i)   --->   "%tmp_19_i = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 1, i23 %trunc_ln287_1"   --->   Operation 177 'bitconcatenate' 'tmp_19_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 178 [1/1] (1.66ns)   --->   "%cmp30_i_i_i = icmp_sgt  i9 %sub_i_i_i, i9 0"   --->   Operation 178 'icmp' 'cmp30_i_i_i' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node spec_select336_i)   --->   "%sub_i_i305_cast_i = sext i9 %sub_i_i305_i"   --->   Operation 179 'sext' 'sub_i_i305_cast_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 180 [1/1] (1.66ns)   --->   "%cmp31_i_i_i = icmp_slt  i9 %sub_i_i_i, i9 25"   --->   Operation 180 'icmp' 'cmp31_i_i_i' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 181 [1/1] (1.66ns)   --->   "%cmp30_i_i308_i = icmp_sgt  i9 %sub_i_i305_i, i9 0"   --->   Operation 181 'icmp' 'cmp30_i_i308_i' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node spec_select335_i)   --->   "%conv33_i_i_i = zext i24 %tmp_18_i"   --->   Operation 182 'zext' 'conv33_i_i_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node spec_select335_i)   --->   "%shr_i_i_i = lshr i32 %conv33_i_i_i, i32 %sub_i_i_cast_i"   --->   Operation 183 'lshr' 'shr_i_i_i' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node spec_select335_i)   --->   "%empty_328 = trunc i32 %shr_i_i_i"   --->   Operation 184 'trunc' 'empty_328' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 185 [1/1] (1.66ns)   --->   "%cmp31_i_i309_i = icmp_slt  i9 %sub_i_i305_i, i9 25"   --->   Operation 185 'icmp' 'cmp31_i_i309_i' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node spec_select336_i)   --->   "%conv33_i_i310_i = zext i24 %tmp_19_i"   --->   Operation 186 'zext' 'conv33_i_i310_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node spec_select336_i)   --->   "%shr_i_i311_i = lshr i32 %conv33_i_i310_i, i32 %sub_i_i305_cast_i"   --->   Operation 187 'lshr' 'shr_i_i311_i' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node spec_select336_i)   --->   "%empty_330 = trunc i32 %shr_i_i311_i"   --->   Operation 188 'trunc' 'empty_330' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node ref_tmp48_0_i)   --->   "%brmerge_i = or i1 %cmp_i_i291_i, i1 %cmp26_i_i_i" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 189 'or' 'brmerge_i' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node ref_tmp48_0_i)   --->   "%p_mux_i = select i1 %cmp_i_i291_i, i16 0, i16 %empty_325" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 190 'select' 'p_mux_i' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node ref_tmp55_0_i)   --->   "%brmerge333_i = or i1 %cmp_i_i303_i, i1 %cmp26_i_i306_i" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 191 'or' 'brmerge333_i' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node ref_tmp55_0_i)   --->   "%p_mux334_i = select i1 %cmp_i_i303_i, i16 0, i16 %empty_327" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 192 'select' 'p_mux334_i' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node spec_select335_i)   --->   "%spec_select_i = select i1 %cmp31_i_i_i, i16 %empty_328, i16 0"   --->   Operation 193 'select' 'spec_select_i' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node spec_select336_i)   --->   "%spec_select331_i = select i1 %cmp31_i_i309_i, i16 %empty_330, i16 0"   --->   Operation 194 'select' 'spec_select331_i' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 195 [1/1] (4.20ns) (out node of the LUT)   --->   "%spec_select335_i = select i1 %cmp30_i_i_i, i16 %spec_select_i, i16 %spec_select330_i"   --->   Operation 195 'select' 'spec_select335_i' <Predicate = true> <Delay = 4.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 196 [1/1] (0.97ns) (out node of the LUT)   --->   "%ref_tmp48_0_i = select i1 %brmerge_i, i16 %p_mux_i, i16 %spec_select335_i" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 196 'select' 'ref_tmp48_0_i' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 197 [1/1] (4.20ns) (out node of the LUT)   --->   "%spec_select336_i = select i1 %cmp30_i_i308_i, i16 %spec_select331_i, i16 %spec_select332_i"   --->   Operation 197 'select' 'spec_select336_i' <Predicate = true> <Delay = 4.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 198 [1/1] (0.97ns) (out node of the LUT)   --->   "%ref_tmp55_0_i = select i1 %brmerge333_i, i16 %p_mux334_i, i16 %spec_select336_i" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 198 'select' 'ref_tmp55_0_i' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 31 <SV = 30> <Delay = 8.21>
ST_31 : Operation 199 [1/1] (2.07ns)   --->   "%sub_i_i_i_i_i = sub i16 0, i16 %ref_tmp48_0_i" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 199 'sub' 'sub_i_i_i_i_i' <Predicate = (tmp_30)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 200 [1/1] (2.07ns)   --->   "%sub_i_i_i_i322_i = sub i16 0, i16 %ref_tmp55_0_i" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 200 'sub' 'sub_i_i_i_i322_i' <Predicate = (tmp_31)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 201 [1/1] (0.80ns)   --->   "%spec_select1_i = select i1 %tmp_30, i16 %sub_i_i_i_i_i, i16 %ref_tmp48_0_i" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 201 'select' 'spec_select1_i' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node mul_i_i54_i)   --->   "%empty_332 = shl i16 %spec_select1_i, i16 2" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 202 'shl' 'empty_332' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 203 [1/1] (2.07ns) (out node of the LUT)   --->   "%mul_i_i54_i = sub i16 %empty_332, i16 %spec_select1_i" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 203 'sub' 'mul_i_i54_i' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 204 [1/1] (0.80ns)   --->   "%ref_tmp55_1_i = select i1 %tmp_31, i16 %sub_i_i_i_i322_i, i16 %ref_tmp55_0_i" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 204 'select' 'ref_tmp55_1_i' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node mul_i_i_i)   --->   "%empty_333 = shl i16 %ref_tmp55_1_i, i16 2" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 205 'shl' 'empty_333' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 206 [1/1] (2.07ns) (out node of the LUT)   --->   "%mul_i_i_i = sub i16 %empty_333, i16 %ref_tmp55_1_i" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 206 'sub' 'mul_i_i_i' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 207 [2/2] (3.25ns)   --->   "%call_ln487 = call void @STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_72_1, i16 %RRo_V, i16 %mul_i_i54_i, i16 %RIo_V, i16 %mul_i_i_i" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 207 'call' 'call_ln487' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 208 [1/2] (0.00ns)   --->   "%call_ln487 = call void @STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_72_1, i16 %RRo_V, i16 %mul_i_i54_i, i16 %RIo_V, i16 %mul_i_i_i" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 208 'call' 'call_ln487' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 209 [1/1] (0.00ns)   --->   "%empty_334 = wait i32 @_ssdm_op_Wait"   --->   Operation 209 'wait' 'empty_334' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 210 [2/2] (0.00ns)   --->   "%call_ln0 = call void @STDCpt<2048, 3, ap_int<16> >_Pipeline_loop_3, i16 %RRo_V, i16 %RIo_V, i16 %stream_STD_Computation_std_R_o_Brd_STD_R_in, i16 %stream_STD_Computation_std_I_o_Brd_STD_I_in"   --->   Operation 210 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 214 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 214 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 215 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 215 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 216 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 216 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 217 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_STD_Computation_std_I_o_Brd_STD_I_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 217 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 218 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_STD_Computation_std_I_o_Brd_STD_I_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 218 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 219 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_STD_Computation_std_I_o_Brd_STD_I_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 219 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 220 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_STD_Computation_std_R_o_Brd_STD_R_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 220 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 221 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_STD_Computation_std_R_o_Brd_STD_R_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 221 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 222 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_STD_Computation_std_R_o_Brd_STD_R_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 222 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 223 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_STD_Computation_std_I_o_Brd_STD_I_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 223 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 224 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_STD_Computation_std_R_o_Brd_STD_R_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 224 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 225 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 225 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 226 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 226 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 227 [1/2] (0.00ns)   --->   "%call_ln0 = call void @STDCpt<2048, 3, ap_int<16> >_Pipeline_loop_3, i16 %RRo_V, i16 %RIo_V, i16 %stream_STD_Computation_std_R_o_Brd_STD_R_in, i16 %stream_STD_Computation_std_I_o_Brd_STD_I_in"   --->   Operation 227 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 228 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 228 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 3.58ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_21_1' [46]  (3.58 ns)

 <State 5>: 6.48ns
The critical path consists of the following:
	'load' operation ('sum_V_loc_load') on local variable 'sum_V_loc' [47]  (0 ns)
	'sub' operation ('sub_ln1558') [52]  (2.08 ns)
	'sub' operation ('sub_ln1558_1') [56]  (1.83 ns)
	'select' operation ('average_R.V') [59]  (0.993 ns)
	'call' operation ('call_ln61', ../include/stdCpt.hpp:61) to 'stdDeviationList' [70]  (1.59 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 6.48ns
The critical path consists of the following:
	'load' operation ('sum_V_2_loc_load') on local variable 'sum_V_2_loc' [49]  (0 ns)
	'sub' operation ('sub_ln1558_2') [62]  (2.08 ns)
	'sub' operation ('sub_ln1558_3') [66]  (1.83 ns)
	'select' operation ('av.V') [69]  (0.993 ns)
	'call' operation ('call_ln63', ../include/stdCpt.hpp:63) to 'stdDeviationList' [71]  (1.59 ns)

 <State 8>: 3.58ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_32_1' [72]  (3.58 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 3.58ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_32_18' [74]  (3.58 ns)

 <State 11>: 4.9ns
The critical path consists of the following:
	'load' operation ('sum_V_4_loc_load') on local variable 'sum_V_4_loc' [73]  (0 ns)
	'sub' operation ('sub_ln1558_4') [78]  (2.08 ns)
	'sub' operation ('sub_ln1558_5') [82]  (1.83 ns)
	'select' operation ('variance_R.V') [85]  (0.993 ns)

 <State 12>: 8.87ns
The critical path consists of the following:
	'sitofp' operation ('__x') [97]  (8.87 ns)

 <State 13>: 8.87ns
The critical path consists of the following:
	'sitofp' operation ('__x') [97]  (8.87 ns)

 <State 14>: 8.87ns
The critical path consists of the following:
	'sitofp' operation ('__x') [97]  (8.87 ns)

 <State 15>: 8.87ns
The critical path consists of the following:
	'sitofp' operation ('__x') [97]  (8.87 ns)

 <State 16>: 8.87ns
The critical path consists of the following:
	'sitofp' operation ('__x') [97]  (8.87 ns)

 <State 17>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('val', /home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [100]  (8.13 ns)

 <State 18>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('val', /home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [100]  (8.13 ns)

 <State 19>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('val', /home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [100]  (8.13 ns)

 <State 20>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('val', /home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [100]  (8.13 ns)

 <State 21>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('val', /home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [100]  (8.13 ns)

 <State 22>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('val', /home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [100]  (8.13 ns)

 <State 23>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('val', /home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [100]  (8.13 ns)

 <State 24>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('val', /home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [100]  (8.13 ns)

 <State 25>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('val', /home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [100]  (8.13 ns)

 <State 26>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('val', /home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [100]  (8.13 ns)

 <State 27>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('val', /home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [100]  (8.13 ns)

 <State 28>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('val', /home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [100]  (8.13 ns)

 <State 29>: 9ns
The critical path consists of the following:
	'sub' operation ('sub_i_i_i') [111]  (1.82 ns)
	'sub' operation ('sub40_i_i_i') [128]  (1.82 ns)
	'icmp' operation ('icmp') [131]  (1.36 ns)
	'select' operation ('spec_select330_i') [153]  (3.99 ns)

 <State 30>: 6.84ns
The critical path consists of the following:
	'icmp' operation ('cmp30_i_i_i') [123]  (1.66 ns)
	'select' operation ('spec_select335_i') [156]  (4.2 ns)
	'select' operation ('ref_tmp48_0_i', /home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [157]  (0.978 ns)

 <State 31>: 8.21ns
The critical path consists of the following:
	'sub' operation ('sub_i_i_i_i_i', /home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [158]  (2.08 ns)
	'select' operation ('spec_select1_i', /home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [162]  (0.805 ns)
	'sub' operation ('mul_i_i54_i', /home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [164]  (2.08 ns)
	'call' operation ('call_ln487', /home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) to 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_72_1' [168]  (3.25 ns)

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
