[2025-09-16 22:28:53] START suite=cs trace=classification_phase1_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase1_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 4285820 heartbeat IPC: 2.333 cumulative IPC: 2.333 (Simulation time: 00 hr 00 min 46 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 6428248 heartbeat IPC: 4.668 cumulative IPC: 3.111 (Simulation time: 00 hr 01 min 12 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 6428248 cumulative IPC: 3.111 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 6428248 cumulative IPC: 3.111 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 18542887 heartbeat IPC: 0.8254 cumulative IPC: 0.8254 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 31800860 heartbeat IPC: 0.7543 cumulative IPC: 0.7883 (Simulation time: 00 hr 03 min 38 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 45159744 heartbeat IPC: 0.7486 cumulative IPC: 0.7746 (Simulation time: 00 hr 04 min 59 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 59725074 heartbeat IPC: 0.6866 cumulative IPC: 0.7505 (Simulation time: 00 hr 06 min 28 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 74972389 heartbeat IPC: 0.6559 cumulative IPC: 0.7295 (Simulation time: 00 hr 07 min 55 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 90596306 heartbeat IPC: 0.64 cumulative IPC: 0.7129 (Simulation time: 00 hr 09 min 22 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 101760742 heartbeat IPC: 0.8957 cumulative IPC: 0.7343 (Simulation time: 00 hr 10 min 35 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase1_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000013 cycles: 117456873 heartbeat IPC: 0.6371 cumulative IPC: 0.7205 (Simulation time: 00 hr 12 min 05 sec)
Heartbeat CPU 0 instructions: 110000013 cycles: 133652825 heartbeat IPC: 0.6174 cumulative IPC: 0.7074 (Simulation time: 00 hr 13 min 39 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 143377093 cumulative IPC: 0.6975 (Simulation time: 00 hr 15 min 06 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 143377093 cumulative IPC: 0.6975 (Simulation time: 00 hr 15 min 06 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase1_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6975 instructions: 100000004 cycles: 143377093
CPU 0 Branch Prediction Accuracy: 99.86% MPKI: 0.00404 Average ROB Occupancy at Mispredict: 6.572e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00177
BRANCH_INDIRECT: 0.00139
BRANCH_CONDITIONAL: 0.00088
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 2006187
LQ_STALL: 9893
SQ_STALL: 104519


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 131.75826
REPLAY_LOAD: 78.75101
NON_REPLAY_LOAD: 23.197304

== Total ==
ADDR_TRANS: 454566
REPLAY_LOAD: 606934
NON_REPLAY_LOAD: 944687

== Counts ==
ADDR_TRANS: 3450
REPLAY_LOAD: 7707
NON_REPLAY_LOAD: 40724

cpu0->cpu0_STLB TOTAL        ACCESS:     665427 HIT:     476532 MISS:     188895 MSHR_MERGE:          2
cpu0->cpu0_STLB LOAD         ACCESS:     665427 HIT:     476532 MISS:     188895 MSHR_MERGE:          2
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 175.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1315339 HIT:     396436 MISS:     918903 MSHR_MERGE:          1
cpu0->cpu0_L2C LOAD         ACCESS:     750674 HIT:     177739 MISS:     572935 MSHR_MERGE:          1
cpu0->cpu0_L2C RFO          ACCESS:      59772 HIT:      44357 MISS:      15415 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      90631 HIT:      90368 MISS:        263 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     414262 HIT:      83972 MISS:     330290 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 89.36 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6551788 HIT:    6538791 MISS:      12997 MSHR_MERGE:       4503
cpu0->cpu0_L1I LOAD         ACCESS:    6551788 HIT:    6538791 MISS:      12997 MSHR_MERGE:       4503
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 76.21 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   11435738 HIT:    9878889 MISS:    1556849 MSHR_MERGE:     340634
cpu0->cpu0_L1D LOAD         ACCESS:    9298335 HIT:    8318327 MISS:     980008 MSHR_MERGE:     237828
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    1699525 HIT:    1537533 MISS:     161992 MSHR_MERGE:     102219
cpu0->cpu0_L1D TRANSLATION  ACCESS:     437878 HIT:      23029 MISS:     414849 MSHR_MERGE:        587
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 75.16 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5288591 HIT:    5285088 MISS:       3503 MSHR_MERGE:       2101
cpu0->cpu0_ITLB LOAD         ACCESS:    5288591 HIT:    5285088 MISS:       3503 MSHR_MERGE:       2101
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 149.7 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   10940986 HIT:   10051059 MISS:     889927 MSHR_MERGE:     225902
cpu0->cpu0_DTLB LOAD         ACCESS:   10940986 HIT:   10051059 MISS:     889927 MSHR_MERGE:     225902
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 53.76 cycles
cpu0->LLC TOTAL        ACCESS:     950016 HIT:     209690 MISS:     740326 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     572934 HIT:      92222 MISS:     480712 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      15415 HIT:        160 MISS:      15255 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      31377 HIT:      31245 MISS:        132 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     330290 HIT:      86063 MISS:     244227 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 91.76 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      17482
  ROW_BUFFER_MISS:     722712
  AVG DBUS CONGESTED CYCLE: 7.108
Channel 0 WQ ROW_BUFFER_HIT:       7850
  ROW_BUFFER_MISS:      20679
  FULL:          0
Channel 0 REFRESHES ISSUED:      11948

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       423602        51761        34626        89030
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1107         6477         5477        37763
  STLB miss resolved @ L2C                0         2553        22615        10485       102982
  STLB miss resolved @ LLC                0         2094        16286        12235        91098
  STLB miss resolved @ MEM                0         1233        15498        58039       234847

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level               1294           61          671           35          347
---------------------------------------------------------------
  STLB miss resolved @ L1D               13            2            2            4          136
  STLB miss resolved @ L2C                1            0            2            4           34
  STLB miss resolved @ LLC                9            0            1           12           38
  STLB miss resolved @ MEM              100            7           10           37          937
[2025-09-16 22:44:00] END   suite=cs trace=classification_phase1_core0 (rc=0)
