<!DOCTYPE html>
<html lang="en-US">

  
<!-- Mirrored from qb64.com/wiki/Port-Access-Libraries by HTTrack Website Copier/3.x [XR&CO'2014], Thu, 07 Nov 2024 13:43:40 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=utf-8" /><!-- /Added by HTTrack -->
<head>
    <meta charset='utf-8'>
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width,maximum-scale=2">
    <link rel="shortcut icon" type="image/x-icon" href="favicon.html">
    <link rel="stylesheet" type="text/css" media="screen" href="../assets/css/style2443.css?v=eb9b8c9cad488bd1304035e1bfc5d2e89b0f78df">

<!-- Begin Jekyll SEO tag v2.8.0 -->
<title>QB64.com | QB64 is a modern extended BASIC programming language that retains QBasic/QuickBASIC 4.5 compatibility and compiles native binaries for Windows, Linux, and macOS.</title>
<meta name="generator" content="Jekyll v3.9.3" />
<meta property="og:title" content="QB64.com" />
<meta property="og:locale" content="en_US" />
<meta name="description" content="QB64 is a modern extended BASIC programming language that retains QBasic/QuickBASIC 4.5 compatibility and compiles native binaries for Windows, Linux, and macOS." />
<meta property="og:description" content="QB64 is a modern extended BASIC programming language that retains QBasic/QuickBASIC 4.5 compatibility and compiles native binaries for Windows, Linux, and macOS." />
<link rel="canonical" href="Port-Access-Libraries-2.html" />
<meta property="og:url" content="Port-Access-Libraries-2.html" />
<meta property="og:site_name" content="QB64.com" />
<meta property="og:type" content="website" />
<meta name="twitter:card" content="summary" />
<meta property="twitter:title" content="QB64.com" />
<script type="application/ld+json">
{"@context":"https://schema.org","@type":"WebPage","description":"QB64 is a modern extended BASIC programming language that retains QBasic/QuickBASIC 4.5 compatibility and compiles native binaries for Windows, Linux, and macOS.","headline":"QB64.com","url":"https://qb64.com/wiki/Port-Access-Libraries.html"}</script>
<!-- End Jekyll SEO tag -->

    <!-- start custom head snippets, customize with your own _includes/head-custom.html file -->

<!-- Setup Google Analytics -->



<!-- You can set your favicon here -->
<!-- link rel="shortcut icon" type="image/x-icon" href="/favicon.ico" -->

<!-- end custom head snippets -->

  </head>

  <body>

    <!-- HEADER -->
    <div id="header_wrap" class="outer">
        <header class="inner">
          
            <!--<a id="forkme_banner" href="https://github.com/DualBrain/QB64">View on GitHub</a>-->
          

          <h1 id="project_title">QB64.com</h1>
          <h2 id="project_tagline">QB64 is a modern extended BASIC programming language that retains QBasic/QuickBASIC 4.5 compatibility and compiles native binaries for Windows, Linux, and macOS.</h2>

          
        </header>
    </div>

    <!-- MAIN CONTENT -->
    <div id="main_content_wrap" class="outer">
      <section id="main_content" class="inner">
        <p><a href="INP.html">INP</a> and <a href="OUT.html">OUT</a> are often used to access port registers, but in QB64 this capability is limited so here are some DLL Libraries:</p>

<h2 id="inpout32-x64">InpOut32 (x64)</h2>

<blockquote>
  <p>The following download links have the DLL and sample BAS file to show how it works with an LPT (parallel) port at &amp;H378(888):</p>
</blockquote>

<p><a href="https://www.highrez.co.uk/downloads/inpout32/default.htm">Phillip Gibbons’ InpOut32 (x64)</a></p>

<p>If you intend to utilize InpOut32 You can find more information regarding InpOut32, be sure to check out the <a href="https://forums.highrez.co.uk/viewforum.php?f=7&amp;sid=190f94db1f44e85c26bf6ceef6081dbf">InpOut32 (x64) @ Highrez Forums</a></p>

<p>There is also an attempt at continuing the InpOut32 (x64) project located at <a href="https://github.com/Feo-d-oR/InpOutNG">InpOutNG (github.com)</a></p>

<p>Note: QB64 requires all DLL files to either be with the program or in the <code class="language-plaintext highlighter-rouge">C:\WINDOWS\SYSTEM32</code> or WOW folder!</p>

<p>At one point there was a sample made available via <em>dropbox</em> demonstrating the InpOut32 (x64) libraries with QB64 - but that link has disappeared/expired and the sample is now lost to history.</p>

<p><del><a href="http://dl.dropbox.com/u/8440706/inpout32.zip">Download InpOut32.DLL and example program</a></del></p>

<h2 id="lpt-ports">LPT Ports</h2>

<p><strong>Parallel Ports do Not Require an External LPT Device Connection to Function.</strong></p>

<blockquote>
  <p>Reading the Parallel Port Data, Status and Control register settings before and after reversing it.</p>
</blockquote>

<div class="language-vb highlighter-rouge"><div class="highlight"><pre class="highlight"><code>
<span class="n">DECLARE</span> <span class="n">DYNAMIC</span> <span class="n">LIBRARY</span> <span class="s">"inpout32"</span>
    <span class="n">FUNCTION</span> <span class="n">Inp32</span><span class="err">%</span> <span class="p">(</span><span class="n">BYVAL</span> <span class="n">PortAddress</span> <span class="n">AS</span> <span class="n">INTEGER</span><span class="p">)</span>
    <span class="n">SUB</span> <span class="n">Out32</span> <span class="p">(</span><span class="n">BYVAL</span> <span class="n">PortAddress</span> <span class="n">AS</span> <span class="n">INTEGER</span><span class="p">,</span> <span class="n">BYVAL</span> <span class="n">Value</span> <span class="n">AS</span> <span class="n">INTEGER</span><span class="p">)</span>
<span class="n">END</span> <span class="n">DECLARE</span>

<span class="n">baseadd</span> <span class="o">=</span> <span class="mi">888</span> <span class="c1">'base address for most LPT printers is &amp;H378</span>

<span class="n">LPTport</span> <span class="p">(</span><span class="n">baseadd</span><span class="p">)</span>
<span class="n">_DELAY</span> <span class="mi">2</span>

<span class="n">Out32</span> <span class="n">baseadd</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">32</span> <span class="c1">'set control bit 6(C5) high to reverse port to read incoming data</span>
<span class="n">_DELAY</span> <span class="mi">2</span> <span class="c1">'sets Data port to 0. may not work on all parallel ports</span>
<span class="n">LPTport</span> <span class="p">(</span><span class="n">baseadd</span><span class="p">)</span>

<span class="n">_DELAY</span> <span class="mi">2</span>

<span class="n">Out32</span> <span class="n">baseadd</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">12</span> <span class="c1">'control port is normally set to 12</span>
<span class="n">Out32</span> <span class="n">baseadd</span><span class="p">,</span> <span class="mi">227</span> <span class="c1">'any ASCII code value from 0 to 255. Code 227 prints p character</span>

<span class="n">LPTport</span> <span class="p">(</span><span class="n">baseadd</span><span class="p">)</span>

<span class="n">SUB</span> <span class="n">LPTport</span> <span class="p">(</span><span class="n">address</span><span class="p">)</span>
<span class="n">basedata%</span> <span class="o">=</span> <span class="n">Inp32</span><span class="p">(</span><span class="n">address</span><span class="p">)</span>
<span class="n">PRINT</span> <span class="s">"Data:"</span><span class="err">;</span> <span class="n">basedata%</span><span class="err">;</span> <span class="n">CHR</span><span class="err">$</span><span class="p">(</span><span class="n">basedata%</span><span class="p">)</span> <span class="c1">'read or write</span>
<span class="n">PRINT</span> <span class="s">"Status:"</span><span class="err">;</span> <span class="n">Inp32</span><span class="p">(</span><span class="n">address</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="c1">'base + 1 read only status from device!</span>
<span class="n">PRINT</span> <span class="s">"Control:"</span><span class="err">;</span> <span class="n">Inp32</span><span class="p">(</span><span class="n">address</span> <span class="o">+</span> <span class="mi">2</span><span class="p">)</span> <span class="c1">'base + 2 read or write. 32 or over reverses port</span>
<span class="n">PRINT</span>
<span class="n">END</span> <span class="n">SUB</span> 

</code></pre></div></div>

<div class="language-text highlighter-rouge"><div class="highlight"><pre class="highlight"><code>
Data: 255
Status: 120
Control: 12

Data: 0
Status: 120
Control: 32

Data: 227 π
Status: 120
Control: 12

</code></pre></div></div>

<h2 id="parallel-port-registers">Parallel Port Registers</h2>

<p><em>Note:</em> The normal LPT1 base port is <strong>&amp;H378</strong>(888), but it could also be <strong>&amp;H278</strong>(632) or <strong>&amp;H3BC</strong>(956).</p>

<div class="language-text highlighter-rouge"><div class="highlight"><pre class="highlight"><code>
              __________________________________________________________   
              \                                                        /
               \  13  12  11  10   9   8   7   6   5   4   3   2   1  /
                \ S4  S5  S7  S6  D7  D6  D5  D4  D3  D2  D1  D0  C0 /
                 \  25  24  23  22  21  20  19  18  17  16  15  14  /
                  \ G7  G6  G5  G4  G3  G2  G1  G0  C3  C2  S3  C1 /
                   \______________________________________________/
 
                                    DB-25 Female
             10 Ack, 11 Busy, 12 PaperOut, 13 Select, 14 LFeed, 15 Error

</code></pre></div></div>

<p><a href="https://www.google.com/search?q=LPT+pinout&amp;biw=1209&amp;bih=569&amp;tbm=isch&amp;imgil=NfwoAN_aS0iIbM:;_8oZPMerY-hDtM;http://www.firewall.cx/networking-topics/cabling-utp-fibre/120-network-parallel-cable.html&amp;source=iu&amp;pf=m&amp;fir=NfwoAN_aS0iIbM:,_8oZPMerY-hDtM,_&amp;usg=__9NooKAtd0Kyj3aYOxNGvzhfYryk=&amp;ved=0ahUKEwjYjY6JyrPLAhXMdT4KHfhNBo4QyjcIJw&amp;ei=eRPgVpjtCczr-QH4m5nwCA#imgrc=xZhuzmkJ7DEvbM:">Parallel Port Pinout</a></p>

<blockquote>
  <p><strong>DO NOT RUN HIGH CURRENT DEVICES with the 5 volt DC output! Use <a href="http://en.wikipedia.org/wiki/Opto-isolator">opto-isolators!</a> with a separate power supply. Use appropriate grounding between devices with the 8 ground pins(green in Pinout diagram) provided!</strong></p>
</blockquote>

<h3 id="data-register-baseaddress">Data Register (BaseAddress)</h3>

<p><strong>Read or Write</strong> in normal operation.  D0 to D7 data byte values from 0 to 255 can be converted to <a href="ASCII.html">ASCII</a> characters in a device. Setting the byte value can turn certain pins on or off to control switching devices. <strong>Read only</strong> to read input in reverse mode set by C5 bit on.</p>

<blockquote>
  <p><strong>Software control in normal output mode. Data pin voltages can be set to 0 or 5 volts DC in Reverse mode only!</strong></p>
</blockquote>

<p>Pin <a href="_BIT.html">_BIT</a> values on: <strong>D0</strong>(+ 1), <strong>D1</strong>(+ 2), <strong>D2</strong>(+ 4), <strong>D3</strong>(+ 8), <strong>D4</strong>(+ 16), <strong>D5</strong>(+ 32), <strong>D6</strong>(+ 64), <strong>D7</strong>(+ 128)</p>

<p><strong>Note:</strong> The Data port will be in normal output mode and set to 255 with all pins on at startup or reboot!
Reverse read only mode may set all byte values to 0 or 255 if all pins are held high by the port for pull down input.</p>

<h3 id="status-register-baseaddress--1">Status Register (BaseAddress + 1)</h3>

<p><strong>Read only!</strong> Register normally used to <strong>monitor the status of a printer or other device that is connected to the parallel port</strong>. Pins S3 to S6 are held high by resistors so that it will read 120(or 127) when nothing is connected to the pins. A device can manipulate the read only status port value by grounding certain pins. When 5 volts is fed to a pin, bit will stay on. S7 is inverted so that it adds 128 to the port value when it is grounded. Otherwise S7 is 0 by default. S0, the timeout bit, can be reset off by software when set by EPP mode. Bits S1 and S2 are not used. <strong>If the port reads 255 the parallel port is not installed.</strong></p>

<p>Pin voltages can be set to 0 or 5 volts DC by chip devices or grounding switches to turn bits 3 to 6 off or bit 7 on.</p>

<ul>
  <li><strong>S0</strong> Low can be set in EPP mode timeout only(normally off). <strong>INP32</strong>(889) <a href="AND.html">AND</a> 1 = 1 when bit is on <strong>(no pin)</strong></li>
  <li><strong>S3</strong> Low for error, off-line or paper end(normally on). <strong>INP32</strong>(889) <a href="AND.html">AND</a> 8 = 8 when bit is on, pin is high</li>
  <li><strong>S4</strong> High for printer selected(normally on). <strong>INP32</strong>(889) <a href="AND.html">AND</a> 16 = 16 when bit is on, pin is high</li>
  <li><strong>S5</strong> High for out of paper(normally on). <strong>INP32</strong>(889) <a href="AND.html">AND</a> 32 = 32 when bit is on, pin is high</li>
  <li><strong>S6</strong> Low for Acknowledge(normally on). <strong>INP32</strong>(889) <a href="AND.html">AND</a> 64 = 64 when bit is on, pin is high</li>
  <li><strong>S7</strong> High for busy, off-line, error.(normally off) <strong>INP32</strong>(889) <a href="AND.html">AND</a> 128 = 128 when bit is on, pin is pulled low</li>
</ul>

<p>Bit S0 has no pin and can be set at a timeout or reset to 0 by software in EPP mode only.</p>

<p>Pin S7 is inverted so that a low pin signal turns the bit on.</p>

<p>4 bit binary data can be read using pins S3 to S6. The port byte value can be divided by 8 to get the decimal values 0 to 15.</p>

<h3 id="control-register-baseaddress--2">Control Register (BaseAddress + 2)</h3>

<p><strong>Read or Write.</strong> Register is used to send messages to a printer or other device that is connected to the port. Usually the port sets itself to read 12(C2 and C3 on) after about 30 seconds. The C0, C1, and C3 pins are inverted while C2 is not. Inverted pins are set on when a bit is set low(off). C4 and C5 have no pins, but can be set internally by a program. Setting C4(16) can turn off the IRQ interrupt. When C5 is on(32) the Data port is reversed to read data sent from a device.</p>

<blockquote>
  <p><strong>WARNING! Software or port hardware controls the port. Do NOT attempt to change pin voltages!</strong></p>
</blockquote>

<ul>
  <li><strong>C0</strong> Low(bit on) pulse strobe data sent.(normally off) <strong>OUT32</strong> 890, <strong>INP32</strong>(890) <a href="OR.html">OR</a> 1 turns bit on, pin low</li>
  <li><strong>C1</strong> Low(bit on) linefeed or auto feed.(normally off) <strong>OUT32</strong> 890, <strong>INP32</strong>(890) <a href="OR.html">OR</a> 2 turns bit on, pin low</li>
  <li><strong>C2</strong> Low(bit off) pulse Initiate.(normally on) <strong>OUT32</strong> 890, <strong>INP32</strong>(890) <a href="OR.html">OR</a> 4 turns bit on, pin high</li>
  <li><strong>C3</strong> Low(bit on) printer select in.(normally on) <strong>OUT32</strong> 890, <strong>INP32</strong>(890) <a href="OR.html">OR</a> 8 turns bit on, pin low</li>
  <li><strong>C4</strong> High(bit on) IRQ interrupt off(normally off). <strong>OUT32</strong> 890, <strong>INP32</strong>(890) <a href="OR.html">OR</a> 16 turns bit on <strong>(no pin)</strong></li>
  <li><strong>C5</strong> High(bit on) reverse data port for input read only(normally off). <strong>OUT32</strong> 890, <strong>INP32</strong>(890) <a href="OR.html">OR</a> 32 turns bit on <strong>(no pin)</strong></li>
</ul>

<p>Red pin numbers are inverted so that bits on set corresponding output pins low and bits off set pins high.</p>

<p>Bits C4 and C5 designate internal(no pin) software enabled control port register bits</p>

<p>Use OUT32 with <a href="OR.html">OR</a> to turn a bit on or <a href="XOR.html">XOR</a> to change the current bit status. INP32 with <a href="AND.html">AND</a> can determine if a bit is on or off(0).</p>

<h2 id="com-ports">COM Ports</h2>

<p><strong>Serial Communication Ports Require an External Serial Device or PC COM Port Connection to function!</strong></p>

<p>A 3 wire Teletype program that allows two computers to serially communicate through each keyboard:</p>

<div class="language-vb highlighter-rouge"><div class="highlight"><pre class="highlight"><code>
<span class="n">DECLARE</span> <span class="n">DYNAMIC</span> <span class="n">LIBRARY</span> <span class="s">"inpout32"</span>
  <span class="n">FUNCTION</span> <span class="n">Inp32</span><span class="err">%</span> <span class="p">(</span><span class="n">BYVAL</span> <span class="n">PortAddress</span> <span class="n">AS</span> <span class="n">INTEGER</span><span class="p">)</span>
  <span class="n">SUB</span> <span class="n">Out32</span> <span class="p">(</span><span class="n">BYVAL</span> <span class="n">PortAddress</span> <span class="n">AS</span> <span class="n">INTEGER</span><span class="p">,</span> <span class="n">BYVAL</span> <span class="n">Value</span> <span class="n">AS</span> <span class="n">INTEGER</span><span class="p">)</span>
<span class="n">END</span> <span class="n">DECLARE</span>

<span class="n">Baseadd</span><span class="err">%</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">H3F8</span> <span class="c1">'any valid COM port address (see the Windows Hardware COM port Properties)</span>
<span class="n">Out32</span> <span class="n">Baseadd</span><span class="err">%</span> <span class="o">+</span> <span class="mi">3</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">H80</span> <span class="c1">'set Divisor Latch Access Bit using 128 Hex (LCR)</span>
  <span class="c1">'Out32 Baseadd%, &amp;H60 '  1200 baud    96   Write DL Low Byte</span>
  <span class="c1">'Out32 Baseadd%, &amp;H30 '  2400         48</span>
  <span class="c1">'Out32 Baseadd%, &amp;H18 '  4800         24</span>
<span class="n">Out32</span> <span class="n">Baseadd</span><span class="err">%</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">HC</span> <span class="c1">'      9600         12  Maximum baud rate in QB!</span>
<span class="n">Out32</span> <span class="n">Baseadd</span><span class="err">%</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">H0</span>   <span class="c1">'Write DL High Byte </span>
  <span class="c1">'Set Base and IER back to normal registers, and set Data requirements</span>
<span class="n">Out32</span> <span class="n">Baseadd</span><span class="err">%</span> <span class="o">+</span> <span class="mi">3</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">H3</span> <span class="c1">'set 8 bit word(bit0 + bit1=3), 1 Stop Bit(0ff), No Parity(0ff)</span>
  <span class="c1">'COM should now be set as N, 8, 1 by the LCR. Like an OPEN statement.</span>
<span class="n">Out32</span> <span class="n">Baseadd</span><span class="err">%</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">H3</span>   <span class="c1">'Flush receiver FIFO buffer, enable FIFO (FCR)</span>
<span class="n">DO</span><span class="p">:</span> <span class="n">x$</span> <span class="o">=</span> <span class="n">INKEY</span><span class="err">$</span>
  <span class="n">IF</span> <span class="n">x$</span> <span class="o">=</span> <span class="n">CHR</span><span class="err">$</span><span class="p">(</span><span class="mi">27</span><span class="p">)</span> <span class="n">THEN</span> <span class="n">EXIT</span> <span class="n">DO</span>          <span class="c1">'Escape key quits</span>
  <span class="n">IF</span> <span class="n">x$</span> <span class="o">&gt;</span> <span class="s">""</span> <span class="n">THEN</span> <span class="n">Out32</span> <span class="n">Baseadd</span><span class="err">%</span><span class="p">,</span> <span class="n">ASC</span><span class="p">(</span><span class="n">x$</span><span class="p">)</span>     <span class="c1">'Write Transmit buffer data</span>
  <span class="n">IF</span> <span class="p">(</span><span class="n">Inp32</span><span class="p">(</span><span class="n">Baseadd</span><span class="err">%</span> <span class="o">+</span> <span class="mi">5</span><span class="p">)</span> <span class="n">AND</span> <span class="mi">1</span><span class="p">)</span> <span class="n">THEN</span>         <span class="c1">'Data ready = 1 (LSR)</span>
    <span class="n">PRINT</span> <span class="n">CHR</span><span class="err">$</span><span class="p">(</span><span class="n">Inp32</span><span class="p">(</span><span class="n">Baseadd</span><span class="err">%</span><span class="p">))</span><span class="err">;</span>              <span class="c1">'Display Receive buffer data"</span>
  <span class="n">END</span> <span class="n">IF</span>                                  
<span class="n">LOOP</span> 

</code></pre></div></div>

<p>Possible port addresses are &amp;H3F8(1016) = COM1, &amp;H2F8(760) = COM2, &amp;H3E8(1000) = COM3 and &amp;H2E8(744) = COM 4.</p>

<p>Connect each COM port transmit line to the opposing receive line on the other PC. Connect both COM grounds together.</p>

<p><strong>Serial Communication Ports Require an External Serial Device or PC COM Port Connection to function!</strong></p>

<h2 id="serial-communication-registers">Serial Communication Registers</h2>

<p>Two PC’s can communicate between the COM ports using a <a href="http://www.lammertbies.nl/comm/info/RS-232_null_modem.html">Null modem cable</a>.</p>

<div class="language-text highlighter-rouge"><div class="highlight"><pre class="highlight"><code>
                            _______________________________
                            \                             /
                             \   5    4    3    2    1   /
                              \ GND  DTR  TXD  RXD  DCD / 
                               \   9    8    7    6    /
                                \ RI   CTS  RTS  DSR  /
                                 \___________________/ 

                                  RS-232 Female (DB-9)

</code></pre></div></div>

<p><a href="https://www.google.com/search?q=com+port+pinout&amp;hl=en&amp;prmd=imvns&amp;tbm=isch&amp;tbo=u&amp;source=univ&amp;sa=X&amp;ei=6OivT5arEcjq0gG87riHDA&amp;sqi=2&amp;ved=0CHwQsAQ&amp;biw=970&amp;bih=610">Serial Communication Port Pinouts</a></p>

<p>DCD = Data Carrier Detect, RXD = Receive Data, TXD = Transmit Data, DTR = Data Terminal Ready, GND = Signal Ground</p>

<p>DSR = Data Set Ready, RTS = Request to Send, CTS = Clear to Send, RI = Ring Indicator</p>

<p><strong>Serial Communication Ports Require an External Serial Device or PC COM Port Connection to function!</strong></p>

<p>A Serial port can use extra Registers due to the use of a UART chip. When the Base Address is Read, the chip supplies the data from the FIFO(First In First Out) Receive Buffer. When Written to, it sends data to the FIFO Transmit Buffer. If the DLA Bit is On in the LCR register, then the UART base register accepts the Divisor Latch Low Byte data.</p>

<div class="language-text highlighter-rouge"><div class="highlight"><pre class="highlight"><code>
         **Address       DLAB   INP/OUT      Abb.     Register Name**

	 Base + 0      Off     Write        -     Transmitter Hold Buffer
	               Off     Read         -     Receiver Buffer
		       On    Read/Write     -     Divisor Latch Low Byte
	 Base + 1      Off   Read/Write    IER    Interrupt Enable Register
		       On    Read/Write     -     Divisor Latch High Byte
	 Base + 2      --    Read Only     IIR    Interrupt ID Register
		       --    Write Only    FCR    FIFO Control Register
	 Base + 3      *Set*   Read/Write    LCR    Line Control Register(*DLAB On/Off*)
	 Base + 4      --    Read/Write    MCR    Modem Control Register
	 Base + 5      --    Read Only     LSR    Line Status Register
	 Base + 6      --    Read Only     MSR    Modem Status Register"
	 Base + 7      --    Read/Write     -     Scratch Register (Unused)"

</code></pre></div></div>

<p>Also there are two Base + 1 Registers. The IER and the DL High Byte. The two Base + 2 Registers (IIR &amp; FCR) act similar to the Base Buffers. The UART chips also use FIFO buffers to receive and send data at the same time. The most common UARTS used today are the 16550 series chips. You can add the bit values to determine the bits you want Written or Read in each register!</p>

<h3 id="the-com-data-register-baseaddress">The COM Data Register (BaseAddress)</h3>

<p>Like the bi-directional Parallel port, the COM Base Address can send data to a device and also can receive data at the same time. It accomplishes this by using two FIFO (First In First Out) buffers. To send Data you can use <a href="PRINT-(file-statement).html">PRINT (file statement)</a> or <a href="OUT.html">OUT</a> a value to the Base Address. To read data you can use <a href="INP.html">INP</a>(base address) or use <a href="OPEN-COM.html">OPEN COM</a> with <a href="INPUT%24.html">INPUT$</a> (bytes, <a href="OPEN-COM.html">OPEN COM</a>) while <a href="LOC.html">LOC</a>(<a href="OPEN-COM.html">OPEN COM</a>) checks for data in the receive buffer. The Base can also set the <strong>Divisor Latch Low Byte</strong>, which can also help set the baud rate of the port.</p>

<h3 id="interrupt-enable-register-baseaddress--1">Interrupt Enable Register (BaseAddress + 1)</h3>

<p>This register is fairly simple to use. The only bits used are 0 to 3. You simply set a bit high to enable the appropriate Interrupt.</p>

<div class="language-text highlighter-rouge"><div class="highlight"><pre class="highlight"><code>
            **Bit #      Bit Value         Interrupt Description**
	       3           8         Enable Modem Status Interrupt
	       2           4         Enable Receiver Line Status Interrupt
	       1           2         Enable Transmit Hold Register Empty Interrupt
	       0           1         Enable Received Data Available Interrupt

</code></pre></div></div>

<p>Once the Interrupts are set, you can monitor the port Interrupts in the Read only <strong>IIR</strong> Interrupt Identification Register in a COM program routine. You just add the bit on values to use more than one Interrupt Enable and use OUT BaseAdd + 1, bitstotal. The IIR will tell if an Interrupt occurs! The IER register also can be read to find the present settings with INP. Like the Base, the IER is used in DLAB Mode for the Divisor High Byte.”</p>

<h3 id="interrupt-identification-register-baseaddress--2">Interrupt Identification Register (BaseAddress + 2)</h3>

<p>This register is a <strong>Read Only</strong> Register! It monitors the FIFO status and Interrupts sent to the CPU. The Interrupts are enabled in the IER. You can use INP to read it using INP(BaseAddress + 2) AND 2 ^ bitnumber to see if a bit is on or off. The FIFO and Interrupt Status read 2 bits as below:</p>

<div class="language-text highlighter-rouge"><div class="highlight"><pre class="highlight"><code>
               **Bit #          INP Value       Description** 
	      7 and 6                     FIFO status
	      1     1           192         FIFO Enabled
	      0     1            64         FIFO Enabled but Unusable  
	      0     0          &lt; 64         No FIFO Available 
	         5               32       64 Byte Fifo Enabled (16750 UART)
	         4                0       Reserved (not used)
	         3                0       Reserved on 8250 and 16450 UART's
	                          8       16550 UART(or higher) Time-out Pending
	      2 and 1                     Interrupt Status (Bit value Priority)
	      1     1             6         Receiver Line Status Interrupt (Highest)
	      1     0             4         Received Data Available Interrupt
	      0     1             2         Transmitter Hold Register Empty Inter.
              0     0             0         Modem Status Interrupt (Lowest)
	         0                1       1 = No Interrupt Pending. 0 = Interrupt Pending
	
                      &lt; denotes a byte value less than designated INP value

</code></pre></div></div>

<p>For FIFO status, just compare the INP status with 192 using AND as below:</p>

<p>IF (Inp32(BaseAdd% + 2) AND 192) THEN PRINT “FIFO Enabled”</p>

<h3 id="first-in--first-out-control-register-baseaddress--2">First In / First Out Control Register (BaseAddress + 2)</h3>

<p>This Register also uses the BaseAddress + 2 address, but it is <strong>Write Only</strong>! You can NOT try to Read it! That just returns data from the <strong>IIR</strong> Register ONLY! The <strong>FCR</strong> register is just used to set Interrupt triggers and clear the data from the Recieve or Transmit buffers of 16550 or higher UARTS.</p>

<div class="language-text highlighter-rouge"><div class="highlight"><pre class="highlight"><code>
	       **Bit #            OUT Value     Description **
	      7 and 6                       Interrupt Trigger Level  
	      1     1             192         14 Byte Trigger 
	      1     0             128         8 Byte Trigger 
              0     1              64         4 Byte Trigger  
	      0     0            &lt; 64         1 Byte Trigger
	         5                 32       Enable 64 Byte FIFO (16750 UART only)
                 4                  0       Reserved (not used) 
	         3                  8       DMA Mode Select (mode 1 or 2)
	         2                  4       Clear Transmit FIFO 
	         1                  2       Clear Receive FIFO 
	         0                  1       Enable FIFO's. 0 = Disabled FIFO"
			    
                     &lt; denotes a byte value less than designated OUT value

</code></pre></div></div>

<p>If the trigger bytes are found in the FIFO buffer, then the Data Receive Available Interrupt in the IIR will trigger. Bits 1 and 2 clear the buffer when set hi. They will automatically reset to 0 when done. Data is lost when cleared or if bit 0 is set to 0. Be aware of this and use carefully! This register is only normally used to clear the buffers and enable them. The 0 bit must be set to 1 or both FIFO buffers are disabled! Reset it!</p>

<h3 id="line-control-register-baseaddress--3">Line Control Register (BaseAddress + 3)</h3>

<p>This Register can determine the Word Length, Stop Bits, Parity and help set the Baud Rate of the Serial Port. For instance, OUT (BaseAddress + 3), 3 will set the Word Length to 8 with 1 Stop Bit and No Parity. Similar to OPEN COM, but you can also open COM ports other than COM1 or COM2 in this register. <strong>Be sure to Write a Register value less than 128 after the DLAB baud is set!</strong></p>

<div class="language-text highlighter-rouge"><div class="highlight"><pre class="highlight"><code>
                **Bit #         Bit Value      Description**
	         7              128        Divisor Latch Access Bit (set baud rate)
	                      &lt; 128        Access Receive &amp; Transmit buffers &amp; IER
	         6                0        Set Break Enable. 64 = Break in Receiver TD"
	      5, 4, 3                      Parity Select 
              X  X  0             0          No Parity (bit 3 off only)"
	      0  0  1             8          Odd Parity  
	      0  1  1            24          Even Parity  
	      1  0  1            40          High Parity (Sticky) 
	      1  1  1            56          Low Parity (Sticky) 
	         2                0        One Stop Bit (normal)
	                          4        2 Stop bits(wordlength 6,7,8) or 1.5 (5)"
	      1 and 0                      Set Word Length 
	      1     1             3          8 Bit Word (normal)
	      1     0             2          7 Bit Word  
	      0     1             1          6 Bit Word
	      0     0             0          5 Bit Word  

                     &lt; denotes a byte value less than designated OUT value

</code></pre></div></div>

<h3 id="the-divisor-latch-access-bit-and-setting-the-baud-rate">The Divisor Latch Access Bit and Setting the Baud Rate</h3>

<p>You can set the Baud Rate first by sending 128 to the LCR with OUT. This forces the <strong>Base</strong> and <strong>IER</strong> Registers to accept the Divisor Latch Low and High Byte values respectively. In DLAB mode both registers can be written to or read to find the current Divisor byte settings! The Divisor value is the number that 115200 must be divided by to attain the baud rate:</p>

<div class="language-text highlighter-rouge"><div class="highlight"><pre class="highlight"><code>
        **Speed (BPS)      Divisor    High Byte(to Base + 1)  Low Byte(to Base)**
	       50         2304             &amp;H9  (2304)            &amp;H0    (0) 
	      300          384             &amp;H1  (256)             &amp;H80   (128)
              600          192             &amp;H0                    &amp;HC0   (192) 
	     1200           96             &amp;H0                    &amp;H60   (96) 
	     2400           48             &amp;H0                    &amp;H30   (48)
	     4800           24             &amp;H0                    &amp;H18   (24)
	     9600           12             &amp;H0                    &amp;HC    (12)
	    19200            6             &amp;H0                    &amp;H6    (6)
	   115200            1             &amp;H0                    &amp;H1    (1)

</code></pre></div></div>

<p>The divisor is based on 115,200 as the maximum Baud Rate. Speeds above 300 just send 0 to the IER, but it must be sent too! Below is a routine to set up any COM port without an OPEN statement. Simply use OUT to set it up:</p>

<div class="language-text highlighter-rouge"><div class="highlight"><pre class="highlight"><code>
        BaseAdd% = &amp;H3F8         'use any valid COM base address on your PC
	Out32 BaseAdd% + 3, &amp;H80 'set DLAB baud rate divisor bit 7 on with 128 (LCR)
	Out32 BaseAdd% + 1, &amp;H0  'set DL High Byte on IE Register
	Out32 BaseAdd%, &amp;H60     'set DL Low Byte to 1200 baud (96) on Base Register
	Out32 BaseAdd% + 3, &amp;H3  'sets 8 bit Word, 1 Stop Bit, and No Parity (LCR) *	 

</code></pre></div></div>

<blockquote>
  <p><em>Explanation:</em> Setting the LCR register’s value below 128 resets it from DLAB mode to normal Base Buffer and <strong>IER</strong> operations</p>
</blockquote>

<h3 id="modem-control-register-baseaddress--4">Modem Control Register (BaseAddress + 4)</h3>

<p>Like the LCR Register, it is Read and Write! Bit 4 sets Loopback Mode that sends TD data back to RD buffer. Bits 1 and 0 force RTS and DTR signals. The Auxiliary Outputs are seldom used anymore! Just set those bits to 0.</p>

<div class="language-text highlighter-rouge"><div class="highlight"><pre class="highlight"><code>
             **Bit #         Bit Value         Description**
	       4              16          LoopBack Mode (Test UART operation)
	       3               8          Aux Output 2(control by other circuitry)
	       2               4          Aux Output 1(MIDI, normally disconnected)
	       1               2          Force Request to Send (RTS) 
	       0               1          Force Data Terminal Ready (DTR)

</code></pre></div></div>

<h3 id="line-status-register-baseaddress--5">Line Status Register (BaseAddress + 5)</h3>

<p><strong>Read Only</strong> status register used to detect data buffer activity and errors. If ANY data error occurs, bit 7 will be turned on. Specific errors are also listed. Normally only Bit 0 is read, as these errors do not stop the port! Use this register to check for transfer errors.</p>

<div class="language-text highlighter-rouge"><div class="highlight"><pre class="highlight"><code>
             **Bit #         INP Value         Description**
               7              128         Error in Received FIFO 
	       6               64         Empty Data Hold Registers(TD and RD Idle)
	       5               32         Empty Transmitter Hold Register(TD empty)
	       4               16         Break Interrupt (RD Word Time Out)
	       3                8         Framing Error (last bit not a Stop Bit)
	       2                4         Parity Error
	       1                2         Overrun Error (cannot read fast enough)
	       0                1         Data Ready (Receiver ready to be read)

</code></pre></div></div>

<h3 id="modem-status-register-baseaddress--6">Modem Status Register (BaseAddress + 6)</h3>

<p>This <strong>Read Only</strong> register monitors each bit each time read. Delta type bits denote any changes since the last time read. Bit 2 On indicates that there was a change from low to high on the RI line since the last read. Often used in modem data transfers!</p>

<div class="language-text highlighter-rouge"><div class="highlight"><pre class="highlight"><code>
              **Bit #         INP Value         Description**
                7              128         Carrier Detect (CD) 
                6               64         Ring Indicator (RI) 
                5               32         Data Set Ready (DSR)
                4               16         Clear To Send (CTS) 
                3                8         Delta Data Carrier Detect 
                2                4         Trailing Edge Ring Indicator 
                1                2         Delta Data Set Ready 
                0                1         Delta Clear to Send 

</code></pre></div></div>

<h3 id="the-scratch-register-baseaddress--7">The Scratch Register (BaseAddress + 7)</h3>

<p>This unused register can be Read and Written to. You can use it to hold data for later use. It can also be used to test for a valid COM port with a device or loopback plug on it. To test a port, Read this register and try to change it. Then Read it again. If the second reading has changed, then the COM port is accessible and ready to use with a device. Normally a Scratch Register will always read 255 if there is no device connected! <strong>COM port registers will not work if the port is not connected to a serial device!</strong></p>

<h2 id="see-also">See Also</h2>

<ul>
  <li><a href="DECLARE-DYNAMIC-LIBRARY.html">DECLARE DYNAMIC LIBRARY</a></li>
  <li><a href="INP.html">INP</a>, <a href="OUT.html">OUT</a></li>
  <li><a href="Windows-Libraries.html">Windows Libraries</a></li>
</ul>

      </section>
    </div>

    <!-- FOOTER  -->
    <div id="footer_wrap" class="outer">
      <footer class="inner">
        
        <p class="copyright">QB64.com maintained by <a href="https://github.com/DualBrain">Cory Smith</a> on <a href="https://github.com/DualBrain/QB64">GitHub</a>.</p>
        
        <p>Published with <a href="https://pages.github.com/">GitHub Pages</a></p>
      </footer>
    </div>
  </body>

<!-- Mirrored from qb64.com/wiki/Port-Access-Libraries by HTTrack Website Copier/3.x [XR&CO'2014], Thu, 07 Nov 2024 13:43:41 GMT -->
</html>