 
****************************************
Report : area
Design : mini_mips_full_design
Version: O-2018.06-SP1
Date   : Tue Apr 15 13:25:15 2025
****************************************

Library(s) Used:

    osu05_stdcells (File: /apps/design_kits/osu_stdcells_v2p7/synopsys/lib/ami05/osu05_stdcells.db)

Number of ports:                          493
Number of nets:                         13174
Number of cells:                        12713
Number of combinational cells:           8352
Number of sequential cells:              4343
Number of macros/black boxes:               0
Number of buf/inv:                       3205
Number of references:                       4

Combinational area:            2290167.000000
Buf/Inv area:                   528624.000000
Noncombinational area:         3436704.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:               5726871.000000
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area                Local cell area
                                  ---------------------  ---------------------------------- 
Hierarchical cell                 Absolute      Percent  Combi-        Noncombi-     Black-
                                  Total         Total    national      national      boxes   Design
--------------------------------  ------------  -------  ------------  ------------  ------  --------------------
mini_mips_full_design             5726871.0000    100.0      432.0000        0.0000  0.0000  mini_mips_full_design
cont                                24939.0000      0.4    16920.0000     6336.0000  0.0000  controller
cont/alucontt                        1683.0000      0.0     1683.0000        0.0000  0.0000  alucontrol
dp                                5701500.0000     99.6    17424.0000    25056.0000  0.0000  datapath_full_design
dp/alu                              23265.0000      0.4    14625.0000        0.0000  0.0000  alu
dp/alu/add_1_root_add_16_2           8640.0000      0.2     8640.0000        0.0000  0.0000  alu_DW01_add_0
dp/aluout_flopp                      9648.0000      0.2     2736.0000     6912.0000  0.0000  flop_0
dp/instr_data_mem                 5357520.0000     93.6  2100816.0000  3256704.0000  0.0000  mem
dp/memdata_flop                      9648.0000      0.2     2736.0000     6912.0000  0.0000  flop_3
dp/mux2_a                            4608.0000      0.1     4608.0000        0.0000  0.0000  mux2_0
dp/mux2_a3                           2880.0000      0.1     2880.0000        0.0000  0.0000  mux2_DATA_WIDTH5
dp/mux2_pc                           4608.0000      0.1     4608.0000        0.0000  0.0000  mux2_2
dp/mux2_w3                           4608.0000      0.1     4608.0000        0.0000  0.0000  mux2_1
dp/mux3_pc                           6840.0000      0.1     6840.0000        0.0000  0.0000  mux3
dp/mux4_b                            8640.0000      0.2     8640.0000        0.0000  0.0000  mux4
dp/pc_flop                          11520.0000      0.2     4608.0000     6912.0000  0.0000  flop_en
dp/rdata1_flop                       9648.0000      0.2     2736.0000     6912.0000  0.0000  flop_2
dp/rdata2_flop                       9360.0000      0.2     2448.0000     6912.0000  0.0000  flop_1
dp/regfile                         196227.0000      3.4    82179.0000   114048.0000  0.0000  register_file
--------------------------------  ------------  -------  ------------  ------------  ------  --------------------
Total                                                    2290167.0000  3436704.0000  0.0000

1
