Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov 29 21:00:50 2018
| Host         : YC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file up_down_Counter_timing_summary_routed.rpt -pb up_down_Counter_timing_summary_routed.pb -rpx up_down_Counter_timing_summary_routed.rpx -warn_on_violation
| Design       : up_down_Counter
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[16]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[17]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[18]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[19]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[20]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[21]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[22]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[23]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 26 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 24 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.579        0.000                      0                   24        0.191        0.000                      0                   24        3.000        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          5.579        0.000                      0                   24        0.265        0.000                      0                   24        4.500        0.000                       0                    26  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        5.579        0.000                      0                   24        0.265        0.000                      0                   24        4.500        0.000                       0                    26  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          5.579        0.000                      0                   24        0.191        0.000                      0                   24  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        5.579        0.000                      0                   24        0.191        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 2.462ns (55.942%)  route 1.939ns (44.058%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[5])
                                                      1.820     2.161 r  CLOCK/cnt0/P[5]
                         net (fo=1, routed)           1.221     3.382    CLOCK/cnt0_n_100
    SLICE_X12Y92         LUT6 (Prop_lut6_I5_O)        0.124     3.506 r  CLOCK/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     3.506    CLOCK/p_0_in[5]
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.523     8.503    CLOCK/CLK
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[5]/C
                         clock pessimism              0.577     9.080    
                         clock uncertainty           -0.074     9.006    
    SLICE_X12Y92         FDCE (Setup_fdce_C_D)        0.079     9.085    CLOCK/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -3.506    
  -------------------------------------------------------------------
                         slack                                  5.579    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 2.462ns (56.369%)  route 1.906ns (43.631%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[16])
                                                      1.820     2.161 r  CLOCK/cnt0/P[16]
                         net (fo=1, routed)           1.188     3.349    CLOCK/cnt0_n_89
    SLICE_X12Y94         LUT6 (Prop_lut6_I5_O)        0.124     3.473 r  CLOCK/cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     3.473    CLOCK/p_0_in[16]
    SLICE_X12Y94         FDCE                                         r  CLOCK/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.524     8.504    CLOCK/CLK
    SLICE_X12Y94         FDCE                                         r  CLOCK/cnt_reg[16]/C
                         clock pessimism              0.577     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X12Y94         FDCE (Setup_fdce_C_D)        0.077     9.084    CLOCK/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -3.473    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 2.462ns (56.966%)  route 1.860ns (43.034%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[22])
                                                      1.820     2.161 r  CLOCK/cnt0/P[22]
                         net (fo=1, routed)           1.142     3.303    CLOCK/cnt0_n_83
    SLICE_X12Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.427 r  CLOCK/cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     3.427    CLOCK/p_0_in[22]
    SLICE_X12Y90         FDCE                                         r  CLOCK/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.522     8.502    CLOCK/CLK
    SLICE_X12Y90         FDCE                                         r  CLOCK/cnt_reg[22]/C
                         clock pessimism              0.577     9.079    
                         clock uncertainty           -0.074     9.005    
    SLICE_X12Y90         FDCE (Setup_fdce_C_D)        0.079     9.084    CLOCK/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -3.427    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.742ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 2.462ns (58.785%)  route 1.726ns (41.215%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[3])
                                                      1.820     2.161 r  CLOCK/cnt0/P[3]
                         net (fo=1, routed)           1.008     3.169    CLOCK/cnt0_n_102
    SLICE_X13Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.293 r  CLOCK/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     3.293    CLOCK/p_0_in[3]
    SLICE_X13Y90         FDCE                                         r  CLOCK/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.522     8.502    CLOCK/CLK
    SLICE_X13Y90         FDCE                                         r  CLOCK/cnt_reg[3]/C
                         clock pessimism              0.577     9.079    
                         clock uncertainty           -0.074     9.005    
    SLICE_X13Y90         FDCE (Setup_fdce_C_D)        0.031     9.036    CLOCK/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.036    
                         arrival time                          -3.293    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.749ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 2.462ns (58.899%)  route 1.718ns (41.101%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[23])
                                                      1.820     2.161 r  CLOCK/cnt0/P[23]
                         net (fo=1, routed)           1.000     3.161    CLOCK/cnt0_n_82
    SLICE_X13Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.285 r  CLOCK/cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     3.285    CLOCK/p_0_in[23]
    SLICE_X13Y90         FDCE                                         r  CLOCK/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.522     8.502    CLOCK/CLK
    SLICE_X13Y90         FDCE                                         r  CLOCK/cnt_reg[23]/C
                         clock pessimism              0.577     9.079    
                         clock uncertainty           -0.074     9.005    
    SLICE_X13Y90         FDCE (Setup_fdce_C_D)        0.029     9.034    CLOCK/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          9.034    
                         arrival time                          -3.285    
  -------------------------------------------------------------------
                         slack                                  5.749    

Slack (MET) :             5.781ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 2.462ns (58.612%)  route 1.739ns (41.388%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[1])
                                                      1.820     2.161 r  CLOCK/cnt0/P[1]
                         net (fo=1, routed)           1.021     3.182    CLOCK/cnt0_n_104
    SLICE_X12Y92         LUT6 (Prop_lut6_I5_O)        0.124     3.306 r  CLOCK/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.306    CLOCK/p_0_in[1]
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.523     8.503    CLOCK/CLK
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[1]/C
                         clock pessimism              0.577     9.080    
                         clock uncertainty           -0.074     9.006    
    SLICE_X12Y92         FDCE (Setup_fdce_C_D)        0.081     9.087    CLOCK/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -3.306    
  -------------------------------------------------------------------
                         slack                                  5.781    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 2.462ns (58.703%)  route 1.732ns (41.297%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[20])
                                                      1.820     2.161 r  CLOCK/cnt0/P[20]
                         net (fo=1, routed)           1.014     3.175    CLOCK/cnt0_n_85
    SLICE_X12Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.299 r  CLOCK/cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     3.299    CLOCK/p_0_in[20]
    SLICE_X12Y90         FDCE                                         r  CLOCK/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.522     8.502    CLOCK/CLK
    SLICE_X12Y90         FDCE                                         r  CLOCK/cnt_reg[20]/C
                         clock pessimism              0.577     9.079    
                         clock uncertainty           -0.074     9.005    
    SLICE_X12Y90         FDCE (Setup_fdce_C_D)        0.077     9.082    CLOCK/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          9.082    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 2.462ns (58.792%)  route 1.726ns (41.208%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[7])
                                                      1.820     2.161 r  CLOCK/cnt0/P[7]
                         net (fo=1, routed)           1.008     3.169    CLOCK/cnt0_n_98
    SLICE_X12Y91         LUT6 (Prop_lut6_I5_O)        0.124     3.293 r  CLOCK/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     3.293    CLOCK/p_0_in[7]
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.523     8.503    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
                         clock pessimism              0.602     9.105    
                         clock uncertainty           -0.074     9.031    
    SLICE_X12Y91         FDCE (Setup_fdce_C_D)        0.079     9.110    CLOCK/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          9.110    
                         arrival time                          -3.293    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 2.462ns (58.848%)  route 1.722ns (41.152%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[6])
                                                      1.820     2.161 r  CLOCK/cnt0/P[6]
                         net (fo=1, routed)           1.004     3.165    CLOCK/cnt0_n_99
    SLICE_X12Y91         LUT6 (Prop_lut6_I5_O)        0.124     3.289 r  CLOCK/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     3.289    CLOCK/p_0_in[6]
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.523     8.503    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[6]/C
                         clock pessimism              0.602     9.105    
                         clock uncertainty           -0.074     9.031    
    SLICE_X12Y91         FDCE (Setup_fdce_C_D)        0.081     9.112    CLOCK/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          9.112    
                         arrival time                          -3.289    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.846ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 2.462ns (59.540%)  route 1.673ns (40.460%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[14])
                                                      1.820     2.161 r  CLOCK/cnt0/P[14]
                         net (fo=1, routed)           0.955     3.116    CLOCK/cnt0_n_91
    SLICE_X12Y93         LUT6 (Prop_lut6_I5_O)        0.124     3.240 r  CLOCK/cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     3.240    CLOCK/p_0_in[14]
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.524     8.504    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[14]/C
                         clock pessimism              0.577     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X12Y93         FDCE (Setup_fdce_C_D)        0.079     9.086    CLOCK/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                          -3.240    
  -------------------------------------------------------------------
                         slack                                  5.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.106%)  route 0.192ns (47.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[13]/Q
                         net (fo=26, routed)          0.192    -0.233    CLOCK/cnt[13]
    SLICE_X12Y91         LUT6 (Prop_lut6_I3_O)        0.045    -0.188 r  CLOCK/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    CLOCK/p_0_in[6]
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[6]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X12Y91         FDCE (Hold_fdce_C_D)         0.121    -0.453    CLOCK/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.893%)  route 0.194ns (48.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[13]/Q
                         net (fo=26, routed)          0.194    -0.232    CLOCK/cnt[13]
    SLICE_X12Y94         LUT6 (Prop_lut6_I3_O)        0.045    -0.187 r  CLOCK/cnt[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    CLOCK/p_0_in[19]
    SLICE_X12Y94         FDCE                                         r  CLOCK/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.846    -0.827    CLOCK/CLK
    SLICE_X12Y94         FDCE                                         r  CLOCK/cnt_reg[19]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X12Y94         FDCE (Hold_fdce_C_D)         0.121    -0.452    CLOCK/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.636%)  route 0.196ns (48.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[13]/Q
                         net (fo=26, routed)          0.196    -0.230    CLOCK/cnt[13]
    SLICE_X12Y94         LUT6 (Prop_lut6_I3_O)        0.045    -0.185 r  CLOCK/cnt[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    CLOCK/p_0_in[18]
    SLICE_X12Y94         FDCE                                         r  CLOCK/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.846    -0.827    CLOCK/CLK
    SLICE_X12Y94         FDCE                                         r  CLOCK/cnt_reg[18]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X12Y94         FDCE (Hold_fdce_C_D)         0.121    -0.452    CLOCK/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.472%)  route 0.197ns (48.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[13]/Q
                         net (fo=26, routed)          0.197    -0.228    CLOCK/cnt[13]
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.045    -0.183 r  CLOCK/cnt[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    CLOCK/p_0_in[13]
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.846    -0.827    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[13]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X12Y93         FDCE (Hold_fdce_C_D)         0.121    -0.468    CLOCK/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.209ns (49.063%)  route 0.217ns (50.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[14]/Q
                         net (fo=26, routed)          0.217    -0.208    CLOCK/cnt[14]
    SLICE_X12Y92         LUT6 (Prop_lut6_I2_O)        0.045    -0.163 r  CLOCK/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    CLOCK/p_0_in[5]
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    CLOCK/CLK
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[5]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X12Y92         FDCE (Hold_fdce_C_D)         0.121    -0.453    CLOCK/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.739%)  route 0.195ns (48.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[14]/Q
                         net (fo=26, routed)          0.195    -0.230    CLOCK/cnt[14]
    SLICE_X13Y92         LUT6 (Prop_lut6_I2_O)        0.045    -0.185 r  CLOCK/cnt[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    CLOCK/p_0_in[10]
    SLICE_X13Y92         FDCE                                         r  CLOCK/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    CLOCK/CLK
    SLICE_X13Y92         FDCE                                         r  CLOCK/cnt_reg[10]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X13Y92         FDCE (Hold_fdce_C_D)         0.091    -0.483    CLOCK/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.703%)  route 0.212ns (50.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[13]/Q
                         net (fo=26, routed)          0.212    -0.214    CLOCK/cnt[13]
    SLICE_X13Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.169 r  CLOCK/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    CLOCK/p_0_in[9]
    SLICE_X13Y92         FDCE                                         r  CLOCK/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    CLOCK/CLK
    SLICE_X13Y92         FDCE                                         r  CLOCK/cnt_reg[9]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X13Y92         FDCE (Hold_fdce_C_D)         0.092    -0.482    CLOCK/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.209ns (45.422%)  route 0.251ns (54.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[14]/Q
                         net (fo=26, routed)          0.251    -0.174    CLOCK/cnt[14]
    SLICE_X12Y92         LUT6 (Prop_lut6_I2_O)        0.045    -0.129 r  CLOCK/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    CLOCK/p_0_in[1]
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    CLOCK/CLK
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[1]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X12Y92         FDCE (Hold_fdce_C_D)         0.121    -0.453    CLOCK/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.209ns (44.005%)  route 0.266ns (55.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[14]/Q
                         net (fo=26, routed)          0.266    -0.159    CLOCK/cnt[14]
    SLICE_X12Y92         LUT6 (Prop_lut6_I2_O)        0.045    -0.114 r  CLOCK/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.114    CLOCK/p_0_in[8]
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    CLOCK/CLK
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[8]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X12Y92         FDCE (Hold_fdce_C_D)         0.121    -0.453    CLOCK/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.379%)  route 0.262ns (55.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[14]/Q
                         net (fo=26, routed)          0.262    -0.163    CLOCK/cnt[14]
    SLICE_X12Y93         LUT6 (Prop_lut6_I2_O)        0.045    -0.118 r  CLOCK/cnt[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.118    CLOCK/p_0_in[15]
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.846    -0.827    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[15]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X12Y93         FDCE (Hold_fdce_C_D)         0.121    -0.468    CLOCK/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.350    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK5M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   CLOCK5M/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X13Y90     CLOCK/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X13Y92     CLOCK/cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y92     CLOCK/cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y93     CLOCK/cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y93     CLOCK/cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y93     CLOCK/cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y93     CLOCK/cnt_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y94     CLOCK/cnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y90     CLOCK/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y90     CLOCK/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y92     CLOCK/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y92     CLOCK/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y92     CLOCK/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y92     CLOCK/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y93     CLOCK/cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y93     CLOCK/cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y93     CLOCK/cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y93     CLOCK/cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y90     CLOCK/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y90     CLOCK/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y92     CLOCK/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y92     CLOCK/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y93     CLOCK/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y93     CLOCK/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y93     CLOCK/cnt_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y93     CLOCK/cnt_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y94     CLOCK/cnt_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y94     CLOCK/cnt_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK5M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLOCK5M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 2.462ns (55.942%)  route 1.939ns (44.058%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[5])
                                                      1.820     2.161 r  CLOCK/cnt0/P[5]
                         net (fo=1, routed)           1.221     3.382    CLOCK/cnt0_n_100
    SLICE_X12Y92         LUT6 (Prop_lut6_I5_O)        0.124     3.506 r  CLOCK/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     3.506    CLOCK/p_0_in[5]
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.523     8.503    CLOCK/CLK
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[5]/C
                         clock pessimism              0.577     9.080    
                         clock uncertainty           -0.074     9.007    
    SLICE_X12Y92         FDCE (Setup_fdce_C_D)        0.079     9.086    CLOCK/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                          -3.506    
  -------------------------------------------------------------------
                         slack                                  5.579    

Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 2.462ns (56.369%)  route 1.906ns (43.631%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[16])
                                                      1.820     2.161 r  CLOCK/cnt0/P[16]
                         net (fo=1, routed)           1.188     3.349    CLOCK/cnt0_n_89
    SLICE_X12Y94         LUT6 (Prop_lut6_I5_O)        0.124     3.473 r  CLOCK/cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     3.473    CLOCK/p_0_in[16]
    SLICE_X12Y94         FDCE                                         r  CLOCK/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.524     8.504    CLOCK/CLK
    SLICE_X12Y94         FDCE                                         r  CLOCK/cnt_reg[16]/C
                         clock pessimism              0.577     9.081    
                         clock uncertainty           -0.074     9.008    
    SLICE_X12Y94         FDCE (Setup_fdce_C_D)        0.077     9.085    CLOCK/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -3.473    
  -------------------------------------------------------------------
                         slack                                  5.612    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 2.462ns (56.966%)  route 1.860ns (43.034%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[22])
                                                      1.820     2.161 r  CLOCK/cnt0/P[22]
                         net (fo=1, routed)           1.142     3.303    CLOCK/cnt0_n_83
    SLICE_X12Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.427 r  CLOCK/cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     3.427    CLOCK/p_0_in[22]
    SLICE_X12Y90         FDCE                                         r  CLOCK/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.522     8.502    CLOCK/CLK
    SLICE_X12Y90         FDCE                                         r  CLOCK/cnt_reg[22]/C
                         clock pessimism              0.577     9.079    
                         clock uncertainty           -0.074     9.006    
    SLICE_X12Y90         FDCE (Setup_fdce_C_D)        0.079     9.085    CLOCK/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -3.427    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.743ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 2.462ns (58.785%)  route 1.726ns (41.215%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[3])
                                                      1.820     2.161 r  CLOCK/cnt0/P[3]
                         net (fo=1, routed)           1.008     3.169    CLOCK/cnt0_n_102
    SLICE_X13Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.293 r  CLOCK/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     3.293    CLOCK/p_0_in[3]
    SLICE_X13Y90         FDCE                                         r  CLOCK/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.522     8.502    CLOCK/CLK
    SLICE_X13Y90         FDCE                                         r  CLOCK/cnt_reg[3]/C
                         clock pessimism              0.577     9.079    
                         clock uncertainty           -0.074     9.006    
    SLICE_X13Y90         FDCE (Setup_fdce_C_D)        0.031     9.037    CLOCK/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.037    
                         arrival time                          -3.293    
  -------------------------------------------------------------------
                         slack                                  5.743    

Slack (MET) :             5.749ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 2.462ns (58.899%)  route 1.718ns (41.101%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[23])
                                                      1.820     2.161 r  CLOCK/cnt0/P[23]
                         net (fo=1, routed)           1.000     3.161    CLOCK/cnt0_n_82
    SLICE_X13Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.285 r  CLOCK/cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     3.285    CLOCK/p_0_in[23]
    SLICE_X13Y90         FDCE                                         r  CLOCK/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.522     8.502    CLOCK/CLK
    SLICE_X13Y90         FDCE                                         r  CLOCK/cnt_reg[23]/C
                         clock pessimism              0.577     9.079    
                         clock uncertainty           -0.074     9.006    
    SLICE_X13Y90         FDCE (Setup_fdce_C_D)        0.029     9.035    CLOCK/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          9.035    
                         arrival time                          -3.285    
  -------------------------------------------------------------------
                         slack                                  5.749    

Slack (MET) :             5.782ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 2.462ns (58.612%)  route 1.739ns (41.388%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[1])
                                                      1.820     2.161 r  CLOCK/cnt0/P[1]
                         net (fo=1, routed)           1.021     3.182    CLOCK/cnt0_n_104
    SLICE_X12Y92         LUT6 (Prop_lut6_I5_O)        0.124     3.306 r  CLOCK/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.306    CLOCK/p_0_in[1]
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.523     8.503    CLOCK/CLK
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[1]/C
                         clock pessimism              0.577     9.080    
                         clock uncertainty           -0.074     9.007    
    SLICE_X12Y92         FDCE (Setup_fdce_C_D)        0.081     9.088    CLOCK/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.088    
                         arrival time                          -3.306    
  -------------------------------------------------------------------
                         slack                                  5.782    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 2.462ns (58.703%)  route 1.732ns (41.297%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[20])
                                                      1.820     2.161 r  CLOCK/cnt0/P[20]
                         net (fo=1, routed)           1.014     3.175    CLOCK/cnt0_n_85
    SLICE_X12Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.299 r  CLOCK/cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     3.299    CLOCK/p_0_in[20]
    SLICE_X12Y90         FDCE                                         r  CLOCK/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.522     8.502    CLOCK/CLK
    SLICE_X12Y90         FDCE                                         r  CLOCK/cnt_reg[20]/C
                         clock pessimism              0.577     9.079    
                         clock uncertainty           -0.074     9.006    
    SLICE_X12Y90         FDCE (Setup_fdce_C_D)        0.077     9.083    CLOCK/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          9.083    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.818ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 2.462ns (58.792%)  route 1.726ns (41.208%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[7])
                                                      1.820     2.161 r  CLOCK/cnt0/P[7]
                         net (fo=1, routed)           1.008     3.169    CLOCK/cnt0_n_98
    SLICE_X12Y91         LUT6 (Prop_lut6_I5_O)        0.124     3.293 r  CLOCK/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     3.293    CLOCK/p_0_in[7]
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.523     8.503    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
                         clock pessimism              0.602     9.105    
                         clock uncertainty           -0.074     9.032    
    SLICE_X12Y91         FDCE (Setup_fdce_C_D)        0.079     9.111    CLOCK/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          9.111    
                         arrival time                          -3.293    
  -------------------------------------------------------------------
                         slack                                  5.818    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 2.462ns (58.848%)  route 1.722ns (41.152%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[6])
                                                      1.820     2.161 r  CLOCK/cnt0/P[6]
                         net (fo=1, routed)           1.004     3.165    CLOCK/cnt0_n_99
    SLICE_X12Y91         LUT6 (Prop_lut6_I5_O)        0.124     3.289 r  CLOCK/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     3.289    CLOCK/p_0_in[6]
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.523     8.503    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[6]/C
                         clock pessimism              0.602     9.105    
                         clock uncertainty           -0.074     9.032    
    SLICE_X12Y91         FDCE (Setup_fdce_C_D)        0.081     9.113    CLOCK/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                          -3.289    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             5.846ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 2.462ns (59.540%)  route 1.673ns (40.460%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[14])
                                                      1.820     2.161 r  CLOCK/cnt0/P[14]
                         net (fo=1, routed)           0.955     3.116    CLOCK/cnt0_n_91
    SLICE_X12Y93         LUT6 (Prop_lut6_I5_O)        0.124     3.240 r  CLOCK/cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     3.240    CLOCK/p_0_in[14]
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.524     8.504    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[14]/C
                         clock pessimism              0.577     9.081    
                         clock uncertainty           -0.074     9.008    
    SLICE_X12Y93         FDCE (Setup_fdce_C_D)        0.079     9.087    CLOCK/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -3.240    
  -------------------------------------------------------------------
                         slack                                  5.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.106%)  route 0.192ns (47.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[13]/Q
                         net (fo=26, routed)          0.192    -0.233    CLOCK/cnt[13]
    SLICE_X12Y91         LUT6 (Prop_lut6_I3_O)        0.045    -0.188 r  CLOCK/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    CLOCK/p_0_in[6]
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[6]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X12Y91         FDCE (Hold_fdce_C_D)         0.121    -0.453    CLOCK/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.893%)  route 0.194ns (48.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[13]/Q
                         net (fo=26, routed)          0.194    -0.232    CLOCK/cnt[13]
    SLICE_X12Y94         LUT6 (Prop_lut6_I3_O)        0.045    -0.187 r  CLOCK/cnt[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    CLOCK/p_0_in[19]
    SLICE_X12Y94         FDCE                                         r  CLOCK/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.846    -0.827    CLOCK/CLK
    SLICE_X12Y94         FDCE                                         r  CLOCK/cnt_reg[19]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X12Y94         FDCE (Hold_fdce_C_D)         0.121    -0.452    CLOCK/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.636%)  route 0.196ns (48.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[13]/Q
                         net (fo=26, routed)          0.196    -0.230    CLOCK/cnt[13]
    SLICE_X12Y94         LUT6 (Prop_lut6_I3_O)        0.045    -0.185 r  CLOCK/cnt[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    CLOCK/p_0_in[18]
    SLICE_X12Y94         FDCE                                         r  CLOCK/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.846    -0.827    CLOCK/CLK
    SLICE_X12Y94         FDCE                                         r  CLOCK/cnt_reg[18]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X12Y94         FDCE (Hold_fdce_C_D)         0.121    -0.452    CLOCK/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.472%)  route 0.197ns (48.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[13]/Q
                         net (fo=26, routed)          0.197    -0.228    CLOCK/cnt[13]
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.045    -0.183 r  CLOCK/cnt[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    CLOCK/p_0_in[13]
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.846    -0.827    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[13]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X12Y93         FDCE (Hold_fdce_C_D)         0.121    -0.468    CLOCK/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.209ns (49.063%)  route 0.217ns (50.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[14]/Q
                         net (fo=26, routed)          0.217    -0.208    CLOCK/cnt[14]
    SLICE_X12Y92         LUT6 (Prop_lut6_I2_O)        0.045    -0.163 r  CLOCK/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    CLOCK/p_0_in[5]
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    CLOCK/CLK
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[5]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X12Y92         FDCE (Hold_fdce_C_D)         0.121    -0.453    CLOCK/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.739%)  route 0.195ns (48.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[14]/Q
                         net (fo=26, routed)          0.195    -0.230    CLOCK/cnt[14]
    SLICE_X13Y92         LUT6 (Prop_lut6_I2_O)        0.045    -0.185 r  CLOCK/cnt[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    CLOCK/p_0_in[10]
    SLICE_X13Y92         FDCE                                         r  CLOCK/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    CLOCK/CLK
    SLICE_X13Y92         FDCE                                         r  CLOCK/cnt_reg[10]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X13Y92         FDCE (Hold_fdce_C_D)         0.091    -0.483    CLOCK/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.703%)  route 0.212ns (50.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[13]/Q
                         net (fo=26, routed)          0.212    -0.214    CLOCK/cnt[13]
    SLICE_X13Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.169 r  CLOCK/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    CLOCK/p_0_in[9]
    SLICE_X13Y92         FDCE                                         r  CLOCK/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    CLOCK/CLK
    SLICE_X13Y92         FDCE                                         r  CLOCK/cnt_reg[9]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X13Y92         FDCE (Hold_fdce_C_D)         0.092    -0.482    CLOCK/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.209ns (45.422%)  route 0.251ns (54.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[14]/Q
                         net (fo=26, routed)          0.251    -0.174    CLOCK/cnt[14]
    SLICE_X12Y92         LUT6 (Prop_lut6_I2_O)        0.045    -0.129 r  CLOCK/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    CLOCK/p_0_in[1]
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    CLOCK/CLK
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[1]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X12Y92         FDCE (Hold_fdce_C_D)         0.121    -0.453    CLOCK/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.209ns (44.005%)  route 0.266ns (55.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[14]/Q
                         net (fo=26, routed)          0.266    -0.159    CLOCK/cnt[14]
    SLICE_X12Y92         LUT6 (Prop_lut6_I2_O)        0.045    -0.114 r  CLOCK/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.114    CLOCK/p_0_in[8]
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    CLOCK/CLK
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[8]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X12Y92         FDCE (Hold_fdce_C_D)         0.121    -0.453    CLOCK/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.379%)  route 0.262ns (55.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[14]/Q
                         net (fo=26, routed)          0.262    -0.163    CLOCK/cnt[14]
    SLICE_X12Y93         LUT6 (Prop_lut6_I2_O)        0.045    -0.118 r  CLOCK/cnt[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.118    CLOCK/p_0_in[15]
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.846    -0.827    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[15]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X12Y93         FDCE (Hold_fdce_C_D)         0.121    -0.468    CLOCK/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.350    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK5M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   CLOCK5M/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X13Y90     CLOCK/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X13Y92     CLOCK/cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y92     CLOCK/cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y93     CLOCK/cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y93     CLOCK/cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y93     CLOCK/cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y93     CLOCK/cnt_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y94     CLOCK/cnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y90     CLOCK/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y90     CLOCK/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y92     CLOCK/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y92     CLOCK/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y92     CLOCK/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y92     CLOCK/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y93     CLOCK/cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y93     CLOCK/cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y93     CLOCK/cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y93     CLOCK/cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y90     CLOCK/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y90     CLOCK/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y92     CLOCK/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y92     CLOCK/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y93     CLOCK/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y93     CLOCK/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y93     CLOCK/cnt_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y93     CLOCK/cnt_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y94     CLOCK/cnt_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y94     CLOCK/cnt_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK5M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLOCK5M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 2.462ns (55.942%)  route 1.939ns (44.058%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[5])
                                                      1.820     2.161 r  CLOCK/cnt0/P[5]
                         net (fo=1, routed)           1.221     3.382    CLOCK/cnt0_n_100
    SLICE_X12Y92         LUT6 (Prop_lut6_I5_O)        0.124     3.506 r  CLOCK/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     3.506    CLOCK/p_0_in[5]
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.523     8.503    CLOCK/CLK
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[5]/C
                         clock pessimism              0.577     9.080    
                         clock uncertainty           -0.074     9.006    
    SLICE_X12Y92         FDCE (Setup_fdce_C_D)        0.079     9.085    CLOCK/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -3.506    
  -------------------------------------------------------------------
                         slack                                  5.579    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 2.462ns (56.369%)  route 1.906ns (43.631%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[16])
                                                      1.820     2.161 r  CLOCK/cnt0/P[16]
                         net (fo=1, routed)           1.188     3.349    CLOCK/cnt0_n_89
    SLICE_X12Y94         LUT6 (Prop_lut6_I5_O)        0.124     3.473 r  CLOCK/cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     3.473    CLOCK/p_0_in[16]
    SLICE_X12Y94         FDCE                                         r  CLOCK/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.524     8.504    CLOCK/CLK
    SLICE_X12Y94         FDCE                                         r  CLOCK/cnt_reg[16]/C
                         clock pessimism              0.577     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X12Y94         FDCE (Setup_fdce_C_D)        0.077     9.084    CLOCK/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -3.473    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 2.462ns (56.966%)  route 1.860ns (43.034%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[22])
                                                      1.820     2.161 r  CLOCK/cnt0/P[22]
                         net (fo=1, routed)           1.142     3.303    CLOCK/cnt0_n_83
    SLICE_X12Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.427 r  CLOCK/cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     3.427    CLOCK/p_0_in[22]
    SLICE_X12Y90         FDCE                                         r  CLOCK/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.522     8.502    CLOCK/CLK
    SLICE_X12Y90         FDCE                                         r  CLOCK/cnt_reg[22]/C
                         clock pessimism              0.577     9.079    
                         clock uncertainty           -0.074     9.005    
    SLICE_X12Y90         FDCE (Setup_fdce_C_D)        0.079     9.084    CLOCK/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -3.427    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.742ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 2.462ns (58.785%)  route 1.726ns (41.215%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[3])
                                                      1.820     2.161 r  CLOCK/cnt0/P[3]
                         net (fo=1, routed)           1.008     3.169    CLOCK/cnt0_n_102
    SLICE_X13Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.293 r  CLOCK/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     3.293    CLOCK/p_0_in[3]
    SLICE_X13Y90         FDCE                                         r  CLOCK/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.522     8.502    CLOCK/CLK
    SLICE_X13Y90         FDCE                                         r  CLOCK/cnt_reg[3]/C
                         clock pessimism              0.577     9.079    
                         clock uncertainty           -0.074     9.005    
    SLICE_X13Y90         FDCE (Setup_fdce_C_D)        0.031     9.036    CLOCK/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.036    
                         arrival time                          -3.293    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.749ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 2.462ns (58.899%)  route 1.718ns (41.101%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[23])
                                                      1.820     2.161 r  CLOCK/cnt0/P[23]
                         net (fo=1, routed)           1.000     3.161    CLOCK/cnt0_n_82
    SLICE_X13Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.285 r  CLOCK/cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     3.285    CLOCK/p_0_in[23]
    SLICE_X13Y90         FDCE                                         r  CLOCK/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.522     8.502    CLOCK/CLK
    SLICE_X13Y90         FDCE                                         r  CLOCK/cnt_reg[23]/C
                         clock pessimism              0.577     9.079    
                         clock uncertainty           -0.074     9.005    
    SLICE_X13Y90         FDCE (Setup_fdce_C_D)        0.029     9.034    CLOCK/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          9.034    
                         arrival time                          -3.285    
  -------------------------------------------------------------------
                         slack                                  5.749    

Slack (MET) :             5.781ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 2.462ns (58.612%)  route 1.739ns (41.388%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[1])
                                                      1.820     2.161 r  CLOCK/cnt0/P[1]
                         net (fo=1, routed)           1.021     3.182    CLOCK/cnt0_n_104
    SLICE_X12Y92         LUT6 (Prop_lut6_I5_O)        0.124     3.306 r  CLOCK/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.306    CLOCK/p_0_in[1]
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.523     8.503    CLOCK/CLK
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[1]/C
                         clock pessimism              0.577     9.080    
                         clock uncertainty           -0.074     9.006    
    SLICE_X12Y92         FDCE (Setup_fdce_C_D)        0.081     9.087    CLOCK/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -3.306    
  -------------------------------------------------------------------
                         slack                                  5.781    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 2.462ns (58.703%)  route 1.732ns (41.297%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[20])
                                                      1.820     2.161 r  CLOCK/cnt0/P[20]
                         net (fo=1, routed)           1.014     3.175    CLOCK/cnt0_n_85
    SLICE_X12Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.299 r  CLOCK/cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     3.299    CLOCK/p_0_in[20]
    SLICE_X12Y90         FDCE                                         r  CLOCK/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.522     8.502    CLOCK/CLK
    SLICE_X12Y90         FDCE                                         r  CLOCK/cnt_reg[20]/C
                         clock pessimism              0.577     9.079    
                         clock uncertainty           -0.074     9.005    
    SLICE_X12Y90         FDCE (Setup_fdce_C_D)        0.077     9.082    CLOCK/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          9.082    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 2.462ns (58.792%)  route 1.726ns (41.208%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[7])
                                                      1.820     2.161 r  CLOCK/cnt0/P[7]
                         net (fo=1, routed)           1.008     3.169    CLOCK/cnt0_n_98
    SLICE_X12Y91         LUT6 (Prop_lut6_I5_O)        0.124     3.293 r  CLOCK/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     3.293    CLOCK/p_0_in[7]
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.523     8.503    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
                         clock pessimism              0.602     9.105    
                         clock uncertainty           -0.074     9.031    
    SLICE_X12Y91         FDCE (Setup_fdce_C_D)        0.079     9.110    CLOCK/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          9.110    
                         arrival time                          -3.293    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 2.462ns (58.848%)  route 1.722ns (41.152%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[6])
                                                      1.820     2.161 r  CLOCK/cnt0/P[6]
                         net (fo=1, routed)           1.004     3.165    CLOCK/cnt0_n_99
    SLICE_X12Y91         LUT6 (Prop_lut6_I5_O)        0.124     3.289 r  CLOCK/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     3.289    CLOCK/p_0_in[6]
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.523     8.503    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[6]/C
                         clock pessimism              0.602     9.105    
                         clock uncertainty           -0.074     9.031    
    SLICE_X12Y91         FDCE (Setup_fdce_C_D)        0.081     9.112    CLOCK/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          9.112    
                         arrival time                          -3.289    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.846ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 2.462ns (59.540%)  route 1.673ns (40.460%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[14])
                                                      1.820     2.161 r  CLOCK/cnt0/P[14]
                         net (fo=1, routed)           0.955     3.116    CLOCK/cnt0_n_91
    SLICE_X12Y93         LUT6 (Prop_lut6_I5_O)        0.124     3.240 r  CLOCK/cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     3.240    CLOCK/p_0_in[14]
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.524     8.504    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[14]/C
                         clock pessimism              0.577     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X12Y93         FDCE (Setup_fdce_C_D)        0.079     9.086    CLOCK/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                          -3.240    
  -------------------------------------------------------------------
                         slack                                  5.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.106%)  route 0.192ns (47.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[13]/Q
                         net (fo=26, routed)          0.192    -0.233    CLOCK/cnt[13]
    SLICE_X12Y91         LUT6 (Prop_lut6_I3_O)        0.045    -0.188 r  CLOCK/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    CLOCK/p_0_in[6]
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[6]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.074    -0.500    
    SLICE_X12Y91         FDCE (Hold_fdce_C_D)         0.121    -0.379    CLOCK/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.893%)  route 0.194ns (48.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[13]/Q
                         net (fo=26, routed)          0.194    -0.232    CLOCK/cnt[13]
    SLICE_X12Y94         LUT6 (Prop_lut6_I3_O)        0.045    -0.187 r  CLOCK/cnt[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    CLOCK/p_0_in[19]
    SLICE_X12Y94         FDCE                                         r  CLOCK/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.846    -0.827    CLOCK/CLK
    SLICE_X12Y94         FDCE                                         r  CLOCK/cnt_reg[19]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.074    -0.499    
    SLICE_X12Y94         FDCE (Hold_fdce_C_D)         0.121    -0.378    CLOCK/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.636%)  route 0.196ns (48.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[13]/Q
                         net (fo=26, routed)          0.196    -0.230    CLOCK/cnt[13]
    SLICE_X12Y94         LUT6 (Prop_lut6_I3_O)        0.045    -0.185 r  CLOCK/cnt[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    CLOCK/p_0_in[18]
    SLICE_X12Y94         FDCE                                         r  CLOCK/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.846    -0.827    CLOCK/CLK
    SLICE_X12Y94         FDCE                                         r  CLOCK/cnt_reg[18]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.074    -0.499    
    SLICE_X12Y94         FDCE (Hold_fdce_C_D)         0.121    -0.378    CLOCK/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.472%)  route 0.197ns (48.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[13]/Q
                         net (fo=26, routed)          0.197    -0.228    CLOCK/cnt[13]
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.045    -0.183 r  CLOCK/cnt[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    CLOCK/p_0_in[13]
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.846    -0.827    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[13]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.074    -0.515    
    SLICE_X12Y93         FDCE (Hold_fdce_C_D)         0.121    -0.394    CLOCK/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.209ns (49.063%)  route 0.217ns (50.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[14]/Q
                         net (fo=26, routed)          0.217    -0.208    CLOCK/cnt[14]
    SLICE_X12Y92         LUT6 (Prop_lut6_I2_O)        0.045    -0.163 r  CLOCK/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    CLOCK/p_0_in[5]
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    CLOCK/CLK
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[5]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.074    -0.500    
    SLICE_X12Y92         FDCE (Hold_fdce_C_D)         0.121    -0.379    CLOCK/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.739%)  route 0.195ns (48.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[14]/Q
                         net (fo=26, routed)          0.195    -0.230    CLOCK/cnt[14]
    SLICE_X13Y92         LUT6 (Prop_lut6_I2_O)        0.045    -0.185 r  CLOCK/cnt[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    CLOCK/p_0_in[10]
    SLICE_X13Y92         FDCE                                         r  CLOCK/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    CLOCK/CLK
    SLICE_X13Y92         FDCE                                         r  CLOCK/cnt_reg[10]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.074    -0.500    
    SLICE_X13Y92         FDCE (Hold_fdce_C_D)         0.091    -0.409    CLOCK/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.703%)  route 0.212ns (50.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[13]/Q
                         net (fo=26, routed)          0.212    -0.214    CLOCK/cnt[13]
    SLICE_X13Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.169 r  CLOCK/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    CLOCK/p_0_in[9]
    SLICE_X13Y92         FDCE                                         r  CLOCK/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    CLOCK/CLK
    SLICE_X13Y92         FDCE                                         r  CLOCK/cnt_reg[9]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.074    -0.500    
    SLICE_X13Y92         FDCE (Hold_fdce_C_D)         0.092    -0.408    CLOCK/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.209ns (45.422%)  route 0.251ns (54.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[14]/Q
                         net (fo=26, routed)          0.251    -0.174    CLOCK/cnt[14]
    SLICE_X12Y92         LUT6 (Prop_lut6_I2_O)        0.045    -0.129 r  CLOCK/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    CLOCK/p_0_in[1]
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    CLOCK/CLK
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[1]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.074    -0.500    
    SLICE_X12Y92         FDCE (Hold_fdce_C_D)         0.121    -0.379    CLOCK/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.209ns (44.005%)  route 0.266ns (55.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[14]/Q
                         net (fo=26, routed)          0.266    -0.159    CLOCK/cnt[14]
    SLICE_X12Y92         LUT6 (Prop_lut6_I2_O)        0.045    -0.114 r  CLOCK/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.114    CLOCK/p_0_in[8]
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    CLOCK/CLK
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[8]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.074    -0.500    
    SLICE_X12Y92         FDCE (Hold_fdce_C_D)         0.121    -0.379    CLOCK/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.379%)  route 0.262ns (55.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[14]/Q
                         net (fo=26, routed)          0.262    -0.163    CLOCK/cnt[14]
    SLICE_X12Y93         LUT6 (Prop_lut6_I2_O)        0.045    -0.118 r  CLOCK/cnt[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.118    CLOCK/p_0_in[15]
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.846    -0.827    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[15]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.074    -0.515    
    SLICE_X12Y93         FDCE (Hold_fdce_C_D)         0.121    -0.394    CLOCK/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.276    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 2.462ns (55.942%)  route 1.939ns (44.058%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[5])
                                                      1.820     2.161 r  CLOCK/cnt0/P[5]
                         net (fo=1, routed)           1.221     3.382    CLOCK/cnt0_n_100
    SLICE_X12Y92         LUT6 (Prop_lut6_I5_O)        0.124     3.506 r  CLOCK/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     3.506    CLOCK/p_0_in[5]
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.523     8.503    CLOCK/CLK
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[5]/C
                         clock pessimism              0.577     9.080    
                         clock uncertainty           -0.074     9.006    
    SLICE_X12Y92         FDCE (Setup_fdce_C_D)        0.079     9.085    CLOCK/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -3.506    
  -------------------------------------------------------------------
                         slack                                  5.579    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 2.462ns (56.369%)  route 1.906ns (43.631%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[16])
                                                      1.820     2.161 r  CLOCK/cnt0/P[16]
                         net (fo=1, routed)           1.188     3.349    CLOCK/cnt0_n_89
    SLICE_X12Y94         LUT6 (Prop_lut6_I5_O)        0.124     3.473 r  CLOCK/cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     3.473    CLOCK/p_0_in[16]
    SLICE_X12Y94         FDCE                                         r  CLOCK/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.524     8.504    CLOCK/CLK
    SLICE_X12Y94         FDCE                                         r  CLOCK/cnt_reg[16]/C
                         clock pessimism              0.577     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X12Y94         FDCE (Setup_fdce_C_D)        0.077     9.084    CLOCK/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -3.473    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 2.462ns (56.966%)  route 1.860ns (43.034%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[22])
                                                      1.820     2.161 r  CLOCK/cnt0/P[22]
                         net (fo=1, routed)           1.142     3.303    CLOCK/cnt0_n_83
    SLICE_X12Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.427 r  CLOCK/cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     3.427    CLOCK/p_0_in[22]
    SLICE_X12Y90         FDCE                                         r  CLOCK/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.522     8.502    CLOCK/CLK
    SLICE_X12Y90         FDCE                                         r  CLOCK/cnt_reg[22]/C
                         clock pessimism              0.577     9.079    
                         clock uncertainty           -0.074     9.005    
    SLICE_X12Y90         FDCE (Setup_fdce_C_D)        0.079     9.084    CLOCK/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -3.427    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.742ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 2.462ns (58.785%)  route 1.726ns (41.215%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[3])
                                                      1.820     2.161 r  CLOCK/cnt0/P[3]
                         net (fo=1, routed)           1.008     3.169    CLOCK/cnt0_n_102
    SLICE_X13Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.293 r  CLOCK/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     3.293    CLOCK/p_0_in[3]
    SLICE_X13Y90         FDCE                                         r  CLOCK/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.522     8.502    CLOCK/CLK
    SLICE_X13Y90         FDCE                                         r  CLOCK/cnt_reg[3]/C
                         clock pessimism              0.577     9.079    
                         clock uncertainty           -0.074     9.005    
    SLICE_X13Y90         FDCE (Setup_fdce_C_D)        0.031     9.036    CLOCK/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.036    
                         arrival time                          -3.293    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.749ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 2.462ns (58.899%)  route 1.718ns (41.101%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[23])
                                                      1.820     2.161 r  CLOCK/cnt0/P[23]
                         net (fo=1, routed)           1.000     3.161    CLOCK/cnt0_n_82
    SLICE_X13Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.285 r  CLOCK/cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     3.285    CLOCK/p_0_in[23]
    SLICE_X13Y90         FDCE                                         r  CLOCK/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.522     8.502    CLOCK/CLK
    SLICE_X13Y90         FDCE                                         r  CLOCK/cnt_reg[23]/C
                         clock pessimism              0.577     9.079    
                         clock uncertainty           -0.074     9.005    
    SLICE_X13Y90         FDCE (Setup_fdce_C_D)        0.029     9.034    CLOCK/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          9.034    
                         arrival time                          -3.285    
  -------------------------------------------------------------------
                         slack                                  5.749    

Slack (MET) :             5.781ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 2.462ns (58.612%)  route 1.739ns (41.388%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[1])
                                                      1.820     2.161 r  CLOCK/cnt0/P[1]
                         net (fo=1, routed)           1.021     3.182    CLOCK/cnt0_n_104
    SLICE_X12Y92         LUT6 (Prop_lut6_I5_O)        0.124     3.306 r  CLOCK/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.306    CLOCK/p_0_in[1]
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.523     8.503    CLOCK/CLK
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[1]/C
                         clock pessimism              0.577     9.080    
                         clock uncertainty           -0.074     9.006    
    SLICE_X12Y92         FDCE (Setup_fdce_C_D)        0.081     9.087    CLOCK/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -3.306    
  -------------------------------------------------------------------
                         slack                                  5.781    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 2.462ns (58.703%)  route 1.732ns (41.297%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[20])
                                                      1.820     2.161 r  CLOCK/cnt0/P[20]
                         net (fo=1, routed)           1.014     3.175    CLOCK/cnt0_n_85
    SLICE_X12Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.299 r  CLOCK/cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     3.299    CLOCK/p_0_in[20]
    SLICE_X12Y90         FDCE                                         r  CLOCK/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.522     8.502    CLOCK/CLK
    SLICE_X12Y90         FDCE                                         r  CLOCK/cnt_reg[20]/C
                         clock pessimism              0.577     9.079    
                         clock uncertainty           -0.074     9.005    
    SLICE_X12Y90         FDCE (Setup_fdce_C_D)        0.077     9.082    CLOCK/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          9.082    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 2.462ns (58.792%)  route 1.726ns (41.208%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[7])
                                                      1.820     2.161 r  CLOCK/cnt0/P[7]
                         net (fo=1, routed)           1.008     3.169    CLOCK/cnt0_n_98
    SLICE_X12Y91         LUT6 (Prop_lut6_I5_O)        0.124     3.293 r  CLOCK/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     3.293    CLOCK/p_0_in[7]
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.523     8.503    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
                         clock pessimism              0.602     9.105    
                         clock uncertainty           -0.074     9.031    
    SLICE_X12Y91         FDCE (Setup_fdce_C_D)        0.079     9.110    CLOCK/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          9.110    
                         arrival time                          -3.293    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 2.462ns (58.848%)  route 1.722ns (41.152%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[6])
                                                      1.820     2.161 r  CLOCK/cnt0/P[6]
                         net (fo=1, routed)           1.004     3.165    CLOCK/cnt0_n_99
    SLICE_X12Y91         LUT6 (Prop_lut6_I5_O)        0.124     3.289 r  CLOCK/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     3.289    CLOCK/p_0_in[6]
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.523     8.503    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[6]/C
                         clock pessimism              0.602     9.105    
                         clock uncertainty           -0.074     9.031    
    SLICE_X12Y91         FDCE (Setup_fdce_C_D)        0.081     9.112    CLOCK/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          9.112    
                         arrival time                          -3.289    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.846ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 2.462ns (59.540%)  route 1.673ns (40.460%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.718     0.341    CLOCK/cnt[7]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[7]_P[14])
                                                      1.820     2.161 r  CLOCK/cnt0/P[14]
                         net (fo=1, routed)           0.955     3.116    CLOCK/cnt0_n_91
    SLICE_X12Y93         LUT6 (Prop_lut6_I5_O)        0.124     3.240 r  CLOCK/cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     3.240    CLOCK/p_0_in[14]
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.524     8.504    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[14]/C
                         clock pessimism              0.577     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X12Y93         FDCE (Setup_fdce_C_D)        0.079     9.086    CLOCK/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                          -3.240    
  -------------------------------------------------------------------
                         slack                                  5.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.106%)  route 0.192ns (47.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[13]/Q
                         net (fo=26, routed)          0.192    -0.233    CLOCK/cnt[13]
    SLICE_X12Y91         LUT6 (Prop_lut6_I3_O)        0.045    -0.188 r  CLOCK/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    CLOCK/p_0_in[6]
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    CLOCK/CLK
    SLICE_X12Y91         FDCE                                         r  CLOCK/cnt_reg[6]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.074    -0.500    
    SLICE_X12Y91         FDCE (Hold_fdce_C_D)         0.121    -0.379    CLOCK/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.893%)  route 0.194ns (48.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[13]/Q
                         net (fo=26, routed)          0.194    -0.232    CLOCK/cnt[13]
    SLICE_X12Y94         LUT6 (Prop_lut6_I3_O)        0.045    -0.187 r  CLOCK/cnt[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    CLOCK/p_0_in[19]
    SLICE_X12Y94         FDCE                                         r  CLOCK/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.846    -0.827    CLOCK/CLK
    SLICE_X12Y94         FDCE                                         r  CLOCK/cnt_reg[19]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.074    -0.499    
    SLICE_X12Y94         FDCE (Hold_fdce_C_D)         0.121    -0.378    CLOCK/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.636%)  route 0.196ns (48.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[13]/Q
                         net (fo=26, routed)          0.196    -0.230    CLOCK/cnt[13]
    SLICE_X12Y94         LUT6 (Prop_lut6_I3_O)        0.045    -0.185 r  CLOCK/cnt[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    CLOCK/p_0_in[18]
    SLICE_X12Y94         FDCE                                         r  CLOCK/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.846    -0.827    CLOCK/CLK
    SLICE_X12Y94         FDCE                                         r  CLOCK/cnt_reg[18]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.074    -0.499    
    SLICE_X12Y94         FDCE (Hold_fdce_C_D)         0.121    -0.378    CLOCK/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.472%)  route 0.197ns (48.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[13]/Q
                         net (fo=26, routed)          0.197    -0.228    CLOCK/cnt[13]
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.045    -0.183 r  CLOCK/cnt[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    CLOCK/p_0_in[13]
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.846    -0.827    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[13]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.074    -0.515    
    SLICE_X12Y93         FDCE (Hold_fdce_C_D)         0.121    -0.394    CLOCK/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.209ns (49.063%)  route 0.217ns (50.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[14]/Q
                         net (fo=26, routed)          0.217    -0.208    CLOCK/cnt[14]
    SLICE_X12Y92         LUT6 (Prop_lut6_I2_O)        0.045    -0.163 r  CLOCK/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    CLOCK/p_0_in[5]
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    CLOCK/CLK
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[5]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.074    -0.500    
    SLICE_X12Y92         FDCE (Hold_fdce_C_D)         0.121    -0.379    CLOCK/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.739%)  route 0.195ns (48.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[14]/Q
                         net (fo=26, routed)          0.195    -0.230    CLOCK/cnt[14]
    SLICE_X13Y92         LUT6 (Prop_lut6_I2_O)        0.045    -0.185 r  CLOCK/cnt[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    CLOCK/p_0_in[10]
    SLICE_X13Y92         FDCE                                         r  CLOCK/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    CLOCK/CLK
    SLICE_X13Y92         FDCE                                         r  CLOCK/cnt_reg[10]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.074    -0.500    
    SLICE_X13Y92         FDCE (Hold_fdce_C_D)         0.091    -0.409    CLOCK/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.703%)  route 0.212ns (50.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[13]/Q
                         net (fo=26, routed)          0.212    -0.214    CLOCK/cnt[13]
    SLICE_X13Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.169 r  CLOCK/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    CLOCK/p_0_in[9]
    SLICE_X13Y92         FDCE                                         r  CLOCK/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    CLOCK/CLK
    SLICE_X13Y92         FDCE                                         r  CLOCK/cnt_reg[9]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.074    -0.500    
    SLICE_X13Y92         FDCE (Hold_fdce_C_D)         0.092    -0.408    CLOCK/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.209ns (45.422%)  route 0.251ns (54.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[14]/Q
                         net (fo=26, routed)          0.251    -0.174    CLOCK/cnt[14]
    SLICE_X12Y92         LUT6 (Prop_lut6_I2_O)        0.045    -0.129 r  CLOCK/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    CLOCK/p_0_in[1]
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    CLOCK/CLK
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[1]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.074    -0.500    
    SLICE_X12Y92         FDCE (Hold_fdce_C_D)         0.121    -0.379    CLOCK/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.209ns (44.005%)  route 0.266ns (55.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[14]/Q
                         net (fo=26, routed)          0.266    -0.159    CLOCK/cnt[14]
    SLICE_X12Y92         LUT6 (Prop_lut6_I2_O)        0.045    -0.114 r  CLOCK/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.114    CLOCK/p_0_in[8]
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    CLOCK/CLK
    SLICE_X12Y92         FDCE                                         r  CLOCK/cnt_reg[8]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.074    -0.500    
    SLICE_X12Y92         FDCE (Hold_fdce_C_D)         0.121    -0.379    CLOCK/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.379%)  route 0.262ns (55.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  CLOCK/cnt_reg[14]/Q
                         net (fo=26, routed)          0.262    -0.163    CLOCK/cnt[14]
    SLICE_X12Y93         LUT6 (Prop_lut6_I2_O)        0.045    -0.118 r  CLOCK/cnt[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.118    CLOCK/p_0_in[15]
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.846    -0.827    CLOCK/CLK
    SLICE_X12Y93         FDCE                                         r  CLOCK/cnt_reg[15]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.074    -0.515    
    SLICE_X12Y93         FDCE (Hold_fdce_C_D)         0.121    -0.394    CLOCK/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.276    





