{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":2
      , "name":"MakeUniqueTask0"
      , "children":
      [
        {
          "type":"bb"
          , "id":3
          , "name":"MakeUniqueTask0.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":4
          , "name":"MakeUniqueTask0.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":5
              , "name":"Pipe Read"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":69
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2112 bits"
                  , "Depth":"16"
                  , "Stall-free":"No"
                  , "Start Cycle":"8"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":7
              , "name":"Pipe Write"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2496 bits"
                  , "Depth":"16"
                  , "Stall-free":"No"
                  , "Start Cycle":"18"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":9
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":26
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"10"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":10
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"8"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"csr"
          , "id":11
          , "name":"Register Map"
          , "debug":
          [
            [
              {
                "filename":"agg_overload_v4_0_hw_D_S__1_D_P__4_D_N__4_D_G__64_DTIMERUN_0_0_650MHz.prj/ZTSZZ4mainENKUlRN4sycl3_V17handlerEE0_clES2_E15MakeUniqueTask0_csr.hpp"
                , "line":1
              }
            ]
          ]
          , "children":
          [
            {
              "type":"interface"
              , "id":12
              , "name":"start"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":324
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":13
              , "name":"done"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":324
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":14
              , "name":"busy"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":324
                  }
                ]
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":15
      , "name":"MapKeyTask0"
      , "children":
      [
        {
          "type":"bb"
          , "id":16
          , "name":"MapKeyTask0.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":17
          , "name":"MapKeyTask0.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":18
              , "name":"Pipe Read"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":69
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2496 bits"
                  , "Depth":"16"
                  , "Stall-free":"No"
                  , "Start Cycle":"8"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":19
              , "name":"Pipe Write"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2496 bits"
                  , "Depth":"16"
                  , "Stall-free":"No"
                  , "Start Cycle":"205"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":21
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":53
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"22"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":22
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"205"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"205"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"csr"
          , "id":23
          , "name":"Register Map"
          , "debug":
          [
            [
              {
                "filename":"agg_overload_v4_0_hw_D_S__1_D_P__4_D_N__4_D_G__64_DTIMERUN_0_0_650MHz.prj/ZTSZZ4mainENKUlRN4sycl3_V17handlerEE1_clES2_E11MapKeyTask0_csr.hpp"
                , "line":1
              }
            ]
          ]
          , "children":
          [
            {
              "type":"interface"
              , "id":24
              , "name":"start"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":333
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":25
              , "name":"done"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":333
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":26
              , "name":"busy"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":333
                  }
                ]
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":27
      , "name":"TraiageMappingTask0"
      , "children":
      [
        {
          "type":"bb"
          , "id":28
          , "name":"TraiageMappingTask0.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":29
          , "name":"TraiageMappingTask0.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":34
              , "name":"Pipe Read"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":69
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2496 bits"
                  , "Depth":"16"
                  , "Stall-free":"No"
                  , "Start Cycle":"8"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":39
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":94
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"42"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":40
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"12"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"12"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":30
          , "name":"TraiageMappingTask0.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"9"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"32"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":31
          , "name":"TraiageMappingTask0.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":35
              , "name":"Pipe Write"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2496 bits"
                  , "Depth":"16"
                  , "Stall-free":"No"
                  , "Start Cycle":"4"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":37
              , "name":"Pipe Write"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2496 bits"
                  , "Depth":"16"
                  , "Stall-free":"No"
                  , "Start Cycle":"4"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":41
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":42
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":32
          , "name":"TraiageMappingTask0.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":33
          , "name":"TraiageMappingTask0.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"7"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
              , "Loops To":"33"
            }
          ]
        }
        , {
          "type":"csr"
          , "id":43
          , "name":"Register Map"
          , "debug":
          [
            [
              {
                "filename":"agg_overload_v4_0_hw_D_S__1_D_P__4_D_N__4_D_G__64_DTIMERUN_0_0_650MHz.prj/ZTSZZ4mainENKUlRN4sycl3_V17handlerEE2_clES2_E19TraiageMappingTask0_csr.hpp"
                , "line":1
              }
            ]
          ]
          , "children":
          [
            {
              "type":"interface"
              , "id":44
              , "name":"start"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":338
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":45
              , "name":"done"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":338
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":46
              , "name":"busy"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":338
                  }
                ]
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":47
      , "name":"AggregateTask0"
      , "children":
      [
        {
          "type":"bb"
          , "id":48
          , "name":"AggregateTask0.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":49
          , "name":"AggregateTask0.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":58
              , "name":"Pipe Read"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":69
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2496 bits"
                  , "Depth":"16"
                  , "Stall-free":"No"
                  , "Start Cycle":"1"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":174
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":141
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"54"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":175
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"6"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":50
          , "name":"AggregateTask0.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":59
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":149
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":60
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":149
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":61
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":149
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":62
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":149
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":63
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":149
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":64
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":149
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":65
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":149
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":66
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":149
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":67
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":149
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":68
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":149
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":69
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":149
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":70
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":149
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":71
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":149
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":72
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":149
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":73
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":149
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":74
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":149
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":176
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":213
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"177"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":177
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"7"
              , "II":"n/a"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":51
          , "name":"AggregateTask0.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":52
          , "name":"AggregateTask0.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":53
          , "name":"AggregateTask0.B5"
          , "children":
          [
            {
              "type":"inst"
              , "id":75
              , "name":"Non-Blocking Pipe Read"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":32
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2496 bits"
                  , "Depth":"16"
                  , "Stall-free":"Yes"
                  , "Start Cycle":"2"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":76
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":271
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"3"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":77
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":271
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"3"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":78
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":271
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"3"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":79
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":271
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"3"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":80
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":283
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":81
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":283
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"3"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":82
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":283
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":83
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":283
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"3"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":84
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":283
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":85
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":283
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"3"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":86
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":283
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":87
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":283
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"3"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":88
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":271
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"3"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":89
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":271
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"3"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":90
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":271
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"3"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":91
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":271
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"3"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":92
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":283
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":93
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":283
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"3"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":94
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":283
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":95
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":283
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"3"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":96
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":283
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":97
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":283
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"3"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":98
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":283
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":99
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":283
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"3"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":100
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":271
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"3"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":101
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":271
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"3"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":102
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":271
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"3"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":103
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":271
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"3"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":104
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":283
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":105
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":283
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"3"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":106
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":283
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":107
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":283
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"3"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":108
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":283
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":109
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":283
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"3"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":110
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":283
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":111
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":283
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"3"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":112
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":271
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"3"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":113
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":271
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"3"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":114
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":271
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"3"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":115
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":271
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"3"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":116
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":283
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":117
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":283
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"3"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":118
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":283
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":119
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":283
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"3"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":120
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":283
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":121
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":283
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"3"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":122
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":283
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":123
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":283
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"3"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":178
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":155
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"179"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":179
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"8"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":54
          , "name":"AggregateTask0.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":55
          , "name":"AggregateTask0.B7"
          , "children":
          [
            {
              "type":"inst"
              , "id":124
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":125
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":126
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"7"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":127
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":128
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":129
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"7"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":130
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"5"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":131
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"6"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":132
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"7"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":133
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"5"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":134
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"8"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":135
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"7"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":136
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":137
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":138
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"7"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":139
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":140
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":141
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"7"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":142
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"5"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":143
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"6"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":144
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"7"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":145
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"5"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":146
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"8"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":147
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"7"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":148
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":149
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":150
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"7"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":151
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":152
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":153
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"7"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":154
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"5"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":155
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"6"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":156
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"7"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":157
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"5"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":158
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"8"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":159
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"7"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":160
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":161
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":162
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"7"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":163
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":164
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":165
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"7"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":166
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"5"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":167
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"6"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":168
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"7"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":169
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"5"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":170
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"8"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":171
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"7"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":180
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":193
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"56"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":181
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"15"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":56
          , "name":"AggregateTask0.B8"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":57
          , "name":"AggregateTask0.B9"
          , "children":
          [
            {
              "type":"inst"
              , "id":172
              , "name":"Pipe Write"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Depth":"64"
                  , "Stall-free":"No"
                  , "Start Cycle":"6"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":182
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":196
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"183"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":183
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"6"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
              , "II":"n/a"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"csr"
          , "id":184
          , "name":"Register Map"
          , "debug":
          [
            [
              {
                "filename":"agg_overload_v4_0_hw_D_S__1_D_P__4_D_N__4_D_G__64_DTIMERUN_0_0_650MHz.prj/ZTSZZ4mainENKUlRN4sycl3_V17handlerEE3_clES2_E14AggregateTask0_csr.hpp"
                , "line":1
              }
            ]
          ]
          , "children":
          [
            {
              "type":"interface"
              , "id":185
              , "name":"start"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":344
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":186
              , "name":"done"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":344
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":187
              , "name":"busy"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":344
                  }
                ]
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":188
          , "name":"On-chip Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":189
              , "name":"__table"
              , "debug":
              [
                [
                  {
                    "filename":"stages.h"
                    , "line":136
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"16384 bytes"
                  , "Implemented size":"16384 bytes"
                  , "Number of banks":"32"
                  , "Bank width":"64 bits"
                  , "Bank depth":"64 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Kernel Memory"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/kernel-memory.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":334
      , "name":"ReadoutTask"
      , "children":
      [
        {
          "type":"bb"
          , "id":335
          , "name":"ReadoutTask.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":336
          , "name":"ReadoutTask.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"2"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"337"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":337
          , "name":"ReadoutTask.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"2"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":338
          , "name":"ReadoutTask.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":340
              , "name":"Pipe Read"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":69
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Depth":"64"
                  , "Stall-free":"No"
                  , "Start Cycle":"15"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":342
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":433
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Stores to":"_arg_testOutput_device"
                  , "Start Cycle":"19"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":343
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":424
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"344"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":344
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"21"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"21"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":339
          , "name":"ReadoutTask.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"csr"
          , "id":345
          , "name":"Register Map"
          , "debug":
          [
            [
              {
                "filename":"agg_overload_v4_0_hw_D_S__1_D_P__4_D_N__4_D_G__64_DTIMERUN_0_0_650MHz.prj/ZTSZZ4mainENKUlRN4sycl3_V17handlerEE5_clES2_E11ReadoutTask_csr.hpp"
                , "line":1
              }
            ]
          ]
          , "children":
          [
            {
              "type":"interface"
              , "id":346
              , "name":"start"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":419
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":347
              , "name":"done"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":419
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":348
              , "name":"busy"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":419
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":349
              , "name":"arg_testOutput_device"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":419
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Stable":"No"
                  , "Width":"64 bits"
                  , "Kernel":"ZTSZZ4mainENKUlRN4sycl3_V17handlerEE5_clES2_E11ReadoutTask"
                  , "Alignment":"1024"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":351
      , "name":"testInputSrcTask"
      , "children":
      [
        {
          "type":"bb"
          , "id":352
          , "name":"testInputSrcTask.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":353
          , "name":"testInputSrcTask.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"9"
              , "II":"2"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is pipelined with II of 2. See Loops Analysis for more information."
              , "Loops To":"353"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":354
          , "name":"testInputSrcTask.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":355
          , "name":"testInputSrcTask.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"357"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":356
          , "name":"testInputSrcTask.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"12"
              , "II":"2"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"417"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":357
          , "name":"testInputSrcTask.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":358
          , "name":"testInputSrcTask.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"11"
              , "II":"2"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"359"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":359
          , "name":"testInputSrcTask.B7"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"2"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":360
          , "name":"testInputSrcTask.B8"
          , "children":
          [
            {
              "type":"inst"
              , "id":363
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":266
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"12"
                  , "Latency":"1045"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":364
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":270
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"bundle"
                  , "Start Cycle":"1061"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":365
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":270
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"bundle"
                  , "Start Cycle":"1061"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":366
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":270
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"bundle"
                  , "Start Cycle":"1061"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":367
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":270
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"bundle"
                  , "Start Cycle":"1061"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":368
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":270
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"bundle"
                  , "Start Cycle":"1061"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":369
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":270
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"bundle"
                  , "Start Cycle":"1061"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":370
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":270
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"bundle"
                  , "Start Cycle":"1061"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":371
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":270
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"bundle"
                  , "Start Cycle":"1061"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":372
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":270
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"bundle"
                  , "Start Cycle":"1061"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":373
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":270
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"bundle"
                  , "Start Cycle":"1061"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":374
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":270
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"bundle"
                  , "Start Cycle":"1061"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":375
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":270
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"bundle"
                  , "Start Cycle":"1061"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":376
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":270
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"bundle"
                  , "Start Cycle":"1061"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":377
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":270
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"bundle"
                  , "Start Cycle":"1061"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":378
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":270
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"bundle"
                  , "Start Cycle":"1061"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":379
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":270
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"bundle"
                  , "Start Cycle":"1061"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":380
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":272
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"bundle"
                  , "Start Cycle":"1061"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":414
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":262
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"415"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":415
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"1066"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1066"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":361
          , "name":"testInputSrcTask.B9"
          , "children":
          [
            {
              "type":"inst"
              , "id":381
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"bundle"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":382
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"bundle"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":383
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"bundle"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":384
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"bundle"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":385
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"bundle"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":386
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"bundle"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":387
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"bundle"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":388
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"bundle"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":389
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"bundle"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":390
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"bundle"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":391
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"bundle"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":392
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"bundle"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":393
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"bundle"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":394
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"bundle"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":395
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"bundle"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":396
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"bundle"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":397
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"bundle"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":398
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"bundle"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":399
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"bundle"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":400
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"bundle"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":401
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"bundle"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":402
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"bundle"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":403
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"bundle"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":404
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"bundle"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":405
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"bundle"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":406
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"bundle"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":407
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"bundle"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":408
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"bundle"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":409
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"bundle"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":410
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"bundle"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":411
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"bundle"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":412
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"bundle"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":413
              , "name":"Pipe Write"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2112 bits"
                  , "Depth":"16"
                  , "Stall-free":"No"
                  , "Start Cycle":"11"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":416
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":417
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"11"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"11"
              , "II":"2"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":362
          , "name":"testInputSrcTask.B10"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"csr"
          , "id":418
          , "name":"Register Map"
          , "debug":
          [
            [
              {
                "filename":"agg_overload_v4_0_hw_D_S__1_D_P__4_D_N__4_D_G__64_DTIMERUN_0_0_650MHz.prj/ZTSZZ4mainENKUlRN4sycl3_V17handlerEE_clES2_E16testInputSrcTask_csr.hpp"
                , "line":1
              }
            ]
          ]
          , "children":
          [
            {
              "type":"interface"
              , "id":419
              , "name":"start"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":255
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":420
              , "name":"done"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":255
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":421
              , "name":"busy"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":255
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":422
              , "name":"arg_agg_ops"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":255
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Stable":"No"
                  , "Width":"256 bits"
                  , "Kernel":"ZTSZZ4mainENKUlRN4sycl3_V17handlerEE_clES2_E16testInputSrcTask"
                }
              ]
            }
            , {
              "type":"interface"
              , "id":423
              , "name":"arg_testInput_device"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":255
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Stable":"No"
                  , "Width":"64 bits"
                  , "Kernel":"ZTSZZ4mainENKUlRN4sycl3_V17handlerEE_clES2_E16testInputSrcTask"
                  , "Alignment":"1024"
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":424
          , "name":"On-chip Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":425
              , "name":"bundle"
              , "debug":
              [
                [
                  {
                    "filename":"main.cpp"
                    , "line":260
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"264 bytes"
                  , "Implemented size":"512 bytes"
                  , "Number of banks":"32"
                  , "Bank width":"64 bits"
                  , "Bank depth":"2 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"3"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"main.cpp"
                          , "line":"258"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Kernel Memory"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/kernel-memory.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":522
      , "name":"MergeAndAggregateTask"
      , "children":
      [
        {
          "type":"bb"
          , "id":523
          , "name":"MergeAndAggregateTask.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":524
          , "name":"MergeAndAggregateTask.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":525
          , "name":"MergeAndAggregateTask.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"524"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":526
          , "name":"MergeAndAggregateTask.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":527
          , "name":"MergeAndAggregateTask.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":543
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":247
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":544
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":247
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":545
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":247
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":546
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":247
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":574
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":246
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"575"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":575
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"7"
              , "II":"n/a"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":528
          , "name":"MergeAndAggregateTask.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":529
          , "name":"MergeAndAggregateTask.B6"
          , "children":
          [
            {
              "type":"inst"
              , "id":547
              , "name":"Non-Blocking Pipe Read"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":32
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2496 bits"
                  , "Depth":"16"
                  , "Stall-free":"Yes"
                  , "Start Cycle":"3"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":576
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":258
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"531"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":577
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"7"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":530
          , "name":"MergeAndAggregateTask.B7"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"532"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":531
          , "name":"MergeAndAggregateTask.B8"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":532
          , "name":"MergeAndAggregateTask.B9"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":533
          , "name":"MergeAndAggregateTask.B10"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"7"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"587"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":534
          , "name":"MergeAndAggregateTask.B11"
          , "children":
          [
            {
              "type":"inst"
              , "id":548
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":149
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":549
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":152
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"table"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":550
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":210
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"table"
                  , "Start Cycle":"2"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":551
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":210
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"table"
                  , "Start Cycle":"7"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":578
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":207
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"579"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":579
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"17"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"17"
              , "II":"n/a"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":535
          , "name":"MergeAndAggregateTask.B12"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":536
          , "name":"MergeAndAggregateTask.B13"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"538"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":537
          , "name":"MergeAndAggregateTask.B14"
          , "children":
          [
            {
              "type":"inst"
              , "id":552
              , "name":"Pipe Read"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":69
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Depth":"64"
                  , "Stall-free":"No"
                  , "Start Cycle":"1"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":580
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":309
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"589"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":581
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"6"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":538
          , "name":"MergeAndAggregateTask.B15"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":539
          , "name":"MergeAndAggregateTask.B16"
          , "children":
          [
            {
              "type":"inst"
              , "id":553
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":149
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":554
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":152
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"table"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":555
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":210
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"table"
                  , "Start Cycle":"2"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":556
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":210
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"table"
                  , "Start Cycle":"7"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":582
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":207
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"583"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":583
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"17"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"17"
              , "II":"n/a"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":540
          , "name":"MergeAndAggregateTask.B17"
          , "children":
          [
            {
              "type":"inst"
              , "id":557
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":344
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"table"
                  , "Start Cycle":"4"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":558
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":344
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"table"
                  , "Start Cycle":"4"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":559
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":344
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"table"
                  , "Start Cycle":"4"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":560
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":344
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"table"
                  , "Start Cycle":"4"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":561
              , "name":"Pipe Write"
              , "debug":
              [
                [
                  {
                    "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Depth":"64"
                  , "Stall-free":"No"
                  , "Start Cycle":"13"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":584
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":245
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"585"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":585
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"13"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"13"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":541
          , "name":"MergeAndAggregateTask.B18"
          , "children":
          [
            {
              "type":"inst"
              , "id":562
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":210
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"table"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":563
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":210
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"table"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":564
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":223
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"table"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":565
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":223
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"table"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":566
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":214
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"table"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":567
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":214
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"table"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":586
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":587
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"12"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"12"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":542
          , "name":"MergeAndAggregateTask.B19"
          , "children":
          [
            {
              "type":"inst"
              , "id":568
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":210
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"table"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":569
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":210
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"table"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":570
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":223
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"table"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":571
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":223
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"table"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":572
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":214
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"table"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":573
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":214
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"table"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":588
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":589
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"12"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"12"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"csr"
          , "id":590
          , "name":"Register Map"
          , "debug":
          [
            [
              {
                "filename":"agg_overload_v4_0_hw_D_S__1_D_P__4_D_N__4_D_G__64_DTIMERUN_0_0_650MHz.prj/ZTSZZ4mainENKUlRN4sycl3_V17handlerEE4_clES2_E21MergeAndAggregateTask_csr.hpp"
                , "line":1
              }
            ]
          ]
          , "children":
          [
            {
              "type":"interface"
              , "id":591
              , "name":"start"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":410
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":592
              , "name":"done"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":410
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":593
              , "name":"busy"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":410
                  }
                ]
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":594
          , "name":"On-chip Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":595
              , "name":"table"
              , "debug":
              [
                [
                  {
                    "filename":"stages.h"
                    , "line":243
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"2048 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"4"
                  , "Bank width":"32 bits"
                  , "Bank depth":"128 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Kernel Memory"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/kernel-memory.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"memtype"
      , "id":1
      , "name":"Global Memory"
      , "children":
      [
        {
          "type":"memsys"
          , "id":350
          , "name":"DDR"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"4"
            }
          ]
        }
      ]
    }
    , {
      "type":"pipe"
      , "id":6
      , "name":"_pipe0_0"
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
            , "line":324
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"2112 bits"
          , "Depth":"16"
        }
      ]
    }
    , {
      "type":"pipe"
      , "id":8
      , "name":"_pipe1_0"
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
            , "line":324
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"2496 bits"
          , "Depth":"16"
        }
      ]
    }
    , {
      "type":"pipe"
      , "id":20
      , "name":"_pipe2_0A"
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
            , "line":333
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"2496 bits"
          , "Depth":"16"
        }
      ]
    }
    , {
      "type":"pipe"
      , "id":36
      , "name":"_pipe2_0B"
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
            , "line":338
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"2496 bits"
          , "Depth":"16"
        }
      ]
    }
    , {
      "type":"pipe"
      , "id":38
      , "name":"_pipe2_0C"
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
            , "line":338
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"2496 bits"
          , "Depth":"16"
        }
      ]
    }
    , {
      "type":"pipe"
      , "id":173
      , "name":"_pipe3_0"
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
            , "line":344
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"128 bits"
          , "Depth":"64"
        }
      ]
    }
    , {
      "type":"pipe"
      , "id":341
      , "name":"_pipe6"
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
            , "line":419
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"128 bits"
          , "Depth":"64"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":6
      , "to":5
    }
    , {
      "from":7
      , "to":8
    }
    , {
      "from":12
      , "to":3
    }
    , {
      "from":3
      , "to":14
      , "reverse":2
    }
    , {
      "from":10
      , "to":9
    }
    , {
      "from":3
      , "to":9
    }
    , {
      "from":5
      , "to":10
    }
    , {
      "from":7
      , "to":10
    }
    , {
      "from":9
      , "to":5
    }
    , {
      "from":5
      , "to":7
    }
    , {
      "from":8
      , "to":18
    }
    , {
      "from":19
      , "to":20
    }
    , {
      "from":24
      , "to":16
    }
    , {
      "from":16
      , "to":26
      , "reverse":2
    }
    , {
      "from":22
      , "to":21
    }
    , {
      "from":16
      , "to":21
    }
    , {
      "from":18
      , "to":22
    }
    , {
      "from":19
      , "to":22
    }
    , {
      "from":21
      , "to":18
    }
    , {
      "from":18
      , "to":19
    }
    , {
      "from":20
      , "to":34
    }
    , {
      "from":35
      , "to":36
    }
    , {
      "from":37
      , "to":38
    }
    , {
      "from":44
      , "to":28
    }
    , {
      "from":28
      , "to":46
      , "reverse":2
    }
    , {
      "from":42
      , "to":39
    }
    , {
      "from":28
      , "to":39
    }
    , {
      "from":34
      , "to":40
    }
    , {
      "from":32
      , "to":30
    }
    , {
      "from":40
      , "to":30
    }
    , {
      "from":32
      , "to":41
    }
    , {
      "from":35
      , "to":42
    }
    , {
      "from":37
      , "to":42
    }
    , {
      "from":33
      , "to":32
    }
    , {
      "from":33
      , "to":33
    }
    , {
      "from":30
      , "to":33
    }
    , {
      "from":39
      , "to":34
    }
    , {
      "from":41
      , "to":35
    }
    , {
      "from":41
      , "to":37
    }
    , {
      "from":36
      , "to":58
    }
    , {
      "from":36
      , "to":75
    }
    , {
      "from":172
      , "to":173
    }
    , {
      "from":185
      , "to":48
    }
    , {
      "from":48
      , "to":187
      , "reverse":2
    }
    , {
      "from":189
      , "to":125
    }
    , {
      "from":189
      , "to":76
    }
    , {
      "from":189
      , "to":128
    }
    , {
      "from":189
      , "to":77
    }
    , {
      "from":189
      , "to":78
    }
    , {
      "from":189
      , "to":131
    }
    , {
      "from":189
      , "to":79
    }
    , {
      "from":189
      , "to":134
    }
    , {
      "from":189
      , "to":88
    }
    , {
      "from":189
      , "to":137
    }
    , {
      "from":189
      , "to":89
    }
    , {
      "from":189
      , "to":140
    }
    , {
      "from":189
      , "to":90
    }
    , {
      "from":189
      , "to":143
    }
    , {
      "from":189
      , "to":91
    }
    , {
      "from":189
      , "to":146
    }
    , {
      "from":189
      , "to":100
    }
    , {
      "from":189
      , "to":149
    }
    , {
      "from":189
      , "to":101
    }
    , {
      "from":189
      , "to":152
    }
    , {
      "from":189
      , "to":102
    }
    , {
      "from":189
      , "to":155
    }
    , {
      "from":189
      , "to":103
    }
    , {
      "from":189
      , "to":158
    }
    , {
      "from":189
      , "to":112
    }
    , {
      "from":189
      , "to":161
    }
    , {
      "from":189
      , "to":113
    }
    , {
      "from":189
      , "to":164
    }
    , {
      "from":189
      , "to":114
    }
    , {
      "from":189
      , "to":167
    }
    , {
      "from":189
      , "to":115
    }
    , {
      "from":189
      , "to":170
    }
    , {
      "from":189
      , "to":126
    }
    , {
      "from":189
      , "to":124
    }
    , {
      "from":189
      , "to":129
    }
    , {
      "from":189
      , "to":127
    }
    , {
      "from":189
      , "to":130
    }
    , {
      "from":189
      , "to":132
    }
    , {
      "from":189
      , "to":133
    }
    , {
      "from":189
      , "to":135
    }
    , {
      "from":189
      , "to":136
    }
    , {
      "from":189
      , "to":138
    }
    , {
      "from":189
      , "to":139
    }
    , {
      "from":189
      , "to":141
    }
    , {
      "from":189
      , "to":142
    }
    , {
      "from":189
      , "to":144
    }
    , {
      "from":189
      , "to":145
    }
    , {
      "from":189
      , "to":147
    }
    , {
      "from":189
      , "to":148
    }
    , {
      "from":189
      , "to":150
    }
    , {
      "from":189
      , "to":151
    }
    , {
      "from":189
      , "to":153
    }
    , {
      "from":189
      , "to":154
    }
    , {
      "from":189
      , "to":156
    }
    , {
      "from":189
      , "to":157
    }
    , {
      "from":189
      , "to":159
    }
    , {
      "from":189
      , "to":160
    }
    , {
      "from":189
      , "to":162
    }
    , {
      "from":189
      , "to":163
    }
    , {
      "from":189
      , "to":165
    }
    , {
      "from":189
      , "to":166
    }
    , {
      "from":189
      , "to":168
    }
    , {
      "from":189
      , "to":169
    }
    , {
      "from":189
      , "to":171
    }
    , {
      "from":59
      , "to":189
    }
    , {
      "from":81
      , "to":189
    }
    , {
      "from":83
      , "to":189
    }
    , {
      "from":60
      , "to":189
    }
    , {
      "from":85
      , "to":189
    }
    , {
      "from":61
      , "to":189
    }
    , {
      "from":87
      , "to":189
    }
    , {
      "from":62
      , "to":189
    }
    , {
      "from":93
      , "to":189
    }
    , {
      "from":63
      , "to":189
    }
    , {
      "from":95
      , "to":189
    }
    , {
      "from":64
      , "to":189
    }
    , {
      "from":65
      , "to":189
    }
    , {
      "from":97
      , "to":189
    }
    , {
      "from":66
      , "to":189
    }
    , {
      "from":99
      , "to":189
    }
    , {
      "from":67
      , "to":189
    }
    , {
      "from":105
      , "to":189
    }
    , {
      "from":68
      , "to":189
    }
    , {
      "from":107
      , "to":189
    }
    , {
      "from":69
      , "to":189
    }
    , {
      "from":109
      , "to":189
    }
    , {
      "from":70
      , "to":189
    }
    , {
      "from":111
      , "to":189
    }
    , {
      "from":71
      , "to":189
    }
    , {
      "from":117
      , "to":189
    }
    , {
      "from":72
      , "to":189
    }
    , {
      "from":119
      , "to":189
    }
    , {
      "from":73
      , "to":189
    }
    , {
      "from":121
      , "to":189
    }
    , {
      "from":74
      , "to":189
    }
    , {
      "from":123
      , "to":189
    }
    , {
      "from":80
      , "to":189
    }
    , {
      "from":82
      , "to":189
    }
    , {
      "from":84
      , "to":189
    }
    , {
      "from":86
      , "to":189
    }
    , {
      "from":92
      , "to":189
    }
    , {
      "from":94
      , "to":189
    }
    , {
      "from":96
      , "to":189
    }
    , {
      "from":98
      , "to":189
    }
    , {
      "from":104
      , "to":189
    }
    , {
      "from":106
      , "to":189
    }
    , {
      "from":108
      , "to":189
    }
    , {
      "from":110
      , "to":189
    }
    , {
      "from":116
      , "to":189
    }
    , {
      "from":118
      , "to":189
    }
    , {
      "from":120
      , "to":189
    }
    , {
      "from":122
      , "to":189
    }
    , {
      "from":54
      , "to":174
    }
    , {
      "from":48
      , "to":174
    }
    , {
      "from":58
      , "to":175
    }
    , {
      "from":177
      , "to":176
    }
    , {
      "from":175
      , "to":176
    }
    , {
      "from":59
      , "to":177
    }
    , {
      "from":60
      , "to":177
    }
    , {
      "from":61
      , "to":177
    }
    , {
      "from":62
      , "to":177
    }
    , {
      "from":63
      , "to":177
    }
    , {
      "from":64
      , "to":177
    }
    , {
      "from":65
      , "to":177
    }
    , {
      "from":66
      , "to":177
    }
    , {
      "from":67
      , "to":177
    }
    , {
      "from":68
      , "to":177
    }
    , {
      "from":69
      , "to":177
    }
    , {
      "from":70
      , "to":177
    }
    , {
      "from":71
      , "to":177
    }
    , {
      "from":72
      , "to":177
    }
    , {
      "from":73
      , "to":177
    }
    , {
      "from":74
      , "to":177
    }
    , {
      "from":177
      , "to":51
    }
    , {
      "from":179
      , "to":52
    }
    , {
      "from":179
      , "to":178
    }
    , {
      "from":51
      , "to":178
    }
    , {
      "from":76
      , "to":179
    }
    , {
      "from":77
      , "to":179
    }
    , {
      "from":78
      , "to":179
    }
    , {
      "from":79
      , "to":179
    }
    , {
      "from":80
      , "to":179
    }
    , {
      "from":81
      , "to":179
    }
    , {
      "from":82
      , "to":179
    }
    , {
      "from":83
      , "to":179
    }
    , {
      "from":84
      , "to":179
    }
    , {
      "from":85
      , "to":179
    }
    , {
      "from":86
      , "to":179
    }
    , {
      "from":87
      , "to":179
    }
    , {
      "from":88
      , "to":179
    }
    , {
      "from":89
      , "to":179
    }
    , {
      "from":90
      , "to":179
    }
    , {
      "from":91
      , "to":179
    }
    , {
      "from":92
      , "to":179
    }
    , {
      "from":93
      , "to":179
    }
    , {
      "from":94
      , "to":179
    }
    , {
      "from":95
      , "to":179
    }
    , {
      "from":96
      , "to":179
    }
    , {
      "from":97
      , "to":179
    }
    , {
      "from":98
      , "to":179
    }
    , {
      "from":99
      , "to":179
    }
    , {
      "from":100
      , "to":179
    }
    , {
      "from":101
      , "to":179
    }
    , {
      "from":102
      , "to":179
    }
    , {
      "from":103
      , "to":179
    }
    , {
      "from":104
      , "to":179
    }
    , {
      "from":105
      , "to":179
    }
    , {
      "from":106
      , "to":179
    }
    , {
      "from":107
      , "to":179
    }
    , {
      "from":108
      , "to":179
    }
    , {
      "from":109
      , "to":179
    }
    , {
      "from":110
      , "to":179
    }
    , {
      "from":111
      , "to":179
    }
    , {
      "from":112
      , "to":179
    }
    , {
      "from":113
      , "to":179
    }
    , {
      "from":114
      , "to":179
    }
    , {
      "from":115
      , "to":179
    }
    , {
      "from":116
      , "to":179
    }
    , {
      "from":117
      , "to":179
    }
    , {
      "from":118
      , "to":179
    }
    , {
      "from":119
      , "to":179
    }
    , {
      "from":120
      , "to":179
    }
    , {
      "from":121
      , "to":179
    }
    , {
      "from":122
      , "to":179
    }
    , {
      "from":123
      , "to":179
    }
    , {
      "from":56
      , "to":54
    }
    , {
      "from":56
      , "to":180
    }
    , {
      "from":52
      , "to":180
    }
    , {
      "from":125
      , "to":181
    }
    , {
      "from":126
      , "to":181
    }
    , {
      "from":128
      , "to":181
    }
    , {
      "from":129
      , "to":181
    }
    , {
      "from":131
      , "to":181
    }
    , {
      "from":132
      , "to":181
    }
    , {
      "from":134
      , "to":181
    }
    , {
      "from":135
      , "to":181
    }
    , {
      "from":137
      , "to":181
    }
    , {
      "from":138
      , "to":181
    }
    , {
      "from":140
      , "to":181
    }
    , {
      "from":141
      , "to":181
    }
    , {
      "from":143
      , "to":181
    }
    , {
      "from":144
      , "to":181
    }
    , {
      "from":146
      , "to":181
    }
    , {
      "from":147
      , "to":181
    }
    , {
      "from":149
      , "to":181
    }
    , {
      "from":150
      , "to":181
    }
    , {
      "from":152
      , "to":181
    }
    , {
      "from":153
      , "to":181
    }
    , {
      "from":155
      , "to":181
    }
    , {
      "from":156
      , "to":181
    }
    , {
      "from":158
      , "to":181
    }
    , {
      "from":159
      , "to":181
    }
    , {
      "from":161
      , "to":181
    }
    , {
      "from":162
      , "to":181
    }
    , {
      "from":164
      , "to":181
    }
    , {
      "from":165
      , "to":181
    }
    , {
      "from":167
      , "to":181
    }
    , {
      "from":168
      , "to":181
    }
    , {
      "from":170
      , "to":181
    }
    , {
      "from":171
      , "to":181
    }
    , {
      "from":183
      , "to":56
    }
    , {
      "from":183
      , "to":182
    }
    , {
      "from":181
      , "to":182
    }
    , {
      "from":172
      , "to":183
    }
    , {
      "from":174
      , "to":58
    }
    , {
      "from":176
      , "to":59
    }
    , {
      "from":176
      , "to":60
    }
    , {
      "from":176
      , "to":61
    }
    , {
      "from":176
      , "to":62
    }
    , {
      "from":176
      , "to":63
    }
    , {
      "from":176
      , "to":64
    }
    , {
      "from":176
      , "to":65
    }
    , {
      "from":176
      , "to":66
    }
    , {
      "from":176
      , "to":67
    }
    , {
      "from":176
      , "to":68
    }
    , {
      "from":176
      , "to":69
    }
    , {
      "from":176
      , "to":70
    }
    , {
      "from":176
      , "to":71
    }
    , {
      "from":176
      , "to":72
    }
    , {
      "from":176
      , "to":73
    }
    , {
      "from":176
      , "to":74
    }
    , {
      "from":178
      , "to":75
    }
    , {
      "from":75
      , "to":76
    }
    , {
      "from":75
      , "to":77
    }
    , {
      "from":75
      , "to":78
    }
    , {
      "from":75
      , "to":79
    }
    , {
      "from":178
      , "to":80
    }
    , {
      "from":178
      , "to":81
    }
    , {
      "from":178
      , "to":82
    }
    , {
      "from":178
      , "to":83
    }
    , {
      "from":178
      , "to":84
    }
    , {
      "from":178
      , "to":85
    }
    , {
      "from":178
      , "to":86
    }
    , {
      "from":178
      , "to":87
    }
    , {
      "from":75
      , "to":88
    }
    , {
      "from":75
      , "to":89
    }
    , {
      "from":75
      , "to":90
    }
    , {
      "from":75
      , "to":91
    }
    , {
      "from":178
      , "to":92
    }
    , {
      "from":178
      , "to":93
    }
    , {
      "from":178
      , "to":94
    }
    , {
      "from":178
      , "to":95
    }
    , {
      "from":178
      , "to":96
    }
    , {
      "from":178
      , "to":97
    }
    , {
      "from":178
      , "to":98
    }
    , {
      "from":178
      , "to":99
    }
    , {
      "from":75
      , "to":100
    }
    , {
      "from":75
      , "to":101
    }
    , {
      "from":75
      , "to":102
    }
    , {
      "from":75
      , "to":103
    }
    , {
      "from":178
      , "to":104
    }
    , {
      "from":178
      , "to":105
    }
    , {
      "from":178
      , "to":106
    }
    , {
      "from":178
      , "to":107
    }
    , {
      "from":178
      , "to":108
    }
    , {
      "from":178
      , "to":109
    }
    , {
      "from":178
      , "to":110
    }
    , {
      "from":178
      , "to":111
    }
    , {
      "from":75
      , "to":112
    }
    , {
      "from":75
      , "to":113
    }
    , {
      "from":75
      , "to":114
    }
    , {
      "from":75
      , "to":115
    }
    , {
      "from":178
      , "to":116
    }
    , {
      "from":178
      , "to":117
    }
    , {
      "from":178
      , "to":118
    }
    , {
      "from":178
      , "to":119
    }
    , {
      "from":178
      , "to":120
    }
    , {
      "from":178
      , "to":121
    }
    , {
      "from":178
      , "to":122
    }
    , {
      "from":178
      , "to":123
    }
    , {
      "from":180
      , "to":124
    }
    , {
      "from":180
      , "to":125
    }
    , {
      "from":124
      , "to":126
    }
    , {
      "from":180
      , "to":127
    }
    , {
      "from":180
      , "to":128
    }
    , {
      "from":127
      , "to":129
    }
    , {
      "from":180
      , "to":130
    }
    , {
      "from":180
      , "to":131
    }
    , {
      "from":130
      , "to":132
    }
    , {
      "from":180
      , "to":133
    }
    , {
      "from":180
      , "to":134
    }
    , {
      "from":133
      , "to":135
    }
    , {
      "from":180
      , "to":136
    }
    , {
      "from":180
      , "to":137
    }
    , {
      "from":136
      , "to":138
    }
    , {
      "from":180
      , "to":139
    }
    , {
      "from":180
      , "to":140
    }
    , {
      "from":139
      , "to":141
    }
    , {
      "from":180
      , "to":142
    }
    , {
      "from":180
      , "to":143
    }
    , {
      "from":142
      , "to":144
    }
    , {
      "from":180
      , "to":145
    }
    , {
      "from":180
      , "to":146
    }
    , {
      "from":145
      , "to":147
    }
    , {
      "from":180
      , "to":148
    }
    , {
      "from":180
      , "to":149
    }
    , {
      "from":148
      , "to":150
    }
    , {
      "from":180
      , "to":151
    }
    , {
      "from":180
      , "to":152
    }
    , {
      "from":151
      , "to":153
    }
    , {
      "from":180
      , "to":154
    }
    , {
      "from":180
      , "to":155
    }
    , {
      "from":154
      , "to":156
    }
    , {
      "from":180
      , "to":157
    }
    , {
      "from":180
      , "to":158
    }
    , {
      "from":157
      , "to":159
    }
    , {
      "from":180
      , "to":160
    }
    , {
      "from":180
      , "to":161
    }
    , {
      "from":160
      , "to":162
    }
    , {
      "from":180
      , "to":163
    }
    , {
      "from":180
      , "to":164
    }
    , {
      "from":163
      , "to":165
    }
    , {
      "from":180
      , "to":166
    }
    , {
      "from":180
      , "to":167
    }
    , {
      "from":166
      , "to":168
    }
    , {
      "from":180
      , "to":169
    }
    , {
      "from":180
      , "to":170
    }
    , {
      "from":169
      , "to":171
    }
    , {
      "from":182
      , "to":172
    }
    , {
      "from":341
      , "to":340
    }
    , {
      "from":346
      , "to":335
    }
    , {
      "from":339
      , "to":347
    }
    , {
      "from":335
      , "to":348
      , "reverse":2
    }
    , {
      "from":349
      , "to":343
    }
    , {
      "from":337
      , "to":336
    }
    , {
      "from":335
      , "to":336
    }
    , {
      "from":344
      , "to":337
    }
    , {
      "from":344
      , "to":343
    }
    , {
      "from":336
      , "to":343
    }
    , {
      "from":340
      , "to":344
    }
    , {
      "from":342
      , "to":344
    }
    , {
      "from":337
      , "to":339
    }
    , {
      "from":343
      , "to":340
    }
    , {
      "from":340
      , "to":342
    }
    , {
      "from":342
      , "to":350
    }
    , {
      "from":413
      , "to":6
    }
    , {
      "from":419
      , "to":352
    }
    , {
      "from":362
      , "to":420
    }
    , {
      "from":352
      , "to":421
      , "reverse":2
    }
    , {
      "from":422
      , "to":353
    }
    , {
      "from":423
      , "to":414
    }
    , {
      "from":425
      , "to":381
    }
    , {
      "from":425
      , "to":382
    }
    , {
      "from":425
      , "to":383
    }
    , {
      "from":425
      , "to":384
    }
    , {
      "from":425
      , "to":385
    }
    , {
      "from":425
      , "to":386
    }
    , {
      "from":425
      , "to":387
    }
    , {
      "from":425
      , "to":388
    }
    , {
      "from":425
      , "to":389
    }
    , {
      "from":425
      , "to":390
    }
    , {
      "from":425
      , "to":391
    }
    , {
      "from":425
      , "to":392
    }
    , {
      "from":425
      , "to":393
    }
    , {
      "from":425
      , "to":394
    }
    , {
      "from":425
      , "to":395
    }
    , {
      "from":425
      , "to":396
    }
    , {
      "from":425
      , "to":397
    }
    , {
      "from":425
      , "to":398
    }
    , {
      "from":425
      , "to":399
    }
    , {
      "from":425
      , "to":400
    }
    , {
      "from":425
      , "to":401
    }
    , {
      "from":425
      , "to":402
    }
    , {
      "from":425
      , "to":403
    }
    , {
      "from":425
      , "to":404
    }
    , {
      "from":425
      , "to":405
    }
    , {
      "from":425
      , "to":406
    }
    , {
      "from":425
      , "to":407
    }
    , {
      "from":425
      , "to":408
    }
    , {
      "from":425
      , "to":409
    }
    , {
      "from":425
      , "to":410
    }
    , {
      "from":425
      , "to":411
    }
    , {
      "from":425
      , "to":412
    }
    , {
      "from":364
      , "to":425
    }
    , {
      "from":365
      , "to":425
    }
    , {
      "from":366
      , "to":425
    }
    , {
      "from":367
      , "to":425
    }
    , {
      "from":368
      , "to":425
    }
    , {
      "from":369
      , "to":425
    }
    , {
      "from":370
      , "to":425
    }
    , {
      "from":371
      , "to":425
    }
    , {
      "from":372
      , "to":425
    }
    , {
      "from":373
      , "to":425
    }
    , {
      "from":374
      , "to":425
    }
    , {
      "from":375
      , "to":425
    }
    , {
      "from":376
      , "to":425
    }
    , {
      "from":377
      , "to":425
    }
    , {
      "from":378
      , "to":425
    }
    , {
      "from":379
      , "to":425
    }
    , {
      "from":380
      , "to":425
    }
    , {
      "from":353
      , "to":353
    }
    , {
      "from":352
      , "to":353
    }
    , {
      "from":353
      , "to":354
    }
    , {
      "from":357
      , "to":355
    }
    , {
      "from":354
      , "to":355
    }
    , {
      "from":417
      , "to":356
    }
    , {
      "from":355
      , "to":356
    }
    , {
      "from":417
      , "to":357
    }
    , {
      "from":359
      , "to":358
    }
    , {
      "from":356
      , "to":358
    }
    , {
      "from":415
      , "to":359
    }
    , {
      "from":415
      , "to":414
    }
    , {
      "from":358
      , "to":414
    }
    , {
      "from":363
      , "to":415
    }
    , {
      "from":364
      , "to":415
    }
    , {
      "from":365
      , "to":415
    }
    , {
      "from":366
      , "to":415
    }
    , {
      "from":367
      , "to":415
    }
    , {
      "from":368
      , "to":415
    }
    , {
      "from":369
      , "to":415
    }
    , {
      "from":370
      , "to":415
    }
    , {
      "from":371
      , "to":415
    }
    , {
      "from":372
      , "to":415
    }
    , {
      "from":373
      , "to":415
    }
    , {
      "from":374
      , "to":415
    }
    , {
      "from":375
      , "to":415
    }
    , {
      "from":376
      , "to":415
    }
    , {
      "from":377
      , "to":415
    }
    , {
      "from":378
      , "to":415
    }
    , {
      "from":379
      , "to":415
    }
    , {
      "from":380
      , "to":415
    }
    , {
      "from":359
      , "to":416
    }
    , {
      "from":381
      , "to":417
    }
    , {
      "from":382
      , "to":417
    }
    , {
      "from":383
      , "to":417
    }
    , {
      "from":384
      , "to":417
    }
    , {
      "from":385
      , "to":417
    }
    , {
      "from":386
      , "to":417
    }
    , {
      "from":387
      , "to":417
    }
    , {
      "from":388
      , "to":417
    }
    , {
      "from":389
      , "to":417
    }
    , {
      "from":390
      , "to":417
    }
    , {
      "from":391
      , "to":417
    }
    , {
      "from":392
      , "to":417
    }
    , {
      "from":393
      , "to":417
    }
    , {
      "from":394
      , "to":417
    }
    , {
      "from":395
      , "to":417
    }
    , {
      "from":396
      , "to":417
    }
    , {
      "from":397
      , "to":417
    }
    , {
      "from":398
      , "to":417
    }
    , {
      "from":399
      , "to":417
    }
    , {
      "from":400
      , "to":417
    }
    , {
      "from":401
      , "to":417
    }
    , {
      "from":402
      , "to":417
    }
    , {
      "from":403
      , "to":417
    }
    , {
      "from":404
      , "to":417
    }
    , {
      "from":405
      , "to":417
    }
    , {
      "from":406
      , "to":417
    }
    , {
      "from":407
      , "to":417
    }
    , {
      "from":408
      , "to":417
    }
    , {
      "from":409
      , "to":417
    }
    , {
      "from":410
      , "to":417
    }
    , {
      "from":411
      , "to":417
    }
    , {
      "from":412
      , "to":417
    }
    , {
      "from":413
      , "to":417
    }
    , {
      "from":357
      , "to":362
    }
    , {
      "from":414
      , "to":363
    }
    , {
      "from":363
      , "to":364
    }
    , {
      "from":363
      , "to":365
    }
    , {
      "from":363
      , "to":366
    }
    , {
      "from":363
      , "to":367
    }
    , {
      "from":363
      , "to":368
    }
    , {
      "from":363
      , "to":369
    }
    , {
      "from":363
      , "to":370
    }
    , {
      "from":363
      , "to":371
    }
    , {
      "from":363
      , "to":372
    }
    , {
      "from":363
      , "to":373
    }
    , {
      "from":363
      , "to":374
    }
    , {
      "from":363
      , "to":375
    }
    , {
      "from":363
      , "to":376
    }
    , {
      "from":363
      , "to":377
    }
    , {
      "from":363
      , "to":378
    }
    , {
      "from":363
      , "to":379
    }
    , {
      "from":363
      , "to":380
    }
    , {
      "from":416
      , "to":381
    }
    , {
      "from":416
      , "to":382
    }
    , {
      "from":416
      , "to":383
    }
    , {
      "from":416
      , "to":384
    }
    , {
      "from":416
      , "to":385
    }
    , {
      "from":416
      , "to":386
    }
    , {
      "from":416
      , "to":387
    }
    , {
      "from":416
      , "to":388
    }
    , {
      "from":416
      , "to":389
    }
    , {
      "from":416
      , "to":390
    }
    , {
      "from":416
      , "to":391
    }
    , {
      "from":416
      , "to":392
    }
    , {
      "from":416
      , "to":393
    }
    , {
      "from":416
      , "to":394
    }
    , {
      "from":416
      , "to":395
    }
    , {
      "from":416
      , "to":396
    }
    , {
      "from":416
      , "to":397
    }
    , {
      "from":416
      , "to":398
    }
    , {
      "from":416
      , "to":399
    }
    , {
      "from":416
      , "to":400
    }
    , {
      "from":416
      , "to":401
    }
    , {
      "from":416
      , "to":402
    }
    , {
      "from":416
      , "to":403
    }
    , {
      "from":416
      , "to":404
    }
    , {
      "from":416
      , "to":405
    }
    , {
      "from":416
      , "to":406
    }
    , {
      "from":416
      , "to":407
    }
    , {
      "from":416
      , "to":408
    }
    , {
      "from":416
      , "to":409
    }
    , {
      "from":416
      , "to":410
    }
    , {
      "from":416
      , "to":411
    }
    , {
      "from":416
      , "to":412
    }
    , {
      "from":381
      , "to":413
    }
    , {
      "from":382
      , "to":413
    }
    , {
      "from":383
      , "to":413
    }
    , {
      "from":384
      , "to":413
    }
    , {
      "from":385
      , "to":413
    }
    , {
      "from":386
      , "to":413
    }
    , {
      "from":387
      , "to":413
    }
    , {
      "from":388
      , "to":413
    }
    , {
      "from":389
      , "to":413
    }
    , {
      "from":390
      , "to":413
    }
    , {
      "from":391
      , "to":413
    }
    , {
      "from":392
      , "to":413
    }
    , {
      "from":393
      , "to":413
    }
    , {
      "from":394
      , "to":413
    }
    , {
      "from":395
      , "to":413
    }
    , {
      "from":396
      , "to":413
    }
    , {
      "from":397
      , "to":413
    }
    , {
      "from":398
      , "to":413
    }
    , {
      "from":399
      , "to":413
    }
    , {
      "from":400
      , "to":413
    }
    , {
      "from":401
      , "to":413
    }
    , {
      "from":402
      , "to":413
    }
    , {
      "from":403
      , "to":413
    }
    , {
      "from":404
      , "to":413
    }
    , {
      "from":405
      , "to":413
    }
    , {
      "from":406
      , "to":413
    }
    , {
      "from":407
      , "to":413
    }
    , {
      "from":408
      , "to":413
    }
    , {
      "from":409
      , "to":413
    }
    , {
      "from":410
      , "to":413
    }
    , {
      "from":411
      , "to":413
    }
    , {
      "from":412
      , "to":413
    }
    , {
      "from":350
      , "to":363
    }
    , {
      "from":38
      , "to":547
    }
    , {
      "from":173
      , "to":552
    }
    , {
      "from":561
      , "to":341
    }
    , {
      "from":591
      , "to":523
    }
    , {
      "from":523
      , "to":593
      , "reverse":2
    }
    , {
      "from":595
      , "to":555
    }
    , {
      "from":595
      , "to":557
    }
    , {
      "from":595
      , "to":550
    }
    , {
      "from":595
      , "to":551
    }
    , {
      "from":595
      , "to":556
    }
    , {
      "from":595
      , "to":558
    }
    , {
      "from":595
      , "to":559
    }
    , {
      "from":595
      , "to":563
    }
    , {
      "from":595
      , "to":569
    }
    , {
      "from":595
      , "to":560
    }
    , {
      "from":595
      , "to":562
    }
    , {
      "from":595
      , "to":568
    }
    , {
      "from":543
      , "to":595
    }
    , {
      "from":564
      , "to":595
    }
    , {
      "from":570
      , "to":595
    }
    , {
      "from":544
      , "to":595
    }
    , {
      "from":565
      , "to":595
    }
    , {
      "from":571
      , "to":595
    }
    , {
      "from":545
      , "to":595
    }
    , {
      "from":548
      , "to":595
    }
    , {
      "from":553
      , "to":595
    }
    , {
      "from":566
      , "to":595
    }
    , {
      "from":572
      , "to":595
    }
    , {
      "from":546
      , "to":595
    }
    , {
      "from":549
      , "to":595
    }
    , {
      "from":554
      , "to":595
    }
    , {
      "from":567
      , "to":595
    }
    , {
      "from":573
      , "to":595
    }
    , {
      "from":585
      , "to":524
    }
    , {
      "from":524
      , "to":525
    }
    , {
      "from":523
      , "to":525
    }
    , {
      "from":575
      , "to":526
    }
    , {
      "from":575
      , "to":574
    }
    , {
      "from":525
      , "to":574
    }
    , {
      "from":543
      , "to":575
    }
    , {
      "from":544
      , "to":575
    }
    , {
      "from":545
      , "to":575
    }
    , {
      "from":546
      , "to":575
    }
    , {
      "from":531
      , "to":528
    }
    , {
      "from":531
      , "to":576
    }
    , {
      "from":526
      , "to":576
    }
    , {
      "from":547
      , "to":577
    }
    , {
      "from":532
      , "to":530
    }
    , {
      "from":577
      , "to":530
    }
    , {
      "from":532
      , "to":531
    }
    , {
      "from":587
      , "to":532
    }
    , {
      "from":587
      , "to":533
    }
    , {
      "from":530
      , "to":533
    }
    , {
      "from":579
      , "to":578
    }
    , {
      "from":533
      , "to":578
    }
    , {
      "from":548
      , "to":579
    }
    , {
      "from":549
      , "to":579
    }
    , {
      "from":551
      , "to":579
    }
    , {
      "from":538
      , "to":535
    }
    , {
      "from":538
      , "to":536
    }
    , {
      "from":528
      , "to":536
    }
    , {
      "from":589
      , "to":580
    }
    , {
      "from":536
      , "to":580
    }
    , {
      "from":552
      , "to":581
    }
    , {
      "from":589
      , "to":538
    }
    , {
      "from":583
      , "to":582
    }
    , {
      "from":581
      , "to":582
    }
    , {
      "from":553
      , "to":583
    }
    , {
      "from":554
      , "to":583
    }
    , {
      "from":556
      , "to":583
    }
    , {
      "from":585
      , "to":584
    }
    , {
      "from":535
      , "to":584
    }
    , {
      "from":557
      , "to":585
    }
    , {
      "from":558
      , "to":585
    }
    , {
      "from":559
      , "to":585
    }
    , {
      "from":560
      , "to":585
    }
    , {
      "from":561
      , "to":585
    }
    , {
      "from":579
      , "to":586
    }
    , {
      "from":564
      , "to":587
    }
    , {
      "from":565
      , "to":587
    }
    , {
      "from":566
      , "to":587
    }
    , {
      "from":567
      , "to":587
    }
    , {
      "from":583
      , "to":588
    }
    , {
      "from":570
      , "to":589
    }
    , {
      "from":571
      , "to":589
    }
    , {
      "from":572
      , "to":589
    }
    , {
      "from":573
      , "to":589
    }
    , {
      "from":574
      , "to":543
    }
    , {
      "from":574
      , "to":544
    }
    , {
      "from":574
      , "to":545
    }
    , {
      "from":574
      , "to":546
    }
    , {
      "from":576
      , "to":547
    }
    , {
      "from":578
      , "to":548
    }
    , {
      "from":578
      , "to":549
    }
    , {
      "from":578
      , "to":550
    }
    , {
      "from":550
      , "to":551
    }
    , {
      "from":580
      , "to":552
    }
    , {
      "from":582
      , "to":553
    }
    , {
      "from":582
      , "to":554
    }
    , {
      "from":582
      , "to":555
    }
    , {
      "from":555
      , "to":556
    }
    , {
      "from":584
      , "to":557
    }
    , {
      "from":584
      , "to":558
    }
    , {
      "from":584
      , "to":559
    }
    , {
      "from":584
      , "to":560
    }
    , {
      "from":557
      , "to":561
    }
    , {
      "from":558
      , "to":561
    }
    , {
      "from":559
      , "to":561
    }
    , {
      "from":560
      , "to":561
    }
    , {
      "from":586
      , "to":562
    }
    , {
      "from":586
      , "to":563
    }
    , {
      "from":586
      , "to":564
    }
    , {
      "from":586
      , "to":565
    }
    , {
      "from":563
      , "to":566
    }
    , {
      "from":562
      , "to":567
    }
    , {
      "from":588
      , "to":568
    }
    , {
      "from":588
      , "to":569
    }
    , {
      "from":588
      , "to":570
    }
    , {
      "from":588
      , "to":571
    }
    , {
      "from":569
      , "to":572
    }
    , {
      "from":568
      , "to":573
    }
  ]
}
