module bufferb (
	input clk,
	input [5:0]functEntrada,
	input [31:0]entrada1,
	input [31:0]entrada2,
	input [4:0]rd,

	output reg[5:0]functSalida,
	output reg [31:0]salida1,
	output reg [31:0]salida2,
	output reg [4:0]rdSalida

);

always @(posedge clk)
begin
	functSalida <= funct;
	salida1 <= entrada1;
	salida2 <= entrada2;
	rdSalida <= rd;
end

endmodule
