*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 22:55:09 (2025-Mar-22 05:55:09 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used: 
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/core_WC.lib
*
*	Power Domain used: 
*		Rail:        VDD 	Voltage:        0.9 
*
*       Power View : WC_VIEW
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs 
*
*       report_power -outfile fullchip.post_route.power.rpt
*
-----------------------------------------------------------------------------------------


Total Power 
-----------------------------------------------------------------------------------------
Total Internal Power:        4.35327830 	   59.9186%
Total Switching Power:       2.86662481 	   39.4563%
Total Leakage Power:         0.04541549 	    0.6251%
Total Power:                 7.26531858 
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         3.593      0.1936     0.02573       3.812       52.47 
Macro                                  0       0.898           0       0.898       12.36 
IO                                     0           0           0           0           0 
Combinational                     0.2678      0.5257     0.01643      0.8099       11.15 
Clock (Combinational)             0.4926       1.249    0.003262       1.745       24.02 
Clock (Sequential)                     0           0           0           0           0 
-----------------------------------------------------------------------------------------
Total                              4.353       2.867     0.04542       7.265         100 
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      4.353       2.867     0.04542       7.265         100 


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               0.224      0.6163    0.001481      0.8419       11.59 
clk1                              0.2685      0.6329    0.001781      0.9033       12.43 
-----------------------------------------------------------------------------------------
Total (excluding duplicates)      0.4926       1.249    0.003262       1.745       24.02 
-----------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:           core_instance_1 (core): 	    0.4491 
* 		Highest Leakage Power: fifo_core_2_1/CTS_ccl_BUF_clk2_G0_L3_2 (CKBD16): 	 0.0002228 
* 		Total Cap: 	2.21388e-11 F
* 		Total instances in design:  1235
* 		Total instances in design with no power:     0
*          Total instances in design with no activity:     0
* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------

