// Seed: 4011530431
module module_0 (
    input id_0,
    output id_1,
    input logic id_2
);
  assign id_1 = 1'b0;
  assign id_1 = 1;
endmodule
