

Implementation tool: Xilinx Vivado v.2019.1.3
Project:             FFT_test_3
Solution:            without_optimization
Device target:       xc7z010-clg400-1
Report date:         Mon Nov 09 14:49:06 -0600 2020

#=== Post-Implementation Resource usage ===
SLICE:          660
LUT:           1455
FF:            1861
DSP:             20
BRAM:             2
SRL:              2
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.254
CP achieved post-implementation:    8.722
Timing met
