-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity gzipcMulticoreStreaming_lzCompress_Pipeline_lz_compress_5 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    lclBufStream_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    lclBufStream_empty_n : IN STD_LOGIC;
    lclBufStream_read : OUT STD_LOGIC;
    lclBufStream_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    lclBufStream_full_n : IN STD_LOGIC;
    lclBufStream_write : OUT STD_LOGIC;
    downStream_2_dout : IN STD_LOGIC_VECTOR (8 downto 0);
    downStream_2_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
    downStream_2_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
    downStream_2_empty_n : IN STD_LOGIC;
    downStream_2_read : OUT STD_LOGIC;
    compressedStream_din : OUT STD_LOGIC_VECTOR (32 downto 0);
    compressedStream_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    compressedStream_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    compressedStream_full_n : IN STD_LOGIC;
    compressedStream_write : OUT STD_LOGIC;
    present_window_114_reload : IN STD_LOGIC_VECTOR (7 downto 0);
    present_window_113_reload : IN STD_LOGIC_VECTOR (7 downto 0);
    present_window_112_reload : IN STD_LOGIC_VECTOR (7 downto 0);
    present_window_111_reload : IN STD_LOGIC_VECTOR (7 downto 0);
    present_window_110_reload : IN STD_LOGIC_VECTOR (7 downto 0);
    p_phi10_reload : IN STD_LOGIC_VECTOR (7 downto 0);
    empty_54 : IN STD_LOGIC_VECTOR (0 downto 0);
    dict_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    dict_ce0 : OUT STD_LOGIC;
    dict_we0 : OUT STD_LOGIC;
    dict_d0 : OUT STD_LOGIC_VECTOR (431 downto 0);
    dict_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    dict_ce1 : OUT STD_LOGIC;
    dict_q1 : IN STD_LOGIC_VECTOR (431 downto 0);
    empty : IN STD_LOGIC_VECTOR (31 downto 0);
    present_window_125_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    present_window_125_out_ap_vld : OUT STD_LOGIC;
    present_window_124_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    present_window_124_out_ap_vld : OUT STD_LOGIC;
    present_window_123_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    present_window_123_out_ap_vld : OUT STD_LOGIC;
    present_window_122_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    present_window_122_out_ap_vld : OUT STD_LOGIC;
    present_window_121_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    present_window_121_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of gzipcMulticoreStreaming_lzCompress_Pipeline_lz_compress_5 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_FFFFFFFB : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111011";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_D7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_97 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010111";
    constant ap_const_lv32_98 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_A7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100111";
    constant ap_const_lv32_A8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101000";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_B7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110111";
    constant ap_const_lv32_B8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_108 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001000";
    constant ap_const_lv32_11F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011111";
    constant ap_const_lv32_D8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_E7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100111";
    constant ap_const_lv32_E8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101000";
    constant ap_const_lv32_EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101111";
    constant ap_const_lv32_F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110000";
    constant ap_const_lv32_F7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110111";
    constant ap_const_lv32_F8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_107 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000111";
    constant ap_const_lv32_150 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010000";
    constant ap_const_lv32_167 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100111";
    constant ap_const_lv32_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100000";
    constant ap_const_lv32_127 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100111";
    constant ap_const_lv32_128 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101000";
    constant ap_const_lv32_12F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101111";
    constant ap_const_lv32_130 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110000";
    constant ap_const_lv32_137 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110111";
    constant ap_const_lv32_138 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111000";
    constant ap_const_lv32_13F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111111";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv32_147 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000111";
    constant ap_const_lv32_148 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001000";
    constant ap_const_lv32_14F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001111";
    constant ap_const_lv32_198 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110011000";
    constant ap_const_lv32_1AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110101111";
    constant ap_const_lv32_168 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101000";
    constant ap_const_lv32_16F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101111";
    constant ap_const_lv32_170 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110000";
    constant ap_const_lv32_177 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110111";
    constant ap_const_lv32_178 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111000";
    constant ap_const_lv32_17F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111111";
    constant ap_const_lv32_180 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000000";
    constant ap_const_lv32_187 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000111";
    constant ap_const_lv32_188 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110001000";
    constant ap_const_lv32_18F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110001111";
    constant ap_const_lv32_190 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010000";
    constant ap_const_lv32_197 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010111";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv16_1001 : STD_LOGIC_VECTOR (15 downto 0) := "0001000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal nextVal_strobe_reg_456 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal nextVal_strobe_reg_456_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_nextVal_strobe_phi_fu_459_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal lclBufStream_i_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal lclBufStream_o_blk_n : STD_LOGIC;
    signal downStream_2_blk_n : STD_LOGIC;
    signal compressedStream_blk_n : STD_LOGIC;
    signal nextVal_strobe_reg_456_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal nextVal_strobe_reg_456_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal nextVal_strobe_reg_456_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal nextVal_strobe_reg_456_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal nextVal_strobe_reg_456_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal nextVal_strobe_reg_456_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal present_window_81_reg_2919 : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_81_reg_2919_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_81_reg_2919_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_81_reg_2919_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_81_reg_2919_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_81_reg_2919_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_82_reg_2931 : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_82_reg_2931_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_82_reg_2931_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_82_reg_2931_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_82_reg_2931_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_82_reg_2931_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_83_reg_2943 : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_83_reg_2943_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_83_reg_2943_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_83_reg_2943_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_83_reg_2943_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_83_reg_2943_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_84_reg_2955 : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_84_reg_2955_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_84_reg_2955_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_84_reg_2955_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_84_reg_2955_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_84_reg_2955_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_load_reg_2967 : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_load_reg_2967_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_load_reg_2967_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_load_reg_2967_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_load_reg_2967_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_load_reg_2967_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_load_reg_2967_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal inValue_reg_2979 : STD_LOGIC_VECTOR (7 downto 0);
    signal inValue_reg_2979_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal inValue_reg_2979_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal hash_fu_599_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal hash_reg_2995 : STD_LOGIC_VECTOR (11 downto 0);
    signal dict_addr_reg_3000 : STD_LOGIC_VECTOR (11 downto 0);
    signal dict_addr_reg_3000_pp0_iter3_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal currIdx_fu_648_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal currIdx_reg_3006 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln302_fu_653_p1 : STD_LOGIC_VECTOR (359 downto 0);
    signal trunc_ln302_reg_3022 : STD_LOGIC_VECTOR (359 downto 0);
    signal trunc_ln307_fu_657_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln307_reg_3027 : STD_LOGIC_VECTOR (23 downto 0);
    signal compareIdx_reg_3032 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln321_fu_671_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln321_reg_3037 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_reg_3042 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_87_reg_3047 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_88_reg_3052 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_89_reg_3057 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_90_reg_3062 : STD_LOGIC_VECTOR (7 downto 0);
    signal compareIdx_11_reg_3067 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_92_reg_3072 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_93_reg_3077 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_94_reg_3082 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_95_reg_3087 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_96_reg_3092 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_97_reg_3097 : STD_LOGIC_VECTOR (7 downto 0);
    signal compareIdx_12_reg_3102 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_99_reg_3107 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_100_reg_3112 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_101_reg_3117 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_102_reg_3122 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_103_reg_3127 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_104_reg_3132 : STD_LOGIC_VECTOR (7 downto 0);
    signal compareIdx_13_reg_3137 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_106_reg_3142 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_107_reg_3147 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_108_reg_3152 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_109_reg_3157 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_110_reg_3162 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_111_reg_3167 : STD_LOGIC_VECTOR (7 downto 0);
    signal compareIdx_14_reg_3172 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_113_reg_3177 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_114_reg_3182 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_115_reg_3187 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_116_reg_3192 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_117_reg_3197 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_118_reg_3202 : STD_LOGIC_VECTOR (7 downto 0);
    signal compareIdx_15_reg_3207 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_120_reg_3212 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_121_reg_3217 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_122_reg_3222 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_123_reg_3227 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_124_reg_3232 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_125_reg_3237 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln317_fu_1166_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln317_reg_3242 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_61_fu_1174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_61_reg_3247 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_159_fu_1180_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_159_reg_3253 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln321_74_fu_1186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_74_reg_3258 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_75_fu_1190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_75_reg_3263 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_35_fu_1194_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_35_reg_3268 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_35_reg_3268_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln327_fu_1204_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln327_reg_3273 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln327_36_fu_1218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_36_reg_3278 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_36_reg_3278_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln329_fu_1224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln329_reg_3283 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln329_reg_3283_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln317_11_fu_1296_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln317_11_reg_3288 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_66_fu_1304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_66_reg_3293 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_171_fu_1310_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_171_reg_3299 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln321_80_fu_1316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_80_reg_3304 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_81_fu_1320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_81_reg_3309 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_38_fu_1324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_38_reg_3314 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_38_reg_3314_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln327_11_fu_1334_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln327_11_reg_3319 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln327_39_fu_1348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_39_reg_3324 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_39_reg_3324_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln329_11_fu_1354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln329_11_reg_3329 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln329_11_reg_3329_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal len_182_fu_1418_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_182_reg_3334 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_71_fu_1430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_71_reg_3339 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_86_fu_1436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_86_reg_3345 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_87_fu_1440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_87_reg_3350 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_87_reg_3350_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_41_fu_1444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_41_reg_3355 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_41_reg_3355_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln327_12_fu_1454_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln327_12_reg_3360 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln327_12_reg_3360_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln327_42_fu_1468_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_42_reg_3365 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_42_reg_3365_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln329_12_fu_1474_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln329_12_reg_3370 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln329_12_reg_3370_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal len_194_fu_1538_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_194_reg_3375 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_76_fu_1550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_76_reg_3380 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_92_fu_1556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_92_reg_3386 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_93_fu_1560_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_93_reg_3391 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_93_reg_3391_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_44_fu_1564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_44_reg_3396 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_44_reg_3396_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln327_13_fu_1574_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln327_13_reg_3401 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln327_13_reg_3401_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln327_45_fu_1588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_45_reg_3406 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_45_reg_3406_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln329_13_fu_1594_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln329_13_reg_3411 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln329_13_reg_3411_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal len_206_fu_1658_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_206_reg_3416 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_81_fu_1670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_81_reg_3421 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_98_fu_1676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_98_reg_3427 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_99_fu_1680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_99_reg_3432 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_99_reg_3432_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_47_fu_1684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_47_reg_3437 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_47_reg_3437_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln327_14_fu_1694_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln327_14_reg_3442 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln327_14_reg_3442_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln327_48_fu_1708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_48_reg_3447 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_48_reg_3447_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln329_14_fu_1714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln329_14_reg_3452 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln329_14_reg_3452_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal len_218_fu_1778_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_218_reg_3457 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_86_fu_1790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_86_reg_3462 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_104_fu_1796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_104_reg_3468 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_105_fu_1800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_105_reg_3473 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_105_reg_3473_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_50_fu_1804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_50_reg_3478 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_50_reg_3478_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln327_15_fu_1814_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln327_15_reg_3483 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln327_15_reg_3483_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln327_51_fu_1828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_51_reg_3488 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_51_reg_3488_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln329_15_fu_1834_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln329_15_reg_3493 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln329_15_reg_3493_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal len_164_fu_1873_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_164_reg_3498 : STD_LOGIC_VECTOR (2 downto 0);
    signal match_offset_fu_1881_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal match_offset_reg_3505 : STD_LOGIC_VECTOR (15 downto 0);
    signal match_offset_reg_3505_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal len_176_fu_1920_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_176_reg_3512 : STD_LOGIC_VECTOR (2 downto 0);
    signal match_offset_12_fu_1928_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal match_offset_12_reg_3519 : STD_LOGIC_VECTOR (15 downto 0);
    signal match_offset_12_reg_3519_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal done_72_fu_1949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_72_reg_3526 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_186_fu_1959_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_186_reg_3531 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_77_fu_1983_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_77_reg_3537 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_198_fu_1993_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_198_reg_3542 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_82_fu_2017_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_82_reg_3548 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_210_fu_2027_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_210_reg_3553 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_87_fu_2051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_87_reg_3559 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_222_fu_2061_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_222_reg_3564 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln336_fu_2163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln336_reg_3570 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln336_11_fu_2263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln336_11_reg_3575 : STD_LOGIC_VECTOR (0 downto 0);
    signal match_length_22_fu_2269_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal match_length_22_reg_3580 : STD_LOGIC_VECTOR (2 downto 0);
    signal match_offset_14_fu_2299_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal match_offset_14_reg_3586 : STD_LOGIC_VECTOR (15 downto 0);
    signal len_228_fu_2377_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_228_reg_3591 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln328_fu_2419_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln328_reg_3597 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln328_reg_3597_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal len_229_fu_2497_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_229_reg_3602 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln328_11_fu_2539_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln328_11_reg_3608 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln328_11_reg_3608_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal len_230_fu_2617_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_230_reg_3613 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_230_reg_3613_pp0_iter7_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln328_12_fu_2659_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln328_12_reg_3619 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln328_12_reg_3619_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal len_231_fu_2737_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_231_reg_3624 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_231_reg_3624_pp0_iter7_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal match_offset_15_fu_2779_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal match_offset_15_reg_3630 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln336_13_fu_2786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln336_13_reg_3635 : STD_LOGIC_VECTOR (0 downto 0);
    signal match_length_26_fu_2791_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal match_length_26_reg_3640 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln336_14_fu_2798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln336_14_reg_3645 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_init : STD_LOGIC;
    signal zext_ln301_fu_635_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal iIdx_1_fu_302 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal iIdx_fu_1075_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal nextVal_data_fu_306 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal trunc_ln245_fu_521_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_fu_310 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal present_window_77_fu_314 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal present_window_78_fu_318 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal present_window_79_fu_322 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal present_window_80_fu_326 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal lclBufStream_read_local : STD_LOGIC;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal lclBufStream_write_local : STD_LOGIC;
    signal downStream_2_read_local : STD_LOGIC;
    signal tmp_127_fu_2842_p5 : STD_LOGIC_VECTOR (32 downto 0);
    signal compressedStream_write_local : STD_LOGIC;
    signal dict_ce1_local : STD_LOGIC;
    signal dict_we0_local : STD_LOGIC;
    signal dictWriteValue_fu_1086_p9 : STD_LOGIC_VECTOR (431 downto 0);
    signal dict_ce0_local : STD_LOGIC;
    signal shl_ln6_fu_561_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln293_1_fu_553_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln293_fu_541_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln294_fu_573_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln294_fu_569_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln294_7_fu_579_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln294_5_fu_585_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln293_s_fu_545_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal xor_ln294_8_fu_589_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln_fu_533_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln294_6_fu_595_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln276_fu_642_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal len_fu_1102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_fu_1116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_fu_1110_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_59_fu_1120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln321_fu_1106_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_155_fu_1126_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln321_72_fu_1142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_156_fu_1134_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_60_fu_1146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_157_fu_1152_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_158_fu_1158_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln321_73_fu_1170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln319_fu_1099_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln327_fu_1199_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_91_fu_1208_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal len_166_fu_1232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_77_fu_1246_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_63_fu_1240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_64_fu_1250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln321_11_fu_1236_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_167_fu_1256_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln321_78_fu_1272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_168_fu_1264_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_65_fu_1276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_169_fu_1282_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_170_fu_1288_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln321_79_fu_1300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln319_11_fu_1229_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln327_11_fu_1329_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_98_fu_1338_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal len_178_fu_1362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_83_fu_1376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_68_fu_1370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_69_fu_1380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln321_12_fu_1366_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_179_fu_1386_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln321_84_fu_1402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_180_fu_1394_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_70_fu_1406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_181_fu_1412_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln321_85_fu_1426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln319_12_fu_1359_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln327_12_fu_1449_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_105_fu_1458_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal len_190_fu_1482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_89_fu_1496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_73_fu_1490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_74_fu_1500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln321_13_fu_1486_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_191_fu_1506_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln321_90_fu_1522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_192_fu_1514_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_75_fu_1526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_193_fu_1532_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln321_91_fu_1546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln319_13_fu_1479_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln327_13_fu_1569_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_112_fu_1578_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal len_202_fu_1602_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_95_fu_1616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_78_fu_1610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_79_fu_1620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln321_14_fu_1606_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_203_fu_1626_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln321_96_fu_1642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_204_fu_1634_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_80_fu_1646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_205_fu_1652_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln321_97_fu_1666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln319_14_fu_1599_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln327_14_fu_1689_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_119_fu_1698_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal len_214_fu_1722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_101_fu_1736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_83_fu_1730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_84_fu_1740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln321_15_fu_1726_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_215_fu_1746_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln321_102_fu_1762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_216_fu_1754_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_85_fu_1766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_217_fu_1772_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln321_103_fu_1786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln319_15_fu_1719_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln327_15_fu_1809_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_126_fu_1818_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal len_160_fu_1839_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_62_fu_1844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_161_fu_1848_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_162_fu_1854_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln321_fu_1862_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_163_fu_1867_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_172_fu_1886_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_67_fu_1891_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_173_fu_1895_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_174_fu_1901_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln321_67_fu_1909_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_175_fu_1914_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln317_12_fu_1933_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_183_fu_1936_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_184_fu_1942_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_185_fu_1953_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln317_13_fu_1967_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_195_fu_1970_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_196_fu_1976_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_197_fu_1987_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln317_14_fu_2001_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_207_fu_2004_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_208_fu_2010_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_209_fu_2021_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln317_15_fu_2035_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_219_fu_2038_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_220_fu_2044_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_221_fu_2055_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln330_23_fu_2089_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln329_fu_2079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln328_fu_2074_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_47_fu_2106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_fu_2069_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_48_fu_2112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_fu_2102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_49_fu_2118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln330_fu_2084_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln330_fu_2124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln328_fu_2130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_226_fu_2144_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_226_fu_2144_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_226_fu_2144_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_226_fu_2144_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln330_25_fu_2189_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln329_11_fu_2179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln328_11_fu_2174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_51_fu_2206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_37_fu_2169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_52_fu_2212_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_50_fu_2202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_53_fu_2218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln330_24_fu_2184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln330_11_fu_2224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln328_11_fu_2230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_227_fu_2244_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_227_fu_2244_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_227_fu_2244_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_227_fu_2244_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln321_72_fu_2277_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_187_fu_2281_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_188_fu_2286_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln330_27_fu_2321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln329_12_fu_2310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln328_12_fu_2304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_55_fu_2339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_40_fu_2293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_56_fu_2345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_54_fu_2335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_57_fu_2351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln330_26_fu_2315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln330_12_fu_2357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln328_12_fu_2363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_228_fu_2377_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_228_fu_2377_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_228_fu_2377_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln321_77_fu_2397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_199_fu_2401_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_200_fu_2406_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln330_29_fu_2441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln329_13_fu_2430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln328_13_fu_2424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_59_fu_2459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_43_fu_2413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_60_fu_2465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_58_fu_2455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_61_fu_2471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln330_28_fu_2435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln330_13_fu_2477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln328_13_fu_2483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_229_fu_2497_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_229_fu_2497_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_229_fu_2497_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln321_82_fu_2517_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_211_fu_2521_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_212_fu_2526_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln330_31_fu_2561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln329_14_fu_2550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln328_14_fu_2544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_63_fu_2579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_46_fu_2533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_64_fu_2585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_62_fu_2575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_65_fu_2591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln330_30_fu_2555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln330_14_fu_2597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln328_14_fu_2603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_230_fu_2617_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_230_fu_2617_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_230_fu_2617_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln321_87_fu_2637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_223_fu_2641_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_224_fu_2646_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln330_33_fu_2681_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln329_15_fu_2670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln328_15_fu_2664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_67_fu_2699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln327_49_fu_2653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_68_fu_2705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_66_fu_2695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln328_69_fu_2711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln330_32_fu_2675_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln330_15_fu_2717_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln328_15_fu_2723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_231_fu_2737_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_231_fu_2737_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_231_fu_2737_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal match_offset_11_fu_2757_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln336_12_fu_2769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal match_offset_13_fu_2763_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal match_length_24_fu_2773_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln336_13_fu_2803_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal match_length_28_fu_2808_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln336_15_fu_2819_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal match_length_30_fu_2824_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln336_14_fu_2813_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln336_15_fu_2835_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln336_fu_2831_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_enable_operation_73 : BOOLEAN;
    signal ap_enable_state3_pp0_iter2_stage0 : BOOLEAN;
    signal ap_enable_operation_77 : BOOLEAN;
    signal ap_enable_state4_pp0_iter3_stage0 : BOOLEAN;
    signal ap_enable_operation_125 : BOOLEAN;
    signal ap_enable_state5_pp0_iter4_stage0 : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_2237 : BOOLEAN;
    signal ap_condition_2244 : BOOLEAN;
    signal len_226_fu_2144_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_226_fu_2144_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_226_fu_2144_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_227_fu_2244_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_227_fu_2244_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_227_fu_2244_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_228_fu_2377_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_228_fu_2377_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_228_fu_2377_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_229_fu_2497_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_229_fu_2497_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_229_fu_2497_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_230_fu_2617_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_230_fu_2617_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_230_fu_2617_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_231_fu_2737_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_231_fu_2737_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_231_fu_2737_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component gzipcMulticoreStreaming_sparsemux_7_2_3_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (2 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        din2 : IN STD_LOGIC_VECTOR (2 downto 0);
        def : IN STD_LOGIC_VECTOR (2 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component gzipcMulticoreStreaming_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sparsemux_7_2_3_1_1_U415 : component gzipcMulticoreStreaming_sparsemux_7_2_3_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 3,
        CASE1 => "01",
        din1_WIDTH => 3,
        CASE2 => "00",
        din2_WIDTH => 3,
        def_WIDTH => 3,
        sel_WIDTH => 2,
        dout_WIDTH => 3)
    port map (
        din0 => len_226_fu_2144_p2,
        din1 => ap_const_lv3_0,
        din2 => len_164_reg_3498,
        def => len_226_fu_2144_p7,
        sel => len_226_fu_2144_p8,
        dout => len_226_fu_2144_p9);

    sparsemux_7_2_3_1_1_U416 : component gzipcMulticoreStreaming_sparsemux_7_2_3_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 3,
        CASE1 => "01",
        din1_WIDTH => 3,
        CASE2 => "00",
        din2_WIDTH => 3,
        def_WIDTH => 3,
        sel_WIDTH => 2,
        dout_WIDTH => 3)
    port map (
        din0 => len_227_fu_2244_p2,
        din1 => ap_const_lv3_0,
        din2 => len_176_reg_3512,
        def => len_227_fu_2244_p7,
        sel => len_227_fu_2244_p8,
        dout => len_227_fu_2244_p9);

    sparsemux_7_2_3_1_1_U417 : component gzipcMulticoreStreaming_sparsemux_7_2_3_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 3,
        CASE1 => "01",
        din1_WIDTH => 3,
        CASE2 => "00",
        din2_WIDTH => 3,
        def_WIDTH => 3,
        sel_WIDTH => 2,
        dout_WIDTH => 3)
    port map (
        din0 => len_228_fu_2377_p2,
        din1 => ap_const_lv3_0,
        din2 => len_188_fu_2286_p3,
        def => len_228_fu_2377_p7,
        sel => len_228_fu_2377_p8,
        dout => len_228_fu_2377_p9);

    sparsemux_7_2_3_1_1_U418 : component gzipcMulticoreStreaming_sparsemux_7_2_3_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 3,
        CASE1 => "01",
        din1_WIDTH => 3,
        CASE2 => "00",
        din2_WIDTH => 3,
        def_WIDTH => 3,
        sel_WIDTH => 2,
        dout_WIDTH => 3)
    port map (
        din0 => len_229_fu_2497_p2,
        din1 => ap_const_lv3_0,
        din2 => len_200_fu_2406_p3,
        def => len_229_fu_2497_p7,
        sel => len_229_fu_2497_p8,
        dout => len_229_fu_2497_p9);

    sparsemux_7_2_3_1_1_U419 : component gzipcMulticoreStreaming_sparsemux_7_2_3_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 3,
        CASE1 => "01",
        din1_WIDTH => 3,
        CASE2 => "00",
        din2_WIDTH => 3,
        def_WIDTH => 3,
        sel_WIDTH => 2,
        dout_WIDTH => 3)
    port map (
        din0 => len_230_fu_2617_p2,
        din1 => ap_const_lv3_0,
        din2 => len_212_fu_2526_p3,
        def => len_230_fu_2617_p7,
        sel => len_230_fu_2617_p8,
        dout => len_230_fu_2617_p9);

    sparsemux_7_2_3_1_1_U420 : component gzipcMulticoreStreaming_sparsemux_7_2_3_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 3,
        CASE1 => "01",
        din1_WIDTH => 3,
        CASE2 => "00",
        din2_WIDTH => 3,
        def_WIDTH => 3,
        sel_WIDTH => 2,
        dout_WIDTH => 3)
    port map (
        din0 => len_231_fu_2737_p2,
        din1 => ap_const_lv3_0,
        din2 => len_224_fu_2646_p3,
        def => len_231_fu_2737_p7,
        sel => len_231_fu_2737_p8,
        dout => len_231_fu_2737_p9);

    flow_control_loop_pipe_sequential_init_U : component gzipcMulticoreStreaming_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    iIdx_1_fu_302_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    iIdx_1_fu_302 <= ap_const_lv32_5;
                elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (nextVal_strobe_reg_456_pp0_iter2_reg = ap_const_lv1_1))) then 
                    iIdx_1_fu_302 <= iIdx_fu_1075_p2;
                end if;
            end if; 
        end if;
    end process;

    nextVal_data_fu_306_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    nextVal_data_fu_306 <= p_phi10_reload;
                elsif (((nextVal_strobe_reg_456 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    nextVal_data_fu_306 <= trunc_ln245_fu_521_p1;
                end if;
            end if; 
        end if;
    end process;

    nextVal_strobe_reg_456_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                if ((ap_const_boolean_1 = ap_condition_2244)) then 
                    nextVal_strobe_reg_456 <= downStream_2_dout(8 downto 8);
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_init = ap_const_logic_1))) then 
                    nextVal_strobe_reg_456 <= empty_54;
                end if;
            end if; 
        end if;
    end process;

    present_window_77_fu_314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    present_window_77_fu_314 <= present_window_111_reload;
                elsif (((nextVal_strobe_reg_456 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    present_window_77_fu_314 <= present_window_78_fu_318;
                end if;
            end if; 
        end if;
    end process;

    present_window_78_fu_318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    present_window_78_fu_318 <= present_window_112_reload;
                elsif (((nextVal_strobe_reg_456 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    present_window_78_fu_318 <= present_window_79_fu_322;
                end if;
            end if; 
        end if;
    end process;

    present_window_79_fu_322_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    present_window_79_fu_322 <= present_window_113_reload;
                elsif (((nextVal_strobe_reg_456 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    present_window_79_fu_322 <= present_window_80_fu_326;
                end if;
            end if; 
        end if;
    end process;

    present_window_80_fu_326_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    present_window_80_fu_326 <= present_window_114_reload;
                elsif (((nextVal_strobe_reg_456 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    present_window_80_fu_326 <= lclBufStream_dout;
                end if;
            end if; 
        end if;
    end process;

    present_window_fu_310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    present_window_fu_310 <= present_window_110_reload;
                elsif (((nextVal_strobe_reg_456 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    present_window_fu_310 <= present_window_77_fu_314;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln328_11_reg_3608 <= add_ln328_11_fu_2539_p2;
                add_ln328_11_reg_3608_pp0_iter7_reg <= add_ln328_11_reg_3608;
                add_ln328_12_reg_3619 <= add_ln328_12_fu_2659_p2;
                add_ln328_12_reg_3619_pp0_iter7_reg <= add_ln328_12_reg_3619;
                add_ln328_reg_3597 <= add_ln328_fu_2419_p2;
                add_ln328_reg_3597_pp0_iter7_reg <= add_ln328_reg_3597;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                compareIdx_11_reg_3067 <= dict_q1(143 downto 120);
                compareIdx_12_reg_3102 <= dict_q1(215 downto 192);
                compareIdx_13_reg_3137 <= dict_q1(287 downto 264);
                compareIdx_14_reg_3172 <= dict_q1(359 downto 336);
                compareIdx_15_reg_3207 <= dict_q1(431 downto 408);
                compareIdx_reg_3032 <= dict_q1(71 downto 48);
                currIdx_reg_3006 <= currIdx_fu_648_p2;
                dict_addr_reg_3000 <= zext_ln301_fu_635_p1(12 - 1 downto 0);
                dict_addr_reg_3000_pp0_iter3_reg <= dict_addr_reg_3000;
                done_61_reg_3247 <= done_61_fu_1174_p2;
                done_66_reg_3293 <= done_66_fu_1304_p2;
                done_71_reg_3339 <= done_71_fu_1430_p2;
                done_72_reg_3526 <= done_72_fu_1949_p2;
                done_76_reg_3380 <= done_76_fu_1550_p2;
                done_77_reg_3537 <= done_77_fu_1983_p2;
                done_81_reg_3421 <= done_81_fu_1670_p2;
                done_82_reg_3548 <= done_82_fu_2017_p2;
                done_86_reg_3462 <= done_86_fu_1790_p2;
                done_87_reg_3559 <= done_87_fu_2051_p2;
                icmp_ln321_104_reg_3468 <= icmp_ln321_104_fu_1796_p2;
                icmp_ln321_105_reg_3473 <= icmp_ln321_105_fu_1800_p2;
                icmp_ln321_105_reg_3473_pp0_iter5_reg <= icmp_ln321_105_reg_3473;
                icmp_ln321_74_reg_3258 <= icmp_ln321_74_fu_1186_p2;
                icmp_ln321_75_reg_3263 <= icmp_ln321_75_fu_1190_p2;
                icmp_ln321_80_reg_3304 <= icmp_ln321_80_fu_1316_p2;
                icmp_ln321_81_reg_3309 <= icmp_ln321_81_fu_1320_p2;
                icmp_ln321_86_reg_3345 <= icmp_ln321_86_fu_1436_p2;
                icmp_ln321_87_reg_3350 <= icmp_ln321_87_fu_1440_p2;
                icmp_ln321_87_reg_3350_pp0_iter5_reg <= icmp_ln321_87_reg_3350;
                icmp_ln321_92_reg_3386 <= icmp_ln321_92_fu_1556_p2;
                icmp_ln321_93_reg_3391 <= icmp_ln321_93_fu_1560_p2;
                icmp_ln321_93_reg_3391_pp0_iter5_reg <= icmp_ln321_93_reg_3391;
                icmp_ln321_98_reg_3427 <= icmp_ln321_98_fu_1676_p2;
                icmp_ln321_99_reg_3432 <= icmp_ln321_99_fu_1680_p2;
                icmp_ln321_99_reg_3432_pp0_iter5_reg <= icmp_ln321_99_reg_3432;
                icmp_ln327_35_reg_3268 <= icmp_ln327_35_fu_1194_p2;
                icmp_ln327_35_reg_3268_pp0_iter5_reg <= icmp_ln327_35_reg_3268;
                icmp_ln327_36_reg_3278 <= icmp_ln327_36_fu_1218_p2;
                icmp_ln327_36_reg_3278_pp0_iter5_reg <= icmp_ln327_36_reg_3278;
                icmp_ln327_38_reg_3314 <= icmp_ln327_38_fu_1324_p2;
                icmp_ln327_38_reg_3314_pp0_iter5_reg <= icmp_ln327_38_reg_3314;
                icmp_ln327_39_reg_3324 <= icmp_ln327_39_fu_1348_p2;
                icmp_ln327_39_reg_3324_pp0_iter5_reg <= icmp_ln327_39_reg_3324;
                icmp_ln327_41_reg_3355 <= icmp_ln327_41_fu_1444_p2;
                icmp_ln327_41_reg_3355_pp0_iter5_reg <= icmp_ln327_41_reg_3355;
                icmp_ln327_42_reg_3365 <= icmp_ln327_42_fu_1468_p2;
                icmp_ln327_42_reg_3365_pp0_iter5_reg <= icmp_ln327_42_reg_3365;
                icmp_ln327_44_reg_3396 <= icmp_ln327_44_fu_1564_p2;
                icmp_ln327_44_reg_3396_pp0_iter5_reg <= icmp_ln327_44_reg_3396;
                icmp_ln327_45_reg_3406 <= icmp_ln327_45_fu_1588_p2;
                icmp_ln327_45_reg_3406_pp0_iter5_reg <= icmp_ln327_45_reg_3406;
                icmp_ln327_47_reg_3437 <= icmp_ln327_47_fu_1684_p2;
                icmp_ln327_47_reg_3437_pp0_iter5_reg <= icmp_ln327_47_reg_3437;
                icmp_ln327_48_reg_3447 <= icmp_ln327_48_fu_1708_p2;
                icmp_ln327_48_reg_3447_pp0_iter5_reg <= icmp_ln327_48_reg_3447;
                icmp_ln327_50_reg_3478 <= icmp_ln327_50_fu_1804_p2;
                icmp_ln327_50_reg_3478_pp0_iter5_reg <= icmp_ln327_50_reg_3478;
                icmp_ln327_51_reg_3488 <= icmp_ln327_51_fu_1828_p2;
                icmp_ln327_51_reg_3488_pp0_iter5_reg <= icmp_ln327_51_reg_3488;
                icmp_ln329_11_reg_3329 <= icmp_ln329_11_fu_1354_p2;
                icmp_ln329_11_reg_3329_pp0_iter5_reg <= icmp_ln329_11_reg_3329;
                icmp_ln329_12_reg_3370 <= icmp_ln329_12_fu_1474_p2;
                icmp_ln329_12_reg_3370_pp0_iter5_reg <= icmp_ln329_12_reg_3370;
                icmp_ln329_13_reg_3411 <= icmp_ln329_13_fu_1594_p2;
                icmp_ln329_13_reg_3411_pp0_iter5_reg <= icmp_ln329_13_reg_3411;
                icmp_ln329_14_reg_3452 <= icmp_ln329_14_fu_1714_p2;
                icmp_ln329_14_reg_3452_pp0_iter5_reg <= icmp_ln329_14_reg_3452;
                icmp_ln329_15_reg_3493 <= icmp_ln329_15_fu_1834_p2;
                icmp_ln329_15_reg_3493_pp0_iter5_reg <= icmp_ln329_15_reg_3493;
                icmp_ln329_reg_3283 <= icmp_ln329_fu_1224_p2;
                icmp_ln329_reg_3283_pp0_iter5_reg <= icmp_ln329_reg_3283;
                icmp_ln336_11_reg_3575 <= icmp_ln336_11_fu_2263_p2;
                icmp_ln336_13_reg_3635 <= icmp_ln336_13_fu_2786_p2;
                icmp_ln336_14_reg_3645 <= icmp_ln336_14_fu_2798_p2;
                icmp_ln336_reg_3570 <= icmp_ln336_fu_2163_p2;
                inValue_reg_2979_pp0_iter2_reg <= inValue_reg_2979;
                inValue_reg_2979_pp0_iter3_reg <= inValue_reg_2979_pp0_iter2_reg;
                len_159_reg_3253 <= len_159_fu_1180_p2;
                len_164_reg_3498 <= len_164_fu_1873_p3;
                len_171_reg_3299 <= len_171_fu_1310_p2;
                len_176_reg_3512 <= len_176_fu_1920_p3;
                len_182_reg_3334 <= len_182_fu_1418_p3;
                len_186_reg_3531 <= len_186_fu_1959_p3;
                len_194_reg_3375 <= len_194_fu_1538_p3;
                len_198_reg_3542 <= len_198_fu_1993_p3;
                len_206_reg_3416 <= len_206_fu_1658_p3;
                len_210_reg_3553 <= len_210_fu_2027_p3;
                len_218_reg_3457 <= len_218_fu_1778_p3;
                len_222_reg_3564 <= len_222_fu_2061_p3;
                len_228_reg_3591 <= len_228_fu_2377_p9;
                len_229_reg_3602 <= len_229_fu_2497_p9;
                len_230_reg_3613 <= len_230_fu_2617_p9;
                len_230_reg_3613_pp0_iter7_reg <= len_230_reg_3613;
                len_231_reg_3624 <= len_231_fu_2737_p9;
                len_231_reg_3624_pp0_iter7_reg <= len_231_reg_3624;
                match_length_22_reg_3580 <= match_length_22_fu_2269_p3;
                match_length_26_reg_3640 <= match_length_26_fu_2791_p3;
                match_offset_12_reg_3519 <= match_offset_12_fu_1928_p2;
                match_offset_12_reg_3519_pp0_iter6_reg <= match_offset_12_reg_3519;
                match_offset_14_reg_3586 <= match_offset_14_fu_2299_p2;
                match_offset_15_reg_3630 <= match_offset_15_fu_2779_p3;
                match_offset_reg_3505 <= match_offset_fu_1881_p2;
                match_offset_reg_3505_pp0_iter6_reg <= match_offset_reg_3505;
                nextVal_strobe_reg_456_pp0_iter2_reg <= nextVal_strobe_reg_456_pp0_iter1_reg;
                nextVal_strobe_reg_456_pp0_iter3_reg <= nextVal_strobe_reg_456_pp0_iter2_reg;
                nextVal_strobe_reg_456_pp0_iter4_reg <= nextVal_strobe_reg_456_pp0_iter3_reg;
                nextVal_strobe_reg_456_pp0_iter5_reg <= nextVal_strobe_reg_456_pp0_iter4_reg;
                nextVal_strobe_reg_456_pp0_iter6_reg <= nextVal_strobe_reg_456_pp0_iter5_reg;
                nextVal_strobe_reg_456_pp0_iter7_reg <= nextVal_strobe_reg_456_pp0_iter6_reg;
                present_window_81_reg_2919_pp0_iter2_reg <= present_window_81_reg_2919;
                present_window_81_reg_2919_pp0_iter3_reg <= present_window_81_reg_2919_pp0_iter2_reg;
                present_window_81_reg_2919_pp0_iter4_reg <= present_window_81_reg_2919_pp0_iter3_reg;
                present_window_81_reg_2919_pp0_iter5_reg <= present_window_81_reg_2919_pp0_iter4_reg;
                present_window_81_reg_2919_pp0_iter6_reg <= present_window_81_reg_2919_pp0_iter5_reg;
                present_window_82_reg_2931_pp0_iter2_reg <= present_window_82_reg_2931;
                present_window_82_reg_2931_pp0_iter3_reg <= present_window_82_reg_2931_pp0_iter2_reg;
                present_window_82_reg_2931_pp0_iter4_reg <= present_window_82_reg_2931_pp0_iter3_reg;
                present_window_82_reg_2931_pp0_iter5_reg <= present_window_82_reg_2931_pp0_iter4_reg;
                present_window_82_reg_2931_pp0_iter6_reg <= present_window_82_reg_2931_pp0_iter5_reg;
                present_window_83_reg_2943_pp0_iter2_reg <= present_window_83_reg_2943;
                present_window_83_reg_2943_pp0_iter3_reg <= present_window_83_reg_2943_pp0_iter2_reg;
                present_window_83_reg_2943_pp0_iter4_reg <= present_window_83_reg_2943_pp0_iter3_reg;
                present_window_83_reg_2943_pp0_iter5_reg <= present_window_83_reg_2943_pp0_iter4_reg;
                present_window_83_reg_2943_pp0_iter6_reg <= present_window_83_reg_2943_pp0_iter5_reg;
                present_window_84_reg_2955_pp0_iter2_reg <= present_window_84_reg_2955;
                present_window_84_reg_2955_pp0_iter3_reg <= present_window_84_reg_2955_pp0_iter2_reg;
                present_window_84_reg_2955_pp0_iter4_reg <= present_window_84_reg_2955_pp0_iter3_reg;
                present_window_84_reg_2955_pp0_iter5_reg <= present_window_84_reg_2955_pp0_iter4_reg;
                present_window_84_reg_2955_pp0_iter6_reg <= present_window_84_reg_2955_pp0_iter5_reg;
                present_window_load_reg_2967_pp0_iter2_reg <= present_window_load_reg_2967;
                present_window_load_reg_2967_pp0_iter3_reg <= present_window_load_reg_2967_pp0_iter2_reg;
                present_window_load_reg_2967_pp0_iter4_reg <= present_window_load_reg_2967_pp0_iter3_reg;
                present_window_load_reg_2967_pp0_iter5_reg <= present_window_load_reg_2967_pp0_iter4_reg;
                present_window_load_reg_2967_pp0_iter6_reg <= present_window_load_reg_2967_pp0_iter5_reg;
                present_window_load_reg_2967_pp0_iter7_reg <= present_window_load_reg_2967_pp0_iter6_reg;
                tmp_100_reg_3112 <= dict_q1(159 downto 152);
                tmp_101_reg_3117 <= dict_q1(167 downto 160);
                tmp_102_reg_3122 <= dict_q1(175 downto 168);
                tmp_103_reg_3127 <= dict_q1(183 downto 176);
                tmp_104_reg_3132 <= dict_q1(191 downto 184);
                tmp_106_reg_3142 <= dict_q1(223 downto 216);
                tmp_107_reg_3147 <= dict_q1(231 downto 224);
                tmp_108_reg_3152 <= dict_q1(239 downto 232);
                tmp_109_reg_3157 <= dict_q1(247 downto 240);
                tmp_110_reg_3162 <= dict_q1(255 downto 248);
                tmp_111_reg_3167 <= dict_q1(263 downto 256);
                tmp_113_reg_3177 <= dict_q1(295 downto 288);
                tmp_114_reg_3182 <= dict_q1(303 downto 296);
                tmp_115_reg_3187 <= dict_q1(311 downto 304);
                tmp_116_reg_3192 <= dict_q1(319 downto 312);
                tmp_117_reg_3197 <= dict_q1(327 downto 320);
                tmp_118_reg_3202 <= dict_q1(335 downto 328);
                tmp_120_reg_3212 <= dict_q1(367 downto 360);
                tmp_121_reg_3217 <= dict_q1(375 downto 368);
                tmp_122_reg_3222 <= dict_q1(383 downto 376);
                tmp_123_reg_3227 <= dict_q1(391 downto 384);
                tmp_124_reg_3232 <= dict_q1(399 downto 392);
                tmp_125_reg_3237 <= dict_q1(407 downto 400);
                tmp_87_reg_3047 <= dict_q1(23 downto 16);
                tmp_88_reg_3052 <= dict_q1(31 downto 24);
                tmp_89_reg_3057 <= dict_q1(39 downto 32);
                tmp_90_reg_3062 <= dict_q1(47 downto 40);
                tmp_92_reg_3072 <= dict_q1(79 downto 72);
                tmp_93_reg_3077 <= dict_q1(87 downto 80);
                tmp_94_reg_3082 <= dict_q1(95 downto 88);
                tmp_95_reg_3087 <= dict_q1(103 downto 96);
                tmp_96_reg_3092 <= dict_q1(111 downto 104);
                tmp_97_reg_3097 <= dict_q1(119 downto 112);
                tmp_99_reg_3107 <= dict_q1(151 downto 144);
                tmp_s_reg_3042 <= dict_q1(15 downto 8);
                trunc_ln302_reg_3022 <= trunc_ln302_fu_653_p1;
                trunc_ln307_reg_3027 <= trunc_ln307_fu_657_p1;
                trunc_ln321_reg_3037 <= trunc_ln321_fu_671_p1;
                trunc_ln327_11_reg_3319 <= trunc_ln327_11_fu_1334_p1;
                trunc_ln327_12_reg_3360 <= trunc_ln327_12_fu_1454_p1;
                trunc_ln327_12_reg_3360_pp0_iter5_reg <= trunc_ln327_12_reg_3360;
                trunc_ln327_13_reg_3401 <= trunc_ln327_13_fu_1574_p1;
                trunc_ln327_13_reg_3401_pp0_iter5_reg <= trunc_ln327_13_reg_3401;
                trunc_ln327_14_reg_3442 <= trunc_ln327_14_fu_1694_p1;
                trunc_ln327_14_reg_3442_pp0_iter5_reg <= trunc_ln327_14_reg_3442;
                trunc_ln327_15_reg_3483 <= trunc_ln327_15_fu_1814_p1;
                trunc_ln327_15_reg_3483_pp0_iter5_reg <= trunc_ln327_15_reg_3483;
                trunc_ln327_reg_3273 <= trunc_ln327_fu_1204_p1;
                    zext_ln317_11_reg_3288(1 downto 0) <= zext_ln317_11_fu_1296_p1(1 downto 0);
                    zext_ln317_reg_3242(1 downto 0) <= zext_ln317_fu_1166_p1(1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                hash_reg_2995 <= hash_fu_599_p2;
                inValue_reg_2979 <= lclBufStream_dout;
                nextVal_strobe_reg_456_pp0_iter1_reg <= nextVal_strobe_reg_456;
                present_window_load_reg_2967 <= present_window_fu_310;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                present_window_81_reg_2919 <= present_window_77_fu_314;
                present_window_82_reg_2931 <= present_window_78_fu_318;
                present_window_83_reg_2943 <= present_window_79_fu_322;
                present_window_84_reg_2955 <= present_window_80_fu_326;
            end if;
        end if;
    end process;
    zext_ln317_reg_3242(2) <= '0';
    zext_ln317_11_reg_3288(2) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln276_fu_642_p2 <= std_logic_vector(unsigned(iIdx_1_fu_302) + unsigned(ap_const_lv32_FFFFFFFB));
    add_ln328_11_fu_2539_p2 <= std_logic_vector(unsigned(trunc_ln327_14_reg_3442_pp0_iter5_reg) + unsigned(ap_const_lv16_FFFF));
    add_ln328_12_fu_2659_p2 <= std_logic_vector(unsigned(trunc_ln327_15_reg_3483_pp0_iter5_reg) + unsigned(ap_const_lv16_FFFF));
    add_ln328_fu_2419_p2 <= std_logic_vector(unsigned(trunc_ln327_13_reg_3401_pp0_iter5_reg) + unsigned(ap_const_lv16_FFFF));
    and_ln328_47_fu_2106_p2 <= (xor_ln329_fu_2079_p2 and icmp_ln328_fu_2074_p2);
    and_ln328_48_fu_2112_p2 <= (icmp_ln327_fu_2069_p2 and and_ln328_47_fu_2106_p2);
    and_ln328_49_fu_2118_p2 <= (and_ln328_fu_2102_p2 and and_ln328_48_fu_2112_p2);
    and_ln328_50_fu_2202_p2 <= (icmp_ln327_39_reg_3324_pp0_iter5_reg and icmp_ln327_38_reg_3314_pp0_iter5_reg);
    and_ln328_51_fu_2206_p2 <= (xor_ln329_11_fu_2179_p2 and icmp_ln328_11_fu_2174_p2);
    and_ln328_52_fu_2212_p2 <= (icmp_ln327_37_fu_2169_p2 and and_ln328_51_fu_2206_p2);
    and_ln328_53_fu_2218_p2 <= (and_ln328_52_fu_2212_p2 and and_ln328_50_fu_2202_p2);
    and_ln328_54_fu_2335_p2 <= (icmp_ln327_42_reg_3365_pp0_iter5_reg and icmp_ln327_41_reg_3355_pp0_iter5_reg);
    and_ln328_55_fu_2339_p2 <= (xor_ln329_12_fu_2310_p2 and icmp_ln328_12_fu_2304_p2);
    and_ln328_56_fu_2345_p2 <= (icmp_ln327_40_fu_2293_p2 and and_ln328_55_fu_2339_p2);
    and_ln328_57_fu_2351_p2 <= (and_ln328_56_fu_2345_p2 and and_ln328_54_fu_2335_p2);
    and_ln328_58_fu_2455_p2 <= (icmp_ln327_45_reg_3406_pp0_iter5_reg and icmp_ln327_44_reg_3396_pp0_iter5_reg);
    and_ln328_59_fu_2459_p2 <= (xor_ln329_13_fu_2430_p2 and icmp_ln328_13_fu_2424_p2);
    and_ln328_60_fu_2465_p2 <= (icmp_ln327_43_fu_2413_p2 and and_ln328_59_fu_2459_p2);
    and_ln328_61_fu_2471_p2 <= (and_ln328_60_fu_2465_p2 and and_ln328_58_fu_2455_p2);
    and_ln328_62_fu_2575_p2 <= (icmp_ln327_48_reg_3447_pp0_iter5_reg and icmp_ln327_47_reg_3437_pp0_iter5_reg);
    and_ln328_63_fu_2579_p2 <= (xor_ln329_14_fu_2550_p2 and icmp_ln328_14_fu_2544_p2);
    and_ln328_64_fu_2585_p2 <= (icmp_ln327_46_fu_2533_p2 and and_ln328_63_fu_2579_p2);
    and_ln328_65_fu_2591_p2 <= (and_ln328_64_fu_2585_p2 and and_ln328_62_fu_2575_p2);
    and_ln328_66_fu_2695_p2 <= (icmp_ln327_51_reg_3488_pp0_iter5_reg and icmp_ln327_50_reg_3478_pp0_iter5_reg);
    and_ln328_67_fu_2699_p2 <= (xor_ln329_15_fu_2670_p2 and icmp_ln328_15_fu_2664_p2);
    and_ln328_68_fu_2705_p2 <= (icmp_ln327_49_fu_2653_p2 and and_ln328_67_fu_2699_p2);
    and_ln328_69_fu_2711_p2 <= (and_ln328_68_fu_2705_p2 and and_ln328_66_fu_2695_p2);
    and_ln328_fu_2102_p2 <= (icmp_ln327_36_reg_3278_pp0_iter5_reg and icmp_ln327_35_reg_3268_pp0_iter5_reg);
    and_ln330_11_fu_2224_p2 <= (icmp_ln330_24_fu_2184_p2 and and_ln328_53_fu_2218_p2);
    and_ln330_12_fu_2357_p2 <= (icmp_ln330_26_fu_2315_p2 and and_ln328_57_fu_2351_p2);
    and_ln330_13_fu_2477_p2 <= (icmp_ln330_28_fu_2435_p2 and and_ln328_61_fu_2471_p2);
    and_ln330_14_fu_2597_p2 <= (icmp_ln330_30_fu_2555_p2 and and_ln328_65_fu_2591_p2);
    and_ln330_15_fu_2717_p2 <= (icmp_ln330_32_fu_2675_p2 and and_ln328_69_fu_2711_p2);
    and_ln330_fu_2124_p2 <= (icmp_ln330_fu_2084_p2 and and_ln328_49_fu_2118_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter8, ap_block_state2_pp0_stage0_iter1, ap_block_state9_pp0_stage0_iter8)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state9_pp0_stage0_iter8)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter8, ap_block_state2_pp0_stage0_iter1, ap_block_state9_pp0_stage0_iter8)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state9_pp0_stage0_iter8)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter8, ap_block_state2_pp0_stage0_iter1, ap_block_state9_pp0_stage0_iter8)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state9_pp0_stage0_iter8)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(lclBufStream_empty_n, nextVal_strobe_reg_456, lclBufStream_full_n, downStream_2_empty_n)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((downStream_2_empty_n = ap_const_logic_0) and (nextVal_strobe_reg_456 = ap_const_lv1_1)) or ((lclBufStream_full_n = ap_const_logic_0) and (nextVal_strobe_reg_456 = ap_const_lv1_1)) or ((nextVal_strobe_reg_456 = ap_const_lv1_1) and (lclBufStream_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state9_pp0_stage0_iter8_assign_proc : process(compressedStream_full_n, nextVal_strobe_reg_456_pp0_iter7_reg)
    begin
                ap_block_state9_pp0_stage0_iter8 <= ((nextVal_strobe_reg_456_pp0_iter7_reg = ap_const_lv1_1) and (compressedStream_full_n = ap_const_logic_0));
    end process;


    ap_condition_2237_assign_proc : process(ap_enable_reg_pp0_iter1, nextVal_strobe_reg_456, ap_block_pp0_stage0)
    begin
                ap_condition_2237 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (nextVal_strobe_reg_456 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_2244_assign_proc : process(ap_enable_reg_pp0_iter1, nextVal_strobe_reg_456, ap_block_pp0_stage0_11001)
    begin
                ap_condition_2244 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (nextVal_strobe_reg_456 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_phi_mux_nextVal_strobe_phi_fu_459_p4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_phi_mux_nextVal_strobe_phi_fu_459_p4 = ap_const_lv1_0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, nextVal_strobe_reg_456, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (nextVal_strobe_reg_456 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter7_reg, ap_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_125_assign_proc : process(nextVal_strobe_reg_456_pp0_iter3_reg)
    begin
                ap_enable_operation_125 <= (nextVal_strobe_reg_456_pp0_iter3_reg = ap_const_lv1_1);
    end process;


    ap_enable_operation_73_assign_proc : process(nextVal_strobe_reg_456_pp0_iter1_reg)
    begin
                ap_enable_operation_73 <= (nextVal_strobe_reg_456_pp0_iter1_reg = ap_const_lv1_1);
    end process;


    ap_enable_operation_77_assign_proc : process(nextVal_strobe_reg_456_pp0_iter2_reg)
    begin
                ap_enable_operation_77 <= (nextVal_strobe_reg_456_pp0_iter2_reg = ap_const_lv1_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_enable_state3_pp0_iter2_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2)
    begin
                ap_enable_state3_pp0_iter2_stage0 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state4_pp0_iter3_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3)
    begin
                ap_enable_state4_pp0_iter3_stage0 <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state5_pp0_iter4_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4)
    begin
                ap_enable_state5_pp0_iter4_stage0 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_nextVal_strobe_phi_fu_459_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, nextVal_strobe_reg_456, downStream_2_dout, empty_54, ap_loop_init, ap_condition_2237)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
            if ((ap_const_boolean_1 = ap_condition_2237)) then 
                ap_phi_mux_nextVal_strobe_phi_fu_459_p4 <= downStream_2_dout(8 downto 8);
            elsif ((ap_loop_init = ap_const_logic_1)) then 
                ap_phi_mux_nextVal_strobe_phi_fu_459_p4 <= empty_54;
            else 
                ap_phi_mux_nextVal_strobe_phi_fu_459_p4 <= nextVal_strobe_reg_456;
            end if;
        else 
            ap_phi_mux_nextVal_strobe_phi_fu_459_p4 <= nextVal_strobe_reg_456;
        end if; 
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    compressedStream_blk_n_assign_proc : process(ap_enable_reg_pp0_iter8, compressedStream_full_n, nextVal_strobe_reg_456_pp0_iter7_reg, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (nextVal_strobe_reg_456_pp0_iter7_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            compressedStream_blk_n <= compressedStream_full_n;
        else 
            compressedStream_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    compressedStream_din <= tmp_127_fu_2842_p5;
    compressedStream_write <= compressedStream_write_local;

    compressedStream_write_local_assign_proc : process(ap_enable_reg_pp0_iter8, nextVal_strobe_reg_456_pp0_iter7_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (nextVal_strobe_reg_456_pp0_iter7_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            compressedStream_write_local <= ap_const_logic_1;
        else 
            compressedStream_write_local <= ap_const_logic_0;
        end if; 
    end process;

    currIdx_fu_648_p2 <= std_logic_vector(unsigned(add_ln276_fu_642_p2) + unsigned(empty));
    dictWriteValue_fu_1086_p9 <= (((((((trunc_ln302_reg_3022 & trunc_ln307_reg_3027) & inValue_reg_2979_pp0_iter3_reg) & present_window_84_reg_2955_pp0_iter3_reg) & present_window_83_reg_2943_pp0_iter3_reg) & present_window_82_reg_2931_pp0_iter3_reg) & present_window_81_reg_2919_pp0_iter3_reg) & present_window_load_reg_2967_pp0_iter3_reg);
    dict_address0 <= dict_addr_reg_3000_pp0_iter3_reg;
    dict_address1 <= zext_ln301_fu_635_p1(12 - 1 downto 0);
    dict_ce0 <= dict_ce0_local;

    dict_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            dict_ce0_local <= ap_const_logic_1;
        else 
            dict_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    dict_ce1 <= dict_ce1_local;

    dict_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            dict_ce1_local <= ap_const_logic_1;
        else 
            dict_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    dict_d0 <= dictWriteValue_fu_1086_p9;
    dict_we0 <= dict_we0_local;

    dict_we0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001, nextVal_strobe_reg_456_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (nextVal_strobe_reg_456_pp0_iter3_reg = ap_const_lv1_1))) then 
            dict_we0_local <= ap_const_logic_1;
        else 
            dict_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    done_59_fu_1120_p2 <= (icmp_ln321_fu_1116_p2 or done_fu_1110_p2);
    done_60_fu_1146_p2 <= (icmp_ln321_72_fu_1142_p2 or done_59_fu_1120_p2);
    done_61_fu_1174_p2 <= (icmp_ln321_73_fu_1170_p2 or done_60_fu_1146_p2);
    done_62_fu_1844_p2 <= (icmp_ln321_74_reg_3258 or done_61_reg_3247);
    done_63_fu_1240_p2 <= (len_166_fu_1232_p2 xor ap_const_lv1_1);
    done_64_fu_1250_p2 <= (icmp_ln321_77_fu_1246_p2 or done_63_fu_1240_p2);
    done_65_fu_1276_p2 <= (icmp_ln321_78_fu_1272_p2 or done_64_fu_1250_p2);
    done_66_fu_1304_p2 <= (icmp_ln321_79_fu_1300_p2 or done_65_fu_1276_p2);
    done_67_fu_1891_p2 <= (icmp_ln321_80_reg_3304 or done_66_reg_3293);
    done_68_fu_1370_p2 <= (len_178_fu_1362_p2 xor ap_const_lv1_1);
    done_69_fu_1380_p2 <= (icmp_ln321_83_fu_1376_p2 or done_68_fu_1370_p2);
    done_70_fu_1406_p2 <= (icmp_ln321_84_fu_1402_p2 or done_69_fu_1380_p2);
    done_71_fu_1430_p2 <= (icmp_ln321_85_fu_1426_p2 or done_70_fu_1406_p2);
    done_72_fu_1949_p2 <= (icmp_ln321_86_reg_3345 or done_71_reg_3339);
    done_73_fu_1490_p2 <= (len_190_fu_1482_p2 xor ap_const_lv1_1);
    done_74_fu_1500_p2 <= (icmp_ln321_89_fu_1496_p2 or done_73_fu_1490_p2);
    done_75_fu_1526_p2 <= (icmp_ln321_90_fu_1522_p2 or done_74_fu_1500_p2);
    done_76_fu_1550_p2 <= (icmp_ln321_91_fu_1546_p2 or done_75_fu_1526_p2);
    done_77_fu_1983_p2 <= (icmp_ln321_92_reg_3386 or done_76_reg_3380);
    done_78_fu_1610_p2 <= (len_202_fu_1602_p2 xor ap_const_lv1_1);
    done_79_fu_1620_p2 <= (icmp_ln321_95_fu_1616_p2 or done_78_fu_1610_p2);
    done_80_fu_1646_p2 <= (icmp_ln321_96_fu_1642_p2 or done_79_fu_1620_p2);
    done_81_fu_1670_p2 <= (icmp_ln321_97_fu_1666_p2 or done_80_fu_1646_p2);
    done_82_fu_2017_p2 <= (icmp_ln321_98_reg_3427 or done_81_reg_3421);
    done_83_fu_1730_p2 <= (len_214_fu_1722_p2 xor ap_const_lv1_1);
    done_84_fu_1740_p2 <= (icmp_ln321_101_fu_1736_p2 or done_83_fu_1730_p2);
    done_85_fu_1766_p2 <= (icmp_ln321_102_fu_1762_p2 or done_84_fu_1740_p2);
    done_86_fu_1790_p2 <= (icmp_ln321_103_fu_1786_p2 or done_85_fu_1766_p2);
    done_87_fu_2051_p2 <= (icmp_ln321_104_reg_3468 or done_86_reg_3462);
    done_fu_1110_p2 <= (len_fu_1102_p2 xor ap_const_lv1_1);

    downStream_2_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, nextVal_strobe_reg_456, downStream_2_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (nextVal_strobe_reg_456 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            downStream_2_blk_n <= downStream_2_empty_n;
        else 
            downStream_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    downStream_2_read <= downStream_2_read_local;

    downStream_2_read_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, nextVal_strobe_reg_456, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (nextVal_strobe_reg_456 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            downStream_2_read_local <= ap_const_logic_1;
        else 
            downStream_2_read_local <= ap_const_logic_0;
        end if; 
    end process;

    hash_fu_599_p2 <= (zext_ln294_6_fu_595_p1 xor shl_ln_fu_533_p3);
    iIdx_fu_1075_p2 <= std_logic_vector(unsigned(iIdx_1_fu_302) + unsigned(ap_const_lv32_1));
    icmp_ln321_101_fu_1736_p2 <= "0" when (tmp_121_reg_3217 = present_window_81_reg_2919_pp0_iter3_reg) else "1";
    icmp_ln321_102_fu_1762_p2 <= "0" when (tmp_122_reg_3222 = present_window_82_reg_2931_pp0_iter3_reg) else "1";
    icmp_ln321_103_fu_1786_p2 <= "0" when (tmp_123_reg_3227 = present_window_83_reg_2943_pp0_iter3_reg) else "1";
    icmp_ln321_104_fu_1796_p2 <= "0" when (tmp_124_reg_3232 = present_window_84_reg_2955_pp0_iter3_reg) else "1";
    icmp_ln321_105_fu_1800_p2 <= "0" when (tmp_125_reg_3237 = inValue_reg_2979_pp0_iter3_reg) else "1";
    icmp_ln321_72_fu_1142_p2 <= "0" when (tmp_87_reg_3047 = present_window_82_reg_2931_pp0_iter3_reg) else "1";
    icmp_ln321_73_fu_1170_p2 <= "0" when (tmp_88_reg_3052 = present_window_83_reg_2943_pp0_iter3_reg) else "1";
    icmp_ln321_74_fu_1186_p2 <= "0" when (tmp_89_reg_3057 = present_window_84_reg_2955_pp0_iter3_reg) else "1";
    icmp_ln321_75_fu_1190_p2 <= "0" when (tmp_90_reg_3062 = inValue_reg_2979_pp0_iter3_reg) else "1";
    icmp_ln321_77_fu_1246_p2 <= "0" when (tmp_93_reg_3077 = present_window_81_reg_2919_pp0_iter3_reg) else "1";
    icmp_ln321_78_fu_1272_p2 <= "0" when (tmp_94_reg_3082 = present_window_82_reg_2931_pp0_iter3_reg) else "1";
    icmp_ln321_79_fu_1300_p2 <= "0" when (tmp_95_reg_3087 = present_window_83_reg_2943_pp0_iter3_reg) else "1";
    icmp_ln321_80_fu_1316_p2 <= "0" when (tmp_96_reg_3092 = present_window_84_reg_2955_pp0_iter3_reg) else "1";
    icmp_ln321_81_fu_1320_p2 <= "0" when (tmp_97_reg_3097 = inValue_reg_2979_pp0_iter3_reg) else "1";
    icmp_ln321_83_fu_1376_p2 <= "0" when (tmp_100_reg_3112 = present_window_81_reg_2919_pp0_iter3_reg) else "1";
    icmp_ln321_84_fu_1402_p2 <= "0" when (tmp_101_reg_3117 = present_window_82_reg_2931_pp0_iter3_reg) else "1";
    icmp_ln321_85_fu_1426_p2 <= "0" when (tmp_102_reg_3122 = present_window_83_reg_2943_pp0_iter3_reg) else "1";
    icmp_ln321_86_fu_1436_p2 <= "0" when (tmp_103_reg_3127 = present_window_84_reg_2955_pp0_iter3_reg) else "1";
    icmp_ln321_87_fu_1440_p2 <= "0" when (tmp_104_reg_3132 = inValue_reg_2979_pp0_iter3_reg) else "1";
    icmp_ln321_89_fu_1496_p2 <= "0" when (tmp_107_reg_3147 = present_window_81_reg_2919_pp0_iter3_reg) else "1";
    icmp_ln321_90_fu_1522_p2 <= "0" when (tmp_108_reg_3152 = present_window_82_reg_2931_pp0_iter3_reg) else "1";
    icmp_ln321_91_fu_1546_p2 <= "0" when (tmp_109_reg_3157 = present_window_83_reg_2943_pp0_iter3_reg) else "1";
    icmp_ln321_92_fu_1556_p2 <= "0" when (tmp_110_reg_3162 = present_window_84_reg_2955_pp0_iter3_reg) else "1";
    icmp_ln321_93_fu_1560_p2 <= "0" when (tmp_111_reg_3167 = inValue_reg_2979_pp0_iter3_reg) else "1";
    icmp_ln321_95_fu_1616_p2 <= "0" when (tmp_114_reg_3182 = present_window_81_reg_2919_pp0_iter3_reg) else "1";
    icmp_ln321_96_fu_1642_p2 <= "0" when (tmp_115_reg_3187 = present_window_82_reg_2931_pp0_iter3_reg) else "1";
    icmp_ln321_97_fu_1666_p2 <= "0" when (tmp_116_reg_3192 = present_window_83_reg_2943_pp0_iter3_reg) else "1";
    icmp_ln321_98_fu_1676_p2 <= "0" when (tmp_117_reg_3197 = present_window_84_reg_2955_pp0_iter3_reg) else "1";
    icmp_ln321_99_fu_1680_p2 <= "0" when (tmp_118_reg_3202 = inValue_reg_2979_pp0_iter3_reg) else "1";
    icmp_ln321_fu_1116_p2 <= "0" when (tmp_s_reg_3042 = present_window_81_reg_2919_pp0_iter3_reg) else "1";
    icmp_ln327_35_fu_1194_p2 <= "1" when (unsigned(currIdx_reg_3006) > unsigned(zext_ln319_fu_1099_p1)) else "0";
    icmp_ln327_36_fu_1218_p2 <= "1" when (tmp_91_fu_1208_p4 = ap_const_lv17_0) else "0";
    icmp_ln327_37_fu_2169_p2 <= "1" when (unsigned(len_176_reg_3512) > unsigned(ap_const_lv3_2)) else "0";
    icmp_ln327_38_fu_1324_p2 <= "1" when (unsigned(currIdx_reg_3006) > unsigned(zext_ln319_11_fu_1229_p1)) else "0";
    icmp_ln327_39_fu_1348_p2 <= "1" when (tmp_98_fu_1338_p4 = ap_const_lv17_0) else "0";
    icmp_ln327_40_fu_2293_p2 <= "1" when (unsigned(len_188_fu_2286_p3) > unsigned(ap_const_lv3_2)) else "0";
    icmp_ln327_41_fu_1444_p2 <= "1" when (unsigned(currIdx_reg_3006) > unsigned(zext_ln319_12_fu_1359_p1)) else "0";
    icmp_ln327_42_fu_1468_p2 <= "1" when (tmp_105_fu_1458_p4 = ap_const_lv17_0) else "0";
    icmp_ln327_43_fu_2413_p2 <= "1" when (unsigned(len_200_fu_2406_p3) > unsigned(ap_const_lv3_2)) else "0";
    icmp_ln327_44_fu_1564_p2 <= "1" when (unsigned(currIdx_reg_3006) > unsigned(zext_ln319_13_fu_1479_p1)) else "0";
    icmp_ln327_45_fu_1588_p2 <= "1" when (tmp_112_fu_1578_p4 = ap_const_lv17_0) else "0";
    icmp_ln327_46_fu_2533_p2 <= "1" when (unsigned(len_212_fu_2526_p3) > unsigned(ap_const_lv3_2)) else "0";
    icmp_ln327_47_fu_1684_p2 <= "1" when (unsigned(currIdx_reg_3006) > unsigned(zext_ln319_14_fu_1599_p1)) else "0";
    icmp_ln327_48_fu_1708_p2 <= "1" when (tmp_119_fu_1698_p4 = ap_const_lv17_0) else "0";
    icmp_ln327_49_fu_2653_p2 <= "1" when (unsigned(len_224_fu_2646_p3) > unsigned(ap_const_lv3_2)) else "0";
    icmp_ln327_50_fu_1804_p2 <= "1" when (unsigned(currIdx_reg_3006) > unsigned(zext_ln319_15_fu_1719_p1)) else "0";
    icmp_ln327_51_fu_1828_p2 <= "1" when (tmp_126_fu_1818_p4 = ap_const_lv17_0) else "0";
    icmp_ln327_fu_2069_p2 <= "1" when (unsigned(len_164_reg_3498) > unsigned(ap_const_lv3_2)) else "0";
    icmp_ln328_11_fu_2174_p2 <= "0" when (match_offset_12_reg_3519 = ap_const_lv16_0) else "1";
    icmp_ln328_12_fu_2304_p2 <= "0" when (match_offset_14_fu_2299_p2 = ap_const_lv16_0) else "1";
    icmp_ln328_13_fu_2424_p2 <= "0" when (add_ln328_fu_2419_p2 = ap_const_lv16_0) else "1";
    icmp_ln328_14_fu_2544_p2 <= "0" when (add_ln328_11_fu_2539_p2 = ap_const_lv16_0) else "1";
    icmp_ln328_15_fu_2664_p2 <= "0" when (add_ln328_12_fu_2659_p2 = ap_const_lv16_0) else "1";
    icmp_ln328_fu_2074_p2 <= "0" when (match_offset_reg_3505 = ap_const_lv16_0) else "1";
    icmp_ln329_11_fu_1354_p2 <= "1" when (unsigned(zext_ln319_11_fu_1229_p1) < unsigned(empty)) else "0";
    icmp_ln329_12_fu_1474_p2 <= "1" when (unsigned(zext_ln319_12_fu_1359_p1) < unsigned(empty)) else "0";
    icmp_ln329_13_fu_1594_p2 <= "1" when (unsigned(zext_ln319_13_fu_1479_p1) < unsigned(empty)) else "0";
    icmp_ln329_14_fu_1714_p2 <= "1" when (unsigned(zext_ln319_14_fu_1599_p1) < unsigned(empty)) else "0";
    icmp_ln329_15_fu_1834_p2 <= "1" when (unsigned(zext_ln319_15_fu_1719_p1) < unsigned(empty)) else "0";
    icmp_ln329_fu_1224_p2 <= "1" when (unsigned(zext_ln319_fu_1099_p1) < unsigned(empty)) else "0";
    icmp_ln330_23_fu_2089_p2 <= "1" when (unsigned(match_offset_reg_3505) < unsigned(ap_const_lv16_1001)) else "0";
    icmp_ln330_24_fu_2184_p2 <= "1" when (len_176_reg_3512 = ap_const_lv3_3) else "0";
    icmp_ln330_25_fu_2189_p2 <= "1" when (unsigned(match_offset_12_reg_3519) < unsigned(ap_const_lv16_1001)) else "0";
    icmp_ln330_26_fu_2315_p2 <= "1" when (len_188_fu_2286_p3 = ap_const_lv3_3) else "0";
    icmp_ln330_27_fu_2321_p2 <= "1" when (unsigned(match_offset_14_fu_2299_p2) < unsigned(ap_const_lv16_1001)) else "0";
    icmp_ln330_28_fu_2435_p2 <= "1" when (len_200_fu_2406_p3 = ap_const_lv3_3) else "0";
    icmp_ln330_29_fu_2441_p2 <= "1" when (unsigned(add_ln328_fu_2419_p2) < unsigned(ap_const_lv16_1001)) else "0";
    icmp_ln330_30_fu_2555_p2 <= "1" when (len_212_fu_2526_p3 = ap_const_lv3_3) else "0";
    icmp_ln330_31_fu_2561_p2 <= "1" when (unsigned(add_ln328_11_fu_2539_p2) < unsigned(ap_const_lv16_1001)) else "0";
    icmp_ln330_32_fu_2675_p2 <= "1" when (len_224_fu_2646_p3 = ap_const_lv3_3) else "0";
    icmp_ln330_33_fu_2681_p2 <= "1" when (unsigned(add_ln328_12_fu_2659_p2) < unsigned(ap_const_lv16_1001)) else "0";
    icmp_ln330_fu_2084_p2 <= "1" when (len_164_reg_3498 = ap_const_lv3_3) else "0";
    icmp_ln336_11_fu_2263_p2 <= "1" when (unsigned(len_227_fu_2244_p9) > unsigned(len_226_fu_2144_p9)) else "0";
    icmp_ln336_12_fu_2769_p2 <= "1" when (unsigned(len_228_reg_3591) > unsigned(match_length_22_reg_3580)) else "0";
    icmp_ln336_13_fu_2786_p2 <= "1" when (unsigned(len_229_reg_3602) > unsigned(match_length_24_fu_2773_p3)) else "0";
    icmp_ln336_14_fu_2798_p2 <= "1" when (unsigned(len_230_reg_3613) > unsigned(match_length_26_fu_2791_p3)) else "0";
    icmp_ln336_15_fu_2819_p2 <= "1" when (unsigned(len_231_reg_3624_pp0_iter7_reg) > unsigned(match_length_28_fu_2808_p3)) else "0";
    icmp_ln336_fu_2163_p2 <= "0" when (len_226_fu_2144_p9 = ap_const_lv3_0) else "1";
    lclBufStream_din <= nextVal_data_fu_306;

    lclBufStream_i_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, lclBufStream_empty_n, nextVal_strobe_reg_456, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (nextVal_strobe_reg_456 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lclBufStream_i_blk_n <= lclBufStream_empty_n;
        else 
            lclBufStream_i_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    lclBufStream_o_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, nextVal_strobe_reg_456, lclBufStream_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (nextVal_strobe_reg_456 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lclBufStream_o_blk_n <= lclBufStream_full_n;
        else 
            lclBufStream_o_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    lclBufStream_read <= lclBufStream_read_local;

    lclBufStream_read_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, nextVal_strobe_reg_456, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (nextVal_strobe_reg_456 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lclBufStream_read_local <= ap_const_logic_1;
        else 
            lclBufStream_read_local <= ap_const_logic_0;
        end if; 
    end process;

    lclBufStream_write <= lclBufStream_write_local;

    lclBufStream_write_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, nextVal_strobe_reg_456, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (nextVal_strobe_reg_456 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lclBufStream_write_local <= ap_const_logic_1;
        else 
            lclBufStream_write_local <= ap_const_logic_0;
        end if; 
    end process;

    len_155_fu_1126_p3 <= 
        ap_const_lv2_2 when (len_fu_1102_p2(0) = '1') else 
        ap_const_lv2_1;
    len_156_fu_1134_p3 <= 
        zext_ln321_fu_1106_p1 when (done_59_fu_1120_p2(0) = '1') else 
        len_155_fu_1126_p3;
    len_157_fu_1152_p2 <= std_logic_vector(unsigned(len_156_fu_1134_p3) + unsigned(ap_const_lv2_1));
    len_158_fu_1158_p3 <= 
        len_156_fu_1134_p3 when (done_60_fu_1146_p2(0) = '1') else 
        len_157_fu_1152_p2;
    len_159_fu_1180_p2 <= std_logic_vector(unsigned(zext_ln317_fu_1166_p1) + unsigned(ap_const_lv3_1));
    len_160_fu_1839_p3 <= 
        zext_ln317_reg_3242 when (done_61_reg_3247(0) = '1') else 
        len_159_reg_3253;
    len_161_fu_1848_p2 <= std_logic_vector(unsigned(len_160_fu_1839_p3) + unsigned(ap_const_lv3_1));
    len_162_fu_1854_p3 <= 
        len_160_fu_1839_p3 when (done_62_fu_1844_p2(0) = '1') else 
        len_161_fu_1848_p2;
    len_163_fu_1867_p2 <= std_logic_vector(unsigned(len_162_fu_1854_p3) + unsigned(ap_const_lv3_1));
    len_164_fu_1873_p3 <= 
        len_162_fu_1854_p3 when (or_ln321_fu_1862_p2(0) = '1') else 
        len_163_fu_1867_p2;
    len_166_fu_1232_p2 <= "1" when (tmp_92_reg_3072 = present_window_load_reg_2967_pp0_iter3_reg) else "0";
    len_167_fu_1256_p3 <= 
        ap_const_lv2_2 when (len_166_fu_1232_p2(0) = '1') else 
        ap_const_lv2_1;
    len_168_fu_1264_p3 <= 
        zext_ln321_11_fu_1236_p1 when (done_64_fu_1250_p2(0) = '1') else 
        len_167_fu_1256_p3;
    len_169_fu_1282_p2 <= std_logic_vector(unsigned(len_168_fu_1264_p3) + unsigned(ap_const_lv2_1));
    len_170_fu_1288_p3 <= 
        len_168_fu_1264_p3 when (done_65_fu_1276_p2(0) = '1') else 
        len_169_fu_1282_p2;
    len_171_fu_1310_p2 <= std_logic_vector(unsigned(zext_ln317_11_fu_1296_p1) + unsigned(ap_const_lv3_1));
    len_172_fu_1886_p3 <= 
        zext_ln317_11_reg_3288 when (done_66_reg_3293(0) = '1') else 
        len_171_reg_3299;
    len_173_fu_1895_p2 <= std_logic_vector(unsigned(len_172_fu_1886_p3) + unsigned(ap_const_lv3_1));
    len_174_fu_1901_p3 <= 
        len_172_fu_1886_p3 when (done_67_fu_1891_p2(0) = '1') else 
        len_173_fu_1895_p2;
    len_175_fu_1914_p2 <= std_logic_vector(unsigned(len_174_fu_1901_p3) + unsigned(ap_const_lv3_1));
    len_176_fu_1920_p3 <= 
        len_174_fu_1901_p3 when (or_ln321_67_fu_1909_p2(0) = '1') else 
        len_175_fu_1914_p2;
    len_178_fu_1362_p2 <= "1" when (tmp_99_reg_3107 = present_window_load_reg_2967_pp0_iter3_reg) else "0";
    len_179_fu_1386_p3 <= 
        ap_const_lv2_2 when (len_178_fu_1362_p2(0) = '1') else 
        ap_const_lv2_1;
    len_180_fu_1394_p3 <= 
        zext_ln321_12_fu_1366_p1 when (done_69_fu_1380_p2(0) = '1') else 
        len_179_fu_1386_p3;
    len_181_fu_1412_p2 <= std_logic_vector(unsigned(len_180_fu_1394_p3) + unsigned(ap_const_lv2_1));
    len_182_fu_1418_p3 <= 
        len_180_fu_1394_p3 when (done_70_fu_1406_p2(0) = '1') else 
        len_181_fu_1412_p2;
    len_183_fu_1936_p2 <= std_logic_vector(unsigned(zext_ln317_12_fu_1933_p1) + unsigned(ap_const_lv3_1));
    len_184_fu_1942_p3 <= 
        zext_ln317_12_fu_1933_p1 when (done_71_reg_3339(0) = '1') else 
        len_183_fu_1936_p2;
    len_185_fu_1953_p2 <= std_logic_vector(unsigned(len_184_fu_1942_p3) + unsigned(ap_const_lv3_1));
    len_186_fu_1959_p3 <= 
        len_184_fu_1942_p3 when (done_72_fu_1949_p2(0) = '1') else 
        len_185_fu_1953_p2;
    len_187_fu_2281_p2 <= std_logic_vector(unsigned(len_186_reg_3531) + unsigned(ap_const_lv3_1));
    len_188_fu_2286_p3 <= 
        len_186_reg_3531 when (or_ln321_72_fu_2277_p2(0) = '1') else 
        len_187_fu_2281_p2;
    len_190_fu_1482_p2 <= "1" when (tmp_106_reg_3142 = present_window_load_reg_2967_pp0_iter3_reg) else "0";
    len_191_fu_1506_p3 <= 
        ap_const_lv2_2 when (len_190_fu_1482_p2(0) = '1') else 
        ap_const_lv2_1;
    len_192_fu_1514_p3 <= 
        zext_ln321_13_fu_1486_p1 when (done_74_fu_1500_p2(0) = '1') else 
        len_191_fu_1506_p3;
    len_193_fu_1532_p2 <= std_logic_vector(unsigned(len_192_fu_1514_p3) + unsigned(ap_const_lv2_1));
    len_194_fu_1538_p3 <= 
        len_192_fu_1514_p3 when (done_75_fu_1526_p2(0) = '1') else 
        len_193_fu_1532_p2;
    len_195_fu_1970_p2 <= std_logic_vector(unsigned(zext_ln317_13_fu_1967_p1) + unsigned(ap_const_lv3_1));
    len_196_fu_1976_p3 <= 
        zext_ln317_13_fu_1967_p1 when (done_76_reg_3380(0) = '1') else 
        len_195_fu_1970_p2;
    len_197_fu_1987_p2 <= std_logic_vector(unsigned(len_196_fu_1976_p3) + unsigned(ap_const_lv3_1));
    len_198_fu_1993_p3 <= 
        len_196_fu_1976_p3 when (done_77_fu_1983_p2(0) = '1') else 
        len_197_fu_1987_p2;
    len_199_fu_2401_p2 <= std_logic_vector(unsigned(len_198_reg_3542) + unsigned(ap_const_lv3_1));
    len_200_fu_2406_p3 <= 
        len_198_reg_3542 when (or_ln321_77_fu_2397_p2(0) = '1') else 
        len_199_fu_2401_p2;
    len_202_fu_1602_p2 <= "1" when (tmp_113_reg_3177 = present_window_load_reg_2967_pp0_iter3_reg) else "0";
    len_203_fu_1626_p3 <= 
        ap_const_lv2_2 when (len_202_fu_1602_p2(0) = '1') else 
        ap_const_lv2_1;
    len_204_fu_1634_p3 <= 
        zext_ln321_14_fu_1606_p1 when (done_79_fu_1620_p2(0) = '1') else 
        len_203_fu_1626_p3;
    len_205_fu_1652_p2 <= std_logic_vector(unsigned(len_204_fu_1634_p3) + unsigned(ap_const_lv2_1));
    len_206_fu_1658_p3 <= 
        len_204_fu_1634_p3 when (done_80_fu_1646_p2(0) = '1') else 
        len_205_fu_1652_p2;
    len_207_fu_2004_p2 <= std_logic_vector(unsigned(zext_ln317_14_fu_2001_p1) + unsigned(ap_const_lv3_1));
    len_208_fu_2010_p3 <= 
        zext_ln317_14_fu_2001_p1 when (done_81_reg_3421(0) = '1') else 
        len_207_fu_2004_p2;
    len_209_fu_2021_p2 <= std_logic_vector(unsigned(len_208_fu_2010_p3) + unsigned(ap_const_lv3_1));
    len_210_fu_2027_p3 <= 
        len_208_fu_2010_p3 when (done_82_fu_2017_p2(0) = '1') else 
        len_209_fu_2021_p2;
    len_211_fu_2521_p2 <= std_logic_vector(unsigned(len_210_reg_3553) + unsigned(ap_const_lv3_1));
    len_212_fu_2526_p3 <= 
        len_210_reg_3553 when (or_ln321_82_fu_2517_p2(0) = '1') else 
        len_211_fu_2521_p2;
    len_214_fu_1722_p2 <= "1" when (tmp_120_reg_3212 = present_window_load_reg_2967_pp0_iter3_reg) else "0";
    len_215_fu_1746_p3 <= 
        ap_const_lv2_2 when (len_214_fu_1722_p2(0) = '1') else 
        ap_const_lv2_1;
    len_216_fu_1754_p3 <= 
        zext_ln321_15_fu_1726_p1 when (done_84_fu_1740_p2(0) = '1') else 
        len_215_fu_1746_p3;
    len_217_fu_1772_p2 <= std_logic_vector(unsigned(len_216_fu_1754_p3) + unsigned(ap_const_lv2_1));
    len_218_fu_1778_p3 <= 
        len_216_fu_1754_p3 when (done_85_fu_1766_p2(0) = '1') else 
        len_217_fu_1772_p2;
    len_219_fu_2038_p2 <= std_logic_vector(unsigned(zext_ln317_15_fu_2035_p1) + unsigned(ap_const_lv3_1));
    len_220_fu_2044_p3 <= 
        zext_ln317_15_fu_2035_p1 when (done_86_reg_3462(0) = '1') else 
        len_219_fu_2038_p2;
    len_221_fu_2055_p2 <= std_logic_vector(unsigned(len_220_fu_2044_p3) + unsigned(ap_const_lv3_1));
    len_222_fu_2061_p3 <= 
        len_220_fu_2044_p3 when (done_87_fu_2051_p2(0) = '1') else 
        len_221_fu_2055_p2;
    len_223_fu_2641_p2 <= std_logic_vector(unsigned(len_222_reg_3564) + unsigned(ap_const_lv3_1));
    len_224_fu_2646_p3 <= 
        len_222_reg_3564 when (or_ln321_87_fu_2637_p2(0) = '1') else 
        len_223_fu_2641_p2;
    len_226_fu_2144_p2 <= 
        ap_const_lv3_3 when (icmp_ln330_23_fu_2089_p2(0) = '1') else 
        ap_const_lv3_0;
    len_226_fu_2144_p7 <= "XXX";
    len_226_fu_2144_p8 <= (and_ln330_fu_2124_p2 & xor_ln328_fu_2130_p2);
    len_227_fu_2244_p2 <= 
        ap_const_lv3_3 when (icmp_ln330_25_fu_2189_p2(0) = '1') else 
        ap_const_lv3_0;
    len_227_fu_2244_p7 <= "XXX";
    len_227_fu_2244_p8 <= (and_ln330_11_fu_2224_p2 & xor_ln328_11_fu_2230_p2);
    len_228_fu_2377_p2 <= 
        ap_const_lv3_3 when (icmp_ln330_27_fu_2321_p2(0) = '1') else 
        ap_const_lv3_0;
    len_228_fu_2377_p7 <= "XXX";
    len_228_fu_2377_p8 <= (and_ln330_12_fu_2357_p2 & xor_ln328_12_fu_2363_p2);
    len_229_fu_2497_p2 <= 
        ap_const_lv3_3 when (icmp_ln330_29_fu_2441_p2(0) = '1') else 
        ap_const_lv3_0;
    len_229_fu_2497_p7 <= "XXX";
    len_229_fu_2497_p8 <= (and_ln330_13_fu_2477_p2 & xor_ln328_13_fu_2483_p2);
    len_230_fu_2617_p2 <= 
        ap_const_lv3_3 when (icmp_ln330_31_fu_2561_p2(0) = '1') else 
        ap_const_lv3_0;
    len_230_fu_2617_p7 <= "XXX";
    len_230_fu_2617_p8 <= (and_ln330_14_fu_2597_p2 & xor_ln328_14_fu_2603_p2);
    len_231_fu_2737_p2 <= 
        ap_const_lv3_3 when (icmp_ln330_33_fu_2681_p2(0) = '1') else 
        ap_const_lv3_0;
    len_231_fu_2737_p7 <= "XXX";
    len_231_fu_2737_p8 <= (and_ln330_15_fu_2717_p2 & xor_ln328_15_fu_2723_p2);
    len_fu_1102_p2 <= "1" when (trunc_ln321_reg_3037 = present_window_load_reg_2967_pp0_iter3_reg) else "0";
    match_length_22_fu_2269_p3 <= 
        len_227_fu_2244_p9 when (icmp_ln336_11_fu_2263_p2(0) = '1') else 
        len_226_fu_2144_p9;
    match_length_24_fu_2773_p3 <= 
        len_228_reg_3591 when (icmp_ln336_12_fu_2769_p2(0) = '1') else 
        match_length_22_reg_3580;
    match_length_26_fu_2791_p3 <= 
        len_229_reg_3602 when (icmp_ln336_13_fu_2786_p2(0) = '1') else 
        match_length_24_fu_2773_p3;
    match_length_28_fu_2808_p3 <= 
        len_230_reg_3613_pp0_iter7_reg when (icmp_ln336_14_reg_3645(0) = '1') else 
        match_length_26_reg_3640;
    match_length_30_fu_2824_p3 <= 
        len_231_reg_3624_pp0_iter7_reg when (icmp_ln336_15_fu_2819_p2(0) = '1') else 
        match_length_28_fu_2808_p3;
    match_offset_11_fu_2757_p3 <= 
        match_offset_reg_3505_pp0_iter6_reg when (icmp_ln336_reg_3570(0) = '1') else 
        ap_const_lv16_0;
    match_offset_12_fu_1928_p2 <= std_logic_vector(unsigned(trunc_ln327_11_reg_3319) + unsigned(ap_const_lv16_FFFF));
    match_offset_13_fu_2763_p3 <= 
        match_offset_12_reg_3519_pp0_iter6_reg when (icmp_ln336_11_reg_3575(0) = '1') else 
        match_offset_11_fu_2757_p3;
    match_offset_14_fu_2299_p2 <= std_logic_vector(unsigned(trunc_ln327_12_reg_3360_pp0_iter5_reg) + unsigned(ap_const_lv16_FFFF));
    match_offset_15_fu_2779_p3 <= 
        match_offset_14_reg_3586 when (icmp_ln336_12_fu_2769_p2(0) = '1') else 
        match_offset_13_fu_2763_p3;
    match_offset_fu_1881_p2 <= std_logic_vector(unsigned(trunc_ln327_reg_3273) + unsigned(ap_const_lv16_FFFF));
    or_ln321_67_fu_1909_p2 <= (icmp_ln321_81_reg_3309 or done_67_fu_1891_p2);
    or_ln321_72_fu_2277_p2 <= (icmp_ln321_87_reg_3350_pp0_iter5_reg or done_72_reg_3526);
    or_ln321_77_fu_2397_p2 <= (icmp_ln321_93_reg_3391_pp0_iter5_reg or done_77_reg_3537);
    or_ln321_82_fu_2517_p2 <= (icmp_ln321_99_reg_3432_pp0_iter5_reg or done_82_reg_3548);
    or_ln321_87_fu_2637_p2 <= (icmp_ln321_105_reg_3473_pp0_iter5_reg or done_87_reg_3559);
    or_ln321_fu_1862_p2 <= (icmp_ln321_75_reg_3263 or done_62_fu_1844_p2);
    present_window_121_out <= present_window_fu_310;

    present_window_121_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, nextVal_strobe_reg_456_pp0_iter6_reg, ap_loop_exit_ready_pp0_iter7_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1) and (nextVal_strobe_reg_456_pp0_iter6_reg = ap_const_lv1_0))) then 
            present_window_121_out_ap_vld <= ap_const_logic_1;
        else 
            present_window_121_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    present_window_122_out <= present_window_81_reg_2919_pp0_iter6_reg;

    present_window_122_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, nextVal_strobe_reg_456_pp0_iter6_reg, ap_loop_exit_ready_pp0_iter7_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1) and (nextVal_strobe_reg_456_pp0_iter6_reg = ap_const_lv1_0))) then 
            present_window_122_out_ap_vld <= ap_const_logic_1;
        else 
            present_window_122_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    present_window_123_out <= present_window_82_reg_2931_pp0_iter6_reg;

    present_window_123_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, nextVal_strobe_reg_456_pp0_iter6_reg, ap_loop_exit_ready_pp0_iter7_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1) and (nextVal_strobe_reg_456_pp0_iter6_reg = ap_const_lv1_0))) then 
            present_window_123_out_ap_vld <= ap_const_logic_1;
        else 
            present_window_123_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    present_window_124_out <= present_window_83_reg_2943_pp0_iter6_reg;

    present_window_124_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, nextVal_strobe_reg_456_pp0_iter6_reg, ap_loop_exit_ready_pp0_iter7_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1) and (nextVal_strobe_reg_456_pp0_iter6_reg = ap_const_lv1_0))) then 
            present_window_124_out_ap_vld <= ap_const_logic_1;
        else 
            present_window_124_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    present_window_125_out <= present_window_84_reg_2955_pp0_iter6_reg;

    present_window_125_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, nextVal_strobe_reg_456_pp0_iter6_reg, ap_loop_exit_ready_pp0_iter7_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1) and (nextVal_strobe_reg_456_pp0_iter6_reg = ap_const_lv1_0))) then 
            present_window_125_out_ap_vld <= ap_const_logic_1;
        else 
            present_window_125_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    select_ln336_13_fu_2803_p3 <= 
        add_ln328_reg_3597_pp0_iter7_reg when (icmp_ln336_13_reg_3635(0) = '1') else 
        match_offset_15_reg_3630;
    select_ln336_14_fu_2813_p3 <= 
        add_ln328_11_reg_3608_pp0_iter7_reg when (icmp_ln336_14_reg_3645(0) = '1') else 
        select_ln336_13_fu_2803_p3;
    select_ln336_15_fu_2835_p3 <= 
        add_ln328_12_reg_3619_pp0_iter7_reg when (icmp_ln336_15_fu_2819_p2(0) = '1') else 
        select_ln336_14_fu_2813_p3;
    shl_ln293_1_fu_553_p3 <= (present_window_78_fu_318 & ap_const_lv2_0);
    shl_ln293_s_fu_545_p3 <= (present_window_77_fu_314 & ap_const_lv3_0);
    shl_ln6_fu_561_p3 <= (present_window_fu_310 & ap_const_lv1_0);
    shl_ln_fu_533_p3 <= (present_window_fu_310 & ap_const_lv4_0);
    sub_ln327_11_fu_1329_p2 <= std_logic_vector(unsigned(currIdx_reg_3006) - unsigned(zext_ln319_11_fu_1229_p1));
    sub_ln327_12_fu_1449_p2 <= std_logic_vector(unsigned(currIdx_reg_3006) - unsigned(zext_ln319_12_fu_1359_p1));
    sub_ln327_13_fu_1569_p2 <= std_logic_vector(unsigned(currIdx_reg_3006) - unsigned(zext_ln319_13_fu_1479_p1));
    sub_ln327_14_fu_1689_p2 <= std_logic_vector(unsigned(currIdx_reg_3006) - unsigned(zext_ln319_14_fu_1599_p1));
    sub_ln327_15_fu_1809_p2 <= std_logic_vector(unsigned(currIdx_reg_3006) - unsigned(zext_ln319_15_fu_1719_p1));
    sub_ln327_fu_1199_p2 <= std_logic_vector(unsigned(currIdx_reg_3006) - unsigned(zext_ln319_fu_1099_p1));
    tmp_105_fu_1458_p4 <= sub_ln327_12_fu_1449_p2(31 downto 15);
    tmp_112_fu_1578_p4 <= sub_ln327_13_fu_1569_p2(31 downto 15);
    tmp_119_fu_1698_p4 <= sub_ln327_14_fu_1689_p2(31 downto 15);
    tmp_126_fu_1818_p4 <= sub_ln327_15_fu_1809_p2(31 downto 15);
    tmp_127_fu_2842_p5 <= (((ap_const_lv1_1 & select_ln336_15_fu_2835_p3) & zext_ln336_fu_2831_p1) & present_window_load_reg_2967_pp0_iter7_reg);
    tmp_91_fu_1208_p4 <= sub_ln327_fu_1199_p2(31 downto 15);
    tmp_98_fu_1338_p4 <= sub_ln327_11_fu_1329_p2(31 downto 15);
    trunc_ln245_fu_521_p1 <= downStream_2_dout(8 - 1 downto 0);
    trunc_ln302_fu_653_p1 <= dict_q1(360 - 1 downto 0);
    trunc_ln307_fu_657_p1 <= currIdx_fu_648_p2(24 - 1 downto 0);
    trunc_ln321_fu_671_p1 <= dict_q1(8 - 1 downto 0);
    trunc_ln327_11_fu_1334_p1 <= sub_ln327_11_fu_1329_p2(16 - 1 downto 0);
    trunc_ln327_12_fu_1454_p1 <= sub_ln327_12_fu_1449_p2(16 - 1 downto 0);
    trunc_ln327_13_fu_1574_p1 <= sub_ln327_13_fu_1569_p2(16 - 1 downto 0);
    trunc_ln327_14_fu_1694_p1 <= sub_ln327_14_fu_1689_p2(16 - 1 downto 0);
    trunc_ln327_15_fu_1814_p1 <= sub_ln327_15_fu_1809_p2(16 - 1 downto 0);
    trunc_ln327_fu_1204_p1 <= sub_ln327_fu_1199_p2(16 - 1 downto 0);
    xor_ln294_7_fu_579_p2 <= (zext_ln294_fu_569_p1 xor xor_ln294_fu_573_p2);
    xor_ln294_8_fu_589_p2 <= (zext_ln294_5_fu_585_p1 xor shl_ln293_s_fu_545_p3);
    xor_ln294_fu_573_p2 <= (zext_ln293_fu_541_p1 xor shl_ln293_1_fu_553_p3);
    xor_ln328_11_fu_2230_p2 <= (ap_const_lv1_1 xor and_ln328_53_fu_2218_p2);
    xor_ln328_12_fu_2363_p2 <= (ap_const_lv1_1 xor and_ln328_57_fu_2351_p2);
    xor_ln328_13_fu_2483_p2 <= (ap_const_lv1_1 xor and_ln328_61_fu_2471_p2);
    xor_ln328_14_fu_2603_p2 <= (ap_const_lv1_1 xor and_ln328_65_fu_2591_p2);
    xor_ln328_15_fu_2723_p2 <= (ap_const_lv1_1 xor and_ln328_69_fu_2711_p2);
    xor_ln328_fu_2130_p2 <= (ap_const_lv1_1 xor and_ln328_49_fu_2118_p2);
    xor_ln329_11_fu_2179_p2 <= (icmp_ln329_11_reg_3329_pp0_iter5_reg xor ap_const_lv1_1);
    xor_ln329_12_fu_2310_p2 <= (icmp_ln329_12_reg_3370_pp0_iter5_reg xor ap_const_lv1_1);
    xor_ln329_13_fu_2430_p2 <= (icmp_ln329_13_reg_3411_pp0_iter5_reg xor ap_const_lv1_1);
    xor_ln329_14_fu_2550_p2 <= (icmp_ln329_14_reg_3452_pp0_iter5_reg xor ap_const_lv1_1);
    xor_ln329_15_fu_2670_p2 <= (icmp_ln329_15_reg_3493_pp0_iter5_reg xor ap_const_lv1_1);
    xor_ln329_fu_2079_p2 <= (icmp_ln329_reg_3283_pp0_iter5_reg xor ap_const_lv1_1);
    zext_ln293_fu_541_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(present_window_77_fu_314),10));
    zext_ln294_5_fu_585_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln294_7_fu_579_p2),11));
    zext_ln294_6_fu_595_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln294_8_fu_589_p2),12));
    zext_ln294_fu_569_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln6_fu_561_p3),10));
    zext_ln301_fu_635_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(hash_reg_2995),64));
    zext_ln317_11_fu_1296_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_170_fu_1288_p3),3));
    zext_ln317_12_fu_1933_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_182_reg_3334),3));
    zext_ln317_13_fu_1967_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_194_reg_3375),3));
    zext_ln317_14_fu_2001_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_206_reg_3416),3));
    zext_ln317_15_fu_2035_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_218_reg_3457),3));
    zext_ln317_fu_1166_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_158_fu_1158_p3),3));
    zext_ln319_11_fu_1229_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(compareIdx_11_reg_3067),32));
    zext_ln319_12_fu_1359_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(compareIdx_12_reg_3102),32));
    zext_ln319_13_fu_1479_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(compareIdx_13_reg_3137),32));
    zext_ln319_14_fu_1599_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(compareIdx_14_reg_3172),32));
    zext_ln319_15_fu_1719_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(compareIdx_15_reg_3207),32));
    zext_ln319_fu_1099_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(compareIdx_reg_3032),32));
    zext_ln321_11_fu_1236_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_166_fu_1232_p2),2));
    zext_ln321_12_fu_1366_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_178_fu_1362_p2),2));
    zext_ln321_13_fu_1486_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_190_fu_1482_p2),2));
    zext_ln321_14_fu_1606_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_202_fu_1602_p2),2));
    zext_ln321_15_fu_1726_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_214_fu_1722_p2),2));
    zext_ln321_fu_1106_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_fu_1102_p2),2));
    zext_ln336_fu_2831_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(match_length_30_fu_2824_p3),8));
end behav;
