# verilog-c
ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification. If you are using the benchmarks, please condiser the following paper for the translation details from Verilog RTL to C programs.

@inproceedings{mtk2016,
  AUTHOR    = { Mukherjee, Rajdeep
                and Tautschnig, Michael
                and Kroening, Daniel },
  TITLE     = { v2c -- A {Verilog} to {C} Translator Tool },
  BOOKTITLE = { Tools and Algorithms for the Construction and Analysis of Systems (TACAS) },
  YEAR      = { 2016 },
  PUBLISHER = { Springer },
  PAGES     = { 580--586 },
  ISBN      = { 978-3-662-49673-2 },
  SERIES    = { LNCS },
  VOLUME    = { 9636 },
}
