<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** UnMapped Logic **********
</td></tr><tr><td>
** Outputs **
</td></tr><tr><td>
FDCPE_MISO0: FDCPE port map (MISO(0),MISO_D(0),SCLK,'0','0',MISO_CE(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MISO_D(0) <= ((count(0) AND NOT count(10) AND NOT count(11) AND NOT count(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT count(13) AND NOT count(14) AND NOT count(15) AND NOT count(1) AND NOT count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT count(3) AND NOT count(4) AND NOT count(5) AND NOT count(6) AND NOT count(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT count(8) AND NOT count(9) AND NOT count(16) AND start AND NOT MOSI(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MOSI(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0009_xor0000/Mcompar_switch_cmp_eq0001_or0009_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0009_xor0001/Mcompar_switch_cmp_eq0001_or0009_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0010_xor0000/Mcompar_switch_cmp_eq0001_or0010_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0010_xor0001/Mcompar_switch_cmp_eq0001_or0010_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0011_xor0000/Mcompar_switch_cmp_eq0001_or0011_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0011_xor0001/Mcompar_switch_cmp_eq0001_or0011_xor0001_D AND $OpTx$FX_DC$75 AND $OpTx$FX_DC$76 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0013_xor0000/Mcompar_switch_cmp_eq0001_or0013_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0013_xor0001/Mcompar_switch_cmp_eq0001_or0013_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0015_xor0000/Mcompar_switch_cmp_eq0001_or0015_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0015_xor0001/Mcompar_switch_cmp_eq0001_or0015_xor0001_D AND $OpTx$FX_DC$59 AND $OpTx$FX_DC$60 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0005_xor0000/Mcompar_switch_cmp_eq0001_or0005_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0005_xor0001/Mcompar_switch_cmp_eq0001_or0005_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0006_xor0000/Mcompar_switch_cmp_eq0001_or0006_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0007_xor0000/Mcompar_switch_cmp_eq0001_or0007_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0007_xor0001/Mcompar_switch_cmp_eq0001_or0007_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0014_xor0001/Mcompar_switch_cmp_eq0001_or0014_xor0001_D AND $OpTx$FX_DC$79 AND $OpTx$FX_DC$80 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0001_xor0000/Mcompar_switch_cmp_eq0001_or0001_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0001_xor0001/Mcompar_switch_cmp_eq0001_or0001_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0002_xor0000/Mcompar_switch_cmp_eq0001_or0002_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0002_xor0001/Mcompar_switch_cmp_eq0001_or0002_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0003_xor0001/Mcompar_switch_cmp_eq0001_or0003_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0006_xor0001/Mcompar_switch_cmp_eq0001_or0006_xor0001_D AND $OpTx$FX_DC$77 AND $OpTx$FX_DC$78)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND NOT count(10) AND NOT count(11) AND NOT count(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT count(13) AND NOT count(14) AND NOT count(15) AND NOT count(1) AND NOT count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT count(3) AND NOT count(4) AND NOT count(5) AND NOT count(6) AND NOT count(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT count(8) AND NOT count(9) AND NOT count(16) AND start AND NOT mask(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pattern(28) AND NOT MOSI(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0009_xor0000/Mcompar_switch_cmp_eq0001_or0009_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0009_xor0001/Mcompar_switch_cmp_eq0001_or0009_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0010_xor0000/Mcompar_switch_cmp_eq0001_or0010_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0010_xor0001/Mcompar_switch_cmp_eq0001_or0010_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0011_xor0000/Mcompar_switch_cmp_eq0001_or0011_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0011_xor0001/Mcompar_switch_cmp_eq0001_or0011_xor0001_D AND $OpTx$FX_DC$75 AND $OpTx$FX_DC$76 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0013_xor0000/Mcompar_switch_cmp_eq0001_or0013_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0013_xor0001/Mcompar_switch_cmp_eq0001_or0013_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0015_xor0000/Mcompar_switch_cmp_eq0001_or0015_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0015_xor0001/Mcompar_switch_cmp_eq0001_or0015_xor0001_D AND $OpTx$FX_DC$59 AND $OpTx$FX_DC$60 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0005_xor0000/Mcompar_switch_cmp_eq0001_or0005_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0005_xor0001/Mcompar_switch_cmp_eq0001_or0005_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0006_xor0000/Mcompar_switch_cmp_eq0001_or0006_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0007_xor0000/Mcompar_switch_cmp_eq0001_or0007_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0007_xor0001/Mcompar_switch_cmp_eq0001_or0007_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0014_xor0001/Mcompar_switch_cmp_eq0001_or0014_xor0001_D AND $OpTx$FX_DC$79 AND $OpTx$FX_DC$80 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0001_xor0000/Mcompar_switch_cmp_eq0001_or0001_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0001_xor0001/Mcompar_switch_cmp_eq0001_or0001_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0002_xor0000/Mcompar_switch_cmp_eq0001_or0002_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0002_xor0001/Mcompar_switch_cmp_eq0001_or0002_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0003_xor0001/Mcompar_switch_cmp_eq0001_or0003_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0006_xor0001/Mcompar_switch_cmp_eq0001_or0006_xor0001_D AND $OpTx$FX_DC$77 AND $OpTx$FX_DC$78)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND NOT count(10) AND NOT count(11) AND NOT count(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT count(13) AND NOT count(14) AND NOT count(15) AND NOT count(1) AND NOT count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT count(3) AND NOT count(4) AND NOT count(5) AND NOT count(6) AND NOT count(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT count(8) AND NOT count(9) AND NOT count(16) AND start AND NOT mask(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pattern(6) AND NOT MOSI(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0009_xor0000/Mcompar_switch_cmp_eq0001_or0009_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0009_xor0001/Mcompar_switch_cmp_eq0001_or0009_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0010_xor0000/Mcompar_switch_cmp_eq0001_or0010_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0010_xor0001/Mcompar_switch_cmp_eq0001_or0010_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0011_xor0000/Mcompar_switch_cmp_eq0001_or0011_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0011_xor0001/Mcompar_switch_cmp_eq0001_or0011_xor0001_D AND $OpTx$FX_DC$75 AND $OpTx$FX_DC$76 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0013_xor0000/Mcompar_switch_cmp_eq0001_or0013_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0013_xor0001/Mcompar_switch_cmp_eq0001_or0013_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0015_xor0000/Mcompar_switch_cmp_eq0001_or0015_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0015_xor0001/Mcompar_switch_cmp_eq0001_or0015_xor0001_D AND $OpTx$FX_DC$59 AND $OpTx$FX_DC$60 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0005_xor0000/Mcompar_switch_cmp_eq0001_or0005_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0005_xor0001/Mcompar_switch_cmp_eq0001_or0005_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0006_xor0000/Mcompar_switch_cmp_eq0001_or0006_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0007_xor0000/Mcompar_switch_cmp_eq0001_or0007_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0007_xor0001/Mcompar_switch_cmp_eq0001_or0007_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0014_xor0001/Mcompar_switch_cmp_eq0001_or0014_xor0001_D AND $OpTx$FX_DC$79 AND $OpTx$FX_DC$80 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0001_xor0000/Mcompar_switch_cmp_eq0001_or0001_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0001_xor0001/Mcompar_switch_cmp_eq0001_or0001_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0002_xor0000/Mcompar_switch_cmp_eq0001_or0002_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0002_xor0001/Mcompar_switch_cmp_eq0001_or0002_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0003_xor0001/Mcompar_switch_cmp_eq0001_or0003_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0006_xor0001/Mcompar_switch_cmp_eq0001_or0006_xor0001_D AND $OpTx$FX_DC$77 AND $OpTx$FX_DC$78)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND NOT count(10) AND NOT count(11) AND NOT count(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT count(13) AND NOT count(14) AND NOT count(15) AND NOT count(1) AND NOT count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT count(3) AND NOT count(4) AND NOT count(5) AND NOT count(6) AND NOT count(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT count(8) AND NOT count(9) AND NOT count(16) AND start AND mask(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	pattern(28) AND MOSI(28) AND NOT MOSI(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0009_xor0000/Mcompar_switch_cmp_eq0001_or0009_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0009_xor0001/Mcompar_switch_cmp_eq0001_or0009_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0010_xor0000/Mcompar_switch_cmp_eq0001_or0010_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0010_xor0001/Mcompar_switch_cmp_eq0001_or0010_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0011_xor0000/Mcompar_switch_cmp_eq0001_or0011_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0011_xor0001/Mcompar_switch_cmp_eq0001_or0011_xor0001_D AND $OpTx$FX_DC$75 AND $OpTx$FX_DC$76 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0013_xor0000/Mcompar_switch_cmp_eq0001_or0013_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0013_xor0001/Mcompar_switch_cmp_eq0001_or0013_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0015_xor0000/Mcompar_switch_cmp_eq0001_or0015_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0015_xor0001/Mcompar_switch_cmp_eq0001_or0015_xor0001_D AND $OpTx$FX_DC$59 AND $OpTx$FX_DC$60 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0005_xor0000/Mcompar_switch_cmp_eq0001_or0005_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0005_xor0001/Mcompar_switch_cmp_eq0001_or0005_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0006_xor0000/Mcompar_switch_cmp_eq0001_or0006_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0007_xor0000/Mcompar_switch_cmp_eq0001_or0007_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0007_xor0001/Mcompar_switch_cmp_eq0001_or0007_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0014_xor0001/Mcompar_switch_cmp_eq0001_or0014_xor0001_D AND $OpTx$FX_DC$79 AND $OpTx$FX_DC$80 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0001_xor0000/Mcompar_switch_cmp_eq0001_or0001_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0001_xor0001/Mcompar_switch_cmp_eq0001_or0001_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0002_xor0000/Mcompar_switch_cmp_eq0001_or0002_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0002_xor0001/Mcompar_switch_cmp_eq0001_or0002_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0003_xor0001/Mcompar_switch_cmp_eq0001_or0003_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0006_xor0001/Mcompar_switch_cmp_eq0001_or0006_xor0001_D AND $OpTx$FX_DC$77 AND $OpTx$FX_DC$78)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND NOT count(10) AND NOT count(11) AND NOT count(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT count(13) AND NOT count(14) AND NOT count(15) AND NOT count(1) AND NOT count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT count(3) AND NOT count(4) AND NOT count(5) AND NOT count(6) AND NOT count(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT count(8) AND NOT count(9) AND NOT count(16) AND start AND mask(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	pattern(6) AND NOT MOSI(28) AND MOSI(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0009_xor0000/Mcompar_switch_cmp_eq0001_or0009_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0009_xor0001/Mcompar_switch_cmp_eq0001_or0009_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0010_xor0000/Mcompar_switch_cmp_eq0001_or0010_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0010_xor0001/Mcompar_switch_cmp_eq0001_or0010_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0011_xor0000/Mcompar_switch_cmp_eq0001_or0011_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0011_xor0001/Mcompar_switch_cmp_eq0001_or0011_xor0001_D AND $OpTx$FX_DC$75 AND $OpTx$FX_DC$76 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0013_xor0000/Mcompar_switch_cmp_eq0001_or0013_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0013_xor0001/Mcompar_switch_cmp_eq0001_or0013_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0015_xor0000/Mcompar_switch_cmp_eq0001_or0015_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0015_xor0001/Mcompar_switch_cmp_eq0001_or0015_xor0001_D AND $OpTx$FX_DC$59 AND $OpTx$FX_DC$60 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0005_xor0000/Mcompar_switch_cmp_eq0001_or0005_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0005_xor0001/Mcompar_switch_cmp_eq0001_or0005_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0006_xor0000/Mcompar_switch_cmp_eq0001_or0006_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0007_xor0000/Mcompar_switch_cmp_eq0001_or0007_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0007_xor0001/Mcompar_switch_cmp_eq0001_or0007_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0014_xor0001/Mcompar_switch_cmp_eq0001_or0014_xor0001_D AND $OpTx$FX_DC$79 AND $OpTx$FX_DC$80 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0001_xor0000/Mcompar_switch_cmp_eq0001_or0001_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0001_xor0001/Mcompar_switch_cmp_eq0001_or0001_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0002_xor0000/Mcompar_switch_cmp_eq0001_or0002_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0002_xor0001/Mcompar_switch_cmp_eq0001_or0002_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0003_xor0001/Mcompar_switch_cmp_eq0001_or0003_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0006_xor0001/Mcompar_switch_cmp_eq0001_or0006_xor0001_D AND $OpTx$FX_DC$77 AND $OpTx$FX_DC$78)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND NOT count(10) AND NOT count(11) AND NOT count(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT count(13) AND NOT count(14) AND NOT count(15) AND NOT count(1) AND NOT count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT count(3) AND NOT count(4) AND NOT count(5) AND NOT count(6) AND NOT count(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT count(8) AND NOT count(9) AND NOT count(16) AND start AND NOT mask(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mask(6) AND NOT pattern(28) AND NOT pattern(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0009_xor0000/Mcompar_switch_cmp_eq0001_or0009_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0009_xor0001/Mcompar_switch_cmp_eq0001_or0009_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0010_xor0000/Mcompar_switch_cmp_eq0001_or0010_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0010_xor0001/Mcompar_switch_cmp_eq0001_or0010_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0011_xor0000/Mcompar_switch_cmp_eq0001_or0011_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0011_xor0001/Mcompar_switch_cmp_eq0001_or0011_xor0001_D AND $OpTx$FX_DC$75 AND $OpTx$FX_DC$76 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0013_xor0000/Mcompar_switch_cmp_eq0001_or0013_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0013_xor0001/Mcompar_switch_cmp_eq0001_or0013_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0015_xor0000/Mcompar_switch_cmp_eq0001_or0015_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0015_xor0001/Mcompar_switch_cmp_eq0001_or0015_xor0001_D AND $OpTx$FX_DC$59 AND $OpTx$FX_DC$60 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0005_xor0000/Mcompar_switch_cmp_eq0001_or0005_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0005_xor0001/Mcompar_switch_cmp_eq0001_or0005_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0006_xor0000/Mcompar_switch_cmp_eq0001_or0006_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0007_xor0000/Mcompar_switch_cmp_eq0001_or0007_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0007_xor0001/Mcompar_switch_cmp_eq0001_or0007_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0014_xor0001/Mcompar_switch_cmp_eq0001_or0014_xor0001_D AND $OpTx$FX_DC$79 AND $OpTx$FX_DC$80 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0001_xor0000/Mcompar_switch_cmp_eq0001_or0001_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0001_xor0001/Mcompar_switch_cmp_eq0001_or0001_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0002_xor0000/Mcompar_switch_cmp_eq0001_or0002_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0002_xor0001/Mcompar_switch_cmp_eq0001_or0002_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0003_xor0001/Mcompar_switch_cmp_eq0001_or0003_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0006_xor0001/Mcompar_switch_cmp_eq0001_or0006_xor0001_D AND $OpTx$FX_DC$77 AND $OpTx$FX_DC$78)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND NOT count(10) AND NOT count(11) AND NOT count(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT count(13) AND NOT count(14) AND NOT count(15) AND NOT count(1) AND NOT count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT count(3) AND NOT count(4) AND NOT count(5) AND NOT count(6) AND NOT count(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT count(8) AND NOT count(9) AND NOT count(16) AND start AND NOT mask(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mask(6) AND NOT pattern(28) AND pattern(6) AND MOSI(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0009_xor0000/Mcompar_switch_cmp_eq0001_or0009_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0009_xor0001/Mcompar_switch_cmp_eq0001_or0009_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0010_xor0000/Mcompar_switch_cmp_eq0001_or0010_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0010_xor0001/Mcompar_switch_cmp_eq0001_or0010_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0011_xor0000/Mcompar_switch_cmp_eq0001_or0011_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0011_xor0001/Mcompar_switch_cmp_eq0001_or0011_xor0001_D AND $OpTx$FX_DC$75 AND $OpTx$FX_DC$76 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0013_xor0000/Mcompar_switch_cmp_eq0001_or0013_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0013_xor0001/Mcompar_switch_cmp_eq0001_or0013_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0015_xor0000/Mcompar_switch_cmp_eq0001_or0015_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0015_xor0001/Mcompar_switch_cmp_eq0001_or0015_xor0001_D AND $OpTx$FX_DC$59 AND $OpTx$FX_DC$60 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0005_xor0000/Mcompar_switch_cmp_eq0001_or0005_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0005_xor0001/Mcompar_switch_cmp_eq0001_or0005_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0006_xor0000/Mcompar_switch_cmp_eq0001_or0006_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0007_xor0000/Mcompar_switch_cmp_eq0001_or0007_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0007_xor0001/Mcompar_switch_cmp_eq0001_or0007_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0014_xor0001/Mcompar_switch_cmp_eq0001_or0014_xor0001_D AND $OpTx$FX_DC$79 AND $OpTx$FX_DC$80 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0001_xor0000/Mcompar_switch_cmp_eq0001_or0001_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0001_xor0001/Mcompar_switch_cmp_eq0001_or0001_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0002_xor0000/Mcompar_switch_cmp_eq0001_or0002_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0002_xor0001/Mcompar_switch_cmp_eq0001_or0002_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0003_xor0001/Mcompar_switch_cmp_eq0001_or0003_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0006_xor0001/Mcompar_switch_cmp_eq0001_or0006_xor0001_D AND $OpTx$FX_DC$77 AND $OpTx$FX_DC$78)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND NOT count(10) AND NOT count(11) AND NOT count(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT count(13) AND NOT count(14) AND NOT count(15) AND NOT count(1) AND NOT count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT count(3) AND NOT count(4) AND NOT count(5) AND NOT count(6) AND NOT count(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT count(8) AND NOT count(9) AND NOT count(16) AND start AND mask(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mask(6) AND pattern(28) AND NOT pattern(6) AND MOSI(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0009_xor0000/Mcompar_switch_cmp_eq0001_or0009_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0009_xor0001/Mcompar_switch_cmp_eq0001_or0009_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0010_xor0000/Mcompar_switch_cmp_eq0001_or0010_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0010_xor0001/Mcompar_switch_cmp_eq0001_or0010_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0011_xor0000/Mcompar_switch_cmp_eq0001_or0011_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0011_xor0001/Mcompar_switch_cmp_eq0001_or0011_xor0001_D AND $OpTx$FX_DC$75 AND $OpTx$FX_DC$76 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0013_xor0000/Mcompar_switch_cmp_eq0001_or0013_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0013_xor0001/Mcompar_switch_cmp_eq0001_or0013_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0015_xor0000/Mcompar_switch_cmp_eq0001_or0015_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0015_xor0001/Mcompar_switch_cmp_eq0001_or0015_xor0001_D AND $OpTx$FX_DC$59 AND $OpTx$FX_DC$60 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0005_xor0000/Mcompar_switch_cmp_eq0001_or0005_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0005_xor0001/Mcompar_switch_cmp_eq0001_or0005_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0006_xor0000/Mcompar_switch_cmp_eq0001_or0006_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0007_xor0000/Mcompar_switch_cmp_eq0001_or0007_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0007_xor0001/Mcompar_switch_cmp_eq0001_or0007_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0014_xor0001/Mcompar_switch_cmp_eq0001_or0014_xor0001_D AND $OpTx$FX_DC$79 AND $OpTx$FX_DC$80 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0001_xor0000/Mcompar_switch_cmp_eq0001_or0001_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0001_xor0001/Mcompar_switch_cmp_eq0001_or0001_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0002_xor0000/Mcompar_switch_cmp_eq0001_or0002_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0002_xor0001/Mcompar_switch_cmp_eq0001_or0002_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0003_xor0001/Mcompar_switch_cmp_eq0001_or0003_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0006_xor0001/Mcompar_switch_cmp_eq0001_or0006_xor0001_D AND $OpTx$FX_DC$77 AND $OpTx$FX_DC$78)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND NOT count(10) AND NOT count(11) AND NOT count(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT count(13) AND NOT count(14) AND NOT count(15) AND NOT count(1) AND NOT count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT count(3) AND NOT count(4) AND NOT count(5) AND NOT count(6) AND NOT count(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT count(8) AND NOT count(9) AND NOT count(16) AND start AND mask(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mask(6) AND pattern(28) AND pattern(6) AND MOSI(28) AND MOSI(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0009_xor0000/Mcompar_switch_cmp_eq0001_or0009_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0009_xor0001/Mcompar_switch_cmp_eq0001_or0009_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0010_xor0000/Mcompar_switch_cmp_eq0001_or0010_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0010_xor0001/Mcompar_switch_cmp_eq0001_or0010_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0011_xor0000/Mcompar_switch_cmp_eq0001_or0011_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0011_xor0001/Mcompar_switch_cmp_eq0001_or0011_xor0001_D AND $OpTx$FX_DC$75 AND $OpTx$FX_DC$76 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0013_xor0000/Mcompar_switch_cmp_eq0001_or0013_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0013_xor0001/Mcompar_switch_cmp_eq0001_or0013_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0015_xor0000/Mcompar_switch_cmp_eq0001_or0015_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0015_xor0001/Mcompar_switch_cmp_eq0001_or0015_xor0001_D AND $OpTx$FX_DC$59 AND $OpTx$FX_DC$60 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0005_xor0000/Mcompar_switch_cmp_eq0001_or0005_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0005_xor0001/Mcompar_switch_cmp_eq0001_or0005_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0006_xor0000/Mcompar_switch_cmp_eq0001_or0006_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0007_xor0000/Mcompar_switch_cmp_eq0001_or0007_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0007_xor0001/Mcompar_switch_cmp_eq0001_or0007_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0014_xor0001/Mcompar_switch_cmp_eq0001_or0014_xor0001_D AND $OpTx$FX_DC$79 AND $OpTx$FX_DC$80 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0001_xor0000/Mcompar_switch_cmp_eq0001_or0001_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0001_xor0001/Mcompar_switch_cmp_eq0001_or0001_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0002_xor0000/Mcompar_switch_cmp_eq0001_or0002_xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0002_xor0001/Mcompar_switch_cmp_eq0001_or0002_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0003_xor0001/Mcompar_switch_cmp_eq0001_or0003_xor0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Mcompar_switch_cmp_eq0001_or0006_xor0001/Mcompar_switch_cmp_eq0001_or0006_xor0001_D AND $OpTx$FX_DC$77 AND $OpTx$FX_DC$78));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MISO_CE(0) <= (NOT datastate(0) AND NOT datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
</td></tr><tr><td>
MISO(1) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
MISO(2) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
MISO(3) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
MISO(4) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
MISO(5) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
MISO(6) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
MISO(7) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
MISO(8) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
MISO(9) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
MISO(10) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
MISO(11) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
MISO(12) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
MISO(13) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
MISO(14) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
MISO(15) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
MISO(16) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
MISO(17) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
MISO(18) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
MISO(19) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
MISO(20) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
MISO(21) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
MISO(22) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
MISO(23) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
MISO(24) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
MISO(25) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
MISO(26) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
MISO(27) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
MISO(28) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
MISO(29) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
MISO(30) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
MISO(31) <= '0';
</td></tr><tr><td>
** Buried Nodes **
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$59 <= NOT ((pattern(24) AND MOSI(24))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;$OpTx$FX_DC$59 <= NOT ((mask(24) AND MOSI(24)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$60 <= NOT ((pattern(25) AND MOSI(25))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;$OpTx$FX_DC$60 <= NOT ((mask(25) AND MOSI(25)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$75 <= NOT ((pattern(16) AND MOSI(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;$OpTx$FX_DC$75 <= NOT ((mask(16) AND MOSI(16)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$76 <= NOT ((pattern(17) AND MOSI(17))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;$OpTx$FX_DC$76 <= NOT ((mask(17) AND MOSI(17)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$77 <= NOT ((pattern(0) AND MOSI(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;$OpTx$FX_DC$77 <= NOT ((mask(0) AND MOSI(0)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$78 <= NOT ((pattern(1) AND MOSI(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;$OpTx$FX_DC$78 <= NOT ((mask(1) AND MOSI(1)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$79 <= NOT ((pattern(8) AND MOSI(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;$OpTx$FX_DC$79 <= NOT ((mask(8) AND MOSI(8)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$80 <= NOT ((pattern(9) AND MOSI(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;$OpTx$FX_DC$80 <= NOT ((mask(9) AND MOSI(9)));
</td></tr><tr><td>
</td></tr><tr><td>
Mcompar_switch_cmp_eq0001_or0001_xor0000/Mcompar_switch_cmp_eq0001_or0001_xor0000_D <= (pattern(2) AND MOSI(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Mcompar_switch_cmp_eq0001_or0001_xor0000/Mcompar_switch_cmp_eq0001_or0001_xor0000_D <= (mask(2) AND MOSI(2));
</td></tr><tr><td>
</td></tr><tr><td>
Mcompar_switch_cmp_eq0001_or0001_xor0001/Mcompar_switch_cmp_eq0001_or0001_xor0001_D <= (pattern(3) AND MOSI(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Mcompar_switch_cmp_eq0001_or0001_xor0001/Mcompar_switch_cmp_eq0001_or0001_xor0001_D <= (mask(3) AND MOSI(3));
</td></tr><tr><td>
</td></tr><tr><td>
Mcompar_switch_cmp_eq0001_or0002_xor0000/Mcompar_switch_cmp_eq0001_or0002_xor0000_D <= (pattern(4) AND MOSI(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Mcompar_switch_cmp_eq0001_or0002_xor0000/Mcompar_switch_cmp_eq0001_or0002_xor0000_D <= (mask(4) AND MOSI(4));
</td></tr><tr><td>
</td></tr><tr><td>
Mcompar_switch_cmp_eq0001_or0002_xor0001/Mcompar_switch_cmp_eq0001_or0002_xor0001_D <= (pattern(5) AND MOSI(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Mcompar_switch_cmp_eq0001_or0002_xor0001/Mcompar_switch_cmp_eq0001_or0002_xor0001_D <= (mask(5) AND MOSI(5));
</td></tr><tr><td>
</td></tr><tr><td>
Mcompar_switch_cmp_eq0001_or0003_xor0001/Mcompar_switch_cmp_eq0001_or0003_xor0001_D <= (pattern(7) AND MOSI(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Mcompar_switch_cmp_eq0001_or0003_xor0001/Mcompar_switch_cmp_eq0001_or0003_xor0001_D <= (mask(7) AND MOSI(7));
</td></tr><tr><td>
</td></tr><tr><td>
Mcompar_switch_cmp_eq0001_or0005_xor0000/Mcompar_switch_cmp_eq0001_or0005_xor0000_D <= (pattern(10) AND MOSI(10))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Mcompar_switch_cmp_eq0001_or0005_xor0000/Mcompar_switch_cmp_eq0001_or0005_xor0000_D <= (mask(10) AND MOSI(10));
</td></tr><tr><td>
</td></tr><tr><td>
Mcompar_switch_cmp_eq0001_or0005_xor0001/Mcompar_switch_cmp_eq0001_or0005_xor0001_D <= (pattern(11) AND MOSI(11))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Mcompar_switch_cmp_eq0001_or0005_xor0001/Mcompar_switch_cmp_eq0001_or0005_xor0001_D <= (mask(11) AND MOSI(11));
</td></tr><tr><td>
</td></tr><tr><td>
Mcompar_switch_cmp_eq0001_or0006_xor0000/Mcompar_switch_cmp_eq0001_or0006_xor0000_D <= (pattern(12) AND MOSI(12))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Mcompar_switch_cmp_eq0001_or0006_xor0000/Mcompar_switch_cmp_eq0001_or0006_xor0000_D <= (mask(12) AND MOSI(12));
</td></tr><tr><td>
</td></tr><tr><td>
Mcompar_switch_cmp_eq0001_or0006_xor0001/Mcompar_switch_cmp_eq0001_or0006_xor0001_D <= (pattern(13) AND MOSI(13))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Mcompar_switch_cmp_eq0001_or0006_xor0001/Mcompar_switch_cmp_eq0001_or0006_xor0001_D <= (mask(13) AND MOSI(13));
</td></tr><tr><td>
</td></tr><tr><td>
Mcompar_switch_cmp_eq0001_or0007_xor0000/Mcompar_switch_cmp_eq0001_or0007_xor0000_D <= (pattern(14) AND MOSI(14))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Mcompar_switch_cmp_eq0001_or0007_xor0000/Mcompar_switch_cmp_eq0001_or0007_xor0000_D <= (mask(14) AND MOSI(14));
</td></tr><tr><td>
</td></tr><tr><td>
Mcompar_switch_cmp_eq0001_or0007_xor0001/Mcompar_switch_cmp_eq0001_or0007_xor0001_D <= (pattern(15) AND MOSI(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Mcompar_switch_cmp_eq0001_or0007_xor0001/Mcompar_switch_cmp_eq0001_or0007_xor0001_D <= (mask(15) AND MOSI(15));
</td></tr><tr><td>
</td></tr><tr><td>
Mcompar_switch_cmp_eq0001_or0009_xor0000/Mcompar_switch_cmp_eq0001_or0009_xor0000_D <= (pattern(18) AND MOSI(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Mcompar_switch_cmp_eq0001_or0009_xor0000/Mcompar_switch_cmp_eq0001_or0009_xor0000_D <= (mask(18) AND MOSI(18));
</td></tr><tr><td>
</td></tr><tr><td>
Mcompar_switch_cmp_eq0001_or0009_xor0001/Mcompar_switch_cmp_eq0001_or0009_xor0001_D <= (pattern(19) AND MOSI(19))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Mcompar_switch_cmp_eq0001_or0009_xor0001/Mcompar_switch_cmp_eq0001_or0009_xor0001_D <= (mask(19) AND MOSI(19));
</td></tr><tr><td>
</td></tr><tr><td>
Mcompar_switch_cmp_eq0001_or0010_xor0000/Mcompar_switch_cmp_eq0001_or0010_xor0000_D <= (pattern(20) AND MOSI(20))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Mcompar_switch_cmp_eq0001_or0010_xor0000/Mcompar_switch_cmp_eq0001_or0010_xor0000_D <= (mask(20) AND MOSI(20));
</td></tr><tr><td>
</td></tr><tr><td>
Mcompar_switch_cmp_eq0001_or0010_xor0001/Mcompar_switch_cmp_eq0001_or0010_xor0001_D <= (pattern(21) AND MOSI(21))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Mcompar_switch_cmp_eq0001_or0010_xor0001/Mcompar_switch_cmp_eq0001_or0010_xor0001_D <= (mask(21) AND MOSI(21));
</td></tr><tr><td>
</td></tr><tr><td>
Mcompar_switch_cmp_eq0001_or0011_xor0000/Mcompar_switch_cmp_eq0001_or0011_xor0000_D <= (pattern(22) AND MOSI(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Mcompar_switch_cmp_eq0001_or0011_xor0000/Mcompar_switch_cmp_eq0001_or0011_xor0000_D <= (mask(22) AND MOSI(22));
</td></tr><tr><td>
</td></tr><tr><td>
Mcompar_switch_cmp_eq0001_or0011_xor0001/Mcompar_switch_cmp_eq0001_or0011_xor0001_D <= (pattern(23) AND MOSI(23))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Mcompar_switch_cmp_eq0001_or0011_xor0001/Mcompar_switch_cmp_eq0001_or0011_xor0001_D <= (mask(23) AND MOSI(23));
</td></tr><tr><td>
</td></tr><tr><td>
Mcompar_switch_cmp_eq0001_or0013_xor0000/Mcompar_switch_cmp_eq0001_or0013_xor0000_D <= (pattern(26) AND MOSI(26))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Mcompar_switch_cmp_eq0001_or0013_xor0000/Mcompar_switch_cmp_eq0001_or0013_xor0000_D <= (mask(26) AND MOSI(26));
</td></tr><tr><td>
</td></tr><tr><td>
Mcompar_switch_cmp_eq0001_or0013_xor0001/Mcompar_switch_cmp_eq0001_or0013_xor0001_D <= (pattern(27) AND MOSI(27))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Mcompar_switch_cmp_eq0001_or0013_xor0001/Mcompar_switch_cmp_eq0001_or0013_xor0001_D <= (mask(27) AND MOSI(27));
</td></tr><tr><td>
</td></tr><tr><td>
Mcompar_switch_cmp_eq0001_or0014_xor0001/Mcompar_switch_cmp_eq0001_or0014_xor0001_D <= (pattern(29) AND MOSI(29))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Mcompar_switch_cmp_eq0001_or0014_xor0001/Mcompar_switch_cmp_eq0001_or0014_xor0001_D <= (mask(29) AND MOSI(29));
</td></tr><tr><td>
</td></tr><tr><td>
Mcompar_switch_cmp_eq0001_or0015_xor0000/Mcompar_switch_cmp_eq0001_or0015_xor0000_D <= (pattern(30) AND MOSI(30))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Mcompar_switch_cmp_eq0001_or0015_xor0000/Mcompar_switch_cmp_eq0001_or0015_xor0000_D <= (mask(30) AND MOSI(30));
</td></tr><tr><td>
</td></tr><tr><td>
Mcompar_switch_cmp_eq0001_or0015_xor0001/Mcompar_switch_cmp_eq0001_or0015_xor0001_D <= (pattern(31) AND MOSI(31))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Mcompar_switch_cmp_eq0001_or0015_xor0001/Mcompar_switch_cmp_eq0001_or0015_xor0001_D <= (mask(31) AND MOSI(31));
</td></tr><tr><td>
FTCPE_count0: FTCPE port map (count(0),count_T(0),SCLK,'0','0',count_CE(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_T(0) <= (NOT datastate(0) AND NOT datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT count(0) AND NOT start AND SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(13) AND NOT SS(14) AND NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(19) AND SS(1) AND NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(24) AND NOT SS(25) AND NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(2) AND NOT SS(30) AND NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND NOT SS(9));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_CE(0) <= (NOT datastate(0) AND NOT datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_count1: FDCPE port map (count(1),count_D(1),SCLK,'0','0',count_CE(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_D(1) <= ((count(0) AND count(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(0) AND NOT count(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT datastate(0) AND NOT datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT start AND SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(14) AND NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(1) AND NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(25) AND NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(30) AND NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(7) AND NOT SS(8) AND NOT SS(9)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_CE(1) <= (NOT datastate(0) AND NOT datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_count2: FDCPE port map (count(2),count_D(2),SCLK,'0','0',count_CE(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_D(2) <= ((NOT count(0) AND NOT count(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(1) AND NOT count(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(1) AND count(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT datastate(0) AND NOT datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT start AND SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(14) AND NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(1) AND NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(25) AND NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(30) AND NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(7) AND NOT SS(8) AND NOT SS(9)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_CE(2) <= (NOT datastate(0) AND NOT datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_count3: FDCPE port map (count(3),count_D(3),SCLK,'0','0',count_CE(3));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_D(3) <= ((NOT count(0) AND NOT count(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(1) AND NOT count(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(2) AND NOT count(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(1) AND count(2) AND count(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT datastate(0) AND NOT datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT start AND SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(14) AND NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(1) AND NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(25) AND NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(30) AND NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(7) AND NOT SS(8) AND NOT SS(9)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_CE(3) <= (NOT datastate(0) AND NOT datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_count4: FDCPE port map (count(4),count_D(4),SCLK,'0','0',count_CE(4));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_D(4) <= ((NOT count(0) AND NOT count(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(1) AND NOT count(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(2) AND NOT count(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(3) AND NOT count(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(1) AND count(2) AND count(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT datastate(0) AND NOT datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT start AND SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(14) AND NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(1) AND NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(25) AND NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(30) AND NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(7) AND NOT SS(8) AND NOT SS(9)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_CE(4) <= (NOT datastate(0) AND NOT datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_count5: FDCPE port map (count(5),count_D(5),SCLK,'0','0',count_CE(5));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_D(5) <= ((NOT count(0) AND NOT count(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(1) AND NOT count(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(2) AND NOT count(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(3) AND NOT count(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(4) AND NOT count(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(1) AND count(2) AND count(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(4) AND count(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT datastate(0) AND NOT datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT start AND SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(14) AND NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(1) AND NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(25) AND NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(30) AND NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(7) AND NOT SS(8) AND NOT SS(9)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_CE(5) <= (NOT datastate(0) AND NOT datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_count6: FDCPE port map (count(6),count_D(6),SCLK,'0','0',count_CE(6));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_D(6) <= ((NOT count(0) AND NOT count(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(1) AND NOT count(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(2) AND NOT count(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(3) AND NOT count(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(4) AND NOT count(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(5) AND NOT count(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(1) AND count(2) AND count(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(4) AND count(5) AND count(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT datastate(0) AND NOT datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT start AND SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(14) AND NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(1) AND NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(25) AND NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(30) AND NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(7) AND NOT SS(8) AND NOT SS(9)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_CE(6) <= (NOT datastate(0) AND NOT datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_count7: FDCPE port map (count(7),count_D(7),SCLK,'0','0',count_CE(7));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_D(7) <= ((NOT count(0) AND NOT count(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(1) AND NOT count(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(2) AND NOT count(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(3) AND NOT count(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(4) AND NOT count(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(5) AND NOT count(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(6) AND NOT count(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(1) AND count(2) AND count(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(4) AND count(5) AND count(6) AND count(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT datastate(0) AND NOT datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT start AND SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(14) AND NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(1) AND NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(25) AND NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(30) AND NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(7) AND NOT SS(8) AND NOT SS(9)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_CE(7) <= (NOT datastate(0) AND NOT datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_count8: FDCPE port map (count(8),count_D(8),SCLK,'0','0',count_CE(8));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_D(8) <= ((NOT count(0) AND NOT count(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(1) AND NOT count(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(2) AND NOT count(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(3) AND NOT count(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(4) AND NOT count(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(5) AND NOT count(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(6) AND NOT count(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(7) AND NOT count(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(1) AND count(2) AND count(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(4) AND count(5) AND count(6) AND count(7) AND count(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT datastate(0) AND NOT datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT start AND SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(14) AND NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(1) AND NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(25) AND NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(30) AND NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(7) AND NOT SS(8) AND NOT SS(9)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_CE(8) <= (NOT datastate(0) AND NOT datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_count9: FDCPE port map (count(9),count_D(9),SCLK,'0','0',count_CE(9));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_D(9) <= ((NOT count(0) AND NOT count(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(1) AND NOT count(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(2) AND NOT count(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(3) AND NOT count(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(4) AND NOT count(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(5) AND NOT count(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(6) AND NOT count(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(7) AND NOT count(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(8) AND NOT count(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(1) AND count(2) AND count(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(4) AND count(5) AND count(6) AND count(7) AND count(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT datastate(0) AND NOT datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT start AND SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(14) AND NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(1) AND NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(25) AND NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(30) AND NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(7) AND NOT SS(8) AND NOT SS(9)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_CE(9) <= (NOT datastate(0) AND NOT datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_count10: FDCPE port map (count(10),count_D(10),SCLK,'0','0',count_CE(10));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_D(10) <= ((NOT count(10) AND NOT count(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(0) AND NOT count(10))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(10) AND NOT count(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(10) AND NOT count(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(10) AND NOT count(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(10) AND NOT count(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(10) AND NOT count(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(10) AND NOT count(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(10) AND NOT count(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(10) AND NOT count(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(10) AND count(1) AND count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(3) AND count(4) AND count(5) AND count(6) AND count(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(8) AND count(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT datastate(0) AND NOT datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT start AND SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(14) AND NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(1) AND NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(25) AND NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(30) AND NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(7) AND NOT SS(8) AND NOT SS(9)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_CE(10) <= (NOT datastate(0) AND NOT datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_count11: FDCPE port map (count(11),count_D(11),SCLK,'0','0',count_CE(11));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_D(11) <= ((NOT count(11) AND NOT count(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(10) AND NOT count(11))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(0) AND NOT count(11))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(11) AND NOT count(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(11) AND NOT count(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(11) AND NOT count(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(11) AND NOT count(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(11) AND NOT count(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(11) AND NOT count(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(11) AND NOT count(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(11) AND NOT count(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(10) AND count(11) AND count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(2) AND count(3) AND count(4) AND count(5) AND count(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(7) AND count(8) AND count(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT datastate(0) AND NOT datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT start AND SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(14) AND NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(1) AND NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(25) AND NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(30) AND NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(7) AND NOT SS(8) AND NOT SS(9)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_CE(11) <= (NOT datastate(0) AND NOT datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_count12: FDCPE port map (count(12),count_D(12),SCLK,'0','0',count_CE(12));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_D(12) <= ((NOT count(12) AND NOT count(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(10) AND NOT count(12))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(11) AND NOT count(12))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(0) AND NOT count(12))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(12) AND NOT count(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(12) AND NOT count(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(12) AND NOT count(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(12) AND NOT count(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(12) AND NOT count(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(12) AND NOT count(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(12) AND NOT count(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(12) AND NOT count(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(10) AND count(11) AND count(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(1) AND count(2) AND count(3) AND count(4) AND count(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(6) AND count(7) AND count(8) AND count(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT datastate(0) AND NOT datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT start AND SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(14) AND NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(1) AND NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(25) AND NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(30) AND NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(7) AND NOT SS(8) AND NOT SS(9)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_CE(12) <= (NOT datastate(0) AND NOT datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_count13: FDCPE port map (count(13),count_D(13),SCLK,'0','0',count_CE(13));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_D(13) <= ((NOT count(13) AND NOT count(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(10) AND NOT count(13))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(11) AND NOT count(13))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(12) AND NOT count(13))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(0) AND NOT count(13))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(13) AND NOT count(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(13) AND NOT count(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(13) AND NOT count(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(13) AND NOT count(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(13) AND NOT count(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(13) AND NOT count(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(13) AND NOT count(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(13) AND NOT count(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(10) AND count(11) AND count(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(13) AND count(1) AND count(2) AND count(3) AND count(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(5) AND count(6) AND count(7) AND count(8) AND count(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT datastate(0) AND NOT datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT start AND SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(14) AND NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(1) AND NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(25) AND NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(30) AND NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(7) AND NOT SS(8) AND NOT SS(9)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_CE(13) <= (NOT datastate(0) AND NOT datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_count14: FDCPE port map (count(14),count_D(14),SCLK,'0','0',count_CE(14));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_D(14) <= ((NOT count(14) AND NOT count(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(10) AND NOT count(14))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(11) AND NOT count(14))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(12) AND NOT count(14))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(13) AND NOT count(14))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(0) AND NOT count(14))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(14) AND NOT count(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(14) AND NOT count(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(14) AND NOT count(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(14) AND NOT count(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(14) AND NOT count(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(14) AND NOT count(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(14) AND NOT count(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(14) AND NOT count(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(10) AND count(11) AND count(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(13) AND count(14) AND count(1) AND count(2) AND count(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(4) AND count(5) AND count(6) AND count(7) AND count(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT datastate(0) AND NOT datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT start AND SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(14) AND NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(1) AND NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(25) AND NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(30) AND NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(7) AND NOT SS(8) AND NOT SS(9)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_CE(14) <= (NOT datastate(0) AND NOT datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_count15: FDCPE port map (count(15),count_D(15),SCLK,'0','0',count_CE(15));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_D(15) <= ((NOT count(15) AND NOT count(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(10) AND NOT count(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(11) AND NOT count(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(12) AND NOT count(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(13) AND NOT count(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(14) AND NOT count(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(0) AND NOT count(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(15) AND NOT count(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(15) AND NOT count(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(15) AND NOT count(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(15) AND NOT count(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(15) AND NOT count(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(15) AND NOT count(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(15) AND NOT count(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(15) AND NOT count(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(10) AND count(11) AND count(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(13) AND count(14) AND count(15) AND count(1) AND count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(3) AND count(4) AND count(5) AND count(6) AND count(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(8) AND count(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT datastate(0) AND NOT datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT start AND SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(14) AND NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(1) AND NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(25) AND NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(30) AND NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(7) AND NOT SS(8) AND NOT SS(9)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_CE(15) <= (NOT datastate(0) AND NOT datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_count16: FDCPE port map (count(16),count_D(16),SCLK,'0','0',count_CE(16));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_D(16) <= ((NOT count(9) AND NOT count(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(10) AND NOT count(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(11) AND NOT count(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(12) AND NOT count(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(13) AND NOT count(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(14) AND NOT count(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(15) AND NOT count(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(0) AND NOT count(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(1) AND NOT count(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(2) AND NOT count(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(3) AND NOT count(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(4) AND NOT count(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(5) AND NOT count(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(6) AND NOT count(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(7) AND NOT count(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(8) AND NOT count(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(10) AND count(11) AND count(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(13) AND count(14) AND count(15) AND count(1) AND count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(3) AND count(4) AND count(5) AND count(6) AND count(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(8) AND count(9) AND count(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT datastate(0) AND NOT datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT start AND SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(14) AND NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(1) AND NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(25) AND NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(30) AND NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(7) AND NOT SS(8) AND NOT SS(9)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_CE(16) <= (NOT datastate(0) AND NOT datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_datastate0: FDCPE port map (datastate(0),datastate_D(0),SCLK,'0','0',datastate_CE(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;datastate_D(0) <= ((datastate(0) AND datastate(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT datastate(1) AND datastate(2) AND MOSI(0)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;datastate_CE(0) <= (SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(14) AND NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(1) AND NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(25) AND NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(30) AND NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(7) AND NOT SS(8) AND NOT SS(9));
</td></tr><tr><td>
FDCPE_datastate1: FDCPE port map (datastate(1),datastate_D(1),SCLK,'0','0',datastate_CE(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;datastate_D(1) <= ((datastate(1) AND datastate(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT datastate(0) AND datastate(2) AND MOSI(1)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;datastate_CE(1) <= (SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(14) AND NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(1) AND NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(25) AND NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(30) AND NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(7) AND NOT SS(8) AND NOT SS(9));
</td></tr><tr><td>
FDCPE_datastate2: FDCPE port map (datastate(2),datastate_D(2),SCLK,'0','0',datastate_CE(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;datastate_D(2) <= (NOT datastate(0) AND NOT datastate(1) AND datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MOSI(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;datastate_CE(2) <= (SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(14) AND NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(1) AND NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(25) AND NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(30) AND NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(7) AND NOT SS(8) AND NOT SS(9));
</td></tr><tr><td>
FDCPE_mask0: FDCPE port map (mask(0),MOSI(0),SCLK,'0','0',mask_CE(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mask_CE(0) <= (NOT datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_mask1: FDCPE port map (mask(1),MOSI(1),SCLK,'0','0',mask_CE(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mask_CE(1) <= (NOT datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_mask2: FDCPE port map (mask(2),MOSI(2),SCLK,'0','0',mask_CE(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mask_CE(2) <= (NOT datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_mask3: FDCPE port map (mask(3),MOSI(3),SCLK,'0','0',mask_CE(3));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mask_CE(3) <= (NOT datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_mask4: FDCPE port map (mask(4),MOSI(4),SCLK,'0','0',mask_CE(4));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mask_CE(4) <= (NOT datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_mask5: FDCPE port map (mask(5),MOSI(5),SCLK,'0','0',mask_CE(5));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mask_CE(5) <= (NOT datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_mask6: FDCPE port map (mask(6),MOSI(6),SCLK,'0','0',mask_CE(6));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mask_CE(6) <= (NOT datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_mask7: FDCPE port map (mask(7),MOSI(7),SCLK,'0','0',mask_CE(7));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mask_CE(7) <= (NOT datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_mask8: FDCPE port map (mask(8),MOSI(8),SCLK,'0','0',mask_CE(8));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mask_CE(8) <= (NOT datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_mask9: FDCPE port map (mask(9),MOSI(9),SCLK,'0','0',mask_CE(9));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mask_CE(9) <= (NOT datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_mask10: FDCPE port map (mask(10),MOSI(10),SCLK,'0','0',mask_CE(10));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mask_CE(10) <= (NOT datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_mask11: FDCPE port map (mask(11),MOSI(11),SCLK,'0','0',mask_CE(11));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mask_CE(11) <= (NOT datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_mask12: FDCPE port map (mask(12),MOSI(12),SCLK,'0','0',mask_CE(12));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mask_CE(12) <= (NOT datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_mask13: FDCPE port map (mask(13),MOSI(13),SCLK,'0','0',mask_CE(13));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mask_CE(13) <= (NOT datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_mask14: FDCPE port map (mask(14),MOSI(14),SCLK,'0','0',mask_CE(14));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mask_CE(14) <= (NOT datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_mask15: FDCPE port map (mask(15),MOSI(15),SCLK,'0','0',mask_CE(15));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mask_CE(15) <= (NOT datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_mask16: FDCPE port map (mask(16),MOSI(16),SCLK,'0','0',mask_CE(16));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mask_CE(16) <= (NOT datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_mask17: FDCPE port map (mask(17),MOSI(17),SCLK,'0','0',mask_CE(17));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mask_CE(17) <= (NOT datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_mask18: FDCPE port map (mask(18),MOSI(18),SCLK,'0','0',mask_CE(18));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mask_CE(18) <= (NOT datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_mask19: FDCPE port map (mask(19),MOSI(19),SCLK,'0','0',mask_CE(19));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mask_CE(19) <= (NOT datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_mask20: FDCPE port map (mask(20),MOSI(20),SCLK,'0','0',mask_CE(20));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mask_CE(20) <= (NOT datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_mask21: FDCPE port map (mask(21),MOSI(21),SCLK,'0','0',mask_CE(21));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mask_CE(21) <= (NOT datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_mask22: FDCPE port map (mask(22),MOSI(22),SCLK,'0','0',mask_CE(22));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mask_CE(22) <= (NOT datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_mask23: FDCPE port map (mask(23),MOSI(23),SCLK,'0','0',mask_CE(23));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mask_CE(23) <= (NOT datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_mask24: FDCPE port map (mask(24),MOSI(24),SCLK,'0','0',mask_CE(24));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mask_CE(24) <= (NOT datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_mask25: FDCPE port map (mask(25),MOSI(25),SCLK,'0','0',mask_CE(25));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mask_CE(25) <= (NOT datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_mask26: FDCPE port map (mask(26),MOSI(26),SCLK,'0','0',mask_CE(26));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mask_CE(26) <= (NOT datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_mask27: FDCPE port map (mask(27),MOSI(27),SCLK,'0','0',mask_CE(27));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mask_CE(27) <= (NOT datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_mask28: FDCPE port map (mask(28),MOSI(28),SCLK,'0','0',mask_CE(28));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mask_CE(28) <= (NOT datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_mask29: FDCPE port map (mask(29),MOSI(29),SCLK,'0','0',mask_CE(29));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mask_CE(29) <= (NOT datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_mask30: FDCPE port map (mask(30),MOSI(30),SCLK,'0','0',mask_CE(30));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mask_CE(30) <= (NOT datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_mask31: FDCPE port map (mask(31),MOSI(31),SCLK,'0','0',mask_CE(31));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mask_CE(31) <= (NOT datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_pattern0: FDCPE port map (pattern(0),MOSI(0),SCLK,'0','0',pattern_CE(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pattern_CE(0) <= (datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_pattern1: FDCPE port map (pattern(1),MOSI(1),SCLK,'0','0',pattern_CE(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pattern_CE(1) <= (datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_pattern2: FDCPE port map (pattern(2),MOSI(2),SCLK,'0','0',pattern_CE(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pattern_CE(2) <= (datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_pattern3: FDCPE port map (pattern(3),MOSI(3),SCLK,'0','0',pattern_CE(3));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pattern_CE(3) <= (datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_pattern4: FDCPE port map (pattern(4),MOSI(4),SCLK,'0','0',pattern_CE(4));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pattern_CE(4) <= (datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_pattern5: FDCPE port map (pattern(5),MOSI(5),SCLK,'0','0',pattern_CE(5));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pattern_CE(5) <= (datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_pattern6: FDCPE port map (pattern(6),MOSI(6),SCLK,'0','0',pattern_CE(6));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pattern_CE(6) <= (datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_pattern7: FDCPE port map (pattern(7),MOSI(7),SCLK,'0','0',pattern_CE(7));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pattern_CE(7) <= (datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_pattern8: FDCPE port map (pattern(8),MOSI(8),SCLK,'0','0',pattern_CE(8));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pattern_CE(8) <= (datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_pattern9: FDCPE port map (pattern(9),MOSI(9),SCLK,'0','0',pattern_CE(9));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pattern_CE(9) <= (datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_pattern10: FDCPE port map (pattern(10),MOSI(10),SCLK,'0','0',pattern_CE(10));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pattern_CE(10) <= (datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_pattern11: FDCPE port map (pattern(11),MOSI(11),SCLK,'0','0',pattern_CE(11));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pattern_CE(11) <= (datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_pattern12: FDCPE port map (pattern(12),MOSI(12),SCLK,'0','0',pattern_CE(12));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pattern_CE(12) <= (datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_pattern13: FDCPE port map (pattern(13),MOSI(13),SCLK,'0','0',pattern_CE(13));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pattern_CE(13) <= (datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_pattern14: FDCPE port map (pattern(14),MOSI(14),SCLK,'0','0',pattern_CE(14));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pattern_CE(14) <= (datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_pattern15: FDCPE port map (pattern(15),MOSI(15),SCLK,'0','0',pattern_CE(15));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pattern_CE(15) <= (datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_pattern16: FDCPE port map (pattern(16),MOSI(16),SCLK,'0','0',pattern_CE(16));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pattern_CE(16) <= (datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_pattern17: FDCPE port map (pattern(17),MOSI(17),SCLK,'0','0',pattern_CE(17));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pattern_CE(17) <= (datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_pattern18: FDCPE port map (pattern(18),MOSI(18),SCLK,'0','0',pattern_CE(18));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pattern_CE(18) <= (datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_pattern19: FDCPE port map (pattern(19),MOSI(19),SCLK,'0','0',pattern_CE(19));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pattern_CE(19) <= (datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_pattern20: FDCPE port map (pattern(20),MOSI(20),SCLK,'0','0',pattern_CE(20));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pattern_CE(20) <= (datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_pattern21: FDCPE port map (pattern(21),MOSI(21),SCLK,'0','0',pattern_CE(21));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pattern_CE(21) <= (datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_pattern22: FDCPE port map (pattern(22),MOSI(22),SCLK,'0','0',pattern_CE(22));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pattern_CE(22) <= (datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_pattern23: FDCPE port map (pattern(23),MOSI(23),SCLK,'0','0',pattern_CE(23));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pattern_CE(23) <= (datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_pattern24: FDCPE port map (pattern(24),MOSI(24),SCLK,'0','0',pattern_CE(24));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pattern_CE(24) <= (datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_pattern25: FDCPE port map (pattern(25),MOSI(25),SCLK,'0','0',pattern_CE(25));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pattern_CE(25) <= (datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_pattern26: FDCPE port map (pattern(26),MOSI(26),SCLK,'0','0',pattern_CE(26));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pattern_CE(26) <= (datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_pattern27: FDCPE port map (pattern(27),MOSI(27),SCLK,'0','0',pattern_CE(27));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pattern_CE(27) <= (datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_pattern28: FDCPE port map (pattern(28),MOSI(28),SCLK,'0','0',pattern_CE(28));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pattern_CE(28) <= (datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_pattern29: FDCPE port map (pattern(29),MOSI(29),SCLK,'0','0',pattern_CE(29));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pattern_CE(29) <= (datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_pattern30: FDCPE port map (pattern(30),MOSI(30),SCLK,'0','0',pattern_CE(30));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pattern_CE(30) <= (datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_pattern31: FDCPE port map (pattern(31),MOSI(31),SCLK,'0','0',pattern_CE(31));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pattern_CE(31) <= (datastate(0) AND datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
FDCPE_start: FDCPE port map (start,MOSI(0),SCLK,'0','0',start_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;start_CE <= (datastate(0) AND NOT datastate(1) AND NOT datastate(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SS(0) AND NOT SS(10) AND NOT SS(11) AND NOT SS(12) AND NOT SS(13) AND NOT SS(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(15) AND NOT SS(16) AND NOT SS(17) AND NOT SS(18) AND NOT SS(19) AND SS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(20) AND NOT SS(21) AND NOT SS(22) AND NOT SS(23) AND NOT SS(24) AND NOT SS(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(26) AND NOT SS(27) AND NOT SS(28) AND NOT SS(29) AND SS(2) AND NOT SS(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(31) AND SS(3) AND NOT SS(4) AND NOT SS(5) AND NOT SS(6) AND NOT SS(7) AND NOT SS(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SS(9));
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
