# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 19
attribute \src "dut.sv:23.1-59.10"
attribute \top 1
module \nested_struct
  attribute \src "dut.sv:26.18-26.21"
  wire input 3 \clk
  attribute \src "dut.sv:24.38-24.45"
  wire width 62 input 1 \in_data
  attribute \src "dut.sv:25.38-25.46"
  wire width 62 output 2 \out_data
  attribute \src "dut.sv:33.21-33.35"
  attribute \wiretype "\\main_pkg::nested_struct_t"
  wire width 62 \processed_data
  attribute \src "dut.sv:27.18-27.21"
  wire input 4 \rst
  cell $add $auto$expression.cpp:546:import_operation$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \in_data [20:5]
    connect \B 16'0000000001100100
    connect \Y \processed_data [20:5]
  end
  attribute \always_ff 1
  attribute \src "dut.sv:36.5-42.8"
  cell $sdff $auto$ff.cc:266:slice$18
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 20'00000000000000000000
    parameter \WIDTH 20
    connect \CLK \clk
    connect \D { \processed_data [20:5] 1'1 \in_data [3] 1'1 \in_data [1] }
    connect \Q \out_data [20:1]
    connect \SRST \rst
  end
  connect { \out_data [61:21] \out_data [0] } 42'000000000000000000000000000000000000000000
  connect { \processed_data [61:21] \processed_data [4:0] } { 42'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx01 \in_data [3] 1'1 \in_data [1] 1'x }
end
