Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu May 14 20:22:14 2020
| Host         : DESKTOP-LVJ56DR running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/passthrough_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.158ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.329ns  (logic 1.767ns (33.155%)  route 3.562ns (66.845%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.973     0.973    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk
    SLICE_X33Y74         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[0]/Q
                         net (fo=4, routed)           1.290     2.719    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159[0]
    SLICE_X39Y75         LUT3 (Prop_lut3_I0_O)        0.124     2.843 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i__carry_i_4/O
                         net (fo=1, routed)           0.000     2.843    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i__carry_i_4_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.375 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.375    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.489 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.489    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__0_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.717 f  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           1.332     5.049    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/t_V_1_reg_170_reg[0][0]
    SLICE_X34Y79         LUT6 (Prop_lut6_I4_O)        0.313     5.362 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/t_V_1_reg_170[0]_i_1/O
                         net (fo=32, routed)          0.940     6.302    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170
    SLICE_X35Y75         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.924    10.924    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk
    SLICE_X35Y75         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[12]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X35Y75         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[12]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                  4.158    

Slack (MET) :             4.158ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.329ns  (logic 1.767ns (33.155%)  route 3.562ns (66.845%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.973     0.973    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk
    SLICE_X33Y74         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[0]/Q
                         net (fo=4, routed)           1.290     2.719    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159[0]
    SLICE_X39Y75         LUT3 (Prop_lut3_I0_O)        0.124     2.843 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i__carry_i_4/O
                         net (fo=1, routed)           0.000     2.843    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i__carry_i_4_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.375 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.375    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.489 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.489    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__0_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.717 f  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           1.332     5.049    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/t_V_1_reg_170_reg[0][0]
    SLICE_X34Y79         LUT6 (Prop_lut6_I4_O)        0.313     5.362 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/t_V_1_reg_170[0]_i_1/O
                         net (fo=32, routed)          0.940     6.302    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170
    SLICE_X35Y75         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.924    10.924    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk
    SLICE_X35Y75         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[13]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X35Y75         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[13]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                  4.158    

Slack (MET) :             4.158ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.329ns  (logic 1.767ns (33.155%)  route 3.562ns (66.845%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.973     0.973    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk
    SLICE_X33Y74         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[0]/Q
                         net (fo=4, routed)           1.290     2.719    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159[0]
    SLICE_X39Y75         LUT3 (Prop_lut3_I0_O)        0.124     2.843 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i__carry_i_4/O
                         net (fo=1, routed)           0.000     2.843    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i__carry_i_4_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.375 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.375    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.489 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.489    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__0_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.717 f  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           1.332     5.049    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/t_V_1_reg_170_reg[0][0]
    SLICE_X34Y79         LUT6 (Prop_lut6_I4_O)        0.313     5.362 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/t_V_1_reg_170[0]_i_1/O
                         net (fo=32, routed)          0.940     6.302    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170
    SLICE_X35Y75         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.924    10.924    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk
    SLICE_X35Y75         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[14]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X35Y75         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[14]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                  4.158    

Slack (MET) :             4.158ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.329ns  (logic 1.767ns (33.155%)  route 3.562ns (66.845%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.973     0.973    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk
    SLICE_X33Y74         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[0]/Q
                         net (fo=4, routed)           1.290     2.719    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159[0]
    SLICE_X39Y75         LUT3 (Prop_lut3_I0_O)        0.124     2.843 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i__carry_i_4/O
                         net (fo=1, routed)           0.000     2.843    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i__carry_i_4_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.375 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.375    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.489 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.489    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__0_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.717 f  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           1.332     5.049    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/t_V_1_reg_170_reg[0][0]
    SLICE_X34Y79         LUT6 (Prop_lut6_I4_O)        0.313     5.362 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/t_V_1_reg_170[0]_i_1/O
                         net (fo=32, routed)          0.940     6.302    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170
    SLICE_X35Y75         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.924    10.924    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk
    SLICE_X35Y75         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[15]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X35Y75         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[15]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                  4.158    

Slack (MET) :             4.206ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_reg_185_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 1.877ns (36.964%)  route 3.201ns (63.036%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.973     0.973    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_clk
    SLICE_X30Y73         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_reg_185_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_reg_185_reg[3]/Q
                         net (fo=2, routed)           0.947     2.438    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_reg_185[3]
    SLICE_X28Y74         LUT3 (Prop_lut3_I0_O)        0.124     2.562 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.562    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm2_carry_i_3_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.112 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm2_carry/CO[3]
                         net (fo=1, routed)           0.009     3.121    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm2_carry_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.235 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.235    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm2_carry__0_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.463 f  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm2_carry__1/CO[2]
                         net (fo=6, routed)           1.172     4.635    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/t_V_2_reg_196_reg[0][0]
    SLICE_X29Y83         LUT3 (Prop_lut3_I0_O)        0.343     4.978 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/t_V_2_reg_196[0]_i_1/O
                         net (fo=32, routed)          1.073     6.051    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196
    SLICE_X28Y77         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.924    10.924    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_clk
    SLICE_X28Y77         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y77         FDRE (Setup_fdre_C_R)       -0.632    10.257    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[0]
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -6.051    
  -------------------------------------------------------------------
                         slack                                  4.206    

Slack (MET) :             4.206ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_reg_185_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 1.877ns (36.964%)  route 3.201ns (63.036%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.973     0.973    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_clk
    SLICE_X30Y73         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_reg_185_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_reg_185_reg[3]/Q
                         net (fo=2, routed)           0.947     2.438    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_reg_185[3]
    SLICE_X28Y74         LUT3 (Prop_lut3_I0_O)        0.124     2.562 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.562    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm2_carry_i_3_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.112 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm2_carry/CO[3]
                         net (fo=1, routed)           0.009     3.121    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm2_carry_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.235 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.235    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm2_carry__0_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.463 f  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm2_carry__1/CO[2]
                         net (fo=6, routed)           1.172     4.635    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/t_V_2_reg_196_reg[0][0]
    SLICE_X29Y83         LUT3 (Prop_lut3_I0_O)        0.343     4.978 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/t_V_2_reg_196[0]_i_1/O
                         net (fo=32, routed)          1.073     6.051    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196
    SLICE_X28Y77         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.924    10.924    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_clk
    SLICE_X28Y77         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y77         FDRE (Setup_fdre_C_R)       -0.632    10.257    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[1]
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -6.051    
  -------------------------------------------------------------------
                         slack                                  4.206    

Slack (MET) :             4.206ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_reg_185_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 1.877ns (36.964%)  route 3.201ns (63.036%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.973     0.973    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_clk
    SLICE_X30Y73         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_reg_185_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_reg_185_reg[3]/Q
                         net (fo=2, routed)           0.947     2.438    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_reg_185[3]
    SLICE_X28Y74         LUT3 (Prop_lut3_I0_O)        0.124     2.562 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.562    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm2_carry_i_3_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.112 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm2_carry/CO[3]
                         net (fo=1, routed)           0.009     3.121    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm2_carry_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.235 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.235    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm2_carry__0_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.463 f  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm2_carry__1/CO[2]
                         net (fo=6, routed)           1.172     4.635    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/t_V_2_reg_196_reg[0][0]
    SLICE_X29Y83         LUT3 (Prop_lut3_I0_O)        0.343     4.978 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/t_V_2_reg_196[0]_i_1/O
                         net (fo=32, routed)          1.073     6.051    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196
    SLICE_X28Y77         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.924    10.924    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_clk
    SLICE_X28Y77         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y77         FDRE (Setup_fdre_C_R)       -0.632    10.257    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[2]
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -6.051    
  -------------------------------------------------------------------
                         slack                                  4.206    

Slack (MET) :             4.206ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_reg_185_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 1.877ns (36.964%)  route 3.201ns (63.036%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.973     0.973    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_clk
    SLICE_X30Y73         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_reg_185_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_reg_185_reg[3]/Q
                         net (fo=2, routed)           0.947     2.438    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_reg_185[3]
    SLICE_X28Y74         LUT3 (Prop_lut3_I0_O)        0.124     2.562 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.562    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm2_carry_i_3_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.112 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm2_carry/CO[3]
                         net (fo=1, routed)           0.009     3.121    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm2_carry_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.235 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.235    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm2_carry__0_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.463 f  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm2_carry__1/CO[2]
                         net (fo=6, routed)           1.172     4.635    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/t_V_2_reg_196_reg[0][0]
    SLICE_X29Y83         LUT3 (Prop_lut3_I0_O)        0.343     4.978 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/t_V_2_reg_196[0]_i_1/O
                         net (fo=32, routed)          1.073     6.051    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196
    SLICE_X28Y77         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.924    10.924    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_clk
    SLICE_X28Y77         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y77         FDRE (Setup_fdre_C_R)       -0.632    10.257    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[3]
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -6.051    
  -------------------------------------------------------------------
                         slack                                  4.206    

Slack (MET) :             4.239ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/start_for_Mat2AXIbkb_U/mOutPtr_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 1.919ns (35.155%)  route 3.540ns (64.845%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.973     0.973    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk
    SLICE_X33Y74         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[0]/Q
                         net (fo=4, routed)           1.290     2.719    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159[0]
    SLICE_X39Y75         LUT3 (Prop_lut3_I0_O)        0.124     2.843 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i__carry_i_4/O
                         net (fo=1, routed)           0.000     2.843    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i__carry_i_4_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.375 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.375    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.489 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.489    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__0_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.717 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.805     4.522    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/t_V_1_reg_170_reg[0][0]
    SLICE_X32Y79         LUT6 (Prop_lut6_I1_O)        0.313     4.835 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/mOutPtr[1]_i_2__1/O
                         net (fo=3, routed)           1.062     5.897    bd_0_i/hls_inst/U0/start_for_Mat2AXIbkb_U/mOutPtr_reg[1]_0
    SLICE_X31Y77         LUT5 (Prop_lut5_I1_O)        0.152     6.049 r  bd_0_i/hls_inst/U0/start_for_Mat2AXIbkb_U/mOutPtr[1]_i_1/O
                         net (fo=1, routed)           0.382     6.432    bd_0_i/hls_inst/U0/start_for_Mat2AXIbkb_U/mOutPtr[1]_i_1_n_0
    SLICE_X30Y77         FDSE                                         r  bd_0_i/hls_inst/U0/start_for_Mat2AXIbkb_U/mOutPtr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.924    10.924    bd_0_i/hls_inst/U0/start_for_Mat2AXIbkb_U/ap_clk
    SLICE_X30Y77         FDSE                                         r  bd_0_i/hls_inst/U0/start_for_Mat2AXIbkb_U/mOutPtr_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X30Y77         FDSE (Setup_fdse_C_D)       -0.218    10.671    bd_0_i/hls_inst/U0/start_for_Mat2AXIbkb_U/mOutPtr_reg[1]
  -------------------------------------------------------------------
                         required time                         10.671    
                         arrival time                          -6.432    
  -------------------------------------------------------------------
                         slack                                  4.239    

Slack (MET) :             4.282ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.205ns  (logic 1.767ns (33.949%)  route 3.438ns (66.051%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.973     0.973    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk
    SLICE_X33Y74         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[0]/Q
                         net (fo=4, routed)           1.290     2.719    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159[0]
    SLICE_X39Y75         LUT3 (Prop_lut3_I0_O)        0.124     2.843 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i__carry_i_4/O
                         net (fo=1, routed)           0.000     2.843    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i__carry_i_4_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.375 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.375    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.489 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.489    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__0_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.717 f  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           1.332     5.049    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/t_V_1_reg_170_reg[0][0]
    SLICE_X34Y79         LUT6 (Prop_lut6_I4_O)        0.313     5.362 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/t_V_1_reg_170[0]_i_1/O
                         net (fo=32, routed)          0.815     6.178    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170
    SLICE_X35Y79         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.924    10.924    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk
    SLICE_X35Y79         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[28]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X35Y79         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[28]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -6.178    
  -------------------------------------------------------------------
                         slack                                  4.282    




