TimeQuest Timing Analyzer report for ts7300_top
Tue Apr  1 12:55:29 2014
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clkgencore|altpll_component|pll|clk[1]'
 12. Slow Model Setup: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 13. Slow Model Setup: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 14. Slow Model Setup: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 15. Slow Model Setup: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 16. Slow Model Setup: 'bd_oe_pad'
 17. Slow Model Setup: 'start_cycle_pad'
 18. Slow Model Hold: 'clkgencore|altpll_component|pll|clk[1]'
 19. Slow Model Hold: 'start_cycle_pad'
 20. Slow Model Hold: 'bd_oe_pad'
 21. Slow Model Hold: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 22. Slow Model Hold: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 23. Slow Model Hold: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 24. Slow Model Hold: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 25. Slow Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 26. Slow Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 27. Slow Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 28. Slow Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 29. Slow Model Recovery: 'ep93xx_end_q'
 30. Slow Model Recovery: 'start_cycle_pad'
 31. Slow Model Recovery: 'bd_oe_pad'
 32. Slow Model Recovery: 'clkgencore|altpll_component|pll|clk[1]'
 33. Slow Model Removal: 'bd_oe_pad'
 34. Slow Model Removal: 'start_cycle_pad'
 35. Slow Model Removal: 'clkgencore|altpll_component|pll|clk[1]'
 36. Slow Model Removal: 'ep93xx_end_q'
 37. Slow Model Removal: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 38. Slow Model Removal: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 39. Slow Model Removal: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 40. Slow Model Removal: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 41. Slow Model Minimum Pulse Width: 'start_cycle_pad'
 42. Slow Model Minimum Pulse Width: 'bd_oe_pad'
 43. Slow Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 44. Slow Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 45. Slow Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 46. Slow Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 47. Slow Model Minimum Pulse Width: 'ep93xx_end_q'
 48. Slow Model Minimum Pulse Width: 'clkgencore|altpll_component|pll|clk[1]'
 49. Slow Model Minimum Pulse Width: 'clk_25mhz_pad'
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Output Enable Times
 55. Minimum Output Enable Times
 56. Output Disable Times
 57. Minimum Output Disable Times
 58. Fast Model Setup Summary
 59. Fast Model Hold Summary
 60. Fast Model Recovery Summary
 61. Fast Model Removal Summary
 62. Fast Model Minimum Pulse Width Summary
 63. Fast Model Setup: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 64. Fast Model Setup: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 65. Fast Model Setup: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 66. Fast Model Setup: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 67. Fast Model Setup: 'clkgencore|altpll_component|pll|clk[1]'
 68. Fast Model Setup: 'bd_oe_pad'
 69. Fast Model Setup: 'start_cycle_pad'
 70. Fast Model Hold: 'clkgencore|altpll_component|pll|clk[1]'
 71. Fast Model Hold: 'start_cycle_pad'
 72. Fast Model Hold: 'bd_oe_pad'
 73. Fast Model Hold: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 74. Fast Model Hold: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 75. Fast Model Hold: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 76. Fast Model Hold: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 77. Fast Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 78. Fast Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 79. Fast Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 80. Fast Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 81. Fast Model Recovery: 'ep93xx_end_q'
 82. Fast Model Recovery: 'bd_oe_pad'
 83. Fast Model Recovery: 'start_cycle_pad'
 84. Fast Model Recovery: 'clkgencore|altpll_component|pll|clk[1]'
 85. Fast Model Removal: 'start_cycle_pad'
 86. Fast Model Removal: 'bd_oe_pad'
 87. Fast Model Removal: 'clkgencore|altpll_component|pll|clk[1]'
 88. Fast Model Removal: 'ep93xx_end_q'
 89. Fast Model Removal: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 90. Fast Model Removal: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 91. Fast Model Removal: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 92. Fast Model Removal: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 93. Fast Model Minimum Pulse Width: 'start_cycle_pad'
 94. Fast Model Minimum Pulse Width: 'bd_oe_pad'
 95. Fast Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 96. Fast Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 97. Fast Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 98. Fast Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 99. Fast Model Minimum Pulse Width: 'ep93xx_end_q'
100. Fast Model Minimum Pulse Width: 'clkgencore|altpll_component|pll|clk[1]'
101. Fast Model Minimum Pulse Width: 'clk_25mhz_pad'
102. Setup Times
103. Hold Times
104. Clock to Output Times
105. Minimum Clock to Output Times
106. Output Enable Times
107. Minimum Output Enable Times
108. Output Disable Times
109. Minimum Output Disable Times
110. Multicorner Timing Analysis Summary
111. Setup Times
112. Hold Times
113. Clock to Output Times
114. Minimum Clock to Output Times
115. Setup Transfers
116. Hold Transfers
117. Recovery Transfers
118. Removal Transfers
119. Report TCCS
120. Report RSKM
121. Unconstrained Paths
122. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; ts7300_top                                                      ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C8Q208C8                                                     ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+------------------------------------------+-------------------------------------------------+
; Clock Name                                  ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master        ; Source                                   ; Targets                                         ;
+---------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+------------------------------------------+-------------------------------------------------+
; bd_oe_pad                                   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                          ; { bd_oe_pad }                                   ;
; clk_25mhz_pad                               ; Base      ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                          ; { clk_25mhz_pad }                               ;
; clkgencore|altpll_component|pll|clk[1]      ; Generated ; 13.333 ; 75.0 MHz   ; 0.000 ; 6.666  ; 50.00      ; 1         ; 3           ;       ;        ;           ;            ; false    ; clk_25mhz_pad ; clkgencore|altpll_component|pll|inclk[0] ; { clkgencore|altpll_component|pll|clk[1] }      ;
; ep93xx_end_q                                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                          ; { ep93xx_end_q }                                ;
; start_cycle_pad                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                          ; { start_cycle_pad }                             ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                          ; { ts7300_usercore:usercore|pwm:PWM_1|slow_clk } ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                          ; { ts7300_usercore:usercore|pwm:PWM_2|slow_clk } ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                          ; { ts7300_usercore:usercore|pwm:PWM_3|slow_clk } ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                          ; { ts7300_usercore:usercore|pwm:PWM_4|slow_clk } ;
+---------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+------------------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                     ;
+-------------+-----------------+---------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                  ; Note                                                          ;
+-------------+-----------------+---------------------------------------------+---------------------------------------------------------------+
; 130.11 MHz  ; 130.11 MHz      ; clkgencore|altpll_component|pll|clk[1]      ;                                                               ;
; 259.81 MHz  ; 259.81 MHz      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;                                                               ;
; 272.85 MHz  ; 272.85 MHz      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;                                                               ;
; 275.63 MHz  ; 275.63 MHz      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;                                                               ;
; 290.28 MHz  ; 290.28 MHz      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;                                                               ;
; 496.03 MHz  ; 340.02 MHz      ; bd_oe_pad                                   ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1307.19 MHz ; 340.02 MHz      ; start_cycle_pad                             ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+---------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------+
; Slow Model Setup Summary                                             ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clkgencore|altpll_component|pll|clk[1]      ; -6.476 ; -907.690      ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; -5.484 ; -35.036       ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; -4.931 ; -34.851       ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; -4.612 ; -28.668       ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; -4.525 ; -33.709       ;
; bd_oe_pad                                   ; -0.817 ; -1.325        ;
; start_cycle_pad                             ; 0.235  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Slow Model Hold Summary                                              ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clkgencore|altpll_component|pll|clk[1]      ; -3.588 ; -16.193       ;
; start_cycle_pad                             ; 0.153  ; 0.000         ;
; bd_oe_pad                                   ; 0.499  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.499  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.499  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.499  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.499  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Slow Model Recovery Summary                                          ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; -4.189 ; -4.189        ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; -3.824 ; -3.824        ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; -3.746 ; -3.746        ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; -3.316 ; -3.316        ;
; ep93xx_end_q                                ; -2.340 ; -2.340        ;
; start_cycle_pad                             ; 1.286  ; 0.000         ;
; bd_oe_pad                                   ; 1.291  ; 0.000         ;
; clkgencore|altpll_component|pll|clk[1]      ; 8.327  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Slow Model Removal Summary                                           ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; bd_oe_pad                                   ; -1.057 ; -2.114        ;
; start_cycle_pad                             ; -1.052 ; -1.052        ;
; clkgencore|altpll_component|pll|clk[1]      ; 1.570  ; 0.000         ;
; ep93xx_end_q                                ; 2.574  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 3.051  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 3.481  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 3.559  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 3.924  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                               ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; start_cycle_pad                             ; -1.941 ; -39.041       ;
; bd_oe_pad                                   ; -1.941 ; -4.909        ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; -0.742 ; -13.356       ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; -0.742 ; -13.356       ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; -0.742 ; -13.356       ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; -0.742 ; -13.356       ;
; ep93xx_end_q                                ; -0.742 ; -1.484        ;
; clkgencore|altpll_component|pll|clk[1]      ; 5.424  ; 0.000         ;
; clk_25mhz_pad                               ; 20.000 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clkgencore|altpll_component|pll|clk[1]'                                                                                                              ;
+--------+--------------------+---------------------------------------+-----------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                               ; Launch Clock    ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+---------------------------------------+-----------------+----------------------------------------+--------------+------------+------------+
; -6.476 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[0]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.988      ; 7.505      ;
; -6.447 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.997      ; 7.485      ;
; -6.445 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[12] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.997      ; 7.483      ;
; -6.445 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[7]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.997      ; 7.483      ;
; -6.443 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[3]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.976      ; 7.460      ;
; -6.425 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[0]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.977      ; 7.443      ;
; -6.418 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[2]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.967      ; 7.426      ;
; -6.417 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[1]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.967      ; 7.425      ;
; -6.396 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.986      ; 7.423      ;
; -6.394 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[12] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.986      ; 7.421      ;
; -6.394 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[7]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.986      ; 7.421      ;
; -6.392 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[3]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.965      ; 7.398      ;
; -6.389 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[0]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.977      ; 7.407      ;
; -6.370 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[5]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.976      ; 7.387      ;
; -6.367 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[2]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.956      ; 7.364      ;
; -6.366 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[1]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.956      ; 7.363      ;
; -6.360 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.986      ; 7.387      ;
; -6.358 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[12] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.986      ; 7.385      ;
; -6.358 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[7]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.986      ; 7.385      ;
; -6.356 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[3]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.965      ; 7.362      ;
; -6.333 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[15] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.994      ; 7.368      ;
; -6.331 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[2]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.956      ; 7.328      ;
; -6.330 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[1]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.956      ; 7.327      ;
; -6.329 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[13] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.994      ; 7.364      ;
; -6.329 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[10] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.994      ; 7.364      ;
; -6.326 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[9]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.993      ; 7.360      ;
; -6.319 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[5]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.965      ; 7.325      ;
; -6.283 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[5]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.965      ; 7.289      ;
; -6.282 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[15] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.983      ; 7.306      ;
; -6.278 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[13] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.983      ; 7.302      ;
; -6.278 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[10] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.983      ; 7.302      ;
; -6.275 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[9]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.982      ; 7.298      ;
; -6.246 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[15] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.983      ; 7.270      ;
; -6.242 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[13] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.983      ; 7.266      ;
; -6.242 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[10] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.983      ; 7.266      ;
; -6.239 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[9]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.982      ; 7.262      ;
; -6.161 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[0]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.977      ; 7.179      ;
; -6.159 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[0]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.977      ; 7.177      ;
; -6.152 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[6]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.976      ; 7.169      ;
; -6.132 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.986      ; 7.159      ;
; -6.130 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.986      ; 7.157      ;
; -6.130 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[12] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.986      ; 7.157      ;
; -6.130 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[7]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.986      ; 7.157      ;
; -6.128 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[12] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.986      ; 7.155      ;
; -6.128 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[7]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.986      ; 7.155      ;
; -6.128 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[3]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.965      ; 7.134      ;
; -6.126 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[3]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.965      ; 7.132      ;
; -6.123 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[0]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.977      ; 7.141      ;
; -6.123 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[0]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.977      ; 7.141      ;
; -6.103 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[2]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.956      ; 7.100      ;
; -6.102 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[1]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.956      ; 7.099      ;
; -6.101 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[2]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.956      ; 7.098      ;
; -6.101 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[6]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.965      ; 7.107      ;
; -6.100 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[1]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.956      ; 7.097      ;
; -6.094 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.986      ; 7.121      ;
; -6.094 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.986      ; 7.121      ;
; -6.092 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[12] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.986      ; 7.119      ;
; -6.092 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[7]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.986      ; 7.119      ;
; -6.092 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[12] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.986      ; 7.119      ;
; -6.092 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[7]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.986      ; 7.119      ;
; -6.090 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[3]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.965      ; 7.096      ;
; -6.090 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[3]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.965      ; 7.096      ;
; -6.065 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[2]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.956      ; 7.062      ;
; -6.065 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[2]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.956      ; 7.062      ;
; -6.065 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[6]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.965      ; 7.071      ;
; -6.064 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[1]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.956      ; 7.061      ;
; -6.064 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[1]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.956      ; 7.061      ;
; -6.056 ; ep93xx_address[17] ; ts7300_usercore:usercore|dummyreg[0]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.977      ; 7.074      ;
; -6.055 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[5]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.965      ; 7.061      ;
; -6.053 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[5]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.965      ; 7.059      ;
; -6.027 ; ep93xx_address[17] ; ts7300_usercore:usercore|dummyreg[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.986      ; 7.054      ;
; -6.025 ; ep93xx_address[17] ; ts7300_usercore:usercore|dummyreg[12] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.986      ; 7.052      ;
; -6.025 ; ep93xx_address[17] ; ts7300_usercore:usercore|dummyreg[7]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.986      ; 7.052      ;
; -6.023 ; ep93xx_address[17] ; ts7300_usercore:usercore|dummyreg[3]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.965      ; 7.029      ;
; -6.018 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[15] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.983      ; 7.042      ;
; -6.017 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[5]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.965      ; 7.023      ;
; -6.017 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[5]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.965      ; 7.023      ;
; -6.016 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[15] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.983      ; 7.040      ;
; -6.014 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[13] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.983      ; 7.038      ;
; -6.014 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[10] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.983      ; 7.038      ;
; -6.012 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[13] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.983      ; 7.036      ;
; -6.012 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[10] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.983      ; 7.036      ;
; -6.011 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[9]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.982      ; 7.034      ;
; -6.009 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[9]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.982      ; 7.032      ;
; -5.998 ; ep93xx_address[17] ; ts7300_usercore:usercore|dummyreg[2]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.956      ; 6.995      ;
; -5.997 ; ep93xx_address[17] ; ts7300_usercore:usercore|dummyreg[1]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.956      ; 6.994      ;
; -5.980 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[15] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.983      ; 7.004      ;
; -5.980 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[15] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.983      ; 7.004      ;
; -5.976 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[13] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.983      ; 7.000      ;
; -5.976 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[10] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.983      ; 7.000      ;
; -5.976 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[13] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.983      ; 7.000      ;
; -5.976 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[10] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.983      ; 7.000      ;
; -5.973 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[9]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.982      ; 6.996      ;
; -5.973 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[9]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.982      ; 6.996      ;
; -5.950 ; ep93xx_address[17] ; ts7300_usercore:usercore|dummyreg[5]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.965      ; 6.956      ;
; -5.913 ; ep93xx_address[17] ; ts7300_usercore:usercore|dummyreg[15] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.983      ; 6.937      ;
; -5.909 ; ep93xx_address[17] ; ts7300_usercore:usercore|dummyreg[13] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.983      ; 6.933      ;
; -5.909 ; ep93xx_address[17] ; ts7300_usercore:usercore|dummyreg[10] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.983      ; 6.933      ;
; -5.906 ; ep93xx_address[17] ; ts7300_usercore:usercore|dummyreg[9]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.982      ; 6.929      ;
; -5.837 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[6]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.965      ; 6.843      ;
+--------+--------------------+---------------------------------------+-----------------+----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -5.484 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.490     ; 4.035      ;
; -5.179 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.490     ; 3.730      ;
; -5.132 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.490     ; 3.683      ;
; -5.053 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.490     ; 3.604      ;
; -5.007 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.490     ; 3.558      ;
; -4.959 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.490     ; 3.510      ;
; -4.657 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.490     ; 3.208      ;
; -4.137 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.490     ; 2.688      ;
; -3.694 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.480     ; 2.255      ;
; -3.694 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.480     ; 2.255      ;
; -3.694 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.480     ; 2.255      ;
; -3.694 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.480     ; 2.255      ;
; -3.694 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.480     ; 2.255      ;
; -3.694 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.480     ; 2.255      ;
; -3.694 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.480     ; 2.255      ;
; -3.694 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.480     ; 2.255      ;
; -3.679 ; ts7300_usercore:usercore|PWM_enable_B                ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.487     ; 2.233      ;
; -2.849 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; -0.009     ; 3.880      ;
; -2.677 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; -0.009     ; 3.708      ;
; -2.642 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; -0.009     ; 3.673      ;
; -2.469 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; -0.009     ; 3.500      ;
; -2.323 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; -0.009     ; 3.354      ;
; -2.296 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; -0.009     ; 3.327      ;
; -2.160 ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; -0.009     ; 3.191      ;
; -1.408 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.448      ;
; -1.364 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.404      ;
; -1.322 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.362      ;
; -1.278 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.318      ;
; -1.270 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.310      ;
; -1.258 ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; -0.009     ; 2.289      ;
; -1.237 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.277      ;
; -1.236 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.276      ;
; -1.192 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.232      ;
; -1.184 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.224      ;
; -1.151 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.191      ;
; -1.150 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.190      ;
; -1.106 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.146      ;
; -1.098 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.138      ;
; -1.093 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.133      ;
; -1.066 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.106      ;
; -1.065 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.105      ;
; -1.064 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.104      ;
; -1.020 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.060      ;
; -1.012 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.052      ;
; -1.007 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.047      ;
; -0.980 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.020      ;
; -0.979 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.019      ;
; -0.978 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.018      ;
; -0.934 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.974      ;
; -0.932 ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.972      ;
; -0.926 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.966      ;
; -0.921 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.961      ;
; -0.501 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.541      ;
; -0.500 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.540      ;
; -0.499 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.539      ;
; -0.456 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.496      ;
; -0.453 ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.493      ;
; -0.447 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.487      ;
; -0.442 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.482      ;
; -0.030 ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.070      ;
; 0.235  ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.805      ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -4.931 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.479     ; 3.493      ;
; -4.795 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.479     ; 3.357      ;
; -4.759 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.479     ; 3.321      ;
; -4.624 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.479     ; 3.186      ;
; -4.588 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.479     ; 3.150      ;
; -4.452 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.479     ; 3.014      ;
; -4.366 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.479     ; 2.928      ;
; -3.740 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.492     ; 2.289      ;
; -3.740 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.492     ; 2.289      ;
; -3.740 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.492     ; 2.289      ;
; -3.740 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.492     ; 2.289      ;
; -3.740 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.492     ; 2.289      ;
; -3.740 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.492     ; 2.289      ;
; -3.740 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.492     ; 2.289      ;
; -3.740 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.492     ; 2.289      ;
; -3.463 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.479     ; 2.025      ;
; -3.227 ; ts7300_usercore:usercore|PWM_enable_C                ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.497     ; 1.771      ;
; -2.665 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.002      ; 3.707      ;
; -2.404 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.002      ; 3.446      ;
; -2.252 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.002      ; 3.294      ;
; -2.214 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.002      ; 3.256      ;
; -2.079 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.002      ; 3.121      ;
; -2.041 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.002      ; 3.083      ;
; -2.040 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 3.080      ;
; -1.955 ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.002      ; 2.997      ;
; -1.954 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.994      ;
; -1.868 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.908      ;
; -1.782 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.822      ;
; -1.696 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.736      ;
; -1.610 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.650      ;
; -1.392 ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.002      ; 2.434      ;
; -1.350 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.390      ;
; -1.275 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.315      ;
; -1.264 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.304      ;
; -1.237 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.277      ;
; -1.189 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.229      ;
; -1.178 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.218      ;
; -1.151 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.191      ;
; -1.133 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.173      ;
; -1.103 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.143      ;
; -1.103 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.143      ;
; -1.092 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.132      ;
; -1.066 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.106      ;
; -1.065 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.105      ;
; -1.017 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.057      ;
; -1.017 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.057      ;
; -1.006 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.046      ;
; -0.981 ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.021      ;
; -0.980 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.020      ;
; -0.979 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.019      ;
; -0.931 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.971      ;
; -0.931 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.971      ;
; -0.920 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.960      ;
; -0.501 ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.541      ;
; -0.500 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.540      ;
; -0.499 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.539      ;
; -0.454 ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.494      ;
; -0.452 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.492      ;
; -0.452 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.492      ;
; -0.442 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.482      ;
; 0.235  ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.805      ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -4.612 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.481     ; 3.172      ;
; -4.512 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.481     ; 3.072      ;
; -4.436 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.481     ; 2.996      ;
; -4.396 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.481     ; 2.956      ;
; -4.385 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.481     ; 2.945      ;
; -4.213 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.481     ; 2.773      ;
; -3.955 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.481     ; 2.515      ;
; -3.749 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.481     ; 2.309      ;
; -3.747 ; ts7300_usercore:usercore|PWM_enable_A                ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.490     ; 2.298      ;
; -3.007 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.481     ; 1.567      ;
; -3.007 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.481     ; 1.567      ;
; -3.007 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.481     ; 1.567      ;
; -3.007 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.481     ; 1.567      ;
; -3.007 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.481     ; 1.567      ;
; -3.007 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.481     ; 1.567      ;
; -3.007 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.481     ; 1.567      ;
; -3.007 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.481     ; 1.567      ;
; -2.628 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.002     ; 3.666      ;
; -2.314 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.002     ; 3.352      ;
; -2.190 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.002     ; 3.228      ;
; -2.142 ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.002     ; 3.180      ;
; -2.103 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.002     ; 3.141      ;
; -2.017 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.002     ; 3.055      ;
; -1.872 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.002     ; 2.910      ;
; -1.410 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.450      ;
; -1.355 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.395      ;
; -1.324 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.364      ;
; -1.308 ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.002     ; 2.346      ;
; -1.269 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.309      ;
; -1.269 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.309      ;
; -1.238 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.278      ;
; -1.183 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.223      ;
; -1.183 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.223      ;
; -1.179 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.219      ;
; -1.152 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.192      ;
; -1.139 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.179      ;
; -1.097 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.137      ;
; -1.097 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.137      ;
; -1.093 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.133      ;
; -1.066 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.106      ;
; -1.053 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.093      ;
; -1.011 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.051      ;
; -1.011 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.051      ;
; -1.008 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.048      ;
; -1.007 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.047      ;
; -0.980 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.020      ;
; -0.967 ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.007      ;
; -0.967 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.007      ;
; -0.925 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.965      ;
; -0.925 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.965      ;
; -0.922 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.962      ;
; -0.921 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.961      ;
; -0.735 ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.775      ;
; -0.503 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.543      ;
; -0.487 ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.527      ;
; -0.487 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.527      ;
; -0.447 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.487      ;
; -0.446 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.486      ;
; -0.443 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.483      ;
; -0.442 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.482      ;
; 0.235  ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.805      ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -4.525 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.432     ; 3.134      ;
; -4.489 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.432     ; 3.098      ;
; -4.403 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.432     ; 3.012      ;
; -4.273 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.432     ; 2.882      ;
; -4.126 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.432     ; 2.735      ;
; -4.067 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.432     ; 2.676      ;
; -3.991 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.432     ; 2.600      ;
; -3.955 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.432     ; 2.564      ;
; -3.673 ; ts7300_usercore:usercore|PWM_enable_D                ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.437     ; 2.277      ;
; -3.648 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.429     ; 2.260      ;
; -3.648 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.429     ; 2.260      ;
; -3.648 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.429     ; 2.260      ;
; -3.648 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.429     ; 2.260      ;
; -3.648 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.429     ; 2.260      ;
; -3.648 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.429     ; 2.260      ;
; -3.648 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.429     ; 2.260      ;
; -3.648 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.429     ; 2.260      ;
; -2.445 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.001     ; 3.484      ;
; -2.325 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.001     ; 3.364      ;
; -2.269 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.001     ; 3.308      ;
; -2.200 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.001     ; 3.239      ;
; -2.159 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.001     ; 3.198      ;
; -1.966 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.001     ; 3.005      ;
; -1.795 ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.001     ; 2.834      ;
; -1.493 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.533      ;
; -1.452 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.492      ;
; -1.407 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.447      ;
; -1.371 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.411      ;
; -1.366 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.406      ;
; -1.321 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.361      ;
; -1.285 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.325      ;
; -1.280 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.320      ;
; -1.235 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.275      ;
; -1.224 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.264      ;
; -1.199 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.239      ;
; -1.194 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.234      ;
; -1.149 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.189      ;
; -1.138 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.178      ;
; -1.113 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.153      ;
; -1.108 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.148      ;
; -1.089 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.129      ;
; -1.053 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.093      ;
; -1.052 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.092      ;
; -1.027 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.067      ;
; -1.003 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.043      ;
; -0.967 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.007      ;
; -0.966 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.006      ;
; -0.959 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.999      ;
; -0.918 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.958      ;
; -0.917 ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.957      ;
; -0.917 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.957      ;
; -0.889 ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.001     ; 1.928      ;
; -0.487 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.527      ;
; -0.486 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.526      ;
; -0.482 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.522      ;
; -0.440 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.480      ;
; -0.438 ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.478      ;
; -0.438 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.478      ;
; -0.438 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.478      ;
; -0.307 ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.347      ;
; 0.235  ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.805      ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'bd_oe_pad'                                                                                         ;
+--------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node       ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+
; -0.817 ; start_cycle_posedge ; bd_oe_negedge ; start_cycle_pad ; bd_oe_pad   ; 0.500        ; 0.003      ; 1.360      ;
; -0.508 ; bd_oe_negedge       ; bd_oe_posedge ; bd_oe_pad       ; bd_oe_pad   ; 0.500        ; 0.000      ; 1.048      ;
; 0.235  ; bd_oe_posedge       ; bd_oe_posedge ; bd_oe_pad       ; bd_oe_pad   ; 1.000        ; 0.000      ; 0.805      ;
; 0.235  ; bd_oe_negedge       ; bd_oe_negedge ; bd_oe_pad       ; bd_oe_pad   ; 1.000        ; 0.000      ; 0.805      ;
+--------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'start_cycle_pad'                                                                                            ;
+-------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+
; 0.235 ; start_cycle_posedge ; start_cycle_posedge ; start_cycle_pad ; start_cycle_pad ; 1.000        ; 0.000      ; 0.805      ;
; 0.581 ; start_cycle_negedge ; start_cycle_posedge ; ep93xx_end_q    ; start_cycle_pad ; 1.000        ; 1.741      ; 2.200      ;
+-------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clkgencore|altpll_component|pll|clk[1]'                                                                                                                                                                                        ;
+--------+--------------------------------------------------+------------------------------------------------------+---------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                              ; Launch Clock                                ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+------------------------------------------------------+---------------------------------------------+----------------------------------------+--------------+------------+------------+
; -3.588 ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk          ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 3.783      ; 0.805      ;
; -3.588 ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk          ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 3.783      ; 0.805      ;
; -3.588 ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk          ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 3.783      ; 0.805      ;
; -3.588 ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk          ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 3.783      ; 0.805      ;
; -3.588 ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk          ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 3.783      ; 0.805      ;
; -3.588 ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk          ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 3.783      ; 0.805      ;
; -3.579 ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk          ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 3.774      ; 0.805      ;
; -3.579 ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk          ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 3.774      ; 0.805      ;
; -1.820 ; start_cycle_negedge                              ; start_cycle_negedge_q                                ; ep93xx_end_q                                ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 2.740      ; 1.226      ;
; -0.030 ; start_cycle_posedge                              ; start_cycle_posedge_q                                ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.971      ; 1.247      ;
; 0.086  ; bd_oe_negedge                                    ; bd_oe_negedge_q                                      ; bd_oe_pad                                   ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.968      ; 1.360      ;
; 0.105  ; ep93xx_address[1]                                ; epwbm_done32                                         ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.971      ; 1.382      ;
; 0.105  ; ep93xx_address[1]                                ; epwbm_done                                           ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.971      ; 1.382      ;
; 0.499  ; ep93xx_end                                       ; ep93xx_end                                           ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; ts7300_usercore:usercore|PWM_enable_D            ; ts7300_usercore:usercore|PWM_enable_D                ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; ts7300_usercore:usercore|PWM_enable_B            ; ts7300_usercore:usercore|PWM_enable_B                ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; ts7300_usercore:usercore|PWM_enable_C            ; ts7300_usercore:usercore|PWM_enable_C                ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; epwbm_done32                                     ; epwbm_done32                                         ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; epwbm_done                                       ; epwbm_done                                           ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; epwbm_stb_o                                      ; epwbm_stb_o                                          ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; ts7300_usercore:usercore|PWM_enable_A            ; ts7300_usercore:usercore|PWM_enable_A                ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; ts7300_usercore:usercore|PWM_not_reset           ; ts7300_usercore:usercore|PWM_not_reset               ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.621  ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig   ; ts7300_usercore:usercore|dummyreg[2]                 ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 1.481      ; 2.408      ;
; 0.643  ; bd_oe_posedge                                    ; ep93xx_end                                           ; bd_oe_pad                                   ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.968      ; 1.917      ;
; 0.714  ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig   ; ts7300_usercore:usercore|dummyreg[1]                 ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 1.480      ; 2.500      ;
; 0.750  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[11]  ; ep93xx_dat_latch[11]                                 ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.056      ;
; 0.753  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[15] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[15]     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.059      ;
; 0.847  ; epwbm_we_o                                       ; ts7300_usercore:usercore|PWM_enable_A                ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.983      ; 2.136      ;
; 0.848  ; epwbm_we_o                                       ; ts7300_usercore:usercore|PWM_enable_D                ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.983      ; 2.137      ;
; 0.906  ; epwbm_dat_o[2]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[2]       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.212      ;
; 0.963  ; ts7300_usercore:usercore|dummyreg[2]             ; ep93xx_dat_latch[2]                                  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.269      ;
; 1.036  ; ts7300_usercore:usercore|dummyreg[1]             ; ep93xx_dat_latch[1]                                  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.342      ;
; 1.073  ; ts7300_usercore:usercore|dio2_enable[0]          ; ts7300_usercore:usercore|dummyreg[0]                 ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.379      ;
; 1.114  ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig   ; ts7300_usercore:usercore|dummyreg[0]                 ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 1.495      ; 2.915      ;
; 1.114  ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig   ; ts7300_usercore:usercore|dummyreg[3]                 ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 1.430      ; 2.850      ;
; 1.159  ; epwbm_dat_o[13]                                  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[13]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.465      ;
; 1.166  ; epwbm_dat_o[9]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[9]       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.472      ;
; 1.167  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[0]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[0]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.473      ;
; 1.167  ; epwbm_dat_o[4]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[4]       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.473      ;
; 1.169  ; epwbm_dat_o[10]                                  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[10]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.475      ;
; 1.172  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[0]   ; ep93xx_dat_latch[0]                                  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.478      ;
; 1.174  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[12]  ; ep93xx_dat_latch[12]                                 ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.480      ;
; 1.175  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[1]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[1]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.481      ;
; 1.176  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[2]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[2]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.482      ;
; 1.176  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[9]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[9]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.482      ;
; 1.177  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[4]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[4]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[7]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[7]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[11] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[11]     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[13] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[13]     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[14] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[14]     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.483      ;
; 1.209  ; start_cycle_posedge_q                            ; epwbm_stb_o                                          ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.515      ;
; 1.210  ; epwbm_dat_o[7]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[7]       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.516      ;
; 1.222  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[6]   ; ep93xx_dat_latch[6]                                  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.528      ;
; 1.225  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[3]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[3]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[8]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[8]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[10] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[10]     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.531      ;
; 1.226  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[5]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[5]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[6]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[6]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[12] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[12]     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.532      ;
; 1.230  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[15]  ; ep93xx_dat_latch[15]                                 ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.536      ;
; 1.232  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[3]   ; ep93xx_dat_latch[3]                                  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.538      ;
; 1.233  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[5]   ; ep93xx_dat_latch[5]                                  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.539      ;
; 1.274  ; epwbm_we_o                                       ; ts7300_usercore:usercore|PWM_enable_C                ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.983      ; 2.563      ;
; 1.423  ; ep93xx_end                                       ; bd_oe_negedge_q                                      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.729      ;
; 1.446  ; ep93xx_end                                       ; epwbm_stb_o                                          ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.752      ;
; 1.457  ; ep93xx_end                                       ; epwbm_done                                           ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.763      ;
; 1.458  ; ep93xx_end                                       ; epwbm_done32                                         ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.764      ;
; 1.459  ; ep93xx_end                                       ; start_cycle_posedge_q                                ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.765      ;
; 1.461  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[4]   ; ts7300_usercore:usercore|DUTY_CYCLEC[4]              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.012      ; 1.779      ;
; 1.468  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[7]   ; ep93xx_dat_latch[7]                                  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.772      ;
; 1.471  ; ts7300_usercore:usercore|dummyreg[31]            ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[10]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 1.766      ;
; 1.474  ; ts7300_usercore:usercore|dummyreg[31]            ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[14]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 1.769      ;
; 1.474  ; ts7300_usercore:usercore|dummyreg[31]            ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[9]       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 1.769      ;
; 1.477  ; ts7300_usercore:usercore|dummyreg[31]            ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[7]       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 1.772      ;
; 1.478  ; ts7300_usercore:usercore|dummyreg[31]            ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[2]       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 1.773      ;
; 1.496  ; ts7300_usercore:usercore|dummyreg[13]            ; ep93xx_dat_latch[13]                                 ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.027     ; 1.775      ;
; 1.499  ; epwbm_dat_o[15]                                  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[15]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 1.797      ;
; 1.519  ; start_cycle_posedge_q                            ; ep93xx_end                                           ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.825      ;
; 1.520  ; epwbm_done                                       ; epwbm_stb_o                                          ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.826      ;
; 1.532  ; epwbm_dat_o[3]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[3]       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.836      ;
; 1.590  ; ts7300_usercore:usercore|dummyreg[6]             ; ep93xx_dat_latch[6]                                  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.013     ; 1.883      ;
; 1.611  ; epwbm_done32                                     ; epwbm_done                                           ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.917      ;
; 1.616  ; ts7300_usercore:usercore|DUTY_CYCLEB[4]          ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.915      ;
; 1.620  ; ts7300_usercore:usercore|DUTY_CYCLEB[5]          ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.919      ;
; 1.627  ; ep93xx_address[19]                               ; ts7300_usercore:usercore|PWM_enable_C                ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.972      ; 2.905      ;
; 1.628  ; ep93xx_address[4]                                ; ts7300_usercore:usercore|PWM_enable_C                ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.983      ; 2.917      ;
; 1.636  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[1]   ; ts7300_usercore:usercore|DUTY_CYCLEC[1]              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.012      ; 1.954      ;
; 1.644  ; ts7300_usercore:usercore|DUTY_CYCLEB[0]          ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.943      ;
; 1.645  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[0]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[1]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.951      ;
; 1.648  ; epwbm_dat_o[11]                                  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[11]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.028      ; 1.982      ;
; 1.650  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[2]   ; ts7300_usercore:usercore|DUTY_CYCLEC[2]              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.012      ; 1.968      ;
; 1.654  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[1]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[2]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.960      ;
; 1.655  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[2]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[3]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.961      ;
; 1.655  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[9]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[10]     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.961      ;
; 1.656  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[14] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[15]     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[13] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[14]     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[4]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[5]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[11] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[12]     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.962      ;
; 1.658  ; ts7300_usercore:usercore|DUTY_CYCLEC[0]          ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.027     ; 1.937      ;
; 1.659  ; ts7300_usercore:usercore|DUTY_CYCLEA[6]          ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.021     ; 1.944      ;
+--------+--------------------------------------------------+------------------------------------------------------+---------------------------------------------+----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'start_cycle_pad'                                                                                             ;
+-------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+
; 0.153 ; start_cycle_negedge ; start_cycle_posedge ; ep93xx_end_q    ; start_cycle_pad ; 0.000        ; 1.741      ; 2.200      ;
; 0.499 ; start_cycle_posedge ; start_cycle_posedge ; start_cycle_pad ; start_cycle_pad ; 0.000        ; 0.000      ; 0.805      ;
+-------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'bd_oe_pad'                                                                                         ;
+-------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node           ; To Node       ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+
; 0.499 ; bd_oe_posedge       ; bd_oe_posedge ; bd_oe_pad       ; bd_oe_pad   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bd_oe_negedge       ; bd_oe_negedge ; bd_oe_pad       ; bd_oe_pad   ; 0.000        ; 0.000      ; 0.805      ;
; 1.242 ; bd_oe_negedge       ; bd_oe_posedge ; bd_oe_pad       ; bd_oe_pad   ; -0.500       ; 0.000      ; 1.048      ;
; 1.551 ; start_cycle_posedge ; bd_oe_negedge ; start_cycle_pad ; bd_oe_pad   ; -0.500       ; 0.003      ; 1.360      ;
+-------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.499 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.805      ;
; 1.176 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.483      ;
; 1.180 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.486      ;
; 1.181 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.487      ;
; 1.221 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.527      ;
; 1.237 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.543      ;
; 1.469 ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.775      ;
; 1.655 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.961      ;
; 1.656 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.962      ;
; 1.659 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.965      ;
; 1.659 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.965      ;
; 1.701 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.007      ;
; 1.701 ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.007      ;
; 1.714 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.020      ;
; 1.741 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.047      ;
; 1.742 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.048      ;
; 1.745 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.051      ;
; 1.745 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.051      ;
; 1.787 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.093      ;
; 1.800 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.106      ;
; 1.827 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.133      ;
; 1.831 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.137      ;
; 1.831 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.137      ;
; 1.873 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.179      ;
; 1.886 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.192      ;
; 1.913 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.219      ;
; 1.917 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.223      ;
; 1.917 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.223      ;
; 1.972 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.278      ;
; 2.003 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.309      ;
; 2.003 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.309      ;
; 2.042 ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.002     ; 2.346      ;
; 2.058 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.364      ;
; 2.089 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.395      ;
; 2.144 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.450      ;
; 2.606 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.002     ; 2.910      ;
; 2.742 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.481     ; 1.567      ;
; 2.742 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.481     ; 1.567      ;
; 2.742 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.481     ; 1.567      ;
; 2.742 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.481     ; 1.567      ;
; 2.742 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.481     ; 1.567      ;
; 2.742 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.481     ; 1.567      ;
; 2.742 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.481     ; 1.567      ;
; 2.742 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.481     ; 1.567      ;
; 2.751 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.002     ; 3.055      ;
; 2.837 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.002     ; 3.141      ;
; 2.876 ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.002     ; 3.180      ;
; 2.924 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.002     ; 3.228      ;
; 3.048 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.002     ; 3.352      ;
; 3.362 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.002     ; 3.666      ;
; 3.482 ; ts7300_usercore:usercore|PWM_enable_A                ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.490     ; 2.298      ;
; 3.484 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.481     ; 2.309      ;
; 3.690 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.481     ; 2.515      ;
; 3.948 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.481     ; 2.773      ;
; 4.120 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.481     ; 2.945      ;
; 4.131 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.481     ; 2.956      ;
; 4.171 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.481     ; 2.996      ;
; 4.247 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.481     ; 3.072      ;
; 4.347 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.481     ; 3.172      ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.499 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.805      ;
; 0.764 ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.070      ;
; 1.176 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.482      ;
; 1.181 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.487      ;
; 1.187 ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.493      ;
; 1.190 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.496      ;
; 1.233 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.539      ;
; 1.234 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.540      ;
; 1.235 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.541      ;
; 1.655 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.961      ;
; 1.660 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.966      ;
; 1.666 ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.972      ;
; 1.668 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.974      ;
; 1.712 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.018      ;
; 1.713 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.019      ;
; 1.714 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.020      ;
; 1.741 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.047      ;
; 1.746 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.052      ;
; 1.754 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.060      ;
; 1.798 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.104      ;
; 1.799 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.105      ;
; 1.800 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.106      ;
; 1.827 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.133      ;
; 1.832 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.138      ;
; 1.840 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.146      ;
; 1.884 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.190      ;
; 1.885 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.191      ;
; 1.918 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.224      ;
; 1.926 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.232      ;
; 1.970 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.276      ;
; 1.971 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.277      ;
; 1.992 ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.009     ; 2.289      ;
; 2.004 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.310      ;
; 2.012 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.318      ;
; 2.056 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.362      ;
; 2.098 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.404      ;
; 2.142 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.448      ;
; 2.894 ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.009     ; 3.191      ;
; 3.030 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.009     ; 3.327      ;
; 3.057 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.009     ; 3.354      ;
; 3.203 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.009     ; 3.500      ;
; 3.376 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.009     ; 3.673      ;
; 3.411 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.009     ; 3.708      ;
; 3.414 ; ts7300_usercore:usercore|PWM_enable_B                ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.487     ; 2.233      ;
; 3.429 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.480     ; 2.255      ;
; 3.429 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.480     ; 2.255      ;
; 3.429 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.480     ; 2.255      ;
; 3.429 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.480     ; 2.255      ;
; 3.429 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.480     ; 2.255      ;
; 3.429 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.480     ; 2.255      ;
; 3.429 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.480     ; 2.255      ;
; 3.429 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.480     ; 2.255      ;
; 3.583 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.009     ; 3.880      ;
; 3.872 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.490     ; 2.688      ;
; 4.392 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.490     ; 3.208      ;
; 4.694 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.490     ; 3.510      ;
; 4.742 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.490     ; 3.558      ;
; 4.788 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.490     ; 3.604      ;
; 4.867 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.490     ; 3.683      ;
; 4.914 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.490     ; 3.730      ;
; 5.219 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.490     ; 4.035      ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.499 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.805      ;
; 1.176 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.482      ;
; 1.186 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.492      ;
; 1.186 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.492      ;
; 1.188 ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.494      ;
; 1.233 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.539      ;
; 1.234 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.540      ;
; 1.235 ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.541      ;
; 1.654 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.960      ;
; 1.665 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.971      ;
; 1.665 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.971      ;
; 1.713 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.019      ;
; 1.714 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.020      ;
; 1.715 ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.021      ;
; 1.740 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.046      ;
; 1.751 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.057      ;
; 1.751 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.057      ;
; 1.799 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.105      ;
; 1.800 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.106      ;
; 1.826 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.132      ;
; 1.837 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.143      ;
; 1.837 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.143      ;
; 1.867 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.173      ;
; 1.885 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.191      ;
; 1.912 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.218      ;
; 1.923 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.229      ;
; 1.971 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.277      ;
; 1.998 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.304      ;
; 2.009 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.315      ;
; 2.084 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.390      ;
; 2.126 ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.002      ; 2.434      ;
; 2.344 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.650      ;
; 2.430 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.736      ;
; 2.516 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.822      ;
; 2.602 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.908      ;
; 2.688 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.994      ;
; 2.689 ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.002      ; 2.997      ;
; 2.774 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 3.080      ;
; 2.775 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.002      ; 3.083      ;
; 2.813 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.002      ; 3.121      ;
; 2.948 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.002      ; 3.256      ;
; 2.962 ; ts7300_usercore:usercore|PWM_enable_C                ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.497     ; 1.771      ;
; 2.986 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.002      ; 3.294      ;
; 3.138 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.002      ; 3.446      ;
; 3.198 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.479     ; 2.025      ;
; 3.399 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.002      ; 3.707      ;
; 3.475 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.492     ; 2.289      ;
; 3.475 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.492     ; 2.289      ;
; 3.475 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.492     ; 2.289      ;
; 3.475 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.492     ; 2.289      ;
; 3.475 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.492     ; 2.289      ;
; 3.475 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.492     ; 2.289      ;
; 3.475 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.492     ; 2.289      ;
; 3.475 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.492     ; 2.289      ;
; 4.101 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.479     ; 2.928      ;
; 4.187 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.479     ; 3.014      ;
; 4.323 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.479     ; 3.150      ;
; 4.359 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.479     ; 3.186      ;
; 4.494 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.479     ; 3.321      ;
; 4.530 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.479     ; 3.357      ;
; 4.666 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.479     ; 3.493      ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.499 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.805      ;
; 1.041 ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.347      ;
; 1.172 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.478      ;
; 1.174 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.480      ;
; 1.216 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.522      ;
; 1.220 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.526      ;
; 1.221 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.527      ;
; 1.623 ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.001     ; 1.928      ;
; 1.651 ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.957      ;
; 1.651 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.957      ;
; 1.652 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.958      ;
; 1.693 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.999      ;
; 1.700 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.006      ;
; 1.701 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.007      ;
; 1.737 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.043      ;
; 1.761 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.067      ;
; 1.786 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.092      ;
; 1.787 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.093      ;
; 1.823 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.129      ;
; 1.842 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.148      ;
; 1.847 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.153      ;
; 1.872 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.178      ;
; 1.883 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.189      ;
; 1.928 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.234      ;
; 1.933 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.239      ;
; 1.958 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.264      ;
; 1.969 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.275      ;
; 2.014 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.320      ;
; 2.019 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.325      ;
; 2.055 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.361      ;
; 2.100 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.406      ;
; 2.105 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.411      ;
; 2.141 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.447      ;
; 2.186 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.492      ;
; 2.227 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.533      ;
; 2.529 ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.001     ; 2.834      ;
; 2.700 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.001     ; 3.005      ;
; 2.893 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.001     ; 3.198      ;
; 2.934 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.001     ; 3.239      ;
; 3.003 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.001     ; 3.308      ;
; 3.059 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.001     ; 3.364      ;
; 3.179 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.001     ; 3.484      ;
; 3.383 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.429     ; 2.260      ;
; 3.383 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.429     ; 2.260      ;
; 3.383 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.429     ; 2.260      ;
; 3.383 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.429     ; 2.260      ;
; 3.383 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.429     ; 2.260      ;
; 3.383 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.429     ; 2.260      ;
; 3.383 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.429     ; 2.260      ;
; 3.383 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.429     ; 2.260      ;
; 3.408 ; ts7300_usercore:usercore|PWM_enable_D                ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.437     ; 2.277      ;
; 3.690 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.432     ; 2.564      ;
; 3.726 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.432     ; 2.600      ;
; 3.802 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.432     ; 2.676      ;
; 3.861 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.432     ; 2.735      ;
; 4.008 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.432     ; 2.882      ;
; 4.138 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.432     ; 3.012      ;
; 4.224 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.432     ; 3.098      ;
; 4.260 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.432     ; 3.134      ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                                                                                               ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; -4.189 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.489     ; 2.741      ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                                                                                               ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; -3.824 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.490     ; 2.375      ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                                                                                               ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; -3.746 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.430     ; 2.357      ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                                                                                               ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; -3.316 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.483     ; 1.874      ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ep93xx_end_q'                                                                                      ;
+--------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node             ; Launch Clock    ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+
; -2.340 ; start_cycle_pad ; start_cycle_negedge ; start_cycle_pad ; ep93xx_end_q ; 0.500        ; 1.059      ; 3.939      ;
; -1.840 ; start_cycle_pad ; start_cycle_negedge ; start_cycle_pad ; ep93xx_end_q ; 1.000        ; 1.059      ; 3.939      ;
+--------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'start_cycle_pad'                                                                               ;
+-------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node    ; To Node             ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+
; 1.286 ; ep93xx_end_q ; start_cycle_posedge ; ep93xx_end_q ; start_cycle_pad ; 0.500        ; 2.800      ; 2.358      ;
; 1.786 ; ep93xx_end_q ; start_cycle_posedge ; ep93xx_end_q ; start_cycle_pad ; 1.000        ; 2.800      ; 2.358      ;
+-------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'bd_oe_pad'                                                                           ;
+-------+--------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+---------------+--------------+-------------+--------------+------------+------------+
; 1.291 ; ep93xx_end_q ; bd_oe_posedge ; ep93xx_end_q ; bd_oe_pad   ; 0.500        ; 2.803      ; 2.356      ;
; 1.291 ; ep93xx_end_q ; bd_oe_negedge ; ep93xx_end_q ; bd_oe_pad   ; 0.500        ; 2.803      ; 2.356      ;
; 1.791 ; ep93xx_end_q ; bd_oe_posedge ; ep93xx_end_q ; bd_oe_pad   ; 1.000        ; 2.803      ; 2.356      ;
; 1.791 ; ep93xx_end_q ; bd_oe_negedge ; ep93xx_end_q ; bd_oe_pad   ; 1.000        ; 2.803      ; 2.356      ;
+-------+--------------+---------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clkgencore|altpll_component|pll|clk[1]'                                                                                                                                                                     ;
+--------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                              ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 8.327  ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.025     ; 5.021      ;
; 9.892  ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.016     ; 3.465      ;
; 9.892  ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.016     ; 3.465      ;
; 9.892  ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.016     ; 3.465      ;
; 10.247 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.011     ; 3.115      ;
; 10.247 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.011     ; 3.115      ;
; 10.247 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.011     ; 3.115      ;
; 10.247 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.011     ; 3.115      ;
; 10.247 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.011     ; 3.115      ;
; 10.247 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.011     ; 3.115      ;
; 10.247 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.011     ; 3.115      ;
; 10.247 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.011     ; 3.115      ;
; 11.018 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.002      ; 2.357      ;
; 11.018 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.002      ; 2.357      ;
; 11.018 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.002      ; 2.357      ;
; 11.018 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.002      ; 2.357      ;
; 11.018 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.002      ; 2.357      ;
; 11.018 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.002      ; 2.357      ;
; 11.018 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.002      ; 2.357      ;
; 11.018 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.002      ; 2.357      ;
; 11.047 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.001      ; 2.327      ;
; 11.047 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.001      ; 2.327      ;
; 11.047 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.001      ; 2.327      ;
; 11.047 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.001      ; 2.327      ;
; 11.047 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.001      ; 2.327      ;
; 11.047 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.001      ; 2.327      ;
; 11.047 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.001      ; 2.327      ;
; 11.047 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.001      ; 2.327      ;
; 11.497 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.002     ; 1.874      ;
; 11.497 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.002     ; 1.874      ;
; 11.497 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.002     ; 1.874      ;
; 11.497 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.002     ; 1.874      ;
; 11.497 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.002     ; 1.874      ;
; 11.497 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.002     ; 1.874      ;
; 11.497 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.002     ; 1.874      ;
; 11.497 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.002     ; 1.874      ;
+--------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'bd_oe_pad'                                                                             ;
+--------+--------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+---------------+--------------+-------------+--------------+------------+------------+
; -1.057 ; ep93xx_end_q ; bd_oe_posedge ; ep93xx_end_q ; bd_oe_pad   ; 0.000        ; 2.803      ; 2.356      ;
; -1.057 ; ep93xx_end_q ; bd_oe_negedge ; ep93xx_end_q ; bd_oe_pad   ; 0.000        ; 2.803      ; 2.356      ;
; -0.557 ; ep93xx_end_q ; bd_oe_posedge ; ep93xx_end_q ; bd_oe_pad   ; -0.500       ; 2.803      ; 2.356      ;
; -0.557 ; ep93xx_end_q ; bd_oe_negedge ; ep93xx_end_q ; bd_oe_pad   ; -0.500       ; 2.803      ; 2.356      ;
+--------+--------------+---------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'start_cycle_pad'                                                                                 ;
+--------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node             ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+
; -1.052 ; ep93xx_end_q ; start_cycle_posedge ; ep93xx_end_q ; start_cycle_pad ; 0.000        ; 2.800      ; 2.358      ;
; -0.552 ; ep93xx_end_q ; start_cycle_posedge ; ep93xx_end_q ; start_cycle_pad ; -0.500       ; 2.800      ; 2.358      ;
+--------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clkgencore|altpll_component|pll|clk[1]'                                                                                                                                                                     ;
+-------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                              ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 1.570 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.874      ;
; 1.570 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.874      ;
; 1.570 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.874      ;
; 1.570 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.874      ;
; 1.570 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.874      ;
; 1.570 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.874      ;
; 1.570 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.874      ;
; 1.570 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.874      ;
; 2.020 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 2.327      ;
; 2.020 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 2.327      ;
; 2.020 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 2.327      ;
; 2.020 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 2.327      ;
; 2.020 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 2.327      ;
; 2.020 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 2.327      ;
; 2.020 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 2.327      ;
; 2.020 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 2.327      ;
; 2.049 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 2.357      ;
; 2.049 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 2.357      ;
; 2.049 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 2.357      ;
; 2.049 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 2.357      ;
; 2.049 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 2.357      ;
; 2.049 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 2.357      ;
; 2.049 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 2.357      ;
; 2.049 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 2.357      ;
; 2.820 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 3.115      ;
; 2.820 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 3.115      ;
; 2.820 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 3.115      ;
; 2.820 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 3.115      ;
; 2.820 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 3.115      ;
; 2.820 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 3.115      ;
; 2.820 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 3.115      ;
; 2.820 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 3.115      ;
; 3.175 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.016     ; 3.465      ;
; 3.175 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.016     ; 3.465      ;
; 3.175 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.016     ; 3.465      ;
; 4.740 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 5.021      ;
+-------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ep93xx_end_q'                                                                                      ;
+-------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+
; Slack ; From Node       ; To Node             ; Launch Clock    ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+
; 2.574 ; start_cycle_pad ; start_cycle_negedge ; start_cycle_pad ; ep93xx_end_q ; 0.000        ; 1.059      ; 3.939      ;
; 3.074 ; start_cycle_pad ; start_cycle_negedge ; start_cycle_pad ; ep93xx_end_q ; -0.500       ; 1.059      ; 3.939      ;
+-------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                                                                                               ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; 3.051 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.483     ; 1.874      ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                                                                                               ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; 3.481 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.430     ; 2.357      ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                                                                                               ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; 3.559 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.490     ; 2.375      ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                                                                                               ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; 3.924 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.489     ; 2.741      ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'start_cycle_pad'                                                                  ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------+
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; start_cycle_pad ; Rise       ; start_cycle_pad         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[10]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[10]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[11]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[11]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[12]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[12]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[13]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[13]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[14]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[14]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[15]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[15]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[16]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[16]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[17]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[17]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[18]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[18]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[19]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[19]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[1]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[1]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[20]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[20]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[21]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[21]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[22]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[22]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[23]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[23]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[2]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[2]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[3]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[3]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[4]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[4]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[5]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[5]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[6]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[6]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[7]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[7]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[8]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[8]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[9]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[9]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; epwbm_we_o              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; epwbm_we_o              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; start_cycle_posedge     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; start_cycle_posedge     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[10]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[10]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[11]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[11]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[12]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[12]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[13]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[13]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[14]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[14]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[15]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[15]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[16]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[16]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[17]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[17]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[18]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[18]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[19]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[19]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[1]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[1]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[20]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[20]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[21]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[21]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[22]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[22]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[23]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[23]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[2]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[2]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[3]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[3]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[4]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[4]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[5]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[5]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[6]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[6]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[7]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[7]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[8]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[8]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[9]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[9]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; epwbm_we_o|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; epwbm_we_o|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; start_cycle_pad|combout ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'bd_oe_pad'                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; bd_oe_pad ; Rise       ; bd_oe_pad                  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bd_oe_pad ; Fall       ; bd_oe_negedge              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bd_oe_pad ; Fall       ; bd_oe_negedge              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_posedge              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_posedge              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_negedge|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_negedge|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_pad|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_pad|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_pad~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_pad~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_pad~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_pad~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_posedge|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_posedge|clk          ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk~clkctrl|outclk         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk~clkctrl|outclk         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk~clkctrl|outclk         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk~clkctrl|outclk         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ep93xx_end_q'                                                                  ;
+--------+--------------+----------------+------------------+--------------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+--------------+------------+-------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ep93xx_end_q ; Rise       ; start_cycle_negedge     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ep93xx_end_q ; Rise       ; start_cycle_negedge     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ep93xx_end_q ; Rise       ; ep93xx_end_q|regout     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ep93xx_end_q ; Rise       ; ep93xx_end_q|regout     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ep93xx_end_q ; Rise       ; start_cycle_negedge|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ep93xx_end_q ; Rise       ; start_cycle_negedge|clk ;
+--------+--------------+----------------+------------------+--------------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clkgencore|altpll_component|pll|clk[1]'                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; bd_oe_negedge_q                          ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_address1_q                        ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[0]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[10]                     ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[11]                     ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[12]                     ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[13]                     ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[14]                     ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[15]                     ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[1]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[2]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[3]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[4]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[5]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[6]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[7]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[8]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[9]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_end                               ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_end_q                             ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[0]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[10]                          ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[11]                          ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[12]                          ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[13]                          ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[14]                          ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[15]                          ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[1]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[2]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[3]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[4]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[5]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[6]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[7]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[8]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[9]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_done                               ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_done32                             ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_stb_o                              ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; isa_add1_pad_q                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; start_cycle_negedge_q                    ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; start_cycle_posedge_q                    ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[0]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[10] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[11] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[12] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[13] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[14] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[15] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[1]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[2]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[3]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[4]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[5]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[6]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[7]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[8]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[9]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[0]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[10] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[11] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[12] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[13] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[14] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[15] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[1]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[2]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[3]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[4]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[5]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[6]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[7]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[8]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[9]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[0]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[10] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[11] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[12] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[13] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[14] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[15] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[1]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[2]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[3]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[4]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[5]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[6]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[7]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[8]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[9]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[0]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[10] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[11] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[12] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[13] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[14] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[15] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[1]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[2]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[3]  ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_25mhz_pad'                                                                                   ;
+--------+--------------+----------------+------------------+---------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------------+------------+------------------------------------------+
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz_pad ; Rise       ; clk_25mhz_pad|combout                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz_pad ; Rise       ; clk_25mhz_pad|combout                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz_pad ; Rise       ; clkgencore|altpll_component|pll|clk[1]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz_pad ; Rise       ; clkgencore|altpll_component|pll|clk[1]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz_pad ; Rise       ; clkgencore|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz_pad ; Rise       ; clkgencore|altpll_component|pll|inclk[0] ;
; 37.059 ; 40.000       ; 2.941          ; Port Rate        ; clk_25mhz_pad ; Rise       ; clk_25mhz_pad                            ;
+--------+--------------+----------------+------------------+---------------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad   ; 1.555  ; 1.555  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[0]        ; clk_25mhz_pad   ; 0.304  ; 0.304  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[1]        ; clk_25mhz_pad   ; 0.277  ; 0.277  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[2]        ; clk_25mhz_pad   ; 1.555  ; 1.555  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[3]        ; clk_25mhz_pad   ; 0.293  ; 0.293  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[4]        ; clk_25mhz_pad   ; 0.632  ; 0.632  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[5]        ; clk_25mhz_pad   ; 0.282  ; 0.282  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[6]        ; clk_25mhz_pad   ; 0.669  ; 0.669  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[7]        ; clk_25mhz_pad   ; 0.192  ; 0.192  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; blue_pad[*]       ; clk_25mhz_pad   ; 6.493  ; 6.493  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 6.230  ; 6.230  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 6.493  ; 6.493  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 6.162  ; 6.162  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 6.130  ; 6.130  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[4]      ; clk_25mhz_pad   ; 4.761  ; 4.761  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 6.590  ; 6.590  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; 5.447  ; 5.447  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 6.106  ; 6.106  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 6.590  ; 6.590  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 6.172  ; 6.172  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 5.729  ; 5.729  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 6.950  ; 6.950  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 4.833  ; 4.833  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 5.592  ; 5.592  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 5.565  ; 5.565  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 5.906  ; 5.906  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 6.043  ; 6.043  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 5.715  ; 5.715  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 6.950  ; 6.950  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 6.881  ; 6.881  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; fl_d_pad[*]       ; clk_25mhz_pad   ; 0.552  ; 0.552  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[0]      ; clk_25mhz_pad   ; -0.102 ; -0.102 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[1]      ; clk_25mhz_pad   ; 0.496  ; 0.496  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[2]      ; clk_25mhz_pad   ; 0.199  ; 0.199  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[3]      ; clk_25mhz_pad   ; 0.552  ; 0.552  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[4]      ; clk_25mhz_pad   ; 0.163  ; 0.163  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[5]      ; clk_25mhz_pad   ; -0.516 ; -0.516 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[6]      ; clk_25mhz_pad   ; -0.392 ; -0.392 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[7]      ; clk_25mhz_pad   ; 0.298  ; 0.298  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 6.202  ; 6.202  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 5.378  ; 5.378  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 6.202  ; 6.202  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 5.711  ; 5.711  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 4.671  ; 4.671  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 6.952  ; 6.952  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_add1_pad      ; clk_25mhz_pad   ; 4.479  ; 4.479  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 6.898  ; 6.898  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; add_pad[*]        ; start_cycle_pad ; 5.136  ; 5.136  ; Rise       ; start_cycle_pad                        ;
;  add_pad[0]       ; start_cycle_pad ; 0.197  ; 0.197  ; Rise       ; start_cycle_pad                        ;
;  add_pad[1]       ; start_cycle_pad ; 5.136  ; 5.136  ; Rise       ; start_cycle_pad                        ;
;  add_pad[2]       ; start_cycle_pad ; 4.890  ; 4.890  ; Rise       ; start_cycle_pad                        ;
;  add_pad[3]       ; start_cycle_pad ; 5.111  ; 5.111  ; Rise       ; start_cycle_pad                        ;
; bd_pad[*]         ; start_cycle_pad ; 2.037  ; 2.037  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 1.225  ; 1.225  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 0.992  ; 0.992  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 1.876  ; 1.876  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 1.883  ; 1.883  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 1.602  ; 1.602  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 2.037  ; 2.037  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 1.767  ; 1.767  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 1.689  ; 1.689  ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 1.594  ; 1.594  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 1.019  ; 1.019  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 1.472  ; 1.472  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 0.760  ; 0.760  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 1.139  ; 1.139  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 0.769  ; 0.769  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 0.651  ; 0.651  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 1.594  ; 1.594  ; Rise       ; start_cycle_pad                        ;
; isa_add1_pad      ; start_cycle_pad ; 5.977  ; 5.977  ; Rise       ; start_cycle_pad                        ;
; isa_add11_pad     ; start_cycle_pad ; 4.762  ; 4.762  ; Rise       ; start_cycle_pad                        ;
; isa_add12_pad     ; start_cycle_pad ; 5.569  ; 5.569  ; Rise       ; start_cycle_pad                        ;
; isa_add14_pad     ; start_cycle_pad ; 5.401  ; 5.401  ; Rise       ; start_cycle_pad                        ;
; isa_add15_pad     ; start_cycle_pad ; 5.437  ; 5.437  ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad   ; 0.074  ; 0.074  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[0]        ; clk_25mhz_pad   ; -0.038 ; -0.038 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[1]        ; clk_25mhz_pad   ; -0.011 ; -0.011 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[2]        ; clk_25mhz_pad   ; -1.289 ; -1.289 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[3]        ; clk_25mhz_pad   ; -0.027 ; -0.027 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[4]        ; clk_25mhz_pad   ; -0.366 ; -0.366 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[5]        ; clk_25mhz_pad   ; -0.016 ; -0.016 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[6]        ; clk_25mhz_pad   ; -0.403 ; -0.403 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[7]        ; clk_25mhz_pad   ; 0.074  ; 0.074  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; blue_pad[*]       ; clk_25mhz_pad   ; -4.495 ; -4.495 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; -5.964 ; -5.964 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; -6.227 ; -6.227 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; -5.896 ; -5.896 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; -5.864 ; -5.864 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[4]      ; clk_25mhz_pad   ; -4.495 ; -4.495 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; -5.181 ; -5.181 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; -5.181 ; -5.181 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; -5.840 ; -5.840 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; -6.324 ; -6.324 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; -5.906 ; -5.906 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; -5.463 ; -5.463 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; -4.567 ; -4.567 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; -4.567 ; -4.567 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; -5.326 ; -5.326 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; -5.299 ; -5.299 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; -5.640 ; -5.640 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; -5.777 ; -5.777 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; -5.449 ; -5.449 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; -6.684 ; -6.684 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; -6.615 ; -6.615 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; fl_d_pad[*]       ; clk_25mhz_pad   ; 0.782  ; 0.782  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[0]      ; clk_25mhz_pad   ; 0.368  ; 0.368  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[1]      ; clk_25mhz_pad   ; -0.230 ; -0.230 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[2]      ; clk_25mhz_pad   ; 0.067  ; 0.067  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[3]      ; clk_25mhz_pad   ; -0.286 ; -0.286 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[4]      ; clk_25mhz_pad   ; 0.103  ; 0.103  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[5]      ; clk_25mhz_pad   ; 0.782  ; 0.782  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[6]      ; clk_25mhz_pad   ; 0.658  ; 0.658  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[7]      ; clk_25mhz_pad   ; -0.032 ; -0.032 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; -4.405 ; -4.405 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; -5.112 ; -5.112 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; -5.936 ; -5.936 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; -5.445 ; -5.445 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; -4.405 ; -4.405 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; -6.686 ; -6.686 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_add1_pad      ; clk_25mhz_pad   ; -4.213 ; -4.213 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; -6.632 ; -6.632 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; add_pad[*]        ; start_cycle_pad ; 0.069  ; 0.069  ; Rise       ; start_cycle_pad                        ;
;  add_pad[0]       ; start_cycle_pad ; 0.069  ; 0.069  ; Rise       ; start_cycle_pad                        ;
;  add_pad[1]       ; start_cycle_pad ; -4.870 ; -4.870 ; Rise       ; start_cycle_pad                        ;
;  add_pad[2]       ; start_cycle_pad ; -4.624 ; -4.624 ; Rise       ; start_cycle_pad                        ;
;  add_pad[3]       ; start_cycle_pad ; -4.845 ; -4.845 ; Rise       ; start_cycle_pad                        ;
; bd_pad[*]         ; start_cycle_pad ; -0.726 ; -0.726 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; -0.959 ; -0.959 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; -0.726 ; -0.726 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; -1.610 ; -1.610 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; -1.617 ; -1.617 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; -1.336 ; -1.336 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; -1.771 ; -1.771 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; -1.501 ; -1.501 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; -1.423 ; -1.423 ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; -0.385 ; -0.385 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; -0.753 ; -0.753 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; -1.206 ; -1.206 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; -0.494 ; -0.494 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; -0.873 ; -0.873 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; -0.503 ; -0.503 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; -0.385 ; -0.385 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; -1.328 ; -1.328 ; Rise       ; start_cycle_pad                        ;
; isa_add1_pad      ; start_cycle_pad ; -5.711 ; -5.711 ; Rise       ; start_cycle_pad                        ;
; isa_add11_pad     ; start_cycle_pad ; -4.496 ; -4.496 ; Rise       ; start_cycle_pad                        ;
; isa_add12_pad     ; start_cycle_pad ; -5.303 ; -5.303 ; Rise       ; start_cycle_pad                        ;
; isa_add14_pad     ; start_cycle_pad ; -5.135 ; -5.135 ; Rise       ; start_cycle_pad                        ;
; isa_add15_pad     ; start_cycle_pad ; -5.171 ; -5.171 ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                        ;
+-------------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; Data Port         ; Clock Port                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+-------------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad                               ; 11.167 ; 11.167 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[0]        ; clk_25mhz_pad                               ; 11.154 ; 11.154 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[1]        ; clk_25mhz_pad                               ; 9.856  ; 9.856  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[2]        ; clk_25mhz_pad                               ; 11.167 ; 11.167 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[3]        ; clk_25mhz_pad                               ; 10.782 ; 10.782 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[4]        ; clk_25mhz_pad                               ; 10.401 ; 10.401 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[5]        ; clk_25mhz_pad                               ; 11.108 ; 11.108 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[6]        ; clk_25mhz_pad                               ; 10.998 ; 10.998 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[7]        ; clk_25mhz_pad                               ; 10.780 ; 10.780 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; blue_pad[*]       ; clk_25mhz_pad                               ; 9.564  ; 9.564  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[0]      ; clk_25mhz_pad                               ; 8.913  ; 8.913  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[1]      ; clk_25mhz_pad                               ; 9.516  ; 9.516  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[2]      ; clk_25mhz_pad                               ; 9.564  ; 9.564  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[3]      ; clk_25mhz_pad                               ; 8.894  ; 8.894  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[4]      ; clk_25mhz_pad                               ; 8.809  ; 8.809  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ; 7.016  ;        ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio0to8_pad[*]    ; clk_25mhz_pad                               ; 9.919  ; 9.919  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[4]   ; clk_25mhz_pad                               ; 9.156  ; 9.156  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[5]   ; clk_25mhz_pad                               ; 9.864  ; 9.864  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[6]   ; clk_25mhz_pad                               ; 9.514  ; 9.514  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[7]   ; clk_25mhz_pad                               ; 9.884  ; 9.884  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[8]   ; clk_25mhz_pad                               ; 9.919  ; 9.919  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio10to17_pad[*]  ; clk_25mhz_pad                               ; 10.297 ; 10.297 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[0] ; clk_25mhz_pad                               ; 8.778  ; 8.778  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[1] ; clk_25mhz_pad                               ; 8.781  ; 8.781  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[2] ; clk_25mhz_pad                               ; 9.511  ; 9.511  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[3] ; clk_25mhz_pad                               ; 9.933  ; 9.933  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[4] ; clk_25mhz_pad                               ; 9.529  ; 9.529  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[5] ; clk_25mhz_pad                               ; 9.555  ; 9.555  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[6] ; clk_25mhz_pad                               ; 9.946  ; 9.946  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[7] ; clk_25mhz_pad                               ; 10.297 ; 10.297 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; fl_d_pad[*]       ; clk_25mhz_pad                               ; 11.092 ; 11.092 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[0]      ; clk_25mhz_pad                               ; 10.086 ; 10.086 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[1]      ; clk_25mhz_pad                               ; 11.092 ; 11.092 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[2]      ; clk_25mhz_pad                               ; 9.817  ; 9.817  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[3]      ; clk_25mhz_pad                               ; 9.694  ; 9.694  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[4]      ; clk_25mhz_pad                               ; 10.385 ; 10.385 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[5]      ; clk_25mhz_pad                               ; 9.309  ; 9.309  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[6]      ; clk_25mhz_pad                               ; 9.684  ; 9.684  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[7]      ; clk_25mhz_pad                               ; 10.003 ; 10.003 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; green_pad[*]      ; clk_25mhz_pad                               ; 9.824  ; 9.824  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[0]     ; clk_25mhz_pad                               ; 9.584  ; 9.584  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[1]     ; clk_25mhz_pad                               ; 9.824  ; 9.824  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[2]     ; clk_25mhz_pad                               ; 9.182  ; 9.182  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[3]     ; clk_25mhz_pad                               ; 9.350  ; 9.350  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; hsync_pad         ; clk_25mhz_pad                               ; 9.887  ; 9.887  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; isa_wait_pad      ; clk_25mhz_pad                               ; 11.064 ; 11.064 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; red_pad[*]        ; clk_25mhz_pad                               ; 9.903  ; 9.903  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[0]       ; clk_25mhz_pad                               ; 9.633  ; 9.633  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[1]       ; clk_25mhz_pad                               ; 8.914  ; 8.914  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[2]       ; clk_25mhz_pad                               ; 9.903  ; 9.903  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[3]       ; clk_25mhz_pad                               ; 9.713  ; 9.713  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[4]       ; clk_25mhz_pad                               ; 9.346  ; 9.346  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ; 9.232  ;        ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; vsync_pad         ; clk_25mhz_pad                               ; 10.271 ; 10.271 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ;        ; 7.016  ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ;        ; 9.232  ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 8.515  ; 8.515  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
;  dio0to8_pad[0]   ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 8.515  ; 8.515  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 7.360  ; 7.360  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
;  dio0to8_pad[1]   ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 7.360  ; 7.360  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 7.800  ; 7.800  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
;  dio0to8_pad[2]   ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 7.800  ; 7.800  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 8.141  ; 8.141  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
;  dio0to8_pad[3]   ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 8.141  ; 8.141  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
+-------------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                ;
+-------------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; Data Port         ; Clock Port                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+-------------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad                               ; 9.856  ; 9.856  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[0]        ; clk_25mhz_pad                               ; 11.154 ; 11.154 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[1]        ; clk_25mhz_pad                               ; 9.856  ; 9.856  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[2]        ; clk_25mhz_pad                               ; 11.167 ; 11.167 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[3]        ; clk_25mhz_pad                               ; 10.782 ; 10.782 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[4]        ; clk_25mhz_pad                               ; 10.401 ; 10.401 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[5]        ; clk_25mhz_pad                               ; 11.108 ; 11.108 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[6]        ; clk_25mhz_pad                               ; 10.998 ; 10.998 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[7]        ; clk_25mhz_pad                               ; 10.780 ; 10.780 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; blue_pad[*]       ; clk_25mhz_pad                               ; 8.809  ; 8.809  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[0]      ; clk_25mhz_pad                               ; 8.913  ; 8.913  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[1]      ; clk_25mhz_pad                               ; 9.516  ; 9.516  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[2]      ; clk_25mhz_pad                               ; 9.564  ; 9.564  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[3]      ; clk_25mhz_pad                               ; 8.894  ; 8.894  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[4]      ; clk_25mhz_pad                               ; 8.809  ; 8.809  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ; 7.016  ;        ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio0to8_pad[*]    ; clk_25mhz_pad                               ; 9.156  ; 9.156  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[4]   ; clk_25mhz_pad                               ; 9.156  ; 9.156  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[5]   ; clk_25mhz_pad                               ; 9.864  ; 9.864  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[6]   ; clk_25mhz_pad                               ; 9.514  ; 9.514  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[7]   ; clk_25mhz_pad                               ; 9.884  ; 9.884  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[8]   ; clk_25mhz_pad                               ; 9.919  ; 9.919  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio10to17_pad[*]  ; clk_25mhz_pad                               ; 8.778  ; 8.778  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[0] ; clk_25mhz_pad                               ; 8.778  ; 8.778  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[1] ; clk_25mhz_pad                               ; 8.781  ; 8.781  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[2] ; clk_25mhz_pad                               ; 9.511  ; 9.511  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[3] ; clk_25mhz_pad                               ; 9.933  ; 9.933  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[4] ; clk_25mhz_pad                               ; 9.529  ; 9.529  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[5] ; clk_25mhz_pad                               ; 9.555  ; 9.555  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[6] ; clk_25mhz_pad                               ; 9.946  ; 9.946  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[7] ; clk_25mhz_pad                               ; 10.297 ; 10.297 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; fl_d_pad[*]       ; clk_25mhz_pad                               ; 9.309  ; 9.309  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[0]      ; clk_25mhz_pad                               ; 10.086 ; 10.086 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[1]      ; clk_25mhz_pad                               ; 11.092 ; 11.092 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[2]      ; clk_25mhz_pad                               ; 9.817  ; 9.817  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[3]      ; clk_25mhz_pad                               ; 9.694  ; 9.694  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[4]      ; clk_25mhz_pad                               ; 10.385 ; 10.385 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[5]      ; clk_25mhz_pad                               ; 9.309  ; 9.309  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[6]      ; clk_25mhz_pad                               ; 9.684  ; 9.684  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[7]      ; clk_25mhz_pad                               ; 10.003 ; 10.003 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; green_pad[*]      ; clk_25mhz_pad                               ; 9.182  ; 9.182  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[0]     ; clk_25mhz_pad                               ; 9.584  ; 9.584  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[1]     ; clk_25mhz_pad                               ; 9.824  ; 9.824  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[2]     ; clk_25mhz_pad                               ; 9.182  ; 9.182  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[3]     ; clk_25mhz_pad                               ; 9.350  ; 9.350  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; hsync_pad         ; clk_25mhz_pad                               ; 9.887  ; 9.887  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; isa_wait_pad      ; clk_25mhz_pad                               ; 11.064 ; 11.064 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; red_pad[*]        ; clk_25mhz_pad                               ; 8.914  ; 8.914  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[0]       ; clk_25mhz_pad                               ; 9.633  ; 9.633  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[1]       ; clk_25mhz_pad                               ; 8.914  ; 8.914  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[2]       ; clk_25mhz_pad                               ; 9.903  ; 9.903  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[3]       ; clk_25mhz_pad                               ; 9.713  ; 9.713  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[4]       ; clk_25mhz_pad                               ; 9.346  ; 9.346  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ; 9.232  ;        ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; vsync_pad         ; clk_25mhz_pad                               ; 10.271 ; 10.271 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ;        ; 7.016  ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ;        ; 9.232  ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 8.515  ; 8.515  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
;  dio0to8_pad[0]   ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 8.515  ; 8.515  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 7.360  ; 7.360  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
;  dio0to8_pad[1]   ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 7.360  ; 7.360  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 7.800  ; 7.800  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
;  dio0to8_pad[2]   ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 7.800  ; 7.800  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 8.141  ; 8.141  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
;  dio0to8_pad[3]   ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 8.141  ; 8.141  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
+-------------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                       ;
+-------------------+-----------------+--------+------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise   ; Fall ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+--------+------+------------+----------------------------------------+
; bd_pad[*]         ; bd_oe_pad       ; 8.640  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 8.640  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 8.667  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 9.000  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 9.000  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 9.005  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 9.005  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 8.995  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 8.985  ;      ; Rise       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 8.228  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 8.228  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 9.000  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 9.008  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 8.667  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 10.105 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 9.380  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 8.998  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 10.092 ;      ; Rise       ; bd_oe_pad                              ;
; bd_pad[*]         ; bd_oe_pad       ; 8.640  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 8.640  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 8.667  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 9.000  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 9.000  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 9.005  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 9.005  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 8.995  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 8.985  ;      ; Fall       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 8.228  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 8.228  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 9.000  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 9.008  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 8.667  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 10.105 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 9.380  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 8.998  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 10.092 ;      ; Fall       ; bd_oe_pad                              ;
; blue_pad[*]       ; clk_25mhz_pad   ; 9.653  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 9.653  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 9.896  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 9.863  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 9.703  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 9.503  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; 9.503  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 9.590  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 10.254 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 9.841  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 10.620 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 8.448  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 8.448  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 8.760  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 9.130  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 9.516  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 9.492  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 9.958  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 9.935  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 10.254 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 8.761  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 10.331 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 10.082 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 9.601  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 8.761  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 9.650  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; red_pad[*]        ; clk_25mhz_pad   ; 9.655  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  red_pad[1]       ; clk_25mhz_pad   ; 9.655  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 10.219 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_wait_pad      ; ep93xx_end_q    ; 8.278  ;      ; Rise       ; ep93xx_end_q                           ;
; bd_pad[*]         ; start_cycle_pad ; 11.208 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 11.208 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 11.235 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 11.568 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 11.568 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 11.573 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 11.573 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 11.563 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 11.553 ;      ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 10.796 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 10.796 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 11.568 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 11.576 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 11.235 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 12.673 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 11.948 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[6]      ; start_cycle_pad ; 11.566 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 12.660 ;      ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+--------+------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                               ;
+-------------------+-----------------+--------+------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise   ; Fall ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+--------+------+------------+----------------------------------------+
; bd_pad[*]         ; bd_oe_pad       ; 8.640  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 8.640  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 8.667  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 9.000  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 9.000  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 9.005  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 9.005  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 8.995  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 8.985  ;      ; Rise       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 8.228  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 8.228  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 9.000  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 9.008  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 8.667  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 10.105 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 9.380  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 8.998  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 10.092 ;      ; Rise       ; bd_oe_pad                              ;
; bd_pad[*]         ; bd_oe_pad       ; 8.640  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 8.640  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 8.667  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 9.000  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 9.000  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 9.005  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 9.005  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 8.995  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 8.985  ;      ; Fall       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 8.228  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 8.228  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 9.000  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 9.008  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 8.667  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 10.105 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 9.380  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 8.998  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 10.092 ;      ; Fall       ; bd_oe_pad                              ;
; blue_pad[*]       ; clk_25mhz_pad   ; 9.653  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 9.653  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 9.896  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 9.863  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 9.703  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 9.503  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; 9.503  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 9.590  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 10.254 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 9.841  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 10.620 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 8.448  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 8.448  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 8.760  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 9.130  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 9.516  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 9.492  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 9.958  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 9.935  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 10.254 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 8.761  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 10.331 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 10.082 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 9.601  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 8.761  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 9.650  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; red_pad[*]        ; clk_25mhz_pad   ; 9.655  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  red_pad[1]       ; clk_25mhz_pad   ; 9.655  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 10.219 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_wait_pad      ; ep93xx_end_q    ; 8.278  ;      ; Rise       ; ep93xx_end_q                           ;
; bd_pad[*]         ; start_cycle_pad ; 10.026 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 10.026 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 10.053 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 10.386 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 10.386 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 10.391 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 10.391 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 10.381 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 10.371 ;      ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 9.614  ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 9.614  ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 10.386 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 10.394 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 10.053 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 11.491 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 10.766 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[6]      ; start_cycle_pad ; 10.384 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 11.478 ;      ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+--------+------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                              ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+
; bd_pad[*]         ; bd_oe_pad       ; 8.640     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 8.640     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 8.667     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 9.000     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 9.000     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 9.005     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 9.005     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 8.995     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 8.985     ;           ; Rise       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 8.228     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 8.228     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 9.000     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 9.008     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 8.667     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 10.105    ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 9.380     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 8.998     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 10.092    ;           ; Rise       ; bd_oe_pad                              ;
; bd_pad[*]         ; bd_oe_pad       ; 8.640     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 8.640     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 8.667     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 9.000     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 9.000     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 9.005     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 9.005     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 8.995     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 8.985     ;           ; Fall       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 8.228     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 8.228     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 9.000     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 9.008     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 8.667     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 10.105    ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 9.380     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 8.998     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 10.092    ;           ; Fall       ; bd_oe_pad                              ;
; blue_pad[*]       ; clk_25mhz_pad   ; 9.653     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 9.653     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 9.896     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 9.863     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 9.703     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 9.503     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; 9.503     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 9.590     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 10.254    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 9.841     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 10.620    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 8.448     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 8.448     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 8.760     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 9.130     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 9.516     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 9.492     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 9.958     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 9.935     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 10.254    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 8.761     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 10.331    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 10.082    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 9.601     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 8.761     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 9.650     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; red_pad[*]        ; clk_25mhz_pad   ; 9.655     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  red_pad[1]       ; clk_25mhz_pad   ; 9.655     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 10.219    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_wait_pad      ; ep93xx_end_q    ; 8.278     ;           ; Rise       ; ep93xx_end_q                           ;
; bd_pad[*]         ; start_cycle_pad ; 11.208    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 11.208    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 11.235    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 11.568    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 11.568    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 11.573    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 11.573    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 11.563    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 11.553    ;           ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 10.796    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 10.796    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 11.568    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 11.576    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 11.235    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 12.673    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 11.948    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[6]      ; start_cycle_pad ; 11.566    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 12.660    ;           ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                      ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+
; bd_pad[*]         ; bd_oe_pad       ; 8.640     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 8.640     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 8.667     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 9.000     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 9.000     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 9.005     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 9.005     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 8.995     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 8.985     ;           ; Rise       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 8.228     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 8.228     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 9.000     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 9.008     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 8.667     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 10.105    ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 9.380     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 8.998     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 10.092    ;           ; Rise       ; bd_oe_pad                              ;
; bd_pad[*]         ; bd_oe_pad       ; 8.640     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 8.640     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 8.667     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 9.000     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 9.000     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 9.005     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 9.005     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 8.995     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 8.985     ;           ; Fall       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 8.228     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 8.228     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 9.000     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 9.008     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 8.667     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 10.105    ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 9.380     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 8.998     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 10.092    ;           ; Fall       ; bd_oe_pad                              ;
; blue_pad[*]       ; clk_25mhz_pad   ; 9.653     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 9.653     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 9.896     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 9.863     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 9.703     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 9.503     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; 9.503     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 9.590     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 10.254    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 9.841     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 10.620    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 8.448     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 8.448     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 8.760     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 9.130     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 9.516     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 9.492     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 9.958     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 9.935     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 10.254    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 8.761     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 10.331    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 10.082    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 9.601     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 8.761     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 9.650     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; red_pad[*]        ; clk_25mhz_pad   ; 9.655     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  red_pad[1]       ; clk_25mhz_pad   ; 9.655     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 10.219    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_wait_pad      ; ep93xx_end_q    ; 8.278     ;           ; Rise       ; ep93xx_end_q                           ;
; bd_pad[*]         ; start_cycle_pad ; 10.026    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 10.026    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 10.053    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 10.386    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 10.386    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 10.391    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 10.391    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 10.381    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 10.371    ;           ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 9.614     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 9.614     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 10.386    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 10.394    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 10.053    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 11.491    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 10.766    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[6]      ; start_cycle_pad ; 10.384    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 11.478    ;           ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+


+----------------------------------------------------------------------+
; Fast Model Setup Summary                                             ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; -2.191 ; -15.991       ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; -2.049 ; -16.073       ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; -1.908 ; -15.492       ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; -1.896 ; -14.080       ;
; clkgencore|altpll_component|pll|clk[1]      ; -1.803 ; -256.627      ;
; bd_oe_pad                                   ; 0.055  ; 0.000         ;
; start_cycle_pad                             ; 0.665  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Fast Model Hold Summary                                              ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clkgencore|altpll_component|pll|clk[1]      ; -1.950 ; -10.620       ;
; start_cycle_pad                             ; -0.413 ; -0.413        ;
; bd_oe_pad                                   ; 0.215  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.215  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.215  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.215  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.215  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Fast Model Recovery Summary                                          ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; -1.928 ; -1.928        ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; -1.823 ; -1.823        ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; -1.777 ; -1.777        ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; -1.672 ; -1.672        ;
; ep93xx_end_q                                ; -0.588 ; -0.588        ;
; bd_oe_pad                                   ; 1.179  ; 0.000         ;
; start_cycle_pad                             ; 1.180  ; 0.000         ;
; clkgencore|altpll_component|pll|clk[1]      ; 11.379 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Fast Model Removal Summary                                           ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; start_cycle_pad                             ; -0.800 ; -0.800        ;
; bd_oe_pad                                   ; -0.799 ; -1.598        ;
; clkgencore|altpll_component|pll|clk[1]      ; 0.662  ; 0.000         ;
; ep93xx_end_q                                ; 0.968  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.553  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.658  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.704  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.809  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                               ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; start_cycle_pad                             ; -1.380 ; -26.380       ;
; bd_oe_pad                                   ; -1.380 ; -3.380        ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; -0.500 ; -9.000        ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; -0.500 ; -9.000        ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; -0.500 ; -9.000        ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; -0.500 ; -9.000        ;
; ep93xx_end_q                                ; -0.500 ; -1.000        ;
; clkgencore|altpll_component|pll|clk[1]      ; 5.666  ; 0.000         ;
; clk_25mhz_pad                               ; 20.000 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -2.191 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.899     ; 1.325      ;
; -2.075 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.899     ; 1.209      ;
; -2.064 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.899     ; 1.198      ;
; -2.048 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.899     ; 1.182      ;
; -2.025 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.899     ; 1.159      ;
; -2.005 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.899     ; 1.139      ;
; -1.896 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.899     ; 1.030      ;
; -1.752 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.899     ; 0.886      ;
; -1.725 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.889     ; 0.869      ;
; -1.725 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.889     ; 0.869      ;
; -1.725 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.889     ; 0.869      ;
; -1.725 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.889     ; 0.869      ;
; -1.725 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.889     ; 0.869      ;
; -1.725 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.889     ; 0.869      ;
; -1.725 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.889     ; 0.869      ;
; -1.725 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.889     ; 0.869      ;
; -1.618 ; ts7300_usercore:usercore|PWM_enable_B                ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.895     ; 0.756      ;
; -0.240 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; -0.008     ; 1.264      ;
; -0.219 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; -0.008     ; 1.243      ;
; -0.201 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; -0.008     ; 1.225      ;
; -0.130 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; -0.008     ; 1.154      ;
; -0.075 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; -0.008     ; 1.099      ;
; -0.058 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; -0.008     ; 1.082      ;
; -0.008 ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; -0.008     ; 1.032      ;
; 0.189  ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.843      ;
; 0.198  ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.834      ;
; 0.224  ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.808      ;
; 0.233  ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.799      ;
; 0.240  ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.792      ;
; 0.247  ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; -0.008     ; 0.777      ;
; 0.258  ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.774      ;
; 0.259  ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.773      ;
; 0.268  ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.764      ;
; 0.275  ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.757      ;
; 0.293  ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.739      ;
; 0.294  ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.738      ;
; 0.303  ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.729      ;
; 0.310  ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.722      ;
; 0.310  ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.722      ;
; 0.327  ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.705      ;
; 0.328  ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.704      ;
; 0.329  ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.703      ;
; 0.338  ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.694      ;
; 0.345  ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.687      ;
; 0.345  ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.687      ;
; 0.362  ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.670      ;
; 0.363  ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.669      ;
; 0.364  ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.668      ;
; 0.373  ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.659      ;
; 0.375  ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.657      ;
; 0.380  ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.652      ;
; 0.380  ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.652      ;
; 0.502  ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.530      ;
; 0.503  ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.529      ;
; 0.504  ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.528      ;
; 0.508  ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.524      ;
; 0.513  ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.519      ;
; 0.518  ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.514      ;
; 0.518  ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.514      ;
; 0.630  ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.402      ;
; 0.665  ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.367      ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -2.049 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.890     ; 1.192      ;
; -2.001 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.890     ; 1.144      ;
; -1.979 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.890     ; 1.122      ;
; -1.931 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.890     ; 1.074      ;
; -1.910 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.890     ; 1.053      ;
; -1.862 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.890     ; 1.005      ;
; -1.827 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.890     ; 0.970      ;
; -1.753 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.902     ; 0.884      ;
; -1.753 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.902     ; 0.884      ;
; -1.753 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.902     ; 0.884      ;
; -1.753 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.902     ; 0.884      ;
; -1.753 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.902     ; 0.884      ;
; -1.753 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.902     ; 0.884      ;
; -1.753 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.902     ; 0.884      ;
; -1.753 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.902     ; 0.884      ;
; -1.571 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.890     ; 0.714      ;
; -1.488 ; ts7300_usercore:usercore|PWM_enable_C                ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.907     ; 0.614      ;
; -0.205 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.002      ; 1.239      ;
; -0.146 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.002      ; 1.180      ;
; -0.089 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.002      ; 1.123      ;
; -0.067 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.002      ; 1.101      ;
; -0.018 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.002      ; 1.052      ;
; 0.005  ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.002      ; 1.029      ;
; 0.018  ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.014      ;
; 0.040  ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.002      ; 0.994      ;
; 0.053  ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.979      ;
; 0.088  ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.944      ;
; 0.123  ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.909      ;
; 0.158  ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.874      ;
; 0.192  ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.002      ; 0.842      ;
; 0.193  ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.839      ;
; 0.208  ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.824      ;
; 0.236  ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.796      ;
; 0.243  ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.789      ;
; 0.258  ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.774      ;
; 0.271  ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.761      ;
; 0.278  ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.754      ;
; 0.293  ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.739      ;
; 0.305  ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.727      ;
; 0.306  ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.726      ;
; 0.313  ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.719      ;
; 0.327  ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.705      ;
; 0.328  ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.704      ;
; 0.333  ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.699      ;
; 0.340  ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.692      ;
; 0.341  ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.691      ;
; 0.348  ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.684      ;
; 0.362  ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.670      ;
; 0.362  ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.670      ;
; 0.363  ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.669      ;
; 0.375  ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.657      ;
; 0.376  ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.656      ;
; 0.383  ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.649      ;
; 0.502  ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.530      ;
; 0.502  ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.530      ;
; 0.503  ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.529      ;
; 0.512  ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.520      ;
; 0.513  ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.519      ;
; 0.514  ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.518      ;
; 0.518  ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.514      ;
; 0.665  ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.367      ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.908 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.863     ; 1.078      ;
; -1.886 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.863     ; 1.056      ;
; -1.851 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.863     ; 1.021      ;
; -1.799 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.863     ; 0.969      ;
; -1.722 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.863     ; 0.892      ;
; -1.698 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.859     ; 0.872      ;
; -1.698 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.859     ; 0.872      ;
; -1.698 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.859     ; 0.872      ;
; -1.698 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.859     ; 0.872      ;
; -1.698 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.859     ; 0.872      ;
; -1.698 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.859     ; 0.872      ;
; -1.698 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.859     ; 0.872      ;
; -1.698 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.859     ; 0.872      ;
; -1.683 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.863     ; 0.853      ;
; -1.674 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.863     ; 0.844      ;
; -1.652 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.863     ; 0.822      ;
; -1.581 ; ts7300_usercore:usercore|PWM_enable_D                ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.867     ; 0.747      ;
; -0.141 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.001     ; 1.172      ;
; -0.100 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.001     ; 1.131      ;
; -0.057 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.001     ; 1.088      ;
; -0.033 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.001     ; 1.064      ;
; -0.010 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.001     ; 1.041      ;
; 0.064  ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.001     ; 0.967      ;
; 0.133  ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.001     ; 0.898      ;
; 0.139  ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.893      ;
; 0.149  ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.883      ;
; 0.174  ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.858      ;
; 0.184  ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.848      ;
; 0.189  ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.843      ;
; 0.209  ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.823      ;
; 0.219  ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.813      ;
; 0.224  ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.808      ;
; 0.244  ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.788      ;
; 0.254  ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.778      ;
; 0.259  ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.773      ;
; 0.266  ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.766      ;
; 0.279  ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.753      ;
; 0.289  ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.743      ;
; 0.294  ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.738      ;
; 0.301  ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.731      ;
; 0.314  ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.718      ;
; 0.329  ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.703      ;
; 0.336  ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.696      ;
; 0.336  ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.696      ;
; 0.349  ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.683      ;
; 0.371  ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.661      ;
; 0.371  ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.661      ;
; 0.373  ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.659      ;
; 0.383  ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.649      ;
; 0.384  ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.648      ;
; 0.384  ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.648      ;
; 0.388  ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.001     ; 0.643      ;
; 0.511  ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.521      ;
; 0.511  ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.521      ;
; 0.513  ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.519      ;
; 0.518  ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.514      ;
; 0.522  ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.510      ;
; 0.522  ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.510      ;
; 0.522  ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.510      ;
; 0.560  ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.472      ;
; 0.665  ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.367      ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.896 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.891     ; 1.038      ;
; -1.888 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.891     ; 1.030      ;
; -1.843 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.891     ; 0.985      ;
; -1.824 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.891     ; 0.966      ;
; -1.801 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.891     ; 0.943      ;
; -1.773 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.891     ; 0.915      ;
; -1.668 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.891     ; 0.810      ;
; -1.626 ; ts7300_usercore:usercore|PWM_enable_A                ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.900     ; 0.759      ;
; -1.614 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.891     ; 0.756      ;
; -1.523 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.891     ; 0.665      ;
; -1.523 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.891     ; 0.665      ;
; -1.523 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.891     ; 0.665      ;
; -1.523 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.891     ; 0.665      ;
; -1.523 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.891     ; 0.665      ;
; -1.523 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.891     ; 0.665      ;
; -1.523 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.891     ; 0.665      ;
; -1.523 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.891     ; 0.665      ;
; -0.162 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.002     ; 1.192      ;
; -0.080 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.002     ; 1.110      ;
; -0.025 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.002     ; 1.055      ;
; 0.011  ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.002     ; 1.019      ;
; 0.014  ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.002     ; 1.016      ;
; 0.047  ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.002     ; 0.983      ;
; 0.099  ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.002     ; 0.931      ;
; 0.187  ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.845      ;
; 0.206  ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.826      ;
; 0.222  ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.810      ;
; 0.241  ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.791      ;
; 0.241  ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.791      ;
; 0.257  ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.775      ;
; 0.273  ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.002     ; 0.757      ;
; 0.276  ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.756      ;
; 0.276  ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.756      ;
; 0.277  ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.755      ;
; 0.292  ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.740      ;
; 0.301  ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.731      ;
; 0.311  ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.721      ;
; 0.311  ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.721      ;
; 0.312  ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.720      ;
; 0.327  ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.705      ;
; 0.336  ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.696      ;
; 0.346  ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.686      ;
; 0.346  ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.686      ;
; 0.347  ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.685      ;
; 0.347  ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.685      ;
; 0.362  ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.670      ;
; 0.371  ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.661      ;
; 0.371  ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.661      ;
; 0.381  ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.651      ;
; 0.381  ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.651      ;
; 0.382  ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.650      ;
; 0.382  ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.650      ;
; 0.442  ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.590      ;
; 0.502  ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.530      ;
; 0.511  ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.521      ;
; 0.511  ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.521      ;
; 0.516  ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.516      ;
; 0.519  ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.513      ;
; 0.520  ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.512      ;
; 0.520  ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.512      ;
; 0.665  ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.367      ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clkgencore|altpll_component|pll|clk[1]'                                                                                                                 ;
+--------+--------------------+------------------------------------------+-----------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                                  ; Launch Clock    ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+------------------------------------------+-----------------+----------------------------------------+--------------+------------+------------+
; -1.803 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.569      ; 2.405      ;
; -1.800 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[7]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.569      ; 2.402      ;
; -1.799 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[12]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.569      ; 2.401      ;
; -1.787 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.569      ; 2.389      ;
; -1.786 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[2]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.541      ; 2.360      ;
; -1.784 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[7]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.569      ; 2.386      ;
; -1.783 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[1]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.541      ; 2.357      ;
; -1.783 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.576      ; 2.392      ;
; -1.783 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[12]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.569      ; 2.385      ;
; -1.780 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[7]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.576      ; 2.389      ;
; -1.779 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[12]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.576      ; 2.388      ;
; -1.773 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.561      ; 2.367      ;
; -1.770 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[2]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.541      ; 2.344      ;
; -1.767 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[1]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.541      ; 2.341      ;
; -1.766 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[2]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.548      ; 2.347      ;
; -1.763 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[1]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.548      ; 2.344      ;
; -1.757 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.561      ; 2.351      ;
; -1.753 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.568      ; 2.354      ;
; -1.752 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[15]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.566      ; 2.351      ;
; -1.750 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[9]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.565      ; 2.348      ;
; -1.746 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[10]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.566      ; 2.345      ;
; -1.745 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[13]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.566      ; 2.344      ;
; -1.744 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.569      ; 2.346      ;
; -1.741 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[7]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.569      ; 2.343      ;
; -1.740 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[12]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.569      ; 2.342      ;
; -1.736 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[15]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.566      ; 2.335      ;
; -1.735 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[5]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.550      ; 2.318      ;
; -1.734 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[9]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.565      ; 2.332      ;
; -1.733 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[3]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.550      ; 2.316      ;
; -1.732 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[15]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.573      ; 2.338      ;
; -1.730 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[9]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.572      ; 2.335      ;
; -1.730 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[10]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.566      ; 2.329      ;
; -1.729 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[13]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.566      ; 2.328      ;
; -1.727 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[2]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.541      ; 2.301      ;
; -1.727 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.569      ; 2.329      ;
; -1.726 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[10]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.573      ; 2.332      ;
; -1.725 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[13]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.573      ; 2.331      ;
; -1.724 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[1]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.541      ; 2.298      ;
; -1.724 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[7]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.569      ; 2.326      ;
; -1.723 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.569      ; 2.325      ;
; -1.723 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[12]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.569      ; 2.325      ;
; -1.720 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[7]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.569      ; 2.322      ;
; -1.719 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[12]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.569      ; 2.321      ;
; -1.719 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[5]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.550      ; 2.302      ;
; -1.717 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[3]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.550      ; 2.300      ;
; -1.715 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[5]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.557      ; 2.305      ;
; -1.714 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.561      ; 2.308      ;
; -1.713 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[3]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.557      ; 2.303      ;
; -1.710 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[2]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.541      ; 2.284      ;
; -1.707 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[1]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.541      ; 2.281      ;
; -1.706 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[2]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.541      ; 2.280      ;
; -1.704 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.569      ; 2.306      ;
; -1.703 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[1]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.541      ; 2.277      ;
; -1.701 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[7]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.569      ; 2.303      ;
; -1.700 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[12]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.569      ; 2.302      ;
; -1.697 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.561      ; 2.291      ;
; -1.693 ; ep93xx_address[14] ; ts7300_usercore:usercore|dio2_enable[1]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.541      ; 2.267      ;
; -1.693 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.561      ; 2.287      ;
; -1.693 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[15]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.566      ; 2.292      ;
; -1.691 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[9]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.565      ; 2.289      ;
; -1.687 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[2]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.541      ; 2.261      ;
; -1.687 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[10]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.566      ; 2.286      ;
; -1.686 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[13]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.566      ; 2.285      ;
; -1.684 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[1]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.541      ; 2.258      ;
; -1.679 ; ep93xx_address[14] ; ts7300_usercore:usercore|dio2_enable[6]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.550      ; 2.262      ;
; -1.679 ; ep93xx_address[14] ; ts7300_usercore:usercore|dio2_enable[3]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.550      ; 2.262      ;
; -1.677 ; ep93xx_address[15] ; ts7300_usercore:usercore|dio2_enable[1]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.541      ; 2.251      ;
; -1.676 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[5]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.550      ; 2.259      ;
; -1.676 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[15]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.566      ; 2.275      ;
; -1.674 ; ep93xx_address[14] ; ts7300_usercore:usercore|DUTY_CYCLEC[15] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.564      ; 2.271      ;
; -1.674 ; ep93xx_address[14] ; ts7300_usercore:usercore|DUTY_CYCLEC[6]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.564      ; 2.271      ;
; -1.674 ; ep93xx_address[14] ; ts7300_usercore:usercore|DUTY_CYCLEC[13] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.564      ; 2.271      ;
; -1.674 ; ep93xx_address[14] ; ts7300_usercore:usercore|DUTY_CYCLEC[14] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.564      ; 2.271      ;
; -1.674 ; ep93xx_address[14] ; ts7300_usercore:usercore|DUTY_CYCLEC[0]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.564      ; 2.271      ;
; -1.674 ; ep93xx_address[14] ; ts7300_usercore:usercore|DUTY_CYCLEC[7]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.564      ; 2.271      ;
; -1.674 ; ep93xx_address[14] ; ts7300_usercore:usercore|DUTY_CYCLEC[8]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.564      ; 2.271      ;
; -1.674 ; ep93xx_address[14] ; ts7300_usercore:usercore|DUTY_CYCLEC[12] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.564      ; 2.271      ;
; -1.674 ; ep93xx_address[14] ; ts7300_usercore:usercore|DUTY_CYCLEC[10] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.564      ; 2.271      ;
; -1.674 ; ep93xx_address[14] ; ts7300_usercore:usercore|DUTY_CYCLEC[9]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.564      ; 2.271      ;
; -1.674 ; ep93xx_address[14] ; ts7300_usercore:usercore|DUTY_CYCLEC[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.564      ; 2.271      ;
; -1.674 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.561      ; 2.268      ;
; -1.674 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[3]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.550      ; 2.257      ;
; -1.674 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[9]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.565      ; 2.272      ;
; -1.673 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dio2_enable[1]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.548      ; 2.254      ;
; -1.672 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[15]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.566      ; 2.271      ;
; -1.670 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[9]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.565      ; 2.268      ;
; -1.670 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[10]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.566      ; 2.269      ;
; -1.669 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[13]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.566      ; 2.268      ;
; -1.666 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[10]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.566      ; 2.265      ;
; -1.665 ; ep93xx_address[17] ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.569      ; 2.267      ;
; -1.665 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[13]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.566      ; 2.264      ;
; -1.663 ; ep93xx_address[15] ; ts7300_usercore:usercore|dio2_enable[6]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.550      ; 2.246      ;
; -1.663 ; ep93xx_address[15] ; ts7300_usercore:usercore|dio2_enable[3]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.550      ; 2.246      ;
; -1.662 ; ep93xx_address[17] ; ts7300_usercore:usercore|dummyreg[7]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.569      ; 2.264      ;
; -1.661 ; ep93xx_address[17] ; ts7300_usercore:usercore|dummyreg[12]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.569      ; 2.263      ;
; -1.659 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dio2_enable[6]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.557      ; 2.249      ;
; -1.659 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dio2_enable[3]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.557      ; 2.249      ;
; -1.659 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[5]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.550      ; 2.242      ;
; -1.658 ; ep93xx_address[15] ; ts7300_usercore:usercore|DUTY_CYCLEC[15] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.564      ; 2.255      ;
; -1.658 ; ep93xx_address[15] ; ts7300_usercore:usercore|DUTY_CYCLEC[6]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.564      ; 2.255      ;
+--------+--------------------+------------------------------------------+-----------------+----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'bd_oe_pad'                                                                                        ;
+-------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node           ; To Node       ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+
; 0.055 ; start_cycle_posedge ; bd_oe_negedge ; start_cycle_pad ; bd_oe_pad   ; 0.500        ; -0.001     ; 0.476      ;
; 0.141 ; bd_oe_negedge       ; bd_oe_posedge ; bd_oe_pad       ; bd_oe_pad   ; 0.500        ; 0.000      ; 0.391      ;
; 0.665 ; bd_oe_posedge       ; bd_oe_posedge ; bd_oe_pad       ; bd_oe_pad   ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; bd_oe_negedge       ; bd_oe_negedge ; bd_oe_pad       ; bd_oe_pad   ; 1.000        ; 0.000      ; 0.367      ;
+-------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'start_cycle_pad'                                                                                            ;
+-------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+
; 0.665 ; start_cycle_posedge ; start_cycle_posedge ; start_cycle_pad ; start_cycle_pad ; 1.000        ; 0.000      ; 0.367      ;
; 1.293 ; start_cycle_negedge ; start_cycle_posedge ; ep93xx_end_q    ; start_cycle_pad ; 1.000        ; 0.991      ; 0.730      ;
+-------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clkgencore|altpll_component|pll|clk[1]'                                                                                                                                                                                    ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.950 ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 2.024      ; 0.367      ;
; -1.950 ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 2.024      ; 0.367      ;
; -1.950 ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 2.024      ; 0.367      ;
; -1.950 ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 2.024      ; 0.367      ;
; -1.950 ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 2.024      ; 0.367      ;
; -1.950 ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 2.024      ; 0.367      ;
; -1.937 ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 2.011      ; 0.367      ;
; -1.937 ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 2.011      ; 0.367      ;
; -1.271 ; start_cycle_negedge                              ; start_cycle_negedge_q                            ; ep93xx_end_q                                ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 1.563      ; 0.444      ;
; -0.249 ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig   ; ts7300_usercore:usercore|dummyreg[2]             ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.892      ; 0.795      ;
; -0.232 ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig   ; ts7300_usercore:usercore|dummyreg[1]             ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.889      ; 0.809      ;
; -0.231 ; bd_oe_negedge                                    ; bd_oe_negedge_q                                  ; bd_oe_pad                                   ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.555      ; 0.476      ;
; -0.229 ; start_cycle_posedge                              ; start_cycle_posedge_q                            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.554      ; 0.477      ;
; -0.170 ; ep93xx_address[1]                                ; epwbm_done32                                     ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.554      ; 0.536      ;
; -0.169 ; ep93xx_address[1]                                ; epwbm_done                                       ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.554      ; 0.537      ;
; -0.108 ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig   ; ts7300_usercore:usercore|dummyreg[0]             ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.905      ; 0.949      ;
; -0.103 ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig   ; ts7300_usercore:usercore|dummyreg[3]             ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.861      ; 0.910      ;
; -0.071 ; bd_oe_posedge                                    ; ep93xx_end                                       ; bd_oe_pad                                   ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.555      ; 0.636      ;
; 0.057  ; epwbm_we_o                                       ; ts7300_usercore:usercore|PWM_enable_A            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.563      ; 0.772      ;
; 0.058  ; epwbm_we_o                                       ; ts7300_usercore:usercore|PWM_enable_D            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.563      ; 0.773      ;
; 0.177  ; epwbm_we_o                                       ; ts7300_usercore:usercore|PWM_enable_C            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.563      ; 0.892      ;
; 0.215  ; ep93xx_end                                       ; ep93xx_end                                       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ts7300_usercore:usercore|PWM_enable_D            ; ts7300_usercore:usercore|PWM_enable_D            ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ts7300_usercore:usercore|PWM_enable_B            ; ts7300_usercore:usercore|PWM_enable_B            ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ts7300_usercore:usercore|PWM_enable_C            ; ts7300_usercore:usercore|PWM_enable_C            ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; epwbm_done32                                     ; epwbm_done32                                     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; epwbm_done                                       ; epwbm_done                                       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; epwbm_stb_o                                      ; epwbm_stb_o                                      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ts7300_usercore:usercore|PWM_enable_A            ; ts7300_usercore:usercore|PWM_enable_A            ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ts7300_usercore:usercore|PWM_not_reset           ; ts7300_usercore:usercore|PWM_not_reset           ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.241  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[11]  ; ep93xx_dat_latch[11]                             ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.393      ;
; 0.243  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[15] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[15] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.395      ;
; 0.274  ; ep93xx_address[4]                                ; ts7300_usercore:usercore|PWM_enable_C            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.563      ; 0.989      ;
; 0.283  ; ep93xx_address[19]                               ; ts7300_usercore:usercore|PWM_enable_C            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.556      ; 0.991      ;
; 0.287  ; epwbm_dat_o[2]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[2]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.439      ;
; 0.303  ; epwbm_we_o                                       ; ts7300_usercore:usercore|PWM_enable_B            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.554      ; 1.009      ;
; 0.309  ; ep93xx_address[20]                               ; ts7300_usercore:usercore|PWM_enable_C            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.556      ; 1.017      ;
; 0.313  ; ep93xx_address[2]                                ; ts7300_usercore:usercore|PWM_enable_C            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.563      ; 1.028      ;
; 0.314  ; ts7300_usercore:usercore|dummyreg[2]             ; ep93xx_dat_latch[2]                              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.466      ;
; 0.319  ; ts7300_usercore:usercore|dummyreg[1]             ; ep93xx_dat_latch[1]                              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.471      ;
; 0.321  ; ep93xx_address[3]                                ; ts7300_usercore:usercore|PWM_enable_A            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.563      ; 1.036      ;
; 0.325  ; ep93xx_address[5]                                ; ts7300_usercore:usercore|PWM_enable_C            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.563      ; 1.040      ;
; 0.334  ; ep93xx_address[22]                               ; ts7300_usercore:usercore|PWM_not_reset           ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.556      ; 1.042      ;
; 0.347  ; ep93xx_address[3]                                ; ts7300_usercore:usercore|PWM_not_reset           ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.556      ; 1.055      ;
; 0.355  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[0]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[0]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.507      ;
; 0.356  ; ep93xx_address[3]                                ; ts7300_usercore:usercore|PWM_enable_C            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.563      ; 1.071      ;
; 0.358  ; epwbm_dat_o[9]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[9]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[1]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[1]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[12]  ; ep93xx_dat_latch[12]                             ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[0]   ; ep93xx_dat_latch[0]                              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[2]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[2]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[9]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[9]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[11] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[11] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[4]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[4]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[7]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[7]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[13] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[13] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[14] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[14] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; epwbm_dat_o[13]                                  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[13]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; epwbm_dat_o[10]                                  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[10]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.363  ; epwbm_dat_o[4]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[4]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.515      ;
; 0.366  ; epwbm_dat_o[7]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[7]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.518      ;
; 0.369  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[6]   ; ep93xx_dat_latch[6]                              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; ep93xx_address[23]                               ; ts7300_usercore:usercore|PWM_not_reset           ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.556      ; 1.078      ;
; 0.371  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[3]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[3]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[8]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[8]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[10] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[10] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[5]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[5]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[6]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[6]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[12] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[12] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[15]  ; ep93xx_dat_latch[15]                             ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[3]   ; ep93xx_dat_latch[3]                              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.525      ;
; 0.375  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[5]   ; ep93xx_dat_latch[5]                              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.527      ;
; 0.379  ; ep93xx_address[5]                                ; ts7300_usercore:usercore|PWM_enable_D            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.563      ; 1.094      ;
; 0.384  ; ts7300_usercore:usercore|dio2_enable[0]          ; ts7300_usercore:usercore|dummyreg[0]             ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.536      ;
; 0.385  ; start_cycle_posedge_q                            ; epwbm_stb_o                                      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.537      ;
; 0.397  ; ep93xx_address[19]                               ; ts7300_usercore:usercore|PWM_enable_D            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.556      ; 1.105      ;
; 0.400  ; ep93xx_address[19]                               ; ts7300_usercore:usercore|PWM_enable_A            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.556      ; 1.108      ;
; 0.404  ; ep93xx_address[8]                                ; ts7300_usercore:usercore|PWM_enable_C            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.556      ; 1.112      ;
; 0.423  ; ep93xx_address[20]                               ; ts7300_usercore:usercore|PWM_enable_D            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.556      ; 1.131      ;
; 0.426  ; ep93xx_address[12]                               ; ts7300_usercore:usercore|PWM_enable_C            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.556      ; 1.134      ;
; 0.426  ; ep93xx_address[20]                               ; ts7300_usercore:usercore|PWM_enable_A            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.556      ; 1.134      ;
; 0.432  ; ep93xx_address[21]                               ; ts7300_usercore:usercore|PWM_enable_C            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.556      ; 1.140      ;
; 0.433  ; ep93xx_address[4]                                ; ts7300_usercore:usercore|PWM_enable_D            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.563      ; 1.148      ;
; 0.439  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[7]   ; ep93xx_dat_latch[7]                              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.589      ;
; 0.443  ; ep93xx_address[5]                                ; ts7300_usercore:usercore|PWM_enable_A            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.563      ; 1.158      ;
; 0.448  ; ep93xx_address[18]                               ; ts7300_usercore:usercore|PWM_enable_C            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.556      ; 1.156      ;
; 0.449  ; epwbm_we_o                                       ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[0]   ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.547      ; 1.148      ;
; 0.449  ; epwbm_we_o                                       ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[6]   ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.547      ; 1.148      ;
; 0.451  ; epwbm_we_o                                       ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[12]  ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.547      ; 1.150      ;
; 0.452  ; epwbm_we_o                                       ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[3]   ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.547      ; 1.151      ;
; 0.452  ; ep93xx_address[13]                               ; ts7300_usercore:usercore|PWM_enable_C            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.556      ; 1.160      ;
; 0.454  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[4]   ; ts7300_usercore:usercore|DUTY_CYCLEC[4]          ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.012      ; 0.618      ;
; 0.457  ; epwbm_we_o                                       ; ts7300_usercore:usercore|PWM_not_reset           ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.556      ; 1.165      ;
; 0.457  ; ep93xx_address[5]                                ; ts7300_usercore:usercore|PWM_not_reset           ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.556      ; 1.165      ;
; 0.459  ; epwbm_dat_o[3]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[3]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.609      ;
; 0.461  ; ep93xx_address[22]                               ; ts7300_usercore:usercore|PWM_enable_A            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.563      ; 1.176      ;
; 0.463  ; ts7300_usercore:usercore|dummyreg[31]            ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[10]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 0.608      ;
; 0.466  ; ts7300_usercore:usercore|dummyreg[31]            ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[14]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 0.611      ;
; 0.467  ; ts7300_usercore:usercore|dummyreg[31]            ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[9]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 0.612      ;
; 0.469  ; epwbm_done                                       ; epwbm_stb_o                                      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.621      ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'start_cycle_pad'                                                                                              ;
+--------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node             ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+
; -0.413 ; start_cycle_negedge ; start_cycle_posedge ; ep93xx_end_q    ; start_cycle_pad ; 0.000        ; 0.991      ; 0.730      ;
; 0.215  ; start_cycle_posedge ; start_cycle_posedge ; start_cycle_pad ; start_cycle_pad ; 0.000        ; 0.000      ; 0.367      ;
+--------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'bd_oe_pad'                                                                                         ;
+-------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node           ; To Node       ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+
; 0.215 ; bd_oe_posedge       ; bd_oe_posedge ; bd_oe_pad       ; bd_oe_pad   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bd_oe_negedge       ; bd_oe_negedge ; bd_oe_pad       ; bd_oe_pad   ; 0.000        ; 0.000      ; 0.367      ;
; 0.739 ; bd_oe_negedge       ; bd_oe_posedge ; bd_oe_pad       ; bd_oe_pad   ; -0.500       ; 0.000      ; 0.391      ;
; 0.825 ; start_cycle_posedge ; bd_oe_negedge ; start_cycle_pad ; bd_oe_pad   ; -0.500       ; -0.001     ; 0.476      ;
+-------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.215 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.360 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.513      ;
; 0.364 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.516      ;
; 0.369 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.521      ;
; 0.378 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.530      ;
; 0.438 ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.590      ;
; 0.498 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.651      ;
; 0.509 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.661      ;
; 0.518 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.670      ;
; 0.533 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.685      ;
; 0.534 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.686      ;
; 0.534 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.686      ;
; 0.544 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.696      ;
; 0.553 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.705      ;
; 0.568 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.720      ;
; 0.569 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.721      ;
; 0.569 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.721      ;
; 0.579 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.731      ;
; 0.588 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.740      ;
; 0.603 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.755      ;
; 0.604 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.756      ;
; 0.604 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.756      ;
; 0.607 ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.002     ; 0.757      ;
; 0.623 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.775      ;
; 0.639 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.791      ;
; 0.639 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.791      ;
; 0.658 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.810      ;
; 0.674 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.826      ;
; 0.693 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.845      ;
; 0.781 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.002     ; 0.931      ;
; 0.833 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.002     ; 0.983      ;
; 0.866 ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.002     ; 1.016      ;
; 0.869 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.002     ; 1.019      ;
; 0.905 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.002     ; 1.055      ;
; 0.960 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.002     ; 1.110      ;
; 1.042 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.002     ; 1.192      ;
; 1.404 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.891     ; 0.665      ;
; 1.404 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.891     ; 0.665      ;
; 1.404 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.891     ; 0.665      ;
; 1.404 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.891     ; 0.665      ;
; 1.404 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.891     ; 0.665      ;
; 1.404 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.891     ; 0.665      ;
; 1.404 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.891     ; 0.665      ;
; 1.404 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.891     ; 0.665      ;
; 1.495 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.891     ; 0.756      ;
; 1.507 ; ts7300_usercore:usercore|PWM_enable_A                ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.900     ; 0.759      ;
; 1.549 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.891     ; 0.810      ;
; 1.654 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.891     ; 0.915      ;
; 1.682 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.891     ; 0.943      ;
; 1.705 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.891     ; 0.966      ;
; 1.724 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.891     ; 0.985      ;
; 1.769 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.891     ; 1.030      ;
; 1.777 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.891     ; 1.038      ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.215 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.250 ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.402      ;
; 0.362 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.514      ;
; 0.367 ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.519      ;
; 0.372 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.524      ;
; 0.376 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.530      ;
; 0.500 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.652      ;
; 0.500 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.652      ;
; 0.505 ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.507 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.659      ;
; 0.516 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.668      ;
; 0.517 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.670      ;
; 0.535 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.687      ;
; 0.535 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.687      ;
; 0.542 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.694      ;
; 0.551 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.703      ;
; 0.552 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.704      ;
; 0.553 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.705      ;
; 0.570 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.722      ;
; 0.570 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.722      ;
; 0.577 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.729      ;
; 0.586 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.738      ;
; 0.587 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.739      ;
; 0.605 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.757      ;
; 0.612 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.764      ;
; 0.621 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.773      ;
; 0.622 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.774      ;
; 0.633 ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.008     ; 0.777      ;
; 0.640 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.792      ;
; 0.647 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.799      ;
; 0.656 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.808      ;
; 0.682 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.834      ;
; 0.691 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.843      ;
; 0.888 ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.008     ; 1.032      ;
; 0.938 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.008     ; 1.082      ;
; 0.955 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.008     ; 1.099      ;
; 1.010 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.008     ; 1.154      ;
; 1.081 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.008     ; 1.225      ;
; 1.099 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.008     ; 1.243      ;
; 1.120 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.008     ; 1.264      ;
; 1.499 ; ts7300_usercore:usercore|PWM_enable_B                ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.895     ; 0.756      ;
; 1.606 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.889     ; 0.869      ;
; 1.606 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.889     ; 0.869      ;
; 1.606 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.889     ; 0.869      ;
; 1.606 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.889     ; 0.869      ;
; 1.606 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.889     ; 0.869      ;
; 1.606 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.889     ; 0.869      ;
; 1.606 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.889     ; 0.869      ;
; 1.606 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.889     ; 0.869      ;
; 1.633 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.899     ; 0.886      ;
; 1.777 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.899     ; 1.030      ;
; 1.886 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.899     ; 1.139      ;
; 1.906 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.899     ; 1.159      ;
; 1.929 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.899     ; 1.182      ;
; 1.945 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.899     ; 1.198      ;
; 1.956 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.899     ; 1.209      ;
; 2.072 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.899     ; 1.325      ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.215 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.362 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.514      ;
; 0.366 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.520      ;
; 0.377 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.530      ;
; 0.497 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.649      ;
; 0.504 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.656      ;
; 0.505 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.517 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.670      ;
; 0.532 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.684      ;
; 0.539 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.691      ;
; 0.540 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.692      ;
; 0.547 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.699      ;
; 0.552 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.704      ;
; 0.553 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.705      ;
; 0.567 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.719      ;
; 0.574 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.726      ;
; 0.575 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.727      ;
; 0.587 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.739      ;
; 0.602 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.754      ;
; 0.609 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.761      ;
; 0.622 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.774      ;
; 0.637 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.789      ;
; 0.644 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.796      ;
; 0.672 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.824      ;
; 0.687 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.839      ;
; 0.688 ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.002      ; 0.842      ;
; 0.722 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.874      ;
; 0.757 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.909      ;
; 0.792 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.944      ;
; 0.827 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.979      ;
; 0.840 ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.002      ; 0.994      ;
; 0.862 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.014      ;
; 0.875 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.002      ; 1.029      ;
; 0.898 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.002      ; 1.052      ;
; 0.947 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.002      ; 1.101      ;
; 0.969 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.002      ; 1.123      ;
; 1.026 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.002      ; 1.180      ;
; 1.085 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.002      ; 1.239      ;
; 1.369 ; ts7300_usercore:usercore|PWM_enable_C                ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.907     ; 0.614      ;
; 1.452 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.890     ; 0.714      ;
; 1.634 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.902     ; 0.884      ;
; 1.634 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.902     ; 0.884      ;
; 1.634 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.902     ; 0.884      ;
; 1.634 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.902     ; 0.884      ;
; 1.634 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.902     ; 0.884      ;
; 1.634 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.902     ; 0.884      ;
; 1.634 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.902     ; 0.884      ;
; 1.634 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.902     ; 0.884      ;
; 1.708 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.890     ; 0.970      ;
; 1.743 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.890     ; 1.005      ;
; 1.791 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.890     ; 1.053      ;
; 1.812 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.890     ; 1.074      ;
; 1.860 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.890     ; 1.122      ;
; 1.882 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.890     ; 1.144      ;
; 1.930 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.890     ; 1.192      ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.215 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.320 ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.472      ;
; 0.358 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.510      ;
; 0.362 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.514      ;
; 0.367 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.521      ;
; 0.492 ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.001     ; 0.643      ;
; 0.496 ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.648      ;
; 0.497 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.649      ;
; 0.507 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.659      ;
; 0.509 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.661      ;
; 0.531 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.683      ;
; 0.544 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.696      ;
; 0.544 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.696      ;
; 0.551 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.703      ;
; 0.566 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.718      ;
; 0.579 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.731      ;
; 0.586 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.738      ;
; 0.591 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.743      ;
; 0.601 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.753      ;
; 0.614 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.766      ;
; 0.621 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.773      ;
; 0.626 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.778      ;
; 0.636 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.788      ;
; 0.656 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.808      ;
; 0.661 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.813      ;
; 0.671 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.823      ;
; 0.691 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.843      ;
; 0.696 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.848      ;
; 0.706 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.858      ;
; 0.731 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.883      ;
; 0.741 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.893      ;
; 0.747 ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.001     ; 0.898      ;
; 0.816 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.001     ; 0.967      ;
; 0.890 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.001     ; 1.041      ;
; 0.913 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.001     ; 1.064      ;
; 0.937 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.001     ; 1.088      ;
; 0.980 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.001     ; 1.131      ;
; 1.021 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.001     ; 1.172      ;
; 1.462 ; ts7300_usercore:usercore|PWM_enable_D                ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.867     ; 0.747      ;
; 1.533 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.863     ; 0.822      ;
; 1.555 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.863     ; 0.844      ;
; 1.564 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.863     ; 0.853      ;
; 1.579 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.859     ; 0.872      ;
; 1.579 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.859     ; 0.872      ;
; 1.579 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.859     ; 0.872      ;
; 1.579 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.859     ; 0.872      ;
; 1.579 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.859     ; 0.872      ;
; 1.579 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.859     ; 0.872      ;
; 1.579 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.859     ; 0.872      ;
; 1.579 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.859     ; 0.872      ;
; 1.603 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.863     ; 0.892      ;
; 1.680 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.863     ; 0.969      ;
; 1.732 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.863     ; 1.021      ;
; 1.767 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.863     ; 1.056      ;
; 1.789 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.863     ; 1.078      ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                                                                                               ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.928 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.897     ; 1.064      ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                                                                                               ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.823 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.900     ; 0.956      ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                                                                                               ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.777 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.860     ; 0.950      ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                                                                                               ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.672 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.893     ; 0.812      ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ep93xx_end_q'                                                                                      ;
+--------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node             ; Launch Clock    ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+
; -0.588 ; start_cycle_pad ; start_cycle_negedge ; start_cycle_pad ; ep93xx_end_q ; 0.500        ; 0.469      ; 1.589      ;
; -0.088 ; start_cycle_pad ; start_cycle_negedge ; start_cycle_pad ; ep93xx_end_q ; 1.000        ; 0.469      ; 1.589      ;
+--------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'bd_oe_pad'                                                                           ;
+-------+--------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+---------------+--------------+-------------+--------------+------------+------------+
; 1.179 ; ep93xx_end_q ; bd_oe_posedge ; ep93xx_end_q ; bd_oe_pad   ; 0.500        ; 1.459      ; 0.953      ;
; 1.179 ; ep93xx_end_q ; bd_oe_negedge ; ep93xx_end_q ; bd_oe_pad   ; 0.500        ; 1.459      ; 0.953      ;
; 1.679 ; ep93xx_end_q ; bd_oe_posedge ; ep93xx_end_q ; bd_oe_pad   ; 1.000        ; 1.459      ; 0.953      ;
; 1.679 ; ep93xx_end_q ; bd_oe_negedge ; ep93xx_end_q ; bd_oe_pad   ; 1.000        ; 1.459      ; 0.953      ;
+-------+--------------+---------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'start_cycle_pad'                                                                               ;
+-------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node    ; To Node             ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+
; 1.180 ; ep93xx_end_q ; start_cycle_posedge ; ep93xx_end_q ; start_cycle_pad ; 0.500        ; 1.460      ; 0.953      ;
; 1.680 ; ep93xx_end_q ; start_cycle_posedge ; ep93xx_end_q ; start_cycle_pad ; 1.000        ; 1.460      ; 0.953      ;
+-------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clkgencore|altpll_component|pll|clk[1]'                                                                                                                                                                     ;
+--------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                              ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 11.379 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.030     ; 1.956      ;
; 12.057 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.017     ; 1.291      ;
; 12.057 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.017     ; 1.291      ;
; 12.057 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.017     ; 1.291      ;
; 12.181 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.010     ; 1.174      ;
; 12.181 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.010     ; 1.174      ;
; 12.181 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.010     ; 1.174      ;
; 12.181 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.010     ; 1.174      ;
; 12.181 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.010     ; 1.174      ;
; 12.181 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.010     ; 1.174      ;
; 12.181 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.010     ; 1.174      ;
; 12.181 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.010     ; 1.174      ;
; 12.418 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.003      ; 0.950      ;
; 12.418 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.003      ; 0.950      ;
; 12.418 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.003      ; 0.950      ;
; 12.418 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.003      ; 0.950      ;
; 12.418 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.003      ; 0.950      ;
; 12.418 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.003      ; 0.950      ;
; 12.418 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.003      ; 0.950      ;
; 12.418 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.003      ; 0.950      ;
; 12.433 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.002      ; 0.934      ;
; 12.433 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.002      ; 0.934      ;
; 12.433 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.002      ; 0.934      ;
; 12.433 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.002      ; 0.934      ;
; 12.433 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.002      ; 0.934      ;
; 12.433 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.002      ; 0.934      ;
; 12.433 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.002      ; 0.934      ;
; 12.433 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.002      ; 0.934      ;
; 12.551 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.002     ; 0.812      ;
; 12.551 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.002     ; 0.812      ;
; 12.551 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.002     ; 0.812      ;
; 12.551 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.002     ; 0.812      ;
; 12.551 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.002     ; 0.812      ;
; 12.551 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.002     ; 0.812      ;
; 12.551 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.002     ; 0.812      ;
; 12.551 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.002     ; 0.812      ;
+--------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'start_cycle_pad'                                                                                 ;
+--------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node             ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+
; -0.800 ; ep93xx_end_q ; start_cycle_posedge ; ep93xx_end_q ; start_cycle_pad ; 0.000        ; 1.460      ; 0.953      ;
; -0.300 ; ep93xx_end_q ; start_cycle_posedge ; ep93xx_end_q ; start_cycle_pad ; -0.500       ; 1.460      ; 0.953      ;
+--------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'bd_oe_pad'                                                                             ;
+--------+--------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+---------------+--------------+-------------+--------------+------------+------------+
; -0.799 ; ep93xx_end_q ; bd_oe_posedge ; ep93xx_end_q ; bd_oe_pad   ; 0.000        ; 1.459      ; 0.953      ;
; -0.799 ; ep93xx_end_q ; bd_oe_negedge ; ep93xx_end_q ; bd_oe_pad   ; 0.000        ; 1.459      ; 0.953      ;
; -0.299 ; ep93xx_end_q ; bd_oe_posedge ; ep93xx_end_q ; bd_oe_pad   ; -0.500       ; 1.459      ; 0.953      ;
; -0.299 ; ep93xx_end_q ; bd_oe_negedge ; ep93xx_end_q ; bd_oe_pad   ; -0.500       ; 1.459      ; 0.953      ;
+--------+--------------+---------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clkgencore|altpll_component|pll|clk[1]'                                                                                                                                                                     ;
+-------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                              ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.662 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.812      ;
; 0.662 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.812      ;
; 0.662 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.812      ;
; 0.662 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.812      ;
; 0.662 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.812      ;
; 0.662 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.812      ;
; 0.662 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.812      ;
; 0.662 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.812      ;
; 0.780 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.934      ;
; 0.780 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.934      ;
; 0.780 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.934      ;
; 0.780 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.934      ;
; 0.780 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.934      ;
; 0.780 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.934      ;
; 0.780 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.934      ;
; 0.780 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.934      ;
; 0.795 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 0.950      ;
; 0.795 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 0.950      ;
; 0.795 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 0.950      ;
; 0.795 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 0.950      ;
; 0.795 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 0.950      ;
; 0.795 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 0.950      ;
; 0.795 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 0.950      ;
; 0.795 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 0.950      ;
; 1.032 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 1.174      ;
; 1.032 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 1.174      ;
; 1.032 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 1.174      ;
; 1.032 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 1.174      ;
; 1.032 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 1.174      ;
; 1.032 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 1.174      ;
; 1.032 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 1.174      ;
; 1.032 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 1.174      ;
; 1.156 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 1.291      ;
; 1.156 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 1.291      ;
; 1.156 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 1.291      ;
; 1.834 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.030     ; 1.956      ;
+-------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ep93xx_end_q'                                                                                      ;
+-------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+
; Slack ; From Node       ; To Node             ; Launch Clock    ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+
; 0.968 ; start_cycle_pad ; start_cycle_negedge ; start_cycle_pad ; ep93xx_end_q ; 0.000        ; 0.469      ; 1.589      ;
; 1.468 ; start_cycle_pad ; start_cycle_negedge ; start_cycle_pad ; ep93xx_end_q ; -0.500       ; 0.469      ; 1.589      ;
+-------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                                                                                               ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.553 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.893     ; 0.812      ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                                                                                               ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.658 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.860     ; 0.950      ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                                                                                               ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.704 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.900     ; 0.956      ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                                                                                               ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.809 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.897     ; 1.064      ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'start_cycle_pad'                                                                  ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; start_cycle_pad ; Rise       ; start_cycle_pad         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[16]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[16]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[17]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[17]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[18]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[18]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[19]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[19]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[20]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[20]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[21]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[21]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[22]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[22]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[23]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[23]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[9]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; epwbm_we_o              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; epwbm_we_o              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; start_cycle_posedge     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; start_cycle_posedge     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[10]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[10]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[11]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[11]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[12]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[12]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[13]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[13]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[14]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[14]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[15]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[15]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[16]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[16]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[17]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[17]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[18]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[18]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[19]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[19]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[1]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[1]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[20]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[20]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[21]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[21]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[22]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[22]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[23]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[23]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[2]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[2]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[3]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[3]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[4]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[4]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[5]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[5]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[6]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[6]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[7]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[7]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[8]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[8]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[9]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[9]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; epwbm_we_o|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; epwbm_we_o|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; start_cycle_pad|combout ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'bd_oe_pad'                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; bd_oe_pad ; Rise       ; bd_oe_pad                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bd_oe_pad ; Fall       ; bd_oe_negedge              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bd_oe_pad ; Fall       ; bd_oe_negedge              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_posedge              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_posedge              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_negedge|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_negedge|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_pad|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_pad|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_pad~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_pad~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_pad~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_pad~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_posedge|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_posedge|clk          ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk~clkctrl|outclk         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk~clkctrl|outclk         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk~clkctrl|outclk         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk~clkctrl|outclk         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ep93xx_end_q'                                                                  ;
+--------+--------------+----------------+------------------+--------------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+--------------+------------+-------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ep93xx_end_q ; Rise       ; start_cycle_negedge     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ep93xx_end_q ; Rise       ; start_cycle_negedge     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ep93xx_end_q ; Rise       ; ep93xx_end_q|regout     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ep93xx_end_q ; Rise       ; ep93xx_end_q|regout     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ep93xx_end_q ; Rise       ; start_cycle_negedge|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ep93xx_end_q ; Rise       ; start_cycle_negedge|clk ;
+--------+--------------+----------------+------------------+--------------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clkgencore|altpll_component|pll|clk[1]'                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; bd_oe_negedge_q                          ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_address1_q                        ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[0]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[10]                     ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[11]                     ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[12]                     ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[13]                     ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[14]                     ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[15]                     ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[1]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[2]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[3]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[4]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[5]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[6]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[7]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[8]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[9]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_end                               ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_end_q                             ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[0]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[10]                          ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[11]                          ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[12]                          ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[13]                          ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[14]                          ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[15]                          ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[1]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[2]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[3]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[4]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[5]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[6]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[7]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[8]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[9]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_done                               ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_done32                             ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_stb_o                              ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; isa_add1_pad_q                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; start_cycle_negedge_q                    ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; start_cycle_posedge_q                    ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[0]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[10] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[11] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[12] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[13] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[14] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[15] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[1]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[2]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[3]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[4]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[5]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[6]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[7]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[8]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[9]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[0]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[10] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[11] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[12] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[13] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[14] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[15] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[1]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[2]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[3]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[4]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[5]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[6]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[7]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[8]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[9]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[0]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[10] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[11] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[12] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[13] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[14] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[15] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[1]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[2]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[3]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[4]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[5]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[6]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[7]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[8]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[9]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[0]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[10] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[11] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[12] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[13] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[14] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[15] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[1]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[2]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[3]  ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_25mhz_pad'                                                                                   ;
+--------+--------------+----------------+------------------+---------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------------+------------+------------------------------------------+
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz_pad ; Rise       ; clk_25mhz_pad|combout                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz_pad ; Rise       ; clk_25mhz_pad|combout                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz_pad ; Rise       ; clkgencore|altpll_component|pll|clk[1]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz_pad ; Rise       ; clkgencore|altpll_component|pll|clk[1]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz_pad ; Rise       ; clkgencore|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz_pad ; Rise       ; clkgencore|altpll_component|pll|inclk[0] ;
; 37.620 ; 40.000       ; 2.380          ; Port Rate        ; clk_25mhz_pad ; Rise       ; clk_25mhz_pad                            ;
+--------+--------------+----------------+------------------+---------------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad   ; 0.063  ; 0.063  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[0]        ; clk_25mhz_pad   ; -0.326 ; -0.326 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[1]        ; clk_25mhz_pad   ; -0.435 ; -0.435 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[2]        ; clk_25mhz_pad   ; 0.063  ; 0.063  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[3]        ; clk_25mhz_pad   ; -0.330 ; -0.330 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[4]        ; clk_25mhz_pad   ; -0.276 ; -0.276 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[5]        ; clk_25mhz_pad   ; -0.344 ; -0.344 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[6]        ; clk_25mhz_pad   ; -0.246 ; -0.246 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[7]        ; clk_25mhz_pad   ; -0.395 ; -0.395 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; blue_pad[*]       ; clk_25mhz_pad   ; 2.385  ; 2.385  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 2.341  ; 2.341  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 2.385  ; 2.385  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 2.294  ; 2.294  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 2.348  ; 2.348  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[4]      ; clk_25mhz_pad   ; 1.896  ; 1.896  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 2.451  ; 2.451  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; 2.024  ; 2.024  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 2.334  ; 2.334  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 2.451  ; 2.451  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 2.325  ; 2.325  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 2.220  ; 2.220  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 2.587  ; 2.587  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 1.894  ; 1.894  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 2.061  ; 2.061  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 2.064  ; 2.064  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 2.219  ; 2.219  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 2.288  ; 2.288  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 2.172  ; 2.172  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 2.587  ; 2.587  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 2.584  ; 2.584  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; fl_d_pad[*]       ; clk_25mhz_pad   ; -0.232 ; -0.232 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[0]      ; clk_25mhz_pad   ; -0.546 ; -0.546 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[1]      ; clk_25mhz_pad   ; -0.232 ; -0.232 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[2]      ; clk_25mhz_pad   ; -0.497 ; -0.497 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[3]      ; clk_25mhz_pad   ; -0.313 ; -0.313 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[4]      ; clk_25mhz_pad   ; -0.474 ; -0.474 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[5]      ; clk_25mhz_pad   ; -0.708 ; -0.708 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[6]      ; clk_25mhz_pad   ; -0.597 ; -0.597 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[7]      ; clk_25mhz_pad   ; -0.439 ; -0.439 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 2.345  ; 2.345  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 2.085  ; 2.085  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 2.345  ; 2.345  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 2.117  ; 2.117  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 1.865  ; 1.865  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 2.606  ; 2.606  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_add1_pad      ; clk_25mhz_pad   ; 1.926  ; 1.926  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 2.565  ; 2.565  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; add_pad[*]        ; start_cycle_pad ; 2.286  ; 2.286  ; Rise       ; start_cycle_pad                        ;
;  add_pad[0]       ; start_cycle_pad ; -0.263 ; -0.263 ; Rise       ; start_cycle_pad                        ;
;  add_pad[1]       ; start_cycle_pad ; 2.286  ; 2.286  ; Rise       ; start_cycle_pad                        ;
;  add_pad[2]       ; start_cycle_pad ; 2.240  ; 2.240  ; Rise       ; start_cycle_pad                        ;
;  add_pad[3]       ; start_cycle_pad ; 2.279  ; 2.279  ; Rise       ; start_cycle_pad                        ;
; bd_pad[*]         ; start_cycle_pad ; 0.444  ; 0.444  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 0.190  ; 0.190  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 0.072  ; 0.072  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 0.444  ; 0.444  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 0.365  ; 0.365  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 0.278  ; 0.278  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 0.443  ; 0.443  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 0.363  ; 0.363  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 0.380  ; 0.380  ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 0.327  ; 0.327  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 0.091  ; 0.091  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 0.327  ; 0.327  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; -0.074 ; -0.074 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 0.150  ; 0.150  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; -0.061 ; -0.061 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; -0.042 ; -0.042 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 0.231  ; 0.231  ; Rise       ; start_cycle_pad                        ;
; isa_add1_pad      ; start_cycle_pad ; 2.674  ; 2.674  ; Rise       ; start_cycle_pad                        ;
; isa_add11_pad     ; start_cycle_pad ; 2.176  ; 2.176  ; Rise       ; start_cycle_pad                        ;
; isa_add12_pad     ; start_cycle_pad ; 2.512  ; 2.512  ; Rise       ; start_cycle_pad                        ;
; isa_add14_pad     ; start_cycle_pad ; 2.425  ; 2.425  ; Rise       ; start_cycle_pad                        ;
; isa_add15_pad     ; start_cycle_pad ; 2.370  ; 2.370  ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad   ; 0.555  ; 0.555  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[0]        ; clk_25mhz_pad   ; 0.446  ; 0.446  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[1]        ; clk_25mhz_pad   ; 0.555  ; 0.555  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[2]        ; clk_25mhz_pad   ; 0.057  ; 0.057  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[3]        ; clk_25mhz_pad   ; 0.450  ; 0.450  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[4]        ; clk_25mhz_pad   ; 0.396  ; 0.396  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[5]        ; clk_25mhz_pad   ; 0.464  ; 0.464  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[6]        ; clk_25mhz_pad   ; 0.366  ; 0.366  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[7]        ; clk_25mhz_pad   ; 0.515  ; 0.515  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; blue_pad[*]       ; clk_25mhz_pad   ; -1.776 ; -1.776 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; -2.221 ; -2.221 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; -2.265 ; -2.265 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; -2.174 ; -2.174 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; -2.228 ; -2.228 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[4]      ; clk_25mhz_pad   ; -1.776 ; -1.776 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; -1.904 ; -1.904 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; -1.904 ; -1.904 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; -2.214 ; -2.214 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; -2.331 ; -2.331 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; -2.205 ; -2.205 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; -2.100 ; -2.100 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; -1.774 ; -1.774 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; -1.774 ; -1.774 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; -1.941 ; -1.941 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; -1.944 ; -1.944 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; -2.099 ; -2.099 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; -2.168 ; -2.168 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; -2.052 ; -2.052 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; -2.467 ; -2.467 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; -2.464 ; -2.464 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; fl_d_pad[*]       ; clk_25mhz_pad   ; 0.828  ; 0.828  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[0]      ; clk_25mhz_pad   ; 0.666  ; 0.666  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[1]      ; clk_25mhz_pad   ; 0.352  ; 0.352  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[2]      ; clk_25mhz_pad   ; 0.617  ; 0.617  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[3]      ; clk_25mhz_pad   ; 0.433  ; 0.433  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[4]      ; clk_25mhz_pad   ; 0.594  ; 0.594  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[5]      ; clk_25mhz_pad   ; 0.828  ; 0.828  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[6]      ; clk_25mhz_pad   ; 0.717  ; 0.717  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[7]      ; clk_25mhz_pad   ; 0.559  ; 0.559  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; -1.745 ; -1.745 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; -1.965 ; -1.965 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; -2.225 ; -2.225 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; -1.997 ; -1.997 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; -1.745 ; -1.745 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; -2.486 ; -2.486 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_add1_pad      ; clk_25mhz_pad   ; -1.806 ; -1.806 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; -2.445 ; -2.445 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; add_pad[*]        ; start_cycle_pad ; 0.383  ; 0.383  ; Rise       ; start_cycle_pad                        ;
;  add_pad[0]       ; start_cycle_pad ; 0.383  ; 0.383  ; Rise       ; start_cycle_pad                        ;
;  add_pad[1]       ; start_cycle_pad ; -2.166 ; -2.166 ; Rise       ; start_cycle_pad                        ;
;  add_pad[2]       ; start_cycle_pad ; -2.120 ; -2.120 ; Rise       ; start_cycle_pad                        ;
;  add_pad[3]       ; start_cycle_pad ; -2.159 ; -2.159 ; Rise       ; start_cycle_pad                        ;
; bd_pad[*]         ; start_cycle_pad ; 0.048  ; 0.048  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; -0.070 ; -0.070 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 0.048  ; 0.048  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; -0.324 ; -0.324 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; -0.245 ; -0.245 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; -0.158 ; -0.158 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; -0.323 ; -0.323 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; -0.243 ; -0.243 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; -0.260 ; -0.260 ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 0.194  ; 0.194  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 0.029  ; 0.029  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; -0.207 ; -0.207 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 0.194  ; 0.194  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; -0.030 ; -0.030 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 0.181  ; 0.181  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 0.162  ; 0.162  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; -0.111 ; -0.111 ; Rise       ; start_cycle_pad                        ;
; isa_add1_pad      ; start_cycle_pad ; -2.554 ; -2.554 ; Rise       ; start_cycle_pad                        ;
; isa_add11_pad     ; start_cycle_pad ; -2.056 ; -2.056 ; Rise       ; start_cycle_pad                        ;
; isa_add12_pad     ; start_cycle_pad ; -2.392 ; -2.392 ; Rise       ; start_cycle_pad                        ;
; isa_add14_pad     ; start_cycle_pad ; -2.305 ; -2.305 ; Rise       ; start_cycle_pad                        ;
; isa_add15_pad     ; start_cycle_pad ; -2.250 ; -2.250 ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+-------------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port         ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+-------------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad                               ; 5.148 ; 5.148 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[0]        ; clk_25mhz_pad                               ; 5.140 ; 5.140 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[1]        ; clk_25mhz_pad                               ; 4.788 ; 4.788 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[2]        ; clk_25mhz_pad                               ; 5.148 ; 5.148 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[3]        ; clk_25mhz_pad                               ; 5.019 ; 5.019 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[4]        ; clk_25mhz_pad                               ; 4.944 ; 4.944 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[5]        ; clk_25mhz_pad                               ; 5.110 ; 5.110 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[6]        ; clk_25mhz_pad                               ; 5.129 ; 5.129 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[7]        ; clk_25mhz_pad                               ; 5.012 ; 5.012 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; blue_pad[*]       ; clk_25mhz_pad                               ; 4.607 ; 4.607 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[0]      ; clk_25mhz_pad                               ; 4.315 ; 4.315 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[1]      ; clk_25mhz_pad                               ; 4.585 ; 4.585 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[2]      ; clk_25mhz_pad                               ; 4.607 ; 4.607 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[3]      ; clk_25mhz_pad                               ; 4.299 ; 4.299 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[4]      ; clk_25mhz_pad                               ; 4.314 ; 4.314 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ; 3.633 ;       ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio0to8_pad[*]    ; clk_25mhz_pad                               ; 4.721 ; 4.721 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[4]   ; clk_25mhz_pad                               ; 4.468 ; 4.468 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[5]   ; clk_25mhz_pad                               ; 4.680 ; 4.680 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[6]   ; clk_25mhz_pad                               ; 4.572 ; 4.572 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[7]   ; clk_25mhz_pad                               ; 4.691 ; 4.691 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[8]   ; clk_25mhz_pad                               ; 4.721 ; 4.721 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio10to17_pad[*]  ; clk_25mhz_pad                               ; 4.832 ; 4.832 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[0] ; clk_25mhz_pad                               ; 4.350 ; 4.350 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[1] ; clk_25mhz_pad                               ; 4.348 ; 4.348 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[2] ; clk_25mhz_pad                               ; 4.564 ; 4.564 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[3] ; clk_25mhz_pad                               ; 4.709 ; 4.709 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[4] ; clk_25mhz_pad                               ; 4.587 ; 4.587 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[5] ; clk_25mhz_pad                               ; 4.605 ; 4.605 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[6] ; clk_25mhz_pad                               ; 4.723 ; 4.723 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[7] ; clk_25mhz_pad                               ; 4.832 ; 4.832 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; fl_d_pad[*]       ; clk_25mhz_pad                               ; 5.097 ; 5.097 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[0]      ; clk_25mhz_pad                               ; 4.812 ; 4.812 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[1]      ; clk_25mhz_pad                               ; 5.097 ; 5.097 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[2]      ; clk_25mhz_pad                               ; 4.752 ; 4.752 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[3]      ; clk_25mhz_pad                               ; 4.688 ; 4.688 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[4]      ; clk_25mhz_pad                               ; 4.884 ; 4.884 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[5]      ; clk_25mhz_pad                               ; 4.555 ; 4.555 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[6]      ; clk_25mhz_pad                               ; 4.668 ; 4.668 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[7]      ; clk_25mhz_pad                               ; 4.754 ; 4.754 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; green_pad[*]      ; clk_25mhz_pad                               ; 4.657 ; 4.657 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[0]     ; clk_25mhz_pad                               ; 4.612 ; 4.612 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[1]     ; clk_25mhz_pad                               ; 4.657 ; 4.657 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[2]     ; clk_25mhz_pad                               ; 4.494 ; 4.494 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[3]     ; clk_25mhz_pad                               ; 4.457 ; 4.457 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; hsync_pad         ; clk_25mhz_pad                               ; 4.687 ; 4.687 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; isa_wait_pad      ; clk_25mhz_pad                               ; 5.052 ; 5.052 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; red_pad[*]        ; clk_25mhz_pad                               ; 4.685 ; 4.685 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[0]       ; clk_25mhz_pad                               ; 4.521 ; 4.521 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[1]       ; clk_25mhz_pad                               ; 4.307 ; 4.307 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[2]       ; clk_25mhz_pad                               ; 4.685 ; 4.685 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[3]       ; clk_25mhz_pad                               ; 4.658 ; 4.658 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[4]       ; clk_25mhz_pad                               ; 4.463 ; 4.463 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ; 4.301 ;       ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; vsync_pad         ; clk_25mhz_pad                               ; 4.815 ; 4.815 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ;       ; 3.633 ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ;       ; 4.301 ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 3.853 ; 3.853 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
;  dio0to8_pad[0]   ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 3.853 ; 3.853 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 3.484 ; 3.484 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
;  dio0to8_pad[1]   ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 3.484 ; 3.484 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 3.638 ; 3.638 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
;  dio0to8_pad[2]   ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 3.638 ; 3.638 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 3.740 ; 3.740 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
;  dio0to8_pad[3]   ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 3.740 ; 3.740 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
+-------------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                              ;
+-------------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port         ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+-------------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad                               ; 4.788 ; 4.788 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[0]        ; clk_25mhz_pad                               ; 5.140 ; 5.140 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[1]        ; clk_25mhz_pad                               ; 4.788 ; 4.788 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[2]        ; clk_25mhz_pad                               ; 5.148 ; 5.148 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[3]        ; clk_25mhz_pad                               ; 5.019 ; 5.019 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[4]        ; clk_25mhz_pad                               ; 4.944 ; 4.944 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[5]        ; clk_25mhz_pad                               ; 5.110 ; 5.110 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[6]        ; clk_25mhz_pad                               ; 5.129 ; 5.129 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[7]        ; clk_25mhz_pad                               ; 5.012 ; 5.012 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; blue_pad[*]       ; clk_25mhz_pad                               ; 4.299 ; 4.299 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[0]      ; clk_25mhz_pad                               ; 4.315 ; 4.315 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[1]      ; clk_25mhz_pad                               ; 4.585 ; 4.585 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[2]      ; clk_25mhz_pad                               ; 4.607 ; 4.607 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[3]      ; clk_25mhz_pad                               ; 4.299 ; 4.299 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[4]      ; clk_25mhz_pad                               ; 4.314 ; 4.314 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ; 3.633 ;       ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio0to8_pad[*]    ; clk_25mhz_pad                               ; 4.468 ; 4.468 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[4]   ; clk_25mhz_pad                               ; 4.468 ; 4.468 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[5]   ; clk_25mhz_pad                               ; 4.680 ; 4.680 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[6]   ; clk_25mhz_pad                               ; 4.572 ; 4.572 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[7]   ; clk_25mhz_pad                               ; 4.691 ; 4.691 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[8]   ; clk_25mhz_pad                               ; 4.721 ; 4.721 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio10to17_pad[*]  ; clk_25mhz_pad                               ; 4.348 ; 4.348 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[0] ; clk_25mhz_pad                               ; 4.350 ; 4.350 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[1] ; clk_25mhz_pad                               ; 4.348 ; 4.348 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[2] ; clk_25mhz_pad                               ; 4.564 ; 4.564 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[3] ; clk_25mhz_pad                               ; 4.709 ; 4.709 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[4] ; clk_25mhz_pad                               ; 4.587 ; 4.587 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[5] ; clk_25mhz_pad                               ; 4.605 ; 4.605 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[6] ; clk_25mhz_pad                               ; 4.723 ; 4.723 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[7] ; clk_25mhz_pad                               ; 4.832 ; 4.832 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; fl_d_pad[*]       ; clk_25mhz_pad                               ; 4.555 ; 4.555 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[0]      ; clk_25mhz_pad                               ; 4.812 ; 4.812 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[1]      ; clk_25mhz_pad                               ; 5.097 ; 5.097 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[2]      ; clk_25mhz_pad                               ; 4.752 ; 4.752 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[3]      ; clk_25mhz_pad                               ; 4.688 ; 4.688 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[4]      ; clk_25mhz_pad                               ; 4.884 ; 4.884 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[5]      ; clk_25mhz_pad                               ; 4.555 ; 4.555 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[6]      ; clk_25mhz_pad                               ; 4.668 ; 4.668 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[7]      ; clk_25mhz_pad                               ; 4.754 ; 4.754 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; green_pad[*]      ; clk_25mhz_pad                               ; 4.457 ; 4.457 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[0]     ; clk_25mhz_pad                               ; 4.612 ; 4.612 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[1]     ; clk_25mhz_pad                               ; 4.657 ; 4.657 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[2]     ; clk_25mhz_pad                               ; 4.494 ; 4.494 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[3]     ; clk_25mhz_pad                               ; 4.457 ; 4.457 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; hsync_pad         ; clk_25mhz_pad                               ; 4.687 ; 4.687 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; isa_wait_pad      ; clk_25mhz_pad                               ; 5.052 ; 5.052 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; red_pad[*]        ; clk_25mhz_pad                               ; 4.307 ; 4.307 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[0]       ; clk_25mhz_pad                               ; 4.521 ; 4.521 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[1]       ; clk_25mhz_pad                               ; 4.307 ; 4.307 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[2]       ; clk_25mhz_pad                               ; 4.685 ; 4.685 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[3]       ; clk_25mhz_pad                               ; 4.658 ; 4.658 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[4]       ; clk_25mhz_pad                               ; 4.463 ; 4.463 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ; 4.301 ;       ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; vsync_pad         ; clk_25mhz_pad                               ; 4.815 ; 4.815 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ;       ; 3.633 ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ;       ; 4.301 ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 3.853 ; 3.853 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
;  dio0to8_pad[0]   ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 3.853 ; 3.853 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 3.484 ; 3.484 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
;  dio0to8_pad[1]   ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 3.484 ; 3.484 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 3.638 ; 3.638 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
;  dio0to8_pad[2]   ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 3.638 ; 3.638 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 3.740 ; 3.740 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
;  dio0to8_pad[3]   ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 3.740 ; 3.740 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
+-------------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                      ;
+-------------------+-----------------+-------+------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise  ; Fall ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+-------+------+------------+----------------------------------------+
; bd_pad[*]         ; bd_oe_pad       ; 3.637 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 3.637 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 3.646 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 3.745 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 3.745 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 3.749 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 3.749 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 3.739 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 3.729 ;      ; Rise       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 3.497 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 3.497 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 3.745 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 3.739 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 3.646 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 4.070 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 3.851 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 3.729 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 4.054 ;      ; Rise       ; bd_oe_pad                              ;
; bd_pad[*]         ; bd_oe_pad       ; 3.637 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 3.637 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 3.646 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 3.745 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 3.745 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 3.749 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 3.749 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 3.739 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 3.729 ;      ; Fall       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 3.497 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 3.497 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 3.745 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 3.739 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 3.646 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 4.070 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 3.851 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 3.729 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 4.054 ;      ; Fall       ; bd_oe_pad                              ;
; blue_pad[*]       ; clk_25mhz_pad   ; 4.495 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 4.495 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 4.666 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 4.652 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 4.521 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 4.534 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; 4.534 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 4.582 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 4.758 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 4.630 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 4.888 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 4.224 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 4.224 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 4.298 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 4.408 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 4.543 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 4.604 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 4.697 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 4.686 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 4.771 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 4.254 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 4.813 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 4.765 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 4.595 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 4.254 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 4.487 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; red_pad[*]        ; clk_25mhz_pad   ; 4.496 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  red_pad[1]       ; clk_25mhz_pad   ; 4.496 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 4.752 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_wait_pad      ; ep93xx_end_q    ; 3.429 ;      ; Rise       ; ep93xx_end_q                           ;
; bd_pad[*]         ; start_cycle_pad ; 4.876 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 4.876 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 4.885 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 4.984 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 4.984 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 4.988 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 4.988 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 4.978 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 4.968 ;      ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 4.736 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 4.736 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 4.984 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 4.978 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 4.885 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 5.309 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 5.090 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[6]      ; start_cycle_pad ; 4.968 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 5.293 ;      ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+-------+------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                              ;
+-------------------+-----------------+-------+------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise  ; Fall ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+-------+------+------------+----------------------------------------+
; bd_pad[*]         ; bd_oe_pad       ; 3.637 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 3.637 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 3.646 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 3.745 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 3.745 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 3.749 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 3.749 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 3.739 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 3.729 ;      ; Rise       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 3.497 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 3.497 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 3.745 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 3.739 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 3.646 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 4.070 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 3.851 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 3.729 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 4.054 ;      ; Rise       ; bd_oe_pad                              ;
; bd_pad[*]         ; bd_oe_pad       ; 3.637 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 3.637 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 3.646 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 3.745 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 3.745 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 3.749 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 3.749 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 3.739 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 3.729 ;      ; Fall       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 3.497 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 3.497 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 3.745 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 3.739 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 3.646 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 4.070 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 3.851 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 3.729 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 4.054 ;      ; Fall       ; bd_oe_pad                              ;
; blue_pad[*]       ; clk_25mhz_pad   ; 4.495 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 4.495 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 4.666 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 4.652 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 4.521 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 4.534 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; 4.534 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 4.582 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 4.758 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 4.630 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 4.888 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 4.224 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 4.224 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 4.298 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 4.408 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 4.543 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 4.604 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 4.697 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 4.686 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 4.771 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 4.254 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 4.813 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 4.765 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 4.595 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 4.254 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 4.487 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; red_pad[*]        ; clk_25mhz_pad   ; 4.496 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  red_pad[1]       ; clk_25mhz_pad   ; 4.496 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 4.752 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_wait_pad      ; ep93xx_end_q    ; 3.429 ;      ; Rise       ; ep93xx_end_q                           ;
; bd_pad[*]         ; start_cycle_pad ; 4.439 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 4.439 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 4.448 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 4.547 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 4.547 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 4.551 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 4.551 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 4.541 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 4.531 ;      ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 4.299 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 4.299 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 4.547 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 4.541 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 4.448 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 4.872 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 4.653 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[6]      ; start_cycle_pad ; 4.531 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 4.856 ;      ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+-------+------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                              ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+
; bd_pad[*]         ; bd_oe_pad       ; 3.637     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 3.637     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 3.646     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 3.745     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 3.745     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 3.749     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 3.749     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 3.739     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 3.729     ;           ; Rise       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 3.497     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 3.497     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 3.745     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 3.739     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 3.646     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 4.070     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 3.851     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 3.729     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 4.054     ;           ; Rise       ; bd_oe_pad                              ;
; bd_pad[*]         ; bd_oe_pad       ; 3.637     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 3.637     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 3.646     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 3.745     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 3.745     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 3.749     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 3.749     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 3.739     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 3.729     ;           ; Fall       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 3.497     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 3.497     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 3.745     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 3.739     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 3.646     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 4.070     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 3.851     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 3.729     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 4.054     ;           ; Fall       ; bd_oe_pad                              ;
; blue_pad[*]       ; clk_25mhz_pad   ; 4.495     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 4.495     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 4.666     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 4.652     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 4.521     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 4.534     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; 4.534     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 4.582     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 4.758     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 4.630     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 4.888     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 4.224     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 4.224     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 4.298     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 4.408     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 4.543     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 4.604     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 4.697     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 4.686     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 4.771     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 4.254     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 4.813     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 4.765     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 4.595     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 4.254     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 4.487     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; red_pad[*]        ; clk_25mhz_pad   ; 4.496     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  red_pad[1]       ; clk_25mhz_pad   ; 4.496     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 4.752     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_wait_pad      ; ep93xx_end_q    ; 3.429     ;           ; Rise       ; ep93xx_end_q                           ;
; bd_pad[*]         ; start_cycle_pad ; 4.876     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 4.876     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 4.885     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 4.984     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 4.984     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 4.988     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 4.988     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 4.978     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 4.968     ;           ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 4.736     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 4.736     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 4.984     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 4.978     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 4.885     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 5.309     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 5.090     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[6]      ; start_cycle_pad ; 4.968     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 5.293     ;           ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                      ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+
; bd_pad[*]         ; bd_oe_pad       ; 3.637     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 3.637     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 3.646     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 3.745     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 3.745     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 3.749     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 3.749     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 3.739     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 3.729     ;           ; Rise       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 3.497     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 3.497     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 3.745     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 3.739     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 3.646     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 4.070     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 3.851     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 3.729     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 4.054     ;           ; Rise       ; bd_oe_pad                              ;
; bd_pad[*]         ; bd_oe_pad       ; 3.637     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 3.637     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 3.646     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 3.745     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 3.745     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 3.749     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 3.749     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 3.739     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 3.729     ;           ; Fall       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 3.497     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 3.497     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 3.745     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 3.739     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 3.646     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 4.070     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 3.851     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 3.729     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 4.054     ;           ; Fall       ; bd_oe_pad                              ;
; blue_pad[*]       ; clk_25mhz_pad   ; 4.495     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 4.495     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 4.666     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 4.652     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 4.521     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 4.534     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; 4.534     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 4.582     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 4.758     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 4.630     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 4.888     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 4.224     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 4.224     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 4.298     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 4.408     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 4.543     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 4.604     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 4.697     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 4.686     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 4.771     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 4.254     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 4.813     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 4.765     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 4.595     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 4.254     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 4.487     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; red_pad[*]        ; clk_25mhz_pad   ; 4.496     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  red_pad[1]       ; clk_25mhz_pad   ; 4.496     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 4.752     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_wait_pad      ; ep93xx_end_q    ; 3.429     ;           ; Rise       ; ep93xx_end_q                           ;
; bd_pad[*]         ; start_cycle_pad ; 4.439     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 4.439     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 4.448     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 4.547     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 4.547     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 4.551     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 4.551     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 4.541     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 4.531     ;           ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 4.299     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 4.299     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 4.547     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 4.541     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 4.448     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 4.872     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 4.653     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[6]      ; start_cycle_pad ; 4.531     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 4.856     ;           ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+----------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                        ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                             ; -6.476    ; -3.588  ; -4.189   ; -1.057  ; -1.941              ;
;  bd_oe_pad                                   ; -0.817    ; 0.215   ; 1.179    ; -1.057  ; -1.941              ;
;  clk_25mhz_pad                               ; N/A       ; N/A     ; N/A      ; N/A     ; 20.000              ;
;  clkgencore|altpll_component|pll|clk[1]      ; -6.476    ; -3.588  ; 8.327    ; 0.662   ; 5.424               ;
;  ep93xx_end_q                                ; N/A       ; N/A     ; -2.340   ; 0.968   ; -0.742              ;
;  start_cycle_pad                             ; 0.235     ; -0.413  ; 1.180    ; -1.052  ; -1.941              ;
;  ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; -4.612    ; 0.215   ; -3.316   ; 1.553   ; -0.742              ;
;  ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; -5.484    ; 0.215   ; -4.189   ; 1.809   ; -0.742              ;
;  ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; -4.931    ; 0.215   ; -3.824   ; 1.704   ; -0.742              ;
;  ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; -4.525    ; 0.215   ; -3.746   ; 1.658   ; -0.742              ;
; Design-wide TNS                              ; -1041.279 ; -16.193 ; -17.415  ; -3.166  ; -98.858             ;
;  bd_oe_pad                                   ; -1.325    ; 0.000   ; 0.000    ; -2.114  ; -4.909              ;
;  clk_25mhz_pad                               ; N/A       ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  clkgencore|altpll_component|pll|clk[1]      ; -907.690  ; -16.193 ; 0.000    ; 0.000   ; 0.000               ;
;  ep93xx_end_q                                ; N/A       ; N/A     ; -2.340   ; 0.000   ; -1.484              ;
;  start_cycle_pad                             ; 0.000     ; -0.413  ; 0.000    ; -1.052  ; -39.041             ;
;  ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; -28.668   ; 0.000   ; -3.316   ; 0.000   ; -13.356             ;
;  ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; -35.036   ; 0.000   ; -4.189   ; 0.000   ; -13.356             ;
;  ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; -34.851   ; 0.000   ; -3.824   ; 0.000   ; -13.356             ;
;  ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; -33.709   ; 0.000   ; -3.746   ; 0.000   ; -13.356             ;
+----------------------------------------------+-----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad   ; 1.555  ; 1.555  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[0]        ; clk_25mhz_pad   ; 0.304  ; 0.304  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[1]        ; clk_25mhz_pad   ; 0.277  ; 0.277  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[2]        ; clk_25mhz_pad   ; 1.555  ; 1.555  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[3]        ; clk_25mhz_pad   ; 0.293  ; 0.293  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[4]        ; clk_25mhz_pad   ; 0.632  ; 0.632  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[5]        ; clk_25mhz_pad   ; 0.282  ; 0.282  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[6]        ; clk_25mhz_pad   ; 0.669  ; 0.669  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[7]        ; clk_25mhz_pad   ; 0.192  ; 0.192  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; blue_pad[*]       ; clk_25mhz_pad   ; 6.493  ; 6.493  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 6.230  ; 6.230  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 6.493  ; 6.493  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 6.162  ; 6.162  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 6.130  ; 6.130  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[4]      ; clk_25mhz_pad   ; 4.761  ; 4.761  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 6.590  ; 6.590  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; 5.447  ; 5.447  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 6.106  ; 6.106  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 6.590  ; 6.590  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 6.172  ; 6.172  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 5.729  ; 5.729  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 6.950  ; 6.950  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 4.833  ; 4.833  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 5.592  ; 5.592  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 5.565  ; 5.565  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 5.906  ; 5.906  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 6.043  ; 6.043  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 5.715  ; 5.715  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 6.950  ; 6.950  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 6.881  ; 6.881  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; fl_d_pad[*]       ; clk_25mhz_pad   ; 0.552  ; 0.552  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[0]      ; clk_25mhz_pad   ; -0.102 ; -0.102 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[1]      ; clk_25mhz_pad   ; 0.496  ; 0.496  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[2]      ; clk_25mhz_pad   ; 0.199  ; 0.199  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[3]      ; clk_25mhz_pad   ; 0.552  ; 0.552  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[4]      ; clk_25mhz_pad   ; 0.163  ; 0.163  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[5]      ; clk_25mhz_pad   ; -0.516 ; -0.516 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[6]      ; clk_25mhz_pad   ; -0.392 ; -0.392 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[7]      ; clk_25mhz_pad   ; 0.298  ; 0.298  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 6.202  ; 6.202  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 5.378  ; 5.378  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 6.202  ; 6.202  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 5.711  ; 5.711  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 4.671  ; 4.671  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 6.952  ; 6.952  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_add1_pad      ; clk_25mhz_pad   ; 4.479  ; 4.479  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 6.898  ; 6.898  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; add_pad[*]        ; start_cycle_pad ; 5.136  ; 5.136  ; Rise       ; start_cycle_pad                        ;
;  add_pad[0]       ; start_cycle_pad ; 0.197  ; 0.197  ; Rise       ; start_cycle_pad                        ;
;  add_pad[1]       ; start_cycle_pad ; 5.136  ; 5.136  ; Rise       ; start_cycle_pad                        ;
;  add_pad[2]       ; start_cycle_pad ; 4.890  ; 4.890  ; Rise       ; start_cycle_pad                        ;
;  add_pad[3]       ; start_cycle_pad ; 5.111  ; 5.111  ; Rise       ; start_cycle_pad                        ;
; bd_pad[*]         ; start_cycle_pad ; 2.037  ; 2.037  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 1.225  ; 1.225  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 0.992  ; 0.992  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 1.876  ; 1.876  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 1.883  ; 1.883  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 1.602  ; 1.602  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 2.037  ; 2.037  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 1.767  ; 1.767  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 1.689  ; 1.689  ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 1.594  ; 1.594  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 1.019  ; 1.019  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 1.472  ; 1.472  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 0.760  ; 0.760  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 1.139  ; 1.139  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 0.769  ; 0.769  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 0.651  ; 0.651  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 1.594  ; 1.594  ; Rise       ; start_cycle_pad                        ;
; isa_add1_pad      ; start_cycle_pad ; 5.977  ; 5.977  ; Rise       ; start_cycle_pad                        ;
; isa_add11_pad     ; start_cycle_pad ; 4.762  ; 4.762  ; Rise       ; start_cycle_pad                        ;
; isa_add12_pad     ; start_cycle_pad ; 5.569  ; 5.569  ; Rise       ; start_cycle_pad                        ;
; isa_add14_pad     ; start_cycle_pad ; 5.401  ; 5.401  ; Rise       ; start_cycle_pad                        ;
; isa_add15_pad     ; start_cycle_pad ; 5.437  ; 5.437  ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad   ; 0.555  ; 0.555  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[0]        ; clk_25mhz_pad   ; 0.446  ; 0.446  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[1]        ; clk_25mhz_pad   ; 0.555  ; 0.555  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[2]        ; clk_25mhz_pad   ; 0.057  ; 0.057  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[3]        ; clk_25mhz_pad   ; 0.450  ; 0.450  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[4]        ; clk_25mhz_pad   ; 0.396  ; 0.396  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[5]        ; clk_25mhz_pad   ; 0.464  ; 0.464  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[6]        ; clk_25mhz_pad   ; 0.366  ; 0.366  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[7]        ; clk_25mhz_pad   ; 0.515  ; 0.515  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; blue_pad[*]       ; clk_25mhz_pad   ; -1.776 ; -1.776 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; -2.221 ; -2.221 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; -2.265 ; -2.265 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; -2.174 ; -2.174 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; -2.228 ; -2.228 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[4]      ; clk_25mhz_pad   ; -1.776 ; -1.776 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; -1.904 ; -1.904 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[4]   ; clk_25mhz_pad   ; -1.904 ; -1.904 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; -2.214 ; -2.214 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; -2.331 ; -2.331 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; -2.205 ; -2.205 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; -2.100 ; -2.100 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; -1.774 ; -1.774 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; -1.774 ; -1.774 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; -1.941 ; -1.941 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; -1.944 ; -1.944 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; -2.099 ; -2.099 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; -2.168 ; -2.168 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; -2.052 ; -2.052 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; -2.467 ; -2.467 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; -2.464 ; -2.464 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; fl_d_pad[*]       ; clk_25mhz_pad   ; 0.828  ; 0.828  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[0]      ; clk_25mhz_pad   ; 0.666  ; 0.666  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[1]      ; clk_25mhz_pad   ; 0.352  ; 0.352  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[2]      ; clk_25mhz_pad   ; 0.617  ; 0.617  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[3]      ; clk_25mhz_pad   ; 0.433  ; 0.433  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[4]      ; clk_25mhz_pad   ; 0.594  ; 0.594  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[5]      ; clk_25mhz_pad   ; 0.828  ; 0.828  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[6]      ; clk_25mhz_pad   ; 0.717  ; 0.717  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[7]      ; clk_25mhz_pad   ; 0.559  ; 0.559  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; -1.745 ; -1.745 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; -1.965 ; -1.965 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; -2.225 ; -2.225 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; -1.997 ; -1.997 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; -1.745 ; -1.745 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; -2.486 ; -2.486 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_add1_pad      ; clk_25mhz_pad   ; -1.806 ; -1.806 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; -2.445 ; -2.445 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; add_pad[*]        ; start_cycle_pad ; 0.383  ; 0.383  ; Rise       ; start_cycle_pad                        ;
;  add_pad[0]       ; start_cycle_pad ; 0.383  ; 0.383  ; Rise       ; start_cycle_pad                        ;
;  add_pad[1]       ; start_cycle_pad ; -2.166 ; -2.166 ; Rise       ; start_cycle_pad                        ;
;  add_pad[2]       ; start_cycle_pad ; -2.120 ; -2.120 ; Rise       ; start_cycle_pad                        ;
;  add_pad[3]       ; start_cycle_pad ; -2.159 ; -2.159 ; Rise       ; start_cycle_pad                        ;
; bd_pad[*]         ; start_cycle_pad ; 0.048  ; 0.048  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; -0.070 ; -0.070 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 0.048  ; 0.048  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; -0.324 ; -0.324 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; -0.245 ; -0.245 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; -0.158 ; -0.158 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; -0.323 ; -0.323 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; -0.243 ; -0.243 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; -0.260 ; -0.260 ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 0.194  ; 0.194  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 0.029  ; 0.029  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; -0.207 ; -0.207 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 0.194  ; 0.194  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; -0.030 ; -0.030 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 0.181  ; 0.181  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 0.162  ; 0.162  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; -0.111 ; -0.111 ; Rise       ; start_cycle_pad                        ;
; isa_add1_pad      ; start_cycle_pad ; -2.554 ; -2.554 ; Rise       ; start_cycle_pad                        ;
; isa_add11_pad     ; start_cycle_pad ; -2.056 ; -2.056 ; Rise       ; start_cycle_pad                        ;
; isa_add12_pad     ; start_cycle_pad ; -2.392 ; -2.392 ; Rise       ; start_cycle_pad                        ;
; isa_add14_pad     ; start_cycle_pad ; -2.305 ; -2.305 ; Rise       ; start_cycle_pad                        ;
; isa_add15_pad     ; start_cycle_pad ; -2.250 ; -2.250 ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                        ;
+-------------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; Data Port         ; Clock Port                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+-------------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad                               ; 11.167 ; 11.167 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[0]        ; clk_25mhz_pad                               ; 11.154 ; 11.154 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[1]        ; clk_25mhz_pad                               ; 9.856  ; 9.856  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[2]        ; clk_25mhz_pad                               ; 11.167 ; 11.167 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[3]        ; clk_25mhz_pad                               ; 10.782 ; 10.782 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[4]        ; clk_25mhz_pad                               ; 10.401 ; 10.401 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[5]        ; clk_25mhz_pad                               ; 11.108 ; 11.108 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[6]        ; clk_25mhz_pad                               ; 10.998 ; 10.998 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[7]        ; clk_25mhz_pad                               ; 10.780 ; 10.780 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; blue_pad[*]       ; clk_25mhz_pad                               ; 9.564  ; 9.564  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[0]      ; clk_25mhz_pad                               ; 8.913  ; 8.913  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[1]      ; clk_25mhz_pad                               ; 9.516  ; 9.516  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[2]      ; clk_25mhz_pad                               ; 9.564  ; 9.564  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[3]      ; clk_25mhz_pad                               ; 8.894  ; 8.894  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[4]      ; clk_25mhz_pad                               ; 8.809  ; 8.809  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ; 7.016  ;        ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio0to8_pad[*]    ; clk_25mhz_pad                               ; 9.919  ; 9.919  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[4]   ; clk_25mhz_pad                               ; 9.156  ; 9.156  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[5]   ; clk_25mhz_pad                               ; 9.864  ; 9.864  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[6]   ; clk_25mhz_pad                               ; 9.514  ; 9.514  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[7]   ; clk_25mhz_pad                               ; 9.884  ; 9.884  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[8]   ; clk_25mhz_pad                               ; 9.919  ; 9.919  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio10to17_pad[*]  ; clk_25mhz_pad                               ; 10.297 ; 10.297 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[0] ; clk_25mhz_pad                               ; 8.778  ; 8.778  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[1] ; clk_25mhz_pad                               ; 8.781  ; 8.781  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[2] ; clk_25mhz_pad                               ; 9.511  ; 9.511  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[3] ; clk_25mhz_pad                               ; 9.933  ; 9.933  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[4] ; clk_25mhz_pad                               ; 9.529  ; 9.529  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[5] ; clk_25mhz_pad                               ; 9.555  ; 9.555  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[6] ; clk_25mhz_pad                               ; 9.946  ; 9.946  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[7] ; clk_25mhz_pad                               ; 10.297 ; 10.297 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; fl_d_pad[*]       ; clk_25mhz_pad                               ; 11.092 ; 11.092 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[0]      ; clk_25mhz_pad                               ; 10.086 ; 10.086 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[1]      ; clk_25mhz_pad                               ; 11.092 ; 11.092 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[2]      ; clk_25mhz_pad                               ; 9.817  ; 9.817  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[3]      ; clk_25mhz_pad                               ; 9.694  ; 9.694  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[4]      ; clk_25mhz_pad                               ; 10.385 ; 10.385 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[5]      ; clk_25mhz_pad                               ; 9.309  ; 9.309  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[6]      ; clk_25mhz_pad                               ; 9.684  ; 9.684  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[7]      ; clk_25mhz_pad                               ; 10.003 ; 10.003 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; green_pad[*]      ; clk_25mhz_pad                               ; 9.824  ; 9.824  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[0]     ; clk_25mhz_pad                               ; 9.584  ; 9.584  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[1]     ; clk_25mhz_pad                               ; 9.824  ; 9.824  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[2]     ; clk_25mhz_pad                               ; 9.182  ; 9.182  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[3]     ; clk_25mhz_pad                               ; 9.350  ; 9.350  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; hsync_pad         ; clk_25mhz_pad                               ; 9.887  ; 9.887  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; isa_wait_pad      ; clk_25mhz_pad                               ; 11.064 ; 11.064 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; red_pad[*]        ; clk_25mhz_pad                               ; 9.903  ; 9.903  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[0]       ; clk_25mhz_pad                               ; 9.633  ; 9.633  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[1]       ; clk_25mhz_pad                               ; 8.914  ; 8.914  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[2]       ; clk_25mhz_pad                               ; 9.903  ; 9.903  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[3]       ; clk_25mhz_pad                               ; 9.713  ; 9.713  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[4]       ; clk_25mhz_pad                               ; 9.346  ; 9.346  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ; 9.232  ;        ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; vsync_pad         ; clk_25mhz_pad                               ; 10.271 ; 10.271 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ;        ; 7.016  ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ;        ; 9.232  ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 8.515  ; 8.515  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
;  dio0to8_pad[0]   ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 8.515  ; 8.515  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 7.360  ; 7.360  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
;  dio0to8_pad[1]   ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 7.360  ; 7.360  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 7.800  ; 7.800  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
;  dio0to8_pad[2]   ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 7.800  ; 7.800  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 8.141  ; 8.141  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
;  dio0to8_pad[3]   ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 8.141  ; 8.141  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
+-------------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                              ;
+-------------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port         ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+-------------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad                               ; 4.788 ; 4.788 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[0]        ; clk_25mhz_pad                               ; 5.140 ; 5.140 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[1]        ; clk_25mhz_pad                               ; 4.788 ; 4.788 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[2]        ; clk_25mhz_pad                               ; 5.148 ; 5.148 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[3]        ; clk_25mhz_pad                               ; 5.019 ; 5.019 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[4]        ; clk_25mhz_pad                               ; 4.944 ; 4.944 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[5]        ; clk_25mhz_pad                               ; 5.110 ; 5.110 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[6]        ; clk_25mhz_pad                               ; 5.129 ; 5.129 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[7]        ; clk_25mhz_pad                               ; 5.012 ; 5.012 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; blue_pad[*]       ; clk_25mhz_pad                               ; 4.299 ; 4.299 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[0]      ; clk_25mhz_pad                               ; 4.315 ; 4.315 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[1]      ; clk_25mhz_pad                               ; 4.585 ; 4.585 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[2]      ; clk_25mhz_pad                               ; 4.607 ; 4.607 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[3]      ; clk_25mhz_pad                               ; 4.299 ; 4.299 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[4]      ; clk_25mhz_pad                               ; 4.314 ; 4.314 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ; 3.633 ;       ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio0to8_pad[*]    ; clk_25mhz_pad                               ; 4.468 ; 4.468 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[4]   ; clk_25mhz_pad                               ; 4.468 ; 4.468 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[5]   ; clk_25mhz_pad                               ; 4.680 ; 4.680 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[6]   ; clk_25mhz_pad                               ; 4.572 ; 4.572 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[7]   ; clk_25mhz_pad                               ; 4.691 ; 4.691 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[8]   ; clk_25mhz_pad                               ; 4.721 ; 4.721 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio10to17_pad[*]  ; clk_25mhz_pad                               ; 4.348 ; 4.348 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[0] ; clk_25mhz_pad                               ; 4.350 ; 4.350 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[1] ; clk_25mhz_pad                               ; 4.348 ; 4.348 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[2] ; clk_25mhz_pad                               ; 4.564 ; 4.564 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[3] ; clk_25mhz_pad                               ; 4.709 ; 4.709 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[4] ; clk_25mhz_pad                               ; 4.587 ; 4.587 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[5] ; clk_25mhz_pad                               ; 4.605 ; 4.605 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[6] ; clk_25mhz_pad                               ; 4.723 ; 4.723 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[7] ; clk_25mhz_pad                               ; 4.832 ; 4.832 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; fl_d_pad[*]       ; clk_25mhz_pad                               ; 4.555 ; 4.555 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[0]      ; clk_25mhz_pad                               ; 4.812 ; 4.812 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[1]      ; clk_25mhz_pad                               ; 5.097 ; 5.097 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[2]      ; clk_25mhz_pad                               ; 4.752 ; 4.752 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[3]      ; clk_25mhz_pad                               ; 4.688 ; 4.688 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[4]      ; clk_25mhz_pad                               ; 4.884 ; 4.884 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[5]      ; clk_25mhz_pad                               ; 4.555 ; 4.555 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[6]      ; clk_25mhz_pad                               ; 4.668 ; 4.668 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[7]      ; clk_25mhz_pad                               ; 4.754 ; 4.754 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; green_pad[*]      ; clk_25mhz_pad                               ; 4.457 ; 4.457 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[0]     ; clk_25mhz_pad                               ; 4.612 ; 4.612 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[1]     ; clk_25mhz_pad                               ; 4.657 ; 4.657 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[2]     ; clk_25mhz_pad                               ; 4.494 ; 4.494 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[3]     ; clk_25mhz_pad                               ; 4.457 ; 4.457 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; hsync_pad         ; clk_25mhz_pad                               ; 4.687 ; 4.687 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; isa_wait_pad      ; clk_25mhz_pad                               ; 5.052 ; 5.052 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; red_pad[*]        ; clk_25mhz_pad                               ; 4.307 ; 4.307 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[0]       ; clk_25mhz_pad                               ; 4.521 ; 4.521 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[1]       ; clk_25mhz_pad                               ; 4.307 ; 4.307 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[2]       ; clk_25mhz_pad                               ; 4.685 ; 4.685 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[3]       ; clk_25mhz_pad                               ; 4.658 ; 4.658 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[4]       ; clk_25mhz_pad                               ; 4.463 ; 4.463 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ; 4.301 ;       ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; vsync_pad         ; clk_25mhz_pad                               ; 4.815 ; 4.815 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ;       ; 3.633 ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ;       ; 4.301 ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 3.853 ; 3.853 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
;  dio0to8_pad[0]   ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 3.853 ; 3.853 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 3.484 ; 3.484 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
;  dio0to8_pad[1]   ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 3.484 ; 3.484 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 3.638 ; 3.638 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
;  dio0to8_pad[2]   ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 3.638 ; 3.638 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 3.740 ; 3.740 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
;  dio0to8_pad[3]   ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 3.740 ; 3.740 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
+-------------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                       ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; bd_oe_pad                                   ; bd_oe_pad                                   ; 1        ; 1        ; 0        ; 1        ;
; start_cycle_pad                             ; bd_oe_pad                                   ; 0        ; 0        ; 1        ; 0        ;
; bd_oe_pad                                   ; clkgencore|altpll_component|pll|clk[1]      ; 1        ; 1        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1]      ; 1406     ; 0        ; 0        ; 0        ;
; ep93xx_end_q                                ; clkgencore|altpll_component|pll|clk[1]      ; 1        ; 0        ; 0        ; 0        ;
; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1]      ; 8134     ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; clkgencore|altpll_component|pll|clk[1]      ; 2        ; 1        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; clkgencore|altpll_component|pll|clk[1]      ; 2        ; 1        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; clkgencore|altpll_component|pll|clk[1]      ; 2        ; 1        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; clkgencore|altpll_component|pll|clk[1]      ; 2        ; 1        ; 0        ; 0        ;
; ep93xx_end_q                                ; start_cycle_pad                             ; 1        ; 0        ; 0        ; 0        ;
; start_cycle_pad                             ; start_cycle_pad                             ; 1        ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 17       ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 44       ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 17       ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 44       ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 17       ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 44       ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 17       ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 44       ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; bd_oe_pad                                   ; bd_oe_pad                                   ; 1        ; 1        ; 0        ; 1        ;
; start_cycle_pad                             ; bd_oe_pad                                   ; 0        ; 0        ; 1        ; 0        ;
; bd_oe_pad                                   ; clkgencore|altpll_component|pll|clk[1]      ; 1        ; 1        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1]      ; 1406     ; 0        ; 0        ; 0        ;
; ep93xx_end_q                                ; clkgencore|altpll_component|pll|clk[1]      ; 1        ; 0        ; 0        ; 0        ;
; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1]      ; 8134     ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; clkgencore|altpll_component|pll|clk[1]      ; 2        ; 1        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; clkgencore|altpll_component|pll|clk[1]      ; 2        ; 1        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; clkgencore|altpll_component|pll|clk[1]      ; 2        ; 1        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; clkgencore|altpll_component|pll|clk[1]      ; 2        ; 1        ; 0        ; 0        ;
; ep93xx_end_q                                ; start_cycle_pad                             ; 1        ; 0        ; 0        ; 0        ;
; start_cycle_pad                             ; start_cycle_pad                             ; 1        ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 17       ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 44       ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 17       ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 44       ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 17       ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 44       ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 17       ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 44       ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                               ;
+----------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                             ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; ep93xx_end_q                           ; bd_oe_pad                                   ; 1        ; 1        ; 1        ; 1        ;
; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1]      ; 36       ; 0        ; 0        ; 0        ;
; start_cycle_pad                        ; ep93xx_end_q                                ; 1        ; 1        ; 0        ; 0        ;
; ep93xx_end_q                           ; start_cycle_pad                             ; 1        ; 1        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1        ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1        ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1        ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1        ; 0        ; 0        ; 0        ;
+----------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                ;
+----------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                             ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; ep93xx_end_q                           ; bd_oe_pad                                   ; 1        ; 1        ; 1        ; 1        ;
; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1]      ; 36       ; 0        ; 0        ; 0        ;
; start_cycle_pad                        ; ep93xx_end_q                                ; 1        ; 1        ; 0        ; 0        ;
; ep93xx_end_q                           ; start_cycle_pad                             ; 1        ; 1        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1        ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1        ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1        ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1        ; 0        ; 0        ; 0        ;
+----------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 50    ; 50   ;
; Unconstrained Input Port Paths  ; 81    ; 81   ;
; Unconstrained Output Ports      ; 52    ; 52   ;
; Unconstrained Output Port Paths ; 125   ; 125  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Apr  1 12:55:26 2014
Info: Command: quartus_sta ts7300_opencore -c ts7300_top
Info: qsta_default_script.tcl version: #1
Critical Warning (138069): Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ts7300_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 40.000 -waveform {0.000 20.000} -name clk_25mhz_pad clk_25mhz_pad
    Info (332110): create_generated_clock -source {clkgencore|altpll_component|pll|inclk[0]} -multiply_by 3 -duty_cycle 50.00 -name {clkgencore|altpll_component|pll|clk[1]} {clkgencore|altpll_component|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ts7300_usercore:usercore|pwm:PWM_1|slow_clk ts7300_usercore:usercore|pwm:PWM_1|slow_clk
    Info (332105): create_clock -period 1.000 -name start_cycle_pad start_cycle_pad
    Info (332105): create_clock -period 1.000 -name ep93xx_end_q ep93xx_end_q
    Info (332105): create_clock -period 1.000 -name bd_oe_pad bd_oe_pad
    Info (332105): create_clock -period 1.000 -name ts7300_usercore:usercore|pwm:PWM_3|slow_clk ts7300_usercore:usercore|pwm:PWM_3|slow_clk
    Info (332105): create_clock -period 1.000 -name ts7300_usercore:usercore|pwm:PWM_2|slow_clk ts7300_usercore:usercore|pwm:PWM_2|slow_clk
    Info (332105): create_clock -period 1.000 -name ts7300_usercore:usercore|pwm:PWM_4|slow_clk ts7300_usercore:usercore|pwm:PWM_4|slow_clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.476
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.476      -907.690 clkgencore|altpll_component|pll|clk[1] 
    Info (332119):    -5.484       -35.036 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
    Info (332119):    -4.931       -34.851 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
    Info (332119):    -4.612       -28.668 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):    -4.525       -33.709 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
    Info (332119):    -0.817        -1.325 bd_oe_pad 
    Info (332119):     0.235         0.000 start_cycle_pad 
Info (332146): Worst-case hold slack is -3.588
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.588       -16.193 clkgencore|altpll_component|pll|clk[1] 
    Info (332119):     0.153         0.000 start_cycle_pad 
    Info (332119):     0.499         0.000 bd_oe_pad 
    Info (332119):     0.499         0.000 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):     0.499         0.000 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
    Info (332119):     0.499         0.000 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
    Info (332119):     0.499         0.000 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
Info (332146): Worst-case recovery slack is -4.189
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.189        -4.189 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
    Info (332119):    -3.824        -3.824 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
    Info (332119):    -3.746        -3.746 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
    Info (332119):    -3.316        -3.316 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):    -2.340        -2.340 ep93xx_end_q 
    Info (332119):     1.286         0.000 start_cycle_pad 
    Info (332119):     1.291         0.000 bd_oe_pad 
    Info (332119):     8.327         0.000 clkgencore|altpll_component|pll|clk[1] 
Info (332146): Worst-case removal slack is -1.057
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.057        -2.114 bd_oe_pad 
    Info (332119):    -1.052        -1.052 start_cycle_pad 
    Info (332119):     1.570         0.000 clkgencore|altpll_component|pll|clk[1] 
    Info (332119):     2.574         0.000 ep93xx_end_q 
    Info (332119):     3.051         0.000 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):     3.481         0.000 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
    Info (332119):     3.559         0.000 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
    Info (332119):     3.924         0.000 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
Info (332146): Worst-case minimum pulse width slack is -1.941
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.941       -39.041 start_cycle_pad 
    Info (332119):    -1.941        -4.909 bd_oe_pad 
    Info (332119):    -0.742       -13.356 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):    -0.742       -13.356 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
    Info (332119):    -0.742       -13.356 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
    Info (332119):    -0.742       -13.356 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
    Info (332119):    -0.742        -1.484 ep93xx_end_q 
    Info (332119):     5.424         0.000 clkgencore|altpll_component|pll|clk[1] 
    Info (332119):    20.000         0.000 clk_25mhz_pad 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.191
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.191       -15.991 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
    Info (332119):    -2.049       -16.073 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
    Info (332119):    -1.908       -15.492 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
    Info (332119):    -1.896       -14.080 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):    -1.803      -256.627 clkgencore|altpll_component|pll|clk[1] 
    Info (332119):     0.055         0.000 bd_oe_pad 
    Info (332119):     0.665         0.000 start_cycle_pad 
Info (332146): Worst-case hold slack is -1.950
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.950       -10.620 clkgencore|altpll_component|pll|clk[1] 
    Info (332119):    -0.413        -0.413 start_cycle_pad 
    Info (332119):     0.215         0.000 bd_oe_pad 
    Info (332119):     0.215         0.000 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):     0.215         0.000 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
    Info (332119):     0.215         0.000 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
    Info (332119):     0.215         0.000 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
Info (332146): Worst-case recovery slack is -1.928
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.928        -1.928 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
    Info (332119):    -1.823        -1.823 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
    Info (332119):    -1.777        -1.777 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
    Info (332119):    -1.672        -1.672 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):    -0.588        -0.588 ep93xx_end_q 
    Info (332119):     1.179         0.000 bd_oe_pad 
    Info (332119):     1.180         0.000 start_cycle_pad 
    Info (332119):    11.379         0.000 clkgencore|altpll_component|pll|clk[1] 
Info (332146): Worst-case removal slack is -0.800
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.800        -0.800 start_cycle_pad 
    Info (332119):    -0.799        -1.598 bd_oe_pad 
    Info (332119):     0.662         0.000 clkgencore|altpll_component|pll|clk[1] 
    Info (332119):     0.968         0.000 ep93xx_end_q 
    Info (332119):     1.553         0.000 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):     1.658         0.000 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
    Info (332119):     1.704         0.000 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
    Info (332119):     1.809         0.000 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -26.380 start_cycle_pad 
    Info (332119):    -1.380        -3.380 bd_oe_pad 
    Info (332119):    -0.500        -9.000 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):    -0.500        -9.000 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
    Info (332119):    -0.500        -9.000 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
    Info (332119):    -0.500        -9.000 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
    Info (332119):    -0.500        -1.000 ep93xx_end_q 
    Info (332119):     5.666         0.000 clkgencore|altpll_component|pll|clk[1] 
    Info (332119):    20.000         0.000 clk_25mhz_pad 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 499 megabytes
    Info: Processing ended: Tue Apr  1 12:55:29 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


