Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr  7 17:45:10 2020
| Host         : LAPTOP-GBOUD091 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s50-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.558        0.000                      0                 1508        0.122        0.000                      0                 1508        4.500        0.000                       0                   701  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
OSC_12MHZ               {0.000 41.666}       83.333          12.000          
  clk_100MHZ_LCLK_MMCM  {0.000 5.000}        10.000          100.000         
  clkfbout_LCLK_MMCM    {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
OSC_12MHZ                                                                                                                                                                16.667        0.000                       0                     1  
  clk_100MHZ_LCLK_MMCM        4.558        0.000                      0                 1490        0.122        0.000                      0                 1490        4.500        0.000                       0                   698  
  clkfbout_LCLK_MMCM                                                                                                                                                     16.667        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_100MHZ_LCLK_MMCM  clk_100MHZ_LCLK_MMCM        5.463        0.000                      0                   18        0.816        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  OSC_12MHZ
  To Clock:  OSC_12MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         OSC_12MHZ
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { OSC_12MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHZ_LCLK_MMCM
  To Clock:  clk_100MHZ_LCLK_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        4.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.558ns  (required time - arrival time)
  Source:                 XDOM_0/rgb_cycle_speed_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_lightshow_0/blue_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 1.339ns (27.054%)  route 3.610ns (72.946%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.436     5.473    XDOM_0/clk_100MHZ
    SLICE_X3Y14          FDRE                                         r  XDOM_0/rgb_cycle_speed_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.348     5.821 r  XDOM_0/rgb_cycle_speed_sel_reg[1]/Q
                         net (fo=20, routed)          0.883     6.704    rgb_lightshow_0/rgb_cycle_speed_sel_xdom[1]
    SLICE_X2Y22          LUT4 (Prop_lut4_I2_O)        0.242     6.946 r  rgb_lightshow_0/cnt1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.946    rgb_lightshow_0/cnt1_carry__0_i_7_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.390 r  rgb_lightshow_0/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.390    rgb_lightshow_0/cnt1_carry__0_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.490 r  rgb_lightshow_0/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.490    rgb_lightshow_0/cnt1_carry__1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.590 r  rgb_lightshow_0/cnt1_carry__2/CO[3]
                         net (fo=35, routed)          0.630     8.220    rgb_lightshow_0/cnt1_carry__2_n_0
    SLICE_X4Y23          LUT3 (Prop_lut3_I0_O)        0.105     8.325 r  rgb_lightshow_0/blue[14]_i_1/O
                         net (fo=74, routed)          2.098    10.422    rgb_lightshow_0/blue[14]_i_1_n_0
    SLICE_X12Y30         FDRE                                         r  rgb_lightshow_0/blue_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.255    15.090    rgb_lightshow_0/clk_100MHZ
    SLICE_X12Y30         FDRE                                         r  rgb_lightshow_0/blue_reg[13]/C
                         clock pessimism              0.269    15.359    
                         clock uncertainty           -0.243    15.116    
    SLICE_X12Y30         FDRE (Setup_fdre_C_CE)      -0.136    14.980    rgb_lightshow_0/blue_reg[13]
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                         -10.422    
  -------------------------------------------------------------------
                         slack                                  4.558    

Slack (MET) :             4.558ns  (required time - arrival time)
  Source:                 XDOM_0/rgb_cycle_speed_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_lightshow_0/blue_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 1.339ns (27.054%)  route 3.610ns (72.946%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.436     5.473    XDOM_0/clk_100MHZ
    SLICE_X3Y14          FDRE                                         r  XDOM_0/rgb_cycle_speed_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.348     5.821 r  XDOM_0/rgb_cycle_speed_sel_reg[1]/Q
                         net (fo=20, routed)          0.883     6.704    rgb_lightshow_0/rgb_cycle_speed_sel_xdom[1]
    SLICE_X2Y22          LUT4 (Prop_lut4_I2_O)        0.242     6.946 r  rgb_lightshow_0/cnt1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.946    rgb_lightshow_0/cnt1_carry__0_i_7_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.390 r  rgb_lightshow_0/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.390    rgb_lightshow_0/cnt1_carry__0_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.490 r  rgb_lightshow_0/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.490    rgb_lightshow_0/cnt1_carry__1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.590 r  rgb_lightshow_0/cnt1_carry__2/CO[3]
                         net (fo=35, routed)          0.630     8.220    rgb_lightshow_0/cnt1_carry__2_n_0
    SLICE_X4Y23          LUT3 (Prop_lut3_I0_O)        0.105     8.325 r  rgb_lightshow_0/blue[14]_i_1/O
                         net (fo=74, routed)          2.098    10.422    rgb_lightshow_0/blue[14]_i_1_n_0
    SLICE_X12Y30         FDRE                                         r  rgb_lightshow_0/blue_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.255    15.090    rgb_lightshow_0/clk_100MHZ
    SLICE_X12Y30         FDRE                                         r  rgb_lightshow_0/blue_reg[14]/C
                         clock pessimism              0.269    15.359    
                         clock uncertainty           -0.243    15.116    
    SLICE_X12Y30         FDRE (Setup_fdre_C_CE)      -0.136    14.980    rgb_lightshow_0/blue_reg[14]
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                         -10.422    
  -------------------------------------------------------------------
                         slack                                  4.558    

Slack (MET) :             4.667ns  (required time - arrival time)
  Source:                 XDOM_0/rgb_cycle_speed_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_lightshow_0/blue_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.840ns  (logic 1.339ns (27.668%)  route 3.501ns (72.332%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns = ( 15.089 - 10.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.436     5.473    XDOM_0/clk_100MHZ
    SLICE_X3Y14          FDRE                                         r  XDOM_0/rgb_cycle_speed_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.348     5.821 r  XDOM_0/rgb_cycle_speed_sel_reg[1]/Q
                         net (fo=20, routed)          0.883     6.704    rgb_lightshow_0/rgb_cycle_speed_sel_xdom[1]
    SLICE_X2Y22          LUT4 (Prop_lut4_I2_O)        0.242     6.946 r  rgb_lightshow_0/cnt1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.946    rgb_lightshow_0/cnt1_carry__0_i_7_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.390 r  rgb_lightshow_0/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.390    rgb_lightshow_0/cnt1_carry__0_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.490 r  rgb_lightshow_0/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.490    rgb_lightshow_0/cnt1_carry__1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.590 r  rgb_lightshow_0/cnt1_carry__2/CO[3]
                         net (fo=35, routed)          0.630     8.220    rgb_lightshow_0/cnt1_carry__2_n_0
    SLICE_X4Y23          LUT3 (Prop_lut3_I0_O)        0.105     8.325 r  rgb_lightshow_0/blue[14]_i_1/O
                         net (fo=74, routed)          1.988    10.313    rgb_lightshow_0/blue[14]_i_1_n_0
    SLICE_X12Y29         FDRE                                         r  rgb_lightshow_0/blue_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.254    15.089    rgb_lightshow_0/clk_100MHZ
    SLICE_X12Y29         FDRE                                         r  rgb_lightshow_0/blue_reg[10]/C
                         clock pessimism              0.269    15.358    
                         clock uncertainty           -0.243    15.115    
    SLICE_X12Y29         FDRE (Setup_fdre_C_CE)      -0.136    14.979    rgb_lightshow_0/blue_reg[10]
  -------------------------------------------------------------------
                         required time                         14.979    
                         arrival time                         -10.313    
  -------------------------------------------------------------------
                         slack                                  4.667    

Slack (MET) :             4.667ns  (required time - arrival time)
  Source:                 XDOM_0/rgb_cycle_speed_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_lightshow_0/blue_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.840ns  (logic 1.339ns (27.668%)  route 3.501ns (72.332%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns = ( 15.089 - 10.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.436     5.473    XDOM_0/clk_100MHZ
    SLICE_X3Y14          FDRE                                         r  XDOM_0/rgb_cycle_speed_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.348     5.821 r  XDOM_0/rgb_cycle_speed_sel_reg[1]/Q
                         net (fo=20, routed)          0.883     6.704    rgb_lightshow_0/rgb_cycle_speed_sel_xdom[1]
    SLICE_X2Y22          LUT4 (Prop_lut4_I2_O)        0.242     6.946 r  rgb_lightshow_0/cnt1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.946    rgb_lightshow_0/cnt1_carry__0_i_7_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.390 r  rgb_lightshow_0/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.390    rgb_lightshow_0/cnt1_carry__0_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.490 r  rgb_lightshow_0/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.490    rgb_lightshow_0/cnt1_carry__1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.590 r  rgb_lightshow_0/cnt1_carry__2/CO[3]
                         net (fo=35, routed)          0.630     8.220    rgb_lightshow_0/cnt1_carry__2_n_0
    SLICE_X4Y23          LUT3 (Prop_lut3_I0_O)        0.105     8.325 r  rgb_lightshow_0/blue[14]_i_1/O
                         net (fo=74, routed)          1.988    10.313    rgb_lightshow_0/blue[14]_i_1_n_0
    SLICE_X12Y29         FDRE                                         r  rgb_lightshow_0/blue_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.254    15.089    rgb_lightshow_0/clk_100MHZ
    SLICE_X12Y29         FDRE                                         r  rgb_lightshow_0/blue_reg[11]/C
                         clock pessimism              0.269    15.358    
                         clock uncertainty           -0.243    15.115    
    SLICE_X12Y29         FDRE (Setup_fdre_C_CE)      -0.136    14.979    rgb_lightshow_0/blue_reg[11]
  -------------------------------------------------------------------
                         required time                         14.979    
                         arrival time                         -10.313    
  -------------------------------------------------------------------
                         slack                                  4.667    

Slack (MET) :             4.667ns  (required time - arrival time)
  Source:                 XDOM_0/rgb_cycle_speed_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_lightshow_0/blue_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.840ns  (logic 1.339ns (27.668%)  route 3.501ns (72.332%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns = ( 15.089 - 10.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.436     5.473    XDOM_0/clk_100MHZ
    SLICE_X3Y14          FDRE                                         r  XDOM_0/rgb_cycle_speed_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.348     5.821 r  XDOM_0/rgb_cycle_speed_sel_reg[1]/Q
                         net (fo=20, routed)          0.883     6.704    rgb_lightshow_0/rgb_cycle_speed_sel_xdom[1]
    SLICE_X2Y22          LUT4 (Prop_lut4_I2_O)        0.242     6.946 r  rgb_lightshow_0/cnt1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.946    rgb_lightshow_0/cnt1_carry__0_i_7_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.390 r  rgb_lightshow_0/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.390    rgb_lightshow_0/cnt1_carry__0_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.490 r  rgb_lightshow_0/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.490    rgb_lightshow_0/cnt1_carry__1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.590 r  rgb_lightshow_0/cnt1_carry__2/CO[3]
                         net (fo=35, routed)          0.630     8.220    rgb_lightshow_0/cnt1_carry__2_n_0
    SLICE_X4Y23          LUT3 (Prop_lut3_I0_O)        0.105     8.325 r  rgb_lightshow_0/blue[14]_i_1/O
                         net (fo=74, routed)          1.988    10.313    rgb_lightshow_0/blue[14]_i_1_n_0
    SLICE_X12Y29         FDRE                                         r  rgb_lightshow_0/blue_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.254    15.089    rgb_lightshow_0/clk_100MHZ
    SLICE_X12Y29         FDRE                                         r  rgb_lightshow_0/blue_reg[12]/C
                         clock pessimism              0.269    15.358    
                         clock uncertainty           -0.243    15.115    
    SLICE_X12Y29         FDRE (Setup_fdre_C_CE)      -0.136    14.979    rgb_lightshow_0/blue_reg[12]
  -------------------------------------------------------------------
                         required time                         14.979    
                         arrival time                         -10.313    
  -------------------------------------------------------------------
                         slack                                  4.667    

Slack (MET) :             4.667ns  (required time - arrival time)
  Source:                 XDOM_0/rgb_cycle_speed_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_lightshow_0/blue_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.840ns  (logic 1.339ns (27.668%)  route 3.501ns (72.332%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns = ( 15.089 - 10.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.436     5.473    XDOM_0/clk_100MHZ
    SLICE_X3Y14          FDRE                                         r  XDOM_0/rgb_cycle_speed_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.348     5.821 r  XDOM_0/rgb_cycle_speed_sel_reg[1]/Q
                         net (fo=20, routed)          0.883     6.704    rgb_lightshow_0/rgb_cycle_speed_sel_xdom[1]
    SLICE_X2Y22          LUT4 (Prop_lut4_I2_O)        0.242     6.946 r  rgb_lightshow_0/cnt1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.946    rgb_lightshow_0/cnt1_carry__0_i_7_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.390 r  rgb_lightshow_0/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.390    rgb_lightshow_0/cnt1_carry__0_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.490 r  rgb_lightshow_0/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.490    rgb_lightshow_0/cnt1_carry__1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.590 r  rgb_lightshow_0/cnt1_carry__2/CO[3]
                         net (fo=35, routed)          0.630     8.220    rgb_lightshow_0/cnt1_carry__2_n_0
    SLICE_X4Y23          LUT3 (Prop_lut3_I0_O)        0.105     8.325 r  rgb_lightshow_0/blue[14]_i_1/O
                         net (fo=74, routed)          1.988    10.313    rgb_lightshow_0/blue[14]_i_1_n_0
    SLICE_X12Y29         FDRE                                         r  rgb_lightshow_0/blue_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.254    15.089    rgb_lightshow_0/clk_100MHZ
    SLICE_X12Y29         FDRE                                         r  rgb_lightshow_0/blue_reg[9]/C
                         clock pessimism              0.269    15.358    
                         clock uncertainty           -0.243    15.115    
    SLICE_X12Y29         FDRE (Setup_fdre_C_CE)      -0.136    14.979    rgb_lightshow_0/blue_reg[9]
  -------------------------------------------------------------------
                         required time                         14.979    
                         arrival time                         -10.313    
  -------------------------------------------------------------------
                         slack                                  4.667    

Slack (MET) :             4.784ns  (required time - arrival time)
  Source:                 XDOM_0/rgb_cycle_speed_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_lightshow_0/blue_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 1.339ns (28.364%)  route 3.382ns (71.636%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 15.087 - 10.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.436     5.473    XDOM_0/clk_100MHZ
    SLICE_X3Y14          FDRE                                         r  XDOM_0/rgb_cycle_speed_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.348     5.821 r  XDOM_0/rgb_cycle_speed_sel_reg[1]/Q
                         net (fo=20, routed)          0.883     6.704    rgb_lightshow_0/rgb_cycle_speed_sel_xdom[1]
    SLICE_X2Y22          LUT4 (Prop_lut4_I2_O)        0.242     6.946 r  rgb_lightshow_0/cnt1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.946    rgb_lightshow_0/cnt1_carry__0_i_7_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.390 r  rgb_lightshow_0/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.390    rgb_lightshow_0/cnt1_carry__0_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.490 r  rgb_lightshow_0/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.490    rgb_lightshow_0/cnt1_carry__1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.590 r  rgb_lightshow_0/cnt1_carry__2/CO[3]
                         net (fo=35, routed)          0.630     8.220    rgb_lightshow_0/cnt1_carry__2_n_0
    SLICE_X4Y23          LUT3 (Prop_lut3_I0_O)        0.105     8.325 r  rgb_lightshow_0/blue[14]_i_1/O
                         net (fo=74, routed)          1.869    10.194    rgb_lightshow_0/blue[14]_i_1_n_0
    SLICE_X12Y28         FDRE                                         r  rgb_lightshow_0/blue_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.252    15.087    rgb_lightshow_0/clk_100MHZ
    SLICE_X12Y28         FDRE                                         r  rgb_lightshow_0/blue_reg[5]/C
                         clock pessimism              0.269    15.356    
                         clock uncertainty           -0.243    15.113    
    SLICE_X12Y28         FDRE (Setup_fdre_C_CE)      -0.136    14.977    rgb_lightshow_0/blue_reg[5]
  -------------------------------------------------------------------
                         required time                         14.977    
                         arrival time                         -10.194    
  -------------------------------------------------------------------
                         slack                                  4.784    

Slack (MET) :             4.784ns  (required time - arrival time)
  Source:                 XDOM_0/rgb_cycle_speed_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_lightshow_0/blue_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 1.339ns (28.364%)  route 3.382ns (71.636%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 15.087 - 10.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.436     5.473    XDOM_0/clk_100MHZ
    SLICE_X3Y14          FDRE                                         r  XDOM_0/rgb_cycle_speed_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.348     5.821 r  XDOM_0/rgb_cycle_speed_sel_reg[1]/Q
                         net (fo=20, routed)          0.883     6.704    rgb_lightshow_0/rgb_cycle_speed_sel_xdom[1]
    SLICE_X2Y22          LUT4 (Prop_lut4_I2_O)        0.242     6.946 r  rgb_lightshow_0/cnt1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.946    rgb_lightshow_0/cnt1_carry__0_i_7_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.390 r  rgb_lightshow_0/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.390    rgb_lightshow_0/cnt1_carry__0_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.490 r  rgb_lightshow_0/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.490    rgb_lightshow_0/cnt1_carry__1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.590 r  rgb_lightshow_0/cnt1_carry__2/CO[3]
                         net (fo=35, routed)          0.630     8.220    rgb_lightshow_0/cnt1_carry__2_n_0
    SLICE_X4Y23          LUT3 (Prop_lut3_I0_O)        0.105     8.325 r  rgb_lightshow_0/blue[14]_i_1/O
                         net (fo=74, routed)          1.869    10.194    rgb_lightshow_0/blue[14]_i_1_n_0
    SLICE_X12Y28         FDRE                                         r  rgb_lightshow_0/blue_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.252    15.087    rgb_lightshow_0/clk_100MHZ
    SLICE_X12Y28         FDRE                                         r  rgb_lightshow_0/blue_reg[6]/C
                         clock pessimism              0.269    15.356    
                         clock uncertainty           -0.243    15.113    
    SLICE_X12Y28         FDRE (Setup_fdre_C_CE)      -0.136    14.977    rgb_lightshow_0/blue_reg[6]
  -------------------------------------------------------------------
                         required time                         14.977    
                         arrival time                         -10.194    
  -------------------------------------------------------------------
                         slack                                  4.784    

Slack (MET) :             4.784ns  (required time - arrival time)
  Source:                 XDOM_0/rgb_cycle_speed_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_lightshow_0/blue_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 1.339ns (28.364%)  route 3.382ns (71.636%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 15.087 - 10.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.436     5.473    XDOM_0/clk_100MHZ
    SLICE_X3Y14          FDRE                                         r  XDOM_0/rgb_cycle_speed_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.348     5.821 r  XDOM_0/rgb_cycle_speed_sel_reg[1]/Q
                         net (fo=20, routed)          0.883     6.704    rgb_lightshow_0/rgb_cycle_speed_sel_xdom[1]
    SLICE_X2Y22          LUT4 (Prop_lut4_I2_O)        0.242     6.946 r  rgb_lightshow_0/cnt1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.946    rgb_lightshow_0/cnt1_carry__0_i_7_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.390 r  rgb_lightshow_0/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.390    rgb_lightshow_0/cnt1_carry__0_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.490 r  rgb_lightshow_0/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.490    rgb_lightshow_0/cnt1_carry__1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.590 r  rgb_lightshow_0/cnt1_carry__2/CO[3]
                         net (fo=35, routed)          0.630     8.220    rgb_lightshow_0/cnt1_carry__2_n_0
    SLICE_X4Y23          LUT3 (Prop_lut3_I0_O)        0.105     8.325 r  rgb_lightshow_0/blue[14]_i_1/O
                         net (fo=74, routed)          1.869    10.194    rgb_lightshow_0/blue[14]_i_1_n_0
    SLICE_X12Y28         FDRE                                         r  rgb_lightshow_0/blue_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.252    15.087    rgb_lightshow_0/clk_100MHZ
    SLICE_X12Y28         FDRE                                         r  rgb_lightshow_0/blue_reg[7]/C
                         clock pessimism              0.269    15.356    
                         clock uncertainty           -0.243    15.113    
    SLICE_X12Y28         FDRE (Setup_fdre_C_CE)      -0.136    14.977    rgb_lightshow_0/blue_reg[7]
  -------------------------------------------------------------------
                         required time                         14.977    
                         arrival time                         -10.194    
  -------------------------------------------------------------------
                         slack                                  4.784    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 XDOM_0/rgb_cycle_speed_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_lightshow_0/blue_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 1.339ns (29.095%)  route 3.263ns (70.905%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 15.087 - 10.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.436     5.473    XDOM_0/clk_100MHZ
    SLICE_X3Y14          FDRE                                         r  XDOM_0/rgb_cycle_speed_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.348     5.821 r  XDOM_0/rgb_cycle_speed_sel_reg[1]/Q
                         net (fo=20, routed)          0.883     6.704    rgb_lightshow_0/rgb_cycle_speed_sel_xdom[1]
    SLICE_X2Y22          LUT4 (Prop_lut4_I2_O)        0.242     6.946 r  rgb_lightshow_0/cnt1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.946    rgb_lightshow_0/cnt1_carry__0_i_7_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.390 r  rgb_lightshow_0/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.390    rgb_lightshow_0/cnt1_carry__0_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.490 r  rgb_lightshow_0/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.490    rgb_lightshow_0/cnt1_carry__1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.590 r  rgb_lightshow_0/cnt1_carry__2/CO[3]
                         net (fo=35, routed)          0.630     8.220    rgb_lightshow_0/cnt1_carry__2_n_0
    SLICE_X4Y23          LUT3 (Prop_lut3_I0_O)        0.105     8.325 r  rgb_lightshow_0/blue[14]_i_1/O
                         net (fo=74, routed)          1.750    10.075    rgb_lightshow_0/blue[14]_i_1_n_0
    SLICE_X12Y27         FDRE                                         r  rgb_lightshow_0/blue_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.252    15.087    rgb_lightshow_0/clk_100MHZ
    SLICE_X12Y27         FDRE                                         r  rgb_lightshow_0/blue_reg[1]/C
                         clock pessimism              0.269    15.356    
                         clock uncertainty           -0.243    15.113    
    SLICE_X12Y27         FDRE (Setup_fdre_C_CE)      -0.136    14.977    rgb_lightshow_0/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         14.977    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  4.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 XDOM_0/CRSM_0/y_wr_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/DPRAM_2048_16_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.148ns (35.555%)  route 0.268ns (64.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.564     1.795    XDOM_0/CRSM_0/clk_100MHZ
    SLICE_X8Y13          FDRE                                         r  XDOM_0/CRSM_0/y_wr_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.148     1.943 r  XDOM_0/CRSM_0/y_wr_data_reg[9]/Q
                         net (fo=4, routed)           0.268     2.211    XDOM_0/DPRAM_2048_16_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[9]
    RAMB36_X0Y3          RAMB36E1                                     r  XDOM_0/DPRAM_2048_16_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.869     2.379    XDOM_0/DPRAM_2048_16_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  XDOM_0/DPRAM_2048_16_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.532     1.847    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.243     2.090    XDOM_0/DPRAM_2048_16_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.570%)  route 0.234ns (62.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.568     1.799    XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y5           FDRE                                         r  XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     1.940 r  XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=5, routed)           0.234     2.174    XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[0]
    RAMB36_X0Y1          RAMB36E1                                     r  XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.875     2.385    XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y1          RAMB36E1                                     r  XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.532     1.853    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.036    XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/FT232R_HS_0/PEDGE_0/ff_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.556     1.787    XDOM_0/UART_DEBUG_0/FT232R_HS_0/PEDGE_0/clk_100MHZ
    SLICE_X15Y23         FDCE                                         r  XDOM_0/UART_DEBUG_0/FT232R_HS_0/PEDGE_0/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141     1.928 f  XDOM_0/UART_DEBUG_0/FT232R_HS_0/PEDGE_0/ff_reg/Q
                         net (fo=1, routed)           0.086     2.015    XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/ff_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I0_O)        0.045     2.060 r  XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/FSM_sequential_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000     2.060    XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/FSM_sequential_fsm[0]_i_1_n_0
    SLICE_X14Y23         FDRE                                         r  XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.823     2.332    XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/clk_100MHZ
    SLICE_X14Y23         FDRE                                         r  XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/FSM_sequential_fsm_reg[0]/C
                         clock pessimism             -0.532     1.800    
    SLICE_X14Y23         FDRE (Hold_fdre_C_D)         0.120     1.920    XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/SYNC0/ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/SYNC0/ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.597     1.828    XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/SYNC0/clk_100MHZ
    SLICE_X2Y6           FDCE                                         r  XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/SYNC0/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDCE (Prop_fdce_C_Q)         0.164     1.992 r  XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/SYNC0/ff_reg[0]/Q
                         net (fo=1, routed)           0.055     2.047    XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/SYNC0/ff[0]
    SLICE_X2Y6           FDCE                                         r  XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/SYNC0/ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.868     2.377    XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/SYNC0/clk_100MHZ
    SLICE_X2Y6           FDCE                                         r  XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/SYNC0/ff_reg[1]/C
                         clock pessimism             -0.549     1.828    
    SLICE_X2Y6           FDCE (Hold_fdce_C_D)         0.060     1.888    XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/SYNC0/ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/logic_wr_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.164ns (32.370%)  route 0.343ns (67.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.594     1.825    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X6Y9           FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/logic_wr_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.164     1.989 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/logic_wr_data_reg[13]/Q
                         net (fo=2, routed)           0.343     2.332    XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[13]
    RAMB36_X0Y1          RAMB36E1                                     r  XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.875     2.385    XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y1          RAMB36E1                                     r  XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.512     1.873    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.296     2.169    XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/latch_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/latch_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.754%)  route 0.085ns (31.246%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.596     1.827    XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/clk_100MHZ
    SLICE_X0Y8           FDRE                                         r  XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/latch_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     1.968 r  XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/latch_cnt_reg[4]/Q
                         net (fo=4, routed)           0.085     2.053    XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/latch_cnt_reg_n_0_[4]
    SLICE_X1Y8           LUT4 (Prop_lut4_I1_O)        0.045     2.098 r  XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/latch_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.098    XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/latch_cnt[5]
    SLICE_X1Y8           FDRE                                         r  XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/latch_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.867     2.376    XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/clk_100MHZ
    SLICE_X1Y8           FDRE                                         r  XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/latch_cnt_reg[5]/C
                         clock pessimism             -0.536     1.840    
    SLICE_X1Y8           FDRE (Hold_fdre_C_D)         0.091     1.931    XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/latch_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.510%)  route 0.256ns (64.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.595     1.826    XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y5           FDRE                                         r  XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.141     1.967 r  XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/Q
                         net (fo=5, routed)           0.256     2.223    XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[9]
    RAMB36_X0Y1          RAMB36E1                                     r  XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.875     2.385    XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y1          RAMB36E1                                     r  XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.512     1.873    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.056    XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 XDOM_0/CRSM_0/i_rd_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/uart_rsp_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.623%)  route 0.137ns (42.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.560     1.791    XDOM_0/CRSM_0/clk_100MHZ
    SLICE_X11Y19         FDRE                                         r  XDOM_0/CRSM_0/i_rd_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.141     1.932 r  XDOM_0/CRSM_0/i_rd_data_reg[15]/Q
                         net (fo=2, routed)           0.137     2.069    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/uart_rsp_data_reg[7][15]
    SLICE_X12Y19         LUT5 (Prop_lut5_I4_O)        0.045     2.114 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/uart_rsp_data[7]_i_2/O
                         net (fo=1, routed)           0.000     2.114    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0_n_7
    SLICE_X12Y19         FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/uart_rsp_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.828     2.337    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X12Y19         FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/uart_rsp_data_reg[7]/C
                         clock pessimism             -0.512     1.825    
    SLICE_X12Y19         FDRE (Hold_fdre_C_D)         0.121     1.946    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/uart_rsp_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.842%)  route 0.264ns (65.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.568     1.799    XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y5           FDRE                                         r  XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     1.940 r  XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=5, routed)           0.264     2.204    XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[3]
    RAMB36_X0Y1          RAMB36E1                                     r  XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.875     2.385    XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y1          RAMB36E1                                     r  XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.532     1.853    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.036    XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (71.013%)  route 0.067ns (28.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.568     1.799    XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y5           FDRE                                         r  XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164     1.963 r  XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.067     2.030    XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[5]
    SLICE_X8Y5           FDRE                                         r  XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.838     2.347    XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y5           FDRE                                         r  XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                         clock pessimism             -0.548     1.799    
    SLICE_X8Y5           FDRE (Hold_fdre_C_D)         0.060     1.859    XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHZ_LCLK_MMCM
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y2      XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y2      XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y1      XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y1      XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y3      XDOM_0/DPRAM_2048_16_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y3      XDOM_0/DPRAM_2048_16_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   lclk_mmcm_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y13      XDOM_0/CRSM_0/FSM_sequential_fsm_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y12      XDOM_0/CRSM_0/FSM_sequential_fsm_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y27     XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y27     XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y27     XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y27     XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y22     XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y22     XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y27      rgb_1/blue_0/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y22     XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/uart_rsp_req_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y27      rgb_1/blue_0/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y27     rgb_lightshow_0/blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y12      XDOM_0/CRSM_0/FSM_sequential_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y12      XDOM_0/UART_DEBUG_0/FT232R_HS_0/FSM_sequential_fsm_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y12      XDOM_0/UART_DEBUG_0/FT232R_HS_0/FSM_sequential_fsm_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y12      XDOM_0/UART_DEBUG_0/FT232R_HS_0/NEDGE_0/ff_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12     XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/is_burst_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y27     XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y27     XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y20     XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15      led_kr/cnt_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15      led_kr/cnt_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_LCLK_MMCM
  To Clock:  clkfbout_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_LCLK_MMCM
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100MHZ_LCLK_MMCM
  To Clock:  clk_100MHZ_LCLK_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        5.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.816ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.463ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[11]/PRE
                            (recovery check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 0.799ns (20.070%)  route 3.182ns (79.930%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.360     5.397    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X13Y22         FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.379     5.776 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[11]/Q
                         net (fo=2, routed)           0.842     6.618    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[11]
    SLICE_X12Y26         LUT4 (Prop_lut4_I0_O)        0.105     6.723 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15/O
                         net (fo=1, routed)           0.334     7.057    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15_n_0
    SLICE_X12Y27         LUT5 (Prop_lut5_I4_O)        0.105     7.162 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.849     8.011    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X12Y22         LUT5 (Prop_lut5_I2_O)        0.105     8.116 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.613     8.729    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.105     8.834 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.544     9.378    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X13Y19         FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.255    15.090    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_100MHZ
    SLICE_X13Y19         FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[11]/C
                         clock pessimism              0.286    15.376    
                         clock uncertainty           -0.243    15.133    
    SLICE_X13Y19         FDPE (Recov_fdpe_C_PRE)     -0.292    14.841    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                  5.463    

Slack (MET) :             5.463ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[12]/PRE
                            (recovery check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 0.799ns (20.070%)  route 3.182ns (79.930%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.360     5.397    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X13Y22         FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.379     5.776 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[11]/Q
                         net (fo=2, routed)           0.842     6.618    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[11]
    SLICE_X12Y26         LUT4 (Prop_lut4_I0_O)        0.105     6.723 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15/O
                         net (fo=1, routed)           0.334     7.057    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15_n_0
    SLICE_X12Y27         LUT5 (Prop_lut5_I4_O)        0.105     7.162 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.849     8.011    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X12Y22         LUT5 (Prop_lut5_I2_O)        0.105     8.116 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.613     8.729    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.105     8.834 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.544     9.378    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X13Y19         FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.255    15.090    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_100MHZ
    SLICE_X13Y19         FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[12]/C
                         clock pessimism              0.286    15.376    
                         clock uncertainty           -0.243    15.133    
    SLICE_X13Y19         FDPE (Recov_fdpe_C_PRE)     -0.292    14.841    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                  5.463    

Slack (MET) :             5.463ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[14]/PRE
                            (recovery check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 0.799ns (20.070%)  route 3.182ns (79.930%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.360     5.397    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X13Y22         FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.379     5.776 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[11]/Q
                         net (fo=2, routed)           0.842     6.618    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[11]
    SLICE_X12Y26         LUT4 (Prop_lut4_I0_O)        0.105     6.723 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15/O
                         net (fo=1, routed)           0.334     7.057    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15_n_0
    SLICE_X12Y27         LUT5 (Prop_lut5_I4_O)        0.105     7.162 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.849     8.011    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X12Y22         LUT5 (Prop_lut5_I2_O)        0.105     8.116 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.613     8.729    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.105     8.834 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.544     9.378    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X13Y19         FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.255    15.090    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_100MHZ
    SLICE_X13Y19         FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[14]/C
                         clock pessimism              0.286    15.376    
                         clock uncertainty           -0.243    15.133    
    SLICE_X13Y19         FDPE (Recov_fdpe_C_PRE)     -0.292    14.841    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                  5.463    

Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/CLR
                            (recovery check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 0.694ns (17.674%)  route 3.233ns (82.326%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 15.163 - 10.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.360     5.397    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X13Y22         FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.379     5.776 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[11]/Q
                         net (fo=2, routed)           0.842     6.618    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[11]
    SLICE_X12Y26         LUT4 (Prop_lut4_I0_O)        0.105     6.723 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15/O
                         net (fo=1, routed)           0.334     7.057    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15_n_0
    SLICE_X12Y27         LUT5 (Prop_lut5_I4_O)        0.105     7.162 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.849     8.011    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X12Y22         LUT5 (Prop_lut5_I2_O)        0.105     8.116 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          1.207     9.324    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/SR[0]
    SLICE_X7Y11          FDCE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.328    15.163    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/clk_100MHZ
    SLICE_X7Y11          FDCE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/C
                         clock pessimism              0.269    15.432    
                         clock uncertainty           -0.243    15.189    
    SLICE_X7Y11          FDCE (Recov_fdce_C_CLR)     -0.331    14.858    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[10]/PRE
                            (recovery check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.799ns (20.663%)  route 3.068ns (79.337%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.360     5.397    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X13Y22         FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.379     5.776 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[11]/Q
                         net (fo=2, routed)           0.842     6.618    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[11]
    SLICE_X12Y26         LUT4 (Prop_lut4_I0_O)        0.105     6.723 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15/O
                         net (fo=1, routed)           0.334     7.057    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15_n_0
    SLICE_X12Y27         LUT5 (Prop_lut5_I4_O)        0.105     7.162 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.849     8.011    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X12Y22         LUT5 (Prop_lut5_I2_O)        0.105     8.116 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.613     8.729    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.105     8.834 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.430     9.264    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X15Y18         FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.256    15.091    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_100MHZ
    SLICE_X15Y18         FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[10]/C
                         clock pessimism              0.286    15.377    
                         clock uncertainty           -0.243    15.134    
    SLICE_X15Y18         FDPE (Recov_fdpe_C_PRE)     -0.292    14.842    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  5.579    

Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[13]/PRE
                            (recovery check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.799ns (20.663%)  route 3.068ns (79.337%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.360     5.397    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X13Y22         FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.379     5.776 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[11]/Q
                         net (fo=2, routed)           0.842     6.618    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[11]
    SLICE_X12Y26         LUT4 (Prop_lut4_I0_O)        0.105     6.723 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15/O
                         net (fo=1, routed)           0.334     7.057    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15_n_0
    SLICE_X12Y27         LUT5 (Prop_lut5_I4_O)        0.105     7.162 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.849     8.011    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X12Y22         LUT5 (Prop_lut5_I2_O)        0.105     8.116 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.613     8.729    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.105     8.834 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.430     9.264    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X15Y18         FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.256    15.091    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_100MHZ
    SLICE_X15Y18         FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[13]/C
                         clock pessimism              0.286    15.377    
                         clock uncertainty           -0.243    15.134    
    SLICE_X15Y18         FDPE (Recov_fdpe_C_PRE)     -0.292    14.842    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  5.579    

Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.799ns (20.663%)  route 3.068ns (79.337%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.360     5.397    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X13Y22         FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.379     5.776 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[11]/Q
                         net (fo=2, routed)           0.842     6.618    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[11]
    SLICE_X12Y26         LUT4 (Prop_lut4_I0_O)        0.105     6.723 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15/O
                         net (fo=1, routed)           0.334     7.057    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15_n_0
    SLICE_X12Y27         LUT5 (Prop_lut5_I4_O)        0.105     7.162 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.849     8.011    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X12Y22         LUT5 (Prop_lut5_I2_O)        0.105     8.116 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.613     8.729    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.105     8.834 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.430     9.264    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X14Y18         FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.256    15.091    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_100MHZ
    SLICE_X14Y18         FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[3]/C
                         clock pessimism              0.286    15.377    
                         clock uncertainty           -0.243    15.134    
    SLICE_X14Y18         FDPE (Recov_fdpe_C_PRE)     -0.292    14.842    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  5.579    

Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[4]/PRE
                            (recovery check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.799ns (20.663%)  route 3.068ns (79.337%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.360     5.397    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X13Y22         FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.379     5.776 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[11]/Q
                         net (fo=2, routed)           0.842     6.618    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[11]
    SLICE_X12Y26         LUT4 (Prop_lut4_I0_O)        0.105     6.723 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15/O
                         net (fo=1, routed)           0.334     7.057    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15_n_0
    SLICE_X12Y27         LUT5 (Prop_lut5_I4_O)        0.105     7.162 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.849     8.011    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X12Y22         LUT5 (Prop_lut5_I2_O)        0.105     8.116 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.613     8.729    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.105     8.834 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.430     9.264    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X14Y18         FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.256    15.091    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_100MHZ
    SLICE_X14Y18         FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[4]/C
                         clock pessimism              0.286    15.377    
                         clock uncertainty           -0.243    15.134    
    SLICE_X14Y18         FDPE (Recov_fdpe_C_PRE)     -0.292    14.842    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  5.579    

Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[5]/PRE
                            (recovery check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.799ns (20.663%)  route 3.068ns (79.337%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.360     5.397    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X13Y22         FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.379     5.776 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[11]/Q
                         net (fo=2, routed)           0.842     6.618    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[11]
    SLICE_X12Y26         LUT4 (Prop_lut4_I0_O)        0.105     6.723 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15/O
                         net (fo=1, routed)           0.334     7.057    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15_n_0
    SLICE_X12Y27         LUT5 (Prop_lut5_I4_O)        0.105     7.162 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.849     8.011    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X12Y22         LUT5 (Prop_lut5_I2_O)        0.105     8.116 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.613     8.729    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.105     8.834 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.430     9.264    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X15Y18         FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.256    15.091    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_100MHZ
    SLICE_X15Y18         FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[5]/C
                         clock pessimism              0.286    15.377    
                         clock uncertainty           -0.243    15.134    
    SLICE_X15Y18         FDPE (Recov_fdpe_C_PRE)     -0.292    14.842    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  5.579    

Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[6]/PRE
                            (recovery check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.799ns (20.663%)  route 3.068ns (79.337%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.360     5.397    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X13Y22         FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.379     5.776 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[11]/Q
                         net (fo=2, routed)           0.842     6.618    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[11]
    SLICE_X12Y26         LUT4 (Prop_lut4_I0_O)        0.105     6.723 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15/O
                         net (fo=1, routed)           0.334     7.057    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15_n_0
    SLICE_X12Y27         LUT5 (Prop_lut5_I4_O)        0.105     7.162 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.849     8.011    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X12Y22         LUT5 (Prop_lut5_I2_O)        0.105     8.116 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.613     8.729    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.105     8.834 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.430     9.264    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X15Y18         FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         1.256    15.091    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_100MHZ
    SLICE_X15Y18         FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[6]/C
                         clock pessimism              0.286    15.377    
                         clock uncertainty           -0.243    15.134    
    SLICE_X15Y18         FDPE (Recov_fdpe_C_PRE)     -0.292    14.842    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  5.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/CLR
                            (removal check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.231ns (30.321%)  route 0.531ns (69.679%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.558     1.789    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X13Y22         FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     1.930 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[9]/Q
                         net (fo=2, routed)           0.065     1.995    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[9]
    SLICE_X12Y22         LUT5 (Prop_lut5_I3_O)        0.045     2.040 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_4/O
                         net (fo=1, routed)           0.162     2.202    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_4_n_0
    SLICE_X12Y22         LUT5 (Prop_lut5_I0_O)        0.045     2.247 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.304     2.551    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/SR[0]
    SLICE_X12Y22         FDCE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.825     2.334    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/clk_100MHZ
    SLICE_X12Y22         FDCE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/C
                         clock pessimism             -0.532     1.802    
    SLICE_X12Y22         FDCE (Remov_fdce_C_CLR)     -0.067     1.735    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.209ns (23.282%)  route 0.689ns (76.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.566     1.797    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X10Y10         FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     1.961 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/Q
                         net (fo=87, routed)          0.503     2.464    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/Q[4]
    SLICE_X14Y17         LUT6 (Prop_lut6_I2_O)        0.045     2.509 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.186     2.695    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X14Y19         FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.828     2.337    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_100MHZ
    SLICE_X14Y19         FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]/C
                         clock pessimism             -0.512     1.825    
    SLICE_X14Y19         FDPE (Remov_fdpe_C_PRE)     -0.071     1.754    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[15]/PRE
                            (removal check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.209ns (23.282%)  route 0.689ns (76.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.566     1.797    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X10Y10         FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     1.961 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/Q
                         net (fo=87, routed)          0.503     2.464    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/Q[4]
    SLICE_X14Y17         LUT6 (Prop_lut6_I2_O)        0.045     2.509 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.186     2.695    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X14Y19         FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.828     2.337    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_100MHZ
    SLICE_X14Y19         FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[15]/C
                         clock pessimism             -0.512     1.825    
    SLICE_X14Y19         FDPE (Remov_fdpe_C_PRE)     -0.071     1.754    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.209ns (23.282%)  route 0.689ns (76.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.566     1.797    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X10Y10         FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     1.961 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/Q
                         net (fo=87, routed)          0.503     2.464    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/Q[4]
    SLICE_X14Y17         LUT6 (Prop_lut6_I2_O)        0.045     2.509 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.186     2.695    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X14Y19         FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.828     2.337    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_100MHZ
    SLICE_X14Y19         FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[2]/C
                         clock pessimism             -0.512     1.825    
    SLICE_X14Y19         FDPE (Remov_fdpe_C_PRE)     -0.071     1.754    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[8]/PRE
                            (removal check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.209ns (23.282%)  route 0.689ns (76.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.566     1.797    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X10Y10         FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     1.961 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/Q
                         net (fo=87, routed)          0.503     2.464    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/Q[4]
    SLICE_X14Y17         LUT6 (Prop_lut6_I2_O)        0.045     2.509 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.186     2.695    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X14Y19         FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.828     2.337    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_100MHZ
    SLICE_X14Y19         FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[8]/C
                         clock pessimism             -0.512     1.825    
    SLICE_X14Y19         FDPE (Remov_fdpe_C_PRE)     -0.071     1.754    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[9]/PRE
                            (removal check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.209ns (23.282%)  route 0.689ns (76.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.566     1.797    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X10Y10         FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     1.961 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/Q
                         net (fo=87, routed)          0.503     2.464    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/Q[4]
    SLICE_X14Y17         LUT6 (Prop_lut6_I2_O)        0.045     2.509 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.186     2.695    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X14Y19         FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.828     2.337    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_100MHZ
    SLICE_X14Y19         FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[9]/C
                         clock pessimism             -0.512     1.825    
    SLICE_X14Y19         FDPE (Remov_fdpe_C_PRE)     -0.071     1.754    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.209ns (22.959%)  route 0.701ns (77.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.566     1.797    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X10Y10         FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     1.961 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/Q
                         net (fo=87, routed)          0.503     2.464    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/Q[4]
    SLICE_X14Y17         LUT6 (Prop_lut6_I2_O)        0.045     2.509 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.199     2.708    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X14Y18         FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.829     2.338    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_100MHZ
    SLICE_X14Y18         FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[1]/C
                         clock pessimism             -0.512     1.826    
    SLICE_X14Y18         FDPE (Remov_fdpe_C_PRE)     -0.071     1.755    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           2.708    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.209ns (22.959%)  route 0.701ns (77.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.566     1.797    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X10Y10         FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     1.961 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/Q
                         net (fo=87, routed)          0.503     2.464    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/Q[4]
    SLICE_X14Y17         LUT6 (Prop_lut6_I2_O)        0.045     2.509 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.199     2.708    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X14Y18         FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.829     2.338    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_100MHZ
    SLICE_X14Y18         FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[3]/C
                         clock pessimism             -0.512     1.826    
    SLICE_X14Y18         FDPE (Remov_fdpe_C_PRE)     -0.071     1.755    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           2.708    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[4]/PRE
                            (removal check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.209ns (22.959%)  route 0.701ns (77.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.566     1.797    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X10Y10         FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     1.961 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/Q
                         net (fo=87, routed)          0.503     2.464    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/Q[4]
    SLICE_X14Y17         LUT6 (Prop_lut6_I2_O)        0.045     2.509 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.199     2.708    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X14Y18         FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.829     2.338    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_100MHZ
    SLICE_X14Y18         FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[4]/C
                         clock pessimism             -0.512     1.826    
    SLICE_X14Y18         FDPE (Remov_fdpe_C_PRE)     -0.071     1.755    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           2.708    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[7]/PRE
                            (removal check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.209ns (22.959%)  route 0.701ns (77.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.566     1.797    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X10Y10         FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     1.961 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/Q
                         net (fo=87, routed)          0.503     2.464    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/Q[4]
    SLICE_X14Y17         LUT6 (Prop_lut6_I2_O)        0.045     2.509 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.199     2.708    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X14Y18         FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=696, routed)         0.829     2.338    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_100MHZ
    SLICE_X14Y18         FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[7]/C
                         clock pessimism             -0.512     1.826    
    SLICE_X14Y18         FDPE (Remov_fdpe_C_PRE)     -0.071     1.755    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           2.708    
  -------------------------------------------------------------------
                         slack                                  0.952    





