Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\f_cec\Documents\GitHub\MP3-Proyecto\quartus\reloj_soc.qsys --block-symbol-file --output-directory=C:\Users\f_cec\Documents\GitHub\MP3-Proyecto\quartus\reloj_soc --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading quartus/reloj_soc.qsys
Progress: Reading input file
Progress: Adding AUDIO [altera_up_avalon_audio 18.0]
Progress: Parameterizing module AUDIO
Progress: Adding AUDIO_CONFIG [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module AUDIO_CONFIG
Progress: Adding AUDIO_PLL [altera_up_avalon_audio_pll 18.0]
Progress: Parameterizing module AUDIO_PLL
Progress: Adding CLK [clock_source 18.0]
Progress: Parameterizing module CLK
Progress: Adding HPS [altera_hps 18.0]
Progress: Parameterizing module HPS
Progress: Adding NIOS_II [altera_nios2_gen2 18.0]
Progress: Parameterizing module NIOS_II
Progress: Adding RAM [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module RAM
Progress: Adding REG_BUTTONS [altera_avalon_pio 18.0]
Progress: Parameterizing module REG_BUTTONS
Progress: Adding REG_LEDS [altera_avalon_pio 18.0]
Progress: Parameterizing module REG_LEDS
Progress: Adding SDRAM_CLK [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module SDRAM_CLK
Progress: Adding SHARED_RAM [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module SHARED_RAM
Progress: Adding TIMER [altera_avalon_timer 18.0]
Progress: Parameterizing module TIMER
Progress: Adding UART [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module UART
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: reloj_soc.HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: reloj_soc.HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: reloj_soc.HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: reloj_soc.HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: reloj_soc.HPS: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: reloj_soc.HPS: set_interface_assignment: Interface "hps_io" does not exist
Info: reloj_soc.SDRAM_CLK: Refclk Freq: 50.0
Info: reloj_soc.UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: reloj_soc.HPS: HPS.h2f_mpu_events must be exported, or connected to a matching conduit.
Warning: reloj_soc.HPS: HPS.memory must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\f_cec\Documents\GitHub\MP3-Proyecto\quartus\reloj_soc.qsys --synthesis=VERILOG --output-directory=C:\Users\f_cec\Documents\GitHub\MP3-Proyecto\quartus\reloj_soc\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading quartus/reloj_soc.qsys
Progress: Reading input file
Progress: Adding AUDIO [altera_up_avalon_audio 18.0]
Progress: Parameterizing module AUDIO
Progress: Adding AUDIO_CONFIG [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module AUDIO_CONFIG
Progress: Adding AUDIO_PLL [altera_up_avalon_audio_pll 18.0]
Progress: Parameterizing module AUDIO_PLL
Progress: Adding CLK [clock_source 18.0]
Progress: Parameterizing module CLK
Progress: Adding HPS [altera_hps 18.0]
Progress: Parameterizing module HPS
Progress: Adding NIOS_II [altera_nios2_gen2 18.0]
Progress: Parameterizing module NIOS_II
Progress: Adding RAM [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module RAM
Progress: Adding REG_BUTTONS [altera_avalon_pio 18.0]
Progress: Parameterizing module REG_BUTTONS
Progress: Adding REG_LEDS [altera_avalon_pio 18.0]
Progress: Parameterizing module REG_LEDS
Progress: Adding SDRAM_CLK [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module SDRAM_CLK
Progress: Adding SHARED_RAM [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module SHARED_RAM
Progress: Adding TIMER [altera_avalon_timer 18.0]
Progress: Parameterizing module TIMER
Progress: Adding UART [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module UART
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: reloj_soc.HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: reloj_soc.HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: reloj_soc.HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: reloj_soc.HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: reloj_soc.HPS: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: reloj_soc.HPS: set_interface_assignment: Interface "hps_io" does not exist
Info: reloj_soc.SDRAM_CLK: Refclk Freq: 50.0
Info: reloj_soc.UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: reloj_soc.HPS: HPS.h2f_mpu_events must be exported, or connected to a matching conduit.
Warning: reloj_soc.HPS: HPS.memory must be exported, or connected to a matching conduit.
Info: reloj_soc: Generating reloj_soc "reloj_soc" for QUARTUS_SYNTH
Info: AUDIO: Starting Generation of Audio Controller
Info: AUDIO: "reloj_soc" instantiated altera_up_avalon_audio "AUDIO"
Info: AUDIO_CONFIG: Starting Generation of Audio and Video Config
Info: AUDIO_CONFIG: "reloj_soc" instantiated altera_up_avalon_audio_and_video_config "AUDIO_CONFIG"
Info: AUDIO_PLL: "reloj_soc" instantiated altera_up_avalon_audio_pll "AUDIO_PLL"
Info: HPS: "Running  for module: HPS"
Info: HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: HPS: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: HPS: set_interface_assignment: Interface "hps_io" does not exist
Info: HPS: "reloj_soc" instantiated altera_hps "HPS"
Info: NIOS_II: "reloj_soc" instantiated altera_nios2_gen2 "NIOS_II"
Info: RAM: Starting RTL generation for module 'reloj_soc_RAM'
Info: RAM:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=reloj_soc_RAM --dir=C:/Users/f_cec/AppData/Local/Temp/alt0253_2180073130748411608.dir/0210_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/f_cec/AppData/Local/Temp/alt0253_2180073130748411608.dir/0210_RAM_gen//reloj_soc_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'reloj_soc_RAM'
Info: RAM: "reloj_soc" instantiated altera_avalon_onchip_memory2 "RAM"
Info: REG_BUTTONS: Starting RTL generation for module 'reloj_soc_REG_BUTTONS'
Info: REG_BUTTONS:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=reloj_soc_REG_BUTTONS --dir=C:/Users/f_cec/AppData/Local/Temp/alt0253_2180073130748411608.dir/0211_REG_BUTTONS_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/f_cec/AppData/Local/Temp/alt0253_2180073130748411608.dir/0211_REG_BUTTONS_gen//reloj_soc_REG_BUTTONS_component_configuration.pl  --do_build_sim=0  ]
Info: REG_BUTTONS: Done RTL generation for module 'reloj_soc_REG_BUTTONS'
Info: REG_BUTTONS: "reloj_soc" instantiated altera_avalon_pio "REG_BUTTONS"
Info: REG_LEDS: Starting RTL generation for module 'reloj_soc_REG_LEDS'
Info: REG_LEDS:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=reloj_soc_REG_LEDS --dir=C:/Users/f_cec/AppData/Local/Temp/alt0253_2180073130748411608.dir/0212_REG_LEDS_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/f_cec/AppData/Local/Temp/alt0253_2180073130748411608.dir/0212_REG_LEDS_gen//reloj_soc_REG_LEDS_component_configuration.pl  --do_build_sim=0  ]
Info: REG_LEDS: Done RTL generation for module 'reloj_soc_REG_LEDS'
Info: REG_LEDS: "reloj_soc" instantiated altera_avalon_pio "REG_LEDS"
Info: SDRAM_CLK: "reloj_soc" instantiated altera_up_avalon_sys_sdram_pll "SDRAM_CLK"
Info: SHARED_RAM: Starting RTL generation for module 'reloj_soc_SHARED_RAM'
Info: SHARED_RAM:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=reloj_soc_SHARED_RAM --dir=C:/Users/f_cec/AppData/Local/Temp/alt0253_2180073130748411608.dir/0213_SHARED_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/f_cec/AppData/Local/Temp/alt0253_2180073130748411608.dir/0213_SHARED_RAM_gen//reloj_soc_SHARED_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: SHARED_RAM: Done RTL generation for module 'reloj_soc_SHARED_RAM'
Info: SHARED_RAM: "reloj_soc" instantiated altera_avalon_onchip_memory2 "SHARED_RAM"
Info: TIMER: Starting RTL generation for module 'reloj_soc_TIMER'
Info: TIMER:   Generation command is [exec C:/intelFPGA_lite/18.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=reloj_soc_TIMER --dir=C:/Users/f_cec/AppData/Local/Temp/alt0253_2180073130748411608.dir/0214_TIMER_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/f_cec/AppData/Local/Temp/alt0253_2180073130748411608.dir/0214_TIMER_gen//reloj_soc_TIMER_component_configuration.pl  --do_build_sim=0  ]
Info: TIMER: Done RTL generation for module 'reloj_soc_TIMER'
Info: TIMER: "reloj_soc" instantiated altera_avalon_timer "TIMER"
Info: UART: Starting RTL generation for module 'reloj_soc_UART'
Info: UART:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=reloj_soc_UART --dir=C:/Users/f_cec/AppData/Local/Temp/alt0253_2180073130748411608.dir/0215_UART_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/f_cec/AppData/Local/Temp/alt0253_2180073130748411608.dir/0215_UART_gen//reloj_soc_UART_component_configuration.pl  --do_build_sim=0  ]
Info: UART: Done RTL generation for module 'reloj_soc_UART'
Info: UART: "reloj_soc" instantiated altera_avalon_jtag_uart "UART"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "reloj_soc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "reloj_soc" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "reloj_soc" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "reloj_soc" instantiated altera_reset_controller "rst_controller"
Info: audio_pll: "AUDIO_PLL" instantiated altera_pll "audio_pll"
Info: reset_from_locked: "AUDIO_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: fpga_interfaces: "HPS" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "HPS" instantiated altera_hps_io "hps_io"
Info: cpu: Starting RTL generation for module 'reloj_soc_NIOS_II_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=reloj_soc_NIOS_II_cpu --dir=C:/Users/f_cec/AppData/Local/Temp/alt0253_2180073130748411608.dir/0221_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/f_cec/AppData/Local/Temp/alt0253_2180073130748411608.dir/0221_cpu_gen//reloj_soc_NIOS_II_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2025.06.14 16:32:57 (*) Starting Nios II generation
Info: cpu: # 2025.06.14 16:32:57 (*)   Checking for plaintext license.
Info: cpu: # 2025.06.14 16:32:58 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/
Info: cpu: # 2025.06.14 16:32:58 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2025.06.14 16:32:58 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2025.06.14 16:32:58 (*)   Plaintext license not found.
Info: cpu: # 2025.06.14 16:32:58 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2025.06.14 16:32:58 (*)   Elaborating CPU configuration settings
Info: cpu: # 2025.06.14 16:32:58 (*)   Creating all objects for CPU
Info: cpu: # 2025.06.14 16:32:59 (*)   Generating RTL from CPU objects
Info: cpu: # 2025.06.14 16:32:59 (*)   Creating plain-text RTL
Info: cpu: # 2025.06.14 16:32:59 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'reloj_soc_NIOS_II_cpu'
Info: cpu: "NIOS_II" instantiated altera_nios2_gen2_unit "cpu"
Info: sys_pll: "SDRAM_CLK" instantiated altera_pll "sys_pll"
Info: NIOS_II_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "NIOS_II_data_master_translator"
Info: AUDIO_avalon_audio_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "AUDIO_avalon_audio_slave_translator"
Info: NIOS_II_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "NIOS_II_data_master_agent"
Info: AUDIO_avalon_audio_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "AUDIO_avalon_audio_slave_agent"
Info: AUDIO_avalon_audio_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "AUDIO_avalon_audio_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: HPS_h2f_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "HPS_h2f_axi_master_agent"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_1" instantiated altera_merlin_router "router_004"
Info: SHARED_RAM_s1_burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "SHARED_RAM_s1_burst_adapter"
Info: Reusing file C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: HPS_h2f_axi_master_wr_rsp_width_adapter: "mm_interconnect_1" instantiated altera_merlin_width_adapter "HPS_h2f_axi_master_wr_rsp_width_adapter"
Info: Reusing file C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: reloj_soc: Done "reloj_soc" with 52 modules, 139 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
