
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033451                       # Number of seconds simulated
sim_ticks                                 33451398894                       # Number of ticks simulated
final_tick                               604954322013                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 124801                       # Simulator instruction rate (inst/s)
host_op_rate                                   160761                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1207716                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912228                       # Number of bytes of host memory used
host_seconds                                 27698.06                       # Real time elapsed on the host
sim_insts                                  3456738181                       # Number of instructions simulated
sim_ops                                    4452765426                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1770240                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       542464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2035584                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4353664                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1050880                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1050880                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13830                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4238                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15903                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 34013                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8210                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8210                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        57397                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     52919760                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53570                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16216482                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        49744                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     60851984                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               130148937                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        57397                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53570                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        49744                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             160711                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          31415129                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               31415129                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          31415129                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        57397                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     52919760                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53570                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16216482                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        49744                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     60851984                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              161564065                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                80219183                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28427554                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24858336                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1799318                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14145667                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13669186                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2042859                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56547                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33508937                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158155710                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28427554                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15712045                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32552334                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8838259                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4082049                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16517763                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       713244                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77172014                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.358958                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.169490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44619680     57.82%     57.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1613892      2.09%     59.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2949753      3.82%     63.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2762526      3.58%     67.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4555859      5.90%     73.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4746680      6.15%     79.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1126316      1.46%     80.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          848617      1.10%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13948691     18.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77172014                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.354374                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.971545                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34562195                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3953484                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31506763                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       126076                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7023486                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3094158                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5208                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176956372                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1379                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7023486                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36015873                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1515177                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       434652                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30166045                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2016772                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172293384                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        691557                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       812824                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228775451                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784191975                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784191975                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79879170                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20304                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9941                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5397735                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26495393                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5758914                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        97648                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2056789                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163071356                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19863                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137656187                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182283                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48895064                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134234350                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77172014                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.783758                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839795                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26811671     34.74%     34.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14337100     18.58%     53.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12596653     16.32%     69.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7671059      9.94%     79.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8008581     10.38%     89.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4724807      6.12%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2083115      2.70%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556669      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       382359      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77172014                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541264     66.28%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175522     21.49%     87.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        99841     12.23%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107980438     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085564      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23692631     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4887633      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137656187                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.716001                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             816627                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005932                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353483293                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    211986715                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133162936                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138472814                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       341179                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7565316                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          837                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          432                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1405556                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7023486                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         924524                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        58643                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163091222                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       189591                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26495393                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5758914                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9941                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30550                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          208                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          432                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       956923                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1062802                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2019725                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135082972                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22773414                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2573210                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27543328                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20417680                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4769914                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.683924                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133311819                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133162936                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81828813                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199680798                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.659989                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409798                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49480230                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1804078                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70148528                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.619586                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.317608                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32339837     46.10%     46.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14842358     21.16%     67.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8301655     11.83%     79.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2817362      4.02%     83.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2694166      3.84%     86.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1129454      1.61%     88.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3011556      4.29%     92.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       876555      1.25%     94.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4135585      5.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70148528                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4135585                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229104762                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333212799                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30013                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3047169                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.802192                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.802192                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.246585                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.246585                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624850211                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174555385                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182383927                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                80219183                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        29464068                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24020483                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1968635                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12399066                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11499929                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3174154                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87117                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     29478311                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             161877251                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           29464068                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14674083                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35937431                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10465403                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4885383                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14547596                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       951366                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     78773730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.546092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        42836299     54.38%     54.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2380522      3.02%     57.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4422377      5.61%     63.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4431248      5.63%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2745874      3.49%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2190862      2.78%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1367447      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1289190      1.64%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17109911     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     78773730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367295                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.017937                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        30732174                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4830301                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34527034                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       211972                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8472248                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4985391                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          318                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     194200440                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1590                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8472248                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        32957086                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         939076                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       839981                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32471007                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3094328                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     187299391                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           34                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1289351                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       945071                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    263067062                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    873772477                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    873772477                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162484794                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       100582190                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33277                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        15998                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8606378                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17316347                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8845950                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       110630                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2984231                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         176524473                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        31996                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        140573992                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       277677                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     59781342                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    182774250                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     78773730                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784529                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897888                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26888245     34.13%     34.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17169566     21.80%     55.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11306611     14.35%     70.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7426984      9.43%     79.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7844259      9.96%     89.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3764189      4.78%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3000484      3.81%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       677769      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       695623      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     78773730                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         876138     72.55%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        166088     13.75%     86.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       165462     13.70%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117585110     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1888044      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15998      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13599370      9.67%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7485470      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     140573992                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.752374                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1207688                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008591                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    361407075                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    236338122                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137342510                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     141781680                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       437236                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6724053                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1780                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          311                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2135875                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8472248                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         480664                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        84067                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    176556476                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       349978                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17316347                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8845950                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        15998                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         65910                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          311                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1231537                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1092682                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2324219                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138699205                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12972423                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1874783                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20279779                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19667127                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7307356                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.729003                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137385867                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137342510                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87513725                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        251175281                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.712091                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348417                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     94631224                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    116518746                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     60038118                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31996                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1992336                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     70301482                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.657415                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150200                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26570679     37.80%     37.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19743069     28.08%     65.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8203646     11.67%     77.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4092734      5.82%     83.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4077702      5.80%     89.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1647534      2.34%     91.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1651166      2.35%     93.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       884907      1.26%     95.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3430045      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     70301482                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     94631224                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     116518746                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17302358                       # Number of memory references committed
system.switch_cpus1.commit.loads             10592287                       # Number of loads committed
system.switch_cpus1.commit.membars              15998                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16818389                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        104974278                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2403245                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3430045                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           243428301                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          361591557                       # The number of ROB writes
system.switch_cpus1.timesIdled                  29914                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1445453                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           94631224                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            116518746                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     94631224                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.847703                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.847703                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.179658                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.179658                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       623042798                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190807057                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      178400210                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31996                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                80219183                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        28138738                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     22893150                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1920567                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     11864990                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        10974366                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2970285                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        81466                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     28239553                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             156104298                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           28138738                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     13944651                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             34334605                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10315400                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6501376                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         13818666                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       810983                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     77427242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.490264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.299006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        43092637     55.66%     55.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3017327      3.90%     59.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2456896      3.17%     62.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5916861      7.64%     70.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1603578      2.07%     72.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2058709      2.66%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1494902      1.93%     77.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          835327      1.08%     78.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16951005     21.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     77427242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.350773                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.945972                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        29542529                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6328267                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33019229                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       223955                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8313257                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4791448                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        38763                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     186610734                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        77087                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8313257                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        31700715                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1321463                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1810979                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31033490                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3247333                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     180051171                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        28573                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1347492                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1008627                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1238                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    252116984                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    840554848                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    840554848                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    154499854                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        97617116                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37210                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21117                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8904371                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     16792381                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8541106                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       133648                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2617269                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         170229480                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35907                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        135229332                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       263985                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     58805225                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    179599993                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5979                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     77427242                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.746534                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.886185                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     27307743     35.27%     35.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16578210     21.41%     56.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10766825     13.91%     70.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8009831     10.34%     80.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6906721      8.92%     89.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3567291      4.61%     94.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3063160      3.96%     98.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       574008      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       653453      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     77427242                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         791851     71.12%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             6      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        160690     14.43%     85.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       160782     14.44%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    112664840     83.31%     83.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1924875      1.42%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        14963      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13430708      9.93%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7193946      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     135229332                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.685748                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1113329                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008233                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    349263219                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    229071184                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    131789264                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     136342661                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       507480                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6625417                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2628                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          576                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2183027                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8313257                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         546531                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        73929                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    170265388                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       426373                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     16792381                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8541106                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20943                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         66202                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          576                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1147551                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1079655                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2227206                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    133090188                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12602730                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2139143                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19608995                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18774010                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7006265                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.659082                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             131877393                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            131789264                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85897243                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        242449721                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.642865                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354289                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     90509116                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    111152103                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     59114104                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        29928                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1924896                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     69113985                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.608243                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.135484                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     27265310     39.45%     39.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     18978964     27.46%     66.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7725923     11.18%     78.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4339623      6.28%     84.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3540199      5.12%     89.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1433831      2.07%     91.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1705927      2.47%     94.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       856753      1.24%     95.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3267455      4.73%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     69113985                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     90509116                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     111152103                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16525043                       # Number of memory references committed
system.switch_cpus2.commit.loads             10166964                       # Number of loads committed
system.switch_cpus2.commit.membars              14964                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          15970209                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        100151886                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2262600                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3267455                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           236112737                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          348850837                       # The number of ROB writes
system.switch_cpus2.timesIdled                  40460                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2791941                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           90509116                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            111152103                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     90509116                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.886311                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.886311                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.128273                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.128273                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       598741960                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      182165319                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      172214870                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         29928                       # number of misc regfile writes
system.l20.replacements                         13845                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          215088                       # Total number of references to valid blocks.
system.l20.sampled_refs                         24085                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.930372                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          197.155505                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.189346                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5364.072400                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4670.582749                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019253                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000800                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.523835                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.456112                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35802                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35802                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9363                       # number of Writeback hits
system.l20.Writeback_hits::total                 9363                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35802                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35802                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35802                       # number of overall hits
system.l20.overall_hits::total                  35802                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        13830                       # number of ReadReq misses
system.l20.ReadReq_misses::total                13845                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        13830                       # number of demand (read+write) misses
system.l20.demand_misses::total                 13845                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        13830                       # number of overall misses
system.l20.overall_misses::total                13845                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2664659                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1785578574                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1788243233                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2664659                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1785578574                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1788243233                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2664659                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1785578574                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1788243233                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49632                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49647                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9363                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9363                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49632                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49647                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49632                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49647                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.278651                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.278869                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.278651                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.278869                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.278651                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.278869                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 177643.933333                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 129109.079826                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 129161.663633                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 177643.933333                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 129109.079826                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 129161.663633                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 177643.933333                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 129109.079826                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 129161.663633                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2204                       # number of writebacks
system.l20.writebacks::total                     2204                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        13830                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           13845                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        13830                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            13845                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        13830                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           13845                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2522980                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1654840960                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1657363940                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2522980                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1654840960                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1657363940                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2522980                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1654840960                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1657363940                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.278651                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.278869                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.278651                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.278869                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.278651                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.278869                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 168198.666667                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 119655.890094                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 119708.482485                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 168198.666667                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 119655.890094                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 119708.482485                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 168198.666667                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 119655.890094                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 119708.482485                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4253                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          397420                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14493                       # Sample count of references to valid blocks.
system.l21.avg_refs                         27.421514                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          302.687984                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.976378                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2002.385540                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7921.950098                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.029559                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001267                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.195545                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.773628                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        32552                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  32552                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9753                       # number of Writeback hits
system.l21.Writeback_hits::total                 9753                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        32552                       # number of demand (read+write) hits
system.l21.demand_hits::total                   32552                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        32552                       # number of overall hits
system.l21.overall_hits::total                  32552                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4238                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4252                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4238                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4252                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4238                       # number of overall misses
system.l21.overall_misses::total                 4252                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1834407                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    583978958                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      585813365                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1834407                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    583978958                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       585813365                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1834407                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    583978958                       # number of overall miss cycles
system.l21.overall_miss_latency::total      585813365                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        36790                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              36804                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9753                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9753                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        36790                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               36804                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        36790                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              36804                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.115194                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.115531                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.115194                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.115531                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.115194                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.115531                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 131029.071429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 137795.884379                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 137773.604186                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 131029.071429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 137795.884379                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 137773.604186                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 131029.071429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 137795.884379                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 137773.604186                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3044                       # number of writebacks
system.l21.writebacks::total                     3044                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4238                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4252                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4238                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4252                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4238                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4252                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1703279                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    543917470                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    545620749                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1703279                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    543917470                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    545620749                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1703279                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    543917470                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    545620749                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.115194                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.115531                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.115194                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.115531                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.115194                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.115531                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 121662.785714                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 128342.961303                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 128320.966369                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 121662.785714                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 128342.961303                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 128320.966369                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 121662.785714                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 128342.961303                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 128320.966369                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         15916                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          805918                       # Total number of references to valid blocks.
system.l22.sampled_refs                         28204                       # Sample count of references to valid blocks.
system.l22.avg_refs                         28.574599                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          379.751262                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.743805                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3638.469848                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          8260.035085                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.030904                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000793                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.296099                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.672203                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        49765                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  49765                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           18726                       # number of Writeback hits
system.l22.Writeback_hits::total                18726                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        49765                       # number of demand (read+write) hits
system.l22.demand_hits::total                   49765                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        49765                       # number of overall hits
system.l22.overall_hits::total                  49765                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        15903                       # number of ReadReq misses
system.l22.ReadReq_misses::total                15916                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        15903                       # number of demand (read+write) misses
system.l22.demand_misses::total                 15916                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        15903                       # number of overall misses
system.l22.overall_misses::total                15916                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1604593                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2181911788                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2183516381                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1604593                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2181911788                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2183516381                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1604593                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2181911788                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2183516381                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        65668                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              65681                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        18726                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            18726                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        65668                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               65681                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        65668                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              65681                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.242173                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.242323                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.242173                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.242323                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.242173                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.242323                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 123430.230769                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 137201.269446                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 137190.021425                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 123430.230769                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 137201.269446                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 137190.021425                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 123430.230769                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 137201.269446                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 137190.021425                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2962                       # number of writebacks
system.l22.writebacks::total                     2962                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        15903                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           15916                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        15903                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            15916                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        15903                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           15916                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1482399                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2031801946                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2033284345                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1482399                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2031801946                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2033284345                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1482399                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2031801946                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2033284345                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.242173                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.242323                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.242173                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.242323                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.242173                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.242323                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 114030.692308                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 127762.179840                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 127750.964124                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 114030.692308                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 127762.179840                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 127750.964124                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 114030.692308                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 127762.179840                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 127750.964124                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.988932                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016549858                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875553.243542                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.988932                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024021                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868572                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16517744                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16517744                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16517744                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16517744                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16517744                       # number of overall hits
system.cpu0.icache.overall_hits::total       16517744                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3780676                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3780676                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3780676                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3780676                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3780676                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3780676                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16517763                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16517763                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16517763                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16517763                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16517763                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16517763                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 198982.947368                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 198982.947368                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 198982.947368                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 198982.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 198982.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 198982.947368                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2679936                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2679936                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2679936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2679936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2679936                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2679936                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 178662.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 178662.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 178662.400000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 178662.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 178662.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 178662.400000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49632                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246454353                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49888                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4940.153003                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.616416                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.383584                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826627                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173373                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20671584                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20671584                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9939                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9939                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25005076                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25005076                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25005076                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25005076                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       157175                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       157175                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       157175                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        157175                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       157175                       # number of overall misses
system.cpu0.dcache.overall_misses::total       157175                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12400581853                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12400581853                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12400581853                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12400581853                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12400581853                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12400581853                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20828759                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20828759                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25162251                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25162251                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25162251                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25162251                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007546                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007546                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006246                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006246                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006246                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006246                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 78896.655658                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78896.655658                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 78896.655658                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78896.655658                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 78896.655658                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78896.655658                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9363                       # number of writebacks
system.cpu0.dcache.writebacks::total             9363                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107543                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107543                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107543                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107543                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107543                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107543                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49632                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49632                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49632                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49632                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49632                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49632                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2046530868                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2046530868                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2046530868                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2046530868                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2046530868                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2046530868                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002383                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002383                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001972                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001972                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001972                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001972                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41234.100338                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 41234.100338                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 41234.100338                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 41234.100338                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 41234.100338                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 41234.100338                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.995845                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1099187264                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2374054.565875                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995845                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14547580                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14547580                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14547580                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14547580                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14547580                       # number of overall hits
system.cpu1.icache.overall_hits::total       14547580                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2126042                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2126042                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2126042                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2126042                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2126042                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2126042                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14547596                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14547596                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14547596                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14547596                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14547596                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14547596                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 132877.625000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 132877.625000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 132877.625000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 132877.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 132877.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 132877.625000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1848407                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1848407                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1848407                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1848407                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1848407                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1848407                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 132029.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 132029.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 132029.071429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 132029.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 132029.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 132029.071429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 36790                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181168127                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 37046                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4890.355963                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.449151                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.550849                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.908004                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.091996                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9901098                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9901098                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6678591                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6678591                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15998                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15998                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15998                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15998                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16579689                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16579689                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16579689                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16579689                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        95123                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        95123                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        95123                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         95123                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        95123                       # number of overall misses
system.cpu1.dcache.overall_misses::total        95123                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4398420448                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4398420448                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4398420448                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4398420448                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4398420448                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4398420448                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9996221                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9996221                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6678591                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6678591                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15998                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15998                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15998                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15998                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16674812                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16674812                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16674812                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16674812                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009516                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009516                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005705                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005705                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005705                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005705                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 46239.294892                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 46239.294892                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 46239.294892                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 46239.294892                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 46239.294892                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 46239.294892                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9753                       # number of writebacks
system.cpu1.dcache.writebacks::total             9753                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        58333                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        58333                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        58333                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        58333                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        58333                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        58333                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        36790                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        36790                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        36790                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        36790                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        36790                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        36790                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    798286513                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    798286513                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    798286513                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    798286513                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    798286513                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    798286513                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003680                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003680                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002206                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002206                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 21698.464610                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21698.464610                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21698.464610                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21698.464610                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 21698.464610                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21698.464610                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996835                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1100792064                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2219338.838710                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996835                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13818650                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13818650                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13818650                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13818650                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13818650                       # number of overall hits
system.cpu2.icache.overall_hits::total       13818650                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2055249                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2055249                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2055249                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2055249                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2055249                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2055249                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13818666                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13818666                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13818666                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13818666                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13818666                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13818666                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 128453.062500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 128453.062500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 128453.062500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 128453.062500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 128453.062500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 128453.062500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1633263                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1633263                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1633263                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1633263                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1633263                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1633263                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 125635.615385                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 125635.615385                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 125635.615385                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 125635.615385                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 125635.615385                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 125635.615385                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 65668                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               192135455                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 65924                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2914.499348                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.103264                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.896736                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.898841                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.101159                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9571150                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9571150                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6328152                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6328152                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        20505                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        20505                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        14964                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        14964                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15899302                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15899302                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15899302                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15899302                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       143634                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       143634                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       143634                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        143634                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       143634                       # number of overall misses
system.cpu2.dcache.overall_misses::total       143634                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8036932931                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8036932931                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8036932931                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8036932931                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8036932931                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8036932931                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9714784                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9714784                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6328152                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6328152                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        20505                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        20505                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        14964                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        14964                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16042936                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16042936                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16042936                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16042936                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014785                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014785                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008953                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008953                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008953                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008953                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 55954.251298                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 55954.251298                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 55954.251298                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 55954.251298                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 55954.251298                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 55954.251298                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        18726                       # number of writebacks
system.cpu2.dcache.writebacks::total            18726                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        77966                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        77966                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        77966                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        77966                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        77966                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        77966                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        65668                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        65668                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        65668                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        65668                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        65668                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        65668                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2574150209                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2574150209                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2574150209                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2574150209                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2574150209                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2574150209                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006760                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006760                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004093                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004093                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004093                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004093                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39199.461062                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 39199.461062                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 39199.461062                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 39199.461062                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 39199.461062                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 39199.461062                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
