Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Mar 16 16:13:58 2023
| Host         : Antoine-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file atelier4_wrapper_timing_summary_routed.rpt -pb atelier4_wrapper_timing_summary_routed.pb -rpx atelier4_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : atelier4_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_out_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.171        0.000                      0                42650        0.049        0.000                      0                42448        0.538        0.000                       0                 15912  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 10.000}       20.000          50.000          
sys_clk                          {0.000 5.000}        10.000          100.000         
  clk_out1_atelier4_clk_wiz_0_0  {0.000 6.734}        13.468          74.250          
    CLKFBIN                      {0.000 6.734}        13.468          74.250          
    PixelClkIO                   {0.000 6.734}        13.468          74.250          
    SerialClkIO                  {0.000 1.347}        2.694           371.250         
  clkfbout_atelier4_clk_wiz_0_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                            11.639        0.000                      0                 5340        0.051        0.000                      0                 5340        8.750        0.000                       0                  2266  
sys_clk                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_atelier4_clk_wiz_0_0        4.171        0.000                      0                37005        0.049        0.000                      0                37005        3.734        0.000                       0                 13620  
    CLKFBIN                                                                                                                                                                       12.219        0.000                       0                     2  
    PixelClkIO                                                                                                                                                                    11.313        0.000                       0                    10  
    SerialClkIO                                                                                                                                                                    0.538        0.000                       0                    10  
  clkfbout_atelier4_clk_wiz_0_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_atelier4_clk_wiz_0_0  clk_fpga_0                          12.099        0.000                      0                   78                                                                        
clk_fpga_0                     clk_out1_atelier4_clk_wiz_0_0       11.836        0.000                      0                  124                                                                        
clk_out1_atelier4_clk_wiz_0_0  PixelClkIO                           7.468        0.000                      0                   38        0.148        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_atelier4_clk_wiz_0_0  clk_out1_atelier4_clk_wiz_0_0        8.264        0.000                      0                   65        0.463        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.639ns  (required time - arrival time)
  Source:                 atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.666ns  (logic 2.543ns (33.172%)  route 5.123ns (66.828%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.765     3.073    atelier4_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[24])
                                                      1.447     4.520 r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[24]
                         net (fo=1, routed)           1.008     5.528    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[39]
    SLICE_X1Y48          LUT6 (Prop_lut6_I2_O)        0.124     5.652 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[73]_INST_0_i_4/O
                         net (fo=6, routed)           0.580     6.232    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[25]
    SLICE_X5Y49          LUT3 (Prop_lut3_I2_O)        0.124     6.356 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[73]_INST_0_i_3/O
                         net (fo=3, routed)           0.648     7.003    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall_n_68
    SLICE_X5Y50          LUT6 (Prop_lut6_I2_O)        0.124     7.127 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_awvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.517     7.644    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X4Y50          LUT6 (Prop_lut6_I3_O)        0.124     7.768 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.716     8.484    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X5Y50          LUT2 (Prop_lut2_I0_O)        0.150     8.634 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=9, routed)           0.487     9.121    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X4Y54          LUT6 (Prop_lut6_I3_O)        0.326     9.447 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5/O
                         net (fo=1, routed)           0.670    10.117    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5_n_0
    SLICE_X4Y54          LUT6 (Prop_lut6_I4_O)        0.124    10.241 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1/O
                         net (fo=12, routed)          0.498    10.739    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_0
    SLICE_X4Y55          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.541    22.733    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X4Y55          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[10]/C
                         clock pessimism              0.116    22.849    
                         clock uncertainty           -0.302    22.547    
    SLICE_X4Y55          FDRE (Setup_fdre_C_CE)      -0.169    22.378    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         22.378    
                         arrival time                         -10.739    
  -------------------------------------------------------------------
                         slack                                 11.639    

Slack (MET) :             11.639ns  (required time - arrival time)
  Source:                 atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.666ns  (logic 2.543ns (33.172%)  route 5.123ns (66.828%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.765     3.073    atelier4_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[24])
                                                      1.447     4.520 r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[24]
                         net (fo=1, routed)           1.008     5.528    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[39]
    SLICE_X1Y48          LUT6 (Prop_lut6_I2_O)        0.124     5.652 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[73]_INST_0_i_4/O
                         net (fo=6, routed)           0.580     6.232    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[25]
    SLICE_X5Y49          LUT3 (Prop_lut3_I2_O)        0.124     6.356 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[73]_INST_0_i_3/O
                         net (fo=3, routed)           0.648     7.003    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall_n_68
    SLICE_X5Y50          LUT6 (Prop_lut6_I2_O)        0.124     7.127 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_awvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.517     7.644    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X4Y50          LUT6 (Prop_lut6_I3_O)        0.124     7.768 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.716     8.484    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X5Y50          LUT2 (Prop_lut2_I0_O)        0.150     8.634 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=9, routed)           0.487     9.121    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X4Y54          LUT6 (Prop_lut6_I3_O)        0.326     9.447 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5/O
                         net (fo=1, routed)           0.670    10.117    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5_n_0
    SLICE_X4Y54          LUT6 (Prop_lut6_I4_O)        0.124    10.241 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1/O
                         net (fo=12, routed)          0.498    10.739    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_0
    SLICE_X4Y55          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.541    22.733    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X4Y55          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[11]/C
                         clock pessimism              0.116    22.849    
                         clock uncertainty           -0.302    22.547    
    SLICE_X4Y55          FDRE (Setup_fdre_C_CE)      -0.169    22.378    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         22.378    
                         arrival time                         -10.739    
  -------------------------------------------------------------------
                         slack                                 11.639    

Slack (MET) :             11.639ns  (required time - arrival time)
  Source:                 atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.666ns  (logic 2.543ns (33.172%)  route 5.123ns (66.828%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.765     3.073    atelier4_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[24])
                                                      1.447     4.520 r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[24]
                         net (fo=1, routed)           1.008     5.528    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[39]
    SLICE_X1Y48          LUT6 (Prop_lut6_I2_O)        0.124     5.652 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[73]_INST_0_i_4/O
                         net (fo=6, routed)           0.580     6.232    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[25]
    SLICE_X5Y49          LUT3 (Prop_lut3_I2_O)        0.124     6.356 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[73]_INST_0_i_3/O
                         net (fo=3, routed)           0.648     7.003    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall_n_68
    SLICE_X5Y50          LUT6 (Prop_lut6_I2_O)        0.124     7.127 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_awvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.517     7.644    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X4Y50          LUT6 (Prop_lut6_I3_O)        0.124     7.768 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.716     8.484    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X5Y50          LUT2 (Prop_lut2_I0_O)        0.150     8.634 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=9, routed)           0.487     9.121    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X4Y54          LUT6 (Prop_lut6_I3_O)        0.326     9.447 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5/O
                         net (fo=1, routed)           0.670    10.117    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5_n_0
    SLICE_X4Y54          LUT6 (Prop_lut6_I4_O)        0.124    10.241 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1/O
                         net (fo=12, routed)          0.498    10.739    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_0
    SLICE_X4Y55          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.541    22.733    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X4Y55          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[8]/C
                         clock pessimism              0.116    22.849    
                         clock uncertainty           -0.302    22.547    
    SLICE_X4Y55          FDRE (Setup_fdre_C_CE)      -0.169    22.378    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         22.378    
                         arrival time                         -10.739    
  -------------------------------------------------------------------
                         slack                                 11.639    

Slack (MET) :             11.639ns  (required time - arrival time)
  Source:                 atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.666ns  (logic 2.543ns (33.172%)  route 5.123ns (66.828%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.765     3.073    atelier4_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[24])
                                                      1.447     4.520 r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[24]
                         net (fo=1, routed)           1.008     5.528    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[39]
    SLICE_X1Y48          LUT6 (Prop_lut6_I2_O)        0.124     5.652 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[73]_INST_0_i_4/O
                         net (fo=6, routed)           0.580     6.232    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[25]
    SLICE_X5Y49          LUT3 (Prop_lut3_I2_O)        0.124     6.356 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[73]_INST_0_i_3/O
                         net (fo=3, routed)           0.648     7.003    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall_n_68
    SLICE_X5Y50          LUT6 (Prop_lut6_I2_O)        0.124     7.127 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_awvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.517     7.644    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X4Y50          LUT6 (Prop_lut6_I3_O)        0.124     7.768 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.716     8.484    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X5Y50          LUT2 (Prop_lut2_I0_O)        0.150     8.634 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=9, routed)           0.487     9.121    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X4Y54          LUT6 (Prop_lut6_I3_O)        0.326     9.447 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5/O
                         net (fo=1, routed)           0.670    10.117    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5_n_0
    SLICE_X4Y54          LUT6 (Prop_lut6_I4_O)        0.124    10.241 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1/O
                         net (fo=12, routed)          0.498    10.739    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_0
    SLICE_X4Y55          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.541    22.733    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X4Y55          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[9]/C
                         clock pessimism              0.116    22.849    
                         clock uncertainty           -0.302    22.547    
    SLICE_X4Y55          FDRE (Setup_fdre_C_CE)      -0.169    22.378    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         22.378    
                         arrival time                         -10.739    
  -------------------------------------------------------------------
                         slack                                 11.639    

Slack (MET) :             11.745ns  (required time - arrival time)
  Source:                 atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.524ns  (logic 2.543ns (33.798%)  route 4.981ns (66.202%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.765     3.073    atelier4_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[24])
                                                      1.447     4.520 r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[24]
                         net (fo=1, routed)           1.008     5.528    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[39]
    SLICE_X1Y48          LUT6 (Prop_lut6_I2_O)        0.124     5.652 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[73]_INST_0_i_4/O
                         net (fo=6, routed)           0.580     6.232    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[25]
    SLICE_X5Y49          LUT3 (Prop_lut3_I2_O)        0.124     6.356 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[73]_INST_0_i_3/O
                         net (fo=3, routed)           0.648     7.003    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall_n_68
    SLICE_X5Y50          LUT6 (Prop_lut6_I2_O)        0.124     7.127 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_awvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.517     7.644    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X4Y50          LUT6 (Prop_lut6_I3_O)        0.124     7.768 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.716     8.484    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X5Y50          LUT2 (Prop_lut2_I0_O)        0.150     8.634 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=9, routed)           0.487     9.121    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X4Y54          LUT6 (Prop_lut6_I3_O)        0.326     9.447 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5/O
                         net (fo=1, routed)           0.670    10.117    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5_n_0
    SLICE_X4Y54          LUT6 (Prop_lut6_I4_O)        0.124    10.241 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1/O
                         net (fo=12, routed)          0.356    10.597    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_0
    SLICE_X2Y53          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.541    22.733    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X2Y53          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[0]/C
                         clock pessimism              0.116    22.849    
                         clock uncertainty           -0.302    22.547    
    SLICE_X2Y53          FDRE (Setup_fdre_C_CE)      -0.205    22.342    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         22.342    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                 11.745    

Slack (MET) :             11.745ns  (required time - arrival time)
  Source:                 atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.524ns  (logic 2.543ns (33.798%)  route 4.981ns (66.202%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.765     3.073    atelier4_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[24])
                                                      1.447     4.520 r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[24]
                         net (fo=1, routed)           1.008     5.528    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[39]
    SLICE_X1Y48          LUT6 (Prop_lut6_I2_O)        0.124     5.652 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[73]_INST_0_i_4/O
                         net (fo=6, routed)           0.580     6.232    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[25]
    SLICE_X5Y49          LUT3 (Prop_lut3_I2_O)        0.124     6.356 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[73]_INST_0_i_3/O
                         net (fo=3, routed)           0.648     7.003    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall_n_68
    SLICE_X5Y50          LUT6 (Prop_lut6_I2_O)        0.124     7.127 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_awvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.517     7.644    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X4Y50          LUT6 (Prop_lut6_I3_O)        0.124     7.768 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.716     8.484    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X5Y50          LUT2 (Prop_lut2_I0_O)        0.150     8.634 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=9, routed)           0.487     9.121    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X4Y54          LUT6 (Prop_lut6_I3_O)        0.326     9.447 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5/O
                         net (fo=1, routed)           0.670    10.117    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5_n_0
    SLICE_X4Y54          LUT6 (Prop_lut6_I4_O)        0.124    10.241 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1/O
                         net (fo=12, routed)          0.356    10.597    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_0
    SLICE_X2Y53          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.541    22.733    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X2Y53          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[1]/C
                         clock pessimism              0.116    22.849    
                         clock uncertainty           -0.302    22.547    
    SLICE_X2Y53          FDRE (Setup_fdre_C_CE)      -0.205    22.342    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         22.342    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                 11.745    

Slack (MET) :             11.745ns  (required time - arrival time)
  Source:                 atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.524ns  (logic 2.543ns (33.798%)  route 4.981ns (66.202%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.765     3.073    atelier4_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[24])
                                                      1.447     4.520 r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[24]
                         net (fo=1, routed)           1.008     5.528    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[39]
    SLICE_X1Y48          LUT6 (Prop_lut6_I2_O)        0.124     5.652 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[73]_INST_0_i_4/O
                         net (fo=6, routed)           0.580     6.232    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[25]
    SLICE_X5Y49          LUT3 (Prop_lut3_I2_O)        0.124     6.356 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[73]_INST_0_i_3/O
                         net (fo=3, routed)           0.648     7.003    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall_n_68
    SLICE_X5Y50          LUT6 (Prop_lut6_I2_O)        0.124     7.127 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_awvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.517     7.644    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X4Y50          LUT6 (Prop_lut6_I3_O)        0.124     7.768 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.716     8.484    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X5Y50          LUT2 (Prop_lut2_I0_O)        0.150     8.634 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=9, routed)           0.487     9.121    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X4Y54          LUT6 (Prop_lut6_I3_O)        0.326     9.447 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5/O
                         net (fo=1, routed)           0.670    10.117    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5_n_0
    SLICE_X4Y54          LUT6 (Prop_lut6_I4_O)        0.124    10.241 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1/O
                         net (fo=12, routed)          0.356    10.597    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_0
    SLICE_X2Y53          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.541    22.733    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X2Y53          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[2]/C
                         clock pessimism              0.116    22.849    
                         clock uncertainty           -0.302    22.547    
    SLICE_X2Y53          FDRE (Setup_fdre_C_CE)      -0.205    22.342    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         22.342    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                 11.745    

Slack (MET) :             11.745ns  (required time - arrival time)
  Source:                 atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.524ns  (logic 2.543ns (33.798%)  route 4.981ns (66.202%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.765     3.073    atelier4_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[24])
                                                      1.447     4.520 r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[24]
                         net (fo=1, routed)           1.008     5.528    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[39]
    SLICE_X1Y48          LUT6 (Prop_lut6_I2_O)        0.124     5.652 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[73]_INST_0_i_4/O
                         net (fo=6, routed)           0.580     6.232    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[25]
    SLICE_X5Y49          LUT3 (Prop_lut3_I2_O)        0.124     6.356 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[73]_INST_0_i_3/O
                         net (fo=3, routed)           0.648     7.003    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall_n_68
    SLICE_X5Y50          LUT6 (Prop_lut6_I2_O)        0.124     7.127 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_awvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.517     7.644    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X4Y50          LUT6 (Prop_lut6_I3_O)        0.124     7.768 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.716     8.484    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X5Y50          LUT2 (Prop_lut2_I0_O)        0.150     8.634 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=9, routed)           0.487     9.121    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X4Y54          LUT6 (Prop_lut6_I3_O)        0.326     9.447 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5/O
                         net (fo=1, routed)           0.670    10.117    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5_n_0
    SLICE_X4Y54          LUT6 (Prop_lut6_I4_O)        0.124    10.241 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1/O
                         net (fo=12, routed)          0.356    10.597    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_0
    SLICE_X2Y53          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.541    22.733    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X2Y53          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[3]/C
                         clock pessimism              0.116    22.849    
                         clock uncertainty           -0.302    22.547    
    SLICE_X2Y53          FDRE (Setup_fdre_C_CE)      -0.205    22.342    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         22.342    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                 11.745    

Slack (MET) :             11.754ns  (required time - arrival time)
  Source:                 atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.515ns  (logic 2.543ns (33.839%)  route 4.972ns (66.161%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.765     3.073    atelier4_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[24])
                                                      1.447     4.520 r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[24]
                         net (fo=1, routed)           1.008     5.528    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[39]
    SLICE_X1Y48          LUT6 (Prop_lut6_I2_O)        0.124     5.652 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[73]_INST_0_i_4/O
                         net (fo=6, routed)           0.580     6.232    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[25]
    SLICE_X5Y49          LUT3 (Prop_lut3_I2_O)        0.124     6.356 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[73]_INST_0_i_3/O
                         net (fo=3, routed)           0.648     7.003    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall_n_68
    SLICE_X5Y50          LUT6 (Prop_lut6_I2_O)        0.124     7.127 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_awvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.517     7.644    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X4Y50          LUT6 (Prop_lut6_I3_O)        0.124     7.768 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.716     8.484    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X5Y50          LUT2 (Prop_lut2_I0_O)        0.150     8.634 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=9, routed)           0.487     9.121    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X4Y54          LUT6 (Prop_lut6_I3_O)        0.326     9.447 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5/O
                         net (fo=1, routed)           0.670    10.117    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5_n_0
    SLICE_X4Y54          LUT6 (Prop_lut6_I4_O)        0.124    10.241 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1/O
                         net (fo=12, routed)          0.347    10.588    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_0
    SLICE_X2Y54          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.541    22.733    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X2Y54          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[4]/C
                         clock pessimism              0.116    22.849    
                         clock uncertainty           -0.302    22.547    
    SLICE_X2Y54          FDRE (Setup_fdre_C_CE)      -0.205    22.342    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         22.342    
                         arrival time                         -10.588    
  -------------------------------------------------------------------
                         slack                                 11.754    

Slack (MET) :             11.754ns  (required time - arrival time)
  Source:                 atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.515ns  (logic 2.543ns (33.839%)  route 4.972ns (66.161%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.765     3.073    atelier4_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[24])
                                                      1.447     4.520 r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[24]
                         net (fo=1, routed)           1.008     5.528    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[39]
    SLICE_X1Y48          LUT6 (Prop_lut6_I2_O)        0.124     5.652 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[73]_INST_0_i_4/O
                         net (fo=6, routed)           0.580     6.232    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[25]
    SLICE_X5Y49          LUT3 (Prop_lut3_I2_O)        0.124     6.356 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[73]_INST_0_i_3/O
                         net (fo=3, routed)           0.648     7.003    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall_n_68
    SLICE_X5Y50          LUT6 (Prop_lut6_I2_O)        0.124     7.127 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_awvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.517     7.644    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X4Y50          LUT6 (Prop_lut6_I3_O)        0.124     7.768 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.716     8.484    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X5Y50          LUT2 (Prop_lut2_I0_O)        0.150     8.634 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=9, routed)           0.487     9.121    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X4Y54          LUT6 (Prop_lut6_I3_O)        0.326     9.447 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5/O
                         net (fo=1, routed)           0.670    10.117    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5_n_0
    SLICE_X4Y54          LUT6 (Prop_lut6_I4_O)        0.124    10.241 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1/O
                         net (fo=12, routed)          0.347    10.588    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_0
    SLICE_X2Y54          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.541    22.733    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X2Y54          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[5]/C
                         clock pessimism              0.116    22.849    
                         clock uncertainty           -0.302    22.547    
    SLICE_X2Y54          FDRE (Setup_fdre_C_CE)      -0.205    22.342    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         22.342    
                         arrival time                         -10.588    
  -------------------------------------------------------------------
                         slack                                 11.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.466%)  route 0.246ns (63.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.562     0.903    atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/m_sc_aclk
    SLICE_X17Y8          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y8          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[5]/Q
                         net (fo=4, routed)           0.246     1.289    atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_in_bin[5]
    SLICE_X23Y9          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.827     1.197    atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X23Y9          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X23Y9          FDRE (Hold_fdre_C_D)         0.075     1.238    atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.642%)  route 0.255ns (64.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.566     0.907    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X7Y46          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[12]/Q
                         net (fo=1, routed)           0.255     1.302    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_in[115]
    SLICE_X7Y52          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.834     1.204    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y52          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[115]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X7Y52          FDRE (Hold_fdre_C_D)         0.066     1.241    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[115]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.733%)  route 0.243ns (63.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.566     0.907    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X7Y44          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[10]/Q
                         net (fo=1, routed)           0.243     1.290    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_in[33]
    SLICE_X9Y50          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.834     1.204    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X9Y50          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.047     1.222    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.540%)  route 0.183ns (56.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.564     0.905    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X17Y2          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y2          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=119, routed)         0.183     1.228    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/ADDRD3
    SLICE_X16Y2          RAMD32                                       r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.832     1.202    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/WCLK
    SLICE_X16Y2          RAMD32                                       r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X16Y2          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.158    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.540%)  route 0.183ns (56.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.564     0.905    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X17Y2          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y2          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=119, routed)         0.183     1.228    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/ADDRD3
    SLICE_X16Y2          RAMD32                                       r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.832     1.202    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/WCLK
    SLICE_X16Y2          RAMD32                                       r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA_D1/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X16Y2          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.158    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.540%)  route 0.183ns (56.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.564     0.905    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X17Y2          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y2          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=119, routed)         0.183     1.228    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/ADDRD3
    SLICE_X16Y2          RAMD32                                       r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.832     1.202    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/WCLK
    SLICE_X16Y2          RAMD32                                       r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMB/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X16Y2          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.158    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMB
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.540%)  route 0.183ns (56.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.564     0.905    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X17Y2          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y2          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=119, routed)         0.183     1.228    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/ADDRD3
    SLICE_X16Y2          RAMD32                                       r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.832     1.202    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/WCLK
    SLICE_X16Y2          RAMD32                                       r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMB_D1/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X16Y2          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.158    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.540%)  route 0.183ns (56.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.564     0.905    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X17Y2          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y2          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=119, routed)         0.183     1.228    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/ADDRD3
    SLICE_X16Y2          RAMD32                                       r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.832     1.202    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/WCLK
    SLICE_X16Y2          RAMD32                                       r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMC/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X16Y2          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.158    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMC
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.540%)  route 0.183ns (56.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.564     0.905    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X17Y2          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y2          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=119, routed)         0.183     1.228    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/ADDRD3
    SLICE_X16Y2          RAMD32                                       r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.832     1.202    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/WCLK
    SLICE_X16Y2          RAMD32                                       r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMC_D1/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X16Y2          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.158    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.540%)  route 0.183ns (56.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.564     0.905    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X17Y2          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y2          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=119, routed)         0.183     1.228    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/ADDRD3
    SLICE_X16Y2          RAMS32                                       r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.832     1.202    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/WCLK
    SLICE_X16Y2          RAMS32                                       r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMD/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X16Y2          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.158    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMD
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X2Y69    atelier4_i/smartconnect_0/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X7Y68    atelier4_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X7Y68    atelier4_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X7Y68    atelier4_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X7Y68    atelier4_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X7Y68    atelier4_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X3Y68    atelier4_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X3Y69    atelier4_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/Core_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X2Y70    atelier4_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X6Y40    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X6Y40    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X6Y40    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X6Y40    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X6Y40    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X6Y40    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X6Y40    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X6Y40    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X4Y38    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X4Y38    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X20Y3    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X20Y3    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X20Y3    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X20Y3    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X20Y3    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X20Y3    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X20Y3    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X20Y3    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X16Y4    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X16Y4    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_atelier4_clk_wiz_0_0
  To Clock:  clk_out1_atelier4_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.734ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ap_CS_fsm_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.404ns  (logic 0.671ns (7.984%)  route 7.733ns (92.016%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 12.128 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.640    -0.718    atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y75         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y75         FDRE (Prop_fdre_C_Q)         0.518    -0.200 f  atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=127, routed)         3.013     2.813    atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X38Y76         LUT1 (Prop_lut1_I0_O)        0.153     2.966 r  atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/B_V_data_1_state[1]_i_1__4/O
                         net (fo=249, routed)         4.720     7.686    atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/SS[0]
    SLICE_X6Y91          FDRE                                         r  atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ap_CS_fsm_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.492    12.128    atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ap_clk
    SLICE_X6Y91          FDRE                                         r  atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ap_CS_fsm_reg[4]/C
                         clock pessimism              0.588    12.716    
                         clock uncertainty           -0.128    12.588    
    SLICE_X6Y91          FDRE (Setup_fdre_C_R)       -0.731    11.857    atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ap_CS_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         11.857    
                         arrival time                          -7.686    
  -------------------------------------------------------------------
                         slack                                  4.171    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ap_CS_fsm_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.404ns  (logic 0.671ns (7.984%)  route 7.733ns (92.016%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 12.128 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.640    -0.718    atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y75         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y75         FDRE (Prop_fdre_C_Q)         0.518    -0.200 f  atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=127, routed)         3.013     2.813    atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X38Y76         LUT1 (Prop_lut1_I0_O)        0.153     2.966 r  atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/B_V_data_1_state[1]_i_1__4/O
                         net (fo=249, routed)         4.720     7.686    atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/SS[0]
    SLICE_X6Y91          FDRE                                         r  atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ap_CS_fsm_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.492    12.128    atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ap_clk
    SLICE_X6Y91          FDRE                                         r  atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ap_CS_fsm_reg[5]/C
                         clock pessimism              0.588    12.716    
                         clock uncertainty           -0.128    12.588    
    SLICE_X6Y91          FDRE (Setup_fdre_C_R)       -0.731    11.857    atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ap_CS_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         11.857    
                         arrival time                          -7.686    
  -------------------------------------------------------------------
                         slack                                  4.171    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_auto_restart_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.205ns  (logic 0.671ns (8.178%)  route 7.534ns (91.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 12.122 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.640    -0.718    atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y75         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y75         FDRE (Prop_fdre_C_Q)         0.518    -0.200 f  atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=127, routed)         3.013     2.813    atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X38Y76         LUT1 (Prop_lut1_I0_O)        0.153     2.966 r  atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/B_V_data_1_state[1]_i_1__4/O
                         net (fo=249, routed)         4.520     7.486    atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]
    SLICE_X12Y82         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_auto_restart_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.486    12.122    atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/ap_clk
    SLICE_X12Y82         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_auto_restart_reg/C
                         clock pessimism              0.588    12.710    
                         clock uncertainty           -0.128    12.582    
    SLICE_X12Y82         FDRE (Setup_fdre_C_R)       -0.731    11.851    atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_auto_restart_reg
  -------------------------------------------------------------------
                         required time                         11.851    
                         arrival time                          -7.486    
  -------------------------------------------------------------------
                         slack                                  4.365    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_ier_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.205ns  (logic 0.671ns (8.178%)  route 7.534ns (91.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 12.122 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.640    -0.718    atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y75         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y75         FDRE (Prop_fdre_C_Q)         0.518    -0.200 f  atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=127, routed)         3.013     2.813    atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X38Y76         LUT1 (Prop_lut1_I0_O)        0.153     2.966 r  atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/B_V_data_1_state[1]_i_1__4/O
                         net (fo=249, routed)         4.520     7.486    atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]
    SLICE_X12Y82         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_ier_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.486    12.122    atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/ap_clk
    SLICE_X12Y82         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_ier_reg[0]/C
                         clock pessimism              0.588    12.710    
                         clock uncertainty           -0.128    12.582    
    SLICE_X12Y82         FDRE (Setup_fdre_C_R)       -0.731    11.851    atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_ier_reg[0]
  -------------------------------------------------------------------
                         required time                         11.851    
                         arrival time                          -7.486    
  -------------------------------------------------------------------
                         slack                                  4.365    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_ier_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.205ns  (logic 0.671ns (8.178%)  route 7.534ns (91.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 12.122 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.640    -0.718    atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y75         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y75         FDRE (Prop_fdre_C_Q)         0.518    -0.200 f  atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=127, routed)         3.013     2.813    atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X38Y76         LUT1 (Prop_lut1_I0_O)        0.153     2.966 r  atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/B_V_data_1_state[1]_i_1__4/O
                         net (fo=249, routed)         4.520     7.486    atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]
    SLICE_X12Y82         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_ier_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.486    12.122    atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/ap_clk
    SLICE_X12Y82         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_ier_reg[1]/C
                         clock pessimism              0.588    12.710    
                         clock uncertainty           -0.128    12.582    
    SLICE_X12Y82         FDRE (Setup_fdre_C_R)       -0.731    11.851    atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_ier_reg[1]
  -------------------------------------------------------------------
                         required time                         11.851    
                         arrival time                          -7.486    
  -------------------------------------------------------------------
                         slack                                  4.365    

Slack (MET) :             4.432ns  (required time - arrival time)
  Source:                 atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 0.671ns (8.144%)  route 7.568ns (91.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 12.129 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.640    -0.718    atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y75         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y75         FDRE (Prop_fdre_C_Q)         0.518    -0.200 f  atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=127, routed)         3.013     2.813    atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X38Y76         LUT1 (Prop_lut1_I0_O)        0.153     2.966 r  atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/B_V_data_1_state[1]_i_1__4/O
                         net (fo=249, routed)         4.555     7.521    atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/SS[0]
    SLICE_X9Y91          FDSE                                         r  atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.493    12.129    atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ap_clk
    SLICE_X9Y91          FDSE                                         r  atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ap_CS_fsm_reg[0]/C
                         clock pessimism              0.588    12.717    
                         clock uncertainty           -0.128    12.589    
    SLICE_X9Y91          FDSE (Setup_fdse_C_S)       -0.636    11.953    atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         11.953    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  4.432    

Slack (MET) :             4.432ns  (required time - arrival time)
  Source:                 atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ap_CS_fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 0.671ns (8.144%)  route 7.568ns (91.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 12.129 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.640    -0.718    atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y75         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y75         FDRE (Prop_fdre_C_Q)         0.518    -0.200 f  atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=127, routed)         3.013     2.813    atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X38Y76         LUT1 (Prop_lut1_I0_O)        0.153     2.966 r  atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/B_V_data_1_state[1]_i_1__4/O
                         net (fo=249, routed)         4.555     7.521    atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/SS[0]
    SLICE_X9Y91          FDRE                                         r  atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ap_CS_fsm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.493    12.129    atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ap_clk
    SLICE_X9Y91          FDRE                                         r  atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ap_CS_fsm_reg[1]/C
                         clock pessimism              0.588    12.717    
                         clock uncertainty           -0.128    12.589    
    SLICE_X9Y91          FDRE (Setup_fdre_C_R)       -0.636    11.953    atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         11.953    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  4.432    

Slack (MET) :             4.432ns  (required time - arrival time)
  Source:                 atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ap_CS_fsm_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 0.671ns (8.144%)  route 7.568ns (91.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 12.129 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.640    -0.718    atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y75         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y75         FDRE (Prop_fdre_C_Q)         0.518    -0.200 f  atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=127, routed)         3.013     2.813    atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X38Y76         LUT1 (Prop_lut1_I0_O)        0.153     2.966 r  atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/B_V_data_1_state[1]_i_1__4/O
                         net (fo=249, routed)         4.555     7.521    atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/SS[0]
    SLICE_X9Y91          FDRE                                         r  atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ap_CS_fsm_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.493    12.129    atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ap_clk
    SLICE_X9Y91          FDRE                                         r  atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ap_CS_fsm_reg[2]/C
                         clock pessimism              0.588    12.717    
                         clock uncertainty           -0.128    12.589    
    SLICE_X9Y91          FDRE (Setup_fdre_C_R)       -0.636    11.953    atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         11.953    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  4.432    

Slack (MET) :             4.432ns  (required time - arrival time)
  Source:                 atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ap_CS_fsm_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 0.671ns (8.144%)  route 7.568ns (91.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 12.129 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.640    -0.718    atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y75         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y75         FDRE (Prop_fdre_C_Q)         0.518    -0.200 f  atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=127, routed)         3.013     2.813    atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X38Y76         LUT1 (Prop_lut1_I0_O)        0.153     2.966 r  atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/B_V_data_1_state[1]_i_1__4/O
                         net (fo=249, routed)         4.555     7.521    atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/SS[0]
    SLICE_X9Y91          FDRE                                         r  atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ap_CS_fsm_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.493    12.129    atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ap_clk
    SLICE_X9Y91          FDRE                                         r  atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ap_CS_fsm_reg[3]/C
                         clock pessimism              0.588    12.717    
                         clock uncertainty           -0.128    12.589    
    SLICE_X9Y91          FDRE (Setup_fdre_C_R)       -0.636    11.953    atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ap_CS_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         11.953    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  4.432    

Slack (MET) :             4.432ns  (required time - arrival time)
  Source:                 atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ap_enable_reg_pp0_iter1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 0.671ns (8.144%)  route 7.568ns (91.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 12.129 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.640    -0.718    atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y75         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y75         FDRE (Prop_fdre_C_Q)         0.518    -0.200 f  atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=127, routed)         3.013     2.813    atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X38Y76         LUT1 (Prop_lut1_I0_O)        0.153     2.966 r  atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/B_V_data_1_state[1]_i_1__4/O
                         net (fo=249, routed)         4.555     7.521    atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/SS[0]
    SLICE_X9Y91          FDRE                                         r  atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ap_enable_reg_pp0_iter1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.493    12.129    atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ap_clk
    SLICE_X9Y91          FDRE                                         r  atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ap_enable_reg_pp0_iter1_reg/C
                         clock pessimism              0.588    12.717    
                         clock uncertainty           -0.128    12.589    
    SLICE_X9Y91          FDRE (Setup_fdre_C_R)       -0.636    11.953    atelier4_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ap_enable_reg_pp0_iter1_reg
  -------------------------------------------------------------------
                         required time                         11.953    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  4.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.421%)  route 0.217ns (60.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.562    -0.498    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/s_axis_s2mm_aclk
    SLICE_X21Y44         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[11]/Q
                         net (fo=1, routed)           0.217    -0.141    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[95]_0[11]
    SLICE_X22Y42         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.829    -0.734    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/s_axis_s2mm_aclk
    SLICE_X22Y42         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]/C
                         clock pessimism              0.498    -0.236    
    SLICE_X22Y42         FDRE (Hold_fdre_C_D)         0.046    -0.190    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/mpix_y_val_V_0_6_fu_100_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/mpix_y_val_V_0_7_fu_132_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.993%)  route 0.209ns (56.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.555    -0.505    atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/ap_clk
    SLICE_X20Y92         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/mpix_y_val_V_0_6_fu_100_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/mpix_y_val_V_0_6_fu_100_reg[2]/Q
                         net (fo=2, routed)           0.209    -0.133    atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/mpix_y_val_V_0_fu_88[2]
    SLICE_X24Y91         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/mpix_y_val_V_0_7_fu_132_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.824    -0.739    atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/ap_clk
    SLICE_X24Y91         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/mpix_y_val_V_0_7_fu_132_reg[2]/C
                         clock pessimism              0.498    -0.241    
    SLICE_X24Y91         FDRE (Hold_fdre_C_D)         0.059    -0.182    atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/mpix_y_val_V_0_7_fu_132_reg[2]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (45.989%)  route 0.218ns (54.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.563    -0.497    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_aclk
    SLICE_X21Y2          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.sel_rd_reg/Q
                         net (fo=2, routed)           0.218    -0.138    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.sel_rd_reg_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I2_O)        0.045    -0.093 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.093    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[0]_i_1_n_0
    SLICE_X23Y5          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.830    -0.733    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_aclk
    SLICE_X23Y5          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o_reg[0]/C
                         clock pessimism              0.498    -0.235    
    SLICE_X23Y5          FDRE (Hold_fdre_C_D)         0.092    -0.143    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 atelier4_i/pixelDataToVideoStre_0/U0/pixelDataToVideoStream_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/pixelDataToVideoStream_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.246ns (55.188%)  route 0.200ns (44.812%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.563    -0.497    atelier4_i/pixelDataToVideoStre_0/U0/pixelDataToVideoStream_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y50         FDRE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/pixelDataToVideoStream_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.349 r  atelier4_i/pixelDataToVideoStre_0/U0/pixelDataToVideoStream_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q
                         net (fo=2, routed)           0.200    -0.150    atelier4_i/pixelDataToVideoStre_0/U0/pixelDataToVideoStream_v1_0_S00_AXI_inst/slv_reg1[4]
    SLICE_X12Y49         LUT5 (Prop_lut5_I0_O)        0.098    -0.052 r  atelier4_i/pixelDataToVideoStre_0/U0/pixelDataToVideoStream_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.052    atelier4_i/pixelDataToVideoStre_0/U0/pixelDataToVideoStream_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X12Y49         FDRE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/pixelDataToVideoStream_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.837    -0.726    atelier4_i/pixelDataToVideoStre_0/U0/pixelDataToVideoStream_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y49         FDRE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/pixelDataToVideoStream_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.503    -0.223    
    SLICE_X12Y49         FDRE (Hold_fdre_C_D)         0.121    -0.102    atelier4_i/pixelDataToVideoStre_0/U0/pixelDataToVideoStream_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 atelier4_i/v_proc_ss_0/U0/vsc/inst/HwReg_Width_c_U/U_bd_0837_vsc_0_fifo_w11_d2_S_ram/SRL_SIG_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/v_proc_ss_0/U0/vsc/inst/HwReg_Width_c_U/U_bd_0837_vsc_0_fifo_w11_d2_S_ram/SRL_SIG_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.148ns (44.416%)  route 0.185ns (55.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.551    -0.509    atelier4_i/v_proc_ss_0/U0/vsc/inst/HwReg_Width_c_U/U_bd_0837_vsc_0_fifo_w11_d2_S_ram/ap_clk
    SLICE_X20Y66         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/vsc/inst/HwReg_Width_c_U/U_bd_0837_vsc_0_fifo_w11_d2_S_ram/SRL_SIG_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y66         FDRE (Prop_fdre_C_Q)         0.148    -0.361 r  atelier4_i/v_proc_ss_0/U0/vsc/inst/HwReg_Width_c_U/U_bd_0837_vsc_0_fifo_w11_d2_S_ram/SRL_SIG_reg[0][7]/Q
                         net (fo=2, routed)           0.185    -0.176    atelier4_i/v_proc_ss_0/U0/vsc/inst/HwReg_Width_c_U/U_bd_0837_vsc_0_fifo_w11_d2_S_ram/SRL_SIG_reg[0]_0[7]
    SLICE_X23Y65         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/vsc/inst/HwReg_Width_c_U/U_bd_0837_vsc_0_fifo_w11_d2_S_ram/SRL_SIG_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.819    -0.744    atelier4_i/v_proc_ss_0/U0/vsc/inst/HwReg_Width_c_U/U_bd_0837_vsc_0_fifo_w11_d2_S_ram/ap_clk
    SLICE_X23Y65         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/vsc/inst/HwReg_Width_c_U/U_bd_0837_vsc_0_fifo_w11_d2_S_ram/SRL_SIG_reg[1][7]/C
                         clock pessimism              0.498    -0.246    
    SLICE_X23Y65         FDRE (Hold_fdre_C_D)         0.018    -0.228    atelier4_i/v_proc_ss_0/U0/vsc/inst/HwReg_Width_c_U/U_bd_0837_vsc_0_fifo_w11_d2_S_ram/SRL_SIG_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_3_reg_577_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.251ns (59.649%)  route 0.170ns (40.351%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.547    -0.513    atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X21Y79         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_3_reg_577_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_3_reg_577_reg[29]/Q
                         net (fo=2, routed)           0.170    -0.203    atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_3_reg_577[29]
    SLICE_X22Y79         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.093 r  atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.093    atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_fu_1101_p3[29]
    SLICE_X22Y79         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.814    -0.749    atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X22Y79         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[29]/C
                         clock pessimism              0.498    -0.251    
    SLICE_X22Y79         FDRE (Hold_fdre_C_D)         0.105    -0.146    atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[29]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.226ns (55.114%)  route 0.184ns (44.886%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.562    -0.498    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/s_axis_s2mm_aclk
    SLICE_X22Y46         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.370 r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[87]/Q
                         net (fo=1, routed)           0.184    -0.186    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg_n_0_[87]
    SLICE_X21Y46         LUT5 (Prop_lut5_I2_O)        0.098    -0.088 r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[23]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.088    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/p_0_in[23]
    SLICE_X21Y46         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.832    -0.731    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/s_axis_s2mm_aclk
    SLICE_X21Y46         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[23]/C
                         clock pessimism              0.498    -0.233    
    SLICE_X21Y46         FDRE (Hold_fdre_C_D)         0.091    -0.142    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[23]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_3_reg_577_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.252ns (59.811%)  route 0.169ns (40.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.547    -0.513    atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X21Y79         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_3_reg_577_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_3_reg_577_reg[30]/Q
                         net (fo=2, routed)           0.169    -0.203    atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_3_reg_577[30]
    SLICE_X22Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.092 r  atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.092    atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_fu_1101_p3[30]
    SLICE_X22Y79         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.814    -0.749    atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X22Y79         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[30]/C
                         clock pessimism              0.498    -0.251    
    SLICE_X22Y79         FDRE (Hold_fdre_C_D)         0.105    -0.146    atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[30]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/mpix_cr_val_V_0_1_fu_108_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/mpix_cr_val_V_0_2_fu_112_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.148ns (44.585%)  route 0.184ns (55.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.556    -0.504    atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/ap_clk
    SLICE_X20Y95         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/mpix_cr_val_V_0_1_fu_108_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y95         FDRE (Prop_fdre_C_Q)         0.148    -0.356 r  atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/mpix_cr_val_V_0_1_fu_108_reg[4]/Q
                         net (fo=6, routed)           0.184    -0.172    atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/mpix_cr_val_V_0_fu_96[4]
    SLICE_X22Y96         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/mpix_cr_val_V_0_2_fu_112_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.825    -0.738    atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/ap_clk
    SLICE_X22Y96         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/mpix_cr_val_V_0_2_fu_112_reg[4]/C
                         clock pessimism              0.498    -0.240    
    SLICE_X22Y96         FDRE (Hold_fdre_C_D)         0.013    -0.227    atelier4_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/mpix_cr_val_V_0_2_fu_112_reg[4]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.148ns (40.037%)  route 0.222ns (59.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.560    -0.500    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/m_axi_s2mm_aclk
    SLICE_X24Y39         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.148    -0.352 r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[63]/Q
                         net (fo=1, routed)           0.222    -0.131    atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_input_addr_reg_reg[31]_0[48]
    SLICE_X20Y38         SRL16E                                       r  atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.830    -0.733    atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X20Y38         SRL16E                                       r  atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4/CLK
                         clock pessimism              0.498    -0.235    
    SLICE_X20Y38         SRL16E (Hold_srl16e_CLK_D)
                                                      0.049    -0.186    atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_atelier4_clk_wiz_0_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB18_X2Y24     atelier4_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_0_U/bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB18_X2Y25     atelier4_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_1_U/bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB18_X2Y26     atelier4_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_y_val_V_0_U/bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB36_X1Y12     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_0_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB18_X2Y20     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_0_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB36_X1Y11     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_1_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB18_X2Y21     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_1_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB36_X0Y11     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_2_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB18_X1Y18     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_2_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB36_X2Y2      atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        13.468      39.165     PLLE2_ADV_X0Y0   atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X0Y1  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X0Y0   atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X0Y0   atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X20Y62     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_13_13/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X20Y62     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_14_14/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X20Y62     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_15_15/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X20Y62     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X24Y59     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X24Y59     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X24Y59     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_11_11/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X24Y59     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_12_12/SP/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X0Y0   atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X0Y0   atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X20Y62     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_13_13/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X20Y62     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_14_14/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X20Y62     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_15_15/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X20Y62     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X24Y59     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X24Y59     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X24Y59     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_11_11/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X24Y59     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_12_12/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         13.468      12.219     PLLE2_ADV_X0Y0  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         13.468      12.219     PLLE2_ADV_X0Y0  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        13.468      39.165     PLLE2_ADV_X0Y0  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       13.468      146.532    PLLE2_ADV_X0Y0  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         13.468      11.313     BUFGCTRL_X0Y1   atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y74    atelier4_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y73    atelier4_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y92    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y91    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y98    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y97    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y96    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y95    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         13.468      12.219     PLLE2_ADV_X0Y0  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       13.468      146.532    PLLE2_ADV_X0Y0  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.694       0.538      BUFGCTRL_X0Y2   atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y74    atelier4_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y73    atelier4_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y92    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y91    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y98    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y97    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y96    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y95    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.694       1.445      PLLE2_ADV_X0Y0  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.694       157.306    PLLE2_ADV_X0Y0  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_atelier4_clk_wiz_0_0
  To Clock:  clkfbout_atelier4_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_atelier4_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   atelier4_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_atelier4_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.099ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.099ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.102ns  (logic 0.478ns (43.357%)  route 0.624ns (56.643%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39                                       0.000     0.000 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.624     1.102    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X3Y39          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X3Y39          FDRE (Setup_fdre_C_D)       -0.267    13.201    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         13.201    
                         arrival time                          -1.102    
  -------------------------------------------------------------------
                         slack                                 12.099    

Slack (MET) :             12.136ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.057ns  (logic 0.419ns (39.634%)  route 0.638ns (60.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3                                       0.000     0.000 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.638     1.057    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X15Y2          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X15Y2          FDRE (Setup_fdre_C_D)       -0.275    13.193    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.193    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                 12.136    

Slack (MET) :             12.142ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.059ns  (logic 0.478ns (45.144%)  route 0.581ns (54.856%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39                                       0.000     0.000 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.581     1.059    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X3Y40          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X3Y40          FDRE (Setup_fdre_C_D)       -0.267    13.201    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.201    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                 12.142    

Slack (MET) :             12.173ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.017ns  (logic 0.419ns (41.182%)  route 0.598ns (58.818%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y3                                       0.000     0.000 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
    SLICE_X21Y3          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.598     1.017    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X18Y3          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X18Y3          FDRE (Setup_fdre_C_D)       -0.278    13.190    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         13.190    
                         arrival time                          -1.017    
  -------------------------------------------------------------------
                         slack                                 12.173    

Slack (MET) :             12.181ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.068ns  (logic 0.478ns (44.771%)  route 0.590ns (55.229%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41                                       0.000     0.000 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X6Y41          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.590     1.068    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X6Y42          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X6Y42          FDRE (Setup_fdre_C_D)       -0.219    13.249    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.249    
                         arrival time                          -1.068    
  -------------------------------------------------------------------
                         slack                                 12.181    

Slack (MET) :             12.192ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.009ns  (logic 0.419ns (41.524%)  route 0.590ns (58.476%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10                                      0.000     0.000 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.590     1.009    atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X22Y8          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X22Y8          FDRE (Setup_fdre_C_D)       -0.267    13.201    atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         13.201    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                 12.192    

Slack (MET) :             12.203ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.043ns  (logic 0.419ns (40.164%)  route 0.624ns (59.836%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20                                      0.000     0.000 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.624     1.043    atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X10Y20         FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X10Y20         FDRE (Setup_fdre_C_D)       -0.222    13.246    atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         13.246    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                 12.203    

Slack (MET) :             12.203ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        0.997ns  (logic 0.419ns (42.034%)  route 0.578ns (57.966%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y12                                      0.000     0.000 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X18Y12         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.578     0.997    atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X19Y12         FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X19Y12         FDRE (Setup_fdre_C_D)       -0.268    13.200    atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.200    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                 12.203    

Slack (MET) :             12.209ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.044ns  (logic 0.419ns (40.140%)  route 0.625ns (59.860%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20                                      0.000     0.000 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.625     1.044    atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X10Y20         FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X10Y20         FDRE (Setup_fdre_C_D)       -0.215    13.253    atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.253    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                 12.209    

Slack (MET) :             12.221ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        0.981ns  (logic 0.419ns (42.698%)  route 0.562ns (57.302%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3                                       0.000     0.000 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.562     0.981    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X15Y2          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X15Y2          FDRE (Setup_fdre_C_D)       -0.266    13.202    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         13.202    
                         arrival time                          -0.981    
  -------------------------------------------------------------------
                         slack                                 12.221    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_atelier4_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.836ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.836ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[148]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[148]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.523ns  (logic 0.518ns (34.009%)  route 1.005ns (65.991%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52                                       0.000     0.000 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[148]/C
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[148]/Q
                         net (fo=1, routed)           1.005     1.523    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[148]
    SLICE_X9Y57          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[148]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X9Y57          FDRE (Setup_fdre_C_D)       -0.109    13.359    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[148]
  -------------------------------------------------------------------
                         required time                         13.359    
                         arrival time                          -1.523    
  -------------------------------------------------------------------
                         slack                                 11.836    

Slack (MET) :             11.845ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.514ns  (logic 0.456ns (30.114%)  route 1.058ns (69.886%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54                                       0.000     0.000 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[109]/C
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[109]/Q
                         net (fo=1, routed)           1.058     1.514    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[109]
    SLICE_X9Y56          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X9Y56          FDRE (Setup_fdre_C_D)       -0.109    13.359    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[109]
  -------------------------------------------------------------------
                         required time                         13.359    
                         arrival time                          -1.514    
  -------------------------------------------------------------------
                         slack                                 11.845    

Slack (MET) :             11.853ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.510ns  (logic 0.456ns (30.194%)  route 1.054ns (69.806%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54                                       0.000     0.000 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[108]/C
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[108]/Q
                         net (fo=1, routed)           1.054     1.510    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[108]
    SLICE_X9Y56          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X9Y56          FDRE (Setup_fdre_C_D)       -0.105    13.363    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[108]
  -------------------------------------------------------------------
                         required time                         13.363    
                         arrival time                          -1.510    
  -------------------------------------------------------------------
                         slack                                 11.853    

Slack (MET) :             11.900ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.365ns  (logic 0.419ns (30.686%)  route 0.946ns (69.314%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57                                       0.000     0.000 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[114]/C
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[114]/Q
                         net (fo=1, routed)           0.946     1.365    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[114]
    SLICE_X6Y64          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X6Y64          FDRE (Setup_fdre_C_D)       -0.203    13.265    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[114]
  -------------------------------------------------------------------
                         required time                         13.265    
                         arrival time                          -1.365    
  -------------------------------------------------------------------
                         slack                                 11.900    

Slack (MET) :             11.926ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.437ns  (logic 0.456ns (31.738%)  route 0.981ns (68.262%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52                                       0.000     0.000 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[115]/C
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[115]/Q
                         net (fo=1, routed)           0.981     1.437    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[115]
    SLICE_X9Y57          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X9Y57          FDRE (Setup_fdre_C_D)       -0.105    13.363    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[115]
  -------------------------------------------------------------------
                         required time                         13.363    
                         arrival time                          -1.437    
  -------------------------------------------------------------------
                         slack                                 11.926    

Slack (MET) :             12.017ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.348ns  (logic 0.456ns (33.822%)  route 0.892ns (66.178%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54                                       0.000     0.000 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[105]/C
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[105]/Q
                         net (fo=1, routed)           0.892     1.348    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[105]
    SLICE_X9Y56          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X9Y56          FDRE (Setup_fdre_C_D)       -0.103    13.365    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[105]
  -------------------------------------------------------------------
                         required time                         13.365    
                         arrival time                          -1.348    
  -------------------------------------------------------------------
                         slack                                 12.017    

Slack (MET) :             12.035ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.230ns  (logic 0.419ns (34.067%)  route 0.811ns (65.933%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48                                       0.000     0.000 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[110]/C
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[110]/Q
                         net (fo=1, routed)           0.811     1.230    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[110]
    SLICE_X8Y48          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X8Y48          FDRE (Setup_fdre_C_D)       -0.203    13.265    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[110]
  -------------------------------------------------------------------
                         required time                         13.265    
                         arrival time                          -1.230    
  -------------------------------------------------------------------
                         slack                                 12.035    

Slack (MET) :             12.064ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[151]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[151]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.346ns  (logic 0.456ns (33.888%)  route 0.890ns (66.112%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55                                       0.000     0.000 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[151]/C
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[151]/Q
                         net (fo=1, routed)           0.890     1.346    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[151]
    SLICE_X7Y58          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[151]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X7Y58          FDRE (Setup_fdre_C_D)       -0.058    13.410    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[151]
  -------------------------------------------------------------------
                         required time                         13.410    
                         arrival time                          -1.346    
  -------------------------------------------------------------------
                         slack                                 12.064    

Slack (MET) :             12.068ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.372ns  (logic 0.518ns (37.751%)  route 0.854ns (62.249%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61                                       0.000     0.000 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[113]/C
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[113]/Q
                         net (fo=1, routed)           0.854     1.372    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[113]
    SLICE_X6Y64          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X6Y64          FDRE (Setup_fdre_C_D)       -0.028    13.440    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[113]
  -------------------------------------------------------------------
                         required time                         13.440    
                         arrival time                          -1.372    
  -------------------------------------------------------------------
                         slack                                 12.068    

Slack (MET) :             12.076ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.291ns  (logic 0.456ns (35.315%)  route 0.835ns (64.685%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54                                       0.000     0.000 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[110]/C
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[110]/Q
                         net (fo=1, routed)           0.835     1.291    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[110]
    SLICE_X9Y56          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X9Y56          FDRE (Setup_fdre_C_D)       -0.101    13.367    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[110]
  -------------------------------------------------------------------
                         required time                         13.367    
                         arrival time                          -1.291    
  -------------------------------------------------------------------
                         slack                                 12.076    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_atelier4_clk_wiz_0_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        7.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.468ns  (required time - arrival time)
  Source:                 atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.125ns  (logic 0.456ns (5.613%)  route 7.669ns (94.387%))
  Logic Levels:           0  
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 15.461 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.739    -0.619    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y92         FDRE                                         r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.163 r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           7.669     7.505    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X0Y92         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.512    12.149    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544    15.461    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473    15.934    
                         clock uncertainty           -0.336    15.598    
    OLOGIC_X0Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625    14.973    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                          -7.505    
  -------------------------------------------------------------------
                         slack                                  7.468    

Slack (MET) :             7.772ns  (required time - arrival time)
  Source:                 atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.440ns  (logic 0.419ns (5.631%)  route 7.021ns (94.369%))
  Logic Levels:           0  
  Clock Path Skew:        3.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 15.463 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.722    -0.636    atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y73         FDPE                                         r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.021     6.804    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y98         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.512    12.149    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    15.463    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473    15.936    
                         clock uncertainty           -0.336    15.600    
    OLOGIC_X0Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.576    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                  7.772    

Slack (MET) :             7.913ns  (required time - arrival time)
  Source:                 atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.300ns  (logic 0.419ns (5.740%)  route 6.881ns (94.260%))
  Logic Levels:           0  
  Clock Path Skew:        3.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 15.463 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.722    -0.636    atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y73         FDPE                                         r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.881     6.663    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y97         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.512    12.149    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    15.463    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y97         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473    15.936    
                         clock uncertainty           -0.336    15.600    
    OLOGIC_X0Y97         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.576    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -6.663    
  -------------------------------------------------------------------
                         slack                                  7.913    

Slack (MET) :             8.062ns  (required time - arrival time)
  Source:                 atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.149ns  (logic 0.419ns (5.861%)  route 6.730ns (94.139%))
  Logic Levels:           0  
  Clock Path Skew:        3.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 15.462 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.722    -0.636    atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y73         FDPE                                         r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.730     6.513    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y96         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.512    12.149    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.545    15.462    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473    15.935    
                         clock uncertainty           -0.336    15.599    
    OLOGIC_X0Y96         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.575    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                  8.062    

Slack (MET) :             8.213ns  (required time - arrival time)
  Source:                 atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.998ns  (logic 0.419ns (5.987%)  route 6.579ns (94.013%))
  Logic Levels:           0  
  Clock Path Skew:        3.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 15.462 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.722    -0.636    atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y73         FDPE                                         r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.579     6.362    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y95         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.512    12.149    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.545    15.462    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y95         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473    15.935    
                         clock uncertainty           -0.336    15.599    
    OLOGIC_X0Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.575    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -6.362    
  -------------------------------------------------------------------
                         slack                                  8.213    

Slack (MET) :             8.388ns  (required time - arrival time)
  Source:                 atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.810ns  (logic 0.419ns (6.153%)  route 6.391ns (93.847%))
  Logic Levels:           0  
  Clock Path Skew:        3.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 15.449 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.722    -0.636    atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y73         FDPE                                         r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.391     6.174    atelier4_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X0Y74         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.512    12.149    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.532    15.449    atelier4_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X0Y74         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473    15.922    
                         clock uncertainty           -0.336    15.586    
    OLOGIC_X0Y74         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.562    atelier4_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -6.174    
  -------------------------------------------------------------------
                         slack                                  8.388    

Slack (MET) :             8.505ns  (required time - arrival time)
  Source:                 atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.706ns  (logic 0.419ns (6.249%)  route 6.287ns (93.751%))
  Logic Levels:           0  
  Clock Path Skew:        3.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 15.461 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.722    -0.636    atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y73         FDPE                                         r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.287     6.069    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y92         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.512    12.149    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544    15.461    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473    15.934    
                         clock uncertainty           -0.336    15.598    
    OLOGIC_X0Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.574    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -6.069    
  -------------------------------------------------------------------
                         slack                                  8.505    

Slack (MET) :             8.575ns  (required time - arrival time)
  Source:                 atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 0.419ns (6.326%)  route 6.204ns (93.674%))
  Logic Levels:           0  
  Clock Path Skew:        3.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 15.449 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.722    -0.636    atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y73         FDPE                                         r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.204     5.987    atelier4_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X0Y73         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.512    12.149    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.532    15.449    atelier4_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X0Y73         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473    15.922    
                         clock uncertainty           -0.336    15.586    
    OLOGIC_X0Y73         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.562    atelier4_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                  8.575    

Slack (MET) :             8.701ns  (required time - arrival time)
  Source:                 atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 0.419ns (6.437%)  route 6.090ns (93.563%))
  Logic Levels:           0  
  Clock Path Skew:        3.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 15.461 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.722    -0.636    atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y73         FDPE                                         r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.090     5.873    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y91         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.512    12.149    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544    15.461    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y91         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473    15.934    
                         clock uncertainty           -0.336    15.598    
    OLOGIC_X0Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.574    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                  8.701    

Slack (MET) :             9.486ns  (required time - arrival time)
  Source:                 atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.931ns  (logic 0.419ns (7.065%)  route 5.512ns (92.936%))
  Logic Levels:           0  
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 15.461 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.739    -0.619    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y91         FDSE                                         r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDSE (Prop_fdse_C_Q)         0.419    -0.200 r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           5.512     5.312    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X0Y91         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.512    12.149    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544    15.461    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y91         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473    15.934    
                         clock uncertainty           -0.336    15.598    
    OLOGIC_X0Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.800    14.798    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                          -5.312    
  -------------------------------------------------------------------
                         slack                                  9.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.164ns (7.404%)  route 2.051ns (92.596%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.589    -0.471    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y98         FDRE                                         r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.307 r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.051     1.744    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X0Y98         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.819    -0.744    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     0.737    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.240    
                         clock uncertainty            0.336     1.576    
    OLOGIC_X0Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.595    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.141ns (6.299%)  route 2.098ns (93.701%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.587    -0.473    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y91         FDSE                                         r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDSE (Prop_fdse_C_Q)         0.141    -0.332 r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.098     1.765    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X0Y92         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.819    -0.744    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.735    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.238    
                         clock uncertainty            0.336     1.574    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.593    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 0.367ns (8.544%)  route 3.928ns (91.456%))
  Logic Levels:           0  
  Clock Path Skew:        3.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.053ns
    Source Clock Delay      (SCD):    -1.270ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.562    -1.270    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y92         FDSE                                         r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDSE (Prop_fdse_C_Q)         0.367    -0.903 r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           3.928     3.025    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X0Y92         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.705    -0.653    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.565 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.754     1.189    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.290 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.763     3.053    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.473     2.580    
                         clock uncertainty            0.336     2.916    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.063     2.853    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.853    
                         arrival time                           3.025    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.148ns (6.763%)  route 2.040ns (93.237%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.588    -0.472    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y95         FDRE                                         r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.148    -0.324 r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.040     1.716    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X0Y96         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.819    -0.744    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     0.736    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.239    
                         clock uncertainty            0.336     1.575    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.034     1.541    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 0.385ns (9.229%)  route 3.787ns (90.771%))
  Logic Levels:           0  
  Clock Path Skew:        3.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.056ns
    Source Clock Delay      (SCD):    -1.268ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.564    -1.268    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y98         FDRE                                         r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.385    -0.883 r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           3.787     2.904    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X0Y98         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.705    -0.653    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.565 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.754     1.189    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.290 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.766     3.056    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.473     2.583    
                         clock uncertainty            0.336     2.919    
    OLOGIC_X0Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.201     2.718    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           2.904    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.164ns (7.268%)  route 2.092ns (92.732%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.588    -0.472    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y95         FDRE                                         r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.308 r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.092     1.784    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X0Y96         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.819    -0.744    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     0.736    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.239    
                         clock uncertainty            0.336     1.575    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.594    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.164ns (7.259%)  route 2.095ns (92.741%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.587    -0.473    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y91         FDRE                                         r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.309 r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.095     1.786    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X0Y92         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.819    -0.744    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.735    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.238    
                         clock uncertainty            0.336     1.574    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.593    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 0.164ns (7.251%)  route 2.098ns (92.749%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.587    -0.473    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y91         FDSE                                         r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDSE (Prop_fdse_C_Q)         0.164    -0.309 r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.098     1.788    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X0Y92         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.819    -0.744    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.735    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.238    
                         clock uncertainty            0.336     1.574    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     1.593    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.164ns (7.240%)  route 2.101ns (92.760%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.589    -0.471    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y97         FDSE                                         r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDSE (Prop_fdse_C_Q)         0.164    -0.307 r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.101     1.794    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X0Y97         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.819    -0.744    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     0.737    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y97         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.240    
                         clock uncertainty            0.336     1.576    
    OLOGIC_X0Y97         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.595    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.141ns (6.223%)  route 2.125ns (93.777%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.588    -0.472    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X43Y95         FDSE                                         r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDSE (Prop_fdse_C_Q)         0.141    -0.331 r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.125     1.793    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X0Y95         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.819    -0.744    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     0.736    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y95         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.239    
                         clock uncertainty            0.336     1.575    
    OLOGIC_X0Y95         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.594    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.199    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_atelier4_clk_wiz_0_0
  To Clock:  clk_out1_atelier4_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.264ns  (required time - arrival time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 0.642ns (14.416%)  route 3.811ns (85.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 12.131 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.727    -0.631    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y79         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.113 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.606     2.493    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X10Y57         LUT1 (Prop_lut1_I0_O)        0.124     2.617 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          1.205     3.822    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X11Y50         FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.495    12.131    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X11Y50         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[10]/C
                         clock pessimism              0.487    12.618    
                         clock uncertainty           -0.128    12.491    
    SLICE_X11Y50         FDCE (Recov_fdce_C_CLR)     -0.405    12.086    atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[10]
  -------------------------------------------------------------------
                         required time                         12.086    
                         arrival time                          -3.822    
  -------------------------------------------------------------------
                         slack                                  8.264    

Slack (MET) :             8.264ns  (required time - arrival time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 0.642ns (14.416%)  route 3.811ns (85.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 12.131 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.727    -0.631    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y79         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.113 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.606     2.493    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X10Y57         LUT1 (Prop_lut1_I0_O)        0.124     2.617 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          1.205     3.822    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X11Y50         FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.495    12.131    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X11Y50         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[11]/C
                         clock pessimism              0.487    12.618    
                         clock uncertainty           -0.128    12.491    
    SLICE_X11Y50         FDCE (Recov_fdce_C_CLR)     -0.405    12.086    atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[11]
  -------------------------------------------------------------------
                         required time                         12.086    
                         arrival time                          -3.822    
  -------------------------------------------------------------------
                         slack                                  8.264    

Slack (MET) :             8.264ns  (required time - arrival time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 0.642ns (14.416%)  route 3.811ns (85.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 12.131 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.727    -0.631    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y79         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.113 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.606     2.493    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X10Y57         LUT1 (Prop_lut1_I0_O)        0.124     2.617 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          1.205     3.822    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X11Y50         FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.495    12.131    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X11Y50         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[8]/C
                         clock pessimism              0.487    12.618    
                         clock uncertainty           -0.128    12.491    
    SLICE_X11Y50         FDCE (Recov_fdce_C_CLR)     -0.405    12.086    atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.086    
                         arrival time                          -3.822    
  -------------------------------------------------------------------
                         slack                                  8.264    

Slack (MET) :             8.264ns  (required time - arrival time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 0.642ns (14.416%)  route 3.811ns (85.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 12.131 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.727    -0.631    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y79         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.113 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.606     2.493    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X10Y57         LUT1 (Prop_lut1_I0_O)        0.124     2.617 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          1.205     3.822    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X11Y50         FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.495    12.131    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X11Y50         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[9]/C
                         clock pessimism              0.487    12.618    
                         clock uncertainty           -0.128    12.491    
    SLICE_X11Y50         FDCE (Recov_fdce_C_CLR)     -0.405    12.086    atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[9]
  -------------------------------------------------------------------
                         required time                         12.086    
                         arrival time                          -3.822    
  -------------------------------------------------------------------
                         slack                                  8.264    

Slack (MET) :             8.325ns  (required time - arrival time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 0.642ns (14.645%)  route 3.742ns (85.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 12.123 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.727    -0.631    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y79         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.113 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.606     2.493    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X10Y57         LUT1 (Prop_lut1_I0_O)        0.124     2.617 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          1.135     3.753    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X14Y57         FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.487    12.123    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X14Y57         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[10]/C
                         clock pessimism              0.487    12.610    
                         clock uncertainty           -0.128    12.483    
    SLICE_X14Y57         FDCE (Recov_fdce_C_CLR)     -0.405    12.078    atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[10]
  -------------------------------------------------------------------
                         required time                         12.078    
                         arrival time                          -3.753    
  -------------------------------------------------------------------
                         slack                                  8.325    

Slack (MET) :             8.325ns  (required time - arrival time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 0.642ns (14.645%)  route 3.742ns (85.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 12.123 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.727    -0.631    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y79         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.113 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.606     2.493    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X10Y57         LUT1 (Prop_lut1_I0_O)        0.124     2.617 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          1.135     3.753    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X14Y57         FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.487    12.123    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X14Y57         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[11]/C
                         clock pessimism              0.487    12.610    
                         clock uncertainty           -0.128    12.483    
    SLICE_X14Y57         FDCE (Recov_fdce_C_CLR)     -0.405    12.078    atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[11]
  -------------------------------------------------------------------
                         required time                         12.078    
                         arrival time                          -3.753    
  -------------------------------------------------------------------
                         slack                                  8.325    

Slack (MET) :             8.325ns  (required time - arrival time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 0.642ns (14.645%)  route 3.742ns (85.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 12.123 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.727    -0.631    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y79         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.113 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.606     2.493    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X10Y57         LUT1 (Prop_lut1_I0_O)        0.124     2.617 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          1.135     3.753    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X14Y57         FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.487    12.123    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X14Y57         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[4]/C
                         clock pessimism              0.487    12.610    
                         clock uncertainty           -0.128    12.483    
    SLICE_X14Y57         FDCE (Recov_fdce_C_CLR)     -0.405    12.078    atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.078    
                         arrival time                          -3.753    
  -------------------------------------------------------------------
                         slack                                  8.325    

Slack (MET) :             8.325ns  (required time - arrival time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 0.642ns (14.645%)  route 3.742ns (85.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 12.123 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.727    -0.631    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y79         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.113 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.606     2.493    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X10Y57         LUT1 (Prop_lut1_I0_O)        0.124     2.617 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          1.135     3.753    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X14Y57         FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.487    12.123    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X14Y57         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[8]/C
                         clock pessimism              0.487    12.610    
                         clock uncertainty           -0.128    12.483    
    SLICE_X14Y57         FDCE (Recov_fdce_C_CLR)     -0.405    12.078    atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.078    
                         arrival time                          -3.753    
  -------------------------------------------------------------------
                         slack                                  8.325    

Slack (MET) :             8.330ns  (required time - arrival time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 0.642ns (14.660%)  route 3.737ns (85.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 12.123 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.727    -0.631    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y79         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.113 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.606     2.493    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X10Y57         LUT1 (Prop_lut1_I0_O)        0.124     2.617 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          1.131     3.748    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X15Y57         FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.487    12.123    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X15Y57         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[0]/C
                         clock pessimism              0.487    12.610    
                         clock uncertainty           -0.128    12.483    
    SLICE_X15Y57         FDCE (Recov_fdce_C_CLR)     -0.405    12.078    atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.078    
                         arrival time                          -3.748    
  -------------------------------------------------------------------
                         slack                                  8.330    

Slack (MET) :             8.330ns  (required time - arrival time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 0.642ns (14.660%)  route 3.737ns (85.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 12.123 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.727    -0.631    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y79         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.113 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.606     2.493    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X10Y57         LUT1 (Prop_lut1_I0_O)        0.124     2.617 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          1.131     3.748    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X15Y57         FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       1.487    12.123    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X15Y57         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/C
                         clock pessimism              0.487    12.610    
                         clock uncertainty           -0.128    12.483    
    SLICE_X15Y57         FDCE (Recov_fdce_C_CLR)     -0.405    12.078    atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.078    
                         arrival time                          -3.748    
  -------------------------------------------------------------------
                         slack                                  8.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.588    -0.472    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X42Y56         FDPE                                         r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDPE (Prop_fdpe_C_Q)         0.148    -0.324 f  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.142    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y56         FDCE                                         f  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.858    -0.705    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X43Y56         FDCE                                         r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.245    -0.459    
    SLICE_X43Y56         FDCE (Remov_fdce_C_CLR)     -0.145    -0.604    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.588    -0.472    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X42Y56         FDPE                                         r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDPE (Prop_fdpe_C_Q)         0.148    -0.324 f  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.142    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y56         FDCE                                         f  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.858    -0.705    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X43Y56         FDCE                                         r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.245    -0.459    
    SLICE_X43Y56         FDCE (Remov_fdce_C_CLR)     -0.145    -0.604    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.588    -0.472    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X42Y56         FDPE                                         r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDPE (Prop_fdpe_C_Q)         0.148    -0.324 f  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.142    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y56         FDCE                                         f  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.858    -0.705    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X43Y56         FDCE                                         r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.245    -0.459    
    SLICE_X43Y56         FDCE (Remov_fdce_C_CLR)     -0.145    -0.604    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.588    -0.472    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X42Y56         FDPE                                         r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDPE (Prop_fdpe_C_Q)         0.148    -0.324 f  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.142    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y56         FDPE                                         f  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.858    -0.705    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X43Y56         FDPE                                         r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.245    -0.459    
    SLICE_X43Y56         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.607    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             1.410ns  (arrival time - required time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.209ns (13.345%)  route 1.357ns (86.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.579    -0.481    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y79         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.317 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.177     0.860    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X10Y57         LUT1 (Prop_lut1_I0_O)        0.045     0.905 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          0.180     1.085    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X11Y51         FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.832    -0.731    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X11Y51         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[12]/C
                         clock pessimism              0.498    -0.233    
    SLICE_X11Y51         FDCE (Remov_fdce_C_CLR)     -0.092    -0.325    atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.410ns  (arrival time - required time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.209ns (13.345%)  route 1.357ns (86.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.579    -0.481    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y79         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.317 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.177     0.860    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X10Y57         LUT1 (Prop_lut1_I0_O)        0.045     0.905 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          0.180     1.085    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X11Y51         FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.832    -0.731    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X11Y51         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[13]/C
                         clock pessimism              0.498    -0.233    
    SLICE_X11Y51         FDCE (Remov_fdce_C_CLR)     -0.092    -0.325    atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.410ns  (arrival time - required time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.209ns (13.345%)  route 1.357ns (86.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.579    -0.481    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y79         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.317 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.177     0.860    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X10Y57         LUT1 (Prop_lut1_I0_O)        0.045     0.905 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          0.180     1.085    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X11Y51         FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.832    -0.731    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X11Y51         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[14]/C
                         clock pessimism              0.498    -0.233    
    SLICE_X11Y51         FDCE (Remov_fdce_C_CLR)     -0.092    -0.325    atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.410ns  (arrival time - required time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.209ns (13.345%)  route 1.357ns (86.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.579    -0.481    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y79         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.317 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.177     0.860    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X10Y57         LUT1 (Prop_lut1_I0_O)        0.045     0.905 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          0.180     1.085    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X11Y51         FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.832    -0.731    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X11Y51         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[15]/C
                         clock pessimism              0.498    -0.233    
    SLICE_X11Y51         FDCE (Remov_fdce_C_CLR)     -0.092    -0.325    atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.424ns  (arrival time - required time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.209ns (13.032%)  route 1.395ns (86.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.579    -0.481    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y79         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.317 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.177     0.860    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X10Y57         LUT1 (Prop_lut1_I0_O)        0.045     0.905 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          0.217     1.122    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X10Y57         FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.830    -0.733    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X10Y57         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[10]/C
                         clock pessimism              0.498    -0.235    
    SLICE_X10Y57         FDCE (Remov_fdce_C_CLR)     -0.067    -0.302    atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (arrival time - required time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.209ns (13.032%)  route 1.395ns (86.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.579    -0.481    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y79         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.317 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.177     0.860    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X10Y57         LUT1 (Prop_lut1_I0_O)        0.045     0.905 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          0.217     1.122    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X10Y57         FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13618, routed)       0.830    -0.733    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X10Y57         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[11]/C
                         clock pessimism              0.498    -0.235    
    SLICE_X10Y57         FDCE (Remov_fdce_C_CLR)     -0.067    -0.302    atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  1.424    





