#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17c68b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17c6a40 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x17b92d0 .functor NOT 1, L_0x18157a0, C4<0>, C4<0>, C4<0>;
L_0x1815580 .functor XOR 2, L_0x1815420, L_0x18154e0, C4<00>, C4<00>;
L_0x1815690 .functor XOR 2, L_0x1815580, L_0x18155f0, C4<00>, C4<00>;
v0x1810c10_0 .net *"_ivl_10", 1 0, L_0x18155f0;  1 drivers
v0x1810d10_0 .net *"_ivl_12", 1 0, L_0x1815690;  1 drivers
v0x1810df0_0 .net *"_ivl_2", 1 0, L_0x1813f30;  1 drivers
v0x1810eb0_0 .net *"_ivl_4", 1 0, L_0x1815420;  1 drivers
v0x1810f90_0 .net *"_ivl_6", 1 0, L_0x18154e0;  1 drivers
v0x18110c0_0 .net *"_ivl_8", 1 0, L_0x1815580;  1 drivers
v0x18111a0_0 .net "a", 0 0, v0x180daa0_0;  1 drivers
v0x1811240_0 .net "b", 0 0, v0x180db40_0;  1 drivers
v0x18112e0_0 .net "c", 0 0, v0x180dbe0_0;  1 drivers
v0x1811380_0 .var "clk", 0 0;
v0x1811420_0 .net "d", 0 0, v0x180dd20_0;  1 drivers
v0x18114c0_0 .net "out_pos_dut", 0 0, L_0x1815180;  1 drivers
v0x1811560_0 .net "out_pos_ref", 0 0, L_0x1812a90;  1 drivers
v0x1811600_0 .net "out_sop_dut", 0 0, L_0x18140e0;  1 drivers
v0x18116a0_0 .net "out_sop_ref", 0 0, L_0x17e8250;  1 drivers
v0x1811740_0 .var/2u "stats1", 223 0;
v0x18117e0_0 .var/2u "strobe", 0 0;
v0x1811880_0 .net "tb_match", 0 0, L_0x18157a0;  1 drivers
v0x1811950_0 .net "tb_mismatch", 0 0, L_0x17b92d0;  1 drivers
v0x18119f0_0 .net "wavedrom_enable", 0 0, v0x180dff0_0;  1 drivers
v0x1811ac0_0 .net "wavedrom_title", 511 0, v0x180e090_0;  1 drivers
L_0x1813f30 .concat [ 1 1 0 0], L_0x1812a90, L_0x17e8250;
L_0x1815420 .concat [ 1 1 0 0], L_0x1812a90, L_0x17e8250;
L_0x18154e0 .concat [ 1 1 0 0], L_0x1815180, L_0x18140e0;
L_0x18155f0 .concat [ 1 1 0 0], L_0x1812a90, L_0x17e8250;
L_0x18157a0 .cmp/eeq 2, L_0x1813f30, L_0x1815690;
S_0x17c6bd0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x17c6a40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17b96b0 .functor AND 1, v0x180dbe0_0, v0x180dd20_0, C4<1>, C4<1>;
L_0x17b9a90 .functor NOT 1, v0x180daa0_0, C4<0>, C4<0>, C4<0>;
L_0x17b9e70 .functor NOT 1, v0x180db40_0, C4<0>, C4<0>, C4<0>;
L_0x17ba0f0 .functor AND 1, L_0x17b9a90, L_0x17b9e70, C4<1>, C4<1>;
L_0x17d1440 .functor AND 1, L_0x17ba0f0, v0x180dbe0_0, C4<1>, C4<1>;
L_0x17e8250 .functor OR 1, L_0x17b96b0, L_0x17d1440, C4<0>, C4<0>;
L_0x1811f10 .functor NOT 1, v0x180db40_0, C4<0>, C4<0>, C4<0>;
L_0x1811f80 .functor OR 1, L_0x1811f10, v0x180dd20_0, C4<0>, C4<0>;
L_0x1812090 .functor AND 1, v0x180dbe0_0, L_0x1811f80, C4<1>, C4<1>;
L_0x1812150 .functor NOT 1, v0x180daa0_0, C4<0>, C4<0>, C4<0>;
L_0x1812220 .functor OR 1, L_0x1812150, v0x180db40_0, C4<0>, C4<0>;
L_0x1812290 .functor AND 1, L_0x1812090, L_0x1812220, C4<1>, C4<1>;
L_0x1812410 .functor NOT 1, v0x180db40_0, C4<0>, C4<0>, C4<0>;
L_0x1812480 .functor OR 1, L_0x1812410, v0x180dd20_0, C4<0>, C4<0>;
L_0x18123a0 .functor AND 1, v0x180dbe0_0, L_0x1812480, C4<1>, C4<1>;
L_0x1812610 .functor NOT 1, v0x180daa0_0, C4<0>, C4<0>, C4<0>;
L_0x1812710 .functor OR 1, L_0x1812610, v0x180dd20_0, C4<0>, C4<0>;
L_0x18127d0 .functor AND 1, L_0x18123a0, L_0x1812710, C4<1>, C4<1>;
L_0x1812980 .functor XNOR 1, L_0x1812290, L_0x18127d0, C4<0>, C4<0>;
v0x17b8c00_0 .net *"_ivl_0", 0 0, L_0x17b96b0;  1 drivers
v0x17b9000_0 .net *"_ivl_12", 0 0, L_0x1811f10;  1 drivers
v0x17b93e0_0 .net *"_ivl_14", 0 0, L_0x1811f80;  1 drivers
v0x17b97c0_0 .net *"_ivl_16", 0 0, L_0x1812090;  1 drivers
v0x17b9ba0_0 .net *"_ivl_18", 0 0, L_0x1812150;  1 drivers
v0x17b9f80_0 .net *"_ivl_2", 0 0, L_0x17b9a90;  1 drivers
v0x17ba200_0 .net *"_ivl_20", 0 0, L_0x1812220;  1 drivers
v0x180c010_0 .net *"_ivl_24", 0 0, L_0x1812410;  1 drivers
v0x180c0f0_0 .net *"_ivl_26", 0 0, L_0x1812480;  1 drivers
v0x180c1d0_0 .net *"_ivl_28", 0 0, L_0x18123a0;  1 drivers
v0x180c2b0_0 .net *"_ivl_30", 0 0, L_0x1812610;  1 drivers
v0x180c390_0 .net *"_ivl_32", 0 0, L_0x1812710;  1 drivers
v0x180c470_0 .net *"_ivl_36", 0 0, L_0x1812980;  1 drivers
L_0x7fe744975018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x180c530_0 .net *"_ivl_38", 0 0, L_0x7fe744975018;  1 drivers
v0x180c610_0 .net *"_ivl_4", 0 0, L_0x17b9e70;  1 drivers
v0x180c6f0_0 .net *"_ivl_6", 0 0, L_0x17ba0f0;  1 drivers
v0x180c7d0_0 .net *"_ivl_8", 0 0, L_0x17d1440;  1 drivers
v0x180c8b0_0 .net "a", 0 0, v0x180daa0_0;  alias, 1 drivers
v0x180c970_0 .net "b", 0 0, v0x180db40_0;  alias, 1 drivers
v0x180ca30_0 .net "c", 0 0, v0x180dbe0_0;  alias, 1 drivers
v0x180caf0_0 .net "d", 0 0, v0x180dd20_0;  alias, 1 drivers
v0x180cbb0_0 .net "out_pos", 0 0, L_0x1812a90;  alias, 1 drivers
v0x180cc70_0 .net "out_sop", 0 0, L_0x17e8250;  alias, 1 drivers
v0x180cd30_0 .net "pos0", 0 0, L_0x1812290;  1 drivers
v0x180cdf0_0 .net "pos1", 0 0, L_0x18127d0;  1 drivers
L_0x1812a90 .functor MUXZ 1, L_0x7fe744975018, L_0x1812290, L_0x1812980, C4<>;
S_0x180cf70 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x17c6a40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x180daa0_0 .var "a", 0 0;
v0x180db40_0 .var "b", 0 0;
v0x180dbe0_0 .var "c", 0 0;
v0x180dc80_0 .net "clk", 0 0, v0x1811380_0;  1 drivers
v0x180dd20_0 .var "d", 0 0;
v0x180de10_0 .var/2u "fail", 0 0;
v0x180deb0_0 .var/2u "fail1", 0 0;
v0x180df50_0 .net "tb_match", 0 0, L_0x18157a0;  alias, 1 drivers
v0x180dff0_0 .var "wavedrom_enable", 0 0;
v0x180e090_0 .var "wavedrom_title", 511 0;
E_0x17c5220/0 .event negedge, v0x180dc80_0;
E_0x17c5220/1 .event posedge, v0x180dc80_0;
E_0x17c5220 .event/or E_0x17c5220/0, E_0x17c5220/1;
S_0x180d2a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x180cf70;
 .timescale -12 -12;
v0x180d4e0_0 .var/2s "i", 31 0;
E_0x17c50c0 .event posedge, v0x180dc80_0;
S_0x180d5e0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x180cf70;
 .timescale -12 -12;
v0x180d7e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x180d8c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x180cf70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x180e270 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x17c6a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1812c40 .functor NOT 1, v0x180daa0_0, C4<0>, C4<0>, C4<0>;
L_0x1812cd0 .functor NOT 1, v0x180db40_0, C4<0>, C4<0>, C4<0>;
L_0x1812e70 .functor AND 1, L_0x1812c40, L_0x1812cd0, C4<1>, C4<1>;
L_0x1812f80 .functor NOT 1, v0x180dbe0_0, C4<0>, C4<0>, C4<0>;
L_0x1813130 .functor AND 1, L_0x1812e70, L_0x1812f80, C4<1>, C4<1>;
L_0x1813240 .functor AND 1, L_0x1813130, v0x180dd20_0, C4<1>, C4<1>;
L_0x1813450 .functor NOT 1, v0x180db40_0, C4<0>, C4<0>, C4<0>;
L_0x18134c0 .functor AND 1, v0x180daa0_0, L_0x1813450, C4<1>, C4<1>;
L_0x18136e0 .functor NOT 1, v0x180dbe0_0, C4<0>, C4<0>, C4<0>;
L_0x1813750 .functor AND 1, L_0x18134c0, L_0x18136e0, C4<1>, C4<1>;
L_0x18138c0 .functor NOT 1, v0x180dd20_0, C4<0>, C4<0>, C4<0>;
L_0x1813930 .functor AND 1, L_0x1813750, L_0x18138c0, C4<1>, C4<1>;
L_0x1813a60 .functor OR 1, L_0x1813240, L_0x1813930, C4<0>, C4<0>;
L_0x1813b70 .functor NOT 1, v0x180daa0_0, C4<0>, C4<0>, C4<0>;
L_0x18139f0 .functor NOT 1, v0x180db40_0, C4<0>, C4<0>, C4<0>;
L_0x1813c60 .functor AND 1, L_0x1813b70, L_0x18139f0, C4<1>, C4<1>;
L_0x1813e00 .functor AND 1, L_0x1813c60, v0x180dbe0_0, C4<1>, C4<1>;
L_0x1813ec0 .functor NOT 1, v0x180dd20_0, C4<0>, C4<0>, C4<0>;
L_0x1813fd0 .functor AND 1, L_0x1813e00, L_0x1813ec0, C4<1>, C4<1>;
L_0x18140e0 .functor OR 1, L_0x1813a60, L_0x1813fd0, C4<0>, C4<0>;
L_0x18142f0 .functor OR 1, v0x180daa0_0, v0x180db40_0, C4<0>, C4<0>;
L_0x1814360 .functor OR 1, L_0x18142f0, v0x180dbe0_0, C4<0>, C4<0>;
L_0x18144e0 .functor NOT 1, v0x180dd20_0, C4<0>, C4<0>, C4<0>;
L_0x1814550 .functor OR 1, L_0x1814360, L_0x18144e0, C4<0>, C4<0>;
L_0x1814730 .functor NOT 1, v0x180daa0_0, C4<0>, C4<0>, C4<0>;
L_0x18147a0 .functor OR 1, L_0x1814730, v0x180db40_0, C4<0>, C4<0>;
L_0x1814940 .functor OR 1, L_0x18147a0, v0x180dbe0_0, C4<0>, C4<0>;
L_0x1814a00 .functor OR 1, L_0x1814940, v0x180dd20_0, C4<0>, C4<0>;
L_0x1814bb0 .functor AND 1, L_0x1814550, L_0x1814a00, C4<1>, C4<1>;
L_0x1814cc0 .functor NOT 1, v0x180db40_0, C4<0>, C4<0>, C4<0>;
L_0x1814e30 .functor OR 1, v0x180daa0_0, L_0x1814cc0, C4<0>, C4<0>;
L_0x1814ef0 .functor OR 1, L_0x1814e30, v0x180dbe0_0, C4<0>, C4<0>;
L_0x18150c0 .functor OR 1, L_0x1814ef0, v0x180dd20_0, C4<0>, C4<0>;
L_0x1815180 .functor AND 1, L_0x1814bb0, L_0x18150c0, C4<1>, C4<1>;
v0x180e430_0 .net *"_ivl_0", 0 0, L_0x1812c40;  1 drivers
v0x180e510_0 .net *"_ivl_10", 0 0, L_0x1813240;  1 drivers
v0x180e5f0_0 .net *"_ivl_12", 0 0, L_0x1813450;  1 drivers
v0x180e6e0_0 .net *"_ivl_14", 0 0, L_0x18134c0;  1 drivers
v0x180e7c0_0 .net *"_ivl_16", 0 0, L_0x18136e0;  1 drivers
v0x180e8f0_0 .net *"_ivl_18", 0 0, L_0x1813750;  1 drivers
v0x180e9d0_0 .net *"_ivl_2", 0 0, L_0x1812cd0;  1 drivers
v0x180eab0_0 .net *"_ivl_20", 0 0, L_0x18138c0;  1 drivers
v0x180eb90_0 .net *"_ivl_22", 0 0, L_0x1813930;  1 drivers
v0x180ed00_0 .net *"_ivl_24", 0 0, L_0x1813a60;  1 drivers
v0x180ede0_0 .net *"_ivl_26", 0 0, L_0x1813b70;  1 drivers
v0x180eec0_0 .net *"_ivl_28", 0 0, L_0x18139f0;  1 drivers
v0x180efa0_0 .net *"_ivl_30", 0 0, L_0x1813c60;  1 drivers
v0x180f080_0 .net *"_ivl_32", 0 0, L_0x1813e00;  1 drivers
v0x180f160_0 .net *"_ivl_34", 0 0, L_0x1813ec0;  1 drivers
v0x180f240_0 .net *"_ivl_36", 0 0, L_0x1813fd0;  1 drivers
v0x180f320_0 .net *"_ivl_4", 0 0, L_0x1812e70;  1 drivers
v0x180f510_0 .net *"_ivl_40", 0 0, L_0x18142f0;  1 drivers
v0x180f5f0_0 .net *"_ivl_42", 0 0, L_0x1814360;  1 drivers
v0x180f6d0_0 .net *"_ivl_44", 0 0, L_0x18144e0;  1 drivers
v0x180f7b0_0 .net *"_ivl_46", 0 0, L_0x1814550;  1 drivers
v0x180f890_0 .net *"_ivl_48", 0 0, L_0x1814730;  1 drivers
v0x180f970_0 .net *"_ivl_50", 0 0, L_0x18147a0;  1 drivers
v0x180fa50_0 .net *"_ivl_52", 0 0, L_0x1814940;  1 drivers
v0x180fb30_0 .net *"_ivl_54", 0 0, L_0x1814a00;  1 drivers
v0x180fc10_0 .net *"_ivl_56", 0 0, L_0x1814bb0;  1 drivers
v0x180fcf0_0 .net *"_ivl_58", 0 0, L_0x1814cc0;  1 drivers
v0x180fdd0_0 .net *"_ivl_6", 0 0, L_0x1812f80;  1 drivers
v0x180feb0_0 .net *"_ivl_60", 0 0, L_0x1814e30;  1 drivers
v0x180ff90_0 .net *"_ivl_62", 0 0, L_0x1814ef0;  1 drivers
v0x1810070_0 .net *"_ivl_64", 0 0, L_0x18150c0;  1 drivers
v0x1810150_0 .net *"_ivl_8", 0 0, L_0x1813130;  1 drivers
v0x1810230_0 .net "a", 0 0, v0x180daa0_0;  alias, 1 drivers
v0x18104e0_0 .net "b", 0 0, v0x180db40_0;  alias, 1 drivers
v0x18105d0_0 .net "c", 0 0, v0x180dbe0_0;  alias, 1 drivers
v0x18106c0_0 .net "d", 0 0, v0x180dd20_0;  alias, 1 drivers
v0x18107b0_0 .net "out_pos", 0 0, L_0x1815180;  alias, 1 drivers
v0x1810870_0 .net "out_sop", 0 0, L_0x18140e0;  alias, 1 drivers
S_0x18109f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x17c6a40;
 .timescale -12 -12;
E_0x17ae9f0 .event anyedge, v0x18117e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18117e0_0;
    %nor/r;
    %assign/vec4 v0x18117e0_0, 0;
    %wait E_0x17ae9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x180cf70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x180de10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x180deb0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x180cf70;
T_4 ;
    %wait E_0x17c5220;
    %load/vec4 v0x180df50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x180de10_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x180cf70;
T_5 ;
    %wait E_0x17c50c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x180dd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x180dbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x180db40_0, 0;
    %assign/vec4 v0x180daa0_0, 0;
    %wait E_0x17c50c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x180dd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x180dbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x180db40_0, 0;
    %assign/vec4 v0x180daa0_0, 0;
    %wait E_0x17c50c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x180dd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x180dbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x180db40_0, 0;
    %assign/vec4 v0x180daa0_0, 0;
    %wait E_0x17c50c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x180dd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x180dbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x180db40_0, 0;
    %assign/vec4 v0x180daa0_0, 0;
    %wait E_0x17c50c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x180dd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x180dbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x180db40_0, 0;
    %assign/vec4 v0x180daa0_0, 0;
    %wait E_0x17c50c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x180dd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x180dbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x180db40_0, 0;
    %assign/vec4 v0x180daa0_0, 0;
    %wait E_0x17c50c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x180dd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x180dbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x180db40_0, 0;
    %assign/vec4 v0x180daa0_0, 0;
    %wait E_0x17c50c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x180dd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x180dbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x180db40_0, 0;
    %assign/vec4 v0x180daa0_0, 0;
    %wait E_0x17c50c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x180dd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x180dbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x180db40_0, 0;
    %assign/vec4 v0x180daa0_0, 0;
    %wait E_0x17c50c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x180dd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x180dbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x180db40_0, 0;
    %assign/vec4 v0x180daa0_0, 0;
    %wait E_0x17c50c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x180dd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x180dbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x180db40_0, 0;
    %assign/vec4 v0x180daa0_0, 0;
    %wait E_0x17c50c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x180dd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x180dbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x180db40_0, 0;
    %assign/vec4 v0x180daa0_0, 0;
    %wait E_0x17c50c0;
    %load/vec4 v0x180de10_0;
    %store/vec4 v0x180deb0_0, 0, 1;
    %fork t_1, S_0x180d2a0;
    %jmp t_0;
    .scope S_0x180d2a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x180d4e0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x180d4e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x17c50c0;
    %load/vec4 v0x180d4e0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x180dd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x180dbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x180db40_0, 0;
    %assign/vec4 v0x180daa0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x180d4e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x180d4e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x180cf70;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17c5220;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x180dd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x180dbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x180db40_0, 0;
    %assign/vec4 v0x180daa0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x180de10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x180deb0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x17c6a40;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1811380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18117e0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x17c6a40;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1811380_0;
    %inv;
    %store/vec4 v0x1811380_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x17c6a40;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x180dc80_0, v0x1811950_0, v0x18111a0_0, v0x1811240_0, v0x18112e0_0, v0x1811420_0, v0x18116a0_0, v0x1811600_0, v0x1811560_0, v0x18114c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x17c6a40;
T_9 ;
    %load/vec4 v0x1811740_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1811740_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1811740_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1811740_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1811740_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1811740_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1811740_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1811740_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1811740_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1811740_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x17c6a40;
T_10 ;
    %wait E_0x17c5220;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1811740_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1811740_0, 4, 32;
    %load/vec4 v0x1811880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1811740_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1811740_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1811740_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1811740_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x18116a0_0;
    %load/vec4 v0x18116a0_0;
    %load/vec4 v0x1811600_0;
    %xor;
    %load/vec4 v0x18116a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1811740_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1811740_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1811740_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1811740_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1811560_0;
    %load/vec4 v0x1811560_0;
    %load/vec4 v0x18114c0_0;
    %xor;
    %load/vec4 v0x1811560_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1811740_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1811740_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1811740_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1811740_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/ece241_2013_q2/iter0/response1/top_module.sv";
