This project implements NoC static and dynamic routers in Verilog.