Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Nov 11 15:26:29 2022
| Host         : mohSin-Predator-PH315-53 running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Lab5_2verilog_timing_summary_routed.rpt -pb Lab5_2verilog_timing_summary_routed.pb -rpx Lab5_2verilog_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab5_2verilog
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.408ns  (logic 5.366ns (57.034%)  route 4.042ns (42.966%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  b_IBUF[0]_inst/O
                         net (fo=4, routed)           1.563     3.048    b_IBUF[0]
    SLICE_X0Y93          LUT2 (Prop_lut2_I1_O)        0.152     3.200 r  result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.479     5.679    result_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.728     9.408 r  result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.408    result[0]
    H17                                                               r  result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.295ns  (logic 5.154ns (55.448%)  route 4.141ns (44.552%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  b_IBUF[1]_inst/O
                         net (fo=3, routed)           1.842     3.320    b_IBUF[1]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.444 r  result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.299     5.742    result_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     9.295 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.295    result[2]
    J13                                                               r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.214ns  (logic 5.152ns (55.908%)  route 4.063ns (44.092%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  b_IBUF[1]_inst/O
                         net (fo=3, routed)           2.145     3.623    b_IBUF[1]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.747 r  result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.917     5.664    result_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551     9.214 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.214    result[3]
    N14                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.136ns  (logic 5.364ns (58.719%)  route 3.771ns (41.281%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  b_IBUF[1]_inst/O
                         net (fo=3, routed)           1.842     3.320    b_IBUF[1]
    SLICE_X0Y93          LUT4 (Prop_lut4_I3_O)        0.150     3.470 r  result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.929     5.398    result_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.737     9.136 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.136    result[1]
    K15                                                               r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.385ns  (logic 1.594ns (66.821%)  route 0.791ns (33.179%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  a_IBUF[1]_inst/O
                         net (fo=3, routed)           0.347     0.595    a_IBUF[1]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.048     0.643 r  result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.444     1.087    result_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.298     2.385 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.385    result[1]
    K15                                                               r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.396ns  (logic 1.544ns (64.436%)  route 0.852ns (35.564%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  a_IBUF[1]_inst/O
                         net (fo=3, routed)           0.409     0.656    a_IBUF[1]
    SLICE_X0Y93          LUT4 (Prop_lut4_I0_O)        0.045     0.701 r  result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.443     1.144    result_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.396 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.396    result[3]
    N14                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.495ns  (logic 1.546ns (61.959%)  route 0.949ns (38.041%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  a_IBUF[1]_inst/O
                         net (fo=3, routed)           0.347     0.595    a_IBUF[1]
    SLICE_X0Y93          LUT4 (Prop_lut4_I0_O)        0.045     0.640 r  result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.602     1.241    result_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.495 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.495    result[2]
    J13                                                               r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.758ns  (logic 1.583ns (57.394%)  route 1.175ns (42.606%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           0.493     0.738    a_IBUF[0]
    SLICE_X0Y93          LUT2 (Prop_lut2_I0_O)        0.049     0.787 r  result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.682     1.469    result_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.288     2.758 r  result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.758    result[0]
    H17                                                               r  result[0] (OUT)
  -------------------------------------------------------------------    -------------------





