<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;16.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li><li class="navelem"><a class="el" href="dir_93f1e631d3c6f8dc58629a6a479cd539.html">GISel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">AArch64InstructionSelector.cpp File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>This file implements the targeting of the InstructionSelector class for AArch64.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="AArch64GlobalISelUtils_8h_source.html">AArch64GlobalISelUtils.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64InstrInfo_8h_source.html">AArch64InstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64MachineFunctionInfo_8h_source.html">AArch64MachineFunctionInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64RegisterBankInfo_8h_source.html">AArch64RegisterBankInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64RegisterInfo_8h_source.html">AArch64RegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64Subtarget_8h_source.html">AArch64Subtarget.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64TargetMachine_8h_source.html">AArch64TargetMachine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64AddressingModes_8h_source.html">MCTargetDesc/AArch64AddressingModes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64MCTargetDesc_8h_source.html">MCTargetDesc/AArch64MCTargetDesc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Dwarf_8h_source.html">llvm/BinaryFormat/Dwarf.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GenericMachineInstrs_8h_source.html">llvm/CodeGen/GlobalISel/GenericMachineInstrs.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="InstructionSelector_8h_source.html">llvm/CodeGen/GlobalISel/InstructionSelector.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="InstructionSelectorImpl_8h_source.html">llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MIPatternMatch_8h_source.html">llvm/CodeGen/GlobalISel/MIPatternMatch.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineIRBuilder_8h_source.html">llvm/CodeGen/GlobalISel/MachineIRBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="llvm_2CodeGen_2GlobalISel_2Utils_8h_source.html">llvm/CodeGen/GlobalISel/Utils.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineBasicBlock_8h_source.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineConstantPool_8h_source.html">llvm/CodeGen/MachineConstantPool.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFrameInfo_8h_source.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunction_8h_source.html">llvm/CodeGen/MachineFunction.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstr_8h_source.html">llvm/CodeGen/MachineInstr.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineMemOperand_8h_source.html">llvm/CodeGen/MachineMemOperand.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineOperand_8h_source.html">llvm/CodeGen/MachineOperand.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetOpcodes_8h_source.html">llvm/CodeGen/TargetOpcodes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Constants_8h_source.html">llvm/IR/Constants.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DerivedTypes_8h_source.html">llvm/IR/DerivedTypes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Instructions_8h_source.html">llvm/IR/Instructions.h</a>&quot;</code><br />
<code>#include &quot;llvm/IR/IntrinsicsAArch64.h&quot;</code><br />
<code>#include &quot;<a class="el" href="PatternMatch_8h_source.html">llvm/IR/PatternMatch.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Type_8h_source.html">llvm/IR/Type.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Pass_8h_source.html">llvm/Pass.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br />
<code>#include &lt;optional&gt;</code><br />
<code>#include &quot;AArch64GenGlobalISel.inc&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AArch64InstructionSelector.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="AArch64InstructionSelector_8cpp__incl.png" border="0" usemap="#alib_2Target_2AArch64_2GISel_2AArch64InstructionSelector_8cpp" alt=""/></div>
<map name="alib_2Target_2AArch64_2GISel_2AArch64InstructionSelector_8cpp" id="alib_2Target_2AArch64_2GISel_2AArch64InstructionSelector_8cpp">
<area shape="rect" title="This file implements the targeting of the InstructionSelector class for AArch64." alt="" coords="2263,5,2509,46"/>
<area shape="rect" href="AArch64GlobalISelUtils_8h.html" title=" " alt="" coords="701,264,871,290"/>
<area shape="poly" title=" " alt="" coords="2263,32,1910,40,1468,54,1080,73,952,84,912,90,891,96,871,111,854,129,826,171,807,214,795,250,790,249,802,212,821,168,850,126,868,107,889,92,910,85,951,79,1080,67,1468,48,1910,35,2263,27"/>
<area shape="rect" href="AArch64AddressingModes_8h.html" title=" " alt="" coords="490,345,719,386"/>
<area shape="poly" title=" " alt="" coords="2263,30,1914,32,1471,41,1256,50,1068,61,925,77,874,86,842,96,803,118,767,146,734,177,704,211,656,278,623,333,618,330,651,275,700,208,730,174,763,142,800,114,839,92,873,81,924,72,1068,56,1256,44,1471,36,1914,27,2263,24"/>
<area shape="rect" href="AArch64MCTargetDesc_8h.html" title=" " alt="" coords="109,522,329,563"/>
<area shape="poly" title=" " alt="" coords="2263,30,1742,35,1040,47,699,55,406,67,193,80,126,88,91,96,56,114,31,134,15,159,10,194,10,367,10,425,17,448,34,473,63,497,97,514,95,519,60,501,31,476,12,450,5,426,5,367,5,194,10,157,27,130,54,110,89,92,125,83,192,75,406,61,698,50,1040,41,1742,30,2263,25"/>
<area shape="rect" href="MachineIRBuilder_8h.html" title="This file declares the MachineIRBuilder class." alt="" coords="1098,345,1266,386"/>
<area shape="poly" title=" " alt="" coords="2263,31,2016,35,1723,46,1585,55,1466,66,1375,80,1344,88,1325,96,1296,119,1271,147,1249,179,1232,212,1206,277,1191,331,1186,330,1201,275,1227,209,1245,176,1266,144,1292,115,1322,92,1343,83,1374,74,1465,60,1585,49,1723,41,2016,30,2263,25"/>
<area shape="rect" href="MachineBasicBlock_8h.html" title=" " alt="" coords="1300,611,1490,652"/>
<area shape="poly" title=" " alt="" coords="2263,30,1900,34,1436,44,1210,52,1013,64,861,78,807,87,772,97,669,140,629,162,593,187,562,215,534,250,507,293,480,346,475,373,484,398,506,423,539,446,583,468,635,489,759,525,898,557,1041,582,1286,616,1285,621,1040,587,897,562,758,531,633,494,581,473,536,451,502,427,479,401,470,373,475,344,502,291,529,247,558,212,590,183,626,158,667,135,770,91,806,82,860,73,1012,58,1210,47,1436,39,1900,28,2263,25"/>
<area shape="rect" href="MachineInstr_8h.html" title=" " alt="" coords="1397,707,1591,733"/>
<area shape="poly" title=" " alt="" coords="2263,31,1913,41,1699,52,1482,67,1281,89,1115,117,1051,133,1002,152,972,173,964,183,962,194,962,367,965,405,975,440,990,473,1011,503,1035,531,1064,556,1129,601,1202,637,1277,665,1348,686,1410,701,1409,706,1347,691,1275,670,1200,641,1127,605,1060,561,1032,535,1006,506,986,475,970,442,960,406,957,367,957,194,960,181,968,169,1000,147,1049,128,1114,111,1280,83,1481,62,1698,47,1913,36,2263,26"/>
<area shape="rect" href="MachineMemOperand_8h.html" title=" " alt="" coords="2663,796,2909,822"/>
<area shape="poly" title=" " alt="" coords="2509,24,2714,32,2829,42,2941,57,3043,78,3127,107,3159,125,3183,145,3199,168,3205,194,3205,367,3201,407,3192,446,3178,483,3160,519,3112,585,3054,643,2992,693,2929,735,2827,791,2824,787,2927,730,2989,689,3051,639,3108,581,3155,516,3174,481,3187,445,3196,406,3199,367,3199,194,3194,170,3179,149,3156,129,3125,112,3042,83,2940,62,2828,47,2713,38,2509,30"/>
<area shape="rect" href="DerivedTypes_8h.html" title=" " alt="" coords="3343,877,3501,903"/>
<area shape="poly" title=" " alt="" coords="2509,24,2774,26,3092,35,3242,43,3372,55,3470,71,3504,81,3526,92,3547,114,3557,137,3559,163,3559,194,3559,455,3559,564,3552,650,3543,691,3530,732,3484,830,3469,852,3451,869,3448,866,3465,848,3480,828,3525,731,3538,689,3547,649,3553,564,3554,455,3554,194,3554,163,3552,138,3543,117,3523,96,3502,86,3469,76,3371,60,3242,48,3091,40,2774,31,2509,29"/>
<area shape="rect" href="Type_8h.html" title=" " alt="" coords="3186,951,3292,976"/>
<area shape="poly" title=" " alt="" coords="2509,30,2788,47,2952,61,3117,79,3268,100,3392,126,3440,141,3476,157,3500,174,3508,194,3509,367,3506,503,3501,559,3491,610,3477,660,3455,712,3427,767,3389,831,3376,847,3363,857,3333,879,3264,943,3260,939,3330,875,3360,853,3373,843,3385,827,3422,765,3451,709,3471,659,3486,609,3495,558,3500,503,3503,367,3503,195,3496,178,3474,161,3438,146,3390,131,3267,106,3116,84,2952,67,2787,53,2509,35"/>
<area shape="rect" href="raw__ostream_8h.html" title=" " alt="" coords="3595,1098,3779,1124"/>
<area shape="poly" title=" " alt="" coords="2509,27,2797,34,3163,46,3520,65,3667,77,3779,91,3841,97,3902,95,4016,90,4064,95,4084,101,4102,111,4116,125,4126,143,4133,166,4135,194,4135,721,4132,760,4123,796,4109,830,4090,862,4041,920,3981,971,3916,1013,3851,1048,3740,1095,3738,1090,3848,1043,3913,1009,3978,967,4037,917,4085,859,4104,828,4118,794,4127,759,4130,721,4130,194,4128,167,4121,145,4112,128,4098,116,4082,106,4063,100,4016,95,3902,100,3841,102,3779,97,3667,83,3519,71,3163,52,2797,39,2509,32"/>
<area shape="rect" title=" " alt="" coords="3935,1172,4002,1197"/>
<area shape="poly" title=" " alt="" coords="2509,23,2834,24,3255,32,3469,40,3668,52,3839,69,3968,91,4045,103,4114,111,4143,120,4166,136,4181,160,4186,194,4186,1039,4181,1067,4168,1093,4149,1114,4125,1132,4070,1159,4017,1176,4015,1171,4068,1154,4122,1128,4145,1110,4164,1090,4176,1066,4181,1038,4181,194,4176,161,4162,139,4141,125,4113,116,4044,108,3967,97,3838,74,3668,58,3469,45,3255,37,2834,29,2509,29"/>
<area shape="rect" href="MachineOperand_8h.html" title=" " alt="" coords="1616,796,1833,822"/>
<area shape="poly" title=" " alt="" coords="2263,37,2176,45,2087,57,2009,74,1979,85,1957,96,1936,115,1925,133,1908,184,1879,266,1860,337,1838,462,1815,587,1796,659,1766,741,1743,785,1738,782,1761,739,1791,657,1810,586,1833,461,1855,336,1874,264,1903,182,1920,131,1932,111,1954,92,1977,80,2008,69,2086,52,2175,40,2262,32"/>
<area shape="rect" href="TargetOpcodes_8h.html" title=" " alt="" coords="954,796,1162,822"/>
<area shape="poly" title=" " alt="" coords="2263,32,1959,39,1583,52,1245,71,1123,83,1052,97,999,112,953,127,936,137,923,151,914,169,911,194,911,278,916,354,928,431,945,506,966,577,1012,700,1048,782,1043,784,1007,702,961,579,940,507,922,432,910,355,906,278,906,194,909,168,918,148,933,133,951,122,997,107,1051,91,1123,78,1244,66,1583,47,1959,34,2262,27"/>
<area shape="rect" href="MachineInstrBuilder_8h.html" title=" " alt="" coords="1569,434,1752,474"/>
<area shape="poly" title=" " alt="" coords="2263,38,2018,59,1735,92,1607,114,1502,138,1462,152,1432,166,1413,180,1407,195,1407,278,1411,306,1421,331,1438,353,1459,372,1509,404,1565,426,1563,431,1507,408,1455,376,1434,356,1417,333,1406,307,1402,278,1402,194,1409,177,1429,161,1460,147,1501,133,1606,109,1734,87,2017,54,2262,33"/>
<area shape="rect" href="llvm_2CodeGen_2GlobalISel_2Utils_8h.html" title=" " alt="" coords="1199,522,1367,563"/>
<area shape="poly" title=" " alt="" coords="2263,29,2074,33,1853,42,1746,51,1647,63,1564,78,1502,96,1472,111,1446,130,1400,177,1364,233,1337,294,1316,356,1302,415,1288,508,1283,508,1297,414,1311,354,1332,292,1360,230,1396,174,1442,126,1469,107,1500,92,1563,72,1646,57,1745,46,1853,37,2074,27,2263,24"/>
<area shape="rect" href="MachineFunction_8h.html" title=" " alt="" coords="2101,530,2319,556"/>
<area shape="poly" title=" " alt="" coords="2398,45,2424,110,2435,152,2439,194,2439,278,2437,312,2429,338,2414,361,2392,388,2370,405,2350,414,2329,422,2306,436,2263,478,2229,520,2225,516,2259,475,2303,432,2327,417,2348,409,2368,401,2388,384,2410,358,2424,336,2432,311,2434,278,2434,194,2430,152,2419,112,2393,47"/>
<area shape="rect" href="MachineRegisterInfo_8h.html" title=" " alt="" coords="2316,434,2522,474"/>
<area shape="poly" title=" " alt="" coords="2414,45,2437,66,2457,93,2483,141,2488,164,2490,194,2490,278,2485,318,2473,358,2442,422,2437,420,2469,356,2480,317,2485,278,2485,194,2483,165,2478,142,2453,95,2433,70,2410,49"/>
<area shape="rect" href="AArch64InstrInfo_8h.html" title=" " alt="" coords="346,264,476,290"/>
<area shape="poly" title=" " alt="" coords="2263,32,1842,39,1296,53,811,72,649,84,598,90,571,96,539,122,500,164,430,253,426,250,496,161,535,118,569,92,597,85,648,78,811,67,1296,48,1842,34,2263,26"/>
<area shape="rect" href="Pass_8h.html" title=" " alt="" coords="45,441,135,467"/>
<area shape="poly" title=" " alt="" coords="2263,30,1795,34,1167,44,856,52,582,64,370,78,295,87,245,97,181,110,124,122,102,131,85,145,74,166,70,194,70,278,76,359,87,426,82,427,71,360,65,278,65,194,69,164,81,142,99,127,122,117,179,105,244,91,294,82,369,73,582,58,856,47,1167,38,1795,28,2263,25"/>
<area shape="rect" href="AArch64RegisterInfo_8h.html" title=" " alt="" coords="105,353,259,378"/>
<area shape="poly" title=" " alt="" coords="2263,31,1785,37,1150,49,581,68,390,81,330,89,299,96,269,117,244,145,225,177,210,212,193,282,186,338,180,337,187,281,205,210,220,175,240,142,265,113,297,92,329,83,389,76,581,63,1150,43,1785,31,2263,25"/>
<area shape="rect" href="AArch64MachineFunctionInfo_8h.html" title=" " alt="" coords="2962,441,3165,467"/>
<area shape="poly" title=" " alt="" coords="2509,28,2688,41,2786,52,2882,68,2968,90,3038,117,3065,133,3086,151,3099,172,3103,194,3103,278,3100,320,3093,360,3075,427,3070,426,3088,359,3095,319,3098,278,3098,194,3094,174,3081,155,3062,137,3036,122,2966,95,2881,74,2786,58,2688,46,2509,33"/>
<area shape="rect" href="MachineFrameInfo_8h.html" title=" " alt="" coords="2641,700,2835,740"/>
<area shape="poly" title=" " alt="" coords="2510,38,2642,58,2777,90,2836,110,2883,134,2915,162,2924,178,2927,194,2927,367,2933,423,2943,469,2945,490,2944,513,2938,537,2925,564,2909,584,2889,593,2869,600,2846,613,2802,652,2766,691,2762,687,2799,648,2843,609,2866,595,2887,588,2905,580,2921,562,2933,535,2939,512,2940,491,2937,470,2928,424,2922,367,2922,194,2919,179,2911,165,2880,139,2834,115,2776,95,2641,64,2509,43"/>
<area shape="rect" href="AArch64RegisterBankInfo_8h.html" title="This file declares the targeting of the RegisterBankInfo class for AArch64." alt="" coords="4221,102,4404,127"/>
<area shape="poly" title=" " alt="" coords="2509,23,2808,24,3228,32,3711,53,3959,69,4202,91,4237,96,4236,101,4202,97,3959,75,3711,58,3228,37,2808,29,2509,29"/>
<area shape="rect" href="AArch64Subtarget_8h.html" title=" " alt="" coords="241,183,379,208"/>
<area shape="poly" title=" " alt="" coords="2263,29,1786,30,1156,38,852,46,593,58,407,75,350,85,322,96,312,111,306,130,307,168,302,168,301,129,307,109,319,92,349,80,406,69,593,53,852,41,1156,32,1786,25,2263,24"/>
<area shape="rect" href="InstructionSelector_8h.html" title=" " alt="" coords="2050,434,2218,474"/>
<area shape="poly" title=" " alt="" coords="2389,47,2389,194,2389,278,2388,337,2381,362,2362,388,2342,402,2310,415,2234,436,2232,431,2309,410,2339,397,2359,384,2376,360,2383,336,2383,278,2383,194,2383,47"/>
<area shape="rect" href="AArch64TargetMachine_8h.html" title=" " alt="" coords="333,102,500,127"/>
<area shape="poly" title=" " alt="" coords="2263,32,1383,53,884,72,677,83,519,97,489,101,488,96,519,91,677,78,884,66,1383,47,2263,26"/>
<area shape="rect" href="Dwarf_8h.html" title="This file contains constants used for implementing Dwarf debug support." alt="" coords="4428,102,4605,127"/>
<area shape="poly" title=" " alt="" coords="2509,26,2915,33,3466,45,4015,64,4243,77,4417,91,4447,96,4447,101,4416,97,4243,82,4015,70,3466,50,2915,38,2509,31"/>
<area shape="rect" href="GenericMachineInstrs_8h.html" title="Declares convenience wrapper classes for interpreting MachineInstr instances as specific generic oper..." alt="" coords="1868,611,2037,652"/>
<area shape="poly" title=" " alt="" coords="2264,48,2149,71,2035,104,1987,123,1948,145,1923,169,1916,181,1914,194,1914,455,1917,494,1924,531,1942,596,1937,598,1918,533,1911,494,1909,455,1909,194,1911,180,1918,166,1945,141,1984,118,2033,99,2148,66,2262,43"/>
<area shape="rect" href="Instructions_8h.html" title=" " alt="" coords="3746,707,3892,733"/>
<area shape="poly" title=" " alt="" coords="2509,25,2815,30,3193,40,3375,49,3534,60,3656,74,3698,82,3727,92,3765,110,3795,129,3815,155,3820,173,3822,194,3822,544,3822,692,3817,692,3817,544,3817,194,3815,174,3810,158,3791,133,3762,114,3725,96,3697,88,3655,79,3533,65,3375,54,3193,46,2815,35,2509,31"/>
<area shape="rect" href="InstructionSelectorImpl_8h.html" title=" " alt="" coords="1978,256,2148,297"/>
<area shape="poly" title=" " alt="" coords="2357,49,2289,96,2183,178,2098,249,2095,245,2180,174,2286,92,2354,44"/>
<area shape="rect" href="Constants_8h.html" title="This file contains the declarations for the subclasses of Constant, which represent the different fla..." alt="" coords="3551,796,3690,822"/>
<area shape="poly" title=" " alt="" coords="2509,26,2783,31,3114,42,3410,62,3515,75,3552,83,3576,92,3611,110,3638,130,3655,157,3661,194,3661,456,3655,501,3641,534,3626,568,3615,611,3615,652,3621,781,3616,781,3610,652,3610,611,3621,566,3637,532,3650,499,3655,455,3655,194,3650,159,3634,134,3608,115,3574,96,3550,88,3514,80,3409,67,3114,48,2782,36,2509,31"/>
<area shape="rect" href="Debug_8h.html" title=" " alt="" coords="2202,353,2349,378"/>
<area shape="poly" title=" " alt="" coords="2382,47,2286,339,2281,337,2377,46"/>
<area shape="rect" href="MIPatternMatch_8h.html" title="Contains matchers for matching SSA Machine Instructions." alt="" coords="2524,345,2693,386"/>
<area shape="poly" title=" " alt="" coords="2439,44,2475,64,2508,92,2529,121,2548,152,2576,217,2595,279,2606,329,2601,331,2590,280,2571,219,2543,154,2525,124,2504,96,2472,69,2437,49"/>
<area shape="rect" href="MachineConstantPool_8h.html" title="This file declares the MachineConstantPool class which is an abstract constant pool to keep track of ..." alt="" coords="4629,94,4839,135"/>
<area shape="poly" title=" " alt="" coords="2509,26,2946,33,3548,45,4157,65,4415,77,4615,91,4614,96,4414,82,4157,70,3548,51,2946,38,2509,31"/>
<area shape="rect" title=" " alt="" coords="4863,102,5045,127"/>
<area shape="poly" title=" " alt="" coords="2509,25,2993,30,3669,41,4351,61,4636,75,4851,91,4883,96,4882,101,4851,97,4636,80,4351,66,3669,47,2992,35,2509,30"/>
<area shape="rect" href="PatternMatch_8h.html" title=" " alt="" coords="3625,619,3781,644"/>
<area shape="poly" title=" " alt="" coords="2509,25,2805,29,3168,40,3342,48,3494,60,3610,74,3651,82,3678,92,3713,110,3739,130,3756,157,3762,194,3762,455,3757,498,3747,540,3719,606,3714,604,3741,538,3752,497,3757,455,3757,194,3751,159,3735,134,3710,115,3675,96,3649,87,3609,79,3493,65,3342,54,3168,45,2805,35,2509,30"/>
<area shape="rect" title=" " alt="" coords="5068,102,5245,127"/>
<area shape="poly" title=" " alt="" coords="2509,25,3028,28,3765,39,4510,59,4821,73,5057,91,5088,96,5087,101,5056,97,4821,78,4510,64,3765,44,3028,34,2509,30"/>
<area shape="poly" title=" " alt="" coords="761,293,660,341,657,336,759,288"/>
<area shape="rect" href="AArch64BaseInfo_8h.html" title=" " alt="" coords="210,441,375,467"/>
<area shape="poly" title=" " alt="" coords="786,291,770,339,755,366,733,388,707,402,672,413,583,431,484,443,390,451,390,445,483,438,582,426,671,408,705,397,730,384,750,362,765,336,781,289"/>
<area shape="poly" title=" " alt="" coords="842,288,1084,340,1083,345,841,293"/>
<area shape="rect" title=" " alt="" coords="1962,1172,2023,1197"/>
<area shape="poly" title=" " alt="" coords="787,291,780,333,768,386,750,431,731,464,715,497,709,542,709,1038,711,1061,719,1077,732,1088,748,1097,790,1109,838,1121,908,1133,1028,1144,1358,1162,1948,1180,1948,1185,1358,1167,1028,1149,908,1139,837,1126,789,1114,746,1102,729,1093,715,1080,706,1062,703,1039,703,541,710,495,726,461,746,428,763,385,775,332,782,290"/>
<area shape="rect" href="Register_8h.html" title=" " alt="" coords="1641,877,1808,903"/>
<area shape="poly" title=" " alt="" coords="798,288,815,313,828,344,833,365,828,387,820,402,810,412,800,421,791,435,766,486,761,510,759,541,759,633,763,673,772,706,788,734,809,757,836,776,867,793,943,826,999,843,1075,857,1262,875,1460,883,1626,886,1626,891,1460,889,1261,880,1074,862,998,849,941,832,865,798,833,781,806,761,784,737,767,709,757,674,754,633,754,541,756,509,761,485,786,432,796,418,807,408,816,399,823,385,827,365,823,346,810,316,794,291"/>
<area shape="poly" title=" " alt="" coords="810,288,1235,513,1232,517,807,292"/>
<area shape="rect" href="InstrTypes_8h.html" title=" " alt="" coords="3236,796,3376,822"/>
<area shape="poly" title=" " alt="" coords="871,275,1172,276,1624,284,2158,305,2434,321,2705,342,3007,380,3203,409,3272,422,3304,431,3331,455,3347,478,3355,506,3357,541,3357,633,3353,675,3344,716,3320,783,3315,781,3338,715,3348,674,3351,633,3351,541,3349,507,3342,481,3327,458,3302,436,3270,427,3203,414,3006,386,2704,348,2434,326,2158,310,1624,290,1172,281,871,280"/>
<area shape="poly" title=" " alt="" coords="284,469,247,513,243,510,280,466"/>
<area shape="rect" title=" " alt="" coords="234,619,399,644"/>
<area shape="poly" title=" " alt="" coords="243,562,294,607,291,611,240,566"/>
<area shape="poly" title=" " alt="" coords="1178,387,1170,423,1165,469,1170,518,1177,541,1189,561,1209,582,1232,597,1259,609,1286,618,1285,623,1257,614,1230,602,1205,586,1185,565,1172,543,1165,519,1160,469,1165,422,1173,386"/>
<area shape="poly" title=" " alt="" coords="1169,388,1131,446,1111,484,1095,523,1077,595,1066,667,1060,782,1055,781,1061,667,1072,594,1090,521,1106,482,1127,444,1165,385"/>
<area shape="poly" title=" " alt="" coords="1267,379,1555,431,1554,436,1266,384"/>
<area shape="poly" title=" " alt="" coords="1267,368,1681,392,2230,431,2301,437,2301,443,2230,436,1681,398,1266,374"/>
<area shape="poly" title=" " alt="" coords="1419,650,1472,696,1468,700,1416,654"/>
<area shape="poly" title=" " alt="" coords="1380,654,1359,682,1336,719,1318,762,1311,808,1311,1038,1316,1061,1332,1080,1356,1098,1388,1114,1471,1139,1571,1157,1678,1169,1783,1176,1947,1181,1947,1186,1783,1181,1678,1174,1570,1162,1470,1144,1386,1119,1353,1103,1328,1084,1312,1063,1306,1039,1306,807,1313,761,1331,717,1354,679,1376,650"/>
<area shape="poly" title=" " alt="" coords="1591,724,2008,750,2550,786,2648,793,2647,798,2550,791,2008,755,1591,730"/>
<area shape="poly" title=" " alt="" coords="1504,732,1521,759,1540,797,1555,841,1562,888,1562,1038,1565,1052,1573,1065,1606,1090,1654,1112,1712,1131,1840,1159,1948,1175,1947,1180,1839,1164,1711,1136,1652,1117,1603,1095,1569,1069,1560,1054,1557,1039,1557,889,1550,842,1535,799,1516,761,1500,735"/>
<area shape="poly" title=" " alt="" coords="1527,731,1680,788,1678,793,1525,736"/>
<area shape="poly" title=" " alt="" coords="1433,736,1134,795,1133,790,1432,731"/>
<area shape="poly" title=" " alt="" coords="2885,819,3328,874,3328,880,2884,825"/>
<area shape="rect" href="ArrayRef_8h.html" title=" " alt="" coords="3052,1098,3195,1124"/>
<area shape="poly" title=" " alt="" coords="3428,902,3434,932,3438,971,3433,1014,3425,1034,3413,1052,3400,1063,3380,1072,3329,1087,3269,1098,3210,1106,3209,1100,3269,1093,3328,1082,3378,1067,3397,1058,3409,1048,3420,1031,3428,1013,3432,971,3429,933,3423,903"/>
<area shape="poly" title=" " alt="" coords="3392,906,3285,947,3283,942,3390,901"/>
<area shape="rect" href="TypeSize_8h.html" title=" " alt="" coords="3236,1024,3400,1050"/>
<area shape="poly" title=" " alt="" coords="3416,905,3337,1014,3333,1011,3411,901"/>
<area shape="poly" title=" " alt="" coords="3433,902,3445,924,3455,950,3461,979,3462,1004,3455,1027,3439,1052,3417,1074,3396,1090,3354,1108,3249,1126,3065,1140,2702,1157,2038,1184,2037,1179,2702,1152,3064,1134,3248,1121,3353,1103,3394,1085,3414,1070,3434,1048,3450,1025,3457,1004,3456,980,3450,951,3440,926,3428,905"/>
<area shape="rect" href="SmallVector_8h.html" title="This file defines the SmallVector class." alt="" coords="2343,1172,2504,1197"/>
<area shape="poly" title=" " alt="" coords="3051,1122,2519,1176,2518,1171,3051,1117"/>
<area shape="poly" title=" " alt="" coords="3232,978,3144,1088,3140,1085,3228,975"/>
<area shape="poly" title=" " alt="" coords="3254,975,3296,1012,3292,1016,3251,979"/>
<area shape="poly" title=" " alt="" coords="3186,979,2872,1046,2659,1088,2442,1126,2215,1159,2038,1181,2037,1176,2215,1154,2441,1121,2658,1082,2871,1041,3185,974"/>
<area shape="poly" title=" " alt="" coords="3286,1053,3171,1095,3169,1090,3284,1048"/>
<area shape="poly" title=" " alt="" coords="3381,1048,3611,1092,3610,1097,3380,1053"/>
<area shape="poly" title=" " alt="" coords="3309,1053,3268,1091,3239,1111,3208,1126,3150,1134,3031,1143,2681,1160,2037,1184,2037,1179,2680,1155,3030,1138,3149,1129,3206,1121,3237,1106,3264,1087,3305,1049"/>
<area shape="poly" title=" " alt="" coords="3595,1125,3577,1126,3274,1147,2975,1163,2519,1183,2519,1177,2975,1158,3273,1142,3576,1121,3595,1119"/>
<area shape="poly" title=" " alt="" coords="3595,1122,3526,1126,2751,1159,2038,1184,2037,1179,2751,1153,3526,1121,3594,1117"/>
<area shape="poly" title=" " alt="" coords="3736,1122,3922,1169,3920,1174,3734,1127"/>
<area shape="poly" title=" " alt="" coords="1727,822,1727,862,1722,862,1722,822"/>
<area shape="poly" title=" " alt="" coords="1633,477,1438,605,1435,600,1630,472"/>
<area shape="poly" title=" " alt="" coords="1653,476,1609,555,1548,653,1515,697,1511,694,1544,650,1604,552,1648,474"/>
<area shape="poly" title=" " alt="" coords="1676,473,1704,511,1746,559,1798,609,1858,649,1918,678,1970,697,2019,708,2065,714,2164,721,2222,727,2289,738,2330,743,2366,743,2430,740,2460,741,2490,747,2520,762,2552,786,2570,809,2578,833,2578,888,2578,965,2581,981,2591,996,2606,1010,2627,1022,2681,1045,2749,1063,2823,1078,2900,1089,3037,1102,3036,1107,2899,1094,2822,1083,2747,1068,2680,1050,2624,1027,2603,1014,2587,999,2576,983,2573,965,2573,889,2572,833,2566,812,2548,790,2517,766,2488,752,2460,746,2430,745,2366,749,2329,748,2288,743,2221,732,2164,726,2065,719,2018,713,1969,702,1916,683,1855,654,1795,613,1742,563,1700,515,1672,476"/>
<area shape="poly" title=" " alt="" coords="1611,477,1417,555,1330,592,1290,613,1274,637,1263,659,1255,702,1261,807,1261,1038,1262,1057,1267,1071,1286,1091,1315,1106,1351,1121,1402,1137,1471,1150,1641,1168,1816,1177,1948,1180,1948,1185,1815,1182,1641,1173,1470,1155,1400,1142,1349,1126,1313,1111,1283,1096,1263,1074,1257,1058,1255,1039,1255,807,1250,702,1258,658,1269,634,1287,609,1328,587,1415,550,1609,472"/>
<area shape="poly" title=" " alt="" coords="1658,475,1649,524,1643,591,1645,666,1652,703,1663,739,1678,764,1698,784,1694,788,1674,767,1658,741,1647,705,1640,666,1637,590,1644,523,1653,474"/>
<area shape="poly" title=" " alt="" coords="1575,478,1382,521,1381,516,1574,472"/>
<area shape="poly" title=" " alt="" coords="1753,467,2119,524,2118,530,1752,472"/>
<area shape="poly" title=" " alt="" coords="1753,456,2014,476,2173,494,2332,520,2471,550,2611,584,2880,662,3107,735,3260,788,3258,793,3106,740,2879,667,2610,590,2469,555,2331,525,2172,499,2014,481,1752,462"/>
<area shape="poly" title=" " alt="" coords="1277,564,1257,619,1232,698,1211,792,1204,840,1202,889,1202,1038,1203,1066,1209,1087,1220,1104,1240,1121,1281,1135,1353,1147,1558,1164,1780,1175,1948,1180,1947,1185,1780,1180,1557,1169,1353,1152,1279,1140,1238,1126,1216,1108,1204,1089,1198,1067,1197,1039,1197,888,1199,840,1205,791,1227,697,1252,617,1272,562"/>
<area shape="poly" title=" " alt="" coords="1283,563,1281,605,1284,628,1291,651,1309,682,1330,702,1387,738,1462,781,1540,818,1674,869,1672,874,1538,823,1460,786,1384,743,1326,706,1305,685,1286,653,1279,630,1275,605,1277,563"/>
<area shape="poly" title=" " alt="" coords="2101,558,1505,621,1505,616,2100,553"/>
<area shape="poly" title=" " alt="" coords="2134,559,2004,582,1857,614,1685,661,1545,705,1543,699,1683,656,1856,608,2003,577,2133,553"/>
<area shape="poly" title=" " alt="" coords="2276,554,2360,575,2448,609,2503,640,2541,672,2578,704,2630,738,2686,766,2739,788,2737,793,2684,771,2627,743,2575,708,2537,676,2500,645,2446,613,2358,580,2275,559"/>
<area shape="poly" title=" " alt="" coords="2239,554,2290,578,2347,609,2420,654,2474,693,2596,786,2688,863,2756,927,2827,986,2872,1016,2928,1048,2989,1073,3050,1091,3048,1096,2987,1078,2926,1052,2870,1021,2824,990,2753,931,2684,867,2592,790,2471,697,2417,659,2345,613,2287,583,2236,558"/>
<area shape="poly" title=" " alt="" coords="2221,555,2235,580,2247,610,2256,647,2260,676,2258,706,2247,741,2238,758,2228,768,2204,790,2175,816,2148,835,2129,856,2124,870,2122,889,2122,965,2128,1005,2146,1040,2173,1071,2206,1098,2244,1120,2283,1139,2358,1165,2356,1170,2281,1143,2241,1125,2203,1102,2169,1075,2142,1043,2123,1007,2117,965,2117,888,2119,869,2125,853,2145,831,2171,812,2200,786,2224,764,2234,754,2242,739,2252,705,2255,677,2251,648,2242,612,2230,582,2216,557"/>
<area shape="poly" title=" " alt="" coords="2216,555,2222,590,2226,639,2219,693,2210,719,2196,742,2179,758,2161,766,2124,769,2087,771,2069,777,2052,790,2033,813,2024,834,2021,858,2021,889,2021,965,2018,1003,2014,1032,2002,1098,1997,1157,1992,1157,1997,1098,2008,1031,2013,1002,2015,965,2015,888,2016,858,2019,833,2029,810,2048,786,2067,772,2086,765,2124,764,2160,761,2176,753,2192,739,2205,716,2214,692,2220,639,2217,591,2210,556"/>
<area shape="poly" title=" " alt="" coords="3325,820,3394,866,3391,871,3322,824"/>
<area shape="poly" title=" " alt="" coords="3292,824,3235,876,3203,912,3176,952,3160,986,3147,1022,3131,1084,3126,1083,3142,1020,3155,984,3172,949,3199,909,3231,872,3288,820"/>
<area shape="poly" title=" " alt="" coords="3259,825,2943,907,2507,1027,2240,1107,2038,1171,2036,1166,2238,1102,2505,1022,2941,902,3258,819"/>
<area shape="poly" title=" " alt="" coords="3357,820,3433,842,3514,875,3620,935,3697,991,3772,1051,3871,1121,3937,1162,3934,1166,3868,1126,3768,1055,3694,995,3617,939,3511,879,3431,847,3356,825"/>
<area shape="poly" title=" " alt="" coords="2316,476,1505,614,1504,609,2315,470"/>
<area shape="poly" title=" " alt="" coords="2459,473,2663,582,2773,645,2849,698,2891,738,2923,787,2943,826,2956,860,2971,923,2989,983,3006,1014,3031,1048,3055,1071,3083,1089,3080,1093,3052,1075,3027,1052,3001,1017,2984,985,2966,924,2951,862,2938,828,2918,790,2887,742,2845,702,2770,650,2661,586,2456,477"/>
<area shape="poly" title=" " alt="" coords="2444,473,2464,494,2479,521,2486,554,2484,587,2475,621,2462,653,2428,708,2398,742,2379,756,2360,763,2324,766,2289,770,2272,777,2254,790,2236,813,2227,834,2224,858,2223,889,2223,965,2228,1015,2243,1052,2268,1085,2305,1122,2337,1146,2372,1163,2370,1168,2334,1150,2301,1126,2264,1088,2238,1055,2223,1016,2218,965,2218,888,2218,858,2222,833,2231,810,2251,786,2269,772,2287,764,2323,761,2359,758,2377,751,2395,738,2424,704,2457,650,2470,619,2478,587,2480,554,2474,523,2459,498,2440,476"/>
<area shape="poly" title=" " alt="" coords="2414,476,2396,517,2371,564,2334,618,2303,658,2224,742,2198,765,2172,782,2122,807,2102,820,2086,837,2075,859,2071,889,2071,965,2065,1021,2049,1076,2028,1123,2009,1160,2005,1158,2024,1121,2044,1074,2059,1020,2066,965,2066,888,2070,857,2081,834,2098,816,2120,803,2169,777,2195,761,2220,738,2299,654,2330,615,2366,562,2391,515,2409,474"/>
<area shape="poly" title=" " alt="" coords="2408,476,2376,519,2333,565,2259,627,2198,670,2131,705,2043,743,1940,775,1839,796,1838,790,1938,770,2041,738,2129,701,2195,666,2256,623,2329,561,2372,516,2404,473"/>
<area shape="poly" title=" " alt="" coords="2373,477,2254,526,2252,521,2371,472"/>
<area shape="rect" href="SmallPtrSet_8h.html" title="This file defines the SmallPtrSet class." alt="" coords="2749,530,2911,556"/>
<area shape="poly" title=" " alt="" coords="2513,472,2759,524,2758,529,2512,478"/>
<area shape="poly" title=" " alt="" coords="414,290,409,368,401,422,390,475,362,548,333,606,328,604,358,546,385,474,396,421,403,368,408,290"/>
<area shape="poly" title=" " alt="" coords="477,280,690,294,984,309,1212,317,1441,325,1734,342,1962,363,2190,383,2689,394,3013,408,3125,418,3160,424,3178,431,3200,454,3216,477,3226,500,3233,522,3235,568,3229,615,3219,663,3212,714,3213,769,3227,828,3245,864,3266,888,3288,913,3307,950,3315,980,3319,1009,3314,1010,3310,981,3302,952,3283,916,3262,892,3241,867,3222,830,3208,770,3207,714,3214,662,3224,614,3230,568,3227,523,3221,502,3211,480,3196,458,3175,436,3159,430,3124,424,3013,414,2689,400,2190,388,1962,368,1734,348,1440,331,1212,322,983,314,690,300,476,286"/>
<area shape="rect" href="AArch64_8h.html" title=" " alt="" coords="282,353,364,378"/>
<area shape="poly" title=" " alt="" coords="401,292,347,344,344,340,397,288"/>
<area shape="poly" title=" " alt="" coords="380,293,229,349,227,344,378,288"/>
<area shape="rect" href="TargetInstrInfo_8h.html" title=" " alt="" coords="1551,345,1722,386"/>
<area shape="poly" title=" " alt="" coords="477,280,1537,354,1536,360,476,285"/>
<area shape="poly" title=" " alt="" coords="321,380,304,428,299,427,316,378"/>
<area shape="poly" title=" " alt="" coords="294,381,238,407,214,422,200,435,194,452,194,471,204,508,199,510,188,472,189,451,196,432,211,417,235,402,292,376"/>
<area shape="poly" title=" " alt="" coords="291,381,137,438,135,433,289,376"/>
<area shape="poly" title=" " alt="" coords="1552,386,1505,405,1483,419,1464,435,1437,473,1418,516,1407,559,1401,597,1395,596,1402,558,1413,515,1432,471,1460,432,1480,415,1502,401,1550,381"/>
<area shape="poly" title=" " alt="" coords="1606,388,1580,409,1559,435,1540,485,1523,557,1500,693,1495,692,1518,556,1535,483,1554,432,1577,405,1603,384"/>
<area shape="poly" title=" " alt="" coords="1722,370,2204,403,2430,421,2535,431,2574,450,2619,478,2720,551,2817,631,2888,698,2922,740,2951,787,3047,955,3113,1083,3109,1086,3042,957,2946,790,2918,743,2884,701,2813,635,2717,555,2616,482,2571,454,2533,436,2430,426,2203,409,1722,375"/>
<area shape="poly" title=" " alt="" coords="1551,385,1464,405,1360,436,1247,477,1134,531,1081,562,1031,598,986,636,947,679,914,725,890,775,874,830,869,889,868,1038,871,1048,877,1056,905,1074,948,1090,1006,1104,1153,1129,1328,1147,1513,1161,1690,1171,1947,1180,1947,1185,1690,1176,1513,1166,1327,1153,1152,1134,1005,1110,947,1095,903,1079,874,1060,866,1050,863,1039,863,888,869,829,885,773,910,722,943,675,982,632,1028,593,1078,558,1132,526,1245,472,1358,431,1463,400,1550,380"/>
<area shape="poly" title=" " alt="" coords="1706,384,1740,403,1767,432,1777,462,1780,502,1771,602,1752,704,1734,782,1729,781,1747,703,1766,601,1774,502,1771,463,1762,435,1737,408,1704,389"/>
<area shape="poly" title=" " alt="" coords="1645,385,1654,419,1649,420,1639,387"/>
<area shape="poly" title=" " alt="" coords="1701,384,2157,523,2156,528,1700,389"/>
<area shape="poly" title=" " alt="" coords="3077,465,3127,524,3152,565,3170,610,3176,657,3175,717,3162,853,3134,1025,3128,1083,3123,1083,3129,1024,3156,852,3170,717,3170,657,3165,612,3147,567,3122,527,3073,469"/>
<area shape="poly" title=" " alt="" coords="3064,468,3043,564,3009,651,2961,762,2917,874,2903,922,2898,962,2898,1039,2895,1054,2887,1068,2857,1092,2813,1114,2759,1132,2636,1159,2519,1176,2518,1171,2635,1154,2758,1126,2811,1109,2854,1088,2883,1064,2890,1052,2893,1038,2893,962,2898,921,2912,872,2956,760,3004,649,3038,562,3059,467"/>
<area shape="poly" title=" " alt="" coords="3118,465,3324,509,3589,560,3663,567,3759,573,3852,584,3891,594,3919,609,3963,646,3996,683,4019,721,4034,761,4042,804,4046,851,4047,962,4047,1039,4042,1074,4028,1108,4010,1138,3992,1162,3987,1159,4005,1135,4023,1106,4037,1073,4042,1038,4042,962,4041,851,4037,805,4028,762,4014,723,3992,686,3960,650,3916,613,3889,599,3851,589,3758,578,3662,572,3588,566,3323,514,3117,470"/>
<area shape="poly" title=" " alt="" coords="2961,468,2334,531,2334,526,2961,463"/>
<area shape="poly" title=" " alt="" coords="3031,470,2877,527,2875,522,3029,465"/>
<area shape="rect" href="CallingConvLower_8h.html" title=" " alt="" coords="2359,788,2538,829"/>
<area shape="poly" title=" " alt="" coords="3061,468,3037,521,2993,598,2964,639,2930,678,2891,714,2848,743,2795,762,2720,778,2554,800,2553,795,2719,773,2794,757,2846,738,2888,710,2926,675,2959,635,2988,595,3032,519,3056,466"/>
<area shape="poly" title=" " alt="" coords="3057,469,3020,513,2969,565,2873,638,2786,694,2783,690,2870,634,2965,561,3016,509,3052,465"/>
<area shape="poly" title=" " alt="" coords="2456,829,2469,888,2477,962,2477,1039,2473,1072,2464,1105,2440,1160,2435,1157,2459,1104,2468,1071,2471,1038,2471,962,2464,889,2451,830"/>
<area shape="poly" title=" " alt="" coords="2359,822,1823,880,1823,875,2358,817"/>
<area shape="poly" title=" " alt="" coords="2640,734,2460,759,2386,774,2362,782,2349,790,2345,799,2345,807,2350,828,2356,866,2365,895,2372,924,2375,962,2375,1038,2379,1071,2388,1104,2411,1157,2406,1160,2383,1105,2373,1072,2370,1039,2370,962,2367,925,2359,896,2351,867,2345,830,2340,807,2339,797,2345,787,2360,778,2385,769,2459,754,2640,729"/>
<area shape="poly" title=" " alt="" coords="2641,738,2304,791,1807,876,1806,871,2303,786,2640,733"/>
<area shape="poly" title=" " alt="" coords="327,207,386,252,383,257,324,211"/>
<area shape="poly" title=" " alt="" coords="303,210,202,342,198,339,299,207"/>
<area shape="poly" title=" " alt="" coords="379,197,606,211,941,238,1334,281,1537,309,1734,342,1911,383,2060,426,2059,431,1909,388,1733,348,1536,314,1334,286,941,243,606,216,379,203"/>
<area shape="poly" title=" " alt="" coords="2118,476,2103,498,2091,523,2086,558,2091,586,2096,616,2092,652,2079,691,2061,722,2020,770,2001,793,1985,819,1974,850,1970,889,1970,965,1972,993,1980,1018,1991,1041,2007,1062,2048,1097,2099,1124,2156,1145,2216,1160,2328,1176,2328,1181,2215,1165,2154,1150,2096,1129,2045,1101,2003,1065,1987,1044,1975,1020,1967,994,1965,965,1965,888,1969,848,1980,816,1996,790,2016,767,2056,719,2074,689,2087,651,2091,616,2085,587,2081,558,2086,522,2098,495,2114,473"/>
<area shape="poly" title=" " alt="" coords="2094,477,2068,497,2047,523,2043,542,2047,562,2052,576,2059,585,2067,596,2072,610,2076,632,2072,653,2058,682,2042,702,1998,742,1973,765,1951,790,1926,837,1921,859,1919,889,1919,1038,1925,1073,1938,1106,1956,1135,1974,1159,1969,1162,1951,1138,1933,1108,1919,1074,1914,1039,1914,888,1915,858,1921,835,1946,787,1969,761,1995,738,2038,698,2054,679,2067,651,2071,632,2067,612,2062,598,2055,589,2048,578,2042,564,2037,542,2042,521,2064,493,2091,473"/>
<area shape="poly" title=" " alt="" coords="2219,471,2452,517,2595,541,2738,560,2841,566,2970,567,3271,563,3425,564,3569,570,3695,584,3749,595,3795,609,3852,635,3898,665,3933,701,3959,742,3977,788,3989,840,3995,898,3997,962,3997,1039,3990,1103,3978,1158,3973,1157,3985,1103,3991,1038,3991,962,3989,898,3984,841,3972,790,3955,744,3929,704,3894,669,3849,639,3793,613,3748,600,3695,589,3569,575,3425,569,3271,568,2970,572,2841,572,2738,566,2594,546,2451,523,2218,477"/>
<area shape="poly" title=" " alt="" coords="2049,467,1382,534,1382,529,2049,461"/>
<area shape="poly" title=" " alt="" coords="2153,473,2192,517,2188,520,2149,477"/>
<area shape="poly" title=" " alt="" coords="501,116,1031,140,1837,186,2265,217,2668,254,3015,295,3158,318,3274,342,3437,381,3590,420,3730,464,3793,491,3852,520,3906,554,3954,593,3996,637,4032,687,4060,744,4081,808,4093,881,4098,962,4098,1039,4095,1060,4088,1080,4065,1115,4035,1144,4005,1166,4001,1161,4032,1140,4061,1111,4084,1077,4090,1058,4093,1038,4093,962,4088,881,4076,810,4055,746,4027,690,3992,640,3951,596,3903,558,3850,525,3791,495,3728,469,3589,425,3436,386,3273,348,3157,323,3014,301,2667,259,2265,222,1837,191,1031,145,501,122"/>
<area shape="poly" title=" " alt="" coords="419,128,415,249,409,249,413,128"/>
<area shape="poly" title=" " alt="" coords="402,130,339,176,336,172,399,125"/>
<area shape="poly" title=" " alt="" coords="1868,651,1573,707,1572,701,1867,646"/>
<area shape="poly" title=" " alt="" coords="2038,648,2715,790,2713,795,2036,653"/>
<area shape="poly" title=" " alt="" coords="1900,655,1767,699,1686,723,1604,743,1491,764,1377,780,1177,801,1176,796,1377,775,1490,759,1603,738,1684,718,1765,694,1899,650"/>
<area shape="poly" title=" " alt="" coords="2037,634,3731,712,3731,717,2037,639"/>
<area shape="poly" title=" " alt="" coords="3812,735,3769,782,3738,809,3703,831,3657,851,3609,866,3517,884,3516,878,3608,861,3655,846,3701,827,3735,805,3765,778,3808,731"/>
<area shape="poly" title=" " alt="" coords="3816,734,3790,778,3751,831,3683,905,3626,961,3562,1007,3472,1052,3406,1077,3337,1093,3270,1104,3210,1109,3209,1104,3269,1098,3336,1088,3404,1071,3470,1048,3559,1002,3622,957,3679,902,3746,827,3785,775,3811,732"/>
<area shape="poly" title=" " alt="" coords="3819,734,3807,778,3784,830,3743,894,3703,947,3663,990,3620,1025,3574,1054,3520,1079,3385,1126,3311,1143,3212,1156,2971,1174,2721,1183,2519,1186,2519,1180,2720,1177,2971,1169,3211,1151,3310,1138,3384,1121,3518,1074,3571,1049,3617,1020,3659,986,3699,943,3738,891,3780,828,3802,776,3814,733"/>
<area shape="poly" title=" " alt="" coords="3768,736,3540,791,3388,832,2813,981,2237,1126,2038,1175,2036,1170,2236,1121,2812,976,3387,826,3539,786,3766,731"/>
<area shape="poly" title=" " alt="" coords="3827,732,3850,787,3919,1000,3964,1157,3959,1158,3914,1001,3845,789,3822,734"/>
<area shape="poly" title=" " alt="" coords="3746,734,3584,759,3394,791,3374,795,3373,790,3393,786,3584,753,3745,729"/>
<area shape="poly" title=" " alt="" coords="2088,295,2145,343,2167,366,2177,375,2191,383,2223,392,2266,396,2369,397,2421,399,2469,403,2508,414,2536,432,2563,473,2575,513,2573,553,2560,592,2537,631,2507,669,2433,742,2406,758,2381,764,2358,771,2347,778,2337,790,2325,812,2317,832,2315,870,2321,911,2325,962,2325,1038,2332,1075,2350,1109,2374,1137,2398,1160,2394,1164,2370,1141,2345,1112,2327,1077,2319,1039,2319,962,2315,912,2310,870,2312,831,2320,810,2333,787,2344,774,2355,766,2379,759,2404,753,2430,738,2503,665,2533,628,2555,590,2568,552,2570,514,2558,475,2532,436,2506,419,2468,409,2421,404,2369,403,2266,401,2222,397,2189,388,2173,379,2163,370,2141,347,2085,300"/>
<area shape="poly" title=" " alt="" coords="2149,277,2382,282,2686,294,2984,313,3108,326,3201,342,3254,359,3330,390,3518,473,3696,558,3795,609,3842,635,3882,661,3897,676,3907,694,3911,715,3907,741,3889,796,3866,849,3810,949,3753,1031,3709,1088,3705,1085,3749,1028,3806,946,3861,847,3884,794,3902,740,3905,715,3902,696,3893,679,3879,665,3840,640,3793,613,3694,563,3516,478,3328,395,3252,364,3200,348,3107,332,2984,318,2685,299,2381,287,2149,282"/>
<area shape="poly" title=" " alt="" coords="1978,282,1755,289,1477,301,1227,320,1138,333,1087,347,967,418,919,454,880,493,850,537,828,588,814,648,810,719,810,1038,814,1065,824,1082,841,1094,862,1102,916,1110,977,1121,1065,1138,1183,1151,1468,1169,1750,1178,1948,1180,1948,1186,1750,1183,1468,1174,1183,1157,1065,1143,976,1126,915,1116,861,1107,838,1099,820,1086,809,1066,805,1039,805,719,809,647,823,586,845,534,876,490,916,450,964,414,1085,343,1137,328,1226,315,1477,296,1755,284,1977,277"/>
<area shape="poly" title=" " alt="" coords="2058,298,2026,394,2009,457,1996,523,1993,543,1996,562,2008,577,2022,585,2038,593,2051,610,2058,632,2051,653,2029,682,2002,708,1973,729,1941,748,1875,776,1813,795,1811,789,1874,771,1939,743,1970,725,1999,703,2025,679,2046,650,2052,632,2046,612,2034,597,2020,589,2004,581,1991,564,1987,543,1991,522,2004,456,2021,392,2053,296"/>
<area shape="poly" title=" " alt="" coords="1978,285,1700,307,1561,325,1504,336,1461,348,1375,380,1310,414,1253,458,1189,524,1158,573,1124,645,1070,783,1065,781,1120,643,1154,570,1185,521,1250,454,1307,409,1373,376,1460,342,1503,331,1560,320,1700,302,1977,280"/>
<area shape="poly" title=" " alt="" coords="2019,300,1720,430,1718,425,2017,295"/>
<area shape="poly" title=" " alt="" coords="1978,286,1740,308,1623,326,1576,336,1540,347,1471,383,1408,428,1354,474,1313,514,1309,510,1350,470,1404,424,1468,379,1538,343,1574,331,1622,321,1739,303,1977,281"/>
<area shape="poly" title=" " alt="" coords="2075,296,2104,341,2124,364,2147,383,2184,403,2223,419,2302,439,2301,444,2221,424,2181,408,2144,388,2120,368,2099,344,2071,299"/>
<area shape="poly" title=" " alt="" coords="1978,298,1737,346,1736,341,1977,293"/>
<area shape="poly" title=" " alt="" coords="2070,297,2081,338,2098,385,2116,420,2111,422,2093,387,2076,339,2065,298"/>
<area shape="poly" title=" " alt="" coords="2149,275,2319,277,2548,286,2808,307,2940,322,3069,342,3159,354,3232,363,3266,371,3299,384,3335,403,3374,432,3412,468,3438,505,3454,541,3466,578,3490,655,3510,696,3540,739,3565,764,3591,785,3588,789,3561,768,3536,742,3505,698,3485,657,3461,580,3449,543,3433,507,3408,472,3371,436,3332,408,3297,388,3264,376,3231,368,3159,359,3068,348,2939,328,2807,312,2548,292,2319,282,2149,280"/>
<area shape="poly" title=" " alt="" coords="2112,295,2233,344,2231,349,2110,300"/>
<area shape="poly" title=" " alt="" coords="3591,825,3467,874,3465,869,3589,820"/>
<area shape="poly" title=" " alt="" coords="3618,823,3596,867,3557,930,3504,997,3473,1027,3438,1052,3382,1079,3323,1097,3264,1107,3210,1112,3209,1107,3263,1102,3322,1092,3381,1074,3435,1048,3469,1023,3500,993,3553,927,3591,865,3613,821"/>
<area shape="poly" title=" " alt="" coords="3622,822,3615,859,3600,904,3579,943,3549,978,3498,1034,3453,1073,3401,1102,3330,1126,3147,1138,2758,1155,2037,1184,2037,1179,2757,1150,3147,1133,3329,1121,3399,1097,3450,1069,3494,1030,3545,975,3574,940,3595,902,3610,858,3616,821"/>
<area shape="poly" title=" " alt="" coords="3633,820,3901,1122,3944,1160,3941,1164,3897,1126,3629,824"/>
<area shape="poly" title=" " alt="" coords="2524,376,2361,388,2238,394,2133,395,1956,393,1870,394,1780,400,1677,413,1557,436,1496,453,1436,474,1335,518,1333,513,1434,469,1495,448,1556,431,1676,408,1779,394,1870,388,1956,387,2133,390,2238,389,2360,383,2524,371"/>
<area shape="poly" title=" " alt="" coords="2693,367,2848,375,3029,388,3187,407,3241,418,3273,431,3295,455,3304,480,3306,508,3306,541,3306,633,3308,781,3303,781,3301,633,3301,541,3301,508,3299,481,3290,458,3270,436,3240,423,3186,412,3029,394,2848,381,2693,373"/>
<area shape="poly" title=" " alt="" coords="2567,389,2476,430,2474,425,2564,384"/>
<area shape="poly" title=" " alt="" coords="3655,647,3424,708,3057,810,2843,873,2620,944,2394,1020,2175,1100,2096,1134,2029,1167,2027,1162,2094,1129,2173,1096,2392,1015,2618,939,2842,868,3056,805,3422,702,3654,642"/>
<area shape="poly" title=" " alt="" coords="3701,646,3674,693,3653,720,3627,743,3596,760,3568,772,3516,780,3461,782,3394,791,3376,795,3375,790,3393,786,3461,777,3515,775,3566,766,3594,756,3624,738,3650,717,3670,690,3696,643"/>
<area shape="poly" title=" " alt="" coords="3721,642,3793,696,3790,700,3718,647"/>
<area shape="poly" title=" " alt="" coords="3705,645,3697,689,3679,741,3663,766,3646,787,3642,783,3659,763,3674,739,3692,687,3699,644"/>
</map>
</div>
</div>
<p><a href="AArch64InstructionSelector_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="namespaces" name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm" id="r_namespacellvm"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is an optimization pass for GlobalISel generic memory operations. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d" id="r_ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;aarch64-<a class="el" href="classllvm_1_1ilist__node__impl.html">isel&quot;</a></td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aa5a7608a0e489065b260a1ec245b82" id="r_a9aa5a7608a0e489065b260a1ec245b82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9aa5a7608a0e489065b260a1ec245b82">GET_GLOBALISEL_PREDICATE_BITSET</a></td></tr>
<tr class="separator:a9aa5a7608a0e489065b260a1ec245b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e198bb37135fbb2ecffb49ce588dfaa" id="r_a2e198bb37135fbb2ecffb49ce588dfaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2e198bb37135fbb2ecffb49ce588dfaa">GET_GLOBALISEL_PREDICATES_DECL</a></td></tr>
<tr class="separator:a2e198bb37135fbb2ecffb49ce588dfaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ae8a4d3c9110554465fec97831b1dfd" id="r_a7ae8a4d3c9110554465fec97831b1dfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7ae8a4d3c9110554465fec97831b1dfd">GET_GLOBALISEL_TEMPORARIES_DECL</a></td></tr>
<tr class="separator:a7ae8a4d3c9110554465fec97831b1dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae706a3af700f8ed432e93918d7601d5a" id="r_ae706a3af700f8ed432e93918d7601d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae706a3af700f8ed432e93918d7601d5a">GET_GLOBALISEL_IMPL</a></td></tr>
<tr class="separator:ae706a3af700f8ed432e93918d7601d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ab538c256c3204b950075744d5b2b16" id="r_a1ab538c256c3204b950075744d5b2b16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1ab538c256c3204b950075744d5b2b16">GET_GLOBALISEL_PREDICATES_INIT</a></td></tr>
<tr class="separator:a1ab538c256c3204b950075744d5b2b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cd36a579f079f7f4506d9d097b2f0a8" id="r_a1cd36a579f079f7f4506d9d097b2f0a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1cd36a579f079f7f4506d9d097b2f0a8">GET_GLOBALISEL_TEMPORARIES_INIT</a></td></tr>
<tr class="separator:a1cd36a579f079f7f4506d9d097b2f0a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:aa50c3403efb5a9bf58dee7bc4927f303" id="r_aa50c3403efb5a9bf58dee7bc4927f303"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa50c3403efb5a9bf58dee7bc4927f303">getMinClassForRegBank</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">RB</a>, <a class="el" href="classunsigned.html">unsigned</a> SizeInBits, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">GetAllRegSet</a>=false)</td></tr>
<tr class="memdesc:aa50c3403efb5a9bf58dee7bc4927f303"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a register bank, and size in bits, return the smallest register class that can represent that combination.  <br /></td></tr>
<tr class="separator:aa50c3403efb5a9bf58dee7bc4927f303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a902b09cfe1ad72267169b4f08909f680" id="r_a902b09cfe1ad72267169b4f08909f680"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a902b09cfe1ad72267169b4f08909f680">getSubRegForClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</td></tr>
<tr class="memdesc:a902b09cfe1ad72267169b4f08909f680"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the correct subregister to use for a given register class.  <br /></td></tr>
<tr class="separator:a902b09cfe1ad72267169b4f08909f680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a496c2822a80bc1f575e662e247f61d77" id="r_a496c2822a80bc1f575e662e247f61d77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a496c2822a80bc1f575e662e247f61d77">getMinSizeForRegBank</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">RB</a>)</td></tr>
<tr class="memdesc:a496c2822a80bc1f575e662e247f61d77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the minimum size the given register bank can hold.  <br /></td></tr>
<tr class="separator:a496c2822a80bc1f575e662e247f61d77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb7df659747f14484e642788c2fe6788" id="r_afb7df659747f14484e642788c2fe6788"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afb7df659747f14484e642788c2fe6788">createTuple</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; Regs, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">RegClassIDs</a>[], <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> SubRegs[], <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB)</td></tr>
<tr class="memdesc:afb7df659747f14484e642788c2fe6788"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a REG_SEQUENCE instruction using the registers in <code>Regs</code>.  <br /></td></tr>
<tr class="separator:afb7df659747f14484e642788c2fe6788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafa6584a25c261a3300bcadca8073518" id="r_aafa6584a25c261a3300bcadca8073518"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aafa6584a25c261a3300bcadca8073518">createDTuple</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; Regs, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB)</td></tr>
<tr class="memdesc:aafa6584a25c261a3300bcadca8073518"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a tuple of D-registers using the registers in <code>Regs</code>.  <br /></td></tr>
<tr class="separator:aafa6584a25c261a3300bcadca8073518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af01e8bd1c1aba89ed27081450bb0d9e8" id="r_af01e8bd1c1aba89ed27081450bb0d9e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af01e8bd1c1aba89ed27081450bb0d9e8">createQTuple</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; Regs, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB)</td></tr>
<tr class="memdesc:af01e8bd1c1aba89ed27081450bb0d9e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a tuple of Q-registers using the registers in <code>Regs</code>.  <br /></td></tr>
<tr class="separator:af01e8bd1c1aba89ed27081450bb0d9e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6194171586d2f1e13eb57765226d48a" id="r_af6194171586d2f1e13eb57765226d48a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::optional&lt; <a class="el" href="classuint64__t.html">uint64_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af6194171586d2f1e13eb57765226d48a">getImmedFromMO</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)</td></tr>
<tr class="separator:af6194171586d2f1e13eb57765226d48a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3419b7821dce4fc2e3a6f4a96b7dbaa" id="r_ac3419b7821dce4fc2e3a6f4a96b7dbaa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac3419b7821dce4fc2e3a6f4a96b7dbaa">unsupportedBinOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64RegisterBankInfo.html">AArch64RegisterBankInfo</a> &amp;RBI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="memdesc:ac3419b7821dce4fc2e3a6f4a96b7dbaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether <code>I</code> is a currently unsupported binary operation:  <br /></td></tr>
<tr class="separator:ac3419b7821dce4fc2e3a6f4a96b7dbaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e3929f9a80e9ff6d48e35bba3e2d600" id="r_a8e3929f9a80e9ff6d48e35bba3e2d600"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8e3929f9a80e9ff6d48e35bba3e2d600">selectBinaryOp</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">GenericOpc</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">RegBankID</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OpSize</a>)</td></tr>
<tr class="memdesc:a8e3929f9a80e9ff6d48e35bba3e2d600"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the AArch64 opcode for the basic binary operation <code>GenericOpc</code> (such as G_OR or G_SDIV), appropriate for the register bank <code>RegBankID</code> and of size <code>OpSize</code>.  <br /></td></tr>
<tr class="separator:a8e3929f9a80e9ff6d48e35bba3e2d600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61d01252826372b1ec3aefc12e0c23d1" id="r_a61d01252826372b1ec3aefc12e0c23d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a61d01252826372b1ec3aefc12e0c23d1">selectLoadStoreUIOp</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">GenericOpc</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">RegBankID</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OpSize</a>)</td></tr>
<tr class="memdesc:a61d01252826372b1ec3aefc12e0c23d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the AArch64 opcode for the G_LOAD or G_STORE operation <code>GenericOpc</code>, appropriate for the (value) register bank <code>RegBankID</code> and of memory access size <code>OpSize</code>.  <br /></td></tr>
<tr class="separator:a61d01252826372b1ec3aefc12e0c23d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9acef535219004fa4c89f4f996343b6f" id="r_a9acef535219004fa4c89f4f996343b6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9acef535219004fa4c89f4f996343b6f">copySubReg</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *To, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</td></tr>
<tr class="memdesc:a9acef535219004fa4c89f4f996343b6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function for selectCopy.  <br /></td></tr>
<tr class="separator:a9acef535219004fa4c89f4f996343b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cb20ca947002d194a0220677583167f" id="r_a1cb20ca947002d194a0220677583167f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::pair&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1cb20ca947002d194a0220677583167f">getRegClassesForCopy</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI)</td></tr>
<tr class="memdesc:a1cb20ca947002d194a0220677583167f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function to get the source and destination register classes for a copy.  <br /></td></tr>
<tr class="separator:a1cb20ca947002d194a0220677583167f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab328c242b91fe2bc4d6d0797761fdea1" id="r_ab328c242b91fe2bc4d6d0797761fdea1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab328c242b91fe2bc4d6d0797761fdea1">selectDebugInstr</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI)</td></tr>
<tr class="separator:ab328c242b91fe2bc4d6d0797761fdea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a933b079df28c77f3850ed1edf94c6ed8" id="r_a933b079df28c77f3850ed1edf94c6ed8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a933b079df28c77f3850ed1edf94c6ed8">selectCopy</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI)</td></tr>
<tr class="separator:a933b079df28c77f3850ed1edf94c6ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18c672925e05a23b72838be961003fc7" id="r_a18c672925e05a23b72838be961003fc7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a18c672925e05a23b72838be961003fc7">selectFPConvOpc</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">GenericOpc</a>, <a class="el" href="classllvm_1_1LLT.html">LLT</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">DstTy</a>, <a class="el" href="classllvm_1_1LLT.html">LLT</a> SrcTy)</td></tr>
<tr class="separator:a18c672925e05a23b72838be961003fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79aef281242f8877523e32b6a669356e" id="r_a79aef281242f8877523e32b6a669356e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a79aef281242f8877523e32b6a669356e">changeICMPPredToAArch64CC</a> (<a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>)</td></tr>
<tr class="separator:a79aef281242f8877523e32b6a669356e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afef7d46bdebb2335e9947791fa017bb1" id="r_afef7d46bdebb2335e9947791fa017bb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afef7d46bdebb2335e9947791fa017bb1">changeFPCCToORAArch64CC</a> (<a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">CondCode2</a>)</td></tr>
<tr class="memdesc:afef7d46bdebb2335e9947791fa017bb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">changeFPCCToORAArch64CC - Convert an IR fp condition code to an AArch64 CC.  <br /></td></tr>
<tr class="separator:afef7d46bdebb2335e9947791fa017bb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35ad100b6df3a31a99a57b0e7ebbac7a" id="r_a35ad100b6df3a31a99a57b0e7ebbac7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a35ad100b6df3a31a99a57b0e7ebbac7a">changeFPCCToANDAArch64CC</a> (<a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">CondCode2</a>)</td></tr>
<tr class="memdesc:a35ad100b6df3a31a99a57b0e7ebbac7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert an IR fp condition code to an AArch64 CC.  <br /></td></tr>
<tr class="separator:a35ad100b6df3a31a99a57b0e7ebbac7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a376f5aa1990808e8e65cc77dd462c677" id="r_a376f5aa1990808e8e65cc77dd462c677"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a376f5aa1990808e8e65cc77dd462c677">getTestBitReg</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classuint64__t.html">uint64_t</a> &amp;Bit, <a class="el" href="classbool.html">bool</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Invert</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:a376f5aa1990808e8e65cc77dd462c677"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a register which can be used as a bit to test in a TB(N)Z.  <br /></td></tr>
<tr class="separator:a376f5aa1990808e8e65cc77dd462c677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a513ea914cd36aae44b9f09ebdfafbae6" id="r_a513ea914cd36aae44b9f09ebdfafbae6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::optional&lt; int64_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a513ea914cd36aae44b9f09ebdfafbae6">getVectorShiftImm</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:a513ea914cd36aae44b9f09ebdfafbae6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the element immediate value of a vector shift operand if found.  <br /></td></tr>
<tr class="separator:a513ea914cd36aae44b9f09ebdfafbae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd426d485b9c084cfeb540c87018b219" id="r_afd426d485b9c084cfeb540c87018b219"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::optional&lt; int64_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afd426d485b9c084cfeb540c87018b219">getVectorSHLImm</a> (<a class="el" href="classllvm_1_1LLT.html">LLT</a> SrcTy, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:afd426d485b9c084cfeb540c87018b219"><td class="mdescLeft">&#160;</td><td class="mdescRight">Matches and returns the shift immediate value for a SHL instruction given a shift operand.  <br /></td></tr>
<tr class="separator:afd426d485b9c084cfeb540c87018b219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adba6b0f5197cda6e31725e3309fb7cb0" id="r_adba6b0f5197cda6e31725e3309fb7cb0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adba6b0f5197cda6e31725e3309fb7cb0">getLaneCopyOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">CopyOpc</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">ExtractSubReg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> EltSize)</td></tr>
<tr class="separator:adba6b0f5197cda6e31725e3309fb7cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af872da5b171c5a24305ffa536fda2be0" id="r_af872da5b171c5a24305ffa536fda2be0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af872da5b171c5a24305ffa536fda2be0">getInsertVecEltOpInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">RB</a>, <a class="el" href="classunsigned.html">unsigned</a> EltSize)</td></tr>
<tr class="memdesc:af872da5b171c5a24305ffa536fda2be0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return an &lt;Opcode, SubregIndex&gt; pair to do an vector elt insert of a given size and RB.  <br /></td></tr>
<tr class="separator:af872da5b171c5a24305ffa536fda2be0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc9e7924e2ef2b569d74df940b3dc0fb" id="r_acc9e7924e2ef2b569d74df940b3dc0fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acc9e7924e2ef2b569d74df940b3dc0fb">canEmitConjunction</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> Val, <a class="el" href="classbool.html">bool</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">CanNegate</a>, <a class="el" href="classbool.html">bool</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">MustBeFirst</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">WillNegate</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classunsigned.html">unsigned</a> Depth=0)</td></tr>
<tr class="memdesc:acc9e7924e2ef2b569d74df940b3dc0fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if <code>Val</code> is a tree of AND/OR/CMP operations that can be expressed as a conjunction.  <br /></td></tr>
<tr class="separator:acc9e7924e2ef2b569d74df940b3dc0fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfe88c5c35b927527bbf2475bbf28416" id="r_abfe88c5c35b927527bbf2475bbf28416"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abfe88c5c35b927527bbf2475bbf28416">isSignExtendShiftType</a> (<a class="el" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a> <a class="el" href="classllvm_1_1Type.html">Type</a>)</td></tr>
<tr class="separator:abfe88c5c35b927527bbf2475bbf28416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac27317e513ca940053ef5778f920269f" id="r_ac27317e513ca940053ef5778f920269f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac27317e513ca940053ef5778f920269f">getShiftTypeForInst</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:ac27317e513ca940053ef5778f920269f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a shift instruction, return the correct shift type for that instruction.  <br /></td></tr>
<tr class="separator:ac27317e513ca940053ef5778f920269f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafb37937e5f21c12443bd5278264d08b" id="r_aafb37937e5f21c12443bd5278264d08b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aafb37937e5f21c12443bd5278264d08b">fixupPHIOpBanks</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64RegisterBankInfo.html">AArch64RegisterBankInfo</a> &amp;RBI)</td></tr>
<tr class="separator:aafb37937e5f21c12443bd5278264d08b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaea263c7a3c058db83a4d5a74562610e" id="r_aaea263c7a3c058db83a4d5a74562610e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1InstructionSelector.html">InstructionSelector</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#aaea263c7a3c058db83a4d5a74562610e">llvm::createAArch64InstructionSelector</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64TargetMachine.html">AArch64TargetMachine</a> &amp;, <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;, <a class="el" href="classllvm_1_1AArch64RegisterBankInfo.html">AArch64RegisterBankInfo</a> &amp;)</td></tr>
<tr class="separator:aaea263c7a3c058db83a4d5a74562610e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This file implements the targeting of the InstructionSelector class for AArch64. </p>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000005">Todo</a></b></dt><dd>This should be generated by TableGen. </dd></dl>

<p class="definition">Definition in file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d" name="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&#160;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;aarch64-<a class="el" href="classllvm_1_1ilist__node__impl.html">isel&quot;</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00051">51</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

</div>
</div>
<a id="ae706a3af700f8ed432e93918d7601d5a" name="ae706a3af700f8ed432e93918d7601d5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae706a3af700f8ed432e93918d7601d5a">&#9670;&#160;</a></span>GET_GLOBALISEL_IMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_GLOBALISEL_IMPL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00490">490</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

</div>
</div>
<a id="a9aa5a7608a0e489065b260a1ec245b82" name="a9aa5a7608a0e489065b260a1ec245b82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9aa5a7608a0e489065b260a1ec245b82">&#9670;&#160;</a></span>GET_GLOBALISEL_PREDICATE_BITSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_GLOBALISEL_PREDICATE_BITSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00064">64</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

</div>
</div>
<a id="a2e198bb37135fbb2ecffb49ce588dfaa" name="a2e198bb37135fbb2ecffb49ce588dfaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e198bb37135fbb2ecffb49ce588dfaa">&#9670;&#160;</a></span>GET_GLOBALISEL_PREDICATES_DECL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_GLOBALISEL_PREDICATES_DECL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00477">477</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

</div>
</div>
<a id="a1ab538c256c3204b950075744d5b2b16" name="a1ab538c256c3204b950075744d5b2b16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ab538c256c3204b950075744d5b2b16">&#9670;&#160;</a></span>GET_GLOBALISEL_PREDICATES_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_GLOBALISEL_PREDICATES_INIT</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ae8a4d3c9110554465fec97831b1dfd" name="a7ae8a4d3c9110554465fec97831b1dfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ae8a4d3c9110554465fec97831b1dfd">&#9670;&#160;</a></span>GET_GLOBALISEL_TEMPORARIES_DECL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_GLOBALISEL_TEMPORARIES_DECL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00483">483</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

</div>
</div>
<a id="a1cd36a579f079f7f4506d9d097b2f0a8" name="a1cd36a579f079f7f4506d9d097b2f0a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cd36a579f079f7f4506d9d097b2f0a8">&#9670;&#160;</a></span>GET_GLOBALISEL_TEMPORARIES_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_GLOBALISEL_TEMPORARIES_INIT</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="acc9e7924e2ef2b569d74df940b3dc0fb" name="acc9e7924e2ef2b569d74df940b3dc0fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc9e7924e2ef2b569d74df940b3dc0fb">&#9670;&#160;</a></span>canEmitConjunction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> canEmitConjunction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Val</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CanNegate</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MustBeFirst</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>WillNegate</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Depth</em><span class="paramdefsep"> = </span><span class="paramdefval">0</span></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if <code>Val</code> is a tree of AND/OR/CMP operations that can be expressed as a conjunction. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">CanNegate</td><td>Set to true if we can negate the whole sub-tree just by changing the conditions on the CMP tests. (this means we can call <a class="el" href="AArch64ISelLowering_8cpp.html#a588e5dcf7ccf9ec2b6922f24c012a08a" title="Emit conjunction or disjunction tree with the CMP/FCMP followed by a chain of CCMP/CFCMP ops.">emitConjunctionRec()</a> with Negate==true on this sub-tree) </td></tr>
    <tr><td class="paramname">MustBeFirst</td><td>Set to true if this subtree needs to be negated and we cannot do the negation naturally. We are required to emit the subtree first in this case. </td></tr>
    <tr><td class="paramname">WillNegate</td><td>Is true if are called when the result of this subexpression must be negated. This happens when the outer expression is an OR. We can use this fact to know that we have a double negation (or (or ...) ...) that can be implemented for free. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l04797">4797</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03198">canEmitConjunction()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a35ad100b6df3a31a99a57b0e7ebbac7a" name="a35ad100b6df3a31a99a57b0e7ebbac7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35ad100b6df3a31a99a57b0e7ebbac7a">&#9670;&#160;</a></span>changeFPCCToANDAArch64CC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> changeFPCCToANDAArch64CC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a></td>          <td class="paramname"><span class="paramname"><em>CC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CondCode</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CondCode2</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Convert an IR fp condition code to an AArch64 CC. </p>
<p>This differs from changeFPCCToAArch64CC in that it returns cond codes that should be AND'ed instead of OR'ed. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01365">1365</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00269">llvm::AArch64CC::AL</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01308">changeFPCCToORAArch64CC()</a>, <a class="el" href="InstrTypes_8h_source.html#l00726">llvm::CmpInst::FCMP_ONE</a>, <a class="el" href="InstrTypes_8h_source.html#l00729">llvm::CmpInst::FCMP_UEQ</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00268">llvm::AArch64CC::LE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00256">llvm::AArch64CC::NE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00260">llvm::AArch64CC::PL</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00262">llvm::AArch64CC::VC</a>.</p>

</div>
</div>
<a id="afef7d46bdebb2335e9947791fa017bb1" name="afef7d46bdebb2335e9947791fa017bb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afef7d46bdebb2335e9947791fa017bb1">&#9670;&#160;</a></span>changeFPCCToORAArch64CC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> changeFPCCToORAArch64CC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a></td>          <td class="paramname"><span class="paramname"><em>CC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CondCode</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CondCode2</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>changeFPCCToORAArch64CC - Convert an IR fp condition code to an AArch64 CC. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01308">1308</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00269">llvm::AArch64CC::AL</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00255">llvm::AArch64CC::EQ</a>, <a class="el" href="InstrTypes_8h_source.html#l00721">llvm::CmpInst::FCMP_OEQ</a>, <a class="el" href="InstrTypes_8h_source.html#l00723">llvm::CmpInst::FCMP_OGE</a>, <a class="el" href="InstrTypes_8h_source.html#l00722">llvm::CmpInst::FCMP_OGT</a>, <a class="el" href="InstrTypes_8h_source.html#l00725">llvm::CmpInst::FCMP_OLE</a>, <a class="el" href="InstrTypes_8h_source.html#l00724">llvm::CmpInst::FCMP_OLT</a>, <a class="el" href="InstrTypes_8h_source.html#l00726">llvm::CmpInst::FCMP_ONE</a>, <a class="el" href="InstrTypes_8h_source.html#l00727">llvm::CmpInst::FCMP_ORD</a>, <a class="el" href="InstrTypes_8h_source.html#l00729">llvm::CmpInst::FCMP_UEQ</a>, <a class="el" href="InstrTypes_8h_source.html#l00731">llvm::CmpInst::FCMP_UGE</a>, <a class="el" href="InstrTypes_8h_source.html#l00730">llvm::CmpInst::FCMP_UGT</a>, <a class="el" href="InstrTypes_8h_source.html#l00733">llvm::CmpInst::FCMP_ULE</a>, <a class="el" href="InstrTypes_8h_source.html#l00732">llvm::CmpInst::FCMP_ULT</a>, <a class="el" href="InstrTypes_8h_source.html#l00734">llvm::CmpInst::FCMP_UNE</a>, <a class="el" href="InstrTypes_8h_source.html#l00728">llvm::CmpInst::FCMP_UNO</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00265">llvm::AArch64CC::GE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00267">llvm::AArch64CC::GT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00263">llvm::AArch64CC::HI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00268">llvm::AArch64CC::LE</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00264">llvm::AArch64CC::LS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00266">llvm::AArch64CC::LT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00259">llvm::AArch64CC::MI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00256">llvm::AArch64CC::NE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00260">llvm::AArch64CC::PL</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00262">llvm::AArch64CC::VC</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00261">llvm::AArch64CC::VS</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01365">changeFPCCToANDAArch64CC()</a>.</p>

</div>
</div>
<a id="a79aef281242f8877523e32b6a669356e" name="a79aef281242f8877523e32b6a669356e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79aef281242f8877523e32b6a669356e">&#9670;&#160;</a></span>changeICMPPredToAArch64CC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> changeICMPPredToAArch64CC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a></td>          <td class="paramname"><span class="paramname"><em>P</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01280">1280</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00255">llvm::AArch64CC::EQ</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00265">llvm::AArch64CC::GE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00267">llvm::AArch64CC::GT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00263">llvm::AArch64CC::HI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00257">llvm::AArch64CC::HS</a>, <a class="el" href="InstrTypes_8h_source.html#l00739">llvm::CmpInst::ICMP_EQ</a>, <a class="el" href="InstrTypes_8h_source.html#l00740">llvm::CmpInst::ICMP_NE</a>, <a class="el" href="InstrTypes_8h_source.html#l00746">llvm::CmpInst::ICMP_SGE</a>, <a class="el" href="InstrTypes_8h_source.html#l00745">llvm::CmpInst::ICMP_SGT</a>, <a class="el" href="InstrTypes_8h_source.html#l00748">llvm::CmpInst::ICMP_SLE</a>, <a class="el" href="InstrTypes_8h_source.html#l00747">llvm::CmpInst::ICMP_SLT</a>, <a class="el" href="InstrTypes_8h_source.html#l00742">llvm::CmpInst::ICMP_UGE</a>, <a class="el" href="InstrTypes_8h_source.html#l00741">llvm::CmpInst::ICMP_UGT</a>, <a class="el" href="InstrTypes_8h_source.html#l00744">llvm::CmpInst::ICMP_ULE</a>, <a class="el" href="InstrTypes_8h_source.html#l00743">llvm::CmpInst::ICMP_ULT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00268">llvm::AArch64CC::LE</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00258">llvm::AArch64CC::LO</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00264">llvm::AArch64CC::LS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00266">llvm::AArch64CC::LT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00256">llvm::AArch64CC::NE</a>, and <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.</p>

</div>
</div>
<a id="a9acef535219004fa4c89f4f996343b6f" name="a9acef535219004fa4c89f4f996343b6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9acef535219004fa4c89f4f996343b6f">&#9670;&#160;</a></span>copySubReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> copySubReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>I</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RBI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>SrcReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>To</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>SubReg</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper function for selectCopy. </p>
<p>Inserts a subregister copy from <code>SrcReg</code> to <code>*To</code>.</p>
<p>E.g "To = COPY SrcReg:SubReg" </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00859">859</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00385">llvm::MachineIRBuilder::buildInstr()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00129">llvm::RegisterBankInfo::constrainGenericRegister()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="Register_8h_source.html#l00126">llvm::Register::isValid()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00056">llvm::MachineOperand::setReg()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00942">selectCopy()</a>.</p>

</div>
</div>
<a id="aafa6584a25c261a3300bcadca8073518" name="aafa6584a25c261a3300bcadca8073518"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafa6584a25c261a3300bcadca8073518">&#9670;&#160;</a></span>createDTuple()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Register.html">Register</a> createDTuple </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Regs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MIB</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create a tuple of D-registers using the registers in <code>Regs</code>. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00660">660</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00640">createTuple()</a>.</p>

</div>
</div>
<a id="af01e8bd1c1aba89ed27081450bb0d9e8" name="af01e8bd1c1aba89ed27081450bb0d9e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af01e8bd1c1aba89ed27081450bb0d9e8">&#9670;&#160;</a></span>createQTuple()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Register.html">Register</a> createQTuple </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Regs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MIB</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create a tuple of Q-registers using the registers in <code>Regs</code>. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00669">669</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00640">createTuple()</a>.</p>

</div>
</div>
<a id="afb7df659747f14484e642788c2fe6788" name="afb7df659747f14484e642788c2fe6788"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb7df659747f14484e642788c2fe6788">&#9670;&#160;</a></span>createTuple()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Register.html">Register</a> createTuple </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Regs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>RegClassIDs</em>[], </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>SubRegs</em>[], </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MIB</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create a REG_SEQUENCE instruction using the registers in <code>Regs</code>. </p>
<p>Helper function for functions like createDTuple and createQTuple.</p>
<p><code>RegClassIDs</code> - The list of register class IDs available for some tuple of a scalar class. E.g. QQRegClassID, QQQRegClassID, QQQQRegClassID. This is expected to contain between 2 and 4 tuple classes.</p>
<p><code>SubRegs</code> - The list of subregister classes associated with each register class ID in <code>RegClassIDs</code>. E.g., QQRegClassID should use the qsub0 subregister class. The index of each subregister class is expected to correspond with the index of each register class.</p>
<dl class="section return"><dt>Returns</dt><dd>Either the destination register of REG_SEQUENCE instruction that was created, or the 0th element of <code>Regs</code> if <code>Regs</code> contains a single element. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00640">640</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00385">llvm::MachineIRBuilder::buildInstr()</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00273">llvm::MachineIRBuilder::getMF()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00127">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00660">createDTuple()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00669">createQTuple()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00313">llvm::RISCVDAGToDAGISel::selectVLSEG()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00356">llvm::RISCVDAGToDAGISel::selectVLSEGFF()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00401">llvm::RISCVDAGToDAGISel::selectVLXSEG()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00455">llvm::RISCVDAGToDAGISel::selectVSSEG()</a>, and <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00487">llvm::RISCVDAGToDAGISel::selectVSXSEG()</a>.</p>

</div>
</div>
<a id="aafb37937e5f21c12443bd5278264d08b" name="aafb37937e5f21c12443bd5278264d08b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafb37937e5f21c12443bd5278264d08b">&#9670;&#160;</a></span>fixupPHIOpBanks()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> fixupPHIOpBanks </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64RegisterBankInfo.html">AArch64RegisterBankInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RBI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l06862">6862</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00288">llvm::MachineIRBuilder::buildCopy()</a>, <a class="el" href="STLExtras_8h_source.html#l00386">llvm::drop_begin()</a>, <a class="el" href="ilist__node_8h_source.html#l00082">llvm::ilist_node_impl&lt; OptionsT &gt;::getIterator()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MachineIRBuilder_8h_source.html#l00317">llvm::MachineIRBuilder::setInsertPt()</a>.</p>

</div>
</div>
<a id="af6194171586d2f1e13eb57765226d48a" name="af6194171586d2f1e13eb57765226d48a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6194171586d2f1e13eb57765226d48a">&#9670;&#160;</a></span>getImmedFromMO()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::optional&lt; <a class="el" href="classuint64__t.html">uint64_t</a> &gt; getImmedFromMO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Root</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00677">677</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00558">llvm::MachineOperand::getCImm()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00409">llvm::getIConstantVRegValWithLookThrough()</a>, <a class="el" href="MachineOperand_8h_source.html#l00553">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00243">llvm::MachineOperand::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00366">llvm::MachineOperand::getReg()</a>, <a class="el" href="Constants_8h_source.html#l00141">llvm::ConstantInt::getZExtValue()</a>, <a class="el" href="MachineOperand_8h_source.html#l00330">llvm::MachineOperand::isCImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00328">llvm::MachineOperand::isImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00326">llvm::MachineOperand::isReg()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="af872da5b171c5a24305ffa536fda2be0" name="af872da5b171c5a24305ffa536fda2be0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af872da5b171c5a24305ffa536fda2be0">&#9670;&#160;</a></span>getInsertVecEltOpInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; getInsertVecEltOpInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>EltSize</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return an &lt;Opcode, SubregIndex&gt; pair to do an vector elt insert of a given size and RB. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l04434">4434</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="adba6b0f5197cda6e31725e3309fb7cb0" name="adba6b0f5197cda6e31725e3309fb7cb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adba6b0f5197cda6e31725e3309fb7cb0">&#9670;&#160;</a></span>getLaneCopyOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> getLaneCopyOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CopyOpc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ExtractSubReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>EltSize</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l04077">4077</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, and <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>.</p>

</div>
</div>
<a id="aa50c3403efb5a9bf58dee7bc4927f303" name="aa50c3403efb5a9bf58dee7bc4927f303"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa50c3403efb5a9bf58dee7bc4927f303">&#9670;&#160;</a></span>getMinClassForRegBank()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * getMinClassForRegBank </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>SizeInBits</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>GetAllRegSet</em><span class="paramdefsep"> = </span><span class="paramdefval">false</span></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given a register bank, and size in bits, return the smallest register class that can represent that combination. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00550">550</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00885">getRegClassesForCopy()</a>, and <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00942">selectCopy()</a>.</p>

</div>
</div>
<a id="a496c2822a80bc1f575e662e247f61d77" name="a496c2822a80bc1f575e662e247f61d77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a496c2822a80bc1f575e662e247f61d77">&#9670;&#160;</a></span>getMinSizeForRegBank()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> getMinSizeForRegBank </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RB</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the minimum size the given register bank can hold. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00614">614</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00942">selectCopy()</a>.</p>

</div>
</div>
<a id="a1cb20ca947002d194a0220677583167f" name="a1cb20ca947002d194a0220677583167f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cb20ca947002d194a0220677583167f">&#9670;&#160;</a></span>getRegClassesForCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::pair&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * &gt; getRegClassesForCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>I</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TII</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RBI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper function to get the source and destination register classes for a copy. </p>
<p>Returns a std::pair containing the source register class for the copy, and the destination register class for the copy. If a register class cannot be determined, then it will be nullptr. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00885">885</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00550">getMinClassForRegBank()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00493">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00942">selectCopy()</a>.</p>

</div>
</div>
<a id="ac27317e513ca940053ef5778f920269f" name="ac27317e513ca940053ef5778f920269f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac27317e513ca940053ef5778f920269f">&#9670;&#160;</a></span>getShiftTypeForInst()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a> getShiftTypeForInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given a shift instruction, return the correct shift type for that instruction. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l06564">6564</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AddressingModes_8h_source.html#l00037">llvm::AArch64_AM::ASR</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00034">llvm::AArch64_AM::InvalidShiftExtend</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00035">llvm::AArch64_AM::LSL</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00036">llvm::AArch64_AM::LSR</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="AArch64AddressingModes_8h_source.html#l00038">llvm::AArch64_AM::ROR</a>.</p>

</div>
</div>
<a id="a902b09cfe1ad72267169b4f08909f680" name="a902b09cfe1ad72267169b4f08909f680"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a902b09cfe1ad72267169b4f08909f680">&#9670;&#160;</a></span>getSubRegForClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> getSubRegForClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>SubReg</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the correct subregister to use for a given register class. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00586">586</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00942">selectCopy()</a>.</p>

</div>
</div>
<a id="a376f5aa1990808e8e65cc77dd462c677" name="a376f5aa1990808e8e65cc77dd462c677"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a376f5aa1990808e8e65cc77dd462c677">&#9670;&#160;</a></span>getTestBitReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Register.html">Register</a> getTestBitReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint64__t.html">uint64_t</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Bit</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Invert</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return a register which can be used as a bit to test in a TB(N)Z. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01392">1392</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00461">llvm::getDefIgnoringCopies()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00409">llvm::getIConstantVRegValWithLookThrough()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineSink_8cpp_source.html#l01627">Reg</a>, and <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>.</p>

</div>
</div>
<a id="a513ea914cd36aae44b9f09ebdfafbae6" name="a513ea914cd36aae44b9f09ebdfafbae6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a513ea914cd36aae44b9f09ebdfafbae6">&#9670;&#160;</a></span>getVectorShiftImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::optional&lt; int64_t &gt; getVectorShiftImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the element immediate value of a vector shift operand if found. </p>
<p>This needs to detect a splat-like operation, e.g. a G_BUILD_VECTOR. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01785">1785</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html#l00035">llvm::AArch64GISelUtils::getAArch64VectorSplatScalar()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01794">getVectorSHLImm()</a>.</p>

</div>
</div>
<a id="afd426d485b9c084cfeb540c87018b219" name="afd426d485b9c084cfeb540c87018b219"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd426d485b9c084cfeb540c87018b219">&#9670;&#160;</a></span>getVectorSHLImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::optional&lt; int64_t &gt; getVectorSHLImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a></td>          <td class="paramname"><span class="paramname"><em>SrcTy</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Matches and returns the shift immediate value for a SHL instruction given a shift operand. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01794">1794</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01785">getVectorShiftImm()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="abfe88c5c35b927527bbf2475bbf28416" name="abfe88c5c35b927527bbf2475bbf28416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfe88c5c35b927527bbf2475bbf28416">&#9670;&#160;</a></span>isSignExtendShiftType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isSignExtendShiftType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a></td>          <td class="paramname"><span class="paramname"><em>Type</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l06088">6088</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AddressingModes_8h_source.html#l00046">llvm::AArch64_AM::SXTB</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00047">llvm::AArch64_AM::SXTH</a>, and <a class="el" href="AArch64AddressingModes_8h_source.html#l00048">llvm::AArch64_AM::SXTW</a>.</p>

</div>
</div>
<a id="a8e3929f9a80e9ff6d48e35bba3e2d600" name="a8e3929f9a80e9ff6d48e35bba3e2d600"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e3929f9a80e9ff6d48e35bba3e2d600">&#9670;&#160;</a></span>selectBinaryOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> selectBinaryOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>GenericOpc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>RegBankID</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>OpSize</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Select the AArch64 opcode for the basic binary operation <code>GenericOpc</code> (such as G_OR or G_SDIV), appropriate for the register bank <code>RegBankID</code> and of size <code>OpSize</code>. </p>
<dl class="section return"><dt>Returns</dt><dd><code>GenericOpc</code> if the combination is unsupported. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00750">750</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

</div>
</div>
<a id="a933b079df28c77f3850ed1edf94c6ed8" name="a933b079df28c77f3850ed1edf94c6ed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a933b079df28c77f3850ed1edf94c6ed8">&#9670;&#160;</a></span>selectCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> selectCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>I</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TII</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RBI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00942">942</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00123">llvm::MachineInstrBuilder::addUse()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00288">llvm::MachineIRBuilder::buildCopy()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00129">llvm::RegisterBankInfo::constrainGenericRegister()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00859">copySubReg()</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00550">getMinClassForRegBank()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00614">getMinSizeForRegBank()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00885">getRegClassesForCopy()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00493">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00586">getSubRegForClass()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="Register_8h_source.html#l00097">llvm::Register::isPhysical()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00942">selectCopy()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00056">llvm::MachineOperand::setReg()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00942">selectCopy()</a>.</p>

</div>
</div>
<a id="ab328c242b91fe2bc4d6d0797761fdea1" name="ab328c242b91fe2bc4d6d0797761fdea1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab328c242b91fe2bc4d6d0797761fdea1">&#9670;&#160;</a></span>selectDebugInstr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> selectDebugInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>I</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RBI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00913">913</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00129">llvm::RegisterBankInfo::constrainGenericRegister()</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a18c672925e05a23b72838be961003fc7" name="a18c672925e05a23b72838be961003fc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18c672925e05a23b72838be961003fc7">&#9670;&#160;</a></span>selectFPConvOpc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> selectFPConvOpc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>GenericOpc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a></td>          <td class="paramname"><span class="paramname"><em>DstTy</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a></td>          <td class="paramname"><span class="paramname"><em>SrcTy</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01033">1033</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

</div>
</div>
<a id="a61d01252826372b1ec3aefc12e0c23d1" name="a61d01252826372b1ec3aefc12e0c23d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61d01252826372b1ec3aefc12e0c23d1">&#9670;&#160;</a></span>selectLoadStoreUIOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> selectLoadStoreUIOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>GenericOpc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>RegBankID</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>OpSize</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Select the AArch64 opcode for the G_LOAD or G_STORE operation <code>GenericOpc</code>, appropriate for the (value) register bank <code>RegBankID</code> and of memory access size <code>OpSize</code>. </p>
<p>This returns the variant with the base+unsigned-immediate addressing mode (e.g., LDRXui). </p><dl class="section return"><dt>Returns</dt><dd><code>GenericOpc</code> if the combination is unsupported. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00821">821</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="ARCInstrInfo_8cpp_source.html#l00058">isStore()</a>.</p>

</div>
</div>
<a id="ac3419b7821dce4fc2e3a6f4a96b7dbaa" name="ac3419b7821dce4fc2e3a6f4a96b7dbaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3419b7821dce4fc2e3a6f4a96b7dbaa">&#9670;&#160;</a></span>unsupportedBinOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> unsupportedBinOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>I</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64RegisterBankInfo.html">AArch64RegisterBankInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RBI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check whether <code>I</code> is a currently unsupported binary operation: </p>
<ul>
<li>it has an unsized type</li>
<li>an operand is not a vreg</li>
<li>all operands are not in the same bank These are checks that should someday live in the verifier, but right now, these are mostly limitations of the aarch64 selector. </li>
</ul>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00704">704</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 22:51:50 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
