// Seed: 3165435812
module module_0 #(
    parameter id_3 = 32'd29,
    parameter id_9 = 32'd82
) (
    input id_1
);
  assign id_1 = 1;
  reg id_2;
  function reg _id_3(id_4);
    #1 id_2 <= id_3;
  endfunction
  logic id_5;
  reg   id_6 = 1'b0 & 1'd0;
  reg id_7 = id_2, id_8, _id_9 = 1, id_10 = id_7;
  reg id_11;
  assign id_7#(1) = 1'h0;
  initial id_11[1] <= #id_12 id_12[id_3];
  task id_13;
    id_6 <= 1;
  endtask
  reg id_14;
  assign id_12 = id_9;
  logic id_15;
  logic id_16, id_17;
  logic id_18 = id_13;
  logic id_19;
  assign id_9.id_12 = 1'd0;
  type_30(
      1'b0 / id_2
  );
  always begin
    begin
      if (1) SystemTFIdentifier(1);
      else #1 id_14 <= 1;
      if (id_10[id_9]) id_4 <= "" - 1;
      id_11 <= #1 1;
    end
  end
endmodule
`define pp_1 0
module module_1 #(
    parameter id_1 = 32'd15,
    parameter id_2 = 32'd70,
    parameter id_3 = 32'd13
) (
    output _id_2
);
  assign id_2 = 1'b0;
  type_7 _id_3 (
      .id_0(),
      .id_1(1),
      .id_2(id_2)
  );
  logic id_4;
  assign id_3 = id_2;
  always begin
    @({id_2}) id_2 = id_3;
  end
  initial id_1 = id_3 & id_4;
  assign id_1[id_2] = id_3;
  logic id_5 = 1;
  logic [1 'b0][{  id_3[id_2 : 1 'b0] {  id_1  }  }] id_6 = 1;
endmodule
