In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libLLVMAggressiveInstCombine.a_clang_-Os:

AggressiveInstCombine.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>:
       0:	sub	sp, sp, #0xa0
       4:	stp	x29, x30, [sp, #112]
       8:	stp	x22, x21, [sp, #128]
       c:	stp	x20, x19, [sp, #144]
      10:	add	x29, sp, #0x70
      14:	mov	x0, x2
      18:	mov	x20, x2
      1c:	mov	x21, x1
      20:	mov	x19, x8
      24:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
      28:	mov	x22, x0
      2c:	mov	x0, x20
      30:	mov	x1, x21
      34:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
      38:	mov	x2, x0
      3c:	mov	x0, x21
      40:	mov	x1, x22
      44:	bl	134 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE>
      48:	tbz	w0, #0, 11c <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE+0x11c>
      4c:	adrp	x9, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
      50:	ldr	d0, [x9]
      54:	mov	x8, sp
      58:	add	x9, x8, #0x28
      5c:	add	x20, x8, #0x38
      60:	add	x8, x8, #0x60
      64:	str	wzr, [sp, #32]
      68:	stp	xzr, x9, [sp]
      6c:	str	x9, [sp, #16]
      70:	stp	xzr, x8, [sp, #56]
      74:	str	x8, [sp, #72]
      78:	str	d0, [sp, #24]
      7c:	str	d0, [sp, #80]
      80:	str	wzr, [sp, #88]
      84:	adrp	x1, 0 <_ZN4llvm11CFGAnalyses6SetKeyE>
      88:	ldr	x1, [x1]
      8c:	mov	x0, sp
      90:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
      94:	adrp	x1, 0 <_ZN4llvm9AAManager3KeyE>
      98:	ldr	x1, [x1]
      9c:	mov	x0, sp
      a0:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
      a4:	adrp	x1, 0 <_ZN4llvm9GlobalsAA3KeyE>
      a8:	ldr	x1, [x1]
      ac:	mov	x0, sp
      b0:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
      b4:	add	x1, x19, #0x28
      b8:	mov	x3, sp
      bc:	mov	w2, #0x2                   	// #2
      c0:	mov	x0, x19
      c4:	bl	0 <_ZN4llvm19SmallPtrSetImplBaseC2EPPKvjOS0_>
      c8:	add	x0, x19, #0x38
      cc:	add	x1, x19, #0x60
      d0:	mov	w2, #0x2                   	// #2
      d4:	mov	x3, x20
      d8:	bl	0 <_ZN4llvm19SmallPtrSetImplBaseC2EPPKvjOS0_>
      dc:	ldp	x8, x0, [sp, #64]
      e0:	cmp	x0, x8
      e4:	b.eq	ec <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE+0xec>  // b.none
      e8:	bl	0 <free>
      ec:	ldr	x8, [sp, #56]
      f0:	ldp	x9, x0, [sp, #8]
      f4:	add	x8, x8, #0x1
      f8:	cmp	x0, x9
      fc:	str	x8, [sp, #56]
     100:	b.eq	108 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE+0x108>  // b.none
     104:	bl	0 <free>
     108:	ldp	x20, x19, [sp, #144]
     10c:	ldp	x22, x21, [sp, #128]
     110:	ldp	x29, x30, [sp, #112]
     114:	add	sp, sp, #0xa0
     118:	ret
     11c:	mov	x8, x19
     120:	ldp	x20, x19, [sp, #144]
     124:	ldp	x22, x21, [sp, #128]
     128:	ldp	x29, x30, [sp, #112]
     12c:	add	sp, sp, #0xa0
     130:	b	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>

0000000000000134 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE>:
     134:	stp	x29, x30, [sp, #-96]!
     138:	stp	x28, x27, [sp, #16]
     13c:	stp	x26, x25, [sp, #32]
     140:	stp	x24, x23, [sp, #48]
     144:	stp	x22, x21, [sp, #64]
     148:	stp	x20, x19, [sp, #80]
     14c:	mov	x29, sp
     150:	sub	sp, sp, #0x250
     154:	mov	x22, x0
     158:	ldr	x0, [x0, #40]
     15c:	mov	x21, x2
     160:	mov	x19, x1
     164:	bl	0 <_ZNK4llvm6Module13getDataLayoutEv>
     168:	adrp	x8, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     16c:	ldr	d0, [x8]
     170:	add	x20, sp, #0x40
     174:	stp	x19, x0, [sp, #64]
     178:	add	x9, x20, #0x28
     17c:	add	x0, x20, #0x50
     180:	mov	w1, wzr
     184:	str	x21, [sp, #32]
     188:	stp	x21, x9, [sp, #80]
     18c:	str	d0, [sp, #96]
     190:	stp	xzr, xzr, [sp, #136]
     194:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     198:	add	x0, sp, #0x40
     19c:	mov	x1, x22
     1a0:	stp	xzr, xzr, [sp, #176]
     1a4:	str	xzr, [sp, #192]
     1a8:	bl	0 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE>
     1ac:	ldr	x19, [x22, #80]
     1b0:	add	x8, x22, #0x48
     1b4:	mov	w21, w0
     1b8:	str	x8, [sp, #40]
     1bc:	cmp	x8, x19
     1c0:	b.eq	ee4 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xdb0>  // b.none
     1c4:	add	x8, sp, #0x108
     1c8:	sub	x9, x29, #0x50
     1cc:	add	x8, x8, #0x8
     1d0:	sub	x10, x29, #0x68
     1d4:	adrp	x24, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     1d8:	str	x8, [sp, #56]
     1dc:	add	x8, x9, #0x8
     1e0:	mov	w20, wzr
     1e4:	add	x24, x24, #0x0
     1e8:	mov	w25, #0x18                  	// #24
     1ec:	str	x8, [sp, #24]
     1f0:	add	x8, x10, #0x8
     1f4:	str	x22, [sp]
     1f8:	str	w21, [sp, #12]
     1fc:	str	x8, [sp, #16]
     200:	ldrb	w8, [x19]
     204:	tbnz	w8, #2, fa0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xe6c>
     208:	ldr	x0, [sp, #32]
     20c:	sub	x8, x19, #0x18
     210:	cmp	x19, #0x0
     214:	csel	x28, xzr, x8, eq  // eq = none
     218:	mov	x1, x28
     21c:	bl	0 <_ZNK4llvm17DominatorTreeBaseINS_10BasicBlockELb0EE7getNodeEPKS1_>
     220:	str	x19, [sp, #48]
     224:	cbz	x0, e80 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xd4c>
     228:	ldr	x8, [x28, #40]!
     22c:	and	x21, x8, #0xfffffffffffffff8
     230:	cmp	x28, x21
     234:	b.eq	e80 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xd4c>  // b.none
     238:	ldrb	w8, [x21]
     23c:	tbnz	w8, #2, f60 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xe2c>
     240:	sub	x8, x21, #0x18
     244:	cmp	x21, #0x0
     248:	csel	x27, xzr, x8, eq  // eq = none
     24c:	sub	x0, x29, #0x50
     250:	mov	x1, x27
     254:	sturb	wzr, [x29, #-78]
     258:	sturh	wzr, [x29, #-80]
     25c:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     260:	tbz	w0, #0, 26c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x138>
     264:	mov	w26, #0x1                   	// #1
     268:	b	28c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x158>
     26c:	sub	x0, x29, #0x50
     270:	mov	x1, x27
     274:	sturb	wzr, [x29, #-78]
     278:	sturh	wzr, [x29, #-80]
     27c:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     280:	mov	w26, wzr
     284:	mov	w22, wzr
     288:	tbz	w0, #0, 400 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x2cc>
     28c:	ldr	x0, [x27]
     290:	bl	0 <_ZNK4llvm4Type19getScalarSizeInBitsEv>
     294:	mov	w1, w0
     298:	ldr	x0, [sp, #56]
     29c:	mov	x2, xzr
     2a0:	mov	w3, wzr
     2a4:	str	xzr, [sp, #264]
     2a8:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     2ac:	strb	w26, [sp, #288]
     2b0:	strb	wzr, [sp, #289]
     2b4:	ldrb	w8, [x27, #16]
     2b8:	sub	w8, w8, #0x25
     2bc:	cmp	w8, #0x12
     2c0:	b.cs	f80 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xe4c>  // b.hs, b.nlast
     2c4:	cbz	w26, 2e8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1b4>
     2c8:	add	x1, sp, #0x108
     2cc:	mov	x0, x27
     2d0:	bl	119c <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps>
     2d4:	ldrb	w8, [sp, #289]
     2d8:	mov	w22, wzr
     2dc:	cbz	w8, 3e8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x2b4>
     2e0:	tbnz	w0, #0, 2f8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1c4>
     2e4:	b	3e8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x2b4>
     2e8:	ldur	x0, [x27, #-48]
     2ec:	add	x1, sp, #0x108
     2f0:	bl	119c <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps>
     2f4:	tbz	w0, #0, 370 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x23c>
     2f8:	sub	x0, x29, #0x50
     2fc:	mov	x1, x27
     300:	mov	x2, xzr
     304:	mov	x3, xzr
     308:	mov	x4, xzr
     30c:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     310:	ldr	x0, [x27]
     314:	ldr	x1, [sp, #56]
     318:	bl	0 <_ZN4llvm11ConstantInt3getEPNS_4TypeERKNS_5APIntE>
     31c:	ldr	x19, [sp, #264]
     320:	mov	x23, x0
     324:	sub	x0, x29, #0x68
     328:	mov	x1, x24
     32c:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     330:	sub	x0, x29, #0x50
     334:	sub	x3, x29, #0x68
     338:	mov	x1, x19
     33c:	mov	x2, x23
     340:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     344:	mov	x19, x0
     348:	sub	x0, x29, #0x68
     34c:	mov	x1, x24
     350:	cbz	w26, 378 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x244>
     354:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     358:	sub	x0, x29, #0x50
     35c:	sub	x4, x29, #0x68
     360:	mov	w1, #0x20                  	// #32
     364:	mov	x2, x19
     368:	mov	x3, x23
     36c:	b	398 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x264>
     370:	mov	w22, wzr
     374:	b	3e8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x2b4>
     378:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     37c:	ldr	x0, [x19]
     380:	bl	0 <_ZN4llvm8Constant12getNullValueEPNS_4TypeE>
     384:	mov	x3, x0
     388:	sub	x0, x29, #0x50
     38c:	sub	x4, x29, #0x68
     390:	mov	w1, #0x21                  	// #33
     394:	mov	x2, x19
     398:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     39c:	ldr	x23, [x27]
     3a0:	mov	x19, x0
     3a4:	sub	x0, x29, #0x68
     3a8:	mov	x1, x24
     3ac:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     3b0:	sub	x0, x29, #0x50
     3b4:	sub	x4, x29, #0x68
     3b8:	mov	w1, #0x27                  	// #39
     3bc:	mov	x2, x19
     3c0:	mov	x3, x23
     3c4:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     3c8:	mov	x1, x0
     3cc:	mov	x0, x27
     3d0:	bl	0 <_ZN4llvm5Value18replaceAllUsesWithEPS0_>
     3d4:	ldur	x1, [x29, #-80]
     3d8:	cbz	x1, 3e4 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x2b0>
     3dc:	sub	x0, x29, #0x50
     3e0:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
     3e4:	mov	w22, #0x1                   	// #1
     3e8:	ldr	w8, [sp, #280]
     3ec:	cmp	w8, #0x41
     3f0:	b.cc	400 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x2cc>  // b.lo, b.ul, b.last
     3f4:	ldr	x0, [sp, #272]
     3f8:	cbz	x0, 400 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x2cc>
     3fc:	bl	0 <_ZdaPv>
     400:	ldrb	w9, [x27, #16]
     404:	cmp	w9, #0x4f
     408:	b.ne	44c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x318>  // b.any
     40c:	ldr	w19, [x27, #20]
     410:	and	w8, w19, #0xfffffff
     414:	cmp	w8, #0x2
     418:	b.ne	454 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x320>  // b.any
     41c:	ldr	x0, [x27]
     420:	bl	0 <_ZNK4llvm4Type19getScalarSizeInBitsEv>
     424:	mov	w8, w0
     428:	fmov	d0, x8
     42c:	cnt	v0.8b, v0.8b
     430:	uaddlv	h0, v0.8b
     434:	fmov	w8, s0
     438:	cmp	w8, #0x1
     43c:	b.ne	454 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x320>  // b.any
     440:	tbnz	w19, #30, 460 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x32c>
     444:	sub	x8, x27, #0x30
     448:	b	464 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x330>
     44c:	mov	w8, wzr
     450:	b	618 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x4e4>
     454:	mov	w8, wzr
     458:	mov	w9, #0x4f                  	// #79
     45c:	b	618 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x4e4>
     460:	ldur	x8, [x27, #-8]
     464:	ldr	x26, [x8]
     468:	ldr	x23, [x8, #24]
     46c:	add	x1, sp, #0xf0
     470:	sub	x2, x29, #0x78
     474:	mov	x0, x26
     478:	bl	12b8 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_>
     47c:	cbz	w0, 498 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x364>
     480:	ldr	x8, [sp, #240]
     484:	cmp	x8, x23
     488:	b.ne	498 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x364>  // b.any
     48c:	mov	w19, w0
     490:	mov	x26, x23
     494:	b	4cc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x398>
     498:	add	x1, sp, #0xf0
     49c:	sub	x2, x29, #0x78
     4a0:	mov	x0, x23
     4a4:	bl	12b8 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_>
     4a8:	mov	w8, wzr
     4ac:	cbz	w0, 614 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x4e0>
     4b0:	ldr	x9, [sp, #240]
     4b4:	cmp	x9, x26
     4b8:	b.ne	614 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x4e0>  // b.any
     4bc:	orr	w8, w0, #0x1
     4c0:	mov	w19, w0
     4c4:	cmp	w8, #0x83
     4c8:	b.ne	fbc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xe88>  // b.any
     4cc:	ldr	w8, [x27, #20]
     4d0:	tbnz	w8, #30, 4e4 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x3b0>
     4d4:	and	x9, x8, #0xfffffff
     4d8:	mneg	x9, x9, x25
     4dc:	add	x10, x27, x9
     4e0:	b	4e8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x3b4>
     4e4:	ldur	x10, [x27, #-8]
     4e8:	ldr	w9, [x27, #56]
     4ec:	cmp	x26, x23
     4f0:	cset	w11, eq  // eq = none
     4f4:	madd	x10, x9, x25, x10
     4f8:	add	x10, x10, w11, uxtw #3
     4fc:	ldr	x0, [x10, #8]
     500:	tbnz	w8, #30, 514 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x3e0>
     504:	and	w8, w8, #0xfffffff
     508:	mneg	x8, x8, x25
     50c:	add	x8, x27, x8
     510:	b	518 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x3e4>
     514:	ldur	x8, [x27, #-8]
     518:	cmp	x26, x23
     51c:	cset	w10, ne  // ne = any
     520:	madd	x8, x9, x25, x8
     524:	add	x8, x8, w10, uxtw #3
     528:	ldr	x24, [x8, #8]
     52c:	bl	0 <_ZNK4llvm10BasicBlock13getTerminatorEv>
     530:	ldur	x25, [x29, #-120]
     534:	ldr	x23, [x27, #40]
     538:	mov	x1, x0
     53c:	sub	x8, x29, #0x88
     540:	sub	x0, x29, #0x50
     544:	stp	x8, x25, [x29, #-80]
     548:	stp	x23, x24, [x29, #-56]
     54c:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     550:	mov	w8, wzr
     554:	tbz	w0, #0, 608 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x4d4>
     558:	ldur	w9, [x29, #-136]
     55c:	adrp	x24, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     560:	add	x24, x24, #0x0
     564:	cmp	w9, #0x20
     568:	b.ne	610 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x4dc>  // b.any
     56c:	mov	x0, x23
     570:	bl	0 <_ZNK4llvm10BasicBlock19getFirstInsertionPtEv>
     574:	mov	x2, x0
     578:	sub	x0, x29, #0x50
     57c:	mov	x1, x23
     580:	mov	x3, xzr
     584:	mov	x4, xzr
     588:	mov	x5, xzr
     58c:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     590:	mov	x0, x27
     594:	bl	0 <_ZNK4llvm11Instruction9getModuleEv>
     598:	ldr	x8, [x27]
     59c:	add	x2, sp, #0x108
     5a0:	mov	w3, #0x1                   	// #1
     5a4:	mov	w1, w19
     5a8:	str	x8, [sp, #264]
     5ac:	bl	0 <_ZN4llvm9Intrinsic14getDeclarationEPNS_6ModuleEjNS_8ArrayRefIPNS_4TypeEEE>
     5b0:	mov	x19, x0
     5b4:	sub	x0, x29, #0x68
     5b8:	mov	x1, x24
     5bc:	stp	x26, x26, [sp, #264]
     5c0:	str	x25, [sp, #280]
     5c4:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     5c8:	sub	x0, x29, #0x50
     5cc:	add	x2, sp, #0x108
     5d0:	sub	x4, x29, #0x68
     5d4:	mov	w3, #0x3                   	// #3
     5d8:	mov	x1, x19
     5dc:	mov	x5, xzr
     5e0:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     5e4:	mov	x1, x0
     5e8:	mov	x0, x27
     5ec:	bl	0 <_ZN4llvm5Value18replaceAllUsesWithEPS0_>
     5f0:	ldur	x1, [x29, #-80]
     5f4:	cbz	x1, 600 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x4cc>
     5f8:	sub	x0, x29, #0x50
     5fc:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
     600:	mov	w8, #0x1                   	// #1
     604:	b	610 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x4dc>
     608:	adrp	x24, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     60c:	add	x24, x24, #0x0
     610:	mov	w25, #0x18                  	// #24
     614:	ldrb	w9, [x27, #16]
     618:	orr	w10, w20, w22
     61c:	cmp	w9, #0x32
     620:	orr	w26, w10, w8
     624:	b.ne	7a8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x674>  // b.any
     628:	ldr	x0, [x27]
     62c:	ldrb	w8, [x0, #8]
     630:	cmp	w8, #0x10
     634:	b.ne	644 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x510>  // b.any
     638:	ldr	x8, [x0, #16]
     63c:	ldr	x8, [x8]
     640:	ldrb	w8, [x8, #8]
     644:	cmp	w8, #0xb
     648:	b.ne	7a8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x674>  // b.any
     64c:	bl	0 <_ZNK4llvm4Type19getScalarSizeInBitsEv>
     650:	sub	w8, w0, #0x9
     654:	cmp	w8, #0x77
     658:	mov	w20, wzr
     65c:	b.hi	7ac <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x678>  // b.pmore
     660:	mov	w19, w0
     664:	and	w8, w0, #0x7
     668:	cbnz	w8, 7ac <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x678>
     66c:	mov	w8, #0x55                  	// #85
     670:	mov	w20, #0x8                   	// #8
     674:	stur	x8, [x29, #-80]
     678:	sub	x8, x29, #0x78
     67c:	sub	x1, x29, #0x50
     680:	mov	w0, w19
     684:	stur	w20, [x29, #-72]
     688:	bl	0 <_ZN4llvm5APInt8getSplatEjRKS0_>
     68c:	ldur	w8, [x29, #-72]
     690:	cmp	w8, #0x41
     694:	b.cc	6a4 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x570>  // b.lo, b.ul, b.last
     698:	ldur	x0, [x29, #-80]
     69c:	cbz	x0, 6a4 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x570>
     6a0:	bl	0 <_ZdaPv>
     6a4:	mov	w8, #0x33                  	// #51
     6a8:	stur	x8, [x29, #-80]
     6ac:	sub	x8, x29, #0x88
     6b0:	sub	x1, x29, #0x50
     6b4:	mov	w0, w19
     6b8:	stur	w20, [x29, #-72]
     6bc:	bl	0 <_ZN4llvm5APInt8getSplatEjRKS0_>
     6c0:	ldur	w8, [x29, #-72]
     6c4:	cmp	w8, #0x41
     6c8:	b.cc	6d8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x5a4>  // b.lo, b.ul, b.last
     6cc:	ldur	x0, [x29, #-80]
     6d0:	cbz	x0, 6d8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x5a4>
     6d4:	bl	0 <_ZdaPv>
     6d8:	mov	w8, #0xf                   	// #15
     6dc:	stur	x8, [x29, #-80]
     6e0:	sub	x8, x29, #0x98
     6e4:	sub	x1, x29, #0x50
     6e8:	mov	w0, w19
     6ec:	stur	w20, [x29, #-72]
     6f0:	bl	0 <_ZN4llvm5APInt8getSplatEjRKS0_>
     6f4:	ldur	w8, [x29, #-72]
     6f8:	cmp	w8, #0x41
     6fc:	b.cc	70c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x5d8>  // b.lo, b.ul, b.last
     700:	ldur	x0, [x29, #-80]
     704:	cbz	x0, 70c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x5d8>
     708:	bl	0 <_ZdaPv>
     70c:	mov	w8, #0x1                   	// #1
     710:	stur	x8, [x29, #-80]
     714:	sub	x8, x29, #0xa8
     718:	sub	x1, x29, #0x50
     71c:	mov	w0, w19
     720:	stur	w20, [x29, #-72]
     724:	bl	0 <_ZN4llvm5APInt8getSplatEjRKS0_>
     728:	ldur	w8, [x29, #-72]
     72c:	cmp	w8, #0x41
     730:	b.cc	740 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x60c>  // b.lo, b.ul, b.last
     734:	ldur	x0, [x29, #-80]
     738:	cbz	x0, 740 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x60c>
     73c:	bl	0 <_ZdaPv>
     740:	sub	w2, w19, #0x8
     744:	sub	x0, x29, #0xb8
     748:	mov	w1, w19
     74c:	mov	w3, wzr
     750:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     754:	mov	x0, x27
     758:	mov	w1, wzr
     75c:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     760:	mov	x23, x0
     764:	mov	w1, #0x1                   	// #1
     768:	mov	x0, x27
     76c:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     770:	ldur	w9, [x29, #-160]
     774:	mov	x19, x0
     778:	cmp	w9, #0x40
     77c:	stur	w9, [x29, #-200]
     780:	b.hi	7c4 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x690>  // b.pmore
     784:	ldur	x8, [x29, #-168]
     788:	sub	x10, x29, #0xc0
     78c:	stur	wzr, [x29, #-200]
     790:	str	w9, [sp, #272]
     794:	stur	x10, [x29, #-80]
     798:	stur	x8, [x29, #-208]
     79c:	str	x8, [sp, #264]
     7a0:	stur	w9, [x29, #-64]
     7a4:	b	7f8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x6c4>
     7a8:	mov	w20, wzr
     7ac:	ldr	x8, [x21]
     7b0:	orr	w20, w26, w20
     7b4:	and	x21, x8, #0xfffffffffffffff8
     7b8:	cmp	x28, x21
     7bc:	b.ne	238 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x104>  // b.any
     7c0:	b	e80 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xd4c>
     7c4:	sub	x0, x29, #0xd0
     7c8:	sub	x1, x29, #0xa8
     7cc:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
     7d0:	ldur	w9, [x29, #-200]
     7d4:	ldur	x8, [x29, #-208]
     7d8:	sub	x10, x29, #0xc0
     7dc:	stur	wzr, [x29, #-200]
     7e0:	cmp	w9, #0x40
     7e4:	stur	x10, [x29, #-80]
     7e8:	str	w9, [sp, #272]
     7ec:	str	x8, [sp, #264]
     7f0:	stur	w9, [x29, #-64]
     7f4:	b.hi	800 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x6cc>  // b.pmore
     7f8:	stur	x8, [x29, #-72]
     7fc:	b	80c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x6d8>
     800:	ldr	x0, [sp, #24]
     804:	add	x1, sp, #0x108
     808:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
     80c:	sub	x0, x29, #0x50
     810:	mov	x1, x23
     814:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     818:	tbz	w0, #0, 838 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x704>
     81c:	ldur	w8, [x29, #-176]
     820:	cmp	w8, #0x40
     824:	stur	w8, [x29, #-216]
     828:	b.hi	840 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x70c>  // b.pmore
     82c:	ldur	x9, [x29, #-184]
     830:	stur	x9, [x29, #-224]
     834:	b	854 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x720>
     838:	mov	w19, wzr
     83c:	b	8a0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x76c>
     840:	sub	x0, x29, #0xe0
     844:	sub	x1, x29, #0xb8
     848:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
     84c:	ldur	w8, [x29, #-216]
     850:	ldur	x9, [x29, #-224]
     854:	sub	x0, x29, #0x68
     858:	mov	x1, x19
     85c:	stur	wzr, [x29, #-216]
     860:	stur	w8, [x29, #-96]
     864:	stur	x9, [x29, #-104]
     868:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     86c:	ldur	w8, [x29, #-96]
     870:	mov	w19, w0
     874:	cmp	w8, #0x41
     878:	b.cc	888 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x754>  // b.lo, b.ul, b.last
     87c:	ldur	x0, [x29, #-104]
     880:	cbz	x0, 888 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x754>
     884:	bl	0 <_ZdaPv>
     888:	ldur	w8, [x29, #-216]
     88c:	cmp	w8, #0x41
     890:	b.cc	8a0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x76c>  // b.lo, b.ul, b.last
     894:	ldur	x0, [x29, #-224]
     898:	cbz	x0, 8a0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x76c>
     89c:	bl	0 <_ZdaPv>
     8a0:	ldur	w8, [x29, #-64]
     8a4:	cmp	w8, #0x41
     8a8:	b.cc	8b8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x784>  // b.lo, b.ul, b.last
     8ac:	ldur	x0, [x29, #-72]
     8b0:	cbz	x0, 8b8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x784>
     8b4:	bl	0 <_ZdaPv>
     8b8:	ldr	w8, [sp, #272]
     8bc:	cmp	w8, #0x41
     8c0:	b.cc	8d0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x79c>  // b.lo, b.ul, b.last
     8c4:	ldr	x0, [sp, #264]
     8c8:	cbz	x0, 8d0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x79c>
     8cc:	bl	0 <_ZdaPv>
     8d0:	ldur	w8, [x29, #-200]
     8d4:	cmp	w8, #0x41
     8d8:	b.cc	8e8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x7b4>  // b.lo, b.ul, b.last
     8dc:	ldur	x0, [x29, #-208]
     8e0:	cbz	x0, 8e8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x7b4>
     8e4:	bl	0 <_ZdaPv>
     8e8:	tbz	w19, #0, d4c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xc18>
     8ec:	mov	w8, #0x40                  	// #64
     8f0:	str	w8, [sp, #280]
     8f4:	ldur	w8, [x29, #-144]
     8f8:	ldur	x19, [x29, #-192]
     8fc:	sub	x9, x29, #0xe8
     900:	mov	w10, #0x4                   	// #4
     904:	cmp	w8, #0x40
     908:	stp	x9, x10, [sp, #264]
     90c:	str	x9, [sp, #288]
     910:	stur	w8, [x29, #-240]
     914:	b.hi	924 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x7f0>  // b.pmore
     918:	ldur	x9, [x29, #-152]
     91c:	stur	x9, [x29, #-248]
     920:	b	938 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x804>
     924:	sub	x0, x29, #0xf8
     928:	sub	x1, x29, #0x98
     92c:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
     930:	ldur	w8, [x29, #-240]
     934:	ldur	x9, [x29, #-248]
     938:	sub	x0, x29, #0x50
     93c:	add	x1, sp, #0x108
     940:	sub	x2, x29, #0x68
     944:	stur	wzr, [x29, #-240]
     948:	stur	w8, [x29, #-96]
     94c:	stur	x9, [x29, #-104]
     950:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     954:	sub	x0, x29, #0x50
     958:	mov	x1, x19
     95c:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     960:	ldur	w8, [x29, #-40]
     964:	mov	w19, w0
     968:	cmp	w8, #0x41
     96c:	b.cc	97c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x848>  // b.lo, b.ul, b.last
     970:	ldur	x0, [x29, #-48]
     974:	cbz	x0, 97c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x848>
     978:	bl	0 <_ZdaPv>
     97c:	ldur	w8, [x29, #-64]
     980:	cmp	w8, #0x41
     984:	b.cc	994 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x860>  // b.lo, b.ul, b.last
     988:	ldur	x0, [x29, #-72]
     98c:	cbz	x0, 994 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x860>
     990:	bl	0 <_ZdaPv>
     994:	ldur	w8, [x29, #-96]
     998:	cmp	w8, #0x41
     99c:	b.cc	9ac <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x878>  // b.lo, b.ul, b.last
     9a0:	ldur	x0, [x29, #-104]
     9a4:	cbz	x0, 9ac <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x878>
     9a8:	bl	0 <_ZdaPv>
     9ac:	ldur	w8, [x29, #-240]
     9b0:	cmp	w8, #0x41
     9b4:	b.cc	9c4 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x890>  // b.lo, b.ul, b.last
     9b8:	ldur	x0, [x29, #-248]
     9bc:	cbz	x0, 9c4 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x890>
     9c0:	bl	0 <_ZdaPv>
     9c4:	ldr	w8, [sp, #280]
     9c8:	cmp	w8, #0x41
     9cc:	b.cc	9dc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x8a8>  // b.lo, b.ul, b.last
     9d0:	ldr	x0, [sp, #272]
     9d4:	cbz	x0, 9dc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x8a8>
     9d8:	bl	0 <_ZdaPv>
     9dc:	tbz	w19, #0, d4c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xc18>
     9e0:	ldur	w9, [x29, #-128]
     9e4:	ldur	x19, [x29, #-232]
     9e8:	cmp	w9, #0x40
     9ec:	str	w9, [sp, #312]
     9f0:	b.hi	a18 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x8e4>  // b.pmore
     9f4:	ldur	x8, [x29, #-136]
     9f8:	sub	x10, x29, #0x100
     9fc:	str	wzr, [sp, #312]
     a00:	str	w9, [sp, #328]
     a04:	stur	x10, [x29, #-104]
     a08:	str	x8, [sp, #304]
     a0c:	str	x8, [sp, #320]
     a10:	stur	w9, [x29, #-88]
     a14:	b	a4c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x918>
     a18:	add	x0, sp, #0x130
     a1c:	sub	x1, x29, #0x88
     a20:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
     a24:	ldr	w9, [sp, #312]
     a28:	ldr	x8, [sp, #304]
     a2c:	sub	x10, x29, #0x100
     a30:	str	wzr, [sp, #312]
     a34:	cmp	w9, #0x40
     a38:	stur	x10, [x29, #-104]
     a3c:	str	w9, [sp, #328]
     a40:	str	x8, [sp, #320]
     a44:	stur	w9, [x29, #-88]
     a48:	b.hi	a54 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x920>  // b.pmore
     a4c:	stur	x8, [x29, #-96]
     a50:	b	a60 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x92c>
     a54:	ldr	x0, [sp, #16]
     a58:	add	x1, sp, #0x140
     a5c:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
     a60:	ldur	w8, [x29, #-128]
     a64:	mov	w9, #0x40                  	// #64
     a68:	str	w9, [sp, #256]
     a6c:	sub	x9, x29, #0x100
     a70:	str	x9, [sp, #240]
     a74:	mov	w9, #0x2                   	// #2
     a78:	cmp	w8, #0x40
     a7c:	str	x9, [sp, #248]
     a80:	str	w8, [sp, #216]
     a84:	b.hi	a94 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x960>  // b.pmore
     a88:	ldur	x9, [x29, #-136]
     a8c:	str	x9, [sp, #208]
     a90:	b	aa8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x974>
     a94:	add	x0, sp, #0xd0
     a98:	sub	x1, x29, #0x88
     a9c:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
     aa0:	ldr	w8, [sp, #216]
     aa4:	ldr	x9, [sp, #208]
     aa8:	add	x0, sp, #0x108
     aac:	add	x1, sp, #0xf0
     ab0:	add	x2, sp, #0xe0
     ab4:	str	wzr, [sp, #216]
     ab8:	str	w8, [sp, #232]
     abc:	str	x9, [sp, #224]
     ac0:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     ac4:	sub	x0, x29, #0x50
     ac8:	sub	x1, x29, #0x68
     acc:	add	x2, sp, #0x108
     ad0:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     ad4:	sub	x0, x29, #0x50
     ad8:	mov	x1, x19
     adc:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     ae0:	ldur	w8, [x29, #-24]
     ae4:	mov	w23, w0
     ae8:	cmp	w8, #0x41
     aec:	b.cc	afc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x9c8>  // b.lo, b.ul, b.last
     af0:	ldur	x0, [x29, #-32]
     af4:	cbz	x0, afc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x9c8>
     af8:	bl	0 <_ZdaPv>
     afc:	ldur	w8, [x29, #-40]
     b00:	cmp	w8, #0x41
     b04:	b.cc	b14 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x9e0>  // b.lo, b.ul, b.last
     b08:	ldur	x0, [x29, #-48]
     b0c:	cbz	x0, b14 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x9e0>
     b10:	bl	0 <_ZdaPv>
     b14:	ldur	w8, [x29, #-64]
     b18:	cmp	w8, #0x41
     b1c:	b.cc	b2c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x9f8>  // b.lo, b.ul, b.last
     b20:	ldur	x0, [x29, #-72]
     b24:	cbz	x0, b2c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x9f8>
     b28:	bl	0 <_ZdaPv>
     b2c:	ldr	w8, [sp, #296]
     b30:	cmp	w8, #0x41
     b34:	b.cc	b44 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xa10>  // b.lo, b.ul, b.last
     b38:	ldr	x0, [sp, #288]
     b3c:	cbz	x0, b44 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xa10>
     b40:	bl	0 <_ZdaPv>
     b44:	ldr	w8, [sp, #280]
     b48:	cmp	w8, #0x41
     b4c:	b.cc	b5c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xa28>  // b.lo, b.ul, b.last
     b50:	ldr	x0, [sp, #272]
     b54:	cbz	x0, b5c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xa28>
     b58:	bl	0 <_ZdaPv>
     b5c:	ldr	w8, [sp, #232]
     b60:	cmp	w8, #0x41
     b64:	b.cc	b74 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xa40>  // b.lo, b.ul, b.last
     b68:	ldr	x0, [sp, #224]
     b6c:	cbz	x0, b74 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xa40>
     b70:	bl	0 <_ZdaPv>
     b74:	ldr	w8, [sp, #216]
     b78:	cmp	w8, #0x41
     b7c:	b.cc	b8c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xa58>  // b.lo, b.ul, b.last
     b80:	ldr	x0, [sp, #208]
     b84:	cbz	x0, b8c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xa58>
     b88:	bl	0 <_ZdaPv>
     b8c:	ldr	w8, [sp, #256]
     b90:	cmp	w8, #0x41
     b94:	b.cc	ba4 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xa70>  // b.lo, b.ul, b.last
     b98:	ldr	x0, [sp, #248]
     b9c:	cbz	x0, ba4 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xa70>
     ba0:	bl	0 <_ZdaPv>
     ba4:	ldur	w8, [x29, #-88]
     ba8:	cmp	w8, #0x41
     bac:	b.cc	bbc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xa88>  // b.lo, b.ul, b.last
     bb0:	ldur	x0, [x29, #-96]
     bb4:	cbz	x0, bbc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xa88>
     bb8:	bl	0 <_ZdaPv>
     bbc:	ldr	w8, [sp, #328]
     bc0:	cmp	w8, #0x41
     bc4:	b.cc	bd4 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xaa0>  // b.lo, b.ul, b.last
     bc8:	ldr	x0, [sp, #320]
     bcc:	cbz	x0, bd4 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xaa0>
     bd0:	bl	0 <_ZdaPv>
     bd4:	ldr	w8, [sp, #312]
     bd8:	cmp	w8, #0x41
     bdc:	b.cc	bec <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xab8>  // b.lo, b.ul, b.last
     be0:	ldr	x0, [sp, #304]
     be4:	cbz	x0, bec <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xab8>
     be8:	bl	0 <_ZdaPv>
     bec:	tbz	w23, #0, d4c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xc18>
     bf0:	ldur	x1, [x29, #-256]
     bf4:	add	x8, sp, #0xe0
     bf8:	stur	x8, [x29, #-104]
     bfc:	add	x8, sp, #0xc8
     c00:	sub	x0, x29, #0x68
     c04:	stur	x8, [x29, #-96]
     c08:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     c0c:	tbz	w0, #0, d4c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xc18>
     c10:	ldr	x9, [sp, #224]
     c14:	ldur	w8, [x29, #-112]
     c18:	ldr	x19, [sp, #200]
     c1c:	mov	w10, #0x40                  	// #64
     c20:	str	x9, [sp, #264]
     c24:	mov	w9, #0x1                   	// #1
     c28:	cmp	w8, #0x40
     c2c:	str	w10, [sp, #280]
     c30:	str	x9, [sp, #272]
     c34:	str	w8, [sp, #328]
     c38:	b.hi	c48 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xb14>  // b.pmore
     c3c:	ldur	x9, [x29, #-120]
     c40:	str	x9, [sp, #320]
     c44:	b	c5c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xb28>
     c48:	add	x0, sp, #0x140
     c4c:	sub	x1, x29, #0x78
     c50:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
     c54:	ldr	w8, [sp, #328]
     c58:	ldr	x9, [sp, #320]
     c5c:	sub	x0, x29, #0x50
     c60:	add	x1, sp, #0x108
     c64:	add	x2, sp, #0xf0
     c68:	str	wzr, [sp, #328]
     c6c:	str	w8, [sp, #248]
     c70:	str	x9, [sp, #240]
     c74:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     c78:	sub	x0, x29, #0x50
     c7c:	mov	x1, x19
     c80:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     c84:	ldur	w8, [x29, #-48]
     c88:	mov	w19, w0
     c8c:	cmp	w8, #0x41
     c90:	b.cc	ca0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xb6c>  // b.lo, b.ul, b.last
     c94:	ldur	x0, [x29, #-56]
     c98:	cbz	x0, ca0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xb6c>
     c9c:	bl	0 <_ZdaPv>
     ca0:	ldur	w8, [x29, #-64]
     ca4:	cmp	w8, #0x41
     ca8:	b.cc	cb8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xb84>  // b.lo, b.ul, b.last
     cac:	ldur	x0, [x29, #-72]
     cb0:	cbz	x0, cb8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xb84>
     cb4:	bl	0 <_ZdaPv>
     cb8:	ldr	w8, [sp, #248]
     cbc:	cmp	w8, #0x41
     cc0:	b.cc	cd0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xb9c>  // b.lo, b.ul, b.last
     cc4:	ldr	x0, [sp, #240]
     cc8:	cbz	x0, cd0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xb9c>
     ccc:	bl	0 <_ZdaPv>
     cd0:	ldr	w8, [sp, #328]
     cd4:	cmp	w8, #0x41
     cd8:	b.cc	ce8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xbb4>  // b.lo, b.ul, b.last
     cdc:	ldr	x0, [sp, #320]
     ce0:	cbz	x0, ce8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xbb4>
     ce4:	bl	0 <_ZdaPv>
     ce8:	ldr	w8, [sp, #280]
     cec:	cmp	w8, #0x41
     cf0:	b.cc	d00 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xbcc>  // b.lo, b.ul, b.last
     cf4:	ldr	x0, [sp, #272]
     cf8:	cbz	x0, d00 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xbcc>
     cfc:	bl	0 <_ZdaPv>
     d00:	tbz	w19, #0, d4c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xc18>
     d04:	adrp	x8, 0 <_ZN4llvm9DebugFlagE>
     d08:	ldr	x8, [x8]
     d0c:	ldrb	w8, [x8]
     d10:	cbz	w8, df0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xcbc>
     d14:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     d18:	add	x0, x0, #0x0
     d1c:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
     d20:	tbz	w0, #0, df0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xcbc>
     d24:	bl	0 <_ZN4llvm4dbgsEv>
     d28:	ldp	x9, x8, [x0, #16]
     d2c:	sub	x9, x9, x8
     d30:	cmp	x9, #0x1d
     d34:	b.hi	dcc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xc98>  // b.pmore
     d38:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     d3c:	mov	w2, #0x1e                  	// #30
     d40:	add	x1, x1, #0x0
     d44:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     d48:	b	df0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xcbc>
     d4c:	mov	w20, wzr
     d50:	ldur	w8, [x29, #-176]
     d54:	cmp	w8, #0x41
     d58:	b.cc	d68 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xc34>  // b.lo, b.ul, b.last
     d5c:	ldur	x0, [x29, #-184]
     d60:	cbz	x0, d68 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xc34>
     d64:	bl	0 <_ZdaPv>
     d68:	ldur	w8, [x29, #-160]
     d6c:	cmp	w8, #0x41
     d70:	b.cc	d80 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xc4c>  // b.lo, b.ul, b.last
     d74:	ldur	x0, [x29, #-168]
     d78:	cbz	x0, d80 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xc4c>
     d7c:	bl	0 <_ZdaPv>
     d80:	ldur	w8, [x29, #-144]
     d84:	cmp	w8, #0x41
     d88:	b.cc	d98 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xc64>  // b.lo, b.ul, b.last
     d8c:	ldur	x0, [x29, #-152]
     d90:	cbz	x0, d98 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xc64>
     d94:	bl	0 <_ZdaPv>
     d98:	ldur	w8, [x29, #-128]
     d9c:	cmp	w8, #0x41
     da0:	b.cc	db0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xc7c>  // b.lo, b.ul, b.last
     da4:	ldur	x0, [x29, #-136]
     da8:	cbz	x0, db0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xc7c>
     dac:	bl	0 <_ZdaPv>
     db0:	ldur	w8, [x29, #-112]
     db4:	cmp	w8, #0x41
     db8:	b.cc	7ac <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x678>  // b.lo, b.ul, b.last
     dbc:	ldur	x0, [x29, #-120]
     dc0:	cbz	x0, 7ac <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x678>
     dc4:	bl	0 <_ZdaPv>
     dc8:	b	7ac <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x678>
     dcc:	adrp	x9, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     dd0:	add	x9, x9, #0x0
     dd4:	ldur	q0, [x9, #14]
     dd8:	ldr	q1, [x9]
     ddc:	stur	q0, [x8, #14]
     de0:	str	q1, [x8]
     de4:	ldr	x8, [x0, #24]
     de8:	add	x8, x8, #0x1e
     dec:	str	x8, [x0, #24]
     df0:	sub	x0, x29, #0x50
     df4:	mov	x1, x27
     df8:	mov	x2, xzr
     dfc:	mov	x3, xzr
     e00:	mov	x4, xzr
     e04:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     e08:	mov	x0, x27
     e0c:	bl	0 <_ZNK4llvm11Instruction9getModuleEv>
     e10:	ldr	x8, [x27]
     e14:	add	x2, sp, #0x108
     e18:	mov	w1, #0x27                  	// #39
     e1c:	mov	w3, #0x1                   	// #1
     e20:	str	x8, [sp, #264]
     e24:	bl	0 <_ZN4llvm9Intrinsic14getDeclarationEPNS_6ModuleEjNS_8ArrayRefIPNS_4TypeEEE>
     e28:	ldr	x8, [sp, #224]
     e2c:	mov	x19, x0
     e30:	add	x0, sp, #0x108
     e34:	mov	x1, x24
     e38:	stur	x8, [x29, #-104]
     e3c:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     e40:	sub	x0, x29, #0x50
     e44:	sub	x2, x29, #0x68
     e48:	add	x4, sp, #0x108
     e4c:	mov	w3, #0x1                   	// #1
     e50:	mov	x1, x19
     e54:	mov	x5, xzr
     e58:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     e5c:	mov	x1, x0
     e60:	mov	x0, x27
     e64:	bl	0 <_ZN4llvm5Value18replaceAllUsesWithEPS0_>
     e68:	ldur	x1, [x29, #-80]
     e6c:	cbz	x1, e78 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xd44>
     e70:	sub	x0, x29, #0x50
     e74:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
     e78:	mov	w20, #0x1                   	// #1
     e7c:	b	d50 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xc1c>
     e80:	ldp	x8, x19, [sp, #40]
     e84:	ldr	x19, [x19, #8]
     e88:	cmp	x8, x19
     e8c:	b.ne	200 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xcc>  // b.any
     e90:	tbz	w20, #0, eec <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xdb8>
     e94:	ldr	x8, [sp]
     e98:	ldr	w21, [sp, #12]
     e9c:	ldr	x19, [x8, #80]
     ea0:	ldr	x8, [sp, #40]
     ea4:	cmp	x8, x19
     ea8:	b.eq	ef8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xdc4>  // b.none
     eac:	add	x20, sp, #0x40
     eb0:	ldrb	w8, [x19]
     eb4:	tbnz	w8, #2, fa0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xe6c>
     eb8:	sub	x8, x19, #0x18
     ebc:	cmp	x19, #0x0
     ec0:	csel	x0, xzr, x8, eq  // eq = none
     ec4:	mov	x1, xzr
     ec8:	bl	0 <_ZN4llvm27SimplifyInstructionsInBlockEPNS_10BasicBlockEPKNS_17TargetLibraryInfoE>
     ecc:	ldr	x19, [x19, #8]
     ed0:	ldr	x8, [sp, #40]
     ed4:	cmp	x8, x19
     ed8:	b.ne	eb0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xd7c>  // b.any
     edc:	mov	w19, #0x1                   	// #1
     ee0:	b	f00 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xdcc>
     ee4:	mov	w19, wzr
     ee8:	b	f00 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xdcc>
     eec:	ldr	w21, [sp, #12]
     ef0:	mov	w19, wzr
     ef4:	b	efc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xdc8>
     ef8:	mov	w19, #0x1                   	// #1
     efc:	add	x20, sp, #0x40
     f00:	ldr	x0, [sp, #176]
     f04:	add	x20, x20, #0x18
     f08:	cbz	x0, f10 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xddc>
     f0c:	bl	0 <_ZdlPv>
     f10:	ldr	x0, [sp, #152]
     f14:	orr	w19, w21, w19
     f18:	bl	0 <_ZdlPv>
     f1c:	ldr	x8, [sp, #144]
     f20:	ldr	x0, [sp, #88]
     f24:	add	x9, x20, #0x10
     f28:	add	x8, x8, #0x1
     f2c:	cmp	x0, x9
     f30:	str	x8, [sp, #144]
     f34:	b.eq	f3c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xe08>  // b.none
     f38:	bl	0 <free>
     f3c:	and	w0, w19, #0x1
     f40:	add	sp, sp, #0x250
     f44:	ldp	x20, x19, [sp, #80]
     f48:	ldp	x22, x21, [sp, #64]
     f4c:	ldp	x24, x23, [sp, #48]
     f50:	ldp	x26, x25, [sp, #32]
     f54:	ldp	x28, x27, [sp, #16]
     f58:	ldp	x29, x30, [sp], #96
     f5c:	ret
     f60:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     f64:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     f68:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     f6c:	add	x0, x0, #0x0
     f70:	add	x1, x1, #0x0
     f74:	add	x3, x3, #0x0
     f78:	mov	w2, #0x8b                  	// #139
     f7c:	bl	0 <__assert_fail>
     f80:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     f84:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     f88:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     f8c:	add	x0, x0, #0x0
     f90:	add	x1, x1, #0x0
     f94:	add	x3, x3, #0x0
     f98:	mov	w2, #0x108                 	// #264
     f9c:	bl	0 <__assert_fail>
     fa0:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     fa4:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     fa8:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     fac:	add	x0, x0, #0x0
     fb0:	add	x1, x1, #0x0
     fb4:	add	x3, x3, #0x0
     fb8:	b	f78 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xe44>
     fbc:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     fc0:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     fc4:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     fc8:	add	x0, x0, #0x0
     fcc:	add	x1, x1, #0x0
     fd0:	add	x3, x3, #0x0
     fd4:	mov	w2, #0x74                  	// #116
     fd8:	bl	0 <__assert_fail>

0000000000000fdc <_ZN4llvm46initializeAggressiveInstCombinerLegacyPassPassERNS_12PassRegistryE>:
     fdc:	sub	sp, sp, #0x20
     fe0:	stp	x29, x30, [sp, #16]
     fe4:	add	x29, sp, #0x10
     fe8:	str	x0, [sp, #8]
     fec:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     ff0:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     ff4:	add	x0, x0, #0x0
     ff8:	add	x1, x1, #0x0
     ffc:	add	x2, sp, #0x8
    1000:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1004:	ldp	x29, x30, [sp, #16]
    1008:	add	sp, sp, #0x20
    100c:	ret

0000000000001010 <_ZL50initializeAggressiveInstCombinerLegacyPassPassOnceRN4llvm12PassRegistryE>:
    1010:	stp	x29, x30, [sp, #-32]!
    1014:	stp	x20, x19, [sp, #16]
    1018:	mov	x29, sp
    101c:	mov	x19, x0
    1020:	bl	0 <_ZN4llvm38initializeDominatorTreeWrapperPassPassERNS_12PassRegistryE>
    1024:	mov	x0, x19
    1028:	bl	0 <_ZN4llvm42initializeTargetLibraryInfoWrapperPassPassERNS_12PassRegistryE>
    102c:	mov	w0, #0x50                  	// #80
    1030:	bl	0 <_Znwm>
    1034:	adrp	x8, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1038:	add	x8, x8, #0x0
    103c:	mov	w9, #0x21                  	// #33
    1040:	adrp	x10, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1044:	add	x10, x10, #0x0
    1048:	stp	x8, x9, [x0]
    104c:	mov	w8, #0x16                  	// #22
    1050:	stp	x10, x8, [x0, #16]
    1054:	adrp	x8, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1058:	add	x8, x8, #0x0
    105c:	str	x8, [x0, #32]
    1060:	adrp	x8, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1064:	mov	x20, x0
    1068:	add	x8, x8, #0x0
    106c:	strh	wzr, [x0, #40]
    1070:	strb	wzr, [x0, #42]
    1074:	stp	xzr, xzr, [x0, #48]
    1078:	stp	xzr, x8, [x0, #64]
    107c:	mov	w2, #0x1                   	// #1
    1080:	mov	x0, x19
    1084:	mov	x1, x20
    1088:	bl	0 <_ZN4llvm12PassRegistry12registerPassERKNS_8PassInfoEb>
    108c:	mov	x0, x20
    1090:	ldp	x20, x19, [sp, #16]
    1094:	ldp	x29, x30, [sp], #32
    1098:	ret

000000000000109c <_ZN4llvm31initializeAggressiveInstCombineERNS_12PassRegistryE>:
    109c:	sub	sp, sp, #0x20
    10a0:	stp	x29, x30, [sp, #16]
    10a4:	add	x29, sp, #0x10
    10a8:	str	x0, [sp, #8]
    10ac:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    10b0:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    10b4:	add	x0, x0, #0x0
    10b8:	add	x1, x1, #0x0
    10bc:	add	x2, sp, #0x8
    10c0:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    10c4:	ldp	x29, x30, [sp, #16]
    10c8:	add	sp, sp, #0x20
    10cc:	ret

00000000000010d0 <LLVMInitializeAggressiveInstCombiner>:
    10d0:	sub	sp, sp, #0x20
    10d4:	stp	x29, x30, [sp, #16]
    10d8:	add	x29, sp, #0x10
    10dc:	str	x0, [sp, #8]
    10e0:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    10e4:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    10e8:	add	x0, x0, #0x0
    10ec:	add	x1, x1, #0x0
    10f0:	add	x2, sp, #0x8
    10f4:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    10f8:	ldp	x29, x30, [sp, #16]
    10fc:	add	sp, sp, #0x20
    1100:	ret

0000000000001104 <_ZN4llvm32createAggressiveInstCombinerPassEv>:
    1104:	stp	x29, x30, [sp, #-32]!
    1108:	str	x19, [sp, #16]
    110c:	mov	x29, sp
    1110:	mov	w0, #0x20                  	// #32
    1114:	bl	0 <_Znwm>
    1118:	adrp	x8, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    111c:	adrp	x10, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1120:	add	x8, x8, #0x0
    1124:	mov	w9, #0x2                   	// #2
    1128:	add	x10, x10, #0x0
    112c:	mov	x19, x0
    1130:	stp	xzr, x8, [x0, #8]
    1134:	str	w9, [x0, #24]
    1138:	str	x10, [x0]
    113c:	bl	0 <_ZN4llvm12PassRegistry15getPassRegistryEv>
    1140:	str	x0, [x29, #24]
    1144:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1148:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    114c:	add	x0, x0, #0x0
    1150:	add	x1, x1, #0x0
    1154:	add	x2, x29, #0x18
    1158:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    115c:	mov	x0, x19
    1160:	ldr	x19, [sp, #16]
    1164:	ldp	x29, x30, [sp], #32
    1168:	ret

000000000000116c <LLVMAddAggressiveInstCombinerPass>:
    116c:	stp	x29, x30, [sp, #-32]!
    1170:	str	x19, [sp, #16]
    1174:	mov	x29, sp
    1178:	mov	x19, x0
    117c:	bl	1104 <_ZN4llvm32createAggressiveInstCombinerPassEv>
    1180:	ldr	x8, [x19]
    1184:	mov	x1, x0
    1188:	mov	x0, x19
    118c:	ldr	x19, [sp, #16]
    1190:	ldr	x2, [x8, #16]
    1194:	ldp	x29, x30, [sp], #32
    1198:	br	x2

000000000000119c <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps>:
    119c:	sub	sp, sp, #0x60
    11a0:	stp	x29, x30, [sp, #48]
    11a4:	str	x21, [sp, #64]
    11a8:	stp	x20, x19, [sp, #80]
    11ac:	add	x29, sp, #0x30
    11b0:	ldrb	w8, [x1, #24]
    11b4:	mov	x19, x1
    11b8:	mov	x20, x0
    11bc:	cbz	w8, 11e8 <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps+0x4c>
    11c0:	add	x21, x29, #0x18
    11c4:	add	x0, sp, #0x18
    11c8:	mov	x1, x20
    11cc:	str	x21, [sp, #24]
    11d0:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    11d4:	tbz	w0, #0, 1224 <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps+0x88>
    11d8:	mov	w8, #0x1                   	// #1
    11dc:	strb	w8, [x19, #25]
    11e0:	ldr	x0, [x29, #24]
    11e4:	b	1218 <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps+0x7c>
    11e8:	add	x8, x29, #0x18
    11ec:	sub	x9, x29, #0x8
    11f0:	add	x0, sp, #0x18
    11f4:	mov	x1, x20
    11f8:	stp	x8, x9, [sp, #24]
    11fc:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1200:	tbz	w0, #0, 123c <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps+0xa0>
    1204:	ldr	x0, [x29, #24]
    1208:	mov	x1, x19
    120c:	bl	119c <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps>
    1210:	tbz	w0, #0, 129c <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps+0x100>
    1214:	ldur	x0, [x29, #-8]
    1218:	mov	x1, x19
    121c:	bl	119c <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps>
    1220:	b	12a0 <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps+0x104>
    1224:	sub	x8, x29, #0x8
    1228:	add	x0, sp, #0x18
    122c:	mov	x1, x20
    1230:	stp	x21, x8, [sp, #24]
    1234:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1238:	tbnz	w0, #0, 1204 <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps+0x68>
    123c:	add	x8, sp, #0x10
    1240:	add	x9, sp, #0x8
    1244:	add	x0, sp, #0x18
    1248:	mov	x1, x20
    124c:	str	xzr, [sp, #8]
    1250:	stp	x8, x9, [sp, #24]
    1254:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1258:	tbnz	w0, #0, 1260 <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps+0xc4>
    125c:	str	x20, [sp, #16]
    1260:	ldr	x8, [x19]
    1264:	cbnz	x8, 1270 <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps+0xd4>
    1268:	ldr	x8, [sp, #16]
    126c:	str	x8, [x19]
    1270:	ldr	x1, [sp, #8]
    1274:	ldr	w8, [x19, #16]
    1278:	cmp	x1, x8
    127c:	b.cs	129c <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps+0x100>  // b.hs, b.nlast
    1280:	add	x0, x19, #0x8
    1284:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1288:	ldr	x8, [x19]
    128c:	ldr	x9, [sp, #16]
    1290:	cmp	x8, x9
    1294:	cset	w0, eq  // eq = none
    1298:	b	12a0 <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps+0x104>
    129c:	mov	w0, wzr
    12a0:	ldp	x20, x19, [sp, #80]
    12a4:	ldr	x21, [sp, #64]
    12a8:	ldp	x29, x30, [sp, #48]
    12ac:	and	w0, w0, #0x1
    12b0:	add	sp, sp, #0x60
    12b4:	ret

00000000000012b8 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_>:
    12b8:	sub	sp, sp, #0x130
    12bc:	stp	x29, x30, [sp, #256]
    12c0:	stp	x28, x21, [sp, #272]
    12c4:	stp	x20, x19, [sp, #288]
    12c8:	add	x29, sp, #0x100
    12cc:	mov	x21, x0
    12d0:	ldr	x0, [x0]
    12d4:	mov	x19, x2
    12d8:	mov	x20, x1
    12dc:	bl	0 <_ZNK4llvm4Type19getScalarSizeInBitsEv>
    12e0:	sub	x11, x29, #0x8
    12e4:	sub	x12, x29, #0x10
    12e8:	mov	w8, w0
    12ec:	mov	w9, #0x40                  	// #64
    12f0:	sub	x10, x29, #0x20
    12f4:	stp	x11, x12, [sp, #8]
    12f8:	sub	x11, x29, #0x18
    12fc:	add	x0, sp, #0x68
    1300:	add	x1, sp, #0x8
    1304:	add	x2, sp, #0x38
    1308:	stur	w9, [x29, #-48]
    130c:	stur	x8, [x29, #-56]
    1310:	stur	x10, [x29, #-40]
    1314:	str	w9, [sp, #72]
    1318:	stp	x11, x8, [sp, #56]
    131c:	str	x10, [sp, #80]
    1320:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1324:	sub	x0, x29, #0x68
    1328:	add	x1, sp, #0x68
    132c:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1330:	ldr	w8, [sp, #136]
    1334:	cmp	w8, #0x41
    1338:	b.cc	1348 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x90>  // b.lo, b.ul, b.last
    133c:	ldr	x0, [sp, #128]
    1340:	cbz	x0, 1348 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x90>
    1344:	bl	0 <_ZdaPv>
    1348:	ldr	w8, [sp, #72]
    134c:	cmp	w8, #0x41
    1350:	b.cc	1360 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0xa8>  // b.lo, b.ul, b.last
    1354:	ldr	x0, [sp, #64]
    1358:	cbz	x0, 1360 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0xa8>
    135c:	bl	0 <_ZdaPv>
    1360:	sub	x0, x29, #0x68
    1364:	mov	x1, x21
    1368:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    136c:	tbz	w0, #0, 1390 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0xd8>
    1370:	ldur	x8, [x29, #-8]
    1374:	ldur	x9, [x29, #-24]
    1378:	cmp	x8, x9
    137c:	b.ne	1390 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0xd8>  // b.any
    1380:	ldur	x9, [x29, #-16]
    1384:	ldur	x10, [x29, #-32]
    1388:	cmp	x9, x10
    138c:	b.eq	14b8 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x200>  // b.none
    1390:	ldur	w10, [x29, #-48]
    1394:	sub	x8, x29, #0x8
    1398:	sub	x9, x29, #0x10
    139c:	stp	x8, x9, [sp, #40]
    13a0:	sub	x8, x29, #0x18
    13a4:	cmp	w10, #0x40
    13a8:	str	x8, [sp, #8]
    13ac:	str	w10, [sp, #24]
    13b0:	b.hi	13c0 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x108>  // b.pmore
    13b4:	ldur	x8, [x29, #-56]
    13b8:	str	x8, [sp, #16]
    13bc:	b	13d0 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x118>
    13c0:	add	x8, sp, #0x8
    13c4:	add	x0, x8, #0x8
    13c8:	sub	x1, x29, #0x38
    13cc:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
    13d0:	ldur	x8, [x29, #-40]
    13d4:	add	x0, sp, #0x38
    13d8:	add	x1, sp, #0x28
    13dc:	add	x2, sp, #0x8
    13e0:	str	x8, [sp, #32]
    13e4:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    13e8:	add	x0, sp, #0x68
    13ec:	add	x1, sp, #0x38
    13f0:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    13f4:	ldr	w8, [sp, #88]
    13f8:	cmp	w8, #0x41
    13fc:	b.cc	140c <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x154>  // b.lo, b.ul, b.last
    1400:	ldr	x0, [sp, #80]
    1404:	cbz	x0, 140c <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x154>
    1408:	bl	0 <_ZdaPv>
    140c:	ldr	w8, [sp, #24]
    1410:	cmp	w8, #0x41
    1414:	b.cc	1424 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x16c>  // b.lo, b.ul, b.last
    1418:	ldr	x0, [sp, #16]
    141c:	cbz	x0, 1424 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x16c>
    1420:	bl	0 <_ZdaPv>
    1424:	add	x0, sp, #0x68
    1428:	mov	x1, x21
    142c:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1430:	tbz	w0, #0, 1454 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x19c>
    1434:	ldur	x8, [x29, #-8]
    1438:	ldur	x9, [x29, #-24]
    143c:	cmp	x8, x9
    1440:	b.ne	1454 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x19c>  // b.any
    1444:	ldur	x9, [x29, #-16]
    1448:	ldur	x10, [x29, #-32]
    144c:	cmp	x9, x10
    1450:	b.eq	14c8 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x210>  // b.none
    1454:	mov	w19, wzr
    1458:	ldr	w8, [sp, #136]
    145c:	cmp	w8, #0x41
    1460:	b.cc	1470 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x1b8>  // b.lo, b.ul, b.last
    1464:	ldr	x0, [sp, #128]
    1468:	cbz	x0, 1470 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x1b8>
    146c:	bl	0 <_ZdaPv>
    1470:	ldur	w8, [x29, #-72]
    1474:	cmp	w8, #0x41
    1478:	b.cc	1488 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x1d0>  // b.lo, b.ul, b.last
    147c:	ldur	x0, [x29, #-80]
    1480:	cbz	x0, 1488 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x1d0>
    1484:	bl	0 <_ZdaPv>
    1488:	ldur	w8, [x29, #-48]
    148c:	cmp	w8, #0x41
    1490:	b.cc	14a0 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x1e8>  // b.lo, b.ul, b.last
    1494:	ldur	x0, [x29, #-56]
    1498:	cbz	x0, 14a0 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x1e8>
    149c:	bl	0 <_ZdaPv>
    14a0:	mov	w0, w19
    14a4:	ldp	x20, x19, [sp, #288]
    14a8:	ldp	x28, x21, [sp, #272]
    14ac:	ldp	x29, x30, [sp, #256]
    14b0:	add	sp, sp, #0x130
    14b4:	ret
    14b8:	str	x8, [x20]
    14bc:	str	x9, [x19]
    14c0:	mov	w19, #0x82                  	// #130
    14c4:	b	1470 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x1b8>
    14c8:	str	x8, [x20]
    14cc:	str	x9, [x19]
    14d0:	mov	w19, #0x83                  	// #131
    14d4:	b	1458 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x1a0>

00000000000014d8 <_ZN4llvm15callDefaultCtorIN12_GLOBAL__N_132AggressiveInstCombinerLegacyPassEEEPNS_4PassEv>:
    14d8:	stp	x29, x30, [sp, #-32]!
    14dc:	str	x19, [sp, #16]
    14e0:	mov	x29, sp
    14e4:	mov	w0, #0x20                  	// #32
    14e8:	bl	0 <_Znwm>
    14ec:	adrp	x8, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    14f0:	adrp	x10, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    14f4:	add	x8, x8, #0x0
    14f8:	mov	w9, #0x2                   	// #2
    14fc:	add	x10, x10, #0x0
    1500:	mov	x19, x0
    1504:	stp	xzr, x8, [x0, #8]
    1508:	str	w9, [x0, #24]
    150c:	str	x10, [x0]
    1510:	bl	0 <_ZN4llvm12PassRegistry15getPassRegistryEv>
    1514:	str	x0, [x29, #24]
    1518:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    151c:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1520:	add	x0, x0, #0x0
    1524:	add	x1, x1, #0x0
    1528:	add	x2, x29, #0x18
    152c:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1530:	mov	x0, x19
    1534:	ldr	x19, [sp, #16]
    1538:	ldp	x29, x30, [sp], #32
    153c:	ret

0000000000001540 <_ZN12_GLOBAL__N_132AggressiveInstCombinerLegacyPassD0Ev>:
    1540:	stp	x29, x30, [sp, #-32]!
    1544:	str	x19, [sp, #16]
    1548:	mov	x29, sp
    154c:	mov	x19, x0
    1550:	bl	0 <_ZN4llvm4PassD2Ev>
    1554:	mov	x0, x19
    1558:	ldr	x19, [sp, #16]
    155c:	ldp	x29, x30, [sp], #32
    1560:	b	0 <_ZdlPv>

0000000000001564 <_ZNK12_GLOBAL__N_132AggressiveInstCombinerLegacyPass16getAnalysisUsageERN4llvm13AnalysisUsageE>:
    1564:	sub	sp, sp, #0x30
    1568:	stp	x29, x30, [sp, #16]
    156c:	stp	x20, x19, [sp, #32]
    1570:	add	x29, sp, #0x10
    1574:	mov	x0, x1
    1578:	mov	x19, x1
    157c:	bl	0 <_ZN4llvm13AnalysisUsage15setPreservesCFGEv>
    1580:	adrp	x20, 0 <_ZN4llvm24DominatorTreeWrapperPass2IDE>
    1584:	ldr	x20, [x20]
    1588:	mov	x0, x19
    158c:	mov	x1, x20
    1590:	bl	0 <_ZN4llvm13AnalysisUsage13addRequiredIDERc>
    1594:	adrp	x1, 0 <_ZN4llvm28TargetLibraryInfoWrapperPass2IDE>
    1598:	ldr	x1, [x1]
    159c:	mov	x0, x19
    15a0:	bl	0 <_ZN4llvm13AnalysisUsage13addRequiredIDERc>
    15a4:	adrp	x8, 0 <_ZN4llvm20AAResultsWrapperPass2IDE>
    15a8:	ldr	x8, [x8]
    15ac:	add	x19, x19, #0x70
    15b0:	add	x1, sp, #0x8
    15b4:	mov	x0, x19
    15b8:	str	x8, [sp, #8]
    15bc:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    15c0:	adrp	x8, 0 <_ZN4llvm18BasicAAWrapperPass2IDE>
    15c4:	ldr	x8, [x8]
    15c8:	add	x1, sp, #0x8
    15cc:	mov	x0, x19
    15d0:	str	x8, [sp, #8]
    15d4:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    15d8:	add	x1, sp, #0x8
    15dc:	mov	x0, x19
    15e0:	str	x20, [sp, #8]
    15e4:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    15e8:	adrp	x8, 0 <_ZN4llvm20GlobalsAAWrapperPass2IDE>
    15ec:	ldr	x8, [x8]
    15f0:	add	x1, sp, #0x8
    15f4:	mov	x0, x19
    15f8:	str	x8, [sp, #8]
    15fc:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1600:	ldp	x20, x19, [sp, #32]
    1604:	ldp	x29, x30, [sp, #16]
    1608:	add	sp, sp, #0x30
    160c:	ret

0000000000001610 <_ZN12_GLOBAL__N_132AggressiveInstCombinerLegacyPass13runOnFunctionERN4llvm8FunctionE>:
    1610:	stp	x29, x30, [sp, #-48]!
    1614:	str	x21, [sp, #16]
    1618:	stp	x20, x19, [sp, #32]
    161c:	mov	x29, sp
    1620:	mov	x19, x1
    1624:	mov	x20, x0
    1628:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    162c:	mov	x1, x19
    1630:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1634:	mov	x21, x0
    1638:	mov	x0, x20
    163c:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1640:	add	x2, x0, #0x20
    1644:	mov	x0, x19
    1648:	mov	x1, x21
    164c:	ldp	x20, x19, [sp, #32]
    1650:	ldr	x21, [sp, #16]
    1654:	ldp	x29, x30, [sp], #48
    1658:	b	134 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE>

Disassembly of section .text._ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21TargetLibraryAnalysisEEERNT_6ResultERS1_:

0000000000000000 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21TargetLibraryAnalysisEEERNT_6ResultERS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	adrp	x8, 0 <_ZN4llvm21TargetLibraryAnalysis3KeyE>
  14:	ldr	x8, [x8]
  18:	mov	x19, x1
  1c:	add	x1, sp, #0x8
  20:	mov	x2, sp
  24:	mov	x20, x0
  28:	str	x8, [sp, #8]
  2c:	bl	0 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21TargetLibraryAnalysisEEERNT_6ResultERS1_>
  30:	tbz	w0, #0, 5c <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21TargetLibraryAnalysisEEERNT_6ResultERS1_+0x5c>
  34:	adrp	x1, 0 <_ZN4llvm21TargetLibraryAnalysis3KeyE>
  38:	ldr	x1, [x1]
  3c:	mov	x0, x20
  40:	mov	x2, x19
  44:	bl	0 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE13getResultImplEPNS_11AnalysisKeyERS1_>
  48:	ldp	x20, x19, [sp, #32]
  4c:	ldp	x29, x30, [sp, #16]
  50:	add	x0, x0, #0x8
  54:	add	sp, sp, #0x30
  58:	ret
  5c:	adrp	x0, 0 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21TargetLibraryAnalysisEEERNT_6ResultERS1_>
  60:	adrp	x1, 0 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21TargetLibraryAnalysisEEERNT_6ResultERS1_>
  64:	adrp	x3, 0 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21TargetLibraryAnalysisEEERNT_6ResultERS1_>
  68:	add	x0, x0, #0x0
  6c:	add	x1, x1, #0x0
  70:	add	x3, x3, #0x0
  74:	mov	w2, #0x30b                 	// #779
  78:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21DominatorTreeAnalysisEEERNT_6ResultERS1_:

0000000000000000 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21DominatorTreeAnalysisEEERNT_6ResultERS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	adrp	x8, 0 <_ZN4llvm21DominatorTreeAnalysis3KeyE>
  14:	ldr	x8, [x8]
  18:	mov	x19, x1
  1c:	add	x1, sp, #0x8
  20:	mov	x2, sp
  24:	mov	x20, x0
  28:	str	x8, [sp, #8]
  2c:	bl	0 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21DominatorTreeAnalysisEEERNT_6ResultERS1_>
  30:	tbz	w0, #0, 5c <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21DominatorTreeAnalysisEEERNT_6ResultERS1_+0x5c>
  34:	adrp	x1, 0 <_ZN4llvm21DominatorTreeAnalysis3KeyE>
  38:	ldr	x1, [x1]
  3c:	mov	x0, x20
  40:	mov	x2, x19
  44:	bl	0 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE13getResultImplEPNS_11AnalysisKeyERS1_>
  48:	ldp	x20, x19, [sp, #32]
  4c:	ldp	x29, x30, [sp, #16]
  50:	add	x0, x0, #0x8
  54:	add	sp, sp, #0x30
  58:	ret
  5c:	adrp	x0, 0 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21DominatorTreeAnalysisEEERNT_6ResultERS1_>
  60:	adrp	x1, 0 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21DominatorTreeAnalysisEEERNT_6ResultERS1_>
  64:	adrp	x3, 0 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE9getResultINS_21DominatorTreeAnalysisEEERNT_6ResultERS1_>
  68:	add	x0, x0, #0x0
  6c:	add	x1, x1, #0x0
  70:	add	x3, x3, #0x0
  74:	mov	w2, #0x30b                 	// #779
  78:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm17PreservedAnalyses3allEv:

0000000000000000 <_ZN4llvm17PreservedAnalyses3allEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	adrp	x9, 0 <_ZN4llvm17PreservedAnalyses3allEv>
  10:	ldr	d0, [x9]
  14:	mov	x0, x8
  18:	add	x8, x8, #0x28
  1c:	add	x10, x0, #0x60
  20:	str	wzr, [x0, #32]
  24:	stp	xzr, x8, [x0]
  28:	str	x8, [x0, #16]
  2c:	stp	xzr, x10, [x0, #56]
  30:	str	x10, [x0, #72]
  34:	str	d0, [x0, #24]
  38:	str	d0, [x0, #80]
  3c:	str	wzr, [x0, #88]
  40:	adrp	x1, 0 <_ZN4llvm17PreservedAnalyses14AllAnalysesKeyE>
  44:	ldr	x1, [x1]
  48:	add	x8, sp, #0x8
  4c:	bl	0 <_ZN4llvm17PreservedAnalyses3allEv>
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4initEj:

0000000000000000 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4initEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4initEj>
  14:	str	w0, [x19, #24]
  18:	cbz	w0, 3c <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4initEj+0x3c>
  1c:	mov	w8, w0
  20:	lsl	x0, x8, #4
  24:	bl	0 <_Znwm>
  28:	str	x0, [x19, #8]
  2c:	mov	x0, x19
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #32
  38:	b	0 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4initEj>
  3c:	stp	xzr, xzr, [x19, #8]
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E31getMinBucketToReserveForEntriesEj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E31getMinBucketToReserveForEntriesEj>:
   0:	cbz	w1, 40 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E31getMinBucketToReserveForEntriesEj+0x40>
   4:	mov	w9, #0xaaab                	// #43691
   8:	lsl	w8, w1, #2
   c:	movk	w9, #0xaaaa, lsl #16
  10:	umull	x8, w8, w9
  14:	lsr	x8, x8, #33
  18:	add	w8, w8, #0x1
  1c:	orr	x8, x8, x8, lsr #1
  20:	orr	x8, x8, x8, lsr #2
  24:	orr	x8, x8, x8, lsr #4
  28:	orr	x8, x8, x8, lsr #8
  2c:	orr	x8, x8, x8, lsr #16
  30:	lsr	x9, x8, #32
  34:	orr	w8, w9, w8
  38:	add	w0, w8, #0x1
  3c:	ret
  40:	mov	w0, wzr
  44:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E9initEmptyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E9initEmptyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w9, [x0, #24]
   c:	str	xzr, [x0, #16]
  10:	sub	w8, w9, #0x1
  14:	tst	w9, w8
  18:	b.ne	40 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E9initEmptyEv+0x40>  // b.any
  1c:	cbz	w9, 38 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E9initEmptyEv+0x38>
  20:	ldr	x8, [x0, #8]
  24:	lsl	x9, x9, #4
  28:	mov	x10, #0xfffffffffffffff8    	// #-8
  2c:	subs	x9, x9, #0x10
  30:	str	x10, [x8], #16
  34:	b.ne	2c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E9initEmptyEv+0x2c>  // b.any
  38:	ldp	x29, x30, [sp], #16
  3c:	ret
  40:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E9initEmptyEv>
  44:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E9initEmptyEv>
  48:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E9initEmptyEv>
  4c:	add	x0, x0, #0x0
  50:	add	x1, x1, #0x0
  54:	add	x3, x3, #0x0
  58:	mov	w2, #0x15c                 	// #348
  5c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEC2EPNS_11InstructionEPNS_6MDNodeENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEC2EPNS_11InstructionEPNS_6MDNodeENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x23, x0
  18:	mov	x0, x1
  1c:	mov	x19, x4
  20:	mov	x20, x3
  24:	mov	x21, x2
  28:	mov	x22, x1
  2c:	bl	0 <_ZNK4llvm5Value10getContextEv>
  30:	mov	w8, #0x200                 	// #512
  34:	stp	x0, x21, [x23, #24]
  38:	str	wzr, [x23, #40]
  3c:	strb	wzr, [x23, #46]
  40:	stp	x20, x19, [x23, #48]
  44:	stp	xzr, xzr, [x23, #8]
  48:	strh	w8, [x23, #44]
  4c:	str	xzr, [x23]
  50:	mov	x0, x23
  54:	mov	x1, x22
  58:	ldp	x20, x19, [sp, #48]
  5c:	ldp	x22, x21, [sp, #32]
  60:	ldr	x23, [sp, #16]
  64:	ldp	x29, x30, [sp], #64
  68:	b	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEC2EPNS_11InstructionEPNS_6MDNodeENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE>

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #32]
   8:	str	x23, [sp, #48]
   c:	stp	x22, x21, [sp, #64]
  10:	stp	x20, x19, [sp, #80]
  14:	add	x29, sp, #0x20
  18:	cbz	x2, 110 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE+0x110>
  1c:	ldrb	w8, [x2, #16]
  20:	mov	x21, x3
  24:	mov	x22, x2
  28:	mov	x19, x1
  2c:	mov	x20, x0
  30:	cmp	w8, #0x10
  34:	b.hi	88 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE+0x88>  // b.pmore
  38:	cmp	w8, #0xd
  3c:	b.ne	78 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE+0x78>  // b.any
  40:	ldr	w23, [x22, #32]
  44:	add	x0, x22, #0x18
  48:	cmp	w23, #0x40
  4c:	b.hi	6c <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE+0x6c>  // b.pmore
  50:	ldr	x8, [x0]
  54:	neg	x9, x23
  58:	mov	x10, #0xffffffffffffffff    	// #-1
  5c:	lsr	x9, x10, x9
  60:	cmp	x8, x9
  64:	b.ne	78 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE+0x78>  // b.any
  68:	b	d4 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE+0xd4>
  6c:	bl	0 <_ZNK4llvm5APInt25countTrailingOnesSlowCaseEv>
  70:	cmp	w0, w23
  74:	b.eq	d4 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE+0xd4>  // b.none
  78:	cbz	x19, 110 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE+0x110>
  7c:	ldrb	w8, [x19, #16]
  80:	cmp	w8, #0x10
  84:	b.ls	f0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE+0xf0>  // b.plast
  88:	adrp	x1, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE>
  8c:	add	x1, x1, #0x0
  90:	add	x0, sp, #0x8
  94:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE>
  98:	add	x3, sp, #0x8
  9c:	mov	w0, #0x1c                  	// #28
  a0:	mov	x1, x19
  a4:	mov	x2, x22
  a8:	mov	x4, xzr
  ac:	bl	0 <_ZN4llvm14BinaryOperator6CreateENS_11Instruction9BinaryOpsEPNS_5ValueES4_RKNS_5TwineEPS1_>
  b0:	ldp	x3, x4, [x20, #8]
  b4:	mov	x19, x0
  b8:	mov	x0, x20
  bc:	mov	x1, x19
  c0:	mov	x2, x21
  c4:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE>
  c8:	mov	x0, x20
  cc:	mov	x1, x19
  d0:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE>
  d4:	mov	x0, x19
  d8:	ldp	x20, x19, [sp, #80]
  dc:	ldp	x22, x21, [sp, #64]
  e0:	ldr	x23, [sp, #48]
  e4:	ldp	x29, x30, [sp, #32]
  e8:	add	sp, sp, #0x60
  ec:	ret
  f0:	mov	x0, x19
  f4:	mov	x1, x22
  f8:	ldp	x20, x19, [sp, #80]
  fc:	ldp	x22, x21, [sp, #64]
 100:	ldr	x23, [sp, #48]
 104:	ldp	x29, x30, [sp, #32]
 108:	add	sp, sp, #0x60
 10c:	b	0 <_ZN4llvm12ConstantExpr6getAndEPNS_8ConstantES2_>
 110:	adrp	x0, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE>
 114:	adrp	x1, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE>
 118:	adrp	x3, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE>
 11c:	add	x0, x0, #0x0
 120:	add	x1, x1, #0x0
 124:	add	x3, x3, #0x0
 128:	mov	w2, #0x69                  	// #105
 12c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm5TwineC2EPKc:

0000000000000000 <_ZN4llvm5TwineC2EPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x101                 	// #257
   c:	stp	xzr, xzr, [x0]
  10:	strh	w8, [x0, #16]
  14:	ldrb	w8, [x1]
  18:	cbz	w8, 28 <_ZN4llvm5TwineC2EPKc+0x28>
  1c:	mov	w8, #0x3                   	// #3
  20:	str	x1, [x0]
  24:	b	2c <_ZN4llvm5TwineC2EPKc+0x2c>
  28:	mov	w8, #0x1                   	// #1
  2c:	strb	w8, [x0, #16]
  30:	bl	0 <_ZN4llvm5TwineC2EPKc>
  34:	tbz	w0, #0, 40 <_ZN4llvm5TwineC2EPKc+0x40>
  38:	ldp	x29, x30, [sp], #16
  3c:	ret
  40:	adrp	x0, 0 <_ZN4llvm5TwineC2EPKc>
  44:	adrp	x1, 0 <_ZN4llvm5TwineC2EPKc>
  48:	adrp	x3, 0 <_ZN4llvm5TwineC2EPKc>
  4c:	add	x0, x0, #0x0
  50:	add	x1, x1, #0x0
  54:	add	x3, x3, #0x0
  58:	mov	w2, #0x112                 	// #274
  5c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x19, x1
  14:	mov	x20, x0
  18:	cmp	w8, #0x34
  1c:	b.ne	3c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x3c>  // b.any
  20:	ldur	x1, [x19, #-48]
  24:	mov	x0, x20
  28:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
  2c:	ldur	x1, [x19, #-24]
  30:	tbz	w0, #0, b8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0xb8>
  34:	cbnz	x1, cc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0xcc>
  38:	b	14c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x14c>
  3c:	cmp	w8, #0x5
  40:	b.ne	13c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x13c>  // b.any
  44:	ldrh	w8, [x19, #18]
  48:	cmp	w8, #0x1c
  4c:	b.ne	13c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x13c>  // b.any
  50:	ldr	w8, [x19, #20]
  54:	and	x8, x8, #0xfffffff
  58:	cbz	w8, 16c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x16c>
  5c:	mov	w9, #0x18                  	// #24
  60:	mneg	x8, x8, x9
  64:	ldr	x1, [x19, x8]
  68:	cbz	x1, 78 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x78>
  6c:	ldrb	w8, [x1, #16]
  70:	cmp	w8, #0x11
  74:	b.cs	18c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x18c>  // b.hs, b.nlast
  78:	mov	x0, x20
  7c:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
  80:	ldr	w8, [x19, #20]
  84:	and	x8, x8, #0xfffffff
  88:	cmp	w8, #0x1
  8c:	tbz	w0, #0, d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0xd4>
  90:	b.ls	16c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x16c>  // b.plast
  94:	mov	w9, #0x18                  	// #24
  98:	mneg	x8, x8, x9
  9c:	add	x8, x19, x8
  a0:	ldr	x8, [x8, #24]
  a4:	cbz	x8, 120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x120>
  a8:	ldrb	w8, [x8, #16]
  ac:	cmp	w8, #0x11
  b0:	b.cc	cc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0xcc>  // b.lo, b.ul, b.last
  b4:	b	18c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x18c>
  b8:	mov	x0, x20
  bc:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
  c0:	tbz	w0, #0, 13c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x13c>
  c4:	ldur	x8, [x19, #-48]
  c8:	cbz	x8, 14c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x14c>
  cc:	mov	w0, #0x1                   	// #1
  d0:	b	140 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x140>
  d4:	b.ls	16c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x16c>  // b.plast
  d8:	mov	w9, #0x18                  	// #24
  dc:	mneg	x8, x8, x9
  e0:	add	x8, x19, x8
  e4:	ldr	x1, [x8, #24]
  e8:	cbz	x1, f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0xf8>
  ec:	ldrb	w8, [x1, #16]
  f0:	cmp	w8, #0x11
  f4:	b.cs	18c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x18c>  // b.hs, b.nlast
  f8:	mov	x0, x20
  fc:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 100:	tbz	w0, #0, 13c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x13c>
 104:	ldr	w8, [x19, #20]
 108:	and	x8, x8, #0xfffffff
 10c:	cbz	w8, 16c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x16c>
 110:	mov	w9, #0x18                  	// #24
 114:	mneg	x8, x8, x9
 118:	ldr	x8, [x19, x8]
 11c:	cbnz	x8, a8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0xa8>
 120:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 124:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 128:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 12c:	add	x0, x0, #0x0
 130:	add	x1, x1, #0x0
 134:	add	x3, x3, #0x0
 138:	b	164 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x164>
 13c:	mov	w0, wzr
 140:	ldp	x20, x19, [sp, #16]
 144:	ldp	x29, x30, [sp], #32
 148:	ret
 14c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 150:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 154:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 158:	add	x0, x0, #0x0
 15c:	add	x1, x1, #0x0
 160:	add	x3, x3, #0x0
 164:	mov	w2, #0x69                  	// #105
 168:	bl	0 <__assert_fail>
 16c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 170:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 174:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 178:	add	x0, x0, #0x0
 17c:	add	x1, x1, #0x0
 180:	add	x3, x3, #0x0
 184:	mov	w2, #0x4fa                 	// #1274
 188:	bl	0 <__assert_fail>
 18c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 190:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 194:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 198:	add	x0, x0, #0x0
 19c:	add	x1, x1, #0x0
 1a0:	add	x3, x3, #0x0
 1a4:	mov	w2, #0x134                 	// #308
 1a8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch12OneUse_matchINS0_14BinaryOp_matchINS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEE5matchIS4_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch12OneUse_matchINS0_14BinaryOp_matchINS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEE5matchIS4_EEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x20, x0
  10:	mov	x0, x1
  14:	mov	x19, x1
  18:	bl	0 <_ZNK4llvm5Value30assertModuleIsMaterializedImplEv>
  1c:	ldr	x8, [x19, #8]
  20:	cbz	x8, 2c <_ZN4llvm12PatternMatch12OneUse_matchINS0_14BinaryOp_matchINS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEE5matchIS4_EEbPT_+0x2c>
  24:	ldr	x8, [x8, #8]
  28:	cbz	x8, 3c <_ZN4llvm12PatternMatch12OneUse_matchINS0_14BinaryOp_matchINS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEE5matchIS4_EEbPT_+0x3c>
  2c:	ldp	x20, x19, [sp, #16]
  30:	mov	w0, wzr
  34:	ldp	x29, x30, [sp], #32
  38:	ret
  3c:	mov	x0, x20
  40:	mov	x1, x19
  44:	ldp	x20, x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #32
  4c:	b	0 <_ZN4llvm12PatternMatch12OneUse_matchINS0_14BinaryOp_matchINS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEE5matchIS4_EEbPT_>

Disassembly of section .text._ZN4llvm12PatternMatch12OneUse_matchINS0_14BinaryOp_matchINS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch12OneUse_matchINS0_14BinaryOp_matchINS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEE5matchINS_8ConstantEEEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x20, x0
  10:	mov	x0, x1
  14:	mov	x19, x1
  18:	bl	0 <_ZNK4llvm5Value30assertModuleIsMaterializedImplEv>
  1c:	ldr	x8, [x19, #8]
  20:	cbz	x8, 2c <_ZN4llvm12PatternMatch12OneUse_matchINS0_14BinaryOp_matchINS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEE5matchINS_8ConstantEEEbPT_+0x2c>
  24:	ldr	x8, [x8, #8]
  28:	cbz	x8, 3c <_ZN4llvm12PatternMatch12OneUse_matchINS0_14BinaryOp_matchINS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEE5matchINS_8ConstantEEEbPT_+0x3c>
  2c:	ldp	x20, x19, [sp, #16]
  30:	mov	w0, wzr
  34:	ldp	x29, x30, [sp], #32
  38:	ret
  3c:	mov	x0, x20
  40:	mov	x1, x19
  44:	ldp	x20, x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #32
  4c:	b	0 <_ZN4llvm12PatternMatch12OneUse_matchINS0_14BinaryOp_matchINS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEE5matchINS_8ConstantEEEbPT_>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x19, x1
  14:	cmp	w8, #0x5
  18:	b.eq	60 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0x60>  // b.none
  1c:	cmp	w8, #0x34
  20:	b.ne	bc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0xbc>  // b.any
  24:	add	x0, x29, #0x18
  28:	str	x19, [x29, #24]
  2c:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  30:	tbz	w0, #0, cc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0xcc>
  34:	ldur	x8, [x19, #-48]
  38:	cbz	x8, 44 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0x44>
  3c:	ldur	x8, [x19, #-24]
  40:	cbnz	x8, b4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0xb4>
  44:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  48:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  4c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  50:	add	x0, x0, #0x0
  54:	add	x1, x1, #0x0
  58:	add	x3, x3, #0x0
  5c:	b	124 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0x124>
  60:	ldrh	w8, [x19, #18]
  64:	cmp	w8, #0x1c
  68:	b.ne	bc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0xbc>  // b.any
  6c:	ldr	w8, [x19, #20]
  70:	and	x8, x8, #0xfffffff
  74:	cbz	w8, ec <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0xec>
  78:	mov	w9, #0x18                  	// #24
  7c:	mneg	x9, x8, x9
  80:	add	x9, x19, x9
  84:	ldr	x10, [x9]
  88:	cbz	x10, 10c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0x10c>
  8c:	ldrb	w10, [x10, #16]
  90:	cmp	w10, #0x11
  94:	b.cs	12c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0x12c>  // b.hs, b.nlast
  98:	cmp	w8, #0x1
  9c:	b.ls	ec <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0xec>  // b.plast
  a0:	ldr	x8, [x9, #24]
  a4:	cbz	x8, 10c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0x10c>
  a8:	ldrb	w8, [x8, #16]
  ac:	cmp	w8, #0x11
  b0:	b.cs	12c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0x12c>  // b.hs, b.nlast
  b4:	mov	w0, #0x1                   	// #1
  b8:	b	c0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0xc0>
  bc:	mov	w0, wzr
  c0:	ldr	x19, [sp, #16]
  c4:	ldp	x29, x30, [sp], #32
  c8:	ret
  cc:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  d0:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  d4:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  d8:	add	x0, x0, #0x0
  dc:	add	x1, x1, #0x0
  e0:	add	x3, x3, #0x0
  e4:	mov	w2, #0x108                 	// #264
  e8:	bl	0 <__assert_fail>
  ec:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  f0:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  f4:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  f8:	add	x0, x0, #0x0
  fc:	add	x1, x1, #0x0
 100:	add	x3, x3, #0x0
 104:	mov	w2, #0x4fa                 	// #1274
 108:	bl	0 <__assert_fail>
 10c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
 110:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
 114:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
 118:	add	x0, x0, #0x0
 11c:	add	x1, x1, #0x0
 120:	add	x3, x3, #0x0
 124:	mov	w2, #0x69                  	// #105
 128:	bl	0 <__assert_fail>
 12c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
 130:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
 134:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
 138:	add	x0, x0, #0x0
 13c:	add	x1, x1, #0x0
 140:	add	x3, x3, #0x0
 144:	mov	w2, #0x134                 	// #308
 148:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_14BinaryOperatorEPKNS_5ValueES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_14BinaryOperatorEPKNS_5ValueES4_E4doitERKS4_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x8, [x0]
   c:	cbz	x8, 34 <_ZN4llvm13isa_impl_wrapINS_14BinaryOperatorEPKNS_5ValueES4_E4doitERKS4_+0x34>
  10:	ldrb	w8, [x8, #16]
  14:	cmp	w8, #0x17
  18:	sub	w8, w8, #0x25
  1c:	cset	w9, hi  // hi = pmore
  20:	cmp	w8, #0x12
  24:	cset	w8, cc  // cc = lo, ul, last
  28:	and	w0, w9, w8
  2c:	ldp	x29, x30, [sp], #16
  30:	ret
  34:	adrp	x0, 0 <_ZN4llvm13isa_impl_wrapINS_14BinaryOperatorEPKNS_5ValueES4_E4doitERKS4_>
  38:	adrp	x1, 0 <_ZN4llvm13isa_impl_wrapINS_14BinaryOperatorEPKNS_5ValueES4_E4doitERKS4_>
  3c:	adrp	x3, 0 <_ZN4llvm13isa_impl_wrapINS_14BinaryOperatorEPKNS_5ValueES4_E4doitERKS4_>
  40:	add	x0, x0, #0x0
  44:	add	x1, x1, #0x0
  48:	add	x3, x3, #0x0
  4c:	mov	w2, #0x69                  	// #105
  50:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x19, x1
  14:	cmp	w8, #0x5
  18:	b.eq	60 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x60>  // b.none
  1c:	cmp	w8, #0x34
  20:	b.ne	bc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xbc>  // b.any
  24:	add	x0, x29, #0x18
  28:	str	x19, [x29, #24]
  2c:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  30:	tbz	w0, #0, cc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xcc>
  34:	ldur	x8, [x19, #-48]
  38:	cbz	x8, 44 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x44>
  3c:	ldur	x8, [x19, #-24]
  40:	cbnz	x8, b4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xb4>
  44:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  48:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  4c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  50:	add	x0, x0, #0x0
  54:	add	x1, x1, #0x0
  58:	add	x3, x3, #0x0
  5c:	b	124 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x124>
  60:	ldrh	w8, [x19, #18]
  64:	cmp	w8, #0x1c
  68:	b.ne	bc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xbc>  // b.any
  6c:	ldr	w8, [x19, #20]
  70:	and	x8, x8, #0xfffffff
  74:	cbz	w8, ec <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xec>
  78:	mov	w9, #0x18                  	// #24
  7c:	mneg	x9, x8, x9
  80:	add	x9, x19, x9
  84:	ldr	x10, [x9]
  88:	cbz	x10, 10c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x10c>
  8c:	ldrb	w10, [x10, #16]
  90:	cmp	w10, #0x11
  94:	b.cs	12c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x12c>  // b.hs, b.nlast
  98:	cmp	w8, #0x1
  9c:	b.ls	ec <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xec>  // b.plast
  a0:	ldr	x8, [x9, #24]
  a4:	cbz	x8, 10c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x10c>
  a8:	ldrb	w8, [x8, #16]
  ac:	cmp	w8, #0x11
  b0:	b.cs	12c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x12c>  // b.hs, b.nlast
  b4:	mov	w0, #0x1                   	// #1
  b8:	b	c0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xc0>
  bc:	mov	w0, wzr
  c0:	ldr	x19, [sp, #16]
  c4:	ldp	x29, x30, [sp], #32
  c8:	ret
  cc:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  d0:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  d4:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  d8:	add	x0, x0, #0x0
  dc:	add	x1, x1, #0x0
  e0:	add	x3, x3, #0x0
  e4:	mov	w2, #0x108                 	// #264
  e8:	bl	0 <__assert_fail>
  ec:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  f0:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  f4:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  f8:	add	x0, x0, #0x0
  fc:	add	x1, x1, #0x0
 100:	add	x3, x3, #0x0
 104:	mov	w2, #0x4fa                 	// #1274
 108:	bl	0 <__assert_fail>
 10c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 110:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 114:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 118:	add	x0, x0, #0x0
 11c:	add	x1, x1, #0x0
 120:	add	x3, x3, #0x0
 124:	mov	w2, #0x69                  	// #105
 128:	bl	0 <__assert_fail>
 12c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 130:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 134:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 138:	add	x0, x0, #0x0
 13c:	add	x1, x1, #0x0
 140:	add	x3, x3, #0x0
 144:	mov	w2, #0x134                 	// #308
 148:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_14BinaryOperatorEPKNS_8ConstantES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_14BinaryOperatorEPKNS_8ConstantES4_E4doitERKS4_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x8, [x0]
   c:	cbz	x8, 34 <_ZN4llvm13isa_impl_wrapINS_14BinaryOperatorEPKNS_8ConstantES4_E4doitERKS4_+0x34>
  10:	ldrb	w8, [x8, #16]
  14:	cmp	w8, #0x17
  18:	sub	w8, w8, #0x25
  1c:	cset	w9, hi  // hi = pmore
  20:	cmp	w8, #0x12
  24:	cset	w8, cc  // cc = lo, ul, last
  28:	and	w0, w9, w8
  2c:	ldp	x29, x30, [sp], #16
  30:	ret
  34:	adrp	x0, 0 <_ZN4llvm13isa_impl_wrapINS_14BinaryOperatorEPKNS_8ConstantES4_E4doitERKS4_>
  38:	adrp	x1, 0 <_ZN4llvm13isa_impl_wrapINS_14BinaryOperatorEPKNS_8ConstantES4_E4doitERKS4_>
  3c:	adrp	x3, 0 <_ZN4llvm13isa_impl_wrapINS_14BinaryOperatorEPKNS_8ConstantES4_E4doitERKS4_>
  40:	add	x0, x0, #0x0
  44:	add	x1, x1, #0x0
  48:	add	x3, x3, #0x0
  4c:	mov	w2, #0x69                  	// #105
  50:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cmp	w8, #0x34
  1c:	b.ne	48 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0x48>  // b.any
  20:	ldur	x1, [x20, #-48]
  24:	mov	x0, x19
  28:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_>
  2c:	tbz	w0, #0, cc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0xcc>
  30:	ldur	x1, [x20, #-24]
  34:	add	x0, x19, #0x2
  38:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_>
  3c:	tbz	w0, #0, cc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0xcc>
  40:	mov	w0, #0x1                   	// #1
  44:	b	d0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0xd0>
  48:	cmp	w8, #0x5
  4c:	b.ne	cc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0xcc>  // b.any
  50:	ldrh	w8, [x20, #18]
  54:	cmp	w8, #0x1c
  58:	b.ne	cc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0xcc>  // b.any
  5c:	ldr	w8, [x20, #20]
  60:	and	x8, x8, #0xfffffff
  64:	cbz	w8, dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0xdc>
  68:	mov	w9, #0x18                  	// #24
  6c:	mneg	x8, x8, x9
  70:	ldr	x1, [x20, x8]
  74:	cbz	x1, 84 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0x84>
  78:	ldrb	w8, [x1, #16]
  7c:	cmp	w8, #0x11
  80:	b.cs	fc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0xfc>  // b.hs, b.nlast
  84:	mov	x0, x19
  88:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_>
  8c:	tbz	w0, #0, cc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0xcc>
  90:	ldr	w8, [x20, #20]
  94:	and	x8, x8, #0xfffffff
  98:	cmp	w8, #0x1
  9c:	b.ls	dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0xdc>  // b.plast
  a0:	mov	w9, #0x18                  	// #24
  a4:	mneg	x8, x8, x9
  a8:	add	x8, x20, x8
  ac:	ldr	x1, [x8, #24]
  b0:	cbz	x1, c0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0xc0>
  b4:	ldrb	w8, [x1, #16]
  b8:	cmp	w8, #0x11
  bc:	b.cs	fc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0xfc>  // b.hs, b.nlast
  c0:	add	x0, x19, #0x2
  c4:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_>
  c8:	tbnz	w0, #0, 40 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0x40>
  cc:	mov	w0, wzr
  d0:	ldp	x20, x19, [sp, #16]
  d4:	ldp	x29, x30, [sp], #32
  d8:	ret
  dc:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_>
  e0:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_>
  e4:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_>
  e8:	add	x0, x0, #0x0
  ec:	add	x1, x1, #0x0
  f0:	add	x3, x3, #0x0
  f4:	mov	w2, #0x4fa                 	// #1274
  f8:	bl	0 <__assert_fail>
  fc:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_>
 100:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_>
 104:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_>
 108:	add	x0, x0, #0x0
 10c:	add	x1, x1, #0x0
 110:	add	x3, x3, #0x0
 114:	mov	w2, #0x134                 	// #308
 118:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch12OneUse_matchINS0_14BinaryOp_matchINS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEE5matchIS4_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch12OneUse_matchINS0_14BinaryOp_matchINS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEE5matchIS4_EEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x20, x0
  10:	mov	x0, x1
  14:	mov	x19, x1
  18:	bl	0 <_ZNK4llvm5Value30assertModuleIsMaterializedImplEv>
  1c:	ldr	x8, [x19, #8]
  20:	cbz	x8, 2c <_ZN4llvm12PatternMatch12OneUse_matchINS0_14BinaryOp_matchINS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEE5matchIS4_EEbPT_+0x2c>
  24:	ldr	x8, [x8, #8]
  28:	cbz	x8, 3c <_ZN4llvm12PatternMatch12OneUse_matchINS0_14BinaryOp_matchINS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEE5matchIS4_EEbPT_+0x3c>
  2c:	ldp	x20, x19, [sp, #16]
  30:	mov	w0, wzr
  34:	ldp	x29, x30, [sp], #32
  38:	ret
  3c:	mov	x0, x20
  40:	mov	x1, x19
  44:	ldp	x20, x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #32
  4c:	b	0 <_ZN4llvm12PatternMatch12OneUse_matchINS0_14BinaryOp_matchINS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEE5matchIS4_EEbPT_>

Disassembly of section .text._ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	cbz	x1, 148 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x148>
  14:	ldrb	w8, [x1, #16]
  18:	mov	x19, x1
  1c:	cmp	w8, #0xd
  20:	b.ne	40 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x40>  // b.any
  24:	ldr	w20, [x19, #32]
  28:	add	x0, x19, #0x18
  2c:	cmp	w20, #0x40
  30:	b.hi	60 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x60>  // b.pmore
  34:	ldr	x8, [x0]
  38:	cmp	x8, #0x1
  3c:	b	6c <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x6c>
  40:	ldr	x9, [x19]
  44:	ldrb	w9, [x9, #8]
  48:	cmp	w9, #0x10
  4c:	b.ne	58 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x58>  // b.any
  50:	cmp	w8, #0x10
  54:	b.ls	84 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x84>  // b.plast
  58:	mov	w22, wzr
  5c:	b	70 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x70>
  60:	bl	0 <_ZNK4llvm5APInt25countLeadingZerosSlowCaseEv>
  64:	sub	w8, w20, #0x1
  68:	cmp	w0, w8
  6c:	cset	w22, eq  // eq = none
  70:	and	w0, w22, #0x1
  74:	ldp	x20, x19, [sp, #32]
  78:	ldp	x22, x21, [sp, #16]
  7c:	ldp	x29, x30, [sp], #48
  80:	ret
  84:	mov	x0, x19
  88:	mov	w1, wzr
  8c:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
  90:	cbz	x0, bc <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0xbc>
  94:	ldrb	w8, [x0, #16]
  98:	cmp	w8, #0xd
  9c:	b.ne	bc <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0xbc>  // b.any
  a0:	ldr	w19, [x0, #32]
  a4:	add	x0, x0, #0x18
  a8:	cmp	w19, #0x40
  ac:	b.ls	34 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x34>  // b.plast
  b0:	bl	0 <_ZNK4llvm5APInt25countLeadingZerosSlowCaseEv>
  b4:	sub	w8, w19, #0x1
  b8:	b	68 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x68>
  bc:	ldr	x8, [x19]
  c0:	cbz	x8, 168 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x168>
  c4:	ldrb	w9, [x8, #8]
  c8:	cmp	w9, #0x10
  cc:	b.ne	184 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x184>  // b.any
  d0:	ldr	w21, [x8, #32]
  d4:	cbz	w21, 1a4 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x1a4>
  d8:	mov	w20, wzr
  dc:	mov	w22, wzr
  e0:	mov	x0, x19
  e4:	mov	w1, w20
  e8:	bl	0 <_ZNK4llvm8Constant19getAggregateElementEj>
  ec:	cbz	x0, 58 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x58>
  f0:	ldrb	w8, [x0, #16]
  f4:	cmp	w8, #0x9
  f8:	b.eq	138 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x138>  // b.none
  fc:	cmp	w8, #0xd
 100:	b.ne	58 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x58>  // b.any
 104:	ldr	w22, [x0, #32]
 108:	add	x0, x0, #0x18
 10c:	cmp	w22, #0x40
 110:	b.hi	124 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x124>  // b.pmore
 114:	ldr	x8, [x0]
 118:	cmp	x8, #0x1
 11c:	b.eq	134 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x134>  // b.none
 120:	b	58 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x58>
 124:	bl	0 <_ZNK4llvm5APInt25countLeadingZerosSlowCaseEv>
 128:	sub	w8, w22, #0x1
 12c:	cmp	w0, w8
 130:	b.ne	58 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x58>  // b.any
 134:	mov	w22, #0x1                   	// #1
 138:	add	w20, w20, #0x1
 13c:	cmp	w21, w20
 140:	b.ne	e0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0xe0>  // b.any
 144:	b	70 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x70>
 148:	adrp	x0, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_>
 14c:	adrp	x1, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_>
 150:	adrp	x3, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_>
 154:	add	x0, x0, #0x0
 158:	add	x1, x1, #0x0
 15c:	add	x3, x3, #0x0
 160:	mov	w2, #0x69                  	// #105
 164:	bl	0 <__assert_fail>
 168:	adrp	x0, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_>
 16c:	adrp	x1, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_>
 170:	adrp	x3, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_>
 174:	add	x0, x0, #0x0
 178:	add	x1, x1, #0x0
 17c:	add	x3, x3, #0x0
 180:	b	160 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x160>
 184:	adrp	x0, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_>
 188:	adrp	x1, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_>
 18c:	adrp	x3, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_>
 190:	add	x0, x0, #0x0
 194:	add	x1, x1, #0x0
 198:	add	x3, x3, #0x0
 19c:	mov	w2, #0x108                 	// #264
 1a0:	bl	0 <__assert_fail>
 1a4:	adrp	x0, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_>
 1a8:	adrp	x1, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_>
 1ac:	adrp	x3, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_>
 1b0:	add	x0, x0, #0x0
 1b4:	add	x1, x1, #0x0
 1b8:	add	x3, x3, #0x0
 1bc:	mov	w2, #0xeb                  	// #235
 1c0:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch12OneUse_matchINS0_14BinaryOp_matchINS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch12OneUse_matchINS0_14BinaryOp_matchINS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEE5matchINS_8ConstantEEEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x20, x0
  10:	mov	x0, x1
  14:	mov	x19, x1
  18:	bl	0 <_ZNK4llvm5Value30assertModuleIsMaterializedImplEv>
  1c:	ldr	x8, [x19, #8]
  20:	cbz	x8, 2c <_ZN4llvm12PatternMatch12OneUse_matchINS0_14BinaryOp_matchINS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEE5matchINS_8ConstantEEEbPT_+0x2c>
  24:	ldr	x8, [x8, #8]
  28:	cbz	x8, 3c <_ZN4llvm12PatternMatch12OneUse_matchINS0_14BinaryOp_matchINS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEE5matchINS_8ConstantEEEbPT_+0x3c>
  2c:	ldp	x20, x19, [sp, #16]
  30:	mov	w0, wzr
  34:	ldp	x29, x30, [sp], #32
  38:	ret
  3c:	mov	x0, x20
  40:	mov	x1, x19
  44:	ldp	x20, x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #32
  4c:	b	0 <_ZN4llvm12PatternMatch12OneUse_matchINS0_14BinaryOp_matchINS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEE5matchINS_8ConstantEEEbPT_>

Disassembly of section .text._ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	cbz	x1, 154 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x154>
  18:	ldrb	w8, [x1, #16]
  1c:	mov	x19, x1
  20:	cmp	w8, #0xd
  24:	b.ne	44 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x44>  // b.any
  28:	ldr	w20, [x19, #32]
  2c:	add	x0, x19, #0x18
  30:	cmp	w20, #0x40
  34:	b.hi	8c <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x8c>  // b.pmore
  38:	ldr	x8, [x0]
  3c:	cmp	x8, #0x1
  40:	b	98 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x98>
  44:	ldr	x8, [x19]
  48:	ldrb	w8, [x8, #8]
  4c:	cmp	w8, #0x10
  50:	b.ne	a0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0xa0>  // b.any
  54:	mov	x0, x19
  58:	mov	w1, wzr
  5c:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
  60:	cbz	x0, a8 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0xa8>
  64:	ldrb	w8, [x0, #16]
  68:	cmp	w8, #0xd
  6c:	b.ne	a8 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0xa8>  // b.any
  70:	ldr	w19, [x0, #32]
  74:	add	x0, x0, #0x18
  78:	cmp	w19, #0x40
  7c:	b.ls	38 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x38>  // b.plast
  80:	bl	0 <_ZNK4llvm5APInt25countLeadingZerosSlowCaseEv>
  84:	sub	w8, w19, #0x1
  88:	b	94 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x94>
  8c:	bl	0 <_ZNK4llvm5APInt25countLeadingZerosSlowCaseEv>
  90:	sub	w8, w20, #0x1
  94:	cmp	w0, w8
  98:	cset	w0, eq  // eq = none
  9c:	b	140 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x140>
  a0:	mov	w0, wzr
  a4:	b	140 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x140>
  a8:	ldr	x8, [x19]
  ac:	cbz	x8, 174 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x174>
  b0:	ldrb	w9, [x8, #8]
  b4:	cmp	w9, #0x10
  b8:	b.ne	190 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x190>  // b.any
  bc:	ldr	w22, [x8, #32]
  c0:	cbz	w22, 1b0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x1b0>
  c4:	mov	w20, wzr
  c8:	mov	w21, wzr
  cc:	mov	x0, x19
  d0:	mov	w1, w20
  d4:	bl	0 <_ZNK4llvm8Constant19getAggregateElementEj>
  d8:	cbz	x0, 138 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x138>
  dc:	ldrb	w8, [x0, #16]
  e0:	cmp	w8, #0x9
  e4:	b.eq	124 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x124>  // b.none
  e8:	cmp	w8, #0xd
  ec:	b.ne	138 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x138>  // b.any
  f0:	ldr	w23, [x0, #32]
  f4:	add	x0, x0, #0x18
  f8:	cmp	w23, #0x40
  fc:	b.hi	110 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x110>  // b.pmore
 100:	ldr	x8, [x0]
 104:	cmp	x8, #0x1
 108:	b.eq	120 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x120>  // b.none
 10c:	b	138 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x138>
 110:	bl	0 <_ZNK4llvm5APInt25countLeadingZerosSlowCaseEv>
 114:	sub	w8, w23, #0x1
 118:	cmp	w0, w8
 11c:	b.ne	138 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x138>  // b.any
 120:	mov	w21, #0x1                   	// #1
 124:	add	w20, w20, #0x1
 128:	cmp	w22, w20
 12c:	b.ne	cc <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0xcc>  // b.any
 130:	mov	w8, #0x1                   	// #1
 134:	b	13c <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x13c>
 138:	mov	w8, wzr
 13c:	and	w0, w21, w8
 140:	ldp	x20, x19, [sp, #48]
 144:	ldp	x22, x21, [sp, #32]
 148:	ldr	x23, [sp, #16]
 14c:	ldp	x29, x30, [sp], #64
 150:	ret
 154:	adrp	x0, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_>
 158:	adrp	x1, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_>
 15c:	adrp	x3, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_>
 160:	add	x0, x0, #0x0
 164:	add	x1, x1, #0x0
 168:	add	x3, x3, #0x0
 16c:	mov	w2, #0x69                  	// #105
 170:	bl	0 <__assert_fail>
 174:	adrp	x0, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_>
 178:	adrp	x1, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_>
 17c:	adrp	x3, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_>
 180:	add	x0, x0, #0x0
 184:	add	x1, x1, #0x0
 188:	add	x3, x3, #0x0
 18c:	b	16c <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x16c>
 190:	adrp	x0, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_>
 194:	adrp	x1, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_>
 198:	adrp	x3, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_>
 19c:	add	x0, x0, #0x0
 1a0:	add	x1, x1, #0x0
 1a4:	add	x3, x3, #0x0
 1a8:	mov	w2, #0x108                 	// #264
 1ac:	bl	0 <__assert_fail>
 1b0:	adrp	x0, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_>
 1b4:	adrp	x1, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_>
 1b8:	adrp	x3, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_>
 1bc:	add	x0, x0, #0x0
 1c0:	add	x1, x1, #0x0
 1c4:	add	x3, x3, #0x0
 1c8:	mov	w2, #0xeb                  	// #235
 1cc:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x19, x1
  14:	cmp	w8, #0x5
  18:	b.eq	60 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0x60>  // b.none
  1c:	cmp	w8, #0x35
  20:	b.ne	bc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0xbc>  // b.any
  24:	add	x0, x29, #0x18
  28:	str	x19, [x29, #24]
  2c:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  30:	tbz	w0, #0, cc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0xcc>
  34:	ldur	x8, [x19, #-48]
  38:	cbz	x8, 44 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0x44>
  3c:	ldur	x8, [x19, #-24]
  40:	cbnz	x8, b4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0xb4>
  44:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  48:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  4c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  50:	add	x0, x0, #0x0
  54:	add	x1, x1, #0x0
  58:	add	x3, x3, #0x0
  5c:	b	124 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0x124>
  60:	ldrh	w8, [x19, #18]
  64:	cmp	w8, #0x1d
  68:	b.ne	bc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0xbc>  // b.any
  6c:	ldr	w8, [x19, #20]
  70:	and	x8, x8, #0xfffffff
  74:	cbz	w8, ec <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0xec>
  78:	mov	w9, #0x18                  	// #24
  7c:	mneg	x9, x8, x9
  80:	add	x9, x19, x9
  84:	ldr	x10, [x9]
  88:	cbz	x10, 10c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0x10c>
  8c:	ldrb	w10, [x10, #16]
  90:	cmp	w10, #0x11
  94:	b.cs	12c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0x12c>  // b.hs, b.nlast
  98:	cmp	w8, #0x1
  9c:	b.ls	ec <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0xec>  // b.plast
  a0:	ldr	x8, [x9, #24]
  a4:	cbz	x8, 10c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0x10c>
  a8:	ldrb	w8, [x8, #16]
  ac:	cmp	w8, #0x11
  b0:	b.cs	12c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0x12c>  // b.hs, b.nlast
  b4:	mov	w0, #0x1                   	// #1
  b8:	b	c0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0xc0>
  bc:	mov	w0, wzr
  c0:	ldr	x19, [sp, #16]
  c4:	ldp	x29, x30, [sp], #32
  c8:	ret
  cc:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  d0:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  d4:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  d8:	add	x0, x0, #0x0
  dc:	add	x1, x1, #0x0
  e0:	add	x3, x3, #0x0
  e4:	mov	w2, #0x108                 	// #264
  e8:	bl	0 <__assert_fail>
  ec:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  f0:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  f4:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  f8:	add	x0, x0, #0x0
  fc:	add	x1, x1, #0x0
 100:	add	x3, x3, #0x0
 104:	mov	w2, #0x4fa                 	// #1274
 108:	bl	0 <__assert_fail>
 10c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
 110:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
 114:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
 118:	add	x0, x0, #0x0
 11c:	add	x1, x1, #0x0
 120:	add	x3, x3, #0x0
 124:	mov	w2, #0x69                  	// #105
 128:	bl	0 <__assert_fail>
 12c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
 130:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
 134:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
 138:	add	x0, x0, #0x0
 13c:	add	x1, x1, #0x0
 140:	add	x3, x3, #0x0
 144:	mov	w2, #0x134                 	// #308
 148:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x19, x1
  14:	cmp	w8, #0x5
  18:	b.eq	60 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_+0x60>  // b.none
  1c:	cmp	w8, #0x35
  20:	b.ne	bc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_+0xbc>  // b.any
  24:	add	x0, x29, #0x18
  28:	str	x19, [x29, #24]
  2c:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
  30:	tbz	w0, #0, cc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_+0xcc>
  34:	ldur	x8, [x19, #-48]
  38:	cbz	x8, 44 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_+0x44>
  3c:	ldur	x8, [x19, #-24]
  40:	cbnz	x8, b4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_+0xb4>
  44:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
  48:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
  4c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
  50:	add	x0, x0, #0x0
  54:	add	x1, x1, #0x0
  58:	add	x3, x3, #0x0
  5c:	b	124 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_+0x124>
  60:	ldrh	w8, [x19, #18]
  64:	cmp	w8, #0x1d
  68:	b.ne	bc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_+0xbc>  // b.any
  6c:	ldr	w8, [x19, #20]
  70:	and	x8, x8, #0xfffffff
  74:	cbz	w8, ec <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_+0xec>
  78:	mov	w9, #0x18                  	// #24
  7c:	mneg	x9, x8, x9
  80:	add	x9, x19, x9
  84:	ldr	x10, [x9]
  88:	cbz	x10, 10c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_+0x10c>
  8c:	ldrb	w10, [x10, #16]
  90:	cmp	w10, #0x11
  94:	b.cs	12c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_+0x12c>  // b.hs, b.nlast
  98:	cmp	w8, #0x1
  9c:	b.ls	ec <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_+0xec>  // b.plast
  a0:	ldr	x8, [x9, #24]
  a4:	cbz	x8, 10c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_+0x10c>
  a8:	ldrb	w8, [x8, #16]
  ac:	cmp	w8, #0x11
  b0:	b.cs	12c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_+0x12c>  // b.hs, b.nlast
  b4:	mov	w0, #0x1                   	// #1
  b8:	b	c0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_+0xc0>
  bc:	mov	w0, wzr
  c0:	ldr	x19, [sp, #16]
  c4:	ldp	x29, x30, [sp], #32
  c8:	ret
  cc:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
  d0:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
  d4:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
  d8:	add	x0, x0, #0x0
  dc:	add	x1, x1, #0x0
  e0:	add	x3, x3, #0x0
  e4:	mov	w2, #0x108                 	// #264
  e8:	bl	0 <__assert_fail>
  ec:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
  f0:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
  f4:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
  f8:	add	x0, x0, #0x0
  fc:	add	x1, x1, #0x0
 100:	add	x3, x3, #0x0
 104:	mov	w2, #0x4fa                 	// #1274
 108:	bl	0 <__assert_fail>
 10c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
 110:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
 114:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
 118:	add	x0, x0, #0x0
 11c:	add	x1, x1, #0x0
 120:	add	x3, x3, #0x0
 124:	mov	w2, #0x69                  	// #105
 128:	bl	0 <__assert_fail>
 12c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
 130:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
 134:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
 138:	add	x0, x0, #0x0
 13c:	add	x1, x1, #0x0
 140:	add	x3, x3, #0x0
 144:	mov	w2, #0x134                 	// #308
 148:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm5APIntC2Ejmb:

0000000000000000 <_ZN4llvm5APIntC2Ejmb>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	str	w1, [x0, #8]
   c:	cbz	w1, 38 <_ZN4llvm5APIntC2Ejmb+0x38>
  10:	cmp	w1, #0x40
  14:	b.hi	24 <_ZN4llvm5APIntC2Ejmb+0x24>  // b.pmore
  18:	str	x2, [x0]
  1c:	ldp	x29, x30, [sp], #16
  20:	b	0 <_ZN4llvm5APIntC2Ejmb>
  24:	and	w8, w3, #0x1
  28:	mov	x1, x2
  2c:	mov	w2, w8
  30:	ldp	x29, x30, [sp], #16
  34:	b	0 <_ZN4llvm5APInt12initSlowCaseEmb>
  38:	adrp	x0, 0 <_ZN4llvm5APIntC2Ejmb>
  3c:	adrp	x1, 0 <_ZN4llvm5APIntC2Ejmb>
  40:	adrp	x3, 0 <_ZN4llvm5APIntC2Ejmb>
  44:	add	x0, x0, #0x0
  48:	add	x1, x1, #0x0
  4c:	add	x3, x3, #0x0
  50:	mov	w2, #0x117                 	// #279
  54:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm5APInt15clearUnusedBitsEv:

0000000000000000 <_ZN4llvm5APInt15clearUnusedBitsEv>:
   0:	ldr	w9, [x0, #8]
   4:	mov	x8, #0xffffffffffffffff    	// #-1
   8:	neg	w10, w9
   c:	cmp	w9, #0x40
  10:	lsr	x8, x8, x10
  14:	b.hi	20 <_ZN4llvm5APInt15clearUnusedBitsEv+0x20>  // b.pmore
  18:	mov	x9, x0
  1c:	b	34 <_ZN4llvm5APInt15clearUnusedBitsEv+0x34>
  20:	ldr	x10, [x0]
  24:	add	x9, x9, #0x3f
  28:	lsr	x9, x9, #6
  2c:	sub	w9, w9, #0x1
  30:	add	x9, x10, w9, uxtw #3
  34:	ldr	x10, [x9]
  38:	and	x8, x10, x8
  3c:	str	x8, [x9]
  40:	ret

Disassembly of section .text._ZN4llvm5APInt6setBitEj:

0000000000000000 <_ZN4llvm5APInt6setBitEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #8]
   c:	cmp	w8, w1
  10:	b.ls	44 <_ZN4llvm5APInt6setBitEj+0x44>  // b.plast
  14:	mov	w9, #0x1                   	// #1
  18:	cmp	w8, #0x40
  1c:	lsl	x8, x9, x1
  20:	b.ls	30 <_ZN4llvm5APInt6setBitEj+0x30>  // b.plast
  24:	ldr	x9, [x0]
  28:	lsr	w10, w1, #6
  2c:	add	x0, x9, w10, uxtw #3
  30:	ldr	x9, [x0]
  34:	orr	x8, x9, x8
  38:	str	x8, [x0]
  3c:	ldp	x29, x30, [sp], #16
  40:	ret
  44:	adrp	x0, 0 <_ZN4llvm5APInt6setBitEj>
  48:	adrp	x1, 0 <_ZN4llvm5APInt6setBitEj>
  4c:	adrp	x3, 0 <_ZN4llvm5APInt6setBitEj>
  50:	add	x0, x0, #0x0
  54:	add	x1, x1, #0x0
  58:	add	x3, x3, #0x0
  5c:	mov	w2, #0x59d                 	// #1437
  60:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldrb	w8, [x1, #16]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	cmp	w8, #0x5
  20:	b.eq	5c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_+0x5c>  // b.none
  24:	cmp	w8, #0x34
  28:	b.ne	dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_+0xdc>  // b.any
  2c:	add	x0, sp, #0x8
  30:	str	x20, [sp, #8]
  34:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
  38:	tbz	w0, #0, f4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_+0xf4>
  3c:	ldur	x8, [x20, #-48]
  40:	cbz	x8, 114 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_+0x114>
  44:	ldr	x9, [x19], #8
  48:	str	x8, [x9]
  4c:	ldur	x1, [x20, #-24]
  50:	mov	x0, x19
  54:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
  58:	b	e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_+0xe0>
  5c:	ldrh	w8, [x20, #18]
  60:	cmp	w8, #0x1c
  64:	b.ne	dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_+0xdc>  // b.any
  68:	ldr	w8, [x20, #20]
  6c:	and	x8, x8, #0xfffffff
  70:	cbz	w8, 130 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_+0x130>
  74:	mov	w9, #0x18                  	// #24
  78:	mneg	x8, x8, x9
  7c:	ldr	x8, [x20, x8]
  80:	cbz	x8, 170 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_+0x170>
  84:	ldrb	w9, [x8, #16]
  88:	cmp	w9, #0x11
  8c:	b.cs	150 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_+0x150>  // b.hs, b.nlast
  90:	ldr	x9, [x19], #8
  94:	str	x8, [x9]
  98:	ldr	w8, [x20, #20]
  9c:	and	x8, x8, #0xfffffff
  a0:	cmp	w8, #0x1
  a4:	b.ls	130 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_+0x130>  // b.plast
  a8:	mov	w9, #0x18                  	// #24
  ac:	mneg	x8, x8, x9
  b0:	add	x8, x20, x8
  b4:	ldr	x1, [x8, #24]
  b8:	cbz	x1, c8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_+0xc8>
  bc:	ldrb	w8, [x1, #16]
  c0:	cmp	w8, #0x11
  c4:	b.cs	150 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_+0x150>  // b.hs, b.nlast
  c8:	mov	x0, x19
  cc:	ldp	x20, x19, [sp, #32]
  d0:	ldp	x29, x30, [sp, #16]
  d4:	add	sp, sp, #0x30
  d8:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
  dc:	mov	w0, wzr
  e0:	ldp	x20, x19, [sp, #32]
  e4:	ldp	x29, x30, [sp, #16]
  e8:	and	w0, w0, #0x1
  ec:	add	sp, sp, #0x30
  f0:	ret
  f4:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
  f8:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
  fc:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
 100:	add	x0, x0, #0x0
 104:	add	x1, x1, #0x0
 108:	add	x3, x3, #0x0
 10c:	mov	w2, #0x108                 	// #264
 110:	bl	0 <__assert_fail>
 114:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
 118:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
 11c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
 120:	add	x0, x0, #0x0
 124:	add	x1, x1, #0x0
 128:	add	x3, x3, #0x0
 12c:	b	188 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_+0x188>
 130:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
 134:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
 138:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
 13c:	add	x0, x0, #0x0
 140:	add	x1, x1, #0x0
 144:	add	x3, x3, #0x0
 148:	mov	w2, #0x4fa                 	// #1274
 14c:	bl	0 <__assert_fail>
 150:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
 154:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
 158:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
 15c:	add	x0, x0, #0x0
 160:	add	x1, x1, #0x0
 164:	add	x3, x3, #0x0
 168:	mov	w2, #0x134                 	// #308
 16c:	bl	0 <__assert_fail>
 170:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
 174:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
 178:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
 17c:	add	x0, x0, #0x0
 180:	add	x1, x1, #0x0
 184:	add	x3, x3, #0x0
 188:	mov	w2, #0x69                  	// #105
 18c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldrb	w8, [x1, #16]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	cmp	w8, #0x5
  20:	b.eq	70 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0x70>  // b.none
  24:	cmp	w8, #0x34
  28:	b.ne	ec <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0xec>  // b.any
  2c:	add	x0, sp, #0x8
  30:	str	x20, [sp, #8]
  34:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  38:	tbz	w0, #0, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0x100>
  3c:	ldur	x8, [x20, #-48]
  40:	cbz	x8, 54 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0x54>
  44:	ldr	x9, [x19]
  48:	str	x8, [x9]
  4c:	ldur	x8, [x20, #-24]
  50:	cbnz	x8, dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0xdc>
  54:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  58:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  5c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  60:	add	x0, x0, #0x0
  64:	add	x1, x1, #0x0
  68:	add	x3, x3, #0x0
  6c:	b	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0x158>
  70:	ldrh	w8, [x20, #18]
  74:	cmp	w8, #0x1c
  78:	b.ne	ec <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0xec>  // b.any
  7c:	ldr	w8, [x20, #20]
  80:	and	x8, x8, #0xfffffff
  84:	cbz	w8, 120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0x120>
  88:	mov	w9, #0x18                  	// #24
  8c:	mneg	x8, x8, x9
  90:	ldr	x8, [x20, x8]
  94:	cbz	x8, 140 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0x140>
  98:	ldrb	w9, [x8, #16]
  9c:	cmp	w9, #0x11
  a0:	b.cs	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0x160>  // b.hs, b.nlast
  a4:	ldr	x9, [x19]
  a8:	str	x8, [x9]
  ac:	ldr	w8, [x20, #20]
  b0:	and	x8, x8, #0xfffffff
  b4:	cmp	w8, #0x1
  b8:	b.ls	120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0x120>  // b.plast
  bc:	mov	w9, #0x18                  	// #24
  c0:	mneg	x8, x8, x9
  c4:	add	x8, x20, x8
  c8:	ldr	x8, [x8, #24]
  cc:	cbz	x8, 140 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0x140>
  d0:	ldrb	w9, [x8, #16]
  d4:	cmp	w9, #0x11
  d8:	b.cs	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0x160>  // b.hs, b.nlast
  dc:	ldr	x9, [x19, #8]
  e0:	mov	w0, #0x1                   	// #1
  e4:	str	x8, [x9]
  e8:	b	f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0xf0>
  ec:	mov	w0, wzr
  f0:	ldp	x20, x19, [sp, #32]
  f4:	ldp	x29, x30, [sp, #16]
  f8:	add	sp, sp, #0x30
  fc:	ret
 100:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
 104:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
 108:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
 10c:	add	x0, x0, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x3, x3, #0x0
 118:	mov	w2, #0x108                 	// #264
 11c:	bl	0 <__assert_fail>
 120:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
 124:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
 128:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
 12c:	add	x0, x0, #0x0
 130:	add	x1, x1, #0x0
 134:	add	x3, x3, #0x0
 138:	mov	w2, #0x4fa                 	// #1274
 13c:	bl	0 <__assert_fail>
 140:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
 144:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
 148:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
 14c:	add	x0, x0, #0x0
 150:	add	x1, x1, #0x0
 154:	add	x3, x3, #0x0
 158:	mov	w2, #0x69                  	// #105
 15c:	bl	0 <__assert_fail>
 160:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
 164:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
 168:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
 16c:	add	x0, x0, #0x0
 170:	add	x1, x1, #0x0
 174:	add	x3, x3, #0x0
 178:	mov	w2, #0x134                 	// #308
 17c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldrb	w8, [x1, #16]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	cmp	w8, #0x5
  20:	b.eq	70 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0x70>  // b.none
  24:	cmp	w8, #0x35
  28:	b.ne	ec <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0xec>  // b.any
  2c:	add	x0, sp, #0x8
  30:	str	x20, [sp, #8]
  34:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  38:	tbz	w0, #0, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0x100>
  3c:	ldur	x8, [x20, #-48]
  40:	cbz	x8, 54 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0x54>
  44:	ldr	x9, [x19]
  48:	str	x8, [x9]
  4c:	ldur	x8, [x20, #-24]
  50:	cbnz	x8, dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0xdc>
  54:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  58:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  5c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  60:	add	x0, x0, #0x0
  64:	add	x1, x1, #0x0
  68:	add	x3, x3, #0x0
  6c:	b	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0x158>
  70:	ldrh	w8, [x20, #18]
  74:	cmp	w8, #0x1d
  78:	b.ne	ec <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0xec>  // b.any
  7c:	ldr	w8, [x20, #20]
  80:	and	x8, x8, #0xfffffff
  84:	cbz	w8, 120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0x120>
  88:	mov	w9, #0x18                  	// #24
  8c:	mneg	x8, x8, x9
  90:	ldr	x8, [x20, x8]
  94:	cbz	x8, 140 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0x140>
  98:	ldrb	w9, [x8, #16]
  9c:	cmp	w9, #0x11
  a0:	b.cs	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0x160>  // b.hs, b.nlast
  a4:	ldr	x9, [x19]
  a8:	str	x8, [x9]
  ac:	ldr	w8, [x20, #20]
  b0:	and	x8, x8, #0xfffffff
  b4:	cmp	w8, #0x1
  b8:	b.ls	120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0x120>  // b.plast
  bc:	mov	w9, #0x18                  	// #24
  c0:	mneg	x8, x8, x9
  c4:	add	x8, x20, x8
  c8:	ldr	x8, [x8, #24]
  cc:	cbz	x8, 140 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0x140>
  d0:	ldrb	w9, [x8, #16]
  d4:	cmp	w9, #0x11
  d8:	b.cs	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0x160>  // b.hs, b.nlast
  dc:	ldr	x9, [x19, #8]
  e0:	mov	w0, #0x1                   	// #1
  e4:	str	x8, [x9]
  e8:	b	f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0xf0>
  ec:	mov	w0, wzr
  f0:	ldp	x20, x19, [sp, #32]
  f4:	ldp	x29, x30, [sp, #16]
  f8:	add	sp, sp, #0x30
  fc:	ret
 100:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
 104:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
 108:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
 10c:	add	x0, x0, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x3, x3, #0x0
 118:	mov	w2, #0x108                 	// #264
 11c:	bl	0 <__assert_fail>
 120:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
 124:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
 128:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
 12c:	add	x0, x0, #0x0
 130:	add	x1, x1, #0x0
 134:	add	x3, x3, #0x0
 138:	mov	w2, #0x4fa                 	// #1274
 13c:	bl	0 <__assert_fail>
 140:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
 144:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
 148:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
 14c:	add	x0, x0, #0x0
 150:	add	x1, x1, #0x0
 154:	add	x3, x3, #0x0
 158:	mov	w2, #0x69                  	// #105
 15c:	bl	0 <__assert_fail>
 160:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
 164:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
 168:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
 16c:	add	x0, x0, #0x0
 170:	add	x1, x1, #0x0
 174:	add	x3, x3, #0x0
 178:	mov	w2, #0x134                 	// #308
 17c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldrb	w8, [x1, #16]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	cmp	w8, #0x5
  20:	b.eq	5c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0x5c>  // b.none
  24:	cmp	w8, #0x32
  28:	b.ne	dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0xdc>  // b.any
  2c:	add	x0, sp, #0x8
  30:	str	x20, [sp, #8]
  34:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
  38:	tbz	w0, #0, f4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0xf4>
  3c:	ldur	x8, [x20, #-48]
  40:	cbz	x8, 114 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0x114>
  44:	ldr	x9, [x19], #8
  48:	str	x8, [x9]
  4c:	ldur	x1, [x20, #-24]
  50:	mov	x0, x19
  54:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
  58:	b	e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0xe0>
  5c:	ldrh	w8, [x20, #18]
  60:	cmp	w8, #0x1a
  64:	b.ne	dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0xdc>  // b.any
  68:	ldr	w8, [x20, #20]
  6c:	and	x8, x8, #0xfffffff
  70:	cbz	w8, 130 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0x130>
  74:	mov	w9, #0x18                  	// #24
  78:	mneg	x8, x8, x9
  7c:	ldr	x8, [x20, x8]
  80:	cbz	x8, 170 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0x170>
  84:	ldrb	w9, [x8, #16]
  88:	cmp	w9, #0x11
  8c:	b.cs	150 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0x150>  // b.hs, b.nlast
  90:	ldr	x9, [x19], #8
  94:	str	x8, [x9]
  98:	ldr	w8, [x20, #20]
  9c:	and	x8, x8, #0xfffffff
  a0:	cmp	w8, #0x1
  a4:	b.ls	130 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0x130>  // b.plast
  a8:	mov	w9, #0x18                  	// #24
  ac:	mneg	x8, x8, x9
  b0:	add	x8, x20, x8
  b4:	ldr	x1, [x8, #24]
  b8:	cbz	x1, c8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0xc8>
  bc:	ldrb	w8, [x1, #16]
  c0:	cmp	w8, #0x11
  c4:	b.cs	150 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0x150>  // b.hs, b.nlast
  c8:	mov	x0, x19
  cc:	ldp	x20, x19, [sp, #32]
  d0:	ldp	x29, x30, [sp, #16]
  d4:	add	sp, sp, #0x30
  d8:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
  dc:	mov	w0, wzr
  e0:	ldp	x20, x19, [sp, #32]
  e4:	ldp	x29, x30, [sp, #16]
  e8:	and	w0, w0, #0x1
  ec:	add	sp, sp, #0x30
  f0:	ret
  f4:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
  f8:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
  fc:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 100:	add	x0, x0, #0x0
 104:	add	x1, x1, #0x0
 108:	add	x3, x3, #0x0
 10c:	mov	w2, #0x108                 	// #264
 110:	bl	0 <__assert_fail>
 114:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 118:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 11c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 120:	add	x0, x0, #0x0
 124:	add	x1, x1, #0x0
 128:	add	x3, x3, #0x0
 12c:	b	188 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0x188>
 130:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 134:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 138:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 13c:	add	x0, x0, #0x0
 140:	add	x1, x1, #0x0
 144:	add	x3, x3, #0x0
 148:	mov	w2, #0x4fa                 	// #1274
 14c:	bl	0 <__assert_fail>
 150:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 154:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 158:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 15c:	add	x0, x0, #0x0
 160:	add	x1, x1, #0x0
 164:	add	x3, x3, #0x0
 168:	mov	w2, #0x134                 	// #308
 16c:	bl	0 <__assert_fail>
 170:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 174:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 178:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 17c:	add	x0, x0, #0x0
 180:	add	x1, x1, #0x0
 184:	add	x3, x3, #0x0
 188:	mov	w2, #0x69                  	// #105
 18c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch20bind_const_intval_ty5matchINS_5ValueEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch20bind_const_intval_ty5matchINS_5ValueEEEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	cbz	x1, 5c <_ZN4llvm12PatternMatch20bind_const_intval_ty5matchINS_5ValueEEEbPT_+0x5c>
  10:	ldrb	w8, [x1, #16]
  14:	cmp	w8, #0xd
  18:	b.ne	34 <_ZN4llvm12PatternMatch20bind_const_intval_ty5matchINS_5ValueEEEbPT_+0x34>  // b.any
  1c:	add	x20, x1, #0x18
  20:	mov	x19, x0
  24:	mov	x1, #0xffffffffffffffff    	// #-1
  28:	mov	x0, x20
  2c:	bl	0 <_ZN4llvm12PatternMatch20bind_const_intval_ty5matchINS_5ValueEEEbPT_>
  30:	tbz	w0, #0, 3c <_ZN4llvm12PatternMatch20bind_const_intval_ty5matchINS_5ValueEEEbPT_+0x3c>
  34:	mov	w0, wzr
  38:	b	50 <_ZN4llvm12PatternMatch20bind_const_intval_ty5matchINS_5ValueEEEbPT_+0x50>
  3c:	mov	x0, x20
  40:	bl	0 <_ZN4llvm12PatternMatch20bind_const_intval_ty5matchINS_5ValueEEEbPT_>
  44:	ldr	x8, [x19]
  48:	str	x0, [x8]
  4c:	mov	w0, #0x1                   	// #1
  50:	ldp	x20, x19, [sp, #16]
  54:	ldp	x29, x30, [sp], #32
  58:	ret
  5c:	adrp	x0, 0 <_ZN4llvm12PatternMatch20bind_const_intval_ty5matchINS_5ValueEEEbPT_>
  60:	adrp	x1, 0 <_ZN4llvm12PatternMatch20bind_const_intval_ty5matchINS_5ValueEEEbPT_>
  64:	adrp	x3, 0 <_ZN4llvm12PatternMatch20bind_const_intval_ty5matchINS_5ValueEEEbPT_>
  68:	add	x0, x0, #0x0
  6c:	add	x1, x1, #0x0
  70:	add	x3, x3, #0x0
  74:	mov	w2, #0x69                  	// #105
  78:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch20bind_const_intval_ty5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch20bind_const_intval_ty5matchINS_8ConstantEEEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	cbz	x1, 5c <_ZN4llvm12PatternMatch20bind_const_intval_ty5matchINS_8ConstantEEEbPT_+0x5c>
  10:	ldrb	w8, [x1, #16]
  14:	cmp	w8, #0xd
  18:	b.ne	34 <_ZN4llvm12PatternMatch20bind_const_intval_ty5matchINS_8ConstantEEEbPT_+0x34>  // b.any
  1c:	add	x20, x1, #0x18
  20:	mov	x19, x0
  24:	mov	x1, #0xffffffffffffffff    	// #-1
  28:	mov	x0, x20
  2c:	bl	0 <_ZN4llvm12PatternMatch20bind_const_intval_ty5matchINS_8ConstantEEEbPT_>
  30:	tbz	w0, #0, 3c <_ZN4llvm12PatternMatch20bind_const_intval_ty5matchINS_8ConstantEEEbPT_+0x3c>
  34:	mov	w0, wzr
  38:	b	50 <_ZN4llvm12PatternMatch20bind_const_intval_ty5matchINS_8ConstantEEEbPT_+0x50>
  3c:	mov	x0, x20
  40:	bl	0 <_ZN4llvm12PatternMatch20bind_const_intval_ty5matchINS_8ConstantEEEbPT_>
  44:	ldr	x8, [x19]
  48:	str	x0, [x8]
  4c:	mov	w0, #0x1                   	// #1
  50:	ldp	x20, x19, [sp, #16]
  54:	ldp	x29, x30, [sp], #32
  58:	ret
  5c:	adrp	x0, 0 <_ZN4llvm12PatternMatch20bind_const_intval_ty5matchINS_8ConstantEEEbPT_>
  60:	adrp	x1, 0 <_ZN4llvm12PatternMatch20bind_const_intval_ty5matchINS_8ConstantEEEbPT_>
  64:	adrp	x3, 0 <_ZN4llvm12PatternMatch20bind_const_intval_ty5matchINS_8ConstantEEEbPT_>
  68:	add	x0, x0, #0x0
  6c:	add	x1, x1, #0x0
  70:	add	x3, x3, #0x0
  74:	mov	w2, #0x69                  	// #105
  78:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm5APInt3ugtEm:

0000000000000000 <_ZNK4llvm5APInt3ugtEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	w21, [x0, #8]
  14:	mov	x20, x0
  18:	mov	x19, x1
  1c:	cmp	w21, #0x41
  20:	b.cc	40 <_ZNK4llvm5APInt3ugtEm+0x40>  // b.lo, b.ul, b.last
  24:	mov	x0, x20
  28:	bl	0 <_ZNK4llvm5APInt25countLeadingZerosSlowCaseEv>
  2c:	sub	w8, w21, w0
  30:	cmp	w8, #0x40
  34:	b.ls	40 <_ZNK4llvm5APInt3ugtEm+0x40>  // b.plast
  38:	mov	w0, #0x1                   	// #1
  3c:	b	50 <_ZNK4llvm5APInt3ugtEm+0x50>
  40:	mov	x0, x20
  44:	bl	0 <_ZNK4llvm5APInt3ugtEm>
  48:	cmp	x0, x19
  4c:	cset	w0, hi  // hi = pmore
  50:	ldp	x20, x19, [sp, #32]
  54:	ldr	x21, [sp, #16]
  58:	ldp	x29, x30, [sp], #48
  5c:	ret

Disassembly of section .text._ZNK4llvm5APInt12getZExtValueEv:

0000000000000000 <_ZNK4llvm5APInt12getZExtValueEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	w20, [x0, #8]
  10:	mov	x19, x0
  14:	cmp	w20, #0x40
  18:	b.ls	34 <_ZNK4llvm5APInt12getZExtValueEv+0x34>  // b.plast
  1c:	mov	x0, x19
  20:	bl	0 <_ZNK4llvm5APInt25countLeadingZerosSlowCaseEv>
  24:	sub	w8, w20, w0
  28:	cmp	w8, #0x41
  2c:	b.cs	44 <_ZNK4llvm5APInt12getZExtValueEv+0x44>  // b.hs, b.nlast
  30:	ldr	x19, [x19]
  34:	ldr	x0, [x19]
  38:	ldp	x20, x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	ret
  44:	adrp	x0, 0 <_ZNK4llvm5APInt12getZExtValueEv>
  48:	adrp	x1, 0 <_ZNK4llvm5APInt12getZExtValueEv>
  4c:	adrp	x3, 0 <_ZNK4llvm5APInt12getZExtValueEv>
  50:	add	x0, x0, #0x0
  54:	add	x1, x1, #0x0
  58:	add	x3, x3, #0x0
  5c:	mov	w2, #0x657                 	// #1623
  60:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE:

0000000000000000 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x1, #40]
  10:	add	x9, x1, #0x18
  14:	add	x10, x8, #0x28
  18:	cmp	x9, x10
  1c:	stp	x8, x9, [x0, #8]
  20:	b.eq	68 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x68>  // b.none
  24:	ldr	x1, [x1, #48]
  28:	mov	x19, x0
  2c:	str	x1, [x29, #24]
  30:	cbz	x1, 40 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x40>
  34:	add	x0, x29, #0x18
  38:	mov	w2, #0x2                   	// #2
  3c:	bl	0 <_ZN4llvm16MetadataTracking5trackEPvRNS_8MetadataENS_12PointerUnionIJPNS_15MetadataAsValueEPS2_EEE>
  40:	add	x1, x29, #0x18
  44:	mov	x0, x19
  48:	bl	0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  4c:	ldr	x1, [x29, #24]
  50:	cbz	x1, 5c <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x5c>
  54:	add	x0, x29, #0x18
  58:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #32
  64:	ret
  68:	adrp	x0, 0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  6c:	adrp	x1, 0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  70:	adrp	x3, 0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  74:	add	x0, x0, #0x0
  78:	add	x1, x1, #0x0
  7c:	add	x3, x3, #0x0
  80:	mov	w2, #0x8e                  	// #142
  84:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm13TrackingMDRefaSEOS0_:

0000000000000000 <_ZN4llvm13TrackingMDRefaSEOS0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	cmp	x1, x0
  14:	b.eq	40 <_ZN4llvm13TrackingMDRefaSEOS0_+0x40>  // b.none
  18:	mov	x20, x1
  1c:	ldr	x1, [x19]
  20:	cbz	x1, 2c <_ZN4llvm13TrackingMDRefaSEOS0_+0x2c>
  24:	mov	x0, x19
  28:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  2c:	ldr	x8, [x20]
  30:	mov	x0, x19
  34:	mov	x1, x20
  38:	str	x8, [x19]
  3c:	bl	0 <_ZN4llvm13TrackingMDRefaSEOS0_>
  40:	mov	x0, x19
  44:	ldp	x20, x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZN4llvm13TrackingMDRef7retrackERS0_:

0000000000000000 <_ZN4llvm13TrackingMDRef7retrackERS0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x1
  10:	ldr	x1, [x0]
  14:	ldr	x8, [x19]
  18:	cmp	x1, x8
  1c:	b.ne	40 <_ZN4llvm13TrackingMDRef7retrackERS0_+0x40>  // b.any
  20:	cbz	x1, 34 <_ZN4llvm13TrackingMDRef7retrackERS0_+0x34>
  24:	mov	x2, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm16MetadataTracking7retrackEPvRNS_8MetadataES1_>
  30:	str	xzr, [x19]
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	ret
  40:	adrp	x0, 0 <_ZN4llvm13TrackingMDRef7retrackERS0_>
  44:	adrp	x1, 0 <_ZN4llvm13TrackingMDRef7retrackERS0_>
  48:	adrp	x3, 0 <_ZN4llvm13TrackingMDRef7retrackERS0_>
  4c:	add	x0, x0, #0x0
  50:	add	x1, x1, #0x0
  54:	add	x3, x3, #0x0
  58:	mov	w2, #0x5e                  	// #94
  5c:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm24IRBuilderDefaultInserter12InsertHelperEPNS_11InstructionERKNS_5TwineEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEE:

0000000000000000 <_ZNK4llvm24IRBuilderDefaultInserter12InsertHelperEPNS_11InstructionERKNS_5TwineEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x2
  14:	mov	x20, x1
  18:	cbz	x3, 38 <_ZNK4llvm24IRBuilderDefaultInserter12InsertHelperEPNS_11InstructionERKNS_5TwineEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEE+0x38>
  1c:	add	x0, x3, #0x28
  20:	mov	x1, x20
  24:	mov	x21, x4
  28:	bl	0 <_ZN4llvm21SymbolTableListTraitsINS_11InstructionEE13addNodeToListEPS1_>
  2c:	add	x1, x20, #0x18
  30:	mov	x0, x21
  34:	bl	0 <_ZNK4llvm24IRBuilderDefaultInserter12InsertHelperEPNS_11InstructionERKNS_5TwineEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEE>
  38:	mov	x0, x20
  3c:	mov	x1, x19
  40:	ldp	x20, x19, [sp, #32]
  44:	ldr	x21, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	b	0 <_ZN4llvm5Value7setNameERKNS_5TwineE>

Disassembly of section .text._ZNK4llvm13IRBuilderBase20SetInstDebugLocationEPNS_11InstructionE:

0000000000000000 <_ZNK4llvm13IRBuilderBase20SetInstDebugLocationEPNS_11InstructionE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x0]
  10:	cbz	x8, 48 <_ZNK4llvm13IRBuilderBase20SetInstDebugLocationEPNS_11InstructionE+0x48>
  14:	mov	x19, x1
  18:	add	x0, x29, #0x18
  1c:	mov	w2, #0x2                   	// #2
  20:	mov	x1, x8
  24:	str	x8, [x29, #24]
  28:	bl	0 <_ZN4llvm16MetadataTracking5trackEPvRNS_8MetadataENS_12PointerUnionIJPNS_15MetadataAsValueEPS2_EEE>
  2c:	add	x0, x19, #0x30
  30:	add	x1, x29, #0x18
  34:	bl	0 <_ZNK4llvm13IRBuilderBase20SetInstDebugLocationEPNS_11InstructionE>
  38:	ldr	x1, [x29, #24]
  3c:	cbz	x1, 48 <_ZNK4llvm13IRBuilderBase20SetInstDebugLocationEPNS_11InstructionE+0x48>
  40:	add	x0, x29, #0x18
  44:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZN4llvm10ilist_baseILb1EE16insertBeforeImplERNS_15ilist_node_baseILb1EEES4_:

0000000000000000 <_ZN4llvm10ilist_baseILb1EE16insertBeforeImplERNS_15ilist_node_baseILb1EEES4_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x8, [x0]
   c:	ldr	x9, [x1]
  10:	tst	x1, #0x7
  14:	and	x10, x8, #0xfffffffffffffff8
  18:	bfxil	x8, x9, #0, #3
  1c:	stp	x8, x0, [x1]
  20:	str	x1, [x10, #8]
  24:	b.ne	40 <_ZN4llvm10ilist_baseILb1EE16insertBeforeImplERNS_15ilist_node_baseILb1EEES4_+0x40>  // b.any
  28:	ldr	x8, [x0]
  2c:	and	x8, x8, #0x7
  30:	orr	x8, x8, x1
  34:	str	x8, [x0]
  38:	ldp	x29, x30, [sp], #16
  3c:	ret
  40:	adrp	x0, 0 <_ZN4llvm10ilist_baseILb1EE16insertBeforeImplERNS_15ilist_node_baseILb1EEES4_>
  44:	adrp	x1, 0 <_ZN4llvm10ilist_baseILb1EE16insertBeforeImplERNS_15ilist_node_baseILb1EEES4_>
  48:	adrp	x3, 0 <_ZN4llvm10ilist_baseILb1EE16insertBeforeImplERNS_15ilist_node_baseILb1EEES4_>
  4c:	add	x0, x0, #0x0
  50:	add	x1, x1, #0x0
  54:	add	x3, x3, #0x0
  58:	mov	w2, #0xb3                  	// #179
  5c:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	ldrb	w9, [x0, #16]
   4:	ldrb	w8, [x0, #17]
   8:	cmp	w9, #0x1
   c:	b.hi	1c <_ZNK4llvm5Twine7isValidEv+0x1c>  // b.pmore
  10:	cmp	w8, #0x1
  14:	b.ne	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.any
  18:	b	80 <_ZNK4llvm5Twine7isValidEv+0x80>
  1c:	cbz	w8, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  20:	cmp	w8, #0x1
  24:	b.ne	38 <_ZNK4llvm5Twine7isValidEv+0x38>  // b.any
  28:	cmp	w9, #0x2
  2c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  30:	mov	w8, #0x1                   	// #1
  34:	b	40 <_ZNK4llvm5Twine7isValidEv+0x40>
  38:	cmp	w9, #0x2
  3c:	b.ne	58 <_ZNK4llvm5Twine7isValidEv+0x58>  // b.any
  40:	ldr	x9, [x0]
  44:	ldrb	w10, [x9, #16]
  48:	cbz	w10, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  4c:	ldrb	w9, [x9, #17]
  50:	cmp	w9, #0x1
  54:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  58:	cmp	w8, #0x2
  5c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  60:	ldr	x8, [x0, #8]
  64:	ldrb	w9, [x8, #16]
  68:	cbz	w9, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  6c:	ldrb	w8, [x8, #17]
  70:	cmp	w8, #0x1
  74:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  78:	mov	w0, wzr
  7c:	ret
  80:	mov	w0, #0x1                   	// #1
  84:	ret

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x24, x23, [sp, #48]
   c:	stp	x22, x21, [sp, #64]
  10:	stp	x20, x19, [sp, #80]
  14:	add	x29, sp, #0x20
  18:	cbz	x2, e8 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE+0xe8>
  1c:	ldrb	w8, [x2, #16]
  20:	mov	x20, x4
  24:	mov	x21, x3
  28:	mov	x22, x2
  2c:	mov	w23, w1
  30:	mov	x19, x0
  34:	cmp	w8, #0x10
  38:	b.hi	4c <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE+0x4c>  // b.pmore
  3c:	cbz	x21, e8 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE+0xe8>
  40:	ldrb	w8, [x21, #16]
  44:	cmp	w8, #0x10
  48:	b.ls	c0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE+0xc0>  // b.plast
  4c:	mov	w0, #0x38                  	// #56
  50:	mov	w1, #0x2                   	// #2
  54:	bl	0 <_ZN4llvm4UsernwEmj>
  58:	adrp	x1, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE>
  5c:	mov	x24, x0
  60:	add	x1, x1, #0x0
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE>
  6c:	add	x4, sp, #0x8
  70:	mov	x0, x24
  74:	mov	w1, w23
  78:	mov	x2, x22
  7c:	mov	x3, x21
  80:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE>
  84:	ldp	x3, x4, [x19, #8]
  88:	mov	x0, x19
  8c:	mov	x1, x24
  90:	mov	x2, x20
  94:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE>
  98:	mov	x0, x19
  9c:	mov	x1, x24
  a0:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE>
  a4:	mov	x0, x24
  a8:	ldp	x20, x19, [sp, #80]
  ac:	ldp	x22, x21, [sp, #64]
  b0:	ldp	x24, x23, [sp, #48]
  b4:	ldp	x29, x30, [sp, #32]
  b8:	add	sp, sp, #0x60
  bc:	ret
  c0:	mov	w0, w23
  c4:	mov	x1, x22
  c8:	mov	x2, x21
  cc:	ldp	x20, x19, [sp, #80]
  d0:	ldp	x22, x21, [sp, #64]
  d4:	ldp	x24, x23, [sp, #48]
  d8:	ldp	x29, x30, [sp, #32]
  dc:	mov	w3, wzr
  e0:	add	sp, sp, #0x60
  e4:	b	0 <_ZN4llvm12ConstantExpr10getCompareEtPNS_8ConstantES2_b>
  e8:	adrp	x0, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE>
  ec:	adrp	x1, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE>
  f0:	adrp	x3, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE>
  f4:	add	x0, x0, #0x0
  f8:	add	x1, x1, #0x0
  fc:	add	x3, x3, #0x0
 100:	mov	w2, #0x69                  	// #105
 104:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm8ICmpInstC2ENS_7CmpInst9PredicateEPNS_5ValueES4_RKNS_5TwineE:

0000000000000000 <_ZN4llvm8ICmpInstC2ENS_7CmpInst9PredicateEPNS_5ValueES4_RKNS_5TwineE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #16]
   8:	str	x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	add	x29, sp, #0x10
  18:	ldr	x8, [x2]
  1c:	mov	x23, x0
  20:	mov	x19, x4
  24:	mov	x20, x3
  28:	mov	x0, x8
  2c:	mov	x21, x2
  30:	mov	w22, w1
  34:	bl	0 <_ZN4llvm8ICmpInstC2ENS_7CmpInst9PredicateEPNS_5ValueES4_RKNS_5TwineE>
  38:	mov	x1, x0
  3c:	mov	w2, #0x35                  	// #53
  40:	mov	x0, x23
  44:	mov	w3, w22
  48:	mov	x4, x21
  4c:	mov	x5, x20
  50:	mov	x6, x19
  54:	mov	x7, xzr
  58:	str	xzr, [sp]
  5c:	bl	0 <_ZN4llvm7CmpInstC2EPNS_4TypeENS_11Instruction8OtherOpsENS0_9PredicateEPNS_5ValueES7_RKNS_5TwineEPS3_SB_>
  60:	mov	x0, x23
  64:	ldp	x20, x19, [sp, #64]
  68:	ldp	x22, x21, [sp, #48]
  6c:	ldr	x23, [sp, #32]
  70:	ldp	x29, x30, [sp, #16]
  74:	add	sp, sp, #0x50
  78:	b	0 <_ZN4llvm8ICmpInstC2ENS_7CmpInst9PredicateEPNS_5ValueES4_RKNS_5TwineE>

Disassembly of section .text._ZN4llvm7CmpInst17makeCmpResultTypeEPNS_4TypeE:

0000000000000000 <_ZN4llvm7CmpInst17makeCmpResultTypeEPNS_4TypeE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	cbz	x0, 54 <_ZN4llvm7CmpInst17makeCmpResultTypeEPNS_4TypeE+0x54>
  10:	mov	x19, x0
  14:	ldrb	w20, [x0, #8]
  18:	ldr	x0, [x0]
  1c:	bl	0 <_ZN4llvm4Type9getInt1TyERNS_11LLVMContextE>
  20:	cmp	w20, #0x10
  24:	b.ne	48 <_ZN4llvm7CmpInst17makeCmpResultTypeEPNS_4TypeE+0x48>  // b.any
  28:	ldr	x8, [x19, #32]
  2c:	lsr	x9, x8, #32
  30:	cbnz	x9, 74 <_ZN4llvm7CmpInst17makeCmpResultTypeEPNS_4TypeE+0x74>
  34:	ldrb	w9, [x19, #40]
  38:	ldp	x20, x19, [sp, #16]
  3c:	orr	x1, x8, x9, lsl #32
  40:	ldp	x29, x30, [sp], #32
  44:	b	0 <_ZN4llvm10VectorType3getEPNS_4TypeENS_12ElementCountE>
  48:	ldp	x20, x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #32
  50:	ret
  54:	adrp	x0, 0 <_ZN4llvm7CmpInst17makeCmpResultTypeEPNS_4TypeE>
  58:	adrp	x1, 0 <_ZN4llvm7CmpInst17makeCmpResultTypeEPNS_4TypeE>
  5c:	adrp	x3, 0 <_ZN4llvm7CmpInst17makeCmpResultTypeEPNS_4TypeE>
  60:	add	x0, x0, #0x0
  64:	add	x1, x1, #0x0
  68:	add	x3, x3, #0x0
  6c:	mov	w2, #0x69                  	// #105
  70:	bl	0 <__assert_fail>
  74:	adrp	x0, 0 <_ZN4llvm7CmpInst17makeCmpResultTypeEPNS_4TypeE>
  78:	adrp	x1, 0 <_ZN4llvm7CmpInst17makeCmpResultTypeEPNS_4TypeE>
  7c:	adrp	x3, 0 <_ZN4llvm7CmpInst17makeCmpResultTypeEPNS_4TypeE>
  80:	add	x0, x0, #0x0
  84:	add	x1, x1, #0x0
  88:	add	x3, x3, #0x0
  8c:	mov	w2, #0x220                 	// #544
  90:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm8ICmpInst8AssertOKEv:

0000000000000000 <_ZN4llvm8ICmpInst8AssertOKEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrh	w8, [x0, #18]
   c:	and	w8, w8, #0x7fff
  10:	sub	w8, w8, #0x20
  14:	cmp	w8, #0xa
  18:	b.cs	7c <_ZN4llvm8ICmpInst8AssertOKEv+0x7c>  // b.hs, b.nlast
  1c:	ldur	x8, [x0, #-48]
  20:	ldur	x9, [x0, #-24]
  24:	ldr	x8, [x8]
  28:	ldr	x9, [x9]
  2c:	cmp	x8, x9
  30:	b.ne	9c <_ZN4llvm8ICmpInst8AssertOKEv+0x9c>  // b.any
  34:	ldrb	w9, [x8, #8]
  38:	cmp	w9, #0x10
  3c:	mov	w10, w9
  40:	b.ne	50 <_ZN4llvm8ICmpInst8AssertOKEv+0x50>  // b.any
  44:	ldr	x10, [x8, #16]
  48:	ldr	x10, [x10]
  4c:	ldrb	w10, [x10, #8]
  50:	cmp	w10, #0xb
  54:	b.eq	74 <_ZN4llvm8ICmpInst8AssertOKEv+0x74>  // b.none
  58:	cmp	w9, #0x10
  5c:	b.ne	6c <_ZN4llvm8ICmpInst8AssertOKEv+0x6c>  // b.any
  60:	ldr	x8, [x8, #16]
  64:	ldr	x8, [x8]
  68:	ldrb	w9, [x8, #8]
  6c:	cmp	w9, #0xf
  70:	b.ne	bc <_ZN4llvm8ICmpInst8AssertOKEv+0xbc>  // b.any
  74:	ldp	x29, x30, [sp], #16
  78:	ret
  7c:	adrp	x0, 0 <_ZN4llvm8ICmpInst8AssertOKEv>
  80:	adrp	x1, 0 <_ZN4llvm8ICmpInst8AssertOKEv>
  84:	adrp	x3, 0 <_ZN4llvm8ICmpInst8AssertOKEv>
  88:	add	x0, x0, #0x0
  8c:	add	x1, x1, #0x0
  90:	add	x3, x3, #0x0
  94:	mov	w2, #0x489                 	// #1161
  98:	bl	0 <__assert_fail>
  9c:	adrp	x0, 0 <_ZN4llvm8ICmpInst8AssertOKEv>
  a0:	adrp	x1, 0 <_ZN4llvm8ICmpInst8AssertOKEv>
  a4:	adrp	x3, 0 <_ZN4llvm8ICmpInst8AssertOKEv>
  a8:	add	x0, x0, #0x0
  ac:	add	x1, x1, #0x0
  b0:	add	x3, x3, #0x0
  b4:	mov	w2, #0x48b                 	// #1163
  b8:	bl	0 <__assert_fail>
  bc:	adrp	x0, 0 <_ZN4llvm8ICmpInst8AssertOKEv>
  c0:	adrp	x1, 0 <_ZN4llvm8ICmpInst8AssertOKEv>
  c4:	adrp	x3, 0 <_ZN4llvm8ICmpInst8AssertOKEv>
  c8:	add	x0, x0, #0x0
  cc:	add	x1, x1, #0x0
  d0:	add	x3, x3, #0x0
  d4:	mov	w2, #0x48f                 	// #1167
  d8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #32]
   8:	str	x23, [sp, #48]
   c:	stp	x22, x21, [sp, #64]
  10:	stp	x20, x19, [sp, #80]
  14:	add	x29, sp, #0x20
  18:	ldr	x8, [x2]
  1c:	mov	x19, x2
  20:	cmp	x8, x3
  24:	b.eq	90 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE+0x90>  // b.none
  28:	ldrb	w8, [x19, #16]
  2c:	mov	x22, x3
  30:	mov	w23, w1
  34:	cmp	w8, #0x10
  38:	b.ls	ac <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE+0xac>  // b.plast
  3c:	adrp	x1, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE>
  40:	mov	x21, x0
  44:	add	x1, x1, #0x0
  48:	add	x0, sp, #0x8
  4c:	mov	x20, x4
  50:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE>
  54:	add	x3, sp, #0x8
  58:	mov	w0, w23
  5c:	mov	x1, x19
  60:	mov	x2, x22
  64:	mov	x4, xzr
  68:	bl	0 <_ZN4llvm8CastInst6CreateENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineEPS1_>
  6c:	ldp	x3, x4, [x21, #8]
  70:	mov	x19, x0
  74:	mov	x0, x21
  78:	mov	x1, x19
  7c:	mov	x2, x20
  80:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE>
  84:	mov	x0, x21
  88:	mov	x1, x19
  8c:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE>
  90:	mov	x0, x19
  94:	ldp	x20, x19, [sp, #80]
  98:	ldp	x22, x21, [sp, #64]
  9c:	ldr	x23, [sp, #48]
  a0:	ldp	x29, x30, [sp, #32]
  a4:	add	sp, sp, #0x60
  a8:	ret
  ac:	mov	w0, w23
  b0:	mov	x1, x19
  b4:	mov	x2, x22
  b8:	ldp	x20, x19, [sp, #80]
  bc:	ldp	x22, x21, [sp, #64]
  c0:	ldr	x23, [sp, #48]
  c4:	ldp	x29, x30, [sp, #32]
  c8:	mov	w3, wzr
  cc:	add	sp, sp, #0x60
  d0:	b	0 <_ZN4llvm12ConstantExpr7getCastEjPNS_8ConstantEPNS_4TypeEb>

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEC2EPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEEPNS_6MDNodeENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEC2EPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEEPNS_6MDNodeENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x24, x0
  18:	mov	x0, x1
  1c:	mov	x19, x5
  20:	mov	x20, x4
  24:	mov	x21, x3
  28:	mov	x22, x2
  2c:	mov	x23, x1
  30:	bl	0 <_ZNK4llvm10BasicBlock10getContextEv>
  34:	mov	w8, #0x200                 	// #512
  38:	stp	x0, x21, [x24, #24]
  3c:	str	wzr, [x24, #40]
  40:	strb	wzr, [x24, #46]
  44:	stp	x20, x19, [x24, #48]
  48:	stp	xzr, xzr, [x24, #8]
  4c:	strh	w8, [x24, #44]
  50:	str	xzr, [x24]
  54:	mov	x0, x24
  58:	mov	x1, x23
  5c:	mov	x2, x22
  60:	ldp	x20, x19, [sp, #48]
  64:	ldp	x22, x21, [sp, #32]
  68:	ldp	x24, x23, [sp, #16]
  6c:	ldp	x29, x30, [sp], #64
  70:	b	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEC2EPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEEPNS_6MDNodeENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE>

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_5ValueENS_8ArrayRefIS5_EERKNS_5TwineEPNS_6MDNodeE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_5ValueENS_8ArrayRefIS5_EERKNS_5TwineEPNS_6MDNodeE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x8, [x1]
   c:	ldrb	w9, [x8, #8]
  10:	cmp	w9, #0xf
  14:	b.ne	4c <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_5ValueENS_8ArrayRefIS5_EERKNS_5TwineEPNS_6MDNodeE+0x4c>  // b.any
  18:	ldr	x8, [x8, #16]
  1c:	mov	x6, x5
  20:	mov	x5, x4
  24:	mov	x4, x3
  28:	mov	x3, x2
  2c:	mov	x2, x1
  30:	ldr	x1, [x8]
  34:	cbz	x1, 6c <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_5ValueENS_8ArrayRefIS5_EERKNS_5TwineEPNS_6MDNodeE+0x6c>
  38:	ldrb	w8, [x1, #8]
  3c:	cmp	w8, #0xc
  40:	b.ne	8c <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_5ValueENS_8ArrayRefIS5_EERKNS_5TwineEPNS_6MDNodeE+0x8c>  // b.any
  44:	ldp	x29, x30, [sp], #16
  48:	b	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_5ValueENS_8ArrayRefIS5_EERKNS_5TwineEPNS_6MDNodeE>
  4c:	adrp	x0, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_5ValueENS_8ArrayRefIS5_EERKNS_5TwineEPNS_6MDNodeE>
  50:	adrp	x1, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_5ValueENS_8ArrayRefIS5_EERKNS_5TwineEPNS_6MDNodeE>
  54:	adrp	x3, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_5ValueENS_8ArrayRefIS5_EERKNS_5TwineEPNS_6MDNodeE>
  58:	add	x0, x0, #0x0
  5c:	add	x1, x1, #0x0
  60:	add	x3, x3, #0x0
  64:	mov	w2, #0x17e                 	// #382
  68:	bl	0 <__assert_fail>
  6c:	adrp	x0, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_5ValueENS_8ArrayRefIS5_EERKNS_5TwineEPNS_6MDNodeE>
  70:	adrp	x1, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_5ValueENS_8ArrayRefIS5_EERKNS_5TwineEPNS_6MDNodeE>
  74:	adrp	x3, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_5ValueENS_8ArrayRefIS5_EERKNS_5TwineEPNS_6MDNodeE>
  78:	add	x0, x0, #0x0
  7c:	add	x1, x1, #0x0
  80:	add	x3, x3, #0x0
  84:	mov	w2, #0x69                  	// #105
  88:	bl	0 <__assert_fail>
  8c:	adrp	x0, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_5ValueENS_8ArrayRefIS5_EERKNS_5TwineEPNS_6MDNodeE>
  90:	adrp	x1, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_5ValueENS_8ArrayRefIS5_EERKNS_5TwineEPNS_6MDNodeE>
  94:	adrp	x3, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_5ValueENS_8ArrayRefIS5_EERKNS_5TwineEPNS_6MDNodeE>
  98:	add	x0, x0, #0x0
  9c:	add	x1, x1, #0x0
  a0:	add	x3, x3, #0x0
  a4:	mov	w2, #0x108                 	// #264
  a8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch12OneUse_matchINS0_14BinaryOp_matchINS2_INS0_7bind_tyINS_5ValueEEES5_Lj25ELb0EEENS2_IS5_NS2_INS0_15specific_intvalES5_Lj15ELb0EEELj26ELb0EEELj29ELb1EEEE5matchIS4_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch12OneUse_matchINS0_14BinaryOp_matchINS2_INS0_7bind_tyINS_5ValueEEES5_Lj25ELb0EEENS2_IS5_NS2_INS0_15specific_intvalES5_Lj15ELb0EEELj26ELb0EEELj29ELb1EEEE5matchIS4_EEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x20, x0
  10:	mov	x0, x1
  14:	mov	x19, x1
  18:	bl	0 <_ZNK4llvm5Value30assertModuleIsMaterializedImplEv>
  1c:	ldr	x8, [x19, #8]
  20:	cbz	x8, 2c <_ZN4llvm12PatternMatch12OneUse_matchINS0_14BinaryOp_matchINS2_INS0_7bind_tyINS_5ValueEEES5_Lj25ELb0EEENS2_IS5_NS2_INS0_15specific_intvalES5_Lj15ELb0EEELj26ELb0EEELj29ELb1EEEE5matchIS4_EEbPT_+0x2c>
  24:	ldr	x8, [x8, #8]
  28:	cbz	x8, 3c <_ZN4llvm12PatternMatch12OneUse_matchINS0_14BinaryOp_matchINS2_INS0_7bind_tyINS_5ValueEEES5_Lj25ELb0EEENS2_IS5_NS2_INS0_15specific_intvalES5_Lj15ELb0EEELj26ELb0EEELj29ELb1EEEE5matchIS4_EEbPT_+0x3c>
  2c:	ldp	x20, x19, [sp, #16]
  30:	mov	w0, wzr
  34:	ldp	x29, x30, [sp], #32
  38:	ret
  3c:	mov	x0, x20
  40:	mov	x1, x19
  44:	ldp	x20, x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #32
  4c:	b	0 <_ZN4llvm12PatternMatch12OneUse_matchINS0_14BinaryOp_matchINS2_INS0_7bind_tyINS_5ValueEEES5_Lj25ELb0EEENS2_IS5_NS2_INS0_15specific_intvalES5_Lj15ELb0EEELj26ELb0EEELj29ELb1EEEE5matchIS4_EEbPT_>

Disassembly of section .text._ZN4llvm12PatternMatch12OneUse_matchINS0_14BinaryOp_matchINS2_INS0_7bind_tyINS_5ValueEEES5_Lj26ELb0EEENS2_IS5_NS2_INS0_15specific_intvalES5_Lj15ELb0EEELj25ELb0EEELj29ELb1EEEE5matchIS4_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch12OneUse_matchINS0_14BinaryOp_matchINS2_INS0_7bind_tyINS_5ValueEEES5_Lj26ELb0EEENS2_IS5_NS2_INS0_15specific_intvalES5_Lj15ELb0EEELj25ELb0EEELj29ELb1EEEE5matchIS4_EEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x20, x0
  10:	mov	x0, x1
  14:	mov	x19, x1
  18:	bl	0 <_ZNK4llvm5Value30assertModuleIsMaterializedImplEv>
  1c:	ldr	x8, [x19, #8]
  20:	cbz	x8, 2c <_ZN4llvm12PatternMatch12OneUse_matchINS0_14BinaryOp_matchINS2_INS0_7bind_tyINS_5ValueEEES5_Lj26ELb0EEENS2_IS5_NS2_INS0_15specific_intvalES5_Lj15ELb0EEELj25ELb0EEELj29ELb1EEEE5matchIS4_EEbPT_+0x2c>
  24:	ldr	x8, [x8, #8]
  28:	cbz	x8, 3c <_ZN4llvm12PatternMatch12OneUse_matchINS0_14BinaryOp_matchINS2_INS0_7bind_tyINS_5ValueEEES5_Lj26ELb0EEENS2_IS5_NS2_INS0_15specific_intvalES5_Lj15ELb0EEELj25ELb0EEELj29ELb1EEEE5matchIS4_EEbPT_+0x3c>
  2c:	ldp	x20, x19, [sp, #16]
  30:	mov	w0, wzr
  34:	ldp	x29, x30, [sp], #32
  38:	ret
  3c:	mov	x0, x20
  40:	mov	x1, x19
  44:	ldp	x20, x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #32
  4c:	b	0 <_ZN4llvm12PatternMatch12OneUse_matchINS0_14BinaryOp_matchINS2_INS0_7bind_tyINS_5ValueEEES5_Lj26ELb0EEENS2_IS5_NS2_INS0_15specific_intvalES5_Lj15ELb0EEELj25ELb0EEELj29ELb1EEEE5matchIS4_EEbPT_>

Disassembly of section .text._ZN4llvm12PatternMatch12OneUse_matchINS0_14BinaryOp_matchINS2_INS0_7bind_tyINS_5ValueEEES5_Lj25ELb0EEENS2_IS5_NS2_INS0_15specific_intvalES5_Lj15ELb0EEELj26ELb0EEELj29ELb1EEEEC2ERKSA_:

0000000000000000 <_ZN4llvm12PatternMatch12OneUse_matchINS0_14BinaryOp_matchINS2_INS0_7bind_tyINS_5ValueEEES5_Lj25ELb0EEENS2_IS5_NS2_INS0_15specific_intvalES5_Lj15ELb0EEELj26ELb0EEELj29ELb1EEEEC2ERKSA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	q0, [x1]
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	str	q0, [x0]
  1c:	ldr	x8, [x1, #16]
  20:	str	x8, [x0, #16]
  24:	ldr	w8, [x1, #32]
  28:	add	x0, x0, #0x18
  2c:	add	x1, x1, #0x18
  30:	cmp	w8, #0x40
  34:	str	w8, [x19, #32]
  38:	b.hi	48 <_ZN4llvm12PatternMatch12OneUse_matchINS0_14BinaryOp_matchINS2_INS0_7bind_tyINS_5ValueEEES5_Lj25ELb0EEENS2_IS5_NS2_INS0_15specific_intvalES5_Lj15ELb0EEELj26ELb0EEELj29ELb1EEEEC2ERKSA_+0x48>  // b.pmore
  3c:	ldr	x8, [x1]
  40:	str	x8, [x0]
  44:	b	4c <_ZN4llvm12PatternMatch12OneUse_matchINS0_14BinaryOp_matchINS2_INS0_7bind_tyINS_5ValueEEES5_Lj25ELb0EEENS2_IS5_NS2_INS0_15specific_intvalES5_Lj15ELb0EEELj26ELb0EEELj29ELb1EEEEC2ERKSA_+0x4c>
  48:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
  4c:	ldr	x8, [x20, #40]
  50:	str	x8, [x19, #40]
  54:	ldp	x20, x19, [sp, #16]
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EEC2ERKS5_RKS8_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EEC2ERKS5_RKS8_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	q0, [x1]
  10:	mov	x19, x2
  14:	mov	x20, x0
  18:	add	x1, x2, #0x8
  1c:	str	q0, [x0]
  20:	ldr	x8, [x2]
  24:	str	x8, [x0, #16]
  28:	ldr	w8, [x2, #16]
  2c:	add	x0, x0, #0x18
  30:	cmp	w8, #0x40
  34:	str	w8, [x20, #32]
  38:	b.hi	48 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EEC2ERKS5_RKS8_+0x48>  // b.pmore
  3c:	ldr	x8, [x1]
  40:	str	x8, [x0]
  44:	b	4c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EEC2ERKS5_RKS8_+0x4c>
  48:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
  4c:	ldr	x8, [x19, #24]
  50:	str	x8, [x20, #40]
  54:	ldp	x20, x19, [sp, #16]
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldrb	w8, [x1, #16]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	cmp	w8, #0x5
  20:	b.eq	7c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x7c>  // b.none
  24:	cmp	w8, #0x35
  28:	b.ne	178 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x178>  // b.any
  2c:	add	x0, sp, #0x8
  30:	str	x20, [sp, #8]
  34:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
  38:	tbz	w0, #0, 1b0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x1b0>
  3c:	ldur	x1, [x20, #-48]
  40:	mov	x0, x19
  44:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
  48:	tbz	w0, #0, 5c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x5c>
  4c:	ldur	x1, [x20, #-24]
  50:	add	x0, x19, #0x10
  54:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
  58:	tbnz	w0, #0, f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0xf8>
  5c:	ldur	x1, [x20, #-24]
  60:	mov	x0, x19
  64:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
  68:	tbz	w0, #0, 178 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x178>
  6c:	ldur	x1, [x20, #-48]
  70:	add	x0, x19, #0x10
  74:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
  78:	b	17c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x17c>
  7c:	ldrh	w8, [x20, #18]
  80:	cmp	w8, #0x1d
  84:	b.ne	178 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x178>  // b.any
  88:	ldr	w8, [x20, #20]
  8c:	and	x8, x8, #0xfffffff
  90:	cbz	w8, 190 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x190>
  94:	mov	w9, #0x18                  	// #24
  98:	mneg	x8, x8, x9
  9c:	ldr	x1, [x20, x8]
  a0:	cbz	x1, b0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0xb0>
  a4:	ldrb	w8, [x1, #16]
  a8:	cmp	w8, #0x11
  ac:	b.cs	1d0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x1d0>  // b.hs, b.nlast
  b0:	mov	x0, x19
  b4:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
  b8:	tbz	w0, #0, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x100>
  bc:	ldr	w8, [x20, #20]
  c0:	and	x8, x8, #0xfffffff
  c4:	cmp	w8, #0x1
  c8:	b.ls	190 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x190>  // b.plast
  cc:	mov	w9, #0x18                  	// #24
  d0:	mneg	x8, x8, x9
  d4:	add	x8, x20, x8
  d8:	ldr	x1, [x8, #24]
  dc:	cbz	x1, ec <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0xec>
  e0:	ldrb	w8, [x1, #16]
  e4:	cmp	w8, #0x11
  e8:	b.cs	1d0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x1d0>  // b.hs, b.nlast
  ec:	add	x0, x19, #0x10
  f0:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
  f4:	tbz	w0, #0, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x100>
  f8:	mov	w0, #0x1                   	// #1
  fc:	b	17c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x17c>
 100:	ldr	w8, [x20, #20]
 104:	and	x8, x8, #0xfffffff
 108:	cmp	w8, #0x1
 10c:	b.ls	190 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x190>  // b.plast
 110:	mov	w9, #0x18                  	// #24
 114:	mneg	x8, x8, x9
 118:	add	x8, x20, x8
 11c:	ldr	x1, [x8, #24]
 120:	cbz	x1, 130 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x130>
 124:	ldrb	w8, [x1, #16]
 128:	cmp	w8, #0x11
 12c:	b.cs	1d0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x1d0>  // b.hs, b.nlast
 130:	mov	x0, x19
 134:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 138:	tbz	w0, #0, 178 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x178>
 13c:	ldr	w8, [x20, #20]
 140:	and	x8, x8, #0xfffffff
 144:	cbz	w8, 190 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x190>
 148:	mov	w9, #0x18                  	// #24
 14c:	mneg	x8, x8, x9
 150:	ldr	x1, [x20, x8]
 154:	cbz	x1, 164 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x164>
 158:	ldrb	w8, [x1, #16]
 15c:	cmp	w8, #0x11
 160:	b.cs	1d0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x1d0>  // b.hs, b.nlast
 164:	add	x0, x19, #0x10
 168:	ldp	x20, x19, [sp, #32]
 16c:	ldp	x29, x30, [sp, #16]
 170:	add	sp, sp, #0x30
 174:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 178:	mov	w0, wzr
 17c:	ldp	x20, x19, [sp, #32]
 180:	ldp	x29, x30, [sp, #16]
 184:	and	w0, w0, #0x1
 188:	add	sp, sp, #0x30
 18c:	ret
 190:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 194:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 198:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 19c:	add	x0, x0, #0x0
 1a0:	add	x1, x1, #0x0
 1a4:	add	x3, x3, #0x0
 1a8:	mov	w2, #0x4fa                 	// #1274
 1ac:	bl	0 <__assert_fail>
 1b0:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 1b4:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 1b8:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 1bc:	add	x0, x0, #0x0
 1c0:	add	x1, x1, #0x0
 1c4:	add	x3, x3, #0x0
 1c8:	mov	w2, #0x108                 	// #264
 1cc:	bl	0 <__assert_fail>
 1d0:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 1d4:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 1d8:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 1dc:	add	x0, x0, #0x0
 1e0:	add	x1, x1, #0x0
 1e4:	add	x3, x3, #0x0
 1e8:	mov	w2, #0x134                 	// #308
 1ec:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldrb	w8, [x1, #16]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	cmp	w8, #0x5
  20:	b.eq	70 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_+0x70>  // b.none
  24:	cmp	w8, #0x31
  28:	b.ne	ec <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_+0xec>  // b.any
  2c:	add	x0, sp, #0x8
  30:	str	x20, [sp, #8]
  34:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
  38:	tbz	w0, #0, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_+0x100>
  3c:	ldur	x8, [x20, #-48]
  40:	cbz	x8, 54 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_+0x54>
  44:	ldr	x9, [x19]
  48:	str	x8, [x9]
  4c:	ldur	x8, [x20, #-24]
  50:	cbnz	x8, dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_+0xdc>
  54:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
  58:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
  5c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
  60:	add	x0, x0, #0x0
  64:	add	x1, x1, #0x0
  68:	add	x3, x3, #0x0
  6c:	b	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_+0x158>
  70:	ldrh	w8, [x20, #18]
  74:	cmp	w8, #0x19
  78:	b.ne	ec <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_+0xec>  // b.any
  7c:	ldr	w8, [x20, #20]
  80:	and	x8, x8, #0xfffffff
  84:	cbz	w8, 120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_+0x120>
  88:	mov	w9, #0x18                  	// #24
  8c:	mneg	x8, x8, x9
  90:	ldr	x8, [x20, x8]
  94:	cbz	x8, 140 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_+0x140>
  98:	ldrb	w9, [x8, #16]
  9c:	cmp	w9, #0x11
  a0:	b.cs	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_+0x160>  // b.hs, b.nlast
  a4:	ldr	x9, [x19]
  a8:	str	x8, [x9]
  ac:	ldr	w8, [x20, #20]
  b0:	and	x8, x8, #0xfffffff
  b4:	cmp	w8, #0x1
  b8:	b.ls	120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_+0x120>  // b.plast
  bc:	mov	w9, #0x18                  	// #24
  c0:	mneg	x8, x8, x9
  c4:	add	x8, x20, x8
  c8:	ldr	x8, [x8, #24]
  cc:	cbz	x8, 140 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_+0x140>
  d0:	ldrb	w9, [x8, #16]
  d4:	cmp	w9, #0x11
  d8:	b.cs	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_+0x160>  // b.hs, b.nlast
  dc:	ldr	x9, [x19, #8]
  e0:	mov	w0, #0x1                   	// #1
  e4:	str	x8, [x9]
  e8:	b	f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_+0xf0>
  ec:	mov	w0, wzr
  f0:	ldp	x20, x19, [sp, #32]
  f4:	ldp	x29, x30, [sp, #16]
  f8:	add	sp, sp, #0x30
  fc:	ret
 100:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
 104:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
 108:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
 10c:	add	x0, x0, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x3, x3, #0x0
 118:	mov	w2, #0x108                 	// #264
 11c:	bl	0 <__assert_fail>
 120:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
 124:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
 128:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
 12c:	add	x0, x0, #0x0
 130:	add	x1, x1, #0x0
 134:	add	x3, x3, #0x0
 138:	mov	w2, #0x4fa                 	// #1274
 13c:	bl	0 <__assert_fail>
 140:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
 144:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
 148:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
 14c:	add	x0, x0, #0x0
 150:	add	x1, x1, #0x0
 154:	add	x3, x3, #0x0
 158:	mov	w2, #0x69                  	// #105
 15c:	bl	0 <__assert_fail>
 160:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
 164:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
 168:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
 16c:	add	x0, x0, #0x0
 170:	add	x1, x1, #0x0
 174:	add	x3, x3, #0x0
 178:	mov	w2, #0x134                 	// #308
 17c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldrb	w8, [x1, #16]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	cmp	w8, #0x5
  20:	b.eq	5c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_+0x5c>  // b.none
  24:	cmp	w8, #0x32
  28:	b.ne	dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_+0xdc>  // b.any
  2c:	add	x0, sp, #0x8
  30:	str	x20, [sp, #8]
  34:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
  38:	tbz	w0, #0, f4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_+0xf4>
  3c:	ldur	x8, [x20, #-48]
  40:	cbz	x8, 114 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_+0x114>
  44:	ldr	x9, [x19], #8
  48:	str	x8, [x9]
  4c:	ldur	x1, [x20, #-24]
  50:	mov	x0, x19
  54:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
  58:	b	e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_+0xe0>
  5c:	ldrh	w8, [x20, #18]
  60:	cmp	w8, #0x1a
  64:	b.ne	dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_+0xdc>  // b.any
  68:	ldr	w8, [x20, #20]
  6c:	and	x8, x8, #0xfffffff
  70:	cbz	w8, 130 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_+0x130>
  74:	mov	w9, #0x18                  	// #24
  78:	mneg	x8, x8, x9
  7c:	ldr	x8, [x20, x8]
  80:	cbz	x8, 170 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_+0x170>
  84:	ldrb	w9, [x8, #16]
  88:	cmp	w9, #0x11
  8c:	b.cs	150 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_+0x150>  // b.hs, b.nlast
  90:	ldr	x9, [x19], #8
  94:	str	x8, [x9]
  98:	ldr	w8, [x20, #20]
  9c:	and	x8, x8, #0xfffffff
  a0:	cmp	w8, #0x1
  a4:	b.ls	130 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_+0x130>  // b.plast
  a8:	mov	w9, #0x18                  	// #24
  ac:	mneg	x8, x8, x9
  b0:	add	x8, x20, x8
  b4:	ldr	x1, [x8, #24]
  b8:	cbz	x1, c8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_+0xc8>
  bc:	ldrb	w8, [x1, #16]
  c0:	cmp	w8, #0x11
  c4:	b.cs	150 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_+0x150>  // b.hs, b.nlast
  c8:	mov	x0, x19
  cc:	ldp	x20, x19, [sp, #32]
  d0:	ldp	x29, x30, [sp, #16]
  d4:	add	sp, sp, #0x30
  d8:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
  dc:	mov	w0, wzr
  e0:	ldp	x20, x19, [sp, #32]
  e4:	ldp	x29, x30, [sp, #16]
  e8:	and	w0, w0, #0x1
  ec:	add	sp, sp, #0x30
  f0:	ret
  f4:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
  f8:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
  fc:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
 100:	add	x0, x0, #0x0
 104:	add	x1, x1, #0x0
 108:	add	x3, x3, #0x0
 10c:	mov	w2, #0x108                 	// #264
 110:	bl	0 <__assert_fail>
 114:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
 118:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
 11c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
 120:	add	x0, x0, #0x0
 124:	add	x1, x1, #0x0
 128:	add	x3, x3, #0x0
 12c:	b	188 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_+0x188>
 130:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
 134:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
 138:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
 13c:	add	x0, x0, #0x0
 140:	add	x1, x1, #0x0
 144:	add	x3, x3, #0x0
 148:	mov	w2, #0x4fa                 	// #1274
 14c:	bl	0 <__assert_fail>
 150:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
 154:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
 158:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
 15c:	add	x0, x0, #0x0
 160:	add	x1, x1, #0x0
 164:	add	x3, x3, #0x0
 168:	mov	w2, #0x134                 	// #308
 16c:	bl	0 <__assert_fail>
 170:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
 174:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
 178:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
 17c:	add	x0, x0, #0x0
 180:	add	x1, x1, #0x0
 184:	add	x3, x3, #0x0
 188:	mov	w2, #0x69                  	// #105
 18c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldrb	w8, [x1, #16]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	cmp	w8, #0x5
  20:	b.eq	70 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_+0x70>  // b.none
  24:	cmp	w8, #0x31
  28:	b.ne	ec <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_+0xec>  // b.any
  2c:	add	x0, sp, #0x8
  30:	str	x20, [sp, #8]
  34:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
  38:	tbz	w0, #0, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_+0x100>
  3c:	ldur	x8, [x20, #-48]
  40:	cbz	x8, 54 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_+0x54>
  44:	ldr	x9, [x19]
  48:	str	x8, [x9]
  4c:	ldur	x8, [x20, #-24]
  50:	cbnz	x8, dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_+0xdc>
  54:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
  58:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
  5c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
  60:	add	x0, x0, #0x0
  64:	add	x1, x1, #0x0
  68:	add	x3, x3, #0x0
  6c:	b	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_+0x158>
  70:	ldrh	w8, [x20, #18]
  74:	cmp	w8, #0x19
  78:	b.ne	ec <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_+0xec>  // b.any
  7c:	ldr	w8, [x20, #20]
  80:	and	x8, x8, #0xfffffff
  84:	cbz	w8, 120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_+0x120>
  88:	mov	w9, #0x18                  	// #24
  8c:	mneg	x8, x8, x9
  90:	ldr	x8, [x20, x8]
  94:	cbz	x8, 140 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_+0x140>
  98:	ldrb	w9, [x8, #16]
  9c:	cmp	w9, #0x11
  a0:	b.cs	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_+0x160>  // b.hs, b.nlast
  a4:	ldr	x9, [x19]
  a8:	str	x8, [x9]
  ac:	ldr	w8, [x20, #20]
  b0:	and	x8, x8, #0xfffffff
  b4:	cmp	w8, #0x1
  b8:	b.ls	120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_+0x120>  // b.plast
  bc:	mov	w9, #0x18                  	// #24
  c0:	mneg	x8, x8, x9
  c4:	add	x8, x20, x8
  c8:	ldr	x8, [x8, #24]
  cc:	cbz	x8, 140 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_+0x140>
  d0:	ldrb	w9, [x8, #16]
  d4:	cmp	w9, #0x11
  d8:	b.cs	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_+0x160>  // b.hs, b.nlast
  dc:	ldr	x9, [x19, #8]
  e0:	mov	w0, #0x1                   	// #1
  e4:	str	x8, [x9]
  e8:	b	f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_+0xf0>
  ec:	mov	w0, wzr
  f0:	ldp	x20, x19, [sp, #32]
  f4:	ldp	x29, x30, [sp, #16]
  f8:	add	sp, sp, #0x30
  fc:	ret
 100:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
 104:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
 108:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
 10c:	add	x0, x0, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x3, x3, #0x0
 118:	mov	w2, #0x108                 	// #264
 11c:	bl	0 <__assert_fail>
 120:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
 124:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
 128:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
 12c:	add	x0, x0, #0x0
 130:	add	x1, x1, #0x0
 134:	add	x3, x3, #0x0
 138:	mov	w2, #0x4fa                 	// #1274
 13c:	bl	0 <__assert_fail>
 140:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
 144:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
 148:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
 14c:	add	x0, x0, #0x0
 150:	add	x1, x1, #0x0
 154:	add	x3, x3, #0x0
 158:	mov	w2, #0x69                  	// #105
 15c:	bl	0 <__assert_fail>
 160:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
 164:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
 168:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
 16c:	add	x0, x0, #0x0
 170:	add	x1, x1, #0x0
 174:	add	x3, x3, #0x0
 178:	mov	w2, #0x134                 	// #308
 17c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldrb	w8, [x1, #16]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	cmp	w8, #0x5
  20:	b.eq	5c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x5c>  // b.none
  24:	cmp	w8, #0x32
  28:	b.ne	dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xdc>  // b.any
  2c:	add	x0, sp, #0x8
  30:	str	x20, [sp, #8]
  34:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  38:	tbz	w0, #0, f4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xf4>
  3c:	ldur	x8, [x20, #-48]
  40:	cbz	x8, 114 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x114>
  44:	ldr	x9, [x19], #8
  48:	str	x8, [x9]
  4c:	ldur	x1, [x20, #-24]
  50:	mov	x0, x19
  54:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  58:	b	e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xe0>
  5c:	ldrh	w8, [x20, #18]
  60:	cmp	w8, #0x1a
  64:	b.ne	dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xdc>  // b.any
  68:	ldr	w8, [x20, #20]
  6c:	and	x8, x8, #0xfffffff
  70:	cbz	w8, 130 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x130>
  74:	mov	w9, #0x18                  	// #24
  78:	mneg	x8, x8, x9
  7c:	ldr	x8, [x20, x8]
  80:	cbz	x8, 170 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x170>
  84:	ldrb	w9, [x8, #16]
  88:	cmp	w9, #0x11
  8c:	b.cs	150 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x150>  // b.hs, b.nlast
  90:	ldr	x9, [x19], #8
  94:	str	x8, [x9]
  98:	ldr	w8, [x20, #20]
  9c:	and	x8, x8, #0xfffffff
  a0:	cmp	w8, #0x1
  a4:	b.ls	130 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x130>  // b.plast
  a8:	mov	w9, #0x18                  	// #24
  ac:	mneg	x8, x8, x9
  b0:	add	x8, x20, x8
  b4:	ldr	x1, [x8, #24]
  b8:	cbz	x1, c8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xc8>
  bc:	ldrb	w8, [x1, #16]
  c0:	cmp	w8, #0x11
  c4:	b.cs	150 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x150>  // b.hs, b.nlast
  c8:	mov	x0, x19
  cc:	ldp	x20, x19, [sp, #32]
  d0:	ldp	x29, x30, [sp, #16]
  d4:	add	sp, sp, #0x30
  d8:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  dc:	mov	w0, wzr
  e0:	ldp	x20, x19, [sp, #32]
  e4:	ldp	x29, x30, [sp, #16]
  e8:	and	w0, w0, #0x1
  ec:	add	sp, sp, #0x30
  f0:	ret
  f4:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  f8:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  fc:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 100:	add	x0, x0, #0x0
 104:	add	x1, x1, #0x0
 108:	add	x3, x3, #0x0
 10c:	mov	w2, #0x108                 	// #264
 110:	bl	0 <__assert_fail>
 114:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 118:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 11c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 120:	add	x0, x0, #0x0
 124:	add	x1, x1, #0x0
 128:	add	x3, x3, #0x0
 12c:	b	188 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x188>
 130:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 134:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 138:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 13c:	add	x0, x0, #0x0
 140:	add	x1, x1, #0x0
 144:	add	x3, x3, #0x0
 148:	mov	w2, #0x4fa                 	// #1274
 14c:	bl	0 <__assert_fail>
 150:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 154:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 158:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 15c:	add	x0, x0, #0x0
 160:	add	x1, x1, #0x0
 164:	add	x3, x3, #0x0
 168:	mov	w2, #0x134                 	// #308
 16c:	bl	0 <__assert_fail>
 170:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 174:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 178:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 17c:	add	x0, x0, #0x0
 180:	add	x1, x1, #0x0
 184:	add	x3, x3, #0x0
 188:	mov	w2, #0x69                  	// #105
 18c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldrb	w8, [x1, #16]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	cmp	w8, #0x5
  20:	b.eq	70 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x70>  // b.none
  24:	cmp	w8, #0x27
  28:	b.ne	f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0xf0>  // b.any
  2c:	add	x0, sp, #0x8
  30:	str	x20, [sp, #8]
  34:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
  38:	tbz	w0, #0, 104 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x104>
  3c:	ldur	x1, [x20, #-48]
  40:	mov	x0, x19
  44:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
  48:	tbz	w0, #0, f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0xf0>
  4c:	ldur	x8, [x20, #-24]
  50:	cbnz	x8, e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0xe0>
  54:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
  58:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
  5c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
  60:	add	x0, x0, #0x0
  64:	add	x1, x1, #0x0
  68:	add	x3, x3, #0x0
  6c:	b	17c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x17c>
  70:	ldrh	w8, [x20, #18]
  74:	cmp	w8, #0xf
  78:	b.ne	f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0xf0>  // b.any
  7c:	ldr	w8, [x20, #20]
  80:	and	x8, x8, #0xfffffff
  84:	cbz	w8, 124 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x124>
  88:	mov	w9, #0x18                  	// #24
  8c:	mneg	x8, x8, x9
  90:	ldr	x1, [x20, x8]
  94:	cbz	x1, a4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0xa4>
  98:	ldrb	w8, [x1, #16]
  9c:	cmp	w8, #0x11
  a0:	b.cs	144 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x144>  // b.hs, b.nlast
  a4:	mov	x0, x19
  a8:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
  ac:	tbz	w0, #0, f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0xf0>
  b0:	ldr	w8, [x20, #20]
  b4:	and	x8, x8, #0xfffffff
  b8:	cmp	w8, #0x1
  bc:	b.ls	124 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x124>  // b.plast
  c0:	mov	w9, #0x18                  	// #24
  c4:	mneg	x8, x8, x9
  c8:	add	x8, x20, x8
  cc:	ldr	x8, [x8, #24]
  d0:	cbz	x8, 164 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x164>
  d4:	ldrb	w9, [x8, #16]
  d8:	cmp	w9, #0x11
  dc:	b.cs	144 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x144>  // b.hs, b.nlast
  e0:	ldr	x9, [x19, #16]
  e4:	mov	w0, #0x1                   	// #1
  e8:	str	x8, [x9]
  ec:	b	f4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0xf4>
  f0:	mov	w0, wzr
  f4:	ldp	x20, x19, [sp, #32]
  f8:	ldp	x29, x30, [sp, #16]
  fc:	add	sp, sp, #0x30
 100:	ret
 104:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 108:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 10c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 110:	add	x0, x0, #0x0
 114:	add	x1, x1, #0x0
 118:	add	x3, x3, #0x0
 11c:	mov	w2, #0x108                 	// #264
 120:	bl	0 <__assert_fail>
 124:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 128:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 12c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 130:	add	x0, x0, #0x0
 134:	add	x1, x1, #0x0
 138:	add	x3, x3, #0x0
 13c:	mov	w2, #0x4fa                 	// #1274
 140:	bl	0 <__assert_fail>
 144:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 148:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 14c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 150:	add	x0, x0, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x3, x3, #0x0
 15c:	mov	w2, #0x134                 	// #308
 160:	bl	0 <__assert_fail>
 164:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 168:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 16c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 170:	add	x0, x0, #0x0
 174:	add	x1, x1, #0x0
 178:	add	x3, x3, #0x0
 17c:	mov	w2, #0x69                  	// #105
 180:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldrb	w8, [x1, #16]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	cmp	w8, #0x5
  20:	b.eq	70 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x70>  // b.none
  24:	cmp	w8, #0x27
  28:	b.ne	f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0xf0>  // b.any
  2c:	add	x0, sp, #0x8
  30:	str	x20, [sp, #8]
  34:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
  38:	tbz	w0, #0, 104 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x104>
  3c:	ldur	x1, [x20, #-48]
  40:	mov	x0, x19
  44:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
  48:	tbz	w0, #0, f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0xf0>
  4c:	ldur	x8, [x20, #-24]
  50:	cbnz	x8, e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0xe0>
  54:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
  58:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
  5c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
  60:	add	x0, x0, #0x0
  64:	add	x1, x1, #0x0
  68:	add	x3, x3, #0x0
  6c:	b	17c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x17c>
  70:	ldrh	w8, [x20, #18]
  74:	cmp	w8, #0xf
  78:	b.ne	f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0xf0>  // b.any
  7c:	ldr	w8, [x20, #20]
  80:	and	x8, x8, #0xfffffff
  84:	cbz	w8, 124 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x124>
  88:	mov	w9, #0x18                  	// #24
  8c:	mneg	x8, x8, x9
  90:	ldr	x1, [x20, x8]
  94:	cbz	x1, a4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0xa4>
  98:	ldrb	w8, [x1, #16]
  9c:	cmp	w8, #0x11
  a0:	b.cs	144 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x144>  // b.hs, b.nlast
  a4:	mov	x0, x19
  a8:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
  ac:	tbz	w0, #0, f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0xf0>
  b0:	ldr	w8, [x20, #20]
  b4:	and	x8, x8, #0xfffffff
  b8:	cmp	w8, #0x1
  bc:	b.ls	124 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x124>  // b.plast
  c0:	mov	w9, #0x18                  	// #24
  c4:	mneg	x8, x8, x9
  c8:	add	x8, x20, x8
  cc:	ldr	x8, [x8, #24]
  d0:	cbz	x8, 164 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x164>
  d4:	ldrb	w9, [x8, #16]
  d8:	cmp	w9, #0x11
  dc:	b.cs	144 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x144>  // b.hs, b.nlast
  e0:	ldr	x9, [x19, #16]
  e4:	mov	w0, #0x1                   	// #1
  e8:	str	x8, [x9]
  ec:	b	f4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0xf4>
  f0:	mov	w0, wzr
  f4:	ldp	x20, x19, [sp, #32]
  f8:	ldp	x29, x30, [sp, #16]
  fc:	add	sp, sp, #0x30
 100:	ret
 104:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 108:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 10c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 110:	add	x0, x0, #0x0
 114:	add	x1, x1, #0x0
 118:	add	x3, x3, #0x0
 11c:	mov	w2, #0x108                 	// #264
 120:	bl	0 <__assert_fail>
 124:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 128:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 12c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 130:	add	x0, x0, #0x0
 134:	add	x1, x1, #0x0
 138:	add	x3, x3, #0x0
 13c:	mov	w2, #0x4fa                 	// #1274
 140:	bl	0 <__assert_fail>
 144:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 148:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 14c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 150:	add	x0, x0, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x3, x3, #0x0
 15c:	mov	w2, #0x134                 	// #308
 160:	bl	0 <__assert_fail>
 164:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 168:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 16c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 170:	add	x0, x0, #0x0
 174:	add	x1, x1, #0x0
 178:	add	x3, x3, #0x0
 17c:	mov	w2, #0x69                  	// #105
 180:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch15specific_intval5matchINS_5ValueEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch15specific_intval5matchINS_5ValueEEEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	cbz	x1, 7c <_ZN4llvm12PatternMatch15specific_intval5matchINS_5ValueEEEbPT_+0x7c>
  10:	ldrb	w8, [x1, #16]
  14:	mov	x19, x0
  18:	cmp	w8, #0xd
  1c:	b.ne	34 <_ZN4llvm12PatternMatch15specific_intval5matchINS_5ValueEEEbPT_+0x34>  // b.any
  20:	add	x0, x1, #0x18
  24:	mov	x1, x19
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	b	0 <_ZN4llvm12PatternMatch15specific_intval5matchINS_5ValueEEEbPT_>
  34:	cmp	w8, #0x10
  38:	b.hi	6c <_ZN4llvm12PatternMatch15specific_intval5matchINS_5ValueEEEbPT_+0x6c>  // b.pmore
  3c:	ldr	x8, [x1]
  40:	ldrb	w8, [x8, #8]
  44:	cmp	w8, #0x10
  48:	b.ne	6c <_ZN4llvm12PatternMatch15specific_intval5matchINS_5ValueEEEbPT_+0x6c>  // b.any
  4c:	mov	x0, x1
  50:	mov	w1, wzr
  54:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
  58:	cbz	x0, 6c <_ZN4llvm12PatternMatch15specific_intval5matchINS_5ValueEEEbPT_+0x6c>
  5c:	ldrb	w8, [x0, #16]
  60:	mov	x1, x0
  64:	cmp	w8, #0xd
  68:	b.eq	20 <_ZN4llvm12PatternMatch15specific_intval5matchINS_5ValueEEEbPT_+0x20>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	mov	w0, wzr
  74:	ldp	x29, x30, [sp], #32
  78:	ret
  7c:	adrp	x0, 0 <_ZN4llvm12PatternMatch15specific_intval5matchINS_5ValueEEEbPT_>
  80:	adrp	x1, 0 <_ZN4llvm12PatternMatch15specific_intval5matchINS_5ValueEEEbPT_>
  84:	adrp	x3, 0 <_ZN4llvm12PatternMatch15specific_intval5matchINS_5ValueEEEbPT_>
  88:	add	x0, x0, #0x0
  8c:	add	x1, x1, #0x0
  90:	add	x3, x3, #0x0
  94:	mov	w2, #0x69                  	// #105
  98:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch15specific_intval5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch15specific_intval5matchINS_8ConstantEEEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	cbz	x1, 74 <_ZN4llvm12PatternMatch15specific_intval5matchINS_8ConstantEEEbPT_+0x74>
  10:	ldrb	w8, [x1, #16]
  14:	mov	x19, x0
  18:	cmp	w8, #0xd
  1c:	b.ne	34 <_ZN4llvm12PatternMatch15specific_intval5matchINS_8ConstantEEEbPT_+0x34>  // b.any
  20:	add	x0, x1, #0x18
  24:	mov	x1, x19
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	b	0 <_ZN4llvm12PatternMatch15specific_intval5matchINS_8ConstantEEEbPT_>
  34:	ldr	x8, [x1]
  38:	ldrb	w8, [x8, #8]
  3c:	cmp	w8, #0x10
  40:	b.ne	64 <_ZN4llvm12PatternMatch15specific_intval5matchINS_8ConstantEEEbPT_+0x64>  // b.any
  44:	mov	x0, x1
  48:	mov	w1, wzr
  4c:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
  50:	cbz	x0, 64 <_ZN4llvm12PatternMatch15specific_intval5matchINS_8ConstantEEEbPT_+0x64>
  54:	ldrb	w8, [x0, #16]
  58:	mov	x1, x0
  5c:	cmp	w8, #0xd
  60:	b.eq	20 <_ZN4llvm12PatternMatch15specific_intval5matchINS_8ConstantEEEbPT_+0x20>  // b.none
  64:	ldr	x19, [sp, #16]
  68:	mov	w0, wzr
  6c:	ldp	x29, x30, [sp], #32
  70:	ret
  74:	adrp	x0, 0 <_ZN4llvm12PatternMatch15specific_intval5matchINS_8ConstantEEEbPT_>
  78:	adrp	x1, 0 <_ZN4llvm12PatternMatch15specific_intval5matchINS_8ConstantEEEbPT_>
  7c:	adrp	x3, 0 <_ZN4llvm12PatternMatch15specific_intval5matchINS_8ConstantEEEbPT_>
  80:	add	x0, x0, #0x0
  84:	add	x1, x1, #0x0
  88:	add	x3, x3, #0x0
  8c:	mov	w2, #0x69                  	// #105
  90:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm5APInt11isSameValueERKS0_S2_:

0000000000000000 <_ZN4llvm5APInt11isSameValueERKS0_S2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x1
  14:	ldr	w1, [x0, #8]
  18:	ldr	w9, [x19, #8]
  1c:	mov	x20, x0
  20:	cmp	w1, w9
  24:	b.ne	40 <_ZN4llvm5APInt11isSameValueERKS0_S2_+0x40>  // b.any
  28:	mov	x0, x20
  2c:	mov	x1, x19
  30:	ldp	x20, x19, [sp, #32]
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x30
  3c:	b	0 <_ZN4llvm5APInt11isSameValueERKS0_S2_>
  40:	mov	x8, sp
  44:	b.ls	5c <_ZN4llvm5APInt11isSameValueERKS0_S2_+0x5c>  // b.plast
  48:	mov	x0, x19
  4c:	bl	0 <_ZNK4llvm5APInt4zextEj>
  50:	mov	x1, sp
  54:	mov	x0, x20
  58:	b	70 <_ZN4llvm5APInt11isSameValueERKS0_S2_+0x70>
  5c:	mov	x0, x20
  60:	mov	w1, w9
  64:	bl	0 <_ZNK4llvm5APInt4zextEj>
  68:	mov	x0, sp
  6c:	mov	x1, x19
  70:	bl	0 <_ZN4llvm5APInt11isSameValueERKS0_S2_>
  74:	ldr	w8, [sp, #8]
  78:	mov	w19, w0
  7c:	cmp	w8, #0x41
  80:	b.cc	90 <_ZN4llvm5APInt11isSameValueERKS0_S2_+0x90>  // b.lo, b.ul, b.last
  84:	ldr	x0, [sp]
  88:	cbz	x0, 90 <_ZN4llvm5APInt11isSameValueERKS0_S2_+0x90>
  8c:	bl	0 <_ZdaPv>
  90:	and	w0, w19, #0x1
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x29, x30, [sp, #16]
  9c:	add	sp, sp, #0x30
  a0:	ret

Disassembly of section .text._ZNK4llvm5APInteqERKS0_:

0000000000000000 <_ZNK4llvm5APInteqERKS0_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #8]
   c:	ldr	w9, [x1, #8]
  10:	cmp	w8, w9
  14:	b.ne	40 <_ZNK4llvm5APInteqERKS0_+0x40>  // b.any
  18:	cmp	w8, #0x40
  1c:	b.hi	38 <_ZNK4llvm5APInteqERKS0_+0x38>  // b.pmore
  20:	ldr	x8, [x0]
  24:	ldr	x9, [x1]
  28:	cmp	x8, x9
  2c:	cset	w0, eq  // eq = none
  30:	ldp	x29, x30, [sp], #16
  34:	ret
  38:	ldp	x29, x30, [sp], #16
  3c:	b	0 <_ZNK4llvm5APInt13EqualSlowCaseERKS0_>
  40:	adrp	x0, 0 <_ZNK4llvm5APInteqERKS0_>
  44:	adrp	x1, 0 <_ZNK4llvm5APInteqERKS0_>
  48:	adrp	x3, 0 <_ZNK4llvm5APInteqERKS0_>
  4c:	add	x0, x0, #0x0
  50:	add	x1, x1, #0x0
  54:	add	x3, x3, #0x0
  58:	mov	w2, #0x47f                 	// #1151
  5c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch12OneUse_matchINS0_14BinaryOp_matchINS2_INS0_7bind_tyINS_5ValueEEES5_Lj26ELb0EEENS2_IS5_NS2_INS0_15specific_intvalES5_Lj15ELb0EEELj25ELb0EEELj29ELb1EEEEC2ERKSA_:

0000000000000000 <_ZN4llvm12PatternMatch12OneUse_matchINS0_14BinaryOp_matchINS2_INS0_7bind_tyINS_5ValueEEES5_Lj26ELb0EEENS2_IS5_NS2_INS0_15specific_intvalES5_Lj15ELb0EEELj25ELb0EEELj29ELb1EEEEC2ERKSA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	q0, [x1]
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	str	q0, [x0]
  1c:	ldr	x8, [x1, #16]
  20:	str	x8, [x0, #16]
  24:	ldr	w8, [x1, #32]
  28:	add	x0, x0, #0x18
  2c:	add	x1, x1, #0x18
  30:	cmp	w8, #0x40
  34:	str	w8, [x19, #32]
  38:	b.hi	48 <_ZN4llvm12PatternMatch12OneUse_matchINS0_14BinaryOp_matchINS2_INS0_7bind_tyINS_5ValueEEES5_Lj26ELb0EEENS2_IS5_NS2_INS0_15specific_intvalES5_Lj15ELb0EEELj25ELb0EEELj29ELb1EEEEC2ERKSA_+0x48>  // b.pmore
  3c:	ldr	x8, [x1]
  40:	str	x8, [x0]
  44:	b	4c <_ZN4llvm12PatternMatch12OneUse_matchINS0_14BinaryOp_matchINS2_INS0_7bind_tyINS_5ValueEEES5_Lj26ELb0EEENS2_IS5_NS2_INS0_15specific_intvalES5_Lj15ELb0EEELj25ELb0EEELj29ELb1EEEEC2ERKSA_+0x4c>
  48:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
  4c:	ldr	x8, [x20, #40]
  50:	str	x8, [x19, #40]
  54:	ldp	x20, x19, [sp, #16]
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EEC2ERKS5_RKS8_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EEC2ERKS5_RKS8_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	q0, [x1]
  10:	mov	x19, x2
  14:	mov	x20, x0
  18:	add	x1, x2, #0x8
  1c:	str	q0, [x0]
  20:	ldr	x8, [x2]
  24:	str	x8, [x0, #16]
  28:	ldr	w8, [x2, #16]
  2c:	add	x0, x0, #0x18
  30:	cmp	w8, #0x40
  34:	str	w8, [x20, #32]
  38:	b.hi	48 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EEC2ERKS5_RKS8_+0x48>  // b.pmore
  3c:	ldr	x8, [x1]
  40:	str	x8, [x0]
  44:	b	4c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EEC2ERKS5_RKS8_+0x4c>
  48:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
  4c:	ldr	x8, [x19, #24]
  50:	str	x8, [x20, #40]
  54:	ldp	x20, x19, [sp, #16]
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldrb	w8, [x1, #16]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	cmp	w8, #0x5
  20:	b.eq	7c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x7c>  // b.none
  24:	cmp	w8, #0x35
  28:	b.ne	178 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x178>  // b.any
  2c:	add	x0, sp, #0x8
  30:	str	x20, [sp, #8]
  34:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
  38:	tbz	w0, #0, 1b0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x1b0>
  3c:	ldur	x1, [x20, #-48]
  40:	mov	x0, x19
  44:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
  48:	tbz	w0, #0, 5c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x5c>
  4c:	ldur	x1, [x20, #-24]
  50:	add	x0, x19, #0x10
  54:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
  58:	tbnz	w0, #0, f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0xf8>
  5c:	ldur	x1, [x20, #-24]
  60:	mov	x0, x19
  64:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
  68:	tbz	w0, #0, 178 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x178>
  6c:	ldur	x1, [x20, #-48]
  70:	add	x0, x19, #0x10
  74:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
  78:	b	17c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x17c>
  7c:	ldrh	w8, [x20, #18]
  80:	cmp	w8, #0x1d
  84:	b.ne	178 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x178>  // b.any
  88:	ldr	w8, [x20, #20]
  8c:	and	x8, x8, #0xfffffff
  90:	cbz	w8, 190 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x190>
  94:	mov	w9, #0x18                  	// #24
  98:	mneg	x8, x8, x9
  9c:	ldr	x1, [x20, x8]
  a0:	cbz	x1, b0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0xb0>
  a4:	ldrb	w8, [x1, #16]
  a8:	cmp	w8, #0x11
  ac:	b.cs	1d0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x1d0>  // b.hs, b.nlast
  b0:	mov	x0, x19
  b4:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
  b8:	tbz	w0, #0, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x100>
  bc:	ldr	w8, [x20, #20]
  c0:	and	x8, x8, #0xfffffff
  c4:	cmp	w8, #0x1
  c8:	b.ls	190 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x190>  // b.plast
  cc:	mov	w9, #0x18                  	// #24
  d0:	mneg	x8, x8, x9
  d4:	add	x8, x20, x8
  d8:	ldr	x1, [x8, #24]
  dc:	cbz	x1, ec <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0xec>
  e0:	ldrb	w8, [x1, #16]
  e4:	cmp	w8, #0x11
  e8:	b.cs	1d0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x1d0>  // b.hs, b.nlast
  ec:	add	x0, x19, #0x10
  f0:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
  f4:	tbz	w0, #0, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x100>
  f8:	mov	w0, #0x1                   	// #1
  fc:	b	17c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x17c>
 100:	ldr	w8, [x20, #20]
 104:	and	x8, x8, #0xfffffff
 108:	cmp	w8, #0x1
 10c:	b.ls	190 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x190>  // b.plast
 110:	mov	w9, #0x18                  	// #24
 114:	mneg	x8, x8, x9
 118:	add	x8, x20, x8
 11c:	ldr	x1, [x8, #24]
 120:	cbz	x1, 130 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x130>
 124:	ldrb	w8, [x1, #16]
 128:	cmp	w8, #0x11
 12c:	b.cs	1d0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x1d0>  // b.hs, b.nlast
 130:	mov	x0, x19
 134:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 138:	tbz	w0, #0, 178 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x178>
 13c:	ldr	w8, [x20, #20]
 140:	and	x8, x8, #0xfffffff
 144:	cbz	w8, 190 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x190>
 148:	mov	w9, #0x18                  	// #24
 14c:	mneg	x8, x8, x9
 150:	ldr	x1, [x20, x8]
 154:	cbz	x1, 164 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x164>
 158:	ldrb	w8, [x1, #16]
 15c:	cmp	w8, #0x11
 160:	b.cs	1d0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x1d0>  // b.hs, b.nlast
 164:	add	x0, x19, #0x10
 168:	ldp	x20, x19, [sp, #32]
 16c:	ldp	x29, x30, [sp, #16]
 170:	add	sp, sp, #0x30
 174:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 178:	mov	w0, wzr
 17c:	ldp	x20, x19, [sp, #32]
 180:	ldp	x29, x30, [sp, #16]
 184:	and	w0, w0, #0x1
 188:	add	sp, sp, #0x30
 18c:	ret
 190:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 194:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 198:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 19c:	add	x0, x0, #0x0
 1a0:	add	x1, x1, #0x0
 1a4:	add	x3, x3, #0x0
 1a8:	mov	w2, #0x4fa                 	// #1274
 1ac:	bl	0 <__assert_fail>
 1b0:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 1b4:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 1b8:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 1bc:	add	x0, x0, #0x0
 1c0:	add	x1, x1, #0x0
 1c4:	add	x3, x3, #0x0
 1c8:	mov	w2, #0x108                 	// #264
 1cc:	bl	0 <__assert_fail>
 1d0:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 1d4:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 1d8:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 1dc:	add	x0, x0, #0x0
 1e0:	add	x1, x1, #0x0
 1e4:	add	x3, x3, #0x0
 1e8:	mov	w2, #0x134                 	// #308
 1ec:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldrb	w8, [x1, #16]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	cmp	w8, #0x5
  20:	b.eq	70 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_+0x70>  // b.none
  24:	cmp	w8, #0x32
  28:	b.ne	ec <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_+0xec>  // b.any
  2c:	add	x0, sp, #0x8
  30:	str	x20, [sp, #8]
  34:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
  38:	tbz	w0, #0, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_+0x100>
  3c:	ldur	x8, [x20, #-48]
  40:	cbz	x8, 54 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_+0x54>
  44:	ldr	x9, [x19]
  48:	str	x8, [x9]
  4c:	ldur	x8, [x20, #-24]
  50:	cbnz	x8, dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_+0xdc>
  54:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
  58:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
  5c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
  60:	add	x0, x0, #0x0
  64:	add	x1, x1, #0x0
  68:	add	x3, x3, #0x0
  6c:	b	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_+0x158>
  70:	ldrh	w8, [x20, #18]
  74:	cmp	w8, #0x1a
  78:	b.ne	ec <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_+0xec>  // b.any
  7c:	ldr	w8, [x20, #20]
  80:	and	x8, x8, #0xfffffff
  84:	cbz	w8, 120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_+0x120>
  88:	mov	w9, #0x18                  	// #24
  8c:	mneg	x8, x8, x9
  90:	ldr	x8, [x20, x8]
  94:	cbz	x8, 140 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_+0x140>
  98:	ldrb	w9, [x8, #16]
  9c:	cmp	w9, #0x11
  a0:	b.cs	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_+0x160>  // b.hs, b.nlast
  a4:	ldr	x9, [x19]
  a8:	str	x8, [x9]
  ac:	ldr	w8, [x20, #20]
  b0:	and	x8, x8, #0xfffffff
  b4:	cmp	w8, #0x1
  b8:	b.ls	120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_+0x120>  // b.plast
  bc:	mov	w9, #0x18                  	// #24
  c0:	mneg	x8, x8, x9
  c4:	add	x8, x20, x8
  c8:	ldr	x8, [x8, #24]
  cc:	cbz	x8, 140 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_+0x140>
  d0:	ldrb	w9, [x8, #16]
  d4:	cmp	w9, #0x11
  d8:	b.cs	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_+0x160>  // b.hs, b.nlast
  dc:	ldr	x9, [x19, #8]
  e0:	mov	w0, #0x1                   	// #1
  e4:	str	x8, [x9]
  e8:	b	f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_+0xf0>
  ec:	mov	w0, wzr
  f0:	ldp	x20, x19, [sp, #32]
  f4:	ldp	x29, x30, [sp, #16]
  f8:	add	sp, sp, #0x30
  fc:	ret
 100:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
 104:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
 108:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
 10c:	add	x0, x0, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x3, x3, #0x0
 118:	mov	w2, #0x108                 	// #264
 11c:	bl	0 <__assert_fail>
 120:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
 124:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
 128:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
 12c:	add	x0, x0, #0x0
 130:	add	x1, x1, #0x0
 134:	add	x3, x3, #0x0
 138:	mov	w2, #0x4fa                 	// #1274
 13c:	bl	0 <__assert_fail>
 140:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
 144:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
 148:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
 14c:	add	x0, x0, #0x0
 150:	add	x1, x1, #0x0
 154:	add	x3, x3, #0x0
 158:	mov	w2, #0x69                  	// #105
 15c:	bl	0 <__assert_fail>
 160:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
 164:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
 168:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
 16c:	add	x0, x0, #0x0
 170:	add	x1, x1, #0x0
 174:	add	x3, x3, #0x0
 178:	mov	w2, #0x134                 	// #308
 17c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldrb	w8, [x1, #16]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	cmp	w8, #0x5
  20:	b.eq	5c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_+0x5c>  // b.none
  24:	cmp	w8, #0x31
  28:	b.ne	dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_+0xdc>  // b.any
  2c:	add	x0, sp, #0x8
  30:	str	x20, [sp, #8]
  34:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
  38:	tbz	w0, #0, f4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_+0xf4>
  3c:	ldur	x8, [x20, #-48]
  40:	cbz	x8, 114 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_+0x114>
  44:	ldr	x9, [x19], #8
  48:	str	x8, [x9]
  4c:	ldur	x1, [x20, #-24]
  50:	mov	x0, x19
  54:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
  58:	b	e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_+0xe0>
  5c:	ldrh	w8, [x20, #18]
  60:	cmp	w8, #0x19
  64:	b.ne	dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_+0xdc>  // b.any
  68:	ldr	w8, [x20, #20]
  6c:	and	x8, x8, #0xfffffff
  70:	cbz	w8, 130 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_+0x130>
  74:	mov	w9, #0x18                  	// #24
  78:	mneg	x8, x8, x9
  7c:	ldr	x8, [x20, x8]
  80:	cbz	x8, 170 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_+0x170>
  84:	ldrb	w9, [x8, #16]
  88:	cmp	w9, #0x11
  8c:	b.cs	150 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_+0x150>  // b.hs, b.nlast
  90:	ldr	x9, [x19], #8
  94:	str	x8, [x9]
  98:	ldr	w8, [x20, #20]
  9c:	and	x8, x8, #0xfffffff
  a0:	cmp	w8, #0x1
  a4:	b.ls	130 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_+0x130>  // b.plast
  a8:	mov	w9, #0x18                  	// #24
  ac:	mneg	x8, x8, x9
  b0:	add	x8, x20, x8
  b4:	ldr	x1, [x8, #24]
  b8:	cbz	x1, c8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_+0xc8>
  bc:	ldrb	w8, [x1, #16]
  c0:	cmp	w8, #0x11
  c4:	b.cs	150 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_+0x150>  // b.hs, b.nlast
  c8:	mov	x0, x19
  cc:	ldp	x20, x19, [sp, #32]
  d0:	ldp	x29, x30, [sp, #16]
  d4:	add	sp, sp, #0x30
  d8:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
  dc:	mov	w0, wzr
  e0:	ldp	x20, x19, [sp, #32]
  e4:	ldp	x29, x30, [sp, #16]
  e8:	and	w0, w0, #0x1
  ec:	add	sp, sp, #0x30
  f0:	ret
  f4:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
  f8:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
  fc:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
 100:	add	x0, x0, #0x0
 104:	add	x1, x1, #0x0
 108:	add	x3, x3, #0x0
 10c:	mov	w2, #0x108                 	// #264
 110:	bl	0 <__assert_fail>
 114:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
 118:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
 11c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
 120:	add	x0, x0, #0x0
 124:	add	x1, x1, #0x0
 128:	add	x3, x3, #0x0
 12c:	b	188 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_+0x188>
 130:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
 134:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
 138:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
 13c:	add	x0, x0, #0x0
 140:	add	x1, x1, #0x0
 144:	add	x3, x3, #0x0
 148:	mov	w2, #0x4fa                 	// #1274
 14c:	bl	0 <__assert_fail>
 150:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
 154:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
 158:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
 15c:	add	x0, x0, #0x0
 160:	add	x1, x1, #0x0
 164:	add	x3, x3, #0x0
 168:	mov	w2, #0x134                 	// #308
 16c:	bl	0 <__assert_fail>
 170:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
 174:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
 178:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
 17c:	add	x0, x0, #0x0
 180:	add	x1, x1, #0x0
 184:	add	x3, x3, #0x0
 188:	mov	w2, #0x69                  	// #105
 18c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldrb	w8, [x1, #16]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	cmp	w8, #0x5
  20:	b.eq	70 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_+0x70>  // b.none
  24:	cmp	w8, #0x32
  28:	b.ne	ec <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_+0xec>  // b.any
  2c:	add	x0, sp, #0x8
  30:	str	x20, [sp, #8]
  34:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
  38:	tbz	w0, #0, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_+0x100>
  3c:	ldur	x8, [x20, #-48]
  40:	cbz	x8, 54 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_+0x54>
  44:	ldr	x9, [x19]
  48:	str	x8, [x9]
  4c:	ldur	x8, [x20, #-24]
  50:	cbnz	x8, dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_+0xdc>
  54:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
  58:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
  5c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
  60:	add	x0, x0, #0x0
  64:	add	x1, x1, #0x0
  68:	add	x3, x3, #0x0
  6c:	b	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_+0x158>
  70:	ldrh	w8, [x20, #18]
  74:	cmp	w8, #0x1a
  78:	b.ne	ec <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_+0xec>  // b.any
  7c:	ldr	w8, [x20, #20]
  80:	and	x8, x8, #0xfffffff
  84:	cbz	w8, 120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_+0x120>
  88:	mov	w9, #0x18                  	// #24
  8c:	mneg	x8, x8, x9
  90:	ldr	x8, [x20, x8]
  94:	cbz	x8, 140 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_+0x140>
  98:	ldrb	w9, [x8, #16]
  9c:	cmp	w9, #0x11
  a0:	b.cs	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_+0x160>  // b.hs, b.nlast
  a4:	ldr	x9, [x19]
  a8:	str	x8, [x9]
  ac:	ldr	w8, [x20, #20]
  b0:	and	x8, x8, #0xfffffff
  b4:	cmp	w8, #0x1
  b8:	b.ls	120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_+0x120>  // b.plast
  bc:	mov	w9, #0x18                  	// #24
  c0:	mneg	x8, x8, x9
  c4:	add	x8, x20, x8
  c8:	ldr	x8, [x8, #24]
  cc:	cbz	x8, 140 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_+0x140>
  d0:	ldrb	w9, [x8, #16]
  d4:	cmp	w9, #0x11
  d8:	b.cs	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_+0x160>  // b.hs, b.nlast
  dc:	ldr	x9, [x19, #8]
  e0:	mov	w0, #0x1                   	// #1
  e4:	str	x8, [x9]
  e8:	b	f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_+0xf0>
  ec:	mov	w0, wzr
  f0:	ldp	x20, x19, [sp, #32]
  f4:	ldp	x29, x30, [sp, #16]
  f8:	add	sp, sp, #0x30
  fc:	ret
 100:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
 104:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
 108:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
 10c:	add	x0, x0, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x3, x3, #0x0
 118:	mov	w2, #0x108                 	// #264
 11c:	bl	0 <__assert_fail>
 120:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
 124:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
 128:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
 12c:	add	x0, x0, #0x0
 130:	add	x1, x1, #0x0
 134:	add	x3, x3, #0x0
 138:	mov	w2, #0x4fa                 	// #1274
 13c:	bl	0 <__assert_fail>
 140:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
 144:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
 148:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
 14c:	add	x0, x0, #0x0
 150:	add	x1, x1, #0x0
 154:	add	x3, x3, #0x0
 158:	mov	w2, #0x69                  	// #105
 15c:	bl	0 <__assert_fail>
 160:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
 164:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
 168:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
 16c:	add	x0, x0, #0x0
 170:	add	x1, x1, #0x0
 174:	add	x3, x3, #0x0
 178:	mov	w2, #0x134                 	// #308
 17c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldrb	w8, [x1, #16]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	cmp	w8, #0x5
  20:	b.eq	5c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_+0x5c>  // b.none
  24:	cmp	w8, #0x31
  28:	b.ne	dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_+0xdc>  // b.any
  2c:	add	x0, sp, #0x8
  30:	str	x20, [sp, #8]
  34:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
  38:	tbz	w0, #0, f4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_+0xf4>
  3c:	ldur	x8, [x20, #-48]
  40:	cbz	x8, 114 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_+0x114>
  44:	ldr	x9, [x19], #8
  48:	str	x8, [x9]
  4c:	ldur	x1, [x20, #-24]
  50:	mov	x0, x19
  54:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
  58:	b	e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_+0xe0>
  5c:	ldrh	w8, [x20, #18]
  60:	cmp	w8, #0x19
  64:	b.ne	dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_+0xdc>  // b.any
  68:	ldr	w8, [x20, #20]
  6c:	and	x8, x8, #0xfffffff
  70:	cbz	w8, 130 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_+0x130>
  74:	mov	w9, #0x18                  	// #24
  78:	mneg	x8, x8, x9
  7c:	ldr	x8, [x20, x8]
  80:	cbz	x8, 170 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_+0x170>
  84:	ldrb	w9, [x8, #16]
  88:	cmp	w9, #0x11
  8c:	b.cs	150 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_+0x150>  // b.hs, b.nlast
  90:	ldr	x9, [x19], #8
  94:	str	x8, [x9]
  98:	ldr	w8, [x20, #20]
  9c:	and	x8, x8, #0xfffffff
  a0:	cmp	w8, #0x1
  a4:	b.ls	130 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_+0x130>  // b.plast
  a8:	mov	w9, #0x18                  	// #24
  ac:	mneg	x8, x8, x9
  b0:	add	x8, x20, x8
  b4:	ldr	x1, [x8, #24]
  b8:	cbz	x1, c8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_+0xc8>
  bc:	ldrb	w8, [x1, #16]
  c0:	cmp	w8, #0x11
  c4:	b.cs	150 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_+0x150>  // b.hs, b.nlast
  c8:	mov	x0, x19
  cc:	ldp	x20, x19, [sp, #32]
  d0:	ldp	x29, x30, [sp, #16]
  d4:	add	sp, sp, #0x30
  d8:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
  dc:	mov	w0, wzr
  e0:	ldp	x20, x19, [sp, #32]
  e4:	ldp	x29, x30, [sp, #16]
  e8:	and	w0, w0, #0x1
  ec:	add	sp, sp, #0x30
  f0:	ret
  f4:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
  f8:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
  fc:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
 100:	add	x0, x0, #0x0
 104:	add	x1, x1, #0x0
 108:	add	x3, x3, #0x0
 10c:	mov	w2, #0x108                 	// #264
 110:	bl	0 <__assert_fail>
 114:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
 118:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
 11c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
 120:	add	x0, x0, #0x0
 124:	add	x1, x1, #0x0
 128:	add	x3, x3, #0x0
 12c:	b	188 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_+0x188>
 130:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
 134:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
 138:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
 13c:	add	x0, x0, #0x0
 140:	add	x1, x1, #0x0
 144:	add	x3, x3, #0x0
 148:	mov	w2, #0x4fa                 	// #1274
 14c:	bl	0 <__assert_fail>
 150:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
 154:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
 158:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
 15c:	add	x0, x0, #0x0
 160:	add	x1, x1, #0x0
 164:	add	x3, x3, #0x0
 168:	mov	w2, #0x134                 	// #308
 16c:	bl	0 <__assert_fail>
 170:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
 174:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
 178:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
 17c:	add	x0, x0, #0x0
 180:	add	x1, x1, #0x0
 184:	add	x3, x3, #0x0
 188:	mov	w2, #0x69                  	// #105
 18c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	cbz	x1, 8c <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_+0x8c>
  10:	ldrb	w8, [x1, #16]
  14:	mov	x20, x1
  18:	cmp	w8, #0x1a
  1c:	b.ne	5c <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_+0x5c>  // b.any
  20:	ldr	w8, [x20, #20]
  24:	and	w8, w8, #0xfffffff
  28:	cmp	w8, #0x3
  2c:	b.ne	5c <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_+0x5c>  // b.any
  30:	ldur	x1, [x20, #-72]
  34:	mov	x19, x0
  38:	bl	0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
  3c:	tbz	w0, #0, 5c <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_+0x5c>
  40:	mov	x0, x20
  44:	mov	w1, wzr
  48:	bl	0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
  4c:	cbz	x0, ac <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_+0xac>
  50:	ldr	x8, [x19, #24]
  54:	cmp	x8, x0
  58:	b.eq	6c <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_+0x6c>  // b.none
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	ret
  6c:	mov	w1, #0x1                   	// #1
  70:	mov	x0, x20
  74:	bl	0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
  78:	cbz	x0, ac <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_+0xac>
  7c:	ldr	x8, [x19, #32]
  80:	cmp	x8, x0
  84:	cset	w0, eq  // eq = none
  88:	b	60 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_+0x60>
  8c:	adrp	x0, 0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
  90:	adrp	x1, 0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
  94:	adrp	x3, 0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
  98:	add	x0, x0, #0x0
  9c:	add	x1, x1, #0x0
  a0:	add	x3, x3, #0x0
  a4:	mov	w2, #0x69                  	// #105
  a8:	bl	0 <__assert_fail>
  ac:	adrp	x0, 0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
  b0:	adrp	x1, 0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
  b4:	adrp	x3, 0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
  b8:	add	x0, x0, #0x0
  bc:	add	x1, x1, #0x0
  c0:	add	x3, x3, #0x0
  c4:	b	a4 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_+0xa4>

Disassembly of section .text._ZN4llvm12PatternMatch14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EE5matchINS_5ValueEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EE5matchINS_5ValueEEEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	cbz	x1, 6c <_ZN4llvm12PatternMatch14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EE5matchINS_5ValueEEEbPT_+0x6c>
  10:	ldrb	w8, [x1, #16]
  14:	mov	x20, x1
  18:	cmp	w8, #0x4d
  1c:	b.ne	5c <_ZN4llvm12PatternMatch14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EE5matchINS_5ValueEEEbPT_+0x5c>  // b.any
  20:	ldur	x8, [x20, #-48]
  24:	ldr	x9, [x0, #8]
  28:	mov	x19, x0
  2c:	cmp	x9, x8
  30:	b.ne	5c <_ZN4llvm12PatternMatch14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EE5matchINS_5ValueEEEbPT_+0x5c>  // b.any
  34:	ldur	x1, [x20, #-24]
  38:	add	x0, x19, #0x10
  3c:	bl	0 <_ZN4llvm12PatternMatch14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EE5matchINS_5ValueEEEbPT_>
  40:	tbz	w0, #0, 5c <_ZN4llvm12PatternMatch14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EE5matchINS_5ValueEEEbPT_+0x5c>
  44:	ldrh	w8, [x20, #18]
  48:	ldr	x9, [x19]
  4c:	mov	w0, #0x1                   	// #1
  50:	and	w8, w8, #0x7fff
  54:	str	w8, [x9]
  58:	b	60 <_ZN4llvm12PatternMatch14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EE5matchINS_5ValueEEEbPT_+0x60>
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	ret
  6c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EE5matchINS_5ValueEEEbPT_>
  70:	adrp	x1, 0 <_ZN4llvm12PatternMatch14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EE5matchINS_5ValueEEEbPT_>
  74:	adrp	x3, 0 <_ZN4llvm12PatternMatch14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EE5matchINS_5ValueEEEbPT_>
  78:	add	x0, x0, #0x0
  7c:	add	x1, x1, #0x0
  80:	add	x3, x3, #0x0
  84:	mov	w2, #0x69                  	// #105
  88:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm10BranchInst12getSuccessorEj:

0000000000000000 <_ZNK4llvm10BranchInst12getSuccessorEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #20]
   c:	and	w8, w8, #0xfffffff
  10:	cmp	w8, #0x3
  14:	mov	w8, #0x1                   	// #1
  18:	cinc	w8, w8, eq  // eq = none
  1c:	cmp	w8, w1
  20:	b.ls	50 <_ZNK4llvm10BranchInst12getSuccessorEj+0x50>  // b.plast
  24:	mov	w8, w1
  28:	mov	w9, #0x18                  	// #24
  2c:	mneg	x8, x8, x9
  30:	add	x8, x0, x8
  34:	ldur	x0, [x8, #-24]
  38:	cbz	x0, 48 <_ZNK4llvm10BranchInst12getSuccessorEj+0x48>
  3c:	ldrb	w8, [x0, #16]
  40:	cmp	w8, #0x12
  44:	b.ne	70 <_ZNK4llvm10BranchInst12getSuccessorEj+0x70>  // b.any
  48:	ldp	x29, x30, [sp], #16
  4c:	ret
  50:	adrp	x0, 0 <_ZNK4llvm10BranchInst12getSuccessorEj>
  54:	adrp	x1, 0 <_ZNK4llvm10BranchInst12getSuccessorEj>
  58:	adrp	x3, 0 <_ZNK4llvm10BranchInst12getSuccessorEj>
  5c:	add	x0, x0, #0x0
  60:	add	x1, x1, #0x0
  64:	add	x3, x3, #0x0
  68:	mov	w2, #0xc03                 	// #3075
  6c:	bl	0 <__assert_fail>
  70:	adrp	x0, 0 <_ZNK4llvm10BranchInst12getSuccessorEj>
  74:	adrp	x1, 0 <_ZNK4llvm10BranchInst12getSuccessorEj>
  78:	adrp	x3, 0 <_ZNK4llvm10BranchInst12getSuccessorEj>
  7c:	add	x0, x0, #0x0
  80:	add	x1, x1, #0x0
  84:	add	x3, x3, #0x0
  88:	mov	w2, #0x134                 	// #308
  8c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	cbz	x1, 13c <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x13c>
  14:	ldrb	w8, [x1, #16]
  18:	mov	x19, x1
  1c:	cmp	w8, #0xd
  20:	b.ne	40 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x40>  // b.any
  24:	ldr	w20, [x19, #32]
  28:	add	x0, x19, #0x18
  2c:	cmp	w20, #0x40
  30:	b.hi	60 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x60>  // b.pmore
  34:	ldr	x8, [x0]
  38:	cmp	x8, #0x0
  3c:	b	68 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x68>
  40:	ldr	x9, [x19]
  44:	ldrb	w9, [x9, #8]
  48:	cmp	w9, #0x10
  4c:	b.ne	58 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x58>  // b.any
  50:	cmp	w8, #0x10
  54:	b.ls	80 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x80>  // b.plast
  58:	mov	w22, wzr
  5c:	b	6c <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x6c>
  60:	bl	0 <_ZNK4llvm5APInt25countLeadingZerosSlowCaseEv>
  64:	cmp	w0, w20
  68:	cset	w22, eq  // eq = none
  6c:	and	w0, w22, #0x1
  70:	ldp	x20, x19, [sp, #32]
  74:	ldp	x22, x21, [sp, #16]
  78:	ldp	x29, x30, [sp], #48
  7c:	ret
  80:	mov	x0, x19
  84:	mov	w1, wzr
  88:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
  8c:	cbz	x0, b8 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0xb8>
  90:	ldrb	w8, [x0, #16]
  94:	cmp	w8, #0xd
  98:	b.ne	b8 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0xb8>  // b.any
  9c:	ldr	w19, [x0, #32]
  a0:	add	x0, x0, #0x18
  a4:	cmp	w19, #0x40
  a8:	b.ls	34 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x34>  // b.plast
  ac:	bl	0 <_ZNK4llvm5APInt25countLeadingZerosSlowCaseEv>
  b0:	cmp	w0, w19
  b4:	b	68 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x68>
  b8:	ldr	x8, [x19]
  bc:	cbz	x8, 15c <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x15c>
  c0:	ldrb	w9, [x8, #8]
  c4:	cmp	w9, #0x10
  c8:	b.ne	178 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x178>  // b.any
  cc:	ldr	w21, [x8, #32]
  d0:	cbz	w21, 198 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x198>
  d4:	mov	w20, wzr
  d8:	mov	w22, wzr
  dc:	mov	x0, x19
  e0:	mov	w1, w20
  e4:	bl	0 <_ZNK4llvm8Constant19getAggregateElementEj>
  e8:	cbz	x0, 58 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x58>
  ec:	ldrb	w8, [x0, #16]
  f0:	cmp	w8, #0x9
  f4:	b.eq	12c <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x12c>  // b.none
  f8:	cmp	w8, #0xd
  fc:	b.ne	58 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x58>  // b.any
 100:	ldr	w22, [x0, #32]
 104:	add	x0, x0, #0x18
 108:	cmp	w22, #0x40
 10c:	b.hi	11c <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x11c>  // b.pmore
 110:	ldr	x8, [x0]
 114:	cbz	x8, 128 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x128>
 118:	b	58 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x58>
 11c:	bl	0 <_ZNK4llvm5APInt25countLeadingZerosSlowCaseEv>
 120:	cmp	w0, w22
 124:	b.ne	58 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x58>  // b.any
 128:	mov	w22, #0x1                   	// #1
 12c:	add	w20, w20, #0x1
 130:	cmp	w21, w20
 134:	b.ne	dc <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0xdc>  // b.any
 138:	b	6c <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x6c>
 13c:	adrp	x0, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_>
 140:	adrp	x1, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_>
 144:	adrp	x3, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_>
 148:	add	x0, x0, #0x0
 14c:	add	x1, x1, #0x0
 150:	add	x3, x3, #0x0
 154:	mov	w2, #0x69                  	// #105
 158:	bl	0 <__assert_fail>
 15c:	adrp	x0, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_>
 160:	adrp	x1, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_>
 164:	adrp	x3, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_>
 168:	add	x0, x0, #0x0
 16c:	add	x1, x1, #0x0
 170:	add	x3, x3, #0x0
 174:	b	154 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x154>
 178:	adrp	x0, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_>
 17c:	adrp	x1, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_>
 180:	adrp	x3, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_>
 184:	add	x0, x0, #0x0
 188:	add	x1, x1, #0x0
 18c:	add	x3, x3, #0x0
 190:	mov	w2, #0x108                 	// #264
 194:	bl	0 <__assert_fail>
 198:	adrp	x0, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_>
 19c:	adrp	x1, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_>
 1a0:	adrp	x3, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_>
 1a4:	add	x0, x0, #0x0
 1a8:	add	x1, x1, #0x0
 1ac:	add	x3, x3, #0x0
 1b0:	mov	w2, #0xeb                  	// #235
 1b4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE:

0000000000000000 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	add	x8, x1, #0x28
  10:	cmp	x8, x2
  14:	stp	x1, x2, [x0, #8]
  18:	b.eq	68 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE+0x68>  // b.none
  1c:	ldrb	w8, [x2]
  20:	tbnz	w8, #2, 74 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE+0x74>
  24:	sub	x8, x2, #0x18
  28:	cmp	x2, #0x0
  2c:	csel	x8, xzr, x8, eq  // eq = none
  30:	ldr	x1, [x8, #48]
  34:	mov	x19, x0
  38:	str	x1, [x29, #24]
  3c:	cbz	x1, 4c <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE+0x4c>
  40:	add	x0, x29, #0x18
  44:	mov	w2, #0x2                   	// #2
  48:	bl	0 <_ZN4llvm16MetadataTracking5trackEPvRNS_8MetadataENS_12PointerUnionIJPNS_15MetadataAsValueEPS2_EEE>
  4c:	add	x1, x29, #0x18
  50:	mov	x0, x19
  54:	bl	0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE>
  58:	ldr	x1, [x29, #24]
  5c:	cbz	x1, 68 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE+0x68>
  60:	add	x0, x29, #0x18
  64:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  68:	ldr	x19, [sp, #16]
  6c:	ldp	x29, x30, [sp], #32
  70:	ret
  74:	adrp	x0, 0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE>
  78:	adrp	x1, 0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE>
  7c:	adrp	x3, 0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE>
  80:	add	x0, x0, #0x0
  84:	add	x1, x1, #0x0
  88:	add	x3, x3, #0x0
  8c:	mov	w2, #0x8b                  	// #139
  90:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #32]
   8:	str	x27, [sp, #48]
   c:	stp	x26, x25, [sp, #64]
  10:	stp	x24, x23, [sp, #80]
  14:	stp	x22, x21, [sp, #96]
  18:	stp	x20, x19, [sp, #112]
  1c:	add	x29, sp, #0x20
  20:	ldp	x25, x26, [x0, #48]
  24:	mov	x27, x1
  28:	adrp	x1, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
  2c:	mov	x19, x0
  30:	add	x1, x1, #0x0
  34:	add	x0, sp, #0x8
  38:	mov	x21, x6
  3c:	mov	x20, x5
  40:	mov	x22, x4
  44:	mov	x23, x3
  48:	mov	x24, x2
  4c:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
  50:	add	x6, sp, #0x8
  54:	mov	x0, x27
  58:	mov	x1, x24
  5c:	mov	x2, x23
  60:	mov	x3, x22
  64:	mov	x4, x25
  68:	mov	x5, x26
  6c:	mov	x7, xzr
  70:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
  74:	ldrb	w8, [x19, #44]
  78:	mov	x22, x0
  7c:	cbz	w8, 8c <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0x8c>
  80:	mov	x0, x19
  84:	mov	x1, x22
  88:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
  8c:	add	x0, sp, #0x8
  90:	str	x22, [sp, #8]
  94:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
  98:	tbz	w0, #0, b0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0xb0>
  9c:	ldr	w3, [x19, #40]
  a0:	mov	x0, x19
  a4:	mov	x1, x22
  a8:	mov	x2, x21
  ac:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
  b0:	ldp	x3, x4, [x19, #8]
  b4:	mov	x0, x19
  b8:	mov	x1, x22
  bc:	mov	x2, x20
  c0:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
  c4:	mov	x0, x19
  c8:	mov	x1, x22
  cc:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
  d0:	mov	x0, x22
  d4:	ldp	x20, x19, [sp, #112]
  d8:	ldp	x22, x21, [sp, #96]
  dc:	ldp	x24, x23, [sp, #80]
  e0:	ldp	x26, x25, [sp, #64]
  e4:	ldr	x27, [sp, #48]
  e8:	ldp	x29, x30, [sp, #32]
  ec:	add	sp, sp, #0x80
  f0:	ret

Disassembly of section .text._ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE:

0000000000000000 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	stp	x28, x27, [sp, #16]
   8:	stp	x26, x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	mov	x29, sp
  1c:	mov	x26, x7
  20:	mov	x19, x6
  24:	mov	x20, x5
  28:	mov	x21, x4
  2c:	mov	x22, x3
  30:	mov	x23, x2
  34:	mov	x24, x1
  38:	mov	x25, x0
  3c:	mov	w8, wzr
  40:	cbz	x5, 6c <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0x6c>
  44:	mov	w9, #0x38                  	// #56
  48:	mul	x9, x20, x9
  4c:	add	x10, x21, #0x28
  50:	ldp	x12, x11, [x10, #-8]
  54:	subs	x9, x9, #0x38
  58:	add	x10, x10, #0x38
  5c:	sub	x11, x11, x12
  60:	lsr	x11, x11, #3
  64:	add	w8, w8, w11
  68:	b.ne	50 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0x50>  // b.any
  6c:	add	w28, w22, #0x1
  70:	add	w1, w8, w28
  74:	lsl	w2, w20, #4
  78:	mov	w0, #0x48                  	// #72
  7c:	bl	0 <_ZN4llvm4UsernwEmjj>
  80:	ldr	x8, [x25, #16]
  84:	mov	x27, x0
  88:	ldr	x1, [x8]
  8c:	cbz	x20, f0 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0xf0>
  90:	mov	w8, #0x38                  	// #56
  94:	mov	w9, wzr
  98:	mul	x8, x20, x8
  9c:	add	x10, x21, #0x28
  a0:	ldp	x12, x11, [x10, #-8]
  a4:	subs	x8, x8, #0x38
  a8:	add	x10, x10, #0x38
  ac:	sub	x11, x11, x12
  b0:	lsr	x11, x11, #3
  b4:	add	w9, w9, w11
  b8:	b.ne	a0 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0xa0>  // b.any
  bc:	mov	w10, #0x38                  	// #56
  c0:	mov	w9, w9
  c4:	mul	x10, x20, x10
  c8:	add	x11, x21, #0x28
  cc:	ldp	x13, x12, [x11, #-8]
  d0:	subs	x10, x10, #0x38
  d4:	add	x11, x11, #0x38
  d8:	sub	x12, x12, x13
  dc:	lsr	x12, x12, #3
  e0:	add	w8, w8, w12
  e4:	b.ne	cc <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0xcc>  // b.any
  e8:	add	x9, x22, x9
  ec:	b	f8 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0xf8>
  f0:	mov	w8, wzr
  f4:	mov	x9, x22
  f8:	mvn	x9, x9
  fc:	mov	w10, #0x18                  	// #24
 100:	madd	x3, x9, x10, x27
 104:	add	w4, w8, w28
 108:	mov	w2, #0x38                  	// #56
 10c:	mov	x0, x27
 110:	mov	x5, x26
 114:	bl	0 <_ZN4llvm11InstructionC2EPNS_4TypeEjPNS_3UseEjPS0_>
 118:	mov	x0, x27
 11c:	mov	x1, x25
 120:	mov	x2, x24
 124:	mov	x3, x23
 128:	mov	x4, x22
 12c:	mov	x5, x21
 130:	mov	x6, x20
 134:	mov	x7, x19
 138:	str	xzr, [x27, #56]
 13c:	bl	0 <_ZN4llvm8CallInst4initEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineE>
 140:	mov	x0, x27
 144:	ldp	x20, x19, [sp, #80]
 148:	ldp	x22, x21, [sp, #64]
 14c:	ldp	x24, x23, [sp, #48]
 150:	ldp	x26, x25, [sp, #32]
 154:	ldp	x28, x27, [sp, #16]
 158:	ldp	x29, x30, [sp], #96
 15c:	ret

Disassembly of section .text._ZN4llvm13IRBuilderBase24setConstrainedFPCallAttrEPNS_8CallInstE:

0000000000000000 <_ZN4llvm13IRBuilderBase24setConstrainedFPCallAttrEPNS_8CallInstE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x1
  10:	mov	w1, #0x39                  	// #57
  14:	mov	x0, x19
  18:	bl	0 <_ZN4llvm13IRBuilderBase24setConstrainedFPCallAttrEPNS_8CallInstE>
  1c:	tbnz	w0, #0, 48 <_ZN4llvm13IRBuilderBase24setConstrainedFPCallAttrEPNS_8CallInstE+0x48>
  20:	ldr	x8, [x19, #56]
  24:	mov	x0, x19
  28:	str	x8, [x29, #24]
  2c:	bl	0 <_ZNK4llvm5Value10getContextEv>
  30:	mov	x1, x0
  34:	add	x0, x29, #0x18
  38:	mov	w2, #0xffffffff            	// #-1
  3c:	mov	w3, #0x39                  	// #57
  40:	bl	0 <_ZNK4llvm13AttributeList12addAttributeERNS_11LLVMContextEjNS_9Attribute8AttrKindE>
  44:	str	x0, [x19, #56]
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10setFPAttrsEPNS_11InstructionEPNS_6MDNodeENS_13FastMathFlagsE:

0000000000000000 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10setFPAttrsEPNS_11InstructionEPNS_6MDNodeENS_13FastMathFlagsE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x20, x3
  10:	mov	x19, x1
  14:	cbnz	x2, 20 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10setFPAttrsEPNS_11InstructionEPNS_6MDNodeENS_13FastMathFlagsE+0x20>
  18:	ldr	x2, [x0, #32]
  1c:	cbz	x2, 2c <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10setFPAttrsEPNS_11InstructionEPNS_6MDNodeENS_13FastMathFlagsE+0x2c>
  20:	mov	w1, #0x3                   	// #3
  24:	mov	x0, x19
  28:	bl	0 <_ZN4llvm11Instruction11setMetadataEjPNS_6MDNodeE>
  2c:	and	x1, x20, #0xffffffff
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm11Instruction16setFastMathFlagsENS_13FastMathFlagsE>
  38:	mov	x0, x19
  3c:	ldp	x20, x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNK4llvm8CallBase13hasFnAttrImplINS_9Attribute8AttrKindEEEbT_:

0000000000000000 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9Attribute8AttrKindEEEbT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	w19, w1
  10:	mov	x20, x0
  14:	add	x0, x0, #0x38
  18:	mov	w1, #0xffffffff            	// #-1
  1c:	mov	w2, w19
  20:	bl	0 <_ZNK4llvm13AttributeList12hasAttributeEjNS_9Attribute8AttrKindE>
  24:	tbz	w0, #0, 30 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9Attribute8AttrKindEEEbT_+0x30>
  28:	mov	w0, #0x1                   	// #1
  2c:	b	44 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9Attribute8AttrKindEEEbT_+0x44>
  30:	mov	x0, x20
  34:	mov	w1, w19
  38:	bl	0 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9Attribute8AttrKindEEEbT_>
  3c:	tbz	w0, #0, 50 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9Attribute8AttrKindEEEbT_+0x50>
  40:	mov	w0, wzr
  44:	ldp	x20, x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret
  50:	mov	x0, x20
  54:	mov	w1, w19
  58:	ldp	x20, x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #32
  60:	b	0 <_ZNK4llvm8CallBase25hasFnAttrOnCalledFunctionENS_9Attribute8AttrKindE>

Disassembly of section .text._ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE:

0000000000000000 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x8, x0
   c:	cmp	w1, #0xe
  10:	mov	w0, wzr
  14:	b.le	34 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE+0x34>
  18:	cmp	w1, #0x28
  1c:	b.eq	5c <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE+0x5c>  // b.none
  20:	cmp	w1, #0x27
  24:	b.eq	44 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE+0x44>  // b.none
  28:	cmp	w1, #0xf
  2c:	b.eq	44 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE+0x44>  // b.none
  30:	b	54 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE+0x54>
  34:	cmp	w1, #0x4
  38:	b.eq	44 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE+0x44>  // b.none
  3c:	cmp	w1, #0xe
  40:	b.ne	54 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE+0x54>  // b.any
  44:	mov	x0, x8
  48:	bl	0 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE>
  4c:	cmp	w0, #0x0
  50:	cset	w0, ne  // ne = any
  54:	ldp	x29, x30, [sp], #16
  58:	ret
  5c:	mov	x0, x8
  60:	ldp	x29, x30, [sp], #16
  64:	b	0 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE>

Disassembly of section .text._ZNK4llvm8CallBase27hasClobberingOperandBundlesEv:

0000000000000000 <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv>
   c:	cmp	x0, x1
  10:	b.eq	2c <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv+0x2c>  // b.none
  14:	ldr	x8, [x0], #16
  18:	ldr	w8, [x8, #8]
  1c:	cmp	w8, #0x2
  20:	b.cs	34 <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv+0x34>  // b.hs, b.nlast
  24:	cmp	x1, x0
  28:	b.ne	14 <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv+0x14>  // b.any
  2c:	mov	w0, wzr
  30:	b	38 <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv+0x38>
  34:	mov	w0, #0x1                   	// #1
  38:	ldp	x29, x30, [sp], #16
  3c:	ret

Disassembly of section .text._ZNK4llvm8CallBase20getNumOperandBundlesEv:

0000000000000000 <_ZNK4llvm8CallBase20getNumOperandBundlesEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	w8, [x0, #20]
  10:	tbnz	w8, #31, 1c <_ZNK4llvm8CallBase20getNumOperandBundlesEv+0x1c>
  14:	mov	x19, xzr
  18:	b	30 <_ZNK4llvm8CallBase20getNumOperandBundlesEv+0x30>
  1c:	mov	x20, x0
  20:	bl	0 <_ZN4llvm4User13getDescriptorEv>
  24:	ldr	w8, [x20, #20]
  28:	mov	x19, x0
  2c:	tbnz	w8, #31, 48 <_ZNK4llvm8CallBase20getNumOperandBundlesEv+0x48>
  30:	mov	x8, xzr
  34:	sub	x8, x8, x19
  38:	ldp	x20, x19, [sp, #16]
  3c:	lsr	x0, x8, #4
  40:	ldp	x29, x30, [sp], #32
  44:	ret
  48:	mov	x0, x20
  4c:	bl	0 <_ZN4llvm4User13getDescriptorEv>
  50:	add	x8, x0, x1
  54:	b	34 <_ZNK4llvm8CallBase20getNumOperandBundlesEv+0x34>

Disassembly of section .text._ZNK4llvm8CallBase15bundle_op_infosEv:

0000000000000000 <_ZNK4llvm8CallBase15bundle_op_infosEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	w8, [x0, #20]
  10:	tbnz	w8, #31, 1c <_ZNK4llvm8CallBase15bundle_op_infosEv+0x1c>
  14:	mov	x19, xzr
  18:	b	30 <_ZNK4llvm8CallBase15bundle_op_infosEv+0x30>
  1c:	mov	x20, x0
  20:	bl	0 <_ZN4llvm4User13getDescriptorEv>
  24:	ldr	w8, [x20, #20]
  28:	mov	x19, x0
  2c:	tbnz	w8, #31, 44 <_ZNK4llvm8CallBase15bundle_op_infosEv+0x44>
  30:	mov	x1, xzr
  34:	mov	x0, x19
  38:	ldp	x20, x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	ret
  44:	mov	x0, x20
  48:	bl	0 <_ZN4llvm4User13getDescriptorEv>
  4c:	add	x1, x0, x1
  50:	b	34 <_ZNK4llvm8CallBase15bundle_op_infosEv+0x34>

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEPKNS_8CallInstES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEPKNS_8CallInstES4_E4doitERKS4_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x0, [x0]
   c:	cbz	x0, 18 <_ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEPKNS_8CallInstES4_E4doitERKS4_+0x18>
  10:	ldp	x29, x30, [sp], #16
  14:	b	0 <_ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEPKNS_8CallInstES4_E4doitERKS4_>
  18:	adrp	x0, 0 <_ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEPKNS_8CallInstES4_E4doitERKS4_>
  1c:	adrp	x1, 0 <_ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEPKNS_8CallInstES4_E4doitERKS4_>
  20:	adrp	x3, 0 <_ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEPKNS_8CallInstES4_E4doitERKS4_>
  24:	add	x0, x0, #0x0
  28:	add	x1, x1, #0x0
  2c:	add	x3, x3, #0x0
  30:	mov	w2, #0x69                  	// #105
  34:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm14FPMathOperator7classofEPKNS_5ValueE:

0000000000000000 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	cbz	x0, cc <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xcc>
   c:	ldrb	w9, [x0, #16]
  10:	subs	w8, w9, #0x18
  14:	b.cs	24 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x24>  // b.hs, b.nlast
  18:	cmp	w9, #0x5
  1c:	b.ne	9c <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x9c>  // b.any
  20:	ldrh	w8, [x0, #18]
  24:	cmp	w8, #0x39
  28:	b.hi	9c <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x9c>  // b.pmore
  2c:	mov	x10, #0x5000                	// #20480
  30:	mov	w9, #0x1                   	// #1
  34:	movk	x10, #0x125, lsl #16
  38:	lsl	x9, x9, x8
  3c:	movk	x10, #0x40, lsl #48
  40:	tst	x9, x10
  44:	b.eq	50 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x50>  // b.none
  48:	mov	w0, #0x1                   	// #1
  4c:	b	c4 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xc4>
  50:	mov	w9, #0x1                   	// #1
  54:	lsl	x8, x9, x8
  58:	tst	x8, #0x380000000000000
  5c:	b.eq	9c <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x9c>  // b.none
  60:	ldr	x8, [x0]
  64:	cbz	x8, 7c <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x7c>
  68:	ldrb	w9, [x8, #8]
  6c:	cmp	w9, #0xe
  70:	b.ne	a4 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xa4>  // b.any
  74:	ldr	x8, [x8, #24]
  78:	cbnz	x8, 68 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x68>
  7c:	adrp	x0, 0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
  80:	adrp	x1, 0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
  84:	adrp	x3, 0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
  88:	add	x0, x0, #0x0
  8c:	add	x1, x1, #0x0
  90:	add	x3, x3, #0x0
  94:	mov	w2, #0x69                  	// #105
  98:	bl	0 <__assert_fail>
  9c:	mov	w0, wzr
  a0:	b	c4 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xc4>
  a4:	cmp	w9, #0x10
  a8:	b.ne	b8 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xb8>  // b.any
  ac:	ldr	x8, [x8, #16]
  b0:	ldr	x8, [x8]
  b4:	ldrb	w9, [x8, #8]
  b8:	sub	w8, w9, #0x1
  bc:	cmp	w8, #0x6
  c0:	cset	w0, cc  // cc = lo, ul, last
  c4:	ldp	x29, x30, [sp], #16
  c8:	ret
  cc:	adrp	x0, 0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
  d0:	adrp	x1, 0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
  d4:	adrp	x3, 0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
  d8:	add	x0, x0, #0x0
  dc:	add	x1, x1, #0x0
  e0:	add	x3, x3, #0x0
  e4:	b	94 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x94>

Disassembly of section .text._ZNK4llvm4User10getOperandEj:

0000000000000000 <_ZNK4llvm4User10getOperandEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w9, [x0, #20]
   c:	and	x8, x9, #0xfffffff
  10:	cmp	w8, w1
  14:	b.ls	44 <_ZNK4llvm4User10getOperandEj+0x44>  // b.plast
  18:	tbnz	w9, #30, 2c <_ZNK4llvm4User10getOperandEj+0x2c>
  1c:	mov	w9, #0x18                  	// #24
  20:	mneg	x8, x8, x9
  24:	add	x8, x0, x8
  28:	b	30 <_ZNK4llvm4User10getOperandEj+0x30>
  2c:	ldur	x8, [x0, #-8]
  30:	mov	w9, #0x18                  	// #24
  34:	umull	x9, w1, w9
  38:	ldr	x0, [x8, x9]
  3c:	ldp	x29, x30, [sp], #16
  40:	ret
  44:	adrp	x0, 0 <_ZNK4llvm4User10getOperandEj>
  48:	adrp	x1, 0 <_ZNK4llvm4User10getOperandEj>
  4c:	adrp	x3, 0 <_ZNK4llvm4User10getOperandEj>
  50:	add	x0, x0, #0x0
  54:	add	x1, x1, #0x0
  58:	add	x3, x3, #0x0
  5c:	mov	w2, #0xaa                  	// #170
  60:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldrb	w8, [x1, #16]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	cmp	w8, #0x5
  20:	b.eq	5c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x5c>  // b.none
  24:	cmp	w8, #0x29
  28:	b.ne	dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0xdc>  // b.any
  2c:	add	x0, sp, #0x8
  30:	str	x20, [sp, #8]
  34:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
  38:	tbz	w0, #0, f4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0xf4>
  3c:	ldur	x8, [x20, #-48]
  40:	cbz	x8, 114 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x114>
  44:	ldr	x9, [x19], #8
  48:	str	x8, [x9]
  4c:	ldur	x1, [x20, #-24]
  50:	mov	x0, x19
  54:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
  58:	b	e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0xe0>
  5c:	ldrh	w8, [x20, #18]
  60:	cmp	w8, #0x11
  64:	b.ne	dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0xdc>  // b.any
  68:	ldr	w8, [x20, #20]
  6c:	and	x8, x8, #0xfffffff
  70:	cbz	w8, 130 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x130>
  74:	mov	w9, #0x18                  	// #24
  78:	mneg	x8, x8, x9
  7c:	ldr	x8, [x20, x8]
  80:	cbz	x8, 170 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x170>
  84:	ldrb	w9, [x8, #16]
  88:	cmp	w9, #0x11
  8c:	b.cs	150 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x150>  // b.hs, b.nlast
  90:	ldr	x9, [x19], #8
  94:	str	x8, [x9]
  98:	ldr	w8, [x20, #20]
  9c:	and	x8, x8, #0xfffffff
  a0:	cmp	w8, #0x1
  a4:	b.ls	130 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x130>  // b.plast
  a8:	mov	w9, #0x18                  	// #24
  ac:	mneg	x8, x8, x9
  b0:	add	x8, x20, x8
  b4:	ldr	x1, [x8, #24]
  b8:	cbz	x1, c8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0xc8>
  bc:	ldrb	w8, [x1, #16]
  c0:	cmp	w8, #0x11
  c4:	b.cs	150 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x150>  // b.hs, b.nlast
  c8:	mov	x0, x19
  cc:	ldp	x20, x19, [sp, #32]
  d0:	ldp	x29, x30, [sp, #16]
  d4:	add	sp, sp, #0x30
  d8:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
  dc:	mov	w0, wzr
  e0:	ldp	x20, x19, [sp, #32]
  e4:	ldp	x29, x30, [sp, #16]
  e8:	and	w0, w0, #0x1
  ec:	add	sp, sp, #0x30
  f0:	ret
  f4:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
  f8:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
  fc:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 100:	add	x0, x0, #0x0
 104:	add	x1, x1, #0x0
 108:	add	x3, x3, #0x0
 10c:	mov	w2, #0x108                 	// #264
 110:	bl	0 <__assert_fail>
 114:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 118:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 11c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 120:	add	x0, x0, #0x0
 124:	add	x1, x1, #0x0
 128:	add	x3, x3, #0x0
 12c:	b	188 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x188>
 130:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 134:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 138:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 13c:	add	x0, x0, #0x0
 140:	add	x1, x1, #0x0
 144:	add	x3, x3, #0x0
 148:	mov	w2, #0x4fa                 	// #1274
 14c:	bl	0 <__assert_fail>
 150:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 154:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 158:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 15c:	add	x0, x0, #0x0
 160:	add	x1, x1, #0x0
 164:	add	x3, x3, #0x0
 168:	mov	w2, #0x134                 	// #308
 16c:	bl	0 <__assert_fail>
 170:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 174:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 178:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 17c:	add	x0, x0, #0x0
 180:	add	x1, x1, #0x0
 184:	add	x3, x3, #0x0
 188:	mov	w2, #0x69                  	// #105
 18c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldrb	w8, [x1, #16]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	cmp	w8, #0x5
  20:	b.eq	60 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x60>  // b.none
  24:	cmp	w8, #0x34
  28:	b.ne	e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0xe4>  // b.any
  2c:	add	x0, sp, #0x8
  30:	str	x20, [sp, #8]
  34:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
  38:	tbz	w0, #0, f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0xf8>
  3c:	ldur	x1, [x20, #-48]
  40:	mov	x0, x19
  44:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
  48:	tbz	w0, #0, e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0xe4>
  4c:	ldur	x1, [x20, #-24]
  50:	add	x0, x19, #0x20
  54:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
  58:	tbnz	w0, #0, dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0xdc>
  5c:	b	e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0xe4>
  60:	ldrh	w8, [x20, #18]
  64:	cmp	w8, #0x1c
  68:	b.ne	e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0xe4>  // b.any
  6c:	ldr	w8, [x20, #20]
  70:	and	x8, x8, #0xfffffff
  74:	cbz	w8, 118 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x118>
  78:	mov	w9, #0x18                  	// #24
  7c:	mneg	x8, x8, x9
  80:	ldr	x1, [x20, x8]
  84:	cbz	x1, 94 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x94>
  88:	ldrb	w8, [x1, #16]
  8c:	cmp	w8, #0x11
  90:	b.cs	138 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x138>  // b.hs, b.nlast
  94:	mov	x0, x19
  98:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
  9c:	tbz	w0, #0, e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0xe4>
  a0:	ldr	w8, [x20, #20]
  a4:	and	x8, x8, #0xfffffff
  a8:	cmp	w8, #0x1
  ac:	b.ls	118 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x118>  // b.plast
  b0:	mov	w9, #0x18                  	// #24
  b4:	mneg	x8, x8, x9
  b8:	add	x8, x20, x8
  bc:	ldr	x1, [x8, #24]
  c0:	cbz	x1, d0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0xd0>
  c4:	ldrb	w8, [x1, #16]
  c8:	cmp	w8, #0x11
  cc:	b.cs	138 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x138>  // b.hs, b.nlast
  d0:	add	x0, x19, #0x20
  d4:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
  d8:	tbz	w0, #0, e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0xe4>
  dc:	mov	w0, #0x1                   	// #1
  e0:	b	e8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0xe8>
  e4:	mov	w0, wzr
  e8:	ldp	x20, x19, [sp, #32]
  ec:	ldp	x29, x30, [sp, #16]
  f0:	add	sp, sp, #0x30
  f4:	ret
  f8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
  fc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 100:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 104:	add	x0, x0, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x3, x3, #0x0
 110:	mov	w2, #0x108                 	// #264
 114:	bl	0 <__assert_fail>
 118:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 11c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 120:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x4fa                 	// #1274
 134:	bl	0 <__assert_fail>
 138:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 13c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 140:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 144:	add	x0, x0, #0x0
 148:	add	x1, x1, #0x0
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x134                 	// #308
 154:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldrb	w8, [x1, #16]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	cmp	w8, #0x5
  20:	b.eq	7c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x7c>  // b.none
  24:	cmp	w8, #0x25
  28:	b.ne	170 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x170>  // b.any
  2c:	add	x0, sp, #0x8
  30:	str	x20, [sp, #8]
  34:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_>
  38:	tbz	w0, #0, 1a4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x1a4>
  3c:	ldur	x1, [x20, #-48]
  40:	mov	x0, x19
  44:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_>
  48:	ldur	x1, [x20, #-24]
  4c:	tbz	w0, #0, 60 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x60>
  50:	ldr	x8, [x19, #24]
  54:	ldr	x8, [x8]
  58:	cmp	x8, x1
  5c:	b.eq	fc <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0xfc>  // b.none
  60:	mov	x0, x19
  64:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_>
  68:	tbz	w0, #0, 170 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x170>
  6c:	ldr	x8, [x19, #24]
  70:	ldur	x9, [x20, #-48]
  74:	ldr	x8, [x8]
  78:	b	164 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x164>
  7c:	ldrh	w8, [x20, #18]
  80:	cmp	w8, #0xd
  84:	b.ne	170 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x170>  // b.any
  88:	ldr	w8, [x20, #20]
  8c:	and	x8, x8, #0xfffffff
  90:	cbz	w8, 184 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x184>
  94:	mov	w9, #0x18                  	// #24
  98:	mneg	x8, x8, x9
  9c:	ldr	x1, [x20, x8]
  a0:	cbz	x1, b0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0xb0>
  a4:	ldrb	w8, [x1, #16]
  a8:	cmp	w8, #0x11
  ac:	b.cs	1c4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x1c4>  // b.hs, b.nlast
  b0:	mov	x0, x19
  b4:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_>
  b8:	ldr	w8, [x20, #20]
  bc:	and	x8, x8, #0xfffffff
  c0:	cmp	w8, #0x1
  c4:	tbz	w0, #0, 104 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x104>
  c8:	b.ls	184 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x184>  // b.plast
  cc:	mov	w9, #0x18                  	// #24
  d0:	mneg	x9, x8, x9
  d4:	add	x9, x20, x9
  d8:	ldr	x9, [x9, #24]
  dc:	cbz	x9, ec <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0xec>
  e0:	ldrb	w10, [x9, #16]
  e4:	cmp	w10, #0x11
  e8:	b.cs	1c4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x1c4>  // b.hs, b.nlast
  ec:	ldr	x10, [x19, #24]
  f0:	ldr	x10, [x10]
  f4:	cmp	x9, x10
  f8:	b.ne	108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x108>  // b.any
  fc:	mov	w0, #0x1                   	// #1
 100:	b	174 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x174>
 104:	b.ls	184 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x184>  // b.plast
 108:	mov	w9, #0x18                  	// #24
 10c:	mneg	x8, x8, x9
 110:	add	x8, x20, x8
 114:	ldr	x1, [x8, #24]
 118:	cbz	x1, 128 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x128>
 11c:	ldrb	w8, [x1, #16]
 120:	cmp	w8, #0x11
 124:	b.cs	1c4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x1c4>  // b.hs, b.nlast
 128:	mov	x0, x19
 12c:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_>
 130:	tbz	w0, #0, 170 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x170>
 134:	ldr	w8, [x20, #20]
 138:	and	x8, x8, #0xfffffff
 13c:	cbz	w8, 184 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x184>
 140:	mov	w9, #0x18                  	// #24
 144:	mneg	x8, x8, x9
 148:	ldr	x8, [x20, x8]
 14c:	cbz	x8, 15c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x15c>
 150:	ldrb	w9, [x8, #16]
 154:	cmp	w9, #0x11
 158:	b.cs	1c4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x1c4>  // b.hs, b.nlast
 15c:	ldr	x9, [x19, #24]
 160:	ldr	x9, [x9]
 164:	cmp	x8, x9
 168:	cset	w0, eq  // eq = none
 16c:	b	174 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x174>
 170:	mov	w0, wzr
 174:	ldp	x20, x19, [sp, #32]
 178:	ldp	x29, x30, [sp, #16]
 17c:	add	sp, sp, #0x30
 180:	ret
 184:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_>
 188:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_>
 18c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_>
 190:	add	x0, x0, #0x0
 194:	add	x1, x1, #0x0
 198:	add	x3, x3, #0x0
 19c:	mov	w2, #0x4fa                 	// #1274
 1a0:	bl	0 <__assert_fail>
 1a4:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_>
 1a8:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_>
 1ac:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_>
 1b0:	add	x0, x0, #0x0
 1b4:	add	x1, x1, #0x0
 1b8:	add	x3, x3, #0x0
 1bc:	mov	w2, #0x108                 	// #264
 1c0:	bl	0 <__assert_fail>
 1c4:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_>
 1c8:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_>
 1cc:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_>
 1d0:	add	x0, x0, #0x0
 1d4:	add	x1, x1, #0x0
 1d8:	add	x3, x3, #0x0
 1dc:	mov	w2, #0x134                 	// #308
 1e0:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldrb	w8, [x1, #16]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	cmp	w8, #0x5
  20:	b.eq	7c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x7c>  // b.none
  24:	cmp	w8, #0x25
  28:	b.ne	170 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x170>  // b.any
  2c:	add	x0, sp, #0x8
  30:	str	x20, [sp, #8]
  34:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_>
  38:	tbz	w0, #0, 1a4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x1a4>
  3c:	ldur	x1, [x20, #-48]
  40:	mov	x0, x19
  44:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_>
  48:	ldur	x1, [x20, #-24]
  4c:	tbz	w0, #0, 60 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x60>
  50:	ldr	x8, [x19, #24]
  54:	ldr	x8, [x8]
  58:	cmp	x8, x1
  5c:	b.eq	fc <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0xfc>  // b.none
  60:	mov	x0, x19
  64:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_>
  68:	tbz	w0, #0, 170 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x170>
  6c:	ldr	x8, [x19, #24]
  70:	ldur	x9, [x20, #-48]
  74:	ldr	x8, [x8]
  78:	b	164 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x164>
  7c:	ldrh	w8, [x20, #18]
  80:	cmp	w8, #0xd
  84:	b.ne	170 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x170>  // b.any
  88:	ldr	w8, [x20, #20]
  8c:	and	x8, x8, #0xfffffff
  90:	cbz	w8, 184 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x184>
  94:	mov	w9, #0x18                  	// #24
  98:	mneg	x8, x8, x9
  9c:	ldr	x1, [x20, x8]
  a0:	cbz	x1, b0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0xb0>
  a4:	ldrb	w8, [x1, #16]
  a8:	cmp	w8, #0x11
  ac:	b.cs	1c4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x1c4>  // b.hs, b.nlast
  b0:	mov	x0, x19
  b4:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_>
  b8:	ldr	w8, [x20, #20]
  bc:	and	x8, x8, #0xfffffff
  c0:	cmp	w8, #0x1
  c4:	tbz	w0, #0, 104 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x104>
  c8:	b.ls	184 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x184>  // b.plast
  cc:	mov	w9, #0x18                  	// #24
  d0:	mneg	x9, x8, x9
  d4:	add	x9, x20, x9
  d8:	ldr	x9, [x9, #24]
  dc:	cbz	x9, ec <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0xec>
  e0:	ldrb	w10, [x9, #16]
  e4:	cmp	w10, #0x11
  e8:	b.cs	1c4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x1c4>  // b.hs, b.nlast
  ec:	ldr	x10, [x19, #24]
  f0:	ldr	x10, [x10]
  f4:	cmp	x9, x10
  f8:	b.ne	108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x108>  // b.any
  fc:	mov	w0, #0x1                   	// #1
 100:	b	174 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x174>
 104:	b.ls	184 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x184>  // b.plast
 108:	mov	w9, #0x18                  	// #24
 10c:	mneg	x8, x8, x9
 110:	add	x8, x20, x8
 114:	ldr	x1, [x8, #24]
 118:	cbz	x1, 128 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x128>
 11c:	ldrb	w8, [x1, #16]
 120:	cmp	w8, #0x11
 124:	b.cs	1c4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x1c4>  // b.hs, b.nlast
 128:	mov	x0, x19
 12c:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_>
 130:	tbz	w0, #0, 170 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x170>
 134:	ldr	w8, [x20, #20]
 138:	and	x8, x8, #0xfffffff
 13c:	cbz	w8, 184 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x184>
 140:	mov	w9, #0x18                  	// #24
 144:	mneg	x8, x8, x9
 148:	ldr	x8, [x20, x8]
 14c:	cbz	x8, 15c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x15c>
 150:	ldrb	w9, [x8, #16]
 154:	cmp	w9, #0x11
 158:	b.cs	1c4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x1c4>  // b.hs, b.nlast
 15c:	ldr	x9, [x19, #24]
 160:	ldr	x9, [x9]
 164:	cmp	x8, x9
 168:	cset	w0, eq  // eq = none
 16c:	b	174 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x174>
 170:	mov	w0, wzr
 174:	ldp	x20, x19, [sp, #32]
 178:	ldp	x29, x30, [sp, #16]
 17c:	add	sp, sp, #0x30
 180:	ret
 184:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_>
 188:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_>
 18c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_>
 190:	add	x0, x0, #0x0
 194:	add	x1, x1, #0x0
 198:	add	x3, x3, #0x0
 19c:	mov	w2, #0x4fa                 	// #1274
 1a0:	bl	0 <__assert_fail>
 1a4:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_>
 1a8:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_>
 1ac:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_>
 1b0:	add	x0, x0, #0x0
 1b4:	add	x1, x1, #0x0
 1b8:	add	x3, x3, #0x0
 1bc:	mov	w2, #0x108                 	// #264
 1c0:	bl	0 <__assert_fail>
 1c4:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_>
 1c8:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_>
 1cc:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_>
 1d0:	add	x0, x0, #0x0
 1d4:	add	x1, x1, #0x0
 1d8:	add	x3, x3, #0x0
 1dc:	mov	w2, #0x134                 	// #308
 1e0:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldrb	w8, [x1, #16]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	cmp	w8, #0x5
  20:	b.eq	5c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x5c>  // b.none
  24:	cmp	w8, #0x32
  28:	b.ne	dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0xdc>  // b.any
  2c:	add	x0, sp, #0x8
  30:	str	x20, [sp, #8]
  34:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
  38:	tbz	w0, #0, f4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0xf4>
  3c:	ldur	x8, [x20, #-48]
  40:	cbz	x8, 114 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x114>
  44:	ldr	x9, [x19], #8
  48:	str	x8, [x9]
  4c:	ldur	x1, [x20, #-24]
  50:	mov	x0, x19
  54:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
  58:	b	e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0xe0>
  5c:	ldrh	w8, [x20, #18]
  60:	cmp	w8, #0x1a
  64:	b.ne	dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0xdc>  // b.any
  68:	ldr	w8, [x20, #20]
  6c:	and	x8, x8, #0xfffffff
  70:	cbz	w8, 130 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x130>
  74:	mov	w9, #0x18                  	// #24
  78:	mneg	x8, x8, x9
  7c:	ldr	x8, [x20, x8]
  80:	cbz	x8, 170 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x170>
  84:	ldrb	w9, [x8, #16]
  88:	cmp	w9, #0x11
  8c:	b.cs	150 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x150>  // b.hs, b.nlast
  90:	ldr	x9, [x19], #8
  94:	str	x8, [x9]
  98:	ldr	w8, [x20, #20]
  9c:	and	x8, x8, #0xfffffff
  a0:	cmp	w8, #0x1
  a4:	b.ls	130 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x130>  // b.plast
  a8:	mov	w9, #0x18                  	// #24
  ac:	mneg	x8, x8, x9
  b0:	add	x8, x20, x8
  b4:	ldr	x1, [x8, #24]
  b8:	cbz	x1, c8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0xc8>
  bc:	ldrb	w8, [x1, #16]
  c0:	cmp	w8, #0x11
  c4:	b.cs	150 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x150>  // b.hs, b.nlast
  c8:	mov	x0, x19
  cc:	ldp	x20, x19, [sp, #32]
  d0:	ldp	x29, x30, [sp, #16]
  d4:	add	sp, sp, #0x30
  d8:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
  dc:	mov	w0, wzr
  e0:	ldp	x20, x19, [sp, #32]
  e4:	ldp	x29, x30, [sp, #16]
  e8:	and	w0, w0, #0x1
  ec:	add	sp, sp, #0x30
  f0:	ret
  f4:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
  f8:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
  fc:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 100:	add	x0, x0, #0x0
 104:	add	x1, x1, #0x0
 108:	add	x3, x3, #0x0
 10c:	mov	w2, #0x108                 	// #264
 110:	bl	0 <__assert_fail>
 114:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 118:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 11c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 120:	add	x0, x0, #0x0
 124:	add	x1, x1, #0x0
 128:	add	x3, x3, #0x0
 12c:	b	188 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x188>
 130:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 134:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 138:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 13c:	add	x0, x0, #0x0
 140:	add	x1, x1, #0x0
 144:	add	x3, x3, #0x0
 148:	mov	w2, #0x4fa                 	// #1274
 14c:	bl	0 <__assert_fail>
 150:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 154:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 158:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 15c:	add	x0, x0, #0x0
 160:	add	x1, x1, #0x0
 164:	add	x3, x3, #0x0
 168:	mov	w2, #0x134                 	// #308
 16c:	bl	0 <__assert_fail>
 170:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 174:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 178:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 17c:	add	x0, x0, #0x0
 180:	add	x1, x1, #0x0
 184:	add	x3, x3, #0x0
 188:	mov	w2, #0x69                  	// #105
 18c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldrb	w8, [x1, #16]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	cmp	w8, #0x5
  20:	b.eq	5c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x5c>  // b.none
  24:	cmp	w8, #0x32
  28:	b.ne	dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xdc>  // b.any
  2c:	add	x0, sp, #0x8
  30:	str	x20, [sp, #8]
  34:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  38:	tbz	w0, #0, f4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xf4>
  3c:	ldur	x8, [x20, #-48]
  40:	cbz	x8, 114 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x114>
  44:	ldr	x9, [x19], #8
  48:	str	x8, [x9]
  4c:	ldur	x1, [x20, #-24]
  50:	mov	x0, x19
  54:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  58:	b	e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xe0>
  5c:	ldrh	w8, [x20, #18]
  60:	cmp	w8, #0x1a
  64:	b.ne	dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xdc>  // b.any
  68:	ldr	w8, [x20, #20]
  6c:	and	x8, x8, #0xfffffff
  70:	cbz	w8, 130 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x130>
  74:	mov	w9, #0x18                  	// #24
  78:	mneg	x8, x8, x9
  7c:	ldr	x8, [x20, x8]
  80:	cbz	x8, 170 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x170>
  84:	ldrb	w9, [x8, #16]
  88:	cmp	w9, #0x11
  8c:	b.cs	150 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x150>  // b.hs, b.nlast
  90:	ldr	x9, [x19], #8
  94:	str	x8, [x9]
  98:	ldr	w8, [x20, #20]
  9c:	and	x8, x8, #0xfffffff
  a0:	cmp	w8, #0x1
  a4:	b.ls	130 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x130>  // b.plast
  a8:	mov	w9, #0x18                  	// #24
  ac:	mneg	x8, x8, x9
  b0:	add	x8, x20, x8
  b4:	ldr	x1, [x8, #24]
  b8:	cbz	x1, c8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xc8>
  bc:	ldrb	w8, [x1, #16]
  c0:	cmp	w8, #0x11
  c4:	b.cs	150 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x150>  // b.hs, b.nlast
  c8:	mov	x0, x19
  cc:	ldp	x20, x19, [sp, #32]
  d0:	ldp	x29, x30, [sp, #16]
  d4:	add	sp, sp, #0x30
  d8:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  dc:	mov	w0, wzr
  e0:	ldp	x20, x19, [sp, #32]
  e4:	ldp	x29, x30, [sp, #16]
  e8:	and	w0, w0, #0x1
  ec:	add	sp, sp, #0x30
  f0:	ret
  f4:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  f8:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  fc:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 100:	add	x0, x0, #0x0
 104:	add	x1, x1, #0x0
 108:	add	x3, x3, #0x0
 10c:	mov	w2, #0x108                 	// #264
 110:	bl	0 <__assert_fail>
 114:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 118:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 11c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 120:	add	x0, x0, #0x0
 124:	add	x1, x1, #0x0
 128:	add	x3, x3, #0x0
 12c:	b	188 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x188>
 130:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 134:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 138:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 13c:	add	x0, x0, #0x0
 140:	add	x1, x1, #0x0
 144:	add	x3, x3, #0x0
 148:	mov	w2, #0x4fa                 	// #1274
 14c:	bl	0 <__assert_fail>
 150:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 154:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 158:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 15c:	add	x0, x0, #0x0
 160:	add	x1, x1, #0x0
 164:	add	x3, x3, #0x0
 168:	mov	w2, #0x134                 	// #308
 16c:	bl	0 <__assert_fail>
 170:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 174:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 178:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 17c:	add	x0, x0, #0x0
 180:	add	x1, x1, #0x0
 184:	add	x3, x3, #0x0
 188:	mov	w2, #0x69                  	// #105
 18c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EEC2ERKS9_RKS5_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EEC2ERKS9_RKS5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	x8, [x1]
  14:	mov	x20, x0
  18:	mov	x19, x2
  1c:	mov	x21, x1
  20:	str	x8, [x0], #8
  24:	ldr	w8, [x1, #16]
  28:	add	x1, x1, #0x8
  2c:	cmp	w8, #0x40
  30:	str	w8, [x20, #16]
  34:	b.hi	44 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EEC2ERKS9_RKS5_+0x44>  // b.pmore
  38:	ldr	x8, [x1]
  3c:	str	x8, [x0]
  40:	b	48 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EEC2ERKS9_RKS5_+0x48>
  44:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
  48:	ldr	x8, [x21, #24]
  4c:	add	x0, x20, #0x20
  50:	str	x8, [x20, #24]
  54:	ldr	w8, [x19, #8]
  58:	cmp	w8, #0x40
  5c:	str	w8, [x20, #40]
  60:	b.hi	7c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EEC2ERKS9_RKS5_+0x7c>  // b.pmore
  64:	ldr	x8, [x19]
  68:	ldr	x21, [sp, #16]
  6c:	str	x8, [x0]
  70:	ldp	x20, x19, [sp, #32]
  74:	ldp	x29, x30, [sp], #48
  78:	ret
  7c:	mov	x1, x19
  80:	ldp	x20, x19, [sp, #32]
  84:	ldr	x21, [sp, #16]
  88:	ldp	x29, x30, [sp], #48
  8c:	b	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldrb	w8, [x1, #16]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	cmp	w8, #0x5
  20:	b.eq	7c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x7c>  // b.none
  24:	cmp	w8, #0x25
  28:	b.ne	178 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x178>  // b.any
  2c:	add	x0, sp, #0x8
  30:	str	x20, [sp, #8]
  34:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
  38:	tbz	w0, #0, 1b0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x1b0>
  3c:	ldur	x1, [x20, #-48]
  40:	mov	x0, x19
  44:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
  48:	tbz	w0, #0, 5c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x5c>
  4c:	ldur	x1, [x20, #-24]
  50:	add	x0, x19, #0x18
  54:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
  58:	tbnz	w0, #0, f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0xf8>
  5c:	ldur	x1, [x20, #-24]
  60:	mov	x0, x19
  64:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
  68:	tbz	w0, #0, 178 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x178>
  6c:	ldur	x1, [x20, #-48]
  70:	add	x0, x19, #0x18
  74:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
  78:	b	17c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x17c>
  7c:	ldrh	w8, [x20, #18]
  80:	cmp	w8, #0xd
  84:	b.ne	178 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x178>  // b.any
  88:	ldr	w8, [x20, #20]
  8c:	and	x8, x8, #0xfffffff
  90:	cbz	w8, 190 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x190>
  94:	mov	w9, #0x18                  	// #24
  98:	mneg	x8, x8, x9
  9c:	ldr	x1, [x20, x8]
  a0:	cbz	x1, b0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0xb0>
  a4:	ldrb	w8, [x1, #16]
  a8:	cmp	w8, #0x11
  ac:	b.cs	1d0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x1d0>  // b.hs, b.nlast
  b0:	mov	x0, x19
  b4:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
  b8:	tbz	w0, #0, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x100>
  bc:	ldr	w8, [x20, #20]
  c0:	and	x8, x8, #0xfffffff
  c4:	cmp	w8, #0x1
  c8:	b.ls	190 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x190>  // b.plast
  cc:	mov	w9, #0x18                  	// #24
  d0:	mneg	x8, x8, x9
  d4:	add	x8, x20, x8
  d8:	ldr	x1, [x8, #24]
  dc:	cbz	x1, ec <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0xec>
  e0:	ldrb	w8, [x1, #16]
  e4:	cmp	w8, #0x11
  e8:	b.cs	1d0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x1d0>  // b.hs, b.nlast
  ec:	add	x0, x19, #0x18
  f0:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
  f4:	tbz	w0, #0, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x100>
  f8:	mov	w0, #0x1                   	// #1
  fc:	b	17c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x17c>
 100:	ldr	w8, [x20, #20]
 104:	and	x8, x8, #0xfffffff
 108:	cmp	w8, #0x1
 10c:	b.ls	190 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x190>  // b.plast
 110:	mov	w9, #0x18                  	// #24
 114:	mneg	x8, x8, x9
 118:	add	x8, x20, x8
 11c:	ldr	x1, [x8, #24]
 120:	cbz	x1, 130 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x130>
 124:	ldrb	w8, [x1, #16]
 128:	cmp	w8, #0x11
 12c:	b.cs	1d0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x1d0>  // b.hs, b.nlast
 130:	mov	x0, x19
 134:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
 138:	tbz	w0, #0, 178 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x178>
 13c:	ldr	w8, [x20, #20]
 140:	and	x8, x8, #0xfffffff
 144:	cbz	w8, 190 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x190>
 148:	mov	w9, #0x18                  	// #24
 14c:	mneg	x8, x8, x9
 150:	ldr	x1, [x20, x8]
 154:	cbz	x1, 164 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x164>
 158:	ldrb	w8, [x1, #16]
 15c:	cmp	w8, #0x11
 160:	b.cs	1d0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x1d0>  // b.hs, b.nlast
 164:	add	x0, x19, #0x18
 168:	ldp	x20, x19, [sp, #32]
 16c:	ldp	x29, x30, [sp, #16]
 170:	add	sp, sp, #0x30
 174:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
 178:	mov	w0, wzr
 17c:	ldp	x20, x19, [sp, #32]
 180:	ldp	x29, x30, [sp, #16]
 184:	and	w0, w0, #0x1
 188:	add	sp, sp, #0x30
 18c:	ret
 190:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
 194:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
 198:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
 19c:	add	x0, x0, #0x0
 1a0:	add	x1, x1, #0x0
 1a4:	add	x3, x3, #0x0
 1a8:	mov	w2, #0x4fa                 	// #1274
 1ac:	bl	0 <__assert_fail>
 1b0:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
 1b4:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
 1b8:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
 1bc:	add	x0, x0, #0x0
 1c0:	add	x1, x1, #0x0
 1c4:	add	x3, x3, #0x0
 1c8:	mov	w2, #0x108                 	// #264
 1cc:	bl	0 <__assert_fail>
 1d0:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
 1d4:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
 1d8:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
 1dc:	add	x0, x0, #0x0
 1e0:	add	x1, x1, #0x0
 1e4:	add	x3, x3, #0x0
 1e8:	mov	w2, #0x134                 	// #308
 1ec:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldrb	w8, [x1, #16]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	cmp	w8, #0x5
  20:	b.eq	5c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x5c>  // b.none
  24:	cmp	w8, #0x34
  28:	b.ne	dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0xdc>  // b.any
  2c:	add	x0, sp, #0x8
  30:	str	x20, [sp, #8]
  34:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
  38:	tbz	w0, #0, f4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0xf4>
  3c:	ldur	x8, [x20, #-48]
  40:	cbz	x8, 114 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x114>
  44:	ldr	x9, [x19], #8
  48:	str	x8, [x9]
  4c:	ldur	x1, [x20, #-24]
  50:	mov	x0, x19
  54:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
  58:	b	e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0xe0>
  5c:	ldrh	w8, [x20, #18]
  60:	cmp	w8, #0x1c
  64:	b.ne	dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0xdc>  // b.any
  68:	ldr	w8, [x20, #20]
  6c:	and	x8, x8, #0xfffffff
  70:	cbz	w8, 130 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x130>
  74:	mov	w9, #0x18                  	// #24
  78:	mneg	x8, x8, x9
  7c:	ldr	x8, [x20, x8]
  80:	cbz	x8, 170 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x170>
  84:	ldrb	w9, [x8, #16]
  88:	cmp	w9, #0x11
  8c:	b.cs	150 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x150>  // b.hs, b.nlast
  90:	ldr	x9, [x19], #8
  94:	str	x8, [x9]
  98:	ldr	w8, [x20, #20]
  9c:	and	x8, x8, #0xfffffff
  a0:	cmp	w8, #0x1
  a4:	b.ls	130 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x130>  // b.plast
  a8:	mov	w9, #0x18                  	// #24
  ac:	mneg	x8, x8, x9
  b0:	add	x8, x20, x8
  b4:	ldr	x1, [x8, #24]
  b8:	cbz	x1, c8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0xc8>
  bc:	ldrb	w8, [x1, #16]
  c0:	cmp	w8, #0x11
  c4:	b.cs	150 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x150>  // b.hs, b.nlast
  c8:	mov	x0, x19
  cc:	ldp	x20, x19, [sp, #32]
  d0:	ldp	x29, x30, [sp, #16]
  d4:	add	sp, sp, #0x30
  d8:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
  dc:	mov	w0, wzr
  e0:	ldp	x20, x19, [sp, #32]
  e4:	ldp	x29, x30, [sp, #16]
  e8:	and	w0, w0, #0x1
  ec:	add	sp, sp, #0x30
  f0:	ret
  f4:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
  f8:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
  fc:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 100:	add	x0, x0, #0x0
 104:	add	x1, x1, #0x0
 108:	add	x3, x3, #0x0
 10c:	mov	w2, #0x108                 	// #264
 110:	bl	0 <__assert_fail>
 114:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 118:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 11c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 120:	add	x0, x0, #0x0
 124:	add	x1, x1, #0x0
 128:	add	x3, x3, #0x0
 12c:	b	188 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x188>
 130:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 134:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 138:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 13c:	add	x0, x0, #0x0
 140:	add	x1, x1, #0x0
 144:	add	x3, x3, #0x0
 148:	mov	w2, #0x4fa                 	// #1274
 14c:	bl	0 <__assert_fail>
 150:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 154:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 158:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 15c:	add	x0, x0, #0x0
 160:	add	x1, x1, #0x0
 164:	add	x3, x3, #0x0
 168:	mov	w2, #0x134                 	// #308
 16c:	bl	0 <__assert_fail>
 170:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 174:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 178:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 17c:	add	x0, x0, #0x0
 180:	add	x1, x1, #0x0
 184:	add	x3, x3, #0x0
 188:	mov	w2, #0x69                  	// #105
 18c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldrb	w8, [x1, #16]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	cmp	w8, #0x5
  20:	b.eq	60 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x60>  // b.none
  24:	cmp	w8, #0x34
  28:	b.ne	e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0xe4>  // b.any
  2c:	add	x0, sp, #0x8
  30:	str	x20, [sp, #8]
  34:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
  38:	tbz	w0, #0, f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0xf8>
  3c:	ldur	x1, [x20, #-48]
  40:	mov	x0, x19
  44:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
  48:	tbz	w0, #0, e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0xe4>
  4c:	ldur	x1, [x20, #-24]
  50:	add	x0, x19, #0x18
  54:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
  58:	tbnz	w0, #0, dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0xdc>
  5c:	b	e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0xe4>
  60:	ldrh	w8, [x20, #18]
  64:	cmp	w8, #0x1c
  68:	b.ne	e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0xe4>  // b.any
  6c:	ldr	w8, [x20, #20]
  70:	and	x8, x8, #0xfffffff
  74:	cbz	w8, 118 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x118>
  78:	mov	w9, #0x18                  	// #24
  7c:	mneg	x8, x8, x9
  80:	ldr	x1, [x20, x8]
  84:	cbz	x1, 94 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x94>
  88:	ldrb	w8, [x1, #16]
  8c:	cmp	w8, #0x11
  90:	b.cs	138 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x138>  // b.hs, b.nlast
  94:	mov	x0, x19
  98:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
  9c:	tbz	w0, #0, e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0xe4>
  a0:	ldr	w8, [x20, #20]
  a4:	and	x8, x8, #0xfffffff
  a8:	cmp	w8, #0x1
  ac:	b.ls	118 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x118>  // b.plast
  b0:	mov	w9, #0x18                  	// #24
  b4:	mneg	x8, x8, x9
  b8:	add	x8, x20, x8
  bc:	ldr	x1, [x8, #24]
  c0:	cbz	x1, d0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0xd0>
  c4:	ldrb	w8, [x1, #16]
  c8:	cmp	w8, #0x11
  cc:	b.cs	138 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x138>  // b.hs, b.nlast
  d0:	add	x0, x19, #0x18
  d4:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
  d8:	tbz	w0, #0, e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0xe4>
  dc:	mov	w0, #0x1                   	// #1
  e0:	b	e8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0xe8>
  e4:	mov	w0, wzr
  e8:	ldp	x20, x19, [sp, #32]
  ec:	ldp	x29, x30, [sp, #16]
  f0:	add	sp, sp, #0x30
  f4:	ret
  f8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
  fc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 100:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 104:	add	x0, x0, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x3, x3, #0x0
 110:	mov	w2, #0x108                 	// #264
 114:	bl	0 <__assert_fail>
 118:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 11c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 120:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x4fa                 	// #1274
 134:	bl	0 <__assert_fail>
 138:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 13c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 140:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 144:	add	x0, x0, #0x0
 148:	add	x1, x1, #0x0
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x134                 	// #308
 154:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldrb	w8, [x1, #16]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	cmp	w8, #0x5
  20:	b.eq	5c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x5c>  // b.none
  24:	cmp	w8, #0x34
  28:	b.ne	dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0xdc>  // b.any
  2c:	add	x0, sp, #0x8
  30:	str	x20, [sp, #8]
  34:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
  38:	tbz	w0, #0, f4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0xf4>
  3c:	ldur	x8, [x20, #-48]
  40:	cbz	x8, 114 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x114>
  44:	ldr	x9, [x19], #8
  48:	str	x8, [x9]
  4c:	ldur	x1, [x20, #-24]
  50:	mov	x0, x19
  54:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
  58:	b	e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0xe0>
  5c:	ldrh	w8, [x20, #18]
  60:	cmp	w8, #0x1c
  64:	b.ne	dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0xdc>  // b.any
  68:	ldr	w8, [x20, #20]
  6c:	and	x8, x8, #0xfffffff
  70:	cbz	w8, 130 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x130>
  74:	mov	w9, #0x18                  	// #24
  78:	mneg	x8, x8, x9
  7c:	ldr	x8, [x20, x8]
  80:	cbz	x8, 170 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x170>
  84:	ldrb	w9, [x8, #16]
  88:	cmp	w9, #0x11
  8c:	b.cs	150 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x150>  // b.hs, b.nlast
  90:	ldr	x9, [x19], #8
  94:	str	x8, [x9]
  98:	ldr	w8, [x20, #20]
  9c:	and	x8, x8, #0xfffffff
  a0:	cmp	w8, #0x1
  a4:	b.ls	130 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x130>  // b.plast
  a8:	mov	w9, #0x18                  	// #24
  ac:	mneg	x8, x8, x9
  b0:	add	x8, x20, x8
  b4:	ldr	x1, [x8, #24]
  b8:	cbz	x1, c8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0xc8>
  bc:	ldrb	w8, [x1, #16]
  c0:	cmp	w8, #0x11
  c4:	b.cs	150 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x150>  // b.hs, b.nlast
  c8:	mov	x0, x19
  cc:	ldp	x20, x19, [sp, #32]
  d0:	ldp	x29, x30, [sp, #16]
  d4:	add	sp, sp, #0x30
  d8:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
  dc:	mov	w0, wzr
  e0:	ldp	x20, x19, [sp, #32]
  e4:	ldp	x29, x30, [sp, #16]
  e8:	and	w0, w0, #0x1
  ec:	add	sp, sp, #0x30
  f0:	ret
  f4:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
  f8:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
  fc:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 100:	add	x0, x0, #0x0
 104:	add	x1, x1, #0x0
 108:	add	x3, x3, #0x0
 10c:	mov	w2, #0x108                 	// #264
 110:	bl	0 <__assert_fail>
 114:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 118:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 11c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 120:	add	x0, x0, #0x0
 124:	add	x1, x1, #0x0
 128:	add	x3, x3, #0x0
 12c:	b	188 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x188>
 130:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 134:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 138:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 13c:	add	x0, x0, #0x0
 140:	add	x1, x1, #0x0
 144:	add	x3, x3, #0x0
 148:	mov	w2, #0x4fa                 	// #1274
 14c:	bl	0 <__assert_fail>
 150:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 154:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 158:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 15c:	add	x0, x0, #0x0
 160:	add	x1, x1, #0x0
 164:	add	x3, x3, #0x0
 168:	mov	w2, #0x134                 	// #308
 16c:	bl	0 <__assert_fail>
 170:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 174:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 178:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 17c:	add	x0, x0, #0x0
 180:	add	x1, x1, #0x0
 184:	add	x3, x3, #0x0
 188:	mov	w2, #0x69                  	// #105
 18c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldrb	w8, [x1, #16]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	cmp	w8, #0x5
  20:	b.eq	60 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x60>  // b.none
  24:	cmp	w8, #0x34
  28:	b.ne	e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xe4>  // b.any
  2c:	add	x0, sp, #0x8
  30:	str	x20, [sp, #8]
  34:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  38:	tbz	w0, #0, f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xf8>
  3c:	ldur	x1, [x20, #-48]
  40:	mov	x0, x19
  44:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  48:	tbz	w0, #0, e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xe4>
  4c:	ldur	x1, [x20, #-24]
  50:	add	x0, x19, #0x18
  54:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  58:	tbnz	w0, #0, dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xdc>
  5c:	b	e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xe4>
  60:	ldrh	w8, [x20, #18]
  64:	cmp	w8, #0x1c
  68:	b.ne	e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xe4>  // b.any
  6c:	ldr	w8, [x20, #20]
  70:	and	x8, x8, #0xfffffff
  74:	cbz	w8, 118 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x118>
  78:	mov	w9, #0x18                  	// #24
  7c:	mneg	x8, x8, x9
  80:	ldr	x1, [x20, x8]
  84:	cbz	x1, 94 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x94>
  88:	ldrb	w8, [x1, #16]
  8c:	cmp	w8, #0x11
  90:	b.cs	138 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x138>  // b.hs, b.nlast
  94:	mov	x0, x19
  98:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  9c:	tbz	w0, #0, e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xe4>
  a0:	ldr	w8, [x20, #20]
  a4:	and	x8, x8, #0xfffffff
  a8:	cmp	w8, #0x1
  ac:	b.ls	118 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x118>  // b.plast
  b0:	mov	w9, #0x18                  	// #24
  b4:	mneg	x8, x8, x9
  b8:	add	x8, x20, x8
  bc:	ldr	x1, [x8, #24]
  c0:	cbz	x1, d0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xd0>
  c4:	ldrb	w8, [x1, #16]
  c8:	cmp	w8, #0x11
  cc:	b.cs	138 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x138>  // b.hs, b.nlast
  d0:	add	x0, x19, #0x18
  d4:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  d8:	tbz	w0, #0, e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xe4>
  dc:	mov	w0, #0x1                   	// #1
  e0:	b	e8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xe8>
  e4:	mov	w0, wzr
  e8:	ldp	x20, x19, [sp, #32]
  ec:	ldp	x29, x30, [sp, #16]
  f0:	add	sp, sp, #0x30
  f4:	ret
  f8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  fc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 100:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 104:	add	x0, x0, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x3, x3, #0x0
 110:	mov	w2, #0x108                 	// #264
 114:	bl	0 <__assert_fail>
 118:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 11c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 120:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x4fa                 	// #1274
 134:	bl	0 <__assert_fail>
 138:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 13c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 140:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 144:	add	x0, x0, #0x0
 148:	add	x1, x1, #0x0
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x134                 	// #308
 154:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldrb	w8, [x1, #16]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	cmp	w8, #0x5
  20:	b.eq	64 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x64>  // b.none
  24:	cmp	w8, #0x32
  28:	b.ne	dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0xdc>  // b.any
  2c:	add	x0, sp, #0x8
  30:	str	x20, [sp, #8]
  34:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
  38:	tbz	w0, #0, f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0xf0>
  3c:	ldr	x8, [x19]
  40:	ldur	x9, [x20, #-48]
  44:	ldr	x8, [x8]
  48:	cmp	x8, x9
  4c:	b.ne	dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0xdc>  // b.any
  50:	ldur	x1, [x20, #-24]
  54:	add	x0, x19, #0x8
  58:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
  5c:	tbnz	w0, #0, d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0xd4>
  60:	b	dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0xdc>
  64:	ldrh	w8, [x20, #18]
  68:	cmp	w8, #0x1a
  6c:	b.ne	dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0xdc>  // b.any
  70:	ldr	w8, [x20, #20]
  74:	and	x8, x8, #0xfffffff
  78:	cbz	w8, 110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x110>
  7c:	mov	w9, #0x18                  	// #24
  80:	mneg	x9, x8, x9
  84:	add	x9, x20, x9
  88:	ldr	x10, [x9]
  8c:	cbz	x10, 9c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x9c>
  90:	ldrb	w11, [x10, #16]
  94:	cmp	w11, #0x11
  98:	b.cs	130 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x130>  // b.hs, b.nlast
  9c:	ldr	x11, [x19]
  a0:	ldr	x11, [x11]
  a4:	cmp	x10, x11
  a8:	b.ne	dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0xdc>  // b.any
  ac:	cmp	w8, #0x1
  b0:	b.ls	110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x110>  // b.plast
  b4:	ldr	x1, [x9, #24]
  b8:	cbz	x1, c8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0xc8>
  bc:	ldrb	w8, [x1, #16]
  c0:	cmp	w8, #0x11
  c4:	b.cs	130 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x130>  // b.hs, b.nlast
  c8:	add	x0, x19, #0x8
  cc:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
  d0:	tbz	w0, #0, dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0xdc>
  d4:	mov	w0, #0x1                   	// #1
  d8:	b	e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0xe0>
  dc:	mov	w0, wzr
  e0:	ldp	x20, x19, [sp, #32]
  e4:	ldp	x29, x30, [sp, #16]
  e8:	add	sp, sp, #0x30
  ec:	ret
  f0:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
  f4:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
  f8:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
  fc:	add	x0, x0, #0x0
 100:	add	x1, x1, #0x0
 104:	add	x3, x3, #0x0
 108:	mov	w2, #0x108                 	// #264
 10c:	bl	0 <__assert_fail>
 110:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 114:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 118:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 11c:	add	x0, x0, #0x0
 120:	add	x1, x1, #0x0
 124:	add	x3, x3, #0x0
 128:	mov	w2, #0x4fa                 	// #1274
 12c:	bl	0 <__assert_fail>
 130:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 134:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 138:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 13c:	add	x0, x0, #0x0
 140:	add	x1, x1, #0x0
 144:	add	x3, x3, #0x0
 148:	mov	w2, #0x134                 	// #308
 14c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldrb	w8, [x1, #16]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	cmp	w8, #0x5
  20:	b.eq	64 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x64>  // b.none
  24:	cmp	w8, #0x32
  28:	b.ne	dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xdc>  // b.any
  2c:	add	x0, sp, #0x8
  30:	str	x20, [sp, #8]
  34:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  38:	tbz	w0, #0, f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xf0>
  3c:	ldr	x8, [x19]
  40:	ldur	x9, [x20, #-48]
  44:	ldr	x8, [x8]
  48:	cmp	x8, x9
  4c:	b.ne	dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xdc>  // b.any
  50:	ldur	x1, [x20, #-24]
  54:	add	x0, x19, #0x8
  58:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  5c:	tbnz	w0, #0, d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xd4>
  60:	b	dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xdc>
  64:	ldrh	w8, [x20, #18]
  68:	cmp	w8, #0x1a
  6c:	b.ne	dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xdc>  // b.any
  70:	ldr	w8, [x20, #20]
  74:	and	x8, x8, #0xfffffff
  78:	cbz	w8, 110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x110>
  7c:	mov	w9, #0x18                  	// #24
  80:	mneg	x9, x8, x9
  84:	add	x9, x20, x9
  88:	ldr	x10, [x9]
  8c:	cbz	x10, 9c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x9c>
  90:	ldrb	w11, [x10, #16]
  94:	cmp	w11, #0x11
  98:	b.cs	130 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x130>  // b.hs, b.nlast
  9c:	ldr	x11, [x19]
  a0:	ldr	x11, [x11]
  a4:	cmp	x10, x11
  a8:	b.ne	dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xdc>  // b.any
  ac:	cmp	w8, #0x1
  b0:	b.ls	110 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x110>  // b.plast
  b4:	ldr	x1, [x9, #24]
  b8:	cbz	x1, c8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xc8>
  bc:	ldrb	w8, [x1, #16]
  c0:	cmp	w8, #0x11
  c4:	b.cs	130 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x130>  // b.hs, b.nlast
  c8:	add	x0, x19, #0x8
  cc:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  d0:	tbz	w0, #0, dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xdc>
  d4:	mov	w0, #0x1                   	// #1
  d8:	b	e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xe0>
  dc:	mov	w0, wzr
  e0:	ldp	x20, x19, [sp, #32]
  e4:	ldp	x29, x30, [sp, #16]
  e8:	add	sp, sp, #0x30
  ec:	ret
  f0:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  f4:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  f8:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  fc:	add	x0, x0, #0x0
 100:	add	x1, x1, #0x0
 104:	add	x3, x3, #0x0
 108:	mov	w2, #0x108                 	// #264
 10c:	bl	0 <__assert_fail>
 110:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 114:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 118:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 11c:	add	x0, x0, #0x0
 120:	add	x1, x1, #0x0
 124:	add	x3, x3, #0x0
 128:	mov	w2, #0x4fa                 	// #1274
 12c:	bl	0 <__assert_fail>
 130:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 134:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 138:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 13c:	add	x0, x0, #0x0
 140:	add	x1, x1, #0x0
 144:	add	x3, x3, #0x0
 148:	mov	w2, #0x134                 	// #308
 14c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EEC2ERKS6_RKSA_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EEC2ERKS6_RKSA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x1]
  10:	mov	x19, x0
  14:	mov	x20, x2
  18:	str	x8, [x0], #8
  1c:	ldr	w8, [x1, #16]
  20:	add	x1, x1, #0x8
  24:	cmp	w8, #0x40
  28:	str	w8, [x19, #16]
  2c:	b.hi	3c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EEC2ERKS6_RKSA_+0x3c>  // b.pmore
  30:	ldr	x8, [x1]
  34:	str	x8, [x0]
  38:	b	40 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EEC2ERKS6_RKSA_+0x40>
  3c:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
  40:	ldr	x8, [x20]
  44:	add	x0, x19, #0x20
  48:	add	x1, x20, #0x8
  4c:	str	x8, [x19, #24]
  50:	ldr	w8, [x20, #16]
  54:	cmp	w8, #0x40
  58:	str	w8, [x19, #40]
  5c:	b.hi	6c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EEC2ERKS6_RKSA_+0x6c>  // b.pmore
  60:	ldr	x8, [x1]
  64:	str	x8, [x0]
  68:	b	70 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EEC2ERKS6_RKSA_+0x70>
  6c:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
  70:	ldr	w8, [x20, #32]
  74:	add	x0, x19, #0x30
  78:	add	x1, x20, #0x18
  7c:	cmp	w8, #0x40
  80:	str	w8, [x19, #56]
  84:	b.hi	9c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EEC2ERKS6_RKSA_+0x9c>  // b.pmore
  88:	ldr	x8, [x1]
  8c:	str	x8, [x0]
  90:	ldp	x20, x19, [sp, #16]
  94:	ldp	x29, x30, [sp], #32
  98:	ret
  9c:	ldp	x20, x19, [sp, #16]
  a0:	ldp	x29, x30, [sp], #32
  a4:	b	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EEC2ERKS6_RKS5_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EEC2ERKS6_RKS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x1]
  10:	mov	x20, x0
  14:	mov	x19, x2
  18:	str	x8, [x0], #8
  1c:	ldr	w8, [x1, #16]
  20:	add	x1, x1, #0x8
  24:	cmp	w8, #0x40
  28:	str	w8, [x20, #16]
  2c:	b.hi	3c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EEC2ERKS6_RKS5_+0x3c>  // b.pmore
  30:	ldr	x8, [x1]
  34:	str	x8, [x0]
  38:	b	40 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EEC2ERKS6_RKS5_+0x40>
  3c:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
  40:	ldr	w8, [x19, #8]
  44:	add	x0, x20, #0x18
  48:	cmp	w8, #0x40
  4c:	str	w8, [x20, #32]
  50:	b.hi	68 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EEC2ERKS6_RKS5_+0x68>  // b.pmore
  54:	ldr	x8, [x19]
  58:	str	x8, [x0]
  5c:	ldp	x20, x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #32
  64:	ret
  68:	mov	x1, x19
  6c:	ldp	x20, x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldrb	w8, [x1, #16]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	cmp	w8, #0x5
  20:	b.eq	70 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_+0x70>  // b.none
  24:	cmp	w8, #0x27
  28:	b.ne	ec <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_+0xec>  // b.any
  2c:	add	x0, sp, #0x8
  30:	str	x20, [sp, #8]
  34:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
  38:	tbz	w0, #0, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_+0x100>
  3c:	ldur	x8, [x20, #-48]
  40:	cbz	x8, 54 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_+0x54>
  44:	ldr	x9, [x19]
  48:	str	x8, [x9]
  4c:	ldur	x8, [x20, #-24]
  50:	cbnz	x8, dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_+0xdc>
  54:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
  58:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
  5c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
  60:	add	x0, x0, #0x0
  64:	add	x1, x1, #0x0
  68:	add	x3, x3, #0x0
  6c:	b	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_+0x158>
  70:	ldrh	w8, [x20, #18]
  74:	cmp	w8, #0xf
  78:	b.ne	ec <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_+0xec>  // b.any
  7c:	ldr	w8, [x20, #20]
  80:	and	x8, x8, #0xfffffff
  84:	cbz	w8, 120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_+0x120>
  88:	mov	w9, #0x18                  	// #24
  8c:	mneg	x8, x8, x9
  90:	ldr	x8, [x20, x8]
  94:	cbz	x8, 140 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_+0x140>
  98:	ldrb	w9, [x8, #16]
  9c:	cmp	w9, #0x11
  a0:	b.cs	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_+0x160>  // b.hs, b.nlast
  a4:	ldr	x9, [x19]
  a8:	str	x8, [x9]
  ac:	ldr	w8, [x20, #20]
  b0:	and	x8, x8, #0xfffffff
  b4:	cmp	w8, #0x1
  b8:	b.ls	120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_+0x120>  // b.plast
  bc:	mov	w9, #0x18                  	// #24
  c0:	mneg	x8, x8, x9
  c4:	add	x8, x20, x8
  c8:	ldr	x8, [x8, #24]
  cc:	cbz	x8, 140 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_+0x140>
  d0:	ldrb	w9, [x8, #16]
  d4:	cmp	w9, #0x11
  d8:	b.cs	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_+0x160>  // b.hs, b.nlast
  dc:	ldr	x9, [x19, #8]
  e0:	mov	w0, #0x1                   	// #1
  e4:	str	x8, [x9]
  e8:	b	f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_+0xf0>
  ec:	mov	w0, wzr
  f0:	ldp	x20, x19, [sp, #32]
  f4:	ldp	x29, x30, [sp, #16]
  f8:	add	sp, sp, #0x30
  fc:	ret
 100:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
 104:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
 108:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
 10c:	add	x0, x0, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x3, x3, #0x0
 118:	mov	w2, #0x108                 	// #264
 11c:	bl	0 <__assert_fail>
 120:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
 124:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
 128:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
 12c:	add	x0, x0, #0x0
 130:	add	x1, x1, #0x0
 134:	add	x3, x3, #0x0
 138:	mov	w2, #0x4fa                 	// #1274
 13c:	bl	0 <__assert_fail>
 140:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
 144:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
 148:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
 14c:	add	x0, x0, #0x0
 150:	add	x1, x1, #0x0
 154:	add	x3, x3, #0x0
 158:	mov	w2, #0x69                  	// #105
 15c:	bl	0 <__assert_fail>
 160:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
 164:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
 168:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
 16c:	add	x0, x0, #0x0
 170:	add	x1, x1, #0x0
 174:	add	x3, x3, #0x0
 178:	mov	w2, #0x134                 	// #308
 17c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldrb	w8, [x1, #16]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	cmp	w8, #0x5
  20:	b.eq	60 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x60>  // b.none
  24:	cmp	w8, #0x34
  28:	b.ne	e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0xe4>  // b.any
  2c:	add	x0, sp, #0x8
  30:	str	x20, [sp, #8]
  34:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
  38:	tbz	w0, #0, f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0xf8>
  3c:	ldur	x1, [x20, #-48]
  40:	mov	x0, x19
  44:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
  48:	tbz	w0, #0, e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0xe4>
  4c:	ldur	x1, [x20, #-24]
  50:	add	x0, x19, #0x18
  54:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
  58:	tbnz	w0, #0, dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0xdc>
  5c:	b	e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0xe4>
  60:	ldrh	w8, [x20, #18]
  64:	cmp	w8, #0x1c
  68:	b.ne	e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0xe4>  // b.any
  6c:	ldr	w8, [x20, #20]
  70:	and	x8, x8, #0xfffffff
  74:	cbz	w8, 118 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x118>
  78:	mov	w9, #0x18                  	// #24
  7c:	mneg	x8, x8, x9
  80:	ldr	x1, [x20, x8]
  84:	cbz	x1, 94 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x94>
  88:	ldrb	w8, [x1, #16]
  8c:	cmp	w8, #0x11
  90:	b.cs	138 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x138>  // b.hs, b.nlast
  94:	mov	x0, x19
  98:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
  9c:	tbz	w0, #0, e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0xe4>
  a0:	ldr	w8, [x20, #20]
  a4:	and	x8, x8, #0xfffffff
  a8:	cmp	w8, #0x1
  ac:	b.ls	118 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x118>  // b.plast
  b0:	mov	w9, #0x18                  	// #24
  b4:	mneg	x8, x8, x9
  b8:	add	x8, x20, x8
  bc:	ldr	x1, [x8, #24]
  c0:	cbz	x1, d0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0xd0>
  c4:	ldrb	w8, [x1, #16]
  c8:	cmp	w8, #0x11
  cc:	b.cs	138 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x138>  // b.hs, b.nlast
  d0:	add	x0, x19, #0x18
  d4:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
  d8:	tbz	w0, #0, e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0xe4>
  dc:	mov	w0, #0x1                   	// #1
  e0:	b	e8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0xe8>
  e4:	mov	w0, wzr
  e8:	ldp	x20, x19, [sp, #32]
  ec:	ldp	x29, x30, [sp, #16]
  f0:	add	sp, sp, #0x30
  f4:	ret
  f8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
  fc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
 100:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
 104:	add	x0, x0, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x3, x3, #0x0
 110:	mov	w2, #0x108                 	// #264
 114:	bl	0 <__assert_fail>
 118:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
 11c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
 120:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x4fa                 	// #1274
 134:	bl	0 <__assert_fail>
 138:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
 13c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
 140:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
 144:	add	x0, x0, #0x0
 148:	add	x1, x1, #0x0
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x134                 	// #308
 154:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldrb	w8, [x1, #16]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	cmp	w8, #0x5
  20:	b.eq	60 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0x60>  // b.none
  24:	cmp	w8, #0x32
  28:	b.ne	d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0xd4>  // b.any
  2c:	add	x0, sp, #0x8
  30:	str	x20, [sp, #8]
  34:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>
  38:	tbz	w0, #0, e8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0xe8>
  3c:	ldur	x8, [x20, #-48]
  40:	ldr	x9, [x19]
  44:	cmp	x9, x8
  48:	b.ne	d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0xd4>  // b.any
  4c:	ldur	x1, [x20, #-24]
  50:	add	x0, x19, #0x8
  54:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>
  58:	tbnz	w0, #0, cc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0xcc>
  5c:	b	d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0xd4>
  60:	ldrh	w8, [x20, #18]
  64:	cmp	w8, #0x1a
  68:	b.ne	d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0xd4>  // b.any
  6c:	ldr	w8, [x20, #20]
  70:	and	x8, x8, #0xfffffff
  74:	cbz	w8, 108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0x108>
  78:	mov	w9, #0x18                  	// #24
  7c:	mneg	x9, x8, x9
  80:	add	x9, x20, x9
  84:	ldr	x10, [x9]
  88:	cbz	x10, 98 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0x98>
  8c:	ldrb	w11, [x10, #16]
  90:	cmp	w11, #0x11
  94:	b.cs	128 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0x128>  // b.hs, b.nlast
  98:	ldr	x11, [x19]
  9c:	cmp	x10, x11
  a0:	b.ne	d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0xd4>  // b.any
  a4:	cmp	w8, #0x1
  a8:	b.ls	108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0x108>  // b.plast
  ac:	ldr	x1, [x9, #24]
  b0:	cbz	x1, c0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0xc0>
  b4:	ldrb	w8, [x1, #16]
  b8:	cmp	w8, #0x11
  bc:	b.cs	128 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0x128>  // b.hs, b.nlast
  c0:	add	x0, x19, #0x8
  c4:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>
  c8:	tbz	w0, #0, d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0xd4>
  cc:	mov	w0, #0x1                   	// #1
  d0:	b	d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0xd8>
  d4:	mov	w0, wzr
  d8:	ldp	x20, x19, [sp, #32]
  dc:	ldp	x29, x30, [sp, #16]
  e0:	add	sp, sp, #0x30
  e4:	ret
  e8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>
  ec:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>
  f0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>
  f4:	add	x0, x0, #0x0
  f8:	add	x1, x1, #0x0
  fc:	add	x3, x3, #0x0
 100:	mov	w2, #0x108                 	// #264
 104:	bl	0 <__assert_fail>
 108:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>
 10c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>
 110:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>
 114:	add	x0, x0, #0x0
 118:	add	x1, x1, #0x0
 11c:	add	x3, x3, #0x0
 120:	mov	w2, #0x4fa                 	// #1274
 124:	bl	0 <__assert_fail>
 128:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>
 12c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>
 130:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>
 134:	add	x0, x0, #0x0
 138:	add	x1, x1, #0x0
 13c:	add	x3, x3, #0x0
 140:	mov	w2, #0x134                 	// #308
 144:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldrb	w8, [x1, #16]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	cmp	w8, #0x5
  20:	b.eq	60 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x60>  // b.none
  24:	cmp	w8, #0x32
  28:	b.ne	d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xd4>  // b.any
  2c:	add	x0, sp, #0x8
  30:	str	x20, [sp, #8]
  34:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  38:	tbz	w0, #0, e8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xe8>
  3c:	ldur	x8, [x20, #-48]
  40:	ldr	x9, [x19]
  44:	cmp	x9, x8
  48:	b.ne	d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xd4>  // b.any
  4c:	ldur	x1, [x20, #-24]
  50:	add	x0, x19, #0x8
  54:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  58:	tbnz	w0, #0, cc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xcc>
  5c:	b	d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xd4>
  60:	ldrh	w8, [x20, #18]
  64:	cmp	w8, #0x1a
  68:	b.ne	d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xd4>  // b.any
  6c:	ldr	w8, [x20, #20]
  70:	and	x8, x8, #0xfffffff
  74:	cbz	w8, 108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x108>
  78:	mov	w9, #0x18                  	// #24
  7c:	mneg	x9, x8, x9
  80:	add	x9, x20, x9
  84:	ldr	x10, [x9]
  88:	cbz	x10, 98 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x98>
  8c:	ldrb	w11, [x10, #16]
  90:	cmp	w11, #0x11
  94:	b.cs	128 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x128>  // b.hs, b.nlast
  98:	ldr	x11, [x19]
  9c:	cmp	x10, x11
  a0:	b.ne	d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xd4>  // b.any
  a4:	cmp	w8, #0x1
  a8:	b.ls	108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x108>  // b.plast
  ac:	ldr	x1, [x9, #24]
  b0:	cbz	x1, c0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xc0>
  b4:	ldrb	w8, [x1, #16]
  b8:	cmp	w8, #0x11
  bc:	b.cs	128 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x128>  // b.hs, b.nlast
  c0:	add	x0, x19, #0x8
  c4:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  c8:	tbz	w0, #0, d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xd4>
  cc:	mov	w0, #0x1                   	// #1
  d0:	b	d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xd8>
  d4:	mov	w0, wzr
  d8:	ldp	x20, x19, [sp, #32]
  dc:	ldp	x29, x30, [sp, #16]
  e0:	add	sp, sp, #0x30
  e4:	ret
  e8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  ec:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  f0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  f4:	add	x0, x0, #0x0
  f8:	add	x1, x1, #0x0
  fc:	add	x3, x3, #0x0
 100:	mov	w2, #0x108                 	// #264
 104:	bl	0 <__assert_fail>
 108:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 10c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 110:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 114:	add	x0, x0, #0x0
 118:	add	x1, x1, #0x0
 11c:	add	x3, x3, #0x0
 120:	mov	w2, #0x4fa                 	// #1274
 124:	bl	0 <__assert_fail>
 128:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 12c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 130:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 134:	add	x0, x0, #0x0
 138:	add	x1, x1, #0x0
 13c:	add	x3, x3, #0x0
 140:	mov	w2, #0x134                 	// #308
 144:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EEC2ERKS4_RKS3_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EEC2ERKS4_RKS3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x1]
  10:	mov	x20, x0
  14:	mov	x19, x2
  18:	str	x8, [x0], #8
  1c:	ldr	w8, [x1, #16]
  20:	add	x1, x1, #0x8
  24:	cmp	w8, #0x40
  28:	str	w8, [x20, #16]
  2c:	b.hi	3c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EEC2ERKS4_RKS3_+0x3c>  // b.pmore
  30:	ldr	x8, [x1]
  34:	str	x8, [x0]
  38:	b	40 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EEC2ERKS4_RKS3_+0x40>
  3c:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
  40:	ldr	w8, [x19, #8]
  44:	add	x0, x20, #0x18
  48:	cmp	w8, #0x40
  4c:	str	w8, [x20, #32]
  50:	b.hi	68 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EEC2ERKS4_RKS3_+0x68>  // b.pmore
  54:	ldr	x8, [x19]
  58:	str	x8, [x0]
  5c:	ldp	x20, x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #32
  64:	ret
  68:	mov	x1, x19
  6c:	ldp	x20, x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>

Disassembly of section .text._ZN4llvm15SmallPtrSetImplIPvE6insertES1_:

0000000000000000 <_ZN4llvm15SmallPtrSetImplIPvE6insertES1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #32]
   8:	str	x21, [sp, #48]
   c:	stp	x20, x19, [sp, #64]
  10:	add	x29, sp, #0x20
  14:	mov	x19, x0
  18:	mov	x20, x8
  1c:	bl	0 <_ZN4llvm15SmallPtrSetImplIPvE6insertES1_>
  20:	ldp	x9, x8, [x19, #8]
  24:	mov	w10, #0x18                  	// #24
  28:	mov	w11, #0x1c                  	// #28
  2c:	mov	x21, x1
  30:	cmp	x8, x9
  34:	csel	x9, x11, x10, eq  // eq = none
  38:	ldr	w9, [x19, x9]
  3c:	add	x8, x8, x9, lsl #3
  40:	stp	x0, x8, [sp]
  44:	mov	x0, sp
  48:	bl	0 <_ZN4llvm15SmallPtrSetImplIPvE6insertES1_>
  4c:	ldr	x8, [x19]
  50:	strb	w21, [x20, #32]
  54:	ldr	x21, [sp, #48]
  58:	ldp	x29, x30, [sp, #32]
  5c:	stp	x19, x8, [sp, #16]
  60:	ldp	q1, q0, [sp]
  64:	stp	q1, q0, [x20]
  68:	ldp	x20, x19, [sp, #64]
  6c:	add	sp, sp, #0x50
  70:	ret

Disassembly of section .text._ZN4llvm19SmallPtrSetImplBase10insert_impEPKv:

0000000000000000 <_ZN4llvm19SmallPtrSetImplBase10insert_impEPKv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldp	x12, x9, [x0, #8]
   c:	mov	x8, x0
  10:	cmp	x9, x12
  14:	b.eq	34 <_ZN4llvm19SmallPtrSetImplBase10insert_impEPKv+0x34>  // b.none
  18:	mov	x0, x8
  1c:	bl	0 <_ZN4llvm19SmallPtrSetImplBase14insert_imp_bigEPKv>
  20:	and	x11, x1, #0xffffffffffffff00
  24:	and	x8, x1, #0xff
  28:	orr	x1, x11, x8
  2c:	ldp	x29, x30, [sp], #16
  30:	ret
  34:	ldr	w10, [x8, #28]
  38:	cbz	w10, 98 <_ZN4llvm19SmallPtrSetImplBase10insert_impEPKv+0x98>
  3c:	mov	x0, xzr
  40:	add	x13, x9, #0x8
  44:	lsl	x11, x10, #3
  48:	mov	x14, x13
  4c:	ldur	x13, [x13, #-8]
  50:	cmp	x13, x1
  54:	b.eq	cc <_ZN4llvm19SmallPtrSetImplBase10insert_impEPKv+0xcc>  // b.none
  58:	cmn	x13, #0x2
  5c:	csel	x0, x12, x0, eq  // eq = none
  60:	subs	x11, x11, #0x8
  64:	add	x13, x14, #0x8
  68:	mov	x12, x14
  6c:	b.ne	48 <_ZN4llvm19SmallPtrSetImplBase10insert_impEPKv+0x48>  // b.any
  70:	cbz	x0, 98 <_ZN4llvm19SmallPtrSetImplBase10insert_impEPKv+0x98>
  74:	str	x1, [x0]
  78:	ldr	w9, [x8, #32]
  7c:	ldr	x10, [x8]
  80:	mov	x11, xzr
  84:	sub	w9, w9, #0x1
  88:	add	x10, x10, #0x1
  8c:	str	w9, [x8, #32]
  90:	str	x10, [x8]
  94:	b	c4 <_ZN4llvm19SmallPtrSetImplBase10insert_impEPKv+0xc4>
  98:	ldr	w11, [x8, #24]
  9c:	cmp	w10, w11
  a0:	b.cs	18 <_ZN4llvm19SmallPtrSetImplBase10insert_impEPKv+0x18>  // b.hs, b.nlast
  a4:	add	w12, w10, #0x1
  a8:	str	w12, [x8, #28]
  ac:	str	x1, [x9, x10, lsl #3]
  b0:	ldp	x9, x12, [x8]
  b4:	mov	x11, xzr
  b8:	add	x9, x9, #0x1
  bc:	add	x0, x12, x10, lsl #3
  c0:	str	x9, [x8]
  c4:	mov	w8, #0x1                   	// #1
  c8:	b	28 <_ZN4llvm19SmallPtrSetImplBase10insert_impEPKv+0x28>
  cc:	mov	x8, xzr
  d0:	mov	x11, xzr
  d4:	mov	x0, x12
  d8:	b	28 <_ZN4llvm19SmallPtrSetImplBase10insert_impEPKv+0x28>

Disassembly of section .text._ZN4llvm23SmallPtrSetIteratorImpl17AdvanceIfNotValidEv:

0000000000000000 <_ZN4llvm23SmallPtrSetIteratorImpl17AdvanceIfNotValidEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldp	x8, x9, [x0]
   c:	cmp	x8, x9
  10:	b.hi	3c <_ZN4llvm23SmallPtrSetIteratorImpl17AdvanceIfNotValidEv+0x3c>  // b.pmore
  14:	b.eq	34 <_ZN4llvm23SmallPtrSetIteratorImpl17AdvanceIfNotValidEv+0x34>  // b.none
  18:	ldr	x10, [x8]
  1c:	cmn	x10, #0x2
  20:	b.cc	34 <_ZN4llvm23SmallPtrSetIteratorImpl17AdvanceIfNotValidEv+0x34>  // b.lo, b.ul, b.last
  24:	add	x8, x8, #0x8
  28:	cmp	x9, x8
  2c:	str	x8, [x0]
  30:	b.ne	18 <_ZN4llvm23SmallPtrSetIteratorImpl17AdvanceIfNotValidEv+0x18>  // b.any
  34:	ldp	x29, x30, [sp], #16
  38:	ret
  3c:	adrp	x0, 0 <_ZN4llvm23SmallPtrSetIteratorImpl17AdvanceIfNotValidEv>
  40:	adrp	x1, 0 <_ZN4llvm23SmallPtrSetIteratorImpl17AdvanceIfNotValidEv>
  44:	adrp	x3, 0 <_ZN4llvm23SmallPtrSetIteratorImpl17AdvanceIfNotValidEv>
  48:	add	x0, x0, #0x0
  4c:	add	x1, x1, #0x0
  50:	add	x3, x3, #0x0
  54:	mov	w2, #0xf8                  	// #248
  58:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm4Pass16doInitializationERNS_6ModuleE:

0000000000000000 <_ZN4llvm4Pass16doInitializationERNS_6ModuleE>:
   0:	mov	w0, wzr
   4:	ret

Disassembly of section .text._ZN4llvm4Pass14doFinalizationERNS_6ModuleE:

0000000000000000 <_ZN4llvm4Pass14doFinalizationERNS_6ModuleE>:
   0:	mov	w0, wzr
   4:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKvLb1EE9push_backERKS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKvLb1EE9push_backERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	4c <_ZN4llvm23SmallVectorTemplateBaseIPKvLb1EE9push_backERKS2_+0x4c>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	ldr	x10, [x20]
  28:	str	x10, [x9, w8, uxtw #3]
  2c:	ldp	w8, w9, [x19, #8]
  30:	cmp	w8, w9
  34:	b.cs	68 <_ZN4llvm23SmallVectorTemplateBaseIPKvLb1EE9push_backERKS2_+0x68>  // b.hs, b.nlast
  38:	add	w8, w8, #0x1
  3c:	str	w8, [x19, #8]
  40:	ldp	x20, x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	ret
  4c:	add	x1, x19, #0x10
  50:	mov	w3, #0x8                   	// #8
  54:	mov	x0, x19
  58:	mov	x2, xzr
  5c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  60:	ldr	w8, [x19, #8]
  64:	b	20 <_ZN4llvm23SmallVectorTemplateBaseIPKvLb1EE9push_backERKS2_+0x20>
  68:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseIPKvLb1EE9push_backERKS2_>
  6c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseIPKvLb1EE9push_backERKS2_>
  70:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseIPKvLb1EE9push_backERKS2_>
  74:	add	x0, x0, #0x0
  78:	add	x1, x1, #0x0
  7c:	add	x3, x3, #0x0
  80:	mov	w2, #0x43                  	// #67
  84:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm4Pass11getAnalysisINS_28TargetLibraryInfoWrapperPassEEERT_v:

0000000000000000 <_ZNK4llvm4Pass11getAnalysisINS_28TargetLibraryInfoWrapperPassEEERT_v>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x8, [x0, #8]
   c:	cbz	x8, 20 <_ZNK4llvm4Pass11getAnalysisINS_28TargetLibraryInfoWrapperPassEEERT_v+0x20>
  10:	adrp	x1, 0 <_ZN4llvm28TargetLibraryInfoWrapperPass2IDE>
  14:	ldr	x1, [x1]
  18:	ldp	x29, x30, [sp], #16
  1c:	b	0 <_ZNK4llvm4Pass11getAnalysisINS_28TargetLibraryInfoWrapperPassEEERT_v>
  20:	adrp	x0, 0 <_ZNK4llvm4Pass11getAnalysisINS_28TargetLibraryInfoWrapperPassEEERT_v>
  24:	adrp	x1, 0 <_ZNK4llvm4Pass11getAnalysisINS_28TargetLibraryInfoWrapperPassEEERT_v>
  28:	adrp	x3, 0 <_ZNK4llvm4Pass11getAnalysisINS_28TargetLibraryInfoWrapperPassEEERT_v>
  2c:	add	x0, x0, #0x0
  30:	add	x1, x1, #0x0
  34:	add	x3, x3, #0x0
  38:	mov	w2, #0xdd                  	// #221
  3c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE:

0000000000000000 <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE>:
   0:	sub	sp, sp, #0xc0
   4:	stp	x29, x30, [sp, #144]
   8:	str	x21, [sp, #160]
   c:	stp	x20, x19, [sp, #176]
  10:	add	x29, sp, #0x90
  14:	mov	x19, x1
  18:	mov	x20, x0
  1c:	add	x0, sp, #0x28
  20:	mov	w1, wzr
  24:	add	x21, sp, #0x28
  28:	bl	0 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEEC2Eb>
  2c:	add	x0, x20, #0x20
  30:	add	x8, sp, #0x8
  34:	add	x2, sp, #0x28
  38:	mov	x1, x19
  3c:	bl	0 <_ZN4llvm21TargetLibraryAnalysis3runERKNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
  40:	add	x19, x20, #0xf0
  44:	add	x1, sp, #0x8
  48:	mov	x0, x19
  4c:	bl	0 <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE>
  50:	ldr	x0, [sp, #16]
  54:	bl	0 <free>
  58:	ldrb	w8, [x20, #272]
  5c:	cbz	w8, b8 <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE+0xb8>
  60:	ldr	x0, [sp, #112]
  64:	bl	0 <_ZdlPv>
  68:	ldr	x8, [sp, #104]
  6c:	add	x0, x21, #0x20
  70:	add	x8, x8, #0x1
  74:	str	x8, [sp, #104]
  78:	bl	0 <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE>
  7c:	ldr	x0, [sp, #80]
  80:	bl	0 <_ZdlPv>
  84:	ldr	x8, [sp, #72]
  88:	add	x0, sp, #0x28
  8c:	add	x8, x8, #0x1
  90:	str	x8, [sp, #72]
  94:	bl	0 <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE>
  98:	ldr	x0, [sp, #48]
  9c:	bl	0 <_ZdlPv>
  a0:	mov	x0, x19
  a4:	ldp	x20, x19, [sp, #176]
  a8:	ldr	x21, [sp, #160]
  ac:	ldp	x29, x30, [sp, #144]
  b0:	add	sp, sp, #0xc0
  b4:	ret
  b8:	adrp	x0, 0 <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE>
  bc:	adrp	x1, 0 <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE>
  c0:	adrp	x3, 0 <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE>
  c4:	add	x0, x0, #0x0
  c8:	add	x1, x1, #0x0
  cc:	add	x3, x3, #0x0
  d0:	mov	w2, #0x49                  	// #73
  d4:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm4Pass11getAnalysisINS_24DominatorTreeWrapperPassEEERT_v:

0000000000000000 <_ZNK4llvm4Pass11getAnalysisINS_24DominatorTreeWrapperPassEEERT_v>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x8, [x0, #8]
   c:	cbz	x8, 20 <_ZNK4llvm4Pass11getAnalysisINS_24DominatorTreeWrapperPassEEERT_v+0x20>
  10:	adrp	x1, 0 <_ZN4llvm24DominatorTreeWrapperPass2IDE>
  14:	ldr	x1, [x1]
  18:	ldp	x29, x30, [sp], #16
  1c:	b	0 <_ZNK4llvm4Pass11getAnalysisINS_24DominatorTreeWrapperPassEEERT_v>
  20:	adrp	x0, 0 <_ZNK4llvm4Pass11getAnalysisINS_24DominatorTreeWrapperPassEEERT_v>
  24:	adrp	x1, 0 <_ZNK4llvm4Pass11getAnalysisINS_24DominatorTreeWrapperPassEEERT_v>
  28:	adrp	x3, 0 <_ZNK4llvm4Pass11getAnalysisINS_24DominatorTreeWrapperPassEEERT_v>
  2c:	add	x0, x0, #0x0
  30:	add	x1, x1, #0x0
  34:	add	x3, x3, #0x0
  38:	mov	w2, #0xdd                  	// #221
  3c:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm4Pass13getAnalysisIDINS_28TargetLibraryInfoWrapperPassEEERT_PKv:

0000000000000000 <_ZNK4llvm4Pass13getAnalysisIDINS_28TargetLibraryInfoWrapperPassEEERT_PKv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	cbz	x1, 78 <_ZNK4llvm4Pass13getAnalysisIDINS_28TargetLibraryInfoWrapperPassEEERT_PKv+0x78>
   c:	ldr	x9, [x0, #8]
  10:	cbz	x9, 98 <_ZNK4llvm4Pass13getAnalysisIDINS_28TargetLibraryInfoWrapperPassEEERT_PKv+0x98>
  14:	ldr	x8, [x9]
  18:	ldr	x9, [x9, #8]
  1c:	cmp	x8, x9
  20:	b.eq	58 <_ZNK4llvm4Pass13getAnalysisIDINS_28TargetLibraryInfoWrapperPassEEERT_PKv+0x58>  // b.none
  24:	mov	x0, xzr
  28:	ldp	x10, x11, [x8]
  2c:	cmp	x10, x1
  30:	csel	x0, x11, x0, eq  // eq = none
  34:	b.eq	44 <_ZNK4llvm4Pass13getAnalysisIDINS_28TargetLibraryInfoWrapperPassEEERT_PKv+0x44>  // b.none
  38:	add	x8, x8, #0x10
  3c:	cmp	x8, x9
  40:	b.ne	28 <_ZNK4llvm4Pass13getAnalysisIDINS_28TargetLibraryInfoWrapperPassEEERT_PKv+0x28>  // b.any
  44:	cbz	x0, 58 <_ZNK4llvm4Pass13getAnalysisIDINS_28TargetLibraryInfoWrapperPassEEERT_PKv+0x58>
  48:	ldr	x8, [x0]
  4c:	ldr	x2, [x8, #96]
  50:	ldp	x29, x30, [sp], #16
  54:	br	x2
  58:	adrp	x0, 0 <_ZNK4llvm4Pass13getAnalysisIDINS_28TargetLibraryInfoWrapperPassEEERT_PKv>
  5c:	adrp	x1, 0 <_ZNK4llvm4Pass13getAnalysisIDINS_28TargetLibraryInfoWrapperPassEEERT_PKv>
  60:	adrp	x3, 0 <_ZNK4llvm4Pass13getAnalysisIDINS_28TargetLibraryInfoWrapperPassEEERT_PKv>
  64:	add	x0, x0, #0x0
  68:	add	x1, x1, #0x0
  6c:	add	x3, x3, #0x0
  70:	mov	w2, #0xeb                  	// #235
  74:	bl	0 <__assert_fail>
  78:	adrp	x0, 0 <_ZNK4llvm4Pass13getAnalysisIDINS_28TargetLibraryInfoWrapperPassEEERT_PKv>
  7c:	adrp	x1, 0 <_ZNK4llvm4Pass13getAnalysisIDINS_28TargetLibraryInfoWrapperPassEEERT_PKv>
  80:	adrp	x3, 0 <_ZNK4llvm4Pass13getAnalysisIDINS_28TargetLibraryInfoWrapperPassEEERT_PKv>
  84:	add	x0, x0, #0x0
  88:	add	x1, x1, #0x0
  8c:	add	x3, x3, #0x0
  90:	mov	w2, #0xe3                  	// #227
  94:	bl	0 <__assert_fail>
  98:	adrp	x0, 0 <_ZNK4llvm4Pass13getAnalysisIDINS_28TargetLibraryInfoWrapperPassEEERT_PKv>
  9c:	adrp	x1, 0 <_ZNK4llvm4Pass13getAnalysisIDINS_28TargetLibraryInfoWrapperPassEEERT_PKv>
  a0:	adrp	x3, 0 <_ZNK4llvm4Pass13getAnalysisIDINS_28TargetLibraryInfoWrapperPassEEERT_PKv>
  a4:	add	x0, x0, #0x0
  a8:	add	x1, x1, #0x0
  ac:	add	x3, x3, #0x0
  b0:	mov	w2, #0xe4                  	// #228
  b4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINS_17TargetLibraryInfoELb0EEaSEOS2_:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINS_17TargetLibraryInfoELb0EEaSEOS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x0, #32]
  10:	ldr	x9, [x1]
  14:	mov	x19, x0
  18:	str	x9, [x0]
  1c:	cbz	w8, 30 <_ZN4llvm15optional_detail15OptionalStorageINS_17TargetLibraryInfoELb0EEaSEOS2_+0x30>
  20:	add	x1, x1, #0x8
  24:	add	x0, x19, #0x8
  28:	bl	0 <_ZN4llvm15optional_detail15OptionalStorageINS_17TargetLibraryInfoELb0EEaSEOS2_>
  2c:	b	44 <_ZN4llvm15optional_detail15OptionalStorageINS_17TargetLibraryInfoELb0EEaSEOS2_+0x44>
  30:	add	x0, x19, #0x8
  34:	add	x1, x1, #0x8
  38:	bl	0 <_ZN4llvm15optional_detail15OptionalStorageINS_17TargetLibraryInfoELb0EEaSEOS2_>
  3c:	mov	w8, #0x1                   	// #1
  40:	strb	w8, [x19, #32]
  44:	mov	x0, x19
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZN4llvm9BitVectoraSERKS0_:

0000000000000000 <_ZN4llvm9BitVectoraSERKS0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x19, x0
  18:	cmp	x0, x1
  1c:	b.eq	a8 <_ZN4llvm9BitVectoraSERKS0_+0xa8>  // b.none
  20:	ldr	w8, [x1, #16]
  24:	ldr	x9, [x19, #8]
  28:	mov	x20, x1
  2c:	add	w10, w8, #0x3f
  30:	cmp	x8, x9, lsl #6
  34:	lsr	w23, w10, #6
  38:	str	w8, [x19, #16]
  3c:	b.ls	88 <_ZN4llvm9BitVectoraSERKS0_+0x88>  // b.plast
  40:	cbz	w23, c0 <_ZN4llvm9BitVectoraSERKS0_+0xc0>
  44:	lsl	x22, x23, #3
  48:	mov	x0, x22
  4c:	bl	0 <malloc>
  50:	mov	x21, x0
  54:	cbnz	x0, 68 <_ZN4llvm9BitVectoraSERKS0_+0x68>
  58:	adrp	x0, 0 <_ZN4llvm9BitVectoraSERKS0_>
  5c:	add	x0, x0, #0x0
  60:	mov	w1, #0x1                   	// #1
  64:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  68:	ldr	x1, [x20]
  6c:	mov	x0, x21
  70:	mov	x2, x22
  74:	bl	0 <memcpy>
  78:	ldr	x0, [x19]
  7c:	bl	0 <free>
  80:	stp	x21, x23, [x19]
  84:	b	a8 <_ZN4llvm9BitVectoraSERKS0_+0xa8>
  88:	cbz	w8, 9c <_ZN4llvm9BitVectoraSERKS0_+0x9c>
  8c:	ldr	x0, [x19]
  90:	ldr	x1, [x20]
  94:	lsl	w2, w23, #3
  98:	bl	0 <memcpy>
  9c:	mov	x0, x19
  a0:	mov	w1, wzr
  a4:	bl	0 <_ZN4llvm9BitVectoraSERKS0_>
  a8:	mov	x0, x19
  ac:	ldp	x20, x19, [sp, #48]
  b0:	ldp	x22, x21, [sp, #32]
  b4:	ldr	x23, [sp, #16]
  b8:	ldp	x29, x30, [sp], #64
  bc:	ret
  c0:	adrp	x0, 0 <_ZN4llvm9BitVectoraSERKS0_>
  c4:	adrp	x1, 0 <_ZN4llvm9BitVectoraSERKS0_>
  c8:	adrp	x3, 0 <_ZN4llvm9BitVectoraSERKS0_>
  cc:	add	x0, x0, #0x0
  d0:	add	x1, x1, #0x0
  d4:	add	x3, x3, #0x0
  d8:	mov	w2, #0x2dc                 	// #732
  dc:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm9BitVector15set_unused_bitsEb:

0000000000000000 <_ZN4llvm9BitVector15set_unused_bitsEb>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	w8, [x0, #16]
  14:	ldr	x9, [x0, #8]
  18:	mov	x19, x0
  1c:	mov	w20, w1
  20:	add	w10, w8, #0x3f
  24:	lsr	w21, w10, #6
  28:	subs	x9, x9, x21
  2c:	b.ls	4c <_ZN4llvm9BitVector15set_unused_bitsEb+0x4c>  // b.plast
  30:	b.eq	4c <_ZN4llvm9BitVector15set_unused_bitsEb+0x4c>  // b.none
  34:	ldr	x8, [x19]
  38:	lsl	x2, x9, #3
  3c:	sbfx	w1, w20, #0, #1
  40:	add	x0, x8, x21, lsl #3
  44:	bl	0 <memset>
  48:	ldr	w8, [x19, #16]
  4c:	ands	w8, w8, #0x3f
  50:	b.eq	94 <_ZN4llvm9BitVector15set_unused_bitsEb+0x94>  // b.none
  54:	ldr	x10, [x19, #8]
  58:	mov	x9, #0xffffffffffffffff    	// #-1
  5c:	lsl	x9, x9, x8
  60:	sub	w8, w21, #0x1
  64:	cmp	x10, x8
  68:	tbz	w20, #0, 80 <_ZN4llvm9BitVector15set_unused_bitsEb+0x80>
  6c:	b.ls	a4 <_ZN4llvm9BitVector15set_unused_bitsEb+0xa4>  // b.plast
  70:	ldr	x10, [x19]
  74:	ldr	x11, [x10, x8, lsl #3]
  78:	orr	x9, x11, x9
  7c:	b	90 <_ZN4llvm9BitVector15set_unused_bitsEb+0x90>
  80:	b.ls	a4 <_ZN4llvm9BitVector15set_unused_bitsEb+0xa4>  // b.plast
  84:	ldr	x10, [x19]
  88:	ldr	x11, [x10, x8, lsl #3]
  8c:	bic	x9, x11, x9
  90:	str	x9, [x10, x8, lsl #3]
  94:	ldp	x20, x19, [sp, #32]
  98:	ldr	x21, [sp, #16]
  9c:	ldp	x29, x30, [sp], #48
  a0:	ret
  a4:	adrp	x0, 0 <_ZN4llvm9BitVector15set_unused_bitsEb>
  a8:	adrp	x1, 0 <_ZN4llvm9BitVector15set_unused_bitsEb>
  ac:	adrp	x3, 0 <_ZN4llvm9BitVector15set_unused_bitsEb>
  b0:	add	x0, x0, #0x0
  b4:	add	x1, x1, #0x0
  b8:	add	x3, x3, #0x0
  bc:	mov	w2, #0x1ab                 	// #427
  c0:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm9BitVectorC2ERKS0_:

0000000000000000 <_ZN4llvm9BitVectorC2ERKS0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	stp	xzr, xzr, [x0]
  14:	ldr	w8, [x1, #16]
  18:	mov	x19, x0
  1c:	str	w8, [x0, #16]
  20:	cbz	w8, 60 <_ZN4llvm9BitVectorC2ERKS0_+0x60>
  24:	ldr	w8, [x1, #16]
  28:	mov	x20, x1
  2c:	add	w8, w8, #0x3f
  30:	lsr	w22, w8, #6
  34:	lsl	x21, x22, #3
  38:	mov	x0, x21
  3c:	bl	0 <malloc>
  40:	cbnz	x0, 80 <_ZN4llvm9BitVectorC2ERKS0_+0x80>
  44:	cbz	w22, 74 <_ZN4llvm9BitVectorC2ERKS0_+0x74>
  48:	adrp	x0, 0 <_ZN4llvm9BitVectorC2ERKS0_>
  4c:	add	x0, x0, #0x0
  50:	mov	w1, #0x1                   	// #1
  54:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  58:	mov	x0, xzr
  5c:	b	80 <_ZN4llvm9BitVectorC2ERKS0_+0x80>
  60:	stp	xzr, xzr, [x19]
  64:	ldp	x20, x19, [sp, #32]
  68:	ldp	x22, x21, [sp, #16]
  6c:	ldp	x29, x30, [sp], #48
  70:	ret
  74:	mov	w0, #0x1                   	// #1
  78:	bl	0 <malloc>
  7c:	cbz	x0, 48 <_ZN4llvm9BitVectorC2ERKS0_+0x48>
  80:	stp	x0, x22, [x19]
  84:	ldr	x1, [x20]
  88:	mov	x2, x21
  8c:	ldp	x20, x19, [sp, #32]
  90:	ldp	x22, x21, [sp, #16]
  94:	ldp	x29, x30, [sp], #48
  98:	b	0 <memcpy>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_8FunctionENSt7__cxx114listISt4pairIPNS_11AnalysisKeyESt10unique_ptrINS_6detail21AnalysisResultConceptIS2_NS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEEESt14default_deleteISG_EEESaISK_EEENS_12DenseMapInfoIS3_EENSA_12DenseMapPairIS3_SM_EEEES3_SM_SO_SQ_E10destroyAllEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_8FunctionENSt7__cxx114listISt4pairIPNS_11AnalysisKeyESt10unique_ptrINS_6detail21AnalysisResultConceptIS2_NS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEEESt14default_deleteISG_EEESaISK_EEENS_12DenseMapInfoIS3_EENSA_12DenseMapPairIS3_SM_EEEES3_SM_SO_SQ_E10destroyAllEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	w8, [x0, #24]
  10:	cbz	w8, 44 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_8FunctionENSt7__cxx114listISt4pairIPNS_11AnalysisKeyESt10unique_ptrINS_6detail21AnalysisResultConceptIS2_NS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEEESt14default_deleteISG_EEESaISK_EEENS_12DenseMapInfoIS3_EENSA_12DenseMapPairIS3_SM_EEEES3_SM_SO_SQ_E10destroyAllEv+0x44>
  14:	ldr	x9, [x0, #8]
  18:	lsl	x20, x8, #5
  1c:	add	x19, x9, #0x8
  20:	ldur	x8, [x19, #-8]
  24:	orr	x8, x8, #0x8
  28:	cmn	x8, #0x8
  2c:	b.eq	38 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_8FunctionENSt7__cxx114listISt4pairIPNS_11AnalysisKeyESt10unique_ptrINS_6detail21AnalysisResultConceptIS2_NS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEEESt14default_deleteISG_EEESaISK_EEENS_12DenseMapInfoIS3_EENSA_12DenseMapPairIS3_SM_EEEES3_SM_SO_SQ_E10destroyAllEv+0x38>  // b.none
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_8FunctionENSt7__cxx114listISt4pairIPNS_11AnalysisKeyESt10unique_ptrINS_6detail21AnalysisResultConceptIS2_NS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEEESt14default_deleteISG_EEESaISK_EEENS_12DenseMapInfoIS3_EENSA_12DenseMapPairIS3_SM_EEEES3_SM_SO_SQ_E10destroyAllEv>
  38:	subs	x20, x20, #0x20
  3c:	add	x19, x19, #0x20
  40:	b.ne	20 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_8FunctionENSt7__cxx114listISt4pairIPNS_11AnalysisKeyESt10unique_ptrINS_6detail21AnalysisResultConceptIS2_NS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEEESt14default_deleteISG_EEESaISK_EEENS_12DenseMapInfoIS3_EENSA_12DenseMapPairIS3_SM_EEEES3_SM_SO_SQ_E10destroyAllEv+0x20>  // b.any
  44:	ldp	x20, x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZNSt7__cxx1110_List_baseISt4pairIPN4llvm11AnalysisKeyESt10unique_ptrINS2_6detail21AnalysisResultConceptINS2_8FunctionENS2_17PreservedAnalysesENS2_15AnalysisManagerIS8_JEE11InvalidatorEEESt14default_deleteISD_EEESaISH_EE8_M_clearEv:

0000000000000000 <_ZNSt7__cxx1110_List_baseISt4pairIPN4llvm11AnalysisKeyESt10unique_ptrINS2_6detail21AnalysisResultConceptINS2_8FunctionENS2_17PreservedAnalysesENS2_15AnalysisManagerIS8_JEE11InvalidatorEEESt14default_deleteISD_EEESaISH_EE8_M_clearEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	x20, [x0]
  14:	cmp	x20, x0
  18:	b.eq	50 <_ZNSt7__cxx1110_List_baseISt4pairIPN4llvm11AnalysisKeyESt10unique_ptrINS2_6detail21AnalysisResultConceptINS2_8FunctionENS2_17PreservedAnalysesENS2_15AnalysisManagerIS8_JEE11InvalidatorEEESt14default_deleteISD_EEESaISH_EE8_M_clearEv+0x50>  // b.none
  1c:	mov	x19, x0
  20:	ldr	x0, [x20, #24]
  24:	ldr	x21, [x20]
  28:	cbz	x0, 38 <_ZNSt7__cxx1110_List_baseISt4pairIPN4llvm11AnalysisKeyESt10unique_ptrINS2_6detail21AnalysisResultConceptINS2_8FunctionENS2_17PreservedAnalysesENS2_15AnalysisManagerIS8_JEE11InvalidatorEEESt14default_deleteISD_EEESaISH_EE8_M_clearEv+0x38>
  2c:	ldr	x8, [x0]
  30:	ldr	x8, [x8, #8]
  34:	blr	x8
  38:	mov	x0, x20
  3c:	str	xzr, [x20, #24]
  40:	bl	0 <_ZdlPv>
  44:	cmp	x21, x19
  48:	mov	x20, x21
  4c:	b.ne	20 <_ZNSt7__cxx1110_List_baseISt4pairIPN4llvm11AnalysisKeyESt10unique_ptrINS2_6detail21AnalysisResultConceptINS2_8FunctionENS2_17PreservedAnalysesENS2_15AnalysisManagerIS8_JEE11InvalidatorEEESt14default_deleteISD_EEESaISH_EE8_M_clearEv+0x20>  // b.any
  50:	ldp	x20, x19, [sp, #32]
  54:	ldr	x21, [sp, #16]
  58:	ldp	x29, x30, [sp], #48
  5c:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E10destroyAllEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E10destroyAllEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	w8, [x0, #24]
  10:	cbz	w8, 54 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E10destroyAllEv+0x54>
  14:	ldr	x9, [x0, #8]
  18:	lsl	x19, x8, #4
  1c:	add	x20, x9, #0x8
  20:	ldur	x8, [x20, #-8]
  24:	orr	x8, x8, #0x8
  28:	cmn	x8, #0x8
  2c:	b.eq	48 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E10destroyAllEv+0x48>  // b.none
  30:	ldr	x0, [x20]
  34:	cbz	x0, 44 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E10destroyAllEv+0x44>
  38:	ldr	x8, [x0]
  3c:	ldr	x8, [x8, #8]
  40:	blr	x8
  44:	str	xzr, [x20]
  48:	subs	x19, x19, #0x10
  4c:	add	x20, x20, #0x10
  50:	b.ne	20 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E10destroyAllEv+0x20>  // b.any
  54:	ldp	x20, x19, [sp, #16]
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

Disassembly of section .text._ZNK4llvm4Pass13getAnalysisIDINS_24DominatorTreeWrapperPassEEERT_PKv:

0000000000000000 <_ZNK4llvm4Pass13getAnalysisIDINS_24DominatorTreeWrapperPassEEERT_PKv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	cbz	x1, 78 <_ZNK4llvm4Pass13getAnalysisIDINS_24DominatorTreeWrapperPassEEERT_PKv+0x78>
   c:	ldr	x9, [x0, #8]
  10:	cbz	x9, 98 <_ZNK4llvm4Pass13getAnalysisIDINS_24DominatorTreeWrapperPassEEERT_PKv+0x98>
  14:	ldr	x8, [x9]
  18:	ldr	x9, [x9, #8]
  1c:	cmp	x8, x9
  20:	b.eq	58 <_ZNK4llvm4Pass13getAnalysisIDINS_24DominatorTreeWrapperPassEEERT_PKv+0x58>  // b.none
  24:	mov	x0, xzr
  28:	ldp	x10, x11, [x8]
  2c:	cmp	x10, x1
  30:	csel	x0, x11, x0, eq  // eq = none
  34:	b.eq	44 <_ZNK4llvm4Pass13getAnalysisIDINS_24DominatorTreeWrapperPassEEERT_PKv+0x44>  // b.none
  38:	add	x8, x8, #0x10
  3c:	cmp	x8, x9
  40:	b.ne	28 <_ZNK4llvm4Pass13getAnalysisIDINS_24DominatorTreeWrapperPassEEERT_PKv+0x28>  // b.any
  44:	cbz	x0, 58 <_ZNK4llvm4Pass13getAnalysisIDINS_24DominatorTreeWrapperPassEEERT_PKv+0x58>
  48:	ldr	x8, [x0]
  4c:	ldr	x2, [x8, #96]
  50:	ldp	x29, x30, [sp], #16
  54:	br	x2
  58:	adrp	x0, 0 <_ZNK4llvm4Pass13getAnalysisIDINS_24DominatorTreeWrapperPassEEERT_PKv>
  5c:	adrp	x1, 0 <_ZNK4llvm4Pass13getAnalysisIDINS_24DominatorTreeWrapperPassEEERT_PKv>
  60:	adrp	x3, 0 <_ZNK4llvm4Pass13getAnalysisIDINS_24DominatorTreeWrapperPassEEERT_PKv>
  64:	add	x0, x0, #0x0
  68:	add	x1, x1, #0x0
  6c:	add	x3, x3, #0x0
  70:	mov	w2, #0xeb                  	// #235
  74:	bl	0 <__assert_fail>
  78:	adrp	x0, 0 <_ZNK4llvm4Pass13getAnalysisIDINS_24DominatorTreeWrapperPassEEERT_PKv>
  7c:	adrp	x1, 0 <_ZNK4llvm4Pass13getAnalysisIDINS_24DominatorTreeWrapperPassEEERT_PKv>
  80:	adrp	x3, 0 <_ZNK4llvm4Pass13getAnalysisIDINS_24DominatorTreeWrapperPassEEERT_PKv>
  84:	add	x0, x0, #0x0
  88:	add	x1, x1, #0x0
  8c:	add	x3, x3, #0x0
  90:	mov	w2, #0xe3                  	// #227
  94:	bl	0 <__assert_fail>
  98:	adrp	x0, 0 <_ZNK4llvm4Pass13getAnalysisIDINS_24DominatorTreeWrapperPassEEERT_PKv>
  9c:	adrp	x1, 0 <_ZNK4llvm4Pass13getAnalysisIDINS_24DominatorTreeWrapperPassEEERT_PKv>
  a0:	adrp	x3, 0 <_ZNK4llvm4Pass13getAnalysisIDINS_24DominatorTreeWrapperPassEEERT_PKv>
  a4:	add	x0, x0, #0x0
  a8:	add	x1, x1, #0x0
  ac:	add	x3, x3, #0x0
  b0:	mov	w2, #0xe4                  	// #228
  b4:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E15LookupBucketForIPKS2_EEbRKT_RPKSJ_:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E15LookupBucketForIPKS2_EEbRKT_RPKSJ_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cbz	w8, 4c <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E15LookupBucketForIPKS2_EEbRKT_RPKSJ_+0x4c>
  10:	ldr	x9, [x1]
  14:	orr	x10, x9, #0x8
  18:	cmn	x10, #0x8
  1c:	b.eq	b0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E15LookupBucketForIPKS2_EEbRKT_RPKSJ_+0xb0>  // b.none
  20:	ldr	x10, [x0, #8]
  24:	ubfx	x11, x9, #4, #28
  28:	eor	w12, w11, w9, lsr #9
  2c:	sub	w11, w8, #0x1
  30:	and	w12, w12, w11
  34:	add	x8, x10, w12, uxtw #4
  38:	ldr	x14, [x8]
  3c:	cmp	x14, x9
  40:	b.ne	60 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E15LookupBucketForIPKS2_EEbRKT_RPKSJ_+0x60>  // b.any
  44:	mov	w0, #0x1                   	// #1
  48:	b	54 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E15LookupBucketForIPKS2_EEbRKT_RPKSJ_+0x54>
  4c:	mov	x8, xzr
  50:	mov	w0, wzr
  54:	str	x8, [x2]
  58:	ldp	x29, x30, [sp], #16
  5c:	ret
  60:	mov	x13, xzr
  64:	mov	w15, #0x1                   	// #1
  68:	mov	w0, #0x1                   	// #1
  6c:	cmn	x14, #0x8
  70:	b.eq	a0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E15LookupBucketForIPKS2_EEbRKT_RPKSJ_+0xa0>  // b.none
  74:	cmn	x14, #0x10
  78:	add	w12, w12, w15
  7c:	ccmp	x13, #0x0, #0x0, eq  // eq = none
  80:	and	w12, w12, w11
  84:	csel	x13, x13, x8, ne  // ne = any
  88:	add	x8, x10, w12, uxtw #4
  8c:	ldr	x14, [x8]
  90:	add	w15, w15, #0x1
  94:	cmp	x14, x9
  98:	b.eq	54 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E15LookupBucketForIPKS2_EEbRKT_RPKSJ_+0x54>  // b.none
  9c:	b	6c <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E15LookupBucketForIPKS2_EEbRKT_RPKSJ_+0x6c>
  a0:	cmp	x13, #0x0
  a4:	mov	w0, wzr
  a8:	csel	x8, x8, x13, eq  // eq = none
  ac:	b	54 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E15LookupBucketForIPKS2_EEbRKT_RPKSJ_+0x54>
  b0:	adrp	x0, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E15LookupBucketForIPKS2_EEbRKT_RPKSJ_>
  b4:	adrp	x1, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E15LookupBucketForIPKS2_EEbRKT_RPKSJ_>
  b8:	adrp	x3, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E15LookupBucketForIPKS2_EEbRKT_RPKSJ_>
  bc:	add	x0, x0, #0x0
  c0:	add	x1, x1, #0x0
  c4:	add	x3, x3, #0x0
  c8:	mov	w2, #0x252                 	// #594
  cc:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm17PreservedAnalyses11preserveSetEPNS_14AnalysisSetKeyE:

0000000000000000 <_ZN4llvm17PreservedAnalyses11preserveSetEPNS_14AnalysisSetKeyE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x20, x19, [sp, #64]
   c:	add	x29, sp, #0x30
  10:	ldp	w8, w9, [x0, #84]
  14:	mov	x19, x0
  18:	mov	x20, x1
  1c:	cmp	w8, w9
  20:	b.ne	38 <_ZN4llvm17PreservedAnalyses11preserveSetEPNS_14AnalysisSetKeyE+0x38>  // b.any
  24:	adrp	x1, 0 <_ZN4llvm17PreservedAnalyses14AllAnalysesKeyE>
  28:	ldr	x1, [x1]
  2c:	mov	x0, x19
  30:	bl	0 <_ZN4llvm17PreservedAnalyses11preserveSetEPNS_14AnalysisSetKeyE>
  34:	cbnz	w0, 48 <_ZN4llvm17PreservedAnalyses11preserveSetEPNS_14AnalysisSetKeyE+0x48>
  38:	add	x8, sp, #0x8
  3c:	mov	x0, x19
  40:	mov	x1, x20
  44:	bl	0 <_ZN4llvm17PreservedAnalyses11preserveSetEPNS_14AnalysisSetKeyE>
  48:	ldp	x20, x19, [sp, #64]
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x50
  54:	ret

Disassembly of section .text._ZNK4llvm15SmallPtrSetImplIPvE5countEPKv:

0000000000000000 <_ZNK4llvm15SmallPtrSetImplIPvE5countEPKv>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #64]
   8:	str	x19, [sp, #80]
   c:	add	x29, sp, #0x40
  10:	add	x8, sp, #0x20
  14:	mov	x19, x0
  18:	bl	0 <_ZNK4llvm15SmallPtrSetImplIPvE5countEPKv>
  1c:	ldp	x9, x8, [x19, #8]
  20:	mov	w10, #0x18                  	// #24
  24:	mov	w11, #0x1c                  	// #28
  28:	mov	x0, sp
  2c:	cmp	x8, x9
  30:	csel	x9, x11, x10, eq  // eq = none
  34:	ldr	w9, [x19, x9]
  38:	add	x8, x8, x9, lsl #3
  3c:	stp	x8, x8, [sp]
  40:	bl	0 <_ZNK4llvm15SmallPtrSetImplIPvE5countEPKv>
  44:	ldr	x8, [sp, #32]
  48:	ldr	x9, [sp]
  4c:	ldr	x19, [sp, #80]
  50:	ldp	x29, x30, [sp, #64]
  54:	cmp	x8, x9
  58:	cset	w0, ne  // ne = any
  5c:	add	sp, sp, #0x60
  60:	ret

Disassembly of section .text._ZNK4llvm15SmallPtrSetImplIPvE4findEPKv:

0000000000000000 <_ZNK4llvm15SmallPtrSetImplIPvE4findEPKv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	mov	x20, x8
  14:	bl	0 <_ZNK4llvm15SmallPtrSetImplIPvE4findEPKv>
  18:	ldp	x9, x8, [x19, #8]
  1c:	mov	w10, #0x18                  	// #24
  20:	mov	w11, #0x1c                  	// #28
  24:	cmp	x8, x9
  28:	csel	x9, x11, x10, eq  // eq = none
  2c:	ldr	w9, [x19, x9]
  30:	add	x8, x8, x9, lsl #3
  34:	stp	x0, x8, [x20]
  38:	mov	x0, x20
  3c:	bl	0 <_ZNK4llvm15SmallPtrSetImplIPvE4findEPKv>
  40:	ldr	x8, [x19]
  44:	stp	x19, x8, [x20, #16]
  48:	ldp	x20, x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZNK4llvm19SmallPtrSetImplBase8find_impEPKv:

0000000000000000 <_ZNK4llvm19SmallPtrSetImplBase8find_impEPKv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	x9, x8, [x0, #8]
  10:	mov	x20, x0
  14:	mov	x19, x1
  18:	cmp	x8, x9
  1c:	b.eq	58 <_ZNK4llvm19SmallPtrSetImplBase8find_impEPKv+0x58>  // b.none
  20:	mov	x0, x20
  24:	mov	x1, x19
  28:	bl	0 <_ZNK4llvm19SmallPtrSetImplBase13FindBucketForEPKv>
  2c:	ldr	x8, [x0]
  30:	cmp	x8, x19
  34:	b.eq	88 <_ZNK4llvm19SmallPtrSetImplBase8find_impEPKv+0x88>  // b.none
  38:	ldp	x9, x8, [x20, #8]
  3c:	mov	w10, #0x18                  	// #24
  40:	cmp	x8, x9
  44:	mov	w9, #0x1c                  	// #28
  48:	csel	x9, x9, x10, eq  // eq = none
  4c:	ldr	w9, [x20, x9]
  50:	add	x0, x8, x9, lsl #3
  54:	b	88 <_ZNK4llvm19SmallPtrSetImplBase8find_impEPKv+0x88>
  58:	ldr	w9, [x20, #28]
  5c:	add	x0, x8, x9, lsl #3
  60:	cbz	w9, 88 <_ZNK4llvm19SmallPtrSetImplBase8find_impEPKv+0x88>
  64:	lsl	x9, x9, #3
  68:	ldr	x10, [x8]
  6c:	cmp	x10, x19
  70:	b.eq	84 <_ZNK4llvm19SmallPtrSetImplBase8find_impEPKv+0x84>  // b.none
  74:	subs	x9, x9, #0x8
  78:	add	x8, x8, #0x8
  7c:	b.ne	68 <_ZNK4llvm19SmallPtrSetImplBase8find_impEPKv+0x68>  // b.any
  80:	b	88 <_ZNK4llvm19SmallPtrSetImplBase8find_impEPKv+0x88>
  84:	mov	x0, x8
  88:	ldp	x20, x19, [sp, #16]
  8c:	ldp	x29, x30, [sp], #32
  90:	ret

Disassembly of section .text._ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE:

0000000000000000 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x20, x19, [sp, #64]
   c:	add	x29, sp, #0x30
  10:	mov	x20, x0
  14:	add	x0, x0, #0x38
  18:	mov	x19, x1
  1c:	bl	0 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE>
  20:	ldp	w8, w9, [x20, #84]
  24:	cmp	w8, w9
  28:	b.ne	40 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE+0x40>  // b.any
  2c:	adrp	x1, 0 <_ZN4llvm17PreservedAnalyses14AllAnalysesKeyE>
  30:	ldr	x1, [x1]
  34:	mov	x0, x20
  38:	bl	0 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE>
  3c:	cbnz	w0, 50 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE+0x50>
  40:	add	x8, sp, #0x8
  44:	mov	x0, x20
  48:	mov	x1, x19
  4c:	bl	0 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE>
  50:	ldp	x20, x19, [sp, #64]
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x50
  5c:	ret

Disassembly of section .text._ZN4llvm19SmallPtrSetImplBase9erase_impEPKv:

0000000000000000 <_ZN4llvm19SmallPtrSetImplBase9erase_impEPKv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x20, x1
  10:	mov	x19, x0
  14:	bl	0 <_ZN4llvm19SmallPtrSetImplBase9erase_impEPKv>
  18:	ldp	x9, x8, [x19, #8]
  1c:	mov	w10, #0x18                  	// #24
  20:	cmp	x8, x9
  24:	mov	w9, #0x1c                  	// #28
  28:	csel	x9, x9, x10, eq  // eq = none
  2c:	ldr	w9, [x19, x9]
  30:	add	x8, x8, x9, lsl #3
  34:	cmp	x0, x8
  38:	b.eq	64 <_ZN4llvm19SmallPtrSetImplBase9erase_impEPKv+0x64>  // b.none
  3c:	ldr	x8, [x0]
  40:	cmp	x8, x20
  44:	b.ne	74 <_ZN4llvm19SmallPtrSetImplBase9erase_impEPKv+0x74>  // b.any
  48:	mov	x8, #0xfffffffffffffffe    	// #-2
  4c:	str	x8, [x0]
  50:	ldr	w8, [x19, #32]
  54:	mov	w0, #0x1                   	// #1
  58:	add	w8, w8, #0x1
  5c:	str	w8, [x19, #32]
  60:	b	68 <_ZN4llvm19SmallPtrSetImplBase9erase_impEPKv+0x68>
  64:	mov	w0, wzr
  68:	ldp	x20, x19, [sp, #16]
  6c:	ldp	x29, x30, [sp], #32
  70:	ret
  74:	adrp	x0, 0 <_ZN4llvm19SmallPtrSetImplBase9erase_impEPKv>
  78:	adrp	x1, 0 <_ZN4llvm19SmallPtrSetImplBase9erase_impEPKv>
  7c:	adrp	x3, 0 <_ZN4llvm19SmallPtrSetImplBase9erase_impEPKv>
  80:	add	x0, x0, #0x0
  84:	add	x1, x1, #0x0
  88:	add	x3, x3, #0x0
  8c:	mov	w2, #0xa7                  	// #167
  90:	bl	0 <__assert_fail>

Disassembly of section .text._ZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_:

0000000000000000 <_ZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, x0
  10:	stp	x1, x2, [sp]
  14:	adrp	x0, 0 <_ZSt15__once_callable>
  18:	ldr	x1, [x0]
  1c:	add	x0, x0, #0x0
  20:	blr	x1
  24:	mrs	x9, tpidr_el0
  28:	mov	x10, sp
  2c:	str	x10, [x9, x0]
  30:	adrp	x0, 0 <_ZSt11__once_call>
  34:	ldr	x1, [x0]
  38:	add	x0, x0, #0x0
  3c:	blr	x1
  40:	adrp	x11, 0 <__pthread_key_create>
  44:	ldr	x11, [x11]
  48:	adrp	x10, 0 <_ZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_>
  4c:	add	x10, x10, #0x0
  50:	str	x10, [x9, x0]
  54:	cbz	x11, 78 <_ZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_+0x78>
  58:	adrp	x1, 0 <__once_proxy>
  5c:	ldr	x1, [x1]
  60:	mov	x0, x8
  64:	bl	0 <pthread_once>
  68:	cbnz	w0, 7c <_ZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_+0x7c>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret
  78:	mov	w0, #0xffffffff            	// #-1
  7c:	bl	0 <_ZSt20__throw_system_errori>

Disassembly of section .text._ZZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_ENUlvE0_8__invokeEv:

0000000000000000 <_ZZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_ENUlvE0_8__invokeEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	adrp	x0, 0 <_ZSt15__once_callable>
   c:	ldr	x1, [x0]
  10:	add	x0, x0, #0x0
  14:	blr	x1
  18:	mrs	x8, tpidr_el0
  1c:	ldr	x8, [x8, x0]
  20:	ldp	x1, x9, [x8]
  24:	ldr	x0, [x9]
  28:	ldp	x29, x30, [sp], #16
  2c:	br	x1

TruncInstCombine.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>:
       0:	sub	sp, sp, #0x130
       4:	str	d8, [sp, #208]
       8:	stp	x29, x30, [sp, #224]
       c:	stp	x28, x25, [sp, #240]
      10:	stp	x24, x23, [sp, #256]
      14:	stp	x22, x21, [sp, #272]
      18:	stp	x20, x19, [sp, #288]
      1c:	add	x29, sp, #0xd0
      20:	adrp	x9, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
      24:	ldr	d0, [x9]
      28:	sub	x8, x29, #0x50
      2c:	add	x10, sp, #0x30
      30:	add	x20, x0, #0x50
      34:	mov	x19, x0
      38:	add	x8, x8, #0x10
      3c:	add	x9, x10, #0x10
      40:	mov	x0, x20
      44:	stur	x8, [x29, #-80]
      48:	str	x9, [sp, #48]
      4c:	stur	d0, [x29, #-72]
      50:	str	d0, [sp, #56]
      54:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
      58:	ldp	x8, x9, [x19, #112]
      5c:	cmp	x9, x8
      60:	b.eq	68 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x68>  // b.none
      64:	str	x8, [x19, #120]
      68:	ldr	x8, [x19, #72]
      6c:	sub	x0, x29, #0x50
      70:	add	x1, sp, #0x10
      74:	add	x21, sp, #0x10
      78:	ldur	x8, [x8, #-24]
      7c:	str	x8, [sp, #16]
      80:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
      84:	ldur	w8, [x29, #-72]
      88:	mov	w19, #0x1                   	// #1
      8c:	cbz	w8, 214 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x214>
      90:	adrp	x9, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
      94:	ldr	d8, [x9]
      98:	mov	w24, #0x8015                	// #32789
      9c:	add	x22, x21, #0x8
      a0:	add	x23, x21, #0x10
      a4:	movk	w24, #0x3, lsl #16
      a8:	ldur	x9, [x29, #-80]
      ac:	add	x9, x9, w8, uxtw #3
      b0:	ldur	x10, [x9, #-8]
      b4:	cbz	x10, 268 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x268>
      b8:	ldrb	w11, [x10, #16]
      bc:	mov	w9, w8
      c0:	cmp	w11, #0x10
      c4:	b.hi	e4 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0xe4>  // b.pmore
      c8:	ldur	w10, [x29, #-68]
      cc:	sub	x8, x9, #0x1
      d0:	cmp	x8, x10
      d4:	b.hi	288 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x288>  // b.pmore
      d8:	stur	w8, [x29, #-72]
      dc:	cbnz	w8, a8 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0xa8>
      e0:	b	208 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x208>
      e4:	cmp	w11, #0x17
      e8:	csel	x8, x10, xzr, hi  // hi = pmore
      ec:	str	x8, [x29, #8]
      f0:	cbz	x8, 210 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x210>
      f4:	ldr	w10, [sp, #56]
      f8:	cbz	w10, 110 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x110>
      fc:	ldr	x11, [sp, #48]
     100:	add	x11, x11, x10, lsl #3
     104:	ldur	x11, [x11, #-8]
     108:	cmp	x11, x8
     10c:	b.eq	1b8 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x1b8>  // b.none
     110:	add	x1, x29, #0x8
     114:	mov	x0, x20
     118:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     11c:	cbz	x0, 138 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x138>
     120:	ldp	w8, w9, [x29, #-72]
     124:	sub	x8, x8, #0x1
     128:	cmp	x8, x9
     12c:	b.hi	288 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x288>  // b.pmore
     130:	stur	w8, [x29, #-72]
     134:	b	200 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x200>
     138:	add	x0, sp, #0x30
     13c:	add	x1, x29, #0x8
     140:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     144:	ldr	x0, [x29, #8]
     148:	ldrb	w8, [x0, #16]
     14c:	sub	w8, w8, #0x25
     150:	cmp	w8, #0x1b
     154:	b.hi	210 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x210>  // b.pmore
     158:	lsl	w8, w19, w8
     15c:	tst	w8, w24
     160:	b.eq	1f8 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x1f8>  // b.none
     164:	add	x1, sp, #0x10
     168:	str	x23, [sp, #16]
     16c:	str	d8, [sp, #24]
     170:	bl	2a8 <_ZL19getRelevantOperandsPN4llvm11InstructionERNS_15SmallVectorImplIPNS_5ValueEEE>
     174:	ldr	w8, [sp, #24]
     178:	ldr	x21, [sp, #16]
     17c:	cbz	w8, 1a4 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x1a4>
     180:	lsl	x25, x8, #3
     184:	ldr	x8, [x21], #8
     188:	sub	x0, x29, #0x50
     18c:	add	x1, sp, #0x8
     190:	str	x8, [sp, #8]
     194:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     198:	subs	x25, x25, #0x8
     19c:	b.ne	184 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x184>  // b.any
     1a0:	ldr	x21, [sp, #16]
     1a4:	cmp	x21, x23
     1a8:	b.eq	200 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x200>  // b.none
     1ac:	mov	x0, x21
     1b0:	bl	0 <free>
     1b4:	b	200 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x200>
     1b8:	ldur	w11, [x29, #-68]
     1bc:	sub	x9, x9, #0x1
     1c0:	cmp	x9, x11
     1c4:	b.hi	288 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x288>  // b.pmore
     1c8:	ldr	w11, [sp, #60]
     1cc:	sub	x10, x10, #0x1
     1d0:	stur	w9, [x29, #-72]
     1d4:	cmp	x10, x11
     1d8:	b.hi	288 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x288>  // b.pmore
     1dc:	add	x1, sp, #0x10
     1e0:	mov	x0, x20
     1e4:	str	w10, [sp, #56]
     1e8:	str	x8, [sp, #16]
     1ec:	stp	xzr, xzr, [x22]
     1f0:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     1f4:	b	200 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x200>
     1f8:	tst	w8, #0xe000000
     1fc:	b.eq	210 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x210>  // b.none
     200:	ldur	w8, [x29, #-72]
     204:	cbnz	w8, a8 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0xa8>
     208:	mov	w19, #0x1                   	// #1
     20c:	b	214 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x214>
     210:	mov	w19, wzr
     214:	ldr	x0, [sp, #48]
     218:	add	x8, sp, #0x30
     21c:	add	x8, x8, #0x10
     220:	cmp	x0, x8
     224:	b.eq	22c <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x22c>  // b.none
     228:	bl	0 <free>
     22c:	ldur	x0, [x29, #-80]
     230:	sub	x8, x29, #0x50
     234:	add	x8, x8, #0x10
     238:	cmp	x0, x8
     23c:	b.eq	244 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x244>  // b.none
     240:	bl	0 <free>
     244:	mov	w0, w19
     248:	ldp	x20, x19, [sp, #288]
     24c:	ldp	x22, x21, [sp, #272]
     250:	ldp	x24, x23, [sp, #256]
     254:	ldp	x28, x25, [sp, #240]
     258:	ldp	x29, x30, [sp, #224]
     25c:	ldr	d8, [sp, #208]
     260:	add	sp, sp, #0x130
     264:	ret
     268:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     26c:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     270:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     274:	add	x0, x0, #0x0
     278:	add	x1, x1, #0x0
     27c:	add	x3, x3, #0x0
     280:	mov	w2, #0x69                  	// #105
     284:	bl	0 <__assert_fail>
     288:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     28c:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     290:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     294:	add	x0, x0, #0x0
     298:	add	x1, x1, #0x0
     29c:	add	x3, x3, #0x0
     2a0:	mov	w2, #0x43                  	// #67
     2a4:	bl	0 <__assert_fail>

00000000000002a8 <_ZL19getRelevantOperandsPN4llvm11InstructionERNS_15SmallVectorImplIPNS_5ValueEEE>:
     2a8:	sub	sp, sp, #0x30
     2ac:	stp	x29, x30, [sp, #16]
     2b0:	stp	x20, x19, [sp, #32]
     2b4:	add	x29, sp, #0x10
     2b8:	ldrb	w8, [x0, #16]
     2bc:	sub	w8, w8, #0x25
     2c0:	cmp	w8, #0x1b
     2c4:	b.hi	338 <_ZL19getRelevantOperandsPN4llvm11InstructionERNS_15SmallVectorImplIPNS_5ValueEEE+0x90>  // b.pmore
     2c8:	mov	w9, #0x1                   	// #1
     2cc:	lsl	w8, w9, w8
     2d0:	mov	w9, #0x8015                	// #32789
     2d4:	movk	w9, #0x3, lsl #16
     2d8:	tst	w8, w9
     2dc:	b.eq	320 <_ZL19getRelevantOperandsPN4llvm11InstructionERNS_15SmallVectorImplIPNS_5ValueEEE+0x78>  // b.none
     2e0:	mov	x19, x1
     2e4:	mov	w1, wzr
     2e8:	mov	x20, x0
     2ec:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     2f0:	str	x0, [sp, #8]
     2f4:	add	x1, sp, #0x8
     2f8:	mov	x0, x19
     2fc:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     300:	mov	w1, #0x1                   	// #1
     304:	mov	x0, x20
     308:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     30c:	str	x0, [sp, #8]
     310:	add	x1, sp, #0x8
     314:	mov	x0, x19
     318:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     31c:	b	328 <_ZL19getRelevantOperandsPN4llvm11InstructionERNS_15SmallVectorImplIPNS_5ValueEEE+0x80>
     320:	tst	w8, #0xe000000
     324:	b.eq	338 <_ZL19getRelevantOperandsPN4llvm11InstructionERNS_15SmallVectorImplIPNS_5ValueEEE+0x90>  // b.none
     328:	ldp	x20, x19, [sp, #32]
     32c:	ldp	x29, x30, [sp, #16]
     330:	add	sp, sp, #0x30
     334:	ret
     338:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     33c:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     340:	add	x0, x0, #0x0
     344:	add	x1, x1, #0x0
     348:	mov	w2, #0x3c                  	// #60
     34c:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>

0000000000000350 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv>:
     350:	sub	sp, sp, #0x150
     354:	str	d8, [sp, #224]
     358:	stp	x29, x30, [sp, #240]
     35c:	stp	x28, x27, [sp, #256]
     360:	stp	x26, x25, [sp, #272]
     364:	stp	x24, x23, [sp, #288]
     368:	stp	x22, x21, [sp, #304]
     36c:	stp	x20, x19, [sp, #320]
     370:	add	x29, sp, #0xe0
     374:	adrp	x9, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     378:	ldr	d0, [x9]
     37c:	sub	x8, x29, #0x50
     380:	add	x10, sp, #0x40
     384:	add	x8, x8, #0x10
     388:	add	x9, x10, #0x10
     38c:	stur	x8, [x29, #-80]
     390:	str	x9, [sp, #64]
     394:	stur	d0, [x29, #-72]
     398:	str	d0, [sp, #72]
     39c:	ldr	x19, [x0, #72]
     3a0:	mov	x21, x0
     3a4:	ldur	x23, [x19, #-24]
     3a8:	str	x23, [x29, #8]
     3ac:	ldr	x20, [x19]
     3b0:	mov	x0, x20
     3b4:	bl	0 <_ZNK4llvm4Type19getScalarSizeInBitsEv>
     3b8:	ldur	x8, [x19, #-24]
     3bc:	mov	w22, w0
     3c0:	ldr	x8, [x8]
     3c4:	mov	x0, x8
     3c8:	bl	0 <_ZNK4llvm4Type19getScalarSizeInBitsEv>
     3cc:	cbz	x23, 744 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x3f4>
     3d0:	ldrb	w8, [x23, #16]
     3d4:	cmp	w8, #0x11
     3d8:	b.cs	3e4 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x94>  // b.hs, b.nlast
     3dc:	mov	w19, w22
     3e0:	b	6cc <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x37c>
     3e4:	mov	w19, w0
     3e8:	sub	x0, x29, #0x50
     3ec:	add	x1, x29, #0x8
     3f0:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     3f4:	ldr	x8, [x29, #8]
     3f8:	cbz	x8, 724 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x3d4>
     3fc:	ldrb	w9, [x8, #16]
     400:	cmp	w9, #0x17
     404:	b.ls	780 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x430>  // b.plast
     408:	add	x23, x21, #0x50
     40c:	add	x1, sp, #0x18
     410:	mov	x0, x23
     414:	str	x8, [sp, #24]
     418:	add	x24, sp, #0x18
     41c:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     420:	str	w22, [x0]
     424:	ldur	w8, [x29, #-72]
     428:	cbz	w8, 5e8 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x298>
     42c:	adrp	x9, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     430:	ldr	d8, [x9]
     434:	add	x25, x24, #0x10
     438:	ldur	x9, [x29, #-80]
     43c:	add	x9, x9, w8, uxtw #3
     440:	ldur	x9, [x9, #-8]
     444:	cbz	x9, 744 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x3f4>
     448:	ldrb	w10, [x9, #16]
     44c:	cmp	w10, #0x10
     450:	b.hi	474 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x124>  // b.pmore
     454:	ldur	w9, [x29, #-68]
     458:	mov	w8, w8
     45c:	sub	x8, x8, #0x1
     460:	cmp	x8, x9
     464:	b.hi	760 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x410>  // b.pmore
     468:	stur	w8, [x29, #-72]
     46c:	cbnz	w8, 438 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0xe8>
     470:	b	5e8 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x298>
     474:	cmp	w10, #0x17
     478:	b.ls	780 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x430>  // b.plast
     47c:	add	x1, sp, #0x38
     480:	mov	x0, x23
     484:	str	x9, [sp, #56]
     488:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     48c:	mov	x24, x0
     490:	ldr	x0, [sp, #56]
     494:	add	x1, sp, #0x18
     498:	str	x25, [sp, #24]
     49c:	str	d8, [sp, #32]
     4a0:	bl	2a8 <_ZL19getRelevantOperandsPN4llvm11InstructionERNS_15SmallVectorImplIPNS_5ValueEEE>
     4a4:	ldr	w8, [sp, #72]
     4a8:	cbz	w8, 4c0 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x170>
     4ac:	ldp	x10, x9, [sp, #56]
     4b0:	add	x9, x9, x8, lsl #3
     4b4:	ldur	x9, [x9, #-8]
     4b8:	cmp	x9, x10
     4bc:	b.eq	550 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x200>  // b.none
     4c0:	add	x0, sp, #0x40
     4c4:	add	x1, sp, #0x38
     4c8:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     4cc:	ldp	w26, w8, [x24]
     4d0:	cmp	w8, w26
     4d4:	csel	w8, w26, w8, cc  // cc = lo, ul, last
     4d8:	str	w8, [x24, #4]
     4dc:	ldr	w8, [sp, #32]
     4e0:	cbz	w8, 5d0 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x280>
     4e4:	ldr	x24, [sp, #24]
     4e8:	lsl	x27, x8, #3
     4ec:	ldr	x8, [x24]
     4f0:	cbz	x8, 724 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x3d4>
     4f4:	ldrb	w9, [x8, #16]
     4f8:	cmp	w9, #0x17
     4fc:	csel	x8, x8, xzr, hi  // hi = pmore
     500:	str	x8, [sp, #16]
     504:	cbz	x8, 540 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x1f0>
     508:	add	x1, sp, #0x10
     50c:	mov	x0, x23
     510:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     514:	cmp	w26, w0
     518:	b.ls	540 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x1f0>  // b.plast
     51c:	add	x1, sp, #0x10
     520:	mov	x0, x23
     524:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     528:	str	w26, [x0]
     52c:	ldr	x8, [sp, #16]
     530:	sub	x0, x29, #0x50
     534:	add	x1, sp, #0x8
     538:	str	x8, [sp, #8]
     53c:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     540:	subs	x27, x27, #0x8
     544:	add	x24, x24, #0x8
     548:	b.ne	4ec <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x19c>  // b.any
     54c:	b	5d0 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x280>
     550:	ldp	w9, w10, [x29, #-72]
     554:	sub	x9, x9, #0x1
     558:	cmp	x9, x10
     55c:	b.hi	760 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x410>  // b.pmore
     560:	ldr	w10, [sp, #76]
     564:	sub	x8, x8, #0x1
     568:	stur	w9, [x29, #-72]
     56c:	cmp	x8, x10
     570:	b.hi	760 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x410>  // b.pmore
     574:	ldr	w9, [sp, #32]
     578:	str	w8, [sp, #72]
     57c:	cbz	w9, 5d0 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x280>
     580:	ldr	x26, [sp, #24]
     584:	lsl	x27, x9, #3
     588:	ldr	x8, [x26]
     58c:	cbz	x8, 724 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x3d4>
     590:	ldrb	w9, [x8, #16]
     594:	cmp	w9, #0x17
     598:	csel	x8, x8, xzr, hi  // hi = pmore
     59c:	str	x8, [sp, #16]
     5a0:	cbz	x8, 5c4 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x274>
     5a4:	add	x1, sp, #0x10
     5a8:	mov	x0, x23
     5ac:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     5b0:	ldr	w8, [x24, #4]
     5b4:	ldr	w9, [x0, #4]
     5b8:	cmp	w8, w9
     5bc:	csel	w8, w9, w8, cc  // cc = lo, ul, last
     5c0:	str	w8, [x24, #4]
     5c4:	subs	x27, x27, #0x8
     5c8:	add	x26, x26, #0x8
     5cc:	b.ne	588 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x238>  // b.any
     5d0:	ldr	x0, [sp, #24]
     5d4:	cmp	x0, x25
     5d8:	b.eq	5e0 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x290>  // b.none
     5dc:	bl	0 <free>
     5e0:	ldur	w8, [x29, #-72]
     5e4:	cbnz	w8, 438 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0xe8>
     5e8:	ldr	x8, [x29, #8]
     5ec:	cbz	x8, 724 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x3d4>
     5f0:	ldrb	w9, [x8, #16]
     5f4:	cmp	w9, #0x17
     5f8:	b.ls	780 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x430>  // b.plast
     5fc:	add	x1, sp, #0x18
     600:	mov	x0, x23
     604:	str	x8, [sp, #24]
     608:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     60c:	lsr	x2, x0, #32
     610:	cmp	w22, w2
     614:	b.hi	7a0 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x450>  // b.pmore
     618:	b.cs	644 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x2f4>  // b.hs, b.nlast
     61c:	ldrb	w8, [x20, #8]
     620:	cmp	w8, #0x10
     624:	b.eq	6cc <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x37c>  // b.none
     628:	ldr	x0, [x21, #8]
     62c:	ldr	x1, [x20]
     630:	bl	0 <_ZNK4llvm10DataLayout23getSmallestLegalIntTypeERNS_11LLVMContextEj>
     634:	cbz	x0, 6cc <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x37c>
     638:	bl	0 <_ZNK4llvm4Type19getScalarSizeInBitsEv>
     63c:	mov	w19, w0
     640:	b	6cc <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x37c>
     644:	cmp	w2, #0x1
     648:	b.ne	658 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x308>  // b.any
     64c:	mov	w8, #0x1                   	// #1
     650:	mov	w9, #0x1                   	// #1
     654:	b	6ac <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x35c>
     658:	ldr	x8, [x21, #8]
     65c:	ldr	w9, [x8, #40]
     660:	cbz	w9, 688 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x338>
     664:	ldr	x10, [x8, #32]
     668:	mov	x8, x9
     66c:	mov	x11, x10
     670:	ldrb	w12, [x11], #1
     674:	cmp	w19, w12
     678:	b.eq	690 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x340>  // b.none
     67c:	subs	x8, x8, #0x1
     680:	b.ne	670 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x320>  // b.any
     684:	b	694 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x344>
     688:	mov	w8, wzr
     68c:	b	6ac <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x35c>
     690:	mov	w8, #0x1                   	// #1
     694:	cbz	w9, 6ac <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x35c>
     698:	ldrb	w11, [x10], #1
     69c:	cmp	x2, x11
     6a0:	b.eq	650 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x300>  // b.none
     6a4:	subs	x9, x9, #0x1
     6a8:	b.ne	698 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x348>  // b.any
     6ac:	ldrb	w10, [x20, #8]
     6b0:	eor	w8, w8, #0x1
     6b4:	cmp	w10, #0x10
     6b8:	cset	w10, eq  // eq = none
     6bc:	orr	w8, w10, w8
     6c0:	orr	w8, w9, w8
     6c4:	cmp	w8, #0x0
     6c8:	csel	w19, w2, w19, ne  // ne = any
     6cc:	ldr	x0, [sp, #64]
     6d0:	add	x8, sp, #0x40
     6d4:	add	x8, x8, #0x10
     6d8:	cmp	x0, x8
     6dc:	b.eq	6e4 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x394>  // b.none
     6e0:	bl	0 <free>
     6e4:	ldur	x0, [x29, #-80]
     6e8:	sub	x8, x29, #0x50
     6ec:	add	x8, x8, #0x10
     6f0:	cmp	x0, x8
     6f4:	b.eq	6fc <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x3ac>  // b.none
     6f8:	bl	0 <free>
     6fc:	mov	w0, w19
     700:	ldp	x20, x19, [sp, #320]
     704:	ldp	x22, x21, [sp, #304]
     708:	ldp	x24, x23, [sp, #288]
     70c:	ldp	x26, x25, [sp, #272]
     710:	ldp	x28, x27, [sp, #256]
     714:	ldp	x29, x30, [sp, #240]
     718:	ldr	d8, [sp, #224]
     71c:	add	sp, sp, #0x150
     720:	ret
     724:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     728:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     72c:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     730:	add	x0, x0, #0x0
     734:	add	x1, x1, #0x0
     738:	add	x3, x3, #0x0
     73c:	mov	w2, #0x69                  	// #105
     740:	bl	0 <__assert_fail>
     744:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     748:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     74c:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     750:	add	x0, x0, #0x0
     754:	add	x1, x1, #0x0
     758:	add	x3, x3, #0x0
     75c:	b	73c <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x3ec>
     760:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     764:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     768:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     76c:	add	x0, x0, #0x0
     770:	add	x1, x1, #0x0
     774:	add	x3, x3, #0x0
     778:	mov	w2, #0x43                  	// #67
     77c:	bl	0 <__assert_fail>
     780:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     784:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     788:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     78c:	add	x0, x0, #0x0
     790:	add	x1, x1, #0x0
     794:	add	x3, x3, #0x0
     798:	mov	w2, #0x108                 	// #264
     79c:	bl	0 <__assert_fail>
     7a0:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     7a4:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     7a8:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     7ac:	add	x0, x0, #0x0
     7b0:	add	x1, x1, #0x0
     7b4:	add	x3, x3, #0x0
     7b8:	mov	w2, #0xca                  	// #202
     7bc:	bl	0 <__assert_fail>

00000000000007c0 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv>:
     7c0:	sub	sp, sp, #0x60
     7c4:	stp	x29, x30, [sp, #16]
     7c8:	str	x25, [sp, #32]
     7cc:	stp	x24, x23, [sp, #48]
     7d0:	stp	x22, x21, [sp, #64]
     7d4:	stp	x20, x19, [sp, #80]
     7d8:	add	x29, sp, #0x10
     7dc:	mov	x19, x0
     7e0:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     7e4:	tbz	w0, #0, 914 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x154>
     7e8:	ldp	x22, x23, [x19, #112]
     7ec:	cmp	x22, x23
     7f0:	b.eq	8dc <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x11c>  // b.none
     7f4:	mov	w24, wzr
     7f8:	add	x20, x19, #0x50
     7fc:	ldr	x21, [x22]
     800:	mov	x0, x21
     804:	bl	0 <_ZNK4llvm5Value30assertModuleIsMaterializedImplEv>
     808:	ldr	x8, [x21, #8]
     80c:	cbz	x8, 818 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x58>
     810:	ldr	x8, [x8, #8]
     814:	cbz	x8, 8cc <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x10c>
     818:	cbz	x21, 988 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x1c8>
     81c:	ldrb	w25, [x21, #16]
     820:	mov	x0, x21
     824:	bl	0 <_ZNK4llvm5Value30assertModuleIsMaterializedImplEv>
     828:	ldr	x8, [x21, #8]
     82c:	str	x8, [x29, #24]
     830:	cbz	x8, 8c4 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x104>
     834:	sub	w25, w25, #0x3f
     838:	add	x0, x29, #0x18
     83c:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     840:	cbz	x0, 948 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x188>
     844:	ldrb	w8, [x0, #16]
     848:	cmp	w8, #0x17
     84c:	csel	x8, x0, xzr, hi  // hi = pmore
     850:	str	x8, [sp, #8]
     854:	cbz	x8, 874 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0xb4>
     858:	ldr	x9, [x19, #72]
     85c:	cmp	x8, x9
     860:	b.eq	874 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0xb4>  // b.none
     864:	add	x1, sp, #0x8
     868:	mov	x0, x20
     86c:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     870:	cbz	x0, 894 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0xd4>
     874:	mov	w0, w24
     878:	ldr	x8, [x29, #24]
     87c:	cbz	x8, 968 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x1a8>
     880:	ldr	x8, [x8, #8]
     884:	mov	w24, w0
     888:	str	x8, [x29, #24]
     88c:	cbnz	x8, 838 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x78>
     890:	b	8c8 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x108>
     894:	and	w8, w25, #0xff
     898:	cmp	w8, #0x2
     89c:	b.cs	914 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x154>  // b.hs, b.nlast
     8a0:	mov	x0, x21
     8a4:	mov	w1, wzr
     8a8:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     8ac:	ldr	x0, [x0]
     8b0:	bl	0 <_ZNK4llvm4Type19getScalarSizeInBitsEv>
     8b4:	cbz	w24, 878 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0xb8>
     8b8:	cmp	w24, w0
     8bc:	b.eq	878 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0xb8>  // b.none
     8c0:	b	914 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x154>
     8c4:	mov	w0, w24
     8c8:	mov	w24, w0
     8cc:	add	x22, x22, #0x18
     8d0:	cmp	x22, x23
     8d4:	b.ne	7fc <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x3c>  // b.any
     8d8:	b	8e0 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x120>
     8dc:	mov	w24, wzr
     8e0:	ldr	x8, [x19, #72]
     8e4:	ldur	x8, [x8, #-24]
     8e8:	ldr	x0, [x8]
     8ec:	bl	0 <_ZNK4llvm4Type19getScalarSizeInBitsEv>
     8f0:	mov	w21, w0
     8f4:	mov	x0, x19
     8f8:	bl	350 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv>
     8fc:	cmp	w0, w21
     900:	b.cs	914 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x154>  // b.hs, b.nlast
     904:	mov	w20, w0
     908:	cbz	w24, 934 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x174>
     90c:	cmp	w24, w20
     910:	b.eq	934 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x174>  // b.none
     914:	mov	x0, xzr
     918:	ldp	x20, x19, [sp, #80]
     91c:	ldp	x22, x21, [sp, #64]
     920:	ldp	x24, x23, [sp, #48]
     924:	ldr	x25, [sp, #32]
     928:	ldp	x29, x30, [sp, #16]
     92c:	add	sp, sp, #0x60
     930:	ret
     934:	ldr	x0, [x19, #72]
     938:	bl	0 <_ZNK4llvm5Value10getContextEv>
     93c:	mov	w1, w20
     940:	bl	0 <_ZN4llvm11IntegerType3getERNS_11LLVMContextEj>
     944:	b	918 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x158>
     948:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     94c:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     950:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     954:	add	x0, x0, #0x0
     958:	add	x1, x1, #0x0
     95c:	add	x3, x3, #0x0
     960:	mov	w2, #0x69                  	// #105
     964:	bl	0 <__assert_fail>
     968:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     96c:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     970:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     974:	add	x0, x0, #0x0
     978:	add	x1, x1, #0x0
     97c:	add	x3, x3, #0x0
     980:	mov	w2, #0x8d                  	// #141
     984:	bl	0 <__assert_fail>
     988:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     98c:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     990:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     994:	add	x0, x0, #0x0
     998:	add	x1, x1, #0x0
     99c:	add	x3, x3, #0x0
     9a0:	b	960 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x1a0>

00000000000009a4 <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE>:
     9a4:	sub	sp, sp, #0x30
     9a8:	stp	x29, x30, [sp, #16]
     9ac:	stp	x20, x19, [sp, #32]
     9b0:	add	x29, sp, #0x10
     9b4:	mov	x20, x1
     9b8:	mov	x19, x0
     9bc:	mov	x0, x1
     9c0:	mov	x1, x2
     9c4:	bl	a90 <_ZL14getReducedTypePN4llvm5ValueEPNS_4TypeE>
     9c8:	cbz	x20, a30 <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE+0x8c>
     9cc:	ldrb	w8, [x20, #16]
     9d0:	cmp	w8, #0x10
     9d4:	b.ls	9fc <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE+0x58>  // b.plast
     9d8:	cmp	w8, #0x17
     9dc:	b.ls	a50 <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE+0xac>  // b.plast
     9e0:	add	x0, x19, #0x50
     9e4:	add	x1, sp, #0x8
     9e8:	str	x20, [sp, #8]
     9ec:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     9f0:	cbz	x1, a70 <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE+0xcc>
     9f4:	mov	x0, x1
     9f8:	b	a20 <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE+0x7c>
     9fc:	mov	x1, x0
     a00:	mov	x0, x20
     a04:	mov	w2, wzr
     a08:	bl	0 <_ZN4llvm12ConstantExpr14getIntegerCastEPNS_8ConstantEPNS_4TypeEb>
     a0c:	ldp	x2, x1, [x19]
     a10:	mov	x19, x0
     a14:	bl	0 <_ZN4llvm20ConstantFoldConstantEPKNS_8ConstantERKNS_10DataLayoutEPKNS_17TargetLibraryInfoE>
     a18:	cmp	x0, #0x0
     a1c:	csel	x0, x19, x0, eq  // eq = none
     a20:	ldp	x20, x19, [sp, #32]
     a24:	ldp	x29, x30, [sp, #16]
     a28:	add	sp, sp, #0x30
     a2c:	ret
     a30:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     a34:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     a38:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     a3c:	add	x0, x0, #0x0
     a40:	add	x1, x1, #0x0
     a44:	add	x3, x3, #0x0
     a48:	mov	w2, #0x69                  	// #105
     a4c:	bl	0 <__assert_fail>
     a50:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     a54:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     a58:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     a5c:	add	x0, x0, #0x0
     a60:	add	x1, x1, #0x0
     a64:	add	x3, x3, #0x0
     a68:	mov	w2, #0x108                 	// #264
     a6c:	bl	0 <__assert_fail>
     a70:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     a74:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     a78:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     a7c:	add	x0, x0, #0x0
     a80:	add	x1, x1, #0x0
     a84:	add	x3, x3, #0x0
     a88:	mov	w2, #0x128                 	// #296
     a8c:	bl	0 <__assert_fail>

0000000000000a90 <_ZL14getReducedTypePN4llvm5ValueEPNS_4TypeE>:
     a90:	stp	x29, x30, [sp, #-16]!
     a94:	mov	x29, sp
     a98:	cbz	x1, adc <_ZL14getReducedTypePN4llvm5ValueEPNS_4TypeE+0x4c>
     a9c:	ldrb	w9, [x1, #8]
     aa0:	mov	x8, x1
     aa4:	cmp	w9, #0x10
     aa8:	b.eq	adc <_ZL14getReducedTypePN4llvm5ValueEPNS_4TypeE+0x4c>  // b.none
     aac:	ldr	x9, [x0]
     ab0:	cbz	x9, afc <_ZL14getReducedTypePN4llvm5ValueEPNS_4TypeE+0x6c>
     ab4:	ldrb	w10, [x9, #8]
     ab8:	cmp	w10, #0x10
     abc:	b.ne	ad0 <_ZL14getReducedTypePN4llvm5ValueEPNS_4TypeE+0x40>  // b.any
     ac0:	ldr	w1, [x9, #32]
     ac4:	mov	x0, x8
     ac8:	ldp	x29, x30, [sp], #16
     acc:	b	0 <_ZN4llvm10VectorType3getEPNS_4TypeENS_12ElementCountE>
     ad0:	mov	x0, x8
     ad4:	ldp	x29, x30, [sp], #16
     ad8:	ret
     adc:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     ae0:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     ae4:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     ae8:	add	x0, x0, #0x0
     aec:	add	x1, x1, #0x0
     af0:	add	x3, x3, #0x0
     af4:	mov	w2, #0x116                 	// #278
     af8:	bl	0 <__assert_fail>
     afc:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     b00:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     b04:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     b08:	add	x0, x0, #0x0
     b0c:	add	x1, x1, #0x0
     b10:	add	x3, x3, #0x0
     b14:	mov	w2, #0x69                  	// #105
     b18:	bl	0 <__assert_fail>

0000000000000b1c <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE>:
     b1c:	sub	sp, sp, #0xd0
     b20:	stp	x29, x30, [sp, #112]
     b24:	stp	x28, x27, [sp, #128]
     b28:	stp	x26, x25, [sp, #144]
     b2c:	stp	x24, x23, [sp, #160]
     b30:	stp	x22, x21, [sp, #176]
     b34:	stp	x20, x19, [sp, #192]
     b38:	add	x29, sp, #0x70
     b3c:	ldp	x26, x27, [x0, #112]
     b40:	mov	x19, x0
     b44:	mov	x20, x1
     b48:	cmp	x26, x27
     b4c:	b.eq	d74 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x258>  // b.none
     b50:	mov	w21, #0x8015                	// #32789
     b54:	adrp	x22, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     b58:	add	x8, x19, #0x18
     b5c:	mov	w28, #0x1                   	// #1
     b60:	movk	w21, #0x3, lsl #16
     b64:	add	x22, x22, #0x0
     b68:	str	x8, [sp]
     b6c:	ldr	x1, [x26]
     b70:	stur	x1, [x29, #-8]
     b74:	ldr	x8, [x26, #16]
     b78:	cbnz	x8, e94 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x378>
     b7c:	add	x0, sp, #0x20
     b80:	mov	x2, xzr
     b84:	mov	x3, xzr
     b88:	mov	x4, xzr
     b8c:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     b90:	ldur	x0, [x29, #-8]
     b94:	ldrb	w8, [x0, #16]
     b98:	sub	w9, w8, #0x25
     b9c:	cmp	w9, #0x1b
     ba0:	b.hi	e7c <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x360>  // b.pmore
     ba4:	lsl	w9, w28, w9
     ba8:	tst	w9, w21
     bac:	sub	w23, w8, #0x18
     bb0:	b.eq	c48 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x12c>  // b.none
     bb4:	mov	w1, wzr
     bb8:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     bbc:	mov	x1, x0
     bc0:	mov	x0, x19
     bc4:	mov	x2, x20
     bc8:	bl	9a4 <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE>
     bcc:	ldur	x8, [x29, #-8]
     bd0:	mov	x24, x0
     bd4:	mov	w1, #0x1                   	// #1
     bd8:	mov	x0, x8
     bdc:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     be0:	mov	x1, x0
     be4:	mov	x0, x19
     be8:	mov	x2, x20
     bec:	bl	9a4 <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE>
     bf0:	mov	x25, x0
     bf4:	add	x0, sp, #0x8
     bf8:	mov	x1, x22
     bfc:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     c00:	add	x0, sp, #0x20
     c04:	add	x4, sp, #0x8
     c08:	mov	w1, w23
     c0c:	mov	x2, x24
     c10:	mov	x3, x25
     c14:	mov	x5, xzr
     c18:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     c1c:	mov	x23, x0
     c20:	str	x0, [x26, #16]
     c24:	cbz	x0, eb4 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x398>
     c28:	cbz	x23, d58 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x23c>
     c2c:	ldrb	w8, [x23, #16]
     c30:	cmp	w8, #0x18
     c34:	b.cc	d58 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x23c>  // b.lo, b.ul, b.last
     c38:	ldur	x1, [x29, #-8]
     c3c:	mov	x0, x23
     c40:	bl	0 <_ZN4llvm5Value8takeNameEPS0_>
     c44:	b	d58 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x23c>
     c48:	tst	w9, #0xe000000
     c4c:	b.eq	e7c <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x360>  // b.none
     c50:	mov	x1, x20
     c54:	bl	a90 <_ZL14getReducedTypePN4llvm5ValueEPNS_4TypeE>
     c58:	ldur	x8, [x29, #-8]
     c5c:	mov	x24, x0
     c60:	mov	w1, wzr
     c64:	mov	x0, x8
     c68:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     c6c:	ldr	x8, [x0]
     c70:	cmp	x8, x24
     c74:	b.eq	cfc <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x1e0>  // b.none
     c78:	ldur	x0, [x29, #-8]
     c7c:	mov	w1, wzr
     c80:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     c84:	mov	x25, x0
     c88:	cmp	w23, #0x28
     c8c:	add	x0, sp, #0x8
     c90:	mov	x1, x22
     c94:	cset	w23, eq  // eq = none
     c98:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     c9c:	add	x0, sp, #0x20
     ca0:	add	x4, sp, #0x8
     ca4:	mov	x1, x25
     ca8:	mov	x2, x24
     cac:	mov	w3, w23
     cb0:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     cb4:	mov	x23, x0
     cb8:	ldr	x0, [x19, #24]
     cbc:	ldr	w8, [x19, #32]
     cc0:	sub	x2, x29, #0x8
     cc4:	add	x1, x0, x8, lsl #3
     cc8:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     ccc:	ldr	x8, [x19, #24]
     cd0:	ldr	w9, [x19, #32]
     cd4:	add	x8, x8, x9, lsl #3
     cd8:	cmp	x0, x8
     cdc:	b.eq	d20 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x204>  // b.none
     ce0:	cbz	x23, ed0 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x3b4>
     ce4:	ldrb	w8, [x23, #16]
     ce8:	mov	x1, x0
     cec:	cmp	w8, #0x3e
     cf0:	b.ne	d48 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x22c>  // b.any
     cf4:	str	x23, [x1]
     cf8:	b	d50 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x234>
     cfc:	ldur	x0, [x29, #-8]
     d00:	cbz	x0, eec <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x3d0>
     d04:	ldrb	w8, [x0, #16]
     d08:	cmp	w8, #0x3e
     d0c:	b.eq	f0c <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x3f0>  // b.none
     d10:	mov	w1, wzr
     d14:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     d18:	str	x0, [x26, #16]
     d1c:	b	d58 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x23c>
     d20:	cbz	x23, ed0 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x3b4>
     d24:	ldrb	w8, [x23, #16]
     d28:	cmp	w8, #0x3e
     d2c:	csel	x8, x23, xzr, eq  // eq = none
     d30:	str	x8, [sp, #8]
     d34:	cbz	x8, d50 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x234>
     d38:	ldr	x0, [sp]
     d3c:	add	x1, sp, #0x8
     d40:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     d44:	b	d50 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x234>
     d48:	ldr	x0, [sp]
     d4c:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     d50:	str	x23, [x26, #16]
     d54:	cbnz	x23, c2c <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x110>
     d58:	ldr	x1, [sp, #32]
     d5c:	cbz	x1, d68 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x24c>
     d60:	add	x0, sp, #0x20
     d64:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
     d68:	add	x26, x26, #0x18
     d6c:	cmp	x27, x26
     d70:	b.ne	b6c <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x50>  // b.any
     d74:	ldr	x8, [x19, #72]
     d78:	mov	x0, x19
     d7c:	mov	x2, x20
     d80:	ldur	x1, [x8, #-24]
     d84:	bl	9a4 <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE>
     d88:	ldr	x1, [x19, #72]
     d8c:	ldr	x8, [x0]
     d90:	mov	x20, x0
     d94:	ldr	x21, [x1]
     d98:	cmp	x8, x21
     d9c:	b.eq	e10 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x2f4>  // b.none
     da0:	add	x0, sp, #0x20
     da4:	mov	x2, xzr
     da8:	mov	x3, xzr
     dac:	mov	x4, xzr
     db0:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     db4:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     db8:	add	x1, x1, #0x0
     dbc:	add	x0, sp, #0x8
     dc0:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     dc4:	add	x0, sp, #0x20
     dc8:	add	x4, sp, #0x8
     dcc:	mov	x1, x20
     dd0:	mov	x2, x21
     dd4:	mov	w3, wzr
     dd8:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     ddc:	cbz	x0, eb4 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x398>
     de0:	ldrb	w8, [x0, #16]
     de4:	mov	x20, x0
     de8:	cmp	w8, #0x18
     dec:	b.cc	dfc <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x2e0>  // b.lo, b.ul, b.last
     df0:	ldr	x1, [x19, #72]
     df4:	mov	x0, x20
     df8:	bl	0 <_ZN4llvm5Value8takeNameEPS0_>
     dfc:	ldr	x1, [sp, #32]
     e00:	cbz	x1, e0c <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x2f0>
     e04:	add	x0, sp, #0x20
     e08:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
     e0c:	ldr	x1, [x19, #72]
     e10:	mov	x0, x1
     e14:	mov	x1, x20
     e18:	bl	0 <_ZN4llvm5Value18replaceAllUsesWithEPS0_>
     e1c:	ldr	x0, [x19, #72]
     e20:	bl	0 <_ZN4llvm11Instruction15eraseFromParentEv>
     e24:	ldp	x20, x22, [x19, #112]
     e28:	cmp	x22, x20
     e2c:	b.eq	e5c <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x340>  // b.none
     e30:	mov	x21, x22
     e34:	ldr	x19, [x21, #-24]!
     e38:	mov	x0, x19
     e3c:	bl	0 <_ZNK4llvm5Value30assertModuleIsMaterializedImplEv>
     e40:	ldr	x8, [x19, #8]
     e44:	cbnz	x8, e50 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x334>
     e48:	ldur	x0, [x22, #-24]
     e4c:	bl	0 <_ZN4llvm11Instruction15eraseFromParentEv>
     e50:	cmp	x20, x21
     e54:	mov	x22, x21
     e58:	b.ne	e34 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x318>  // b.any
     e5c:	ldp	x20, x19, [sp, #192]
     e60:	ldp	x22, x21, [sp, #176]
     e64:	ldp	x24, x23, [sp, #160]
     e68:	ldp	x26, x25, [sp, #144]
     e6c:	ldp	x28, x27, [sp, #128]
     e70:	ldp	x29, x30, [sp, #112]
     e74:	add	sp, sp, #0xd0
     e78:	ret
     e7c:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     e80:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     e84:	add	x0, x0, #0x0
     e88:	add	x1, x1, #0x0
     e8c:	mov	w2, #0x163                 	// #355
     e90:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
     e94:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     e98:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     e9c:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     ea0:	add	x0, x0, #0x0
     ea4:	add	x1, x1, #0x0
     ea8:	add	x3, x3, #0x0
     eac:	mov	w2, #0x131                 	// #305
     eb0:	bl	0 <__assert_fail>
     eb4:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     eb8:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     ebc:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     ec0:	add	x0, x0, #0x0
     ec4:	add	x1, x1, #0x0
     ec8:	add	x3, x3, #0x0
     ecc:	b	f04 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x3e8>
     ed0:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     ed4:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     ed8:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     edc:	add	x0, x0, #0x0
     ee0:	add	x1, x1, #0x0
     ee4:	add	x3, x3, #0x0
     ee8:	b	f04 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x3e8>
     eec:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     ef0:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     ef4:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     ef8:	add	x0, x0, #0x0
     efc:	add	x1, x1, #0x0
     f00:	add	x3, x3, #0x0
     f04:	mov	w2, #0x69                  	// #105
     f08:	bl	0 <__assert_fail>
     f0c:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     f10:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     f14:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     f18:	add	x0, x0, #0x0
     f1c:	add	x1, x1, #0x0
     f20:	add	x3, x3, #0x0
     f24:	mov	w2, #0x13f                 	// #319
     f28:	bl	0 <__assert_fail>

0000000000000f2c <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE>:
     f2c:	sub	sp, sp, #0x60
     f30:	stp	x29, x30, [sp, #16]
     f34:	stp	x26, x25, [sp, #32]
     f38:	stp	x24, x23, [sp, #48]
     f3c:	stp	x22, x21, [sp, #64]
     f40:	stp	x20, x19, [sp, #80]
     f44:	add	x29, sp, #0x10
     f48:	ldr	x22, [x1, #80]
     f4c:	add	x23, x1, #0x48
     f50:	mov	x19, x0
     f54:	cmp	x23, x22
     f58:	b.eq	fe0 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0xb4>  // b.none
     f5c:	add	x20, x19, #0x18
     f60:	ldrb	w8, [x22]
     f64:	tbnz	w8, #2, 10f8 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x1cc>
     f68:	ldr	x0, [x19, #16]
     f6c:	sub	x8, x22, #0x18
     f70:	cmp	x22, #0x0
     f74:	csel	x21, xzr, x8, eq  // eq = none
     f78:	mov	x1, x21
     f7c:	bl	0 <_ZNK4llvm17DominatorTreeBaseINS_10BasicBlockELb0EE7getNodeEPKS1_>
     f80:	cbz	x0, fd4 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0xa8>
     f84:	ldr	x24, [x21, #48]
     f88:	add	x21, x21, #0x28
     f8c:	cmp	x21, x24
     f90:	b.eq	fd4 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0xa8>  // b.none
     f94:	ldrb	w8, [x24]
     f98:	tbnz	w8, #2, 10b8 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x18c>
     f9c:	sub	x8, x24, #0x18
     fa0:	cmp	x24, #0x0
     fa4:	csel	x8, xzr, x8, eq  // eq = none
     fa8:	cbz	x24, 10d8 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x1ac>
     fac:	ldrb	w9, [x8, #16]
     fb0:	cmp	w9, #0x3e
     fb4:	csel	x8, x8, xzr, eq  // eq = none
     fb8:	str	x8, [sp, #8]
     fbc:	cbz	x8, fcc <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0xa0>
     fc0:	add	x1, sp, #0x8
     fc4:	mov	x0, x20
     fc8:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     fcc:	ldr	x24, [x24, #8]
     fd0:	b	f8c <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x60>
     fd4:	ldr	x22, [x22, #8]
     fd8:	cmp	x23, x22
     fdc:	b.ne	f60 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x34>  // b.any
     fe0:	ldr	w8, [x19, #32]
     fe4:	cbz	w8, 1094 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x168>
     fe8:	adrp	x24, 0 <_ZN4llvm9DebugFlagE>
     fec:	ldr	x24, [x24]
     ff0:	adrp	x21, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     ff4:	adrp	x22, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     ff8:	mov	w26, wzr
     ffc:	add	x20, x19, #0x18
    1000:	add	x21, x21, #0x0
    1004:	add	x22, x22, #0x0
    1008:	mov	w25, #0xa                   	// #10
    100c:	mov	x0, x20
    1010:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1014:	str	x0, [x19, #72]
    1018:	mov	x0, x19
    101c:	bl	7c0 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv>
    1020:	cbz	x0, 1088 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x15c>
    1024:	ldrb	w8, [x24]
    1028:	mov	x23, x0
    102c:	cbz	w8, 1078 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x14c>
    1030:	mov	x0, x21
    1034:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
    1038:	tbz	w0, #0, 1078 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x14c>
    103c:	bl	0 <_ZN4llvm4dbgsEv>
    1040:	mov	w2, #0x44                  	// #68
    1044:	mov	x1, x22
    1048:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    104c:	ldr	x1, [x19, #72]
    1050:	bl	0 <_ZN4llvm11raw_ostreamlsEPKv>
    1054:	ldp	x9, x8, [x0, #16]
    1058:	cmp	x8, x9
    105c:	b.cs	1070 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x144>  // b.hs, b.nlast
    1060:	add	x9, x8, #0x1
    1064:	str	x9, [x0, #24]
    1068:	strb	w25, [x8]
    106c:	b	1078 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x14c>
    1070:	mov	w1, #0xa                   	// #10
    1074:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
    1078:	mov	x0, x19
    107c:	mov	x1, x23
    1080:	bl	b1c <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE>
    1084:	mov	w26, #0x1                   	// #1
    1088:	ldr	w8, [x19, #32]
    108c:	cbnz	w8, 100c <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0xe0>
    1090:	b	1098 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x16c>
    1094:	mov	w26, wzr
    1098:	and	w0, w26, #0x1
    109c:	ldp	x20, x19, [sp, #80]
    10a0:	ldp	x22, x21, [sp, #64]
    10a4:	ldp	x24, x23, [sp, #48]
    10a8:	ldp	x26, x25, [sp, #32]
    10ac:	ldp	x29, x30, [sp, #16]
    10b0:	add	sp, sp, #0x60
    10b4:	ret
    10b8:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    10bc:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    10c0:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    10c4:	add	x0, x0, #0x0
    10c8:	add	x1, x1, #0x0
    10cc:	add	x3, x3, #0x0
    10d0:	mov	w2, #0x8b                  	// #139
    10d4:	bl	0 <__assert_fail>
    10d8:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    10dc:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    10e0:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    10e4:	add	x0, x0, #0x0
    10e8:	add	x1, x1, #0x0
    10ec:	add	x3, x3, #0x0
    10f0:	mov	w2, #0x69                  	// #105
    10f4:	bl	0 <__assert_fail>
    10f8:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    10fc:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1100:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1104:	add	x0, x0, #0x0
    1108:	add	x1, x1, #0x0
    110c:	add	x3, x3, #0x0
    1110:	b	10d0 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x1a4>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_5ValueELb1EE9push_backERKS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_5ValueELb1EE9push_backERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	4c <_ZN4llvm23SmallVectorTemplateBaseIPNS_5ValueELb1EE9push_backERKS2_+0x4c>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	ldr	x10, [x20]
  28:	str	x10, [x9, w8, uxtw #3]
  2c:	ldp	w8, w9, [x19, #8]
  30:	cmp	w8, w9
  34:	b.cs	68 <_ZN4llvm23SmallVectorTemplateBaseIPNS_5ValueELb1EE9push_backERKS2_+0x68>  // b.hs, b.nlast
  38:	add	w8, w8, #0x1
  3c:	str	w8, [x19, #8]
  40:	ldp	x20, x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	ret
  4c:	add	x1, x19, #0x10
  50:	mov	w3, #0x8                   	// #8
  54:	mov	x0, x19
  58:	mov	x2, xzr
  5c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  60:	ldr	w8, [x19, #8]
  64:	b	20 <_ZN4llvm23SmallVectorTemplateBaseIPNS_5ValueELb1EE9push_backERKS2_+0x20>
  68:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_5ValueELb1EE9push_backERKS2_>
  6c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_5ValueELb1EE9push_backERKS2_>
  70:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_5ValueELb1EE9push_backERKS2_>
  74:	add	x0, x0, #0x0
  78:	add	x1, x1, #0x0
  7c:	add	x3, x3, #0x0
  80:	mov	w2, #0x43                  	// #67
  84:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_:

0000000000000000 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x22, x21, [sp, #80]
   c:	stp	x20, x19, [sp, #96]
  10:	add	x29, sp, #0x40
  14:	ldr	x8, [x1]
  18:	sub	x9, x29, #0x10
  1c:	mov	x20, x1
  20:	add	x2, x9, #0x8
  24:	stur	x8, [x29, #-16]
  28:	add	x8, sp, #0x8
  2c:	sub	x1, x29, #0x10
  30:	mov	x19, x0
  34:	stur	wzr, [x29, #-8]
  38:	bl	0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_>
  3c:	ldp	x8, x9, [sp, #8]
  40:	ldr	x8, [x8]
  44:	cmp	x8, x9
  48:	b.ne	ec <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_+0xec>  // b.any
  4c:	ldrb	w8, [sp, #40]
  50:	ldr	x22, [sp, #24]
  54:	add	x21, x19, #0x20
  58:	cbz	w8, 88 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_+0x88>
  5c:	ldp	x1, x8, [x19, #40]
  60:	cmp	x1, x8
  64:	b.eq	a0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_+0xa0>  // b.none
  68:	ldr	x8, [x20, #16]
  6c:	ldr	q0, [x20]
  70:	str	x8, [x1, #16]
  74:	str	q0, [x1]
  78:	ldr	x8, [x19, #40]
  7c:	add	x8, x8, #0x18
  80:	str	x8, [x19, #40]
  84:	b	b0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_+0xb0>
  88:	ldr	x8, [x21]
  8c:	ldr	w9, [x22, #8]
  90:	mov	w10, #0x18                  	// #24
  94:	mov	x1, xzr
  98:	madd	x0, x9, x10, x8
  9c:	b	d8 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_+0xd8>
  a0:	mov	x0, x21
  a4:	mov	x2, x20
  a8:	bl	0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_>
  ac:	ldr	x8, [x19, #40]
  b0:	ldr	x9, [x21]
  b4:	mov	w10, #0xaaab                	// #43691
  b8:	sub	x0, x8, #0x18
  bc:	movk	w10, #0xaaaa, lsl #16
  c0:	sub	x8, x8, x9
  c4:	lsr	x8, x8, #3
  c8:	mul	w8, w8, w10
  cc:	sub	w8, w8, #0x1
  d0:	str	w8, [x22, #8]
  d4:	mov	w1, #0x1                   	// #1
  d8:	ldp	x20, x19, [sp, #96]
  dc:	ldp	x22, x21, [sp, #80]
  e0:	ldp	x29, x30, [sp, #64]
  e4:	add	sp, sp, #0x70
  e8:	ret
  ec:	adrp	x0, 0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_>
  f0:	adrp	x1, 0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_>
  f4:	adrp	x3, 0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_>
  f8:	add	x0, x0, #0x0
  fc:	add	x1, x1, #0x0
 100:	add	x3, x3, #0x0
 104:	mov	w2, #0x4b9                 	// #1209
 108:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE5countERKS2_:

0000000000000000 <_ZNK4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE5countERKS2_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #64]
   8:	str	x19, [sp, #80]
   c:	add	x29, sp, #0x40
  10:	ldr	x1, [x1]
  14:	add	x8, sp, #0x20
  18:	mov	x19, x0
  1c:	bl	0 <_ZNK4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE5countERKS2_>
  20:	ldp	x10, x8, [x19]
  24:	ldr	w9, [x19, #24]
  28:	add	x0, sp, #0x20
  2c:	mov	x1, sp
  30:	stp	x19, x10, [sp]
  34:	add	x8, x8, x9, lsl #4
  38:	stp	x8, x8, [sp, #16]
  3c:	bl	0 <_ZNK4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE5countERKS2_>
  40:	ldr	x19, [sp, #80]
  44:	ldp	x29, x30, [sp, #64]
  48:	mvn	w8, w0
  4c:	and	x0, x8, #0x1
  50:	add	sp, sp, #0x60
  54:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_11InstructionELb1EE9push_backERKS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_11InstructionELb1EE9push_backERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	4c <_ZN4llvm23SmallVectorTemplateBaseIPNS_11InstructionELb1EE9push_backERKS2_+0x4c>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	ldr	x10, [x20]
  28:	str	x10, [x9, w8, uxtw #3]
  2c:	ldp	w8, w9, [x19, #8]
  30:	cmp	w8, w9
  34:	b.cs	68 <_ZN4llvm23SmallVectorTemplateBaseIPNS_11InstructionELb1EE9push_backERKS2_+0x68>  // b.hs, b.nlast
  38:	add	w8, w8, #0x1
  3c:	str	w8, [x19, #8]
  40:	ldp	x20, x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	ret
  4c:	add	x1, x19, #0x10
  50:	mov	w3, #0x8                   	// #8
  54:	mov	x0, x19
  58:	mov	x2, xzr
  5c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  60:	ldr	w8, [x19, #8]
  64:	b	20 <_ZN4llvm23SmallVectorTemplateBaseIPNS_11InstructionELb1EE9push_backERKS2_+0x20>
  68:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_11InstructionELb1EE9push_backERKS2_>
  6c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_11InstructionELb1EE9push_backERKS2_>
  70:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_11InstructionELb1EE9push_backERKS2_>
  74:	add	x0, x0, #0x0
  78:	add	x1, x1, #0x0
  7c:	add	x3, x3, #0x0
  80:	mov	w2, #0x43                  	// #67
  84:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_:

0000000000000000 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #80]
   8:	str	x21, [sp, #96]
   c:	stp	x20, x19, [sp, #112]
  10:	add	x29, sp, #0x50
  14:	ldr	x8, [x1]
  18:	sub	x9, x29, #0x10
  1c:	mov	x20, x1
  20:	add	x2, x9, #0x8
  24:	stur	x8, [x29, #-16]
  28:	add	x8, sp, #0x18
  2c:	sub	x1, x29, #0x10
  30:	mov	x19, x0
  34:	stur	wzr, [x29, #-8]
  38:	bl	0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_>
  3c:	ldp	x8, x9, [sp, #24]
  40:	ldr	x8, [x8]
  44:	cmp	x8, x9
  48:	b.ne	f0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_+0xf0>  // b.any
  4c:	ldrb	w8, [sp, #56]
  50:	ldr	x21, [sp, #40]
  54:	cbz	w8, 94 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_+0x94>
  58:	ldr	x8, [x20]
  5c:	stp	xzr, xzr, [sp, #8]
  60:	add	x20, x19, #0x20
  64:	str	x8, [sp]
  68:	ldp	x1, x8, [x19, #40]
  6c:	cmp	x1, x8
  70:	b.eq	a0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_+0xa0>  // b.none
  74:	ldr	x8, [sp, #16]
  78:	ldr	q0, [sp]
  7c:	str	x8, [x1, #16]
  80:	str	q0, [x1]
  84:	ldr	x8, [x19, #40]
  88:	add	x9, x8, #0x18
  8c:	str	x9, [x19, #40]
  90:	b	b0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_+0xb0>
  94:	ldr	w9, [x21, #8]
  98:	ldr	x8, [x19, #32]
  9c:	b	d0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_+0xd0>
  a0:	mov	x2, sp
  a4:	mov	x0, x20
  a8:	bl	0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_>
  ac:	ldr	x9, [x19, #40]
  b0:	ldr	x8, [x20]
  b4:	mov	w10, #0xaaab                	// #43691
  b8:	movk	w10, #0xaaaa, lsl #16
  bc:	sub	x9, x9, x8
  c0:	lsr	x9, x9, #3
  c4:	mul	w9, w9, w10
  c8:	sub	w9, w9, #0x1
  cc:	str	w9, [x21, #8]
  d0:	ldp	x20, x19, [sp, #112]
  d4:	ldr	x21, [sp, #96]
  d8:	ldp	x29, x30, [sp, #80]
  dc:	mov	w10, #0x18                  	// #24
  e0:	umaddl	x8, w9, w10, x8
  e4:	add	x0, x8, #0x8
  e8:	add	sp, sp, #0x80
  ec:	ret
  f0:	adrp	x0, 0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_>
  f4:	adrp	x1, 0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_>
  f8:	adrp	x3, 0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_>
  fc:	add	x0, x0, #0x0
 100:	add	x1, x1, #0x0
 104:	add	x3, x3, #0x0
 108:	mov	w2, #0x4b9                 	// #1209
 10c:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6lookupERKS2_:

0000000000000000 <_ZNK4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6lookupERKS2_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #64]
   8:	str	x19, [sp, #80]
   c:	add	x29, sp, #0x40
  10:	ldr	x1, [x1]
  14:	add	x8, sp, #0x20
  18:	mov	x19, x0
  1c:	bl	0 <_ZNK4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6lookupERKS2_>
  20:	ldp	x10, x8, [x19]
  24:	ldr	w9, [x19, #24]
  28:	add	x0, sp, #0x20
  2c:	mov	x1, sp
  30:	stp	x19, x10, [sp]
  34:	add	x8, x8, x9, lsl #4
  38:	stp	x8, x8, [sp, #16]
  3c:	bl	0 <_ZNK4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6lookupERKS2_>
  40:	tbz	w0, #0, 50 <_ZNK4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6lookupERKS2_+0x50>
  44:	mov	x0, xzr
  48:	mov	x1, xzr
  4c:	b	78 <_ZNK4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6lookupERKS2_+0x78>
  50:	ldp	x8, x9, [sp, #32]
  54:	ldr	x8, [x8]
  58:	cmp	x8, x9
  5c:	b.ne	88 <_ZNK4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6lookupERKS2_+0x88>  // b.any
  60:	ldr	x8, [sp, #48]
  64:	ldr	x9, [x19, #32]
  68:	mov	w10, #0x18                  	// #24
  6c:	ldr	w8, [x8, #8]
  70:	madd	x8, x8, x10, x9
  74:	ldp	x0, x1, [x8, #8]
  78:	ldr	x19, [sp, #80]
  7c:	ldp	x29, x30, [sp, #64]
  80:	add	sp, sp, #0x60
  84:	ret
  88:	adrp	x0, 0 <_ZNK4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6lookupERKS2_>
  8c:	adrp	x1, 0 <_ZNK4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6lookupERKS2_>
  90:	adrp	x3, 0 <_ZNK4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6lookupERKS2_>
  94:	add	x0, x0, #0x0
  98:	add	x1, x1, #0x0
  9c:	add	x3, x3, #0x0
  a0:	mov	w2, #0x4b9                 	// #1209
  a4:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm5Value18user_iterator_implINS_4UserEEdeEv:

0000000000000000 <_ZNK4llvm5Value18user_iterator_implINS_4UserEEdeEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x0, [x0]
   c:	cbz	x0, 18 <_ZNK4llvm5Value18user_iterator_implINS_4UserEEdeEv+0x18>
  10:	ldp	x29, x30, [sp], #16
  14:	b	0 <_ZNK4llvm3Use7getUserEv>
  18:	adrp	x0, 0 <_ZNK4llvm5Value18user_iterator_implINS_4UserEEdeEv>
  1c:	adrp	x1, 0 <_ZNK4llvm5Value18user_iterator_implINS_4UserEEdeEv>
  20:	adrp	x3, 0 <_ZNK4llvm5Value18user_iterator_implINS_4UserEEdeEv>
  24:	add	x0, x0, #0x0
  28:	add	x1, x1, #0x0
  2c:	add	x3, x3, #0x0
  30:	mov	w2, #0x99                  	// #153
  34:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm4User10getOperandEj:

0000000000000000 <_ZNK4llvm4User10getOperandEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w9, [x0, #20]
   c:	and	x8, x9, #0xfffffff
  10:	cmp	w8, w1
  14:	b.ls	44 <_ZNK4llvm4User10getOperandEj+0x44>  // b.plast
  18:	tbnz	w9, #30, 2c <_ZNK4llvm4User10getOperandEj+0x2c>
  1c:	mov	w9, #0x18                  	// #24
  20:	mneg	x8, x8, x9
  24:	add	x8, x0, x8
  28:	b	30 <_ZNK4llvm4User10getOperandEj+0x30>
  2c:	ldur	x8, [x0, #-8]
  30:	mov	w9, #0x18                  	// #24
  34:	umull	x9, w1, w9
  38:	ldr	x0, [x8, x9]
  3c:	ldp	x29, x30, [sp], #16
  40:	ret
  44:	adrp	x0, 0 <_ZNK4llvm4User10getOperandEj>
  48:	adrp	x1, 0 <_ZNK4llvm4User10getOperandEj>
  4c:	adrp	x3, 0 <_ZNK4llvm4User10getOperandEj>
  50:	add	x0, x0, #0x0
  54:	add	x1, x1, #0x0
  58:	add	x3, x3, #0x0
  5c:	mov	w2, #0xaa                  	// #170
  60:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEC2EPNS_11InstructionEPNS_6MDNodeENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEC2EPNS_11InstructionEPNS_6MDNodeENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x23, x0
  18:	mov	x0, x1
  1c:	mov	x19, x4
  20:	mov	x20, x3
  24:	mov	x21, x2
  28:	mov	x22, x1
  2c:	bl	0 <_ZNK4llvm5Value10getContextEv>
  30:	mov	w8, #0x200                 	// #512
  34:	stp	x0, x21, [x23, #24]
  38:	str	wzr, [x23, #40]
  3c:	strb	wzr, [x23, #46]
  40:	stp	x20, x19, [x23, #48]
  44:	stp	xzr, xzr, [x23, #8]
  48:	strh	w8, [x23, #44]
  4c:	str	xzr, [x23]
  50:	mov	x0, x23
  54:	mov	x1, x22
  58:	ldp	x20, x19, [sp, #48]
  5c:	ldp	x22, x21, [sp, #32]
  60:	ldr	x23, [sp, #16]
  64:	ldp	x29, x30, [sp], #64
  68:	b	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEC2EPNS_11InstructionEPNS_6MDNodeENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE>

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE13CreateIntCastEPNS_5ValueEPNS_4TypeEbRKNS_5TwineE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE13CreateIntCastEPNS_5ValueEPNS_4TypeEbRKNS_5TwineE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #32]
   8:	str	x23, [sp, #48]
   c:	stp	x22, x21, [sp, #64]
  10:	stp	x20, x19, [sp, #80]
  14:	add	x29, sp, #0x20
  18:	ldr	x8, [x1]
  1c:	mov	x19, x1
  20:	cmp	x8, x2
  24:	b.eq	90 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE13CreateIntCastEPNS_5ValueEPNS_4TypeEbRKNS_5TwineE+0x90>  // b.none
  28:	ldrb	w8, [x19, #16]
  2c:	mov	w23, w3
  30:	mov	x22, x2
  34:	cmp	w8, #0x10
  38:	b.ls	ac <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE13CreateIntCastEPNS_5ValueEPNS_4TypeEbRKNS_5TwineE+0xac>  // b.plast
  3c:	adrp	x1, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE13CreateIntCastEPNS_5ValueEPNS_4TypeEbRKNS_5TwineE>
  40:	mov	x21, x0
  44:	add	x1, x1, #0x0
  48:	add	x0, sp, #0x8
  4c:	mov	x20, x4
  50:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE13CreateIntCastEPNS_5ValueEPNS_4TypeEbRKNS_5TwineE>
  54:	and	w2, w23, #0x1
  58:	add	x3, sp, #0x8
  5c:	mov	x0, x19
  60:	mov	x1, x22
  64:	mov	x4, xzr
  68:	bl	0 <_ZN4llvm8CastInst17CreateIntegerCastEPNS_5ValueEPNS_4TypeEbRKNS_5TwineEPNS_11InstructionE>
  6c:	ldp	x3, x4, [x21, #8]
  70:	mov	x19, x0
  74:	mov	x0, x21
  78:	mov	x1, x19
  7c:	mov	x2, x20
  80:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE13CreateIntCastEPNS_5ValueEPNS_4TypeEbRKNS_5TwineE>
  84:	mov	x0, x21
  88:	mov	x1, x19
  8c:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE13CreateIntCastEPNS_5ValueEPNS_4TypeEbRKNS_5TwineE>
  90:	mov	x0, x19
  94:	ldp	x20, x19, [sp, #80]
  98:	ldp	x22, x21, [sp, #64]
  9c:	ldr	x23, [sp, #48]
  a0:	ldp	x29, x30, [sp, #32]
  a4:	add	sp, sp, #0x60
  a8:	ret
  ac:	and	w2, w23, #0x1
  b0:	mov	x0, x19
  b4:	mov	x1, x22
  b8:	ldp	x20, x19, [sp, #80]
  bc:	ldp	x22, x21, [sp, #64]
  c0:	ldr	x23, [sp, #48]
  c4:	ldp	x29, x30, [sp, #32]
  c8:	add	sp, sp, #0x60
  cc:	b	0 <_ZN4llvm12ConstantExpr14getIntegerCastEPNS_8ConstantEPNS_4TypeEb>

Disassembly of section .text._ZN4llvm5TwineC2EPKc:

0000000000000000 <_ZN4llvm5TwineC2EPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x101                 	// #257
   c:	stp	xzr, xzr, [x0]
  10:	strh	w8, [x0, #16]
  14:	ldrb	w8, [x1]
  18:	cbz	w8, 28 <_ZN4llvm5TwineC2EPKc+0x28>
  1c:	mov	w8, #0x3                   	// #3
  20:	str	x1, [x0]
  24:	b	2c <_ZN4llvm5TwineC2EPKc+0x2c>
  28:	mov	w8, #0x1                   	// #1
  2c:	strb	w8, [x0, #16]
  30:	bl	0 <_ZN4llvm5TwineC2EPKc>
  34:	tbz	w0, #0, 40 <_ZN4llvm5TwineC2EPKc+0x40>
  38:	ldp	x29, x30, [sp], #16
  3c:	ret
  40:	adrp	x0, 0 <_ZN4llvm5TwineC2EPKc>
  44:	adrp	x1, 0 <_ZN4llvm5TwineC2EPKc>
  48:	adrp	x3, 0 <_ZN4llvm5TwineC2EPKc>
  4c:	add	x0, x0, #0x0
  50:	add	x1, x1, #0x0
  54:	add	x3, x3, #0x0
  58:	mov	w2, #0x112                 	// #274
  5c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_9TruncInstEE5eraseEPKS2_:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_9TruncInstEE5eraseEPKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x9, [x0]
  10:	cmp	x9, x1
  14:	b.hi	6c <_ZN4llvm15SmallVectorImplIPNS_9TruncInstEE5eraseEPKS2_+0x6c>  // b.pmore
  18:	ldr	w8, [x0, #8]
  1c:	mov	x19, x0
  20:	mov	x20, x1
  24:	add	x9, x9, x8, lsl #3
  28:	cmp	x9, x1
  2c:	b.ls	8c <_ZN4llvm15SmallVectorImplIPNS_9TruncInstEE5eraseEPKS2_+0x8c>  // b.plast
  30:	add	x1, x20, #0x8
  34:	subs	x2, x9, x1
  38:	b.eq	48 <_ZN4llvm15SmallVectorImplIPNS_9TruncInstEE5eraseEPKS2_+0x48>  // b.none
  3c:	mov	x0, x20
  40:	bl	0 <memmove>
  44:	ldr	w8, [x19, #8]
  48:	ldr	w9, [x19, #12]
  4c:	sub	x8, x8, #0x1
  50:	cmp	x8, x9
  54:	b.hi	ac <_ZN4llvm15SmallVectorImplIPNS_9TruncInstEE5eraseEPKS2_+0xac>  // b.pmore
  58:	str	w8, [x19, #8]
  5c:	mov	x0, x20
  60:	ldp	x20, x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	ret
  6c:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPNS_9TruncInstEE5eraseEPKS2_>
  70:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPNS_9TruncInstEE5eraseEPKS2_>
  74:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPNS_9TruncInstEE5eraseEPKS2_>
  78:	add	x0, x0, #0x0
  7c:	add	x1, x1, #0x0
  80:	add	x3, x3, #0x0
  84:	mov	w2, #0x1b6                 	// #438
  88:	bl	0 <__assert_fail>
  8c:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPNS_9TruncInstEE5eraseEPKS2_>
  90:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPNS_9TruncInstEE5eraseEPKS2_>
  94:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPNS_9TruncInstEE5eraseEPKS2_>
  98:	add	x0, x0, #0x0
  9c:	add	x1, x1, #0x0
  a0:	add	x3, x3, #0x0
  a4:	mov	w2, #0x1b7                 	// #439
  a8:	bl	0 <__assert_fail>
  ac:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPNS_9TruncInstEE5eraseEPKS2_>
  b0:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPNS_9TruncInstEE5eraseEPKS2_>
  b4:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPNS_9TruncInstEE5eraseEPKS2_>
  b8:	add	x0, x0, #0x0
  bc:	add	x1, x1, #0x0
  c0:	add	x3, x3, #0x0
  c4:	mov	w2, #0x43                  	// #67
  c8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_9TruncInstELb1EE9push_backERKS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_9TruncInstELb1EE9push_backERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	4c <_ZN4llvm23SmallVectorTemplateBaseIPNS_9TruncInstELb1EE9push_backERKS2_+0x4c>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	ldr	x10, [x20]
  28:	str	x10, [x9, w8, uxtw #3]
  2c:	ldp	w8, w9, [x19, #8]
  30:	cmp	w8, w9
  34:	b.cs	68 <_ZN4llvm23SmallVectorTemplateBaseIPNS_9TruncInstELb1EE9push_backERKS2_+0x68>  // b.hs, b.nlast
  38:	add	w8, w8, #0x1
  3c:	str	w8, [x19, #8]
  40:	ldp	x20, x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	ret
  4c:	add	x1, x19, #0x10
  50:	mov	w3, #0x8                   	// #8
  54:	mov	x0, x19
  58:	mov	x2, xzr
  5c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  60:	ldr	w8, [x19, #8]
  64:	b	20 <_ZN4llvm23SmallVectorTemplateBaseIPNS_9TruncInstELb1EE9push_backERKS2_+0x20>
  68:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_9TruncInstELb1EE9push_backERKS2_>
  6c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_9TruncInstELb1EE9push_backERKS2_>
  70:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_9TruncInstELb1EE9push_backERKS2_>
  74:	add	x0, x0, #0x0
  78:	add	x1, x1, #0x0
  7c:	add	x3, x3, #0x0
  80:	mov	w2, #0x43                  	// #67
  84:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #32]
   8:	str	x25, [sp, #48]
   c:	stp	x24, x23, [sp, #64]
  10:	stp	x22, x21, [sp, #80]
  14:	stp	x20, x19, [sp, #96]
  18:	add	x29, sp, #0x20
  1c:	mov	x21, x5
  20:	mov	x20, x4
  24:	mov	x23, x3
  28:	mov	x24, x2
  2c:	mov	w25, w1
  30:	mov	x19, x0
  34:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE>
  38:	mov	x22, x0
  3c:	cbnz	x0, a8 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0xa8>
  40:	add	x0, sp, #0x8
  44:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE>
  48:	add	x3, sp, #0x8
  4c:	mov	w0, w25
  50:	mov	x1, x24
  54:	mov	x2, x23
  58:	mov	x4, xzr
  5c:	bl	0 <_ZN4llvm14BinaryOperator6CreateENS_11Instruction9BinaryOpsEPNS_5ValueES4_RKNS_5TwineEPS1_>
  60:	mov	x22, x0
  64:	str	x0, [sp, #8]
  68:	add	x0, sp, #0x8
  6c:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE>
  70:	tbz	w0, #0, 88 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0x88>
  74:	ldr	w3, [x19, #40]
  78:	mov	x0, x19
  7c:	mov	x1, x22
  80:	mov	x2, x21
  84:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE>
  88:	ldp	x3, x4, [x19, #8]
  8c:	mov	x0, x19
  90:	mov	x1, x22
  94:	mov	x2, x20
  98:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE>
  9c:	mov	x0, x19
  a0:	mov	x1, x22
  a4:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE>
  a8:	mov	x0, x22
  ac:	ldp	x20, x19, [sp, #96]
  b0:	ldp	x22, x21, [sp, #80]
  b4:	ldp	x24, x23, [sp, #64]
  b8:	ldr	x25, [sp, #48]
  bc:	ldp	x29, x30, [sp, #32]
  c0:	add	sp, sp, #0x70
  c4:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_9TruncInstEE12pop_back_valEv:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_9TruncInstEE12pop_back_valEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #8]
   c:	cbz	w8, 3c <_ZN4llvm15SmallVectorImplIPNS_9TruncInstEE12pop_back_valEv+0x3c>
  10:	ldr	w10, [x0, #12]
  14:	sub	x9, x8, #0x1
  18:	cmp	x9, x10
  1c:	b.hi	5c <_ZN4llvm15SmallVectorImplIPNS_9TruncInstEE12pop_back_valEv+0x5c>  // b.pmore
  20:	ldr	x10, [x0]
  24:	add	x8, x10, x8, lsl #3
  28:	ldur	x8, [x8, #-8]
  2c:	str	w9, [x0, #8]
  30:	mov	x0, x8
  34:	ldp	x29, x30, [sp], #16
  38:	ret
  3c:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPNS_9TruncInstEE12pop_back_valEv>
  40:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPNS_9TruncInstEE12pop_back_valEv>
  44:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPNS_9TruncInstEE12pop_back_valEv>
  48:	add	x0, x0, #0x0
  4c:	add	x1, x1, #0x0
  50:	add	x3, x3, #0x0
  54:	mov	w2, #0xa7                  	// #167
  58:	bl	0 <__assert_fail>
  5c:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPNS_9TruncInstEE12pop_back_valEv>
  60:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPNS_9TruncInstEE12pop_back_valEv>
  64:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPNS_9TruncInstEE12pop_back_valEv>
  68:	add	x0, x0, #0x0
  6c:	add	x1, x1, #0x0
  70:	add	x3, x3, #0x0
  74:	mov	w2, #0x43                  	// #67
  78:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	ldrb	w9, [x0, #16]
   4:	ldrb	w8, [x0, #17]
   8:	cmp	w9, #0x1
   c:	b.hi	1c <_ZNK4llvm5Twine7isValidEv+0x1c>  // b.pmore
  10:	cmp	w8, #0x1
  14:	b.ne	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.any
  18:	b	80 <_ZNK4llvm5Twine7isValidEv+0x80>
  1c:	cbz	w8, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  20:	cmp	w8, #0x1
  24:	b.ne	38 <_ZNK4llvm5Twine7isValidEv+0x38>  // b.any
  28:	cmp	w9, #0x2
  2c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  30:	mov	w8, #0x1                   	// #1
  34:	b	40 <_ZNK4llvm5Twine7isValidEv+0x40>
  38:	cmp	w9, #0x2
  3c:	b.ne	58 <_ZNK4llvm5Twine7isValidEv+0x58>  // b.any
  40:	ldr	x9, [x0]
  44:	ldrb	w10, [x9, #16]
  48:	cbz	w10, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  4c:	ldrb	w9, [x9, #17]
  50:	cmp	w9, #0x1
  54:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  58:	cmp	w8, #0x2
  5c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  60:	ldr	x8, [x0, #8]
  64:	ldrb	w9, [x8, #16]
  68:	cbz	w9, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  6c:	ldrb	w8, [x8, #17]
  70:	cmp	w8, #0x1
  74:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  78:	mov	w0, wzr
  7c:	ret
  80:	mov	w0, #0x1                   	// #1
  84:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsENS_9StringRefE:

0000000000000000 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x20, x0
  10:	ldp	x8, x0, [x0, #16]
  14:	mov	x19, x2
  18:	sub	x8, x8, x0
  1c:	cmp	x2, x8
  20:	b.ls	38 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x38>  // b.plast
  24:	mov	x0, x20
  28:	mov	x2, x19
  2c:	ldp	x20, x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  38:	cbz	x19, 50 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x50>
  3c:	mov	x2, x19
  40:	bl	0 <memcpy>
  44:	ldr	x8, [x20, #24]
  48:	add	x8, x8, x19
  4c:	str	x8, [x20, #24]
  50:	mov	x0, x20
  54:	ldp	x20, x19, [sp, #16]
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E5clearEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E5clearEv>:
   0:	ldr	x9, [x0]
   4:	ldr	w8, [x0, #16]
   8:	add	x9, x9, #0x1
   c:	str	x9, [x0]
  10:	cbnz	w8, 1c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E5clearEv+0x1c>
  14:	ldr	w9, [x0, #20]
  18:	cbz	w9, 54 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E5clearEv+0x54>
  1c:	ldr	w9, [x0, #24]
  20:	cmp	w9, w8, lsl #2
  24:	b.ls	34 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E5clearEv+0x34>  // b.plast
  28:	cmp	w9, #0x41
  2c:	b.cc	34 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E5clearEv+0x34>  // b.lo, b.ul, b.last
  30:	b	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E5clearEv>
  34:	cbz	w9, 50 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E5clearEv+0x50>
  38:	ldr	x8, [x0, #8]
  3c:	lsl	x9, x9, #4
  40:	mov	x10, #0xfffffffffffffff8    	// #-8
  44:	subs	x9, x9, #0x10
  48:	str	x10, [x8], #16
  4c:	b.ne	44 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E5clearEv+0x44>  // b.any
  50:	str	xzr, [x0, #16]
  54:	ret

Disassembly of section .text._ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE16shrink_and_clearEv:

0000000000000000 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE16shrink_and_clearEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	w9, [x0, #16]
  10:	ldr	w8, [x0, #24]
  14:	mov	x19, x0
  18:	cbz	w9, 44 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE16shrink_and_clearEv+0x44>
  1c:	sub	w9, w9, #0x1
  20:	mov	w10, #0x21                  	// #33
  24:	clz	w9, w9
  28:	mov	w11, #0x1                   	// #1
  2c:	sub	w9, w10, w9
  30:	lsl	w9, w11, w9
  34:	cmp	w9, #0x40
  38:	mov	w10, #0x40                  	// #64
  3c:	csel	w20, w9, w10, gt
  40:	b	48 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE16shrink_and_clearEv+0x48>
  44:	mov	w20, wzr
  48:	cmp	w20, w8
  4c:	b.ne	60 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE16shrink_and_clearEv+0x60>  // b.any
  50:	mov	x0, x19
  54:	ldp	x20, x19, [sp, #16]
  58:	ldp	x29, x30, [sp], #32
  5c:	b	0 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE16shrink_and_clearEv>
  60:	ldr	x0, [x19, #8]
  64:	bl	0 <_ZdlPv>
  68:	mov	x0, x19
  6c:	mov	w1, w20
  70:	ldp	x20, x19, [sp, #16]
  74:	ldp	x29, x30, [sp], #32
  78:	b	0 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE16shrink_and_clearEv>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E9initEmptyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E9initEmptyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w9, [x0, #24]
   c:	str	xzr, [x0, #16]
  10:	sub	w8, w9, #0x1
  14:	tst	w9, w8
  18:	b.ne	40 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E9initEmptyEv+0x40>  // b.any
  1c:	cbz	w9, 38 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E9initEmptyEv+0x38>
  20:	ldr	x8, [x0, #8]
  24:	lsl	x9, x9, #4
  28:	mov	x10, #0xfffffffffffffff8    	// #-8
  2c:	subs	x9, x9, #0x10
  30:	str	x10, [x8], #16
  34:	b.ne	2c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E9initEmptyEv+0x2c>  // b.any
  38:	ldp	x29, x30, [sp], #16
  3c:	ret
  40:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E9initEmptyEv>
  44:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E9initEmptyEv>
  48:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E9initEmptyEv>
  4c:	add	x0, x0, #0x0
  50:	add	x1, x1, #0x0
  54:	add	x3, x3, #0x0
  58:	mov	w2, #0x15c                 	// #348
  5c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4initEj:

0000000000000000 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4initEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4initEj>
  14:	str	w0, [x19, #24]
  18:	cbz	w0, 3c <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4initEj+0x3c>
  1c:	mov	w8, w0
  20:	lsl	x0, x8, #4
  24:	bl	0 <_Znwm>
  28:	str	x0, [x19, #8]
  2c:	mov	x0, x19
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #32
  38:	b	0 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4initEj>
  3c:	stp	xzr, xzr, [x19, #8]
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E31getMinBucketToReserveForEntriesEj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E31getMinBucketToReserveForEntriesEj>:
   0:	cbz	w1, 40 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E31getMinBucketToReserveForEntriesEj+0x40>
   4:	mov	w9, #0xaaab                	// #43691
   8:	lsl	w8, w1, #2
   c:	movk	w9, #0xaaaa, lsl #16
  10:	umull	x8, w8, w9
  14:	lsr	x8, x8, #33
  18:	add	w8, w8, #0x1
  1c:	orr	x8, x8, x8, lsr #1
  20:	orr	x8, x8, x8, lsr #2
  24:	orr	x8, x8, x8, lsr #4
  28:	orr	x8, x8, x8, lsr #8
  2c:	orr	x8, x8, x8, lsr #16
  30:	lsr	x9, x8, #32
  34:	orr	w8, w9, w8
  38:	add	w0, w8, #0x1
  3c:	ret
  40:	mov	w0, wzr
  44:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E11try_emplaceIJRKjEEESt4pairINS_16DenseMapIteratorIS3_jS5_S8_Lb0EEEbERKS3_DpOT_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E11try_emplaceIJRKjEEESt4pairINS_16DenseMapIteratorIS3_jS5_S8_Lb0EEEbERKS3_DpOT_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	mov	x21, x2
  18:	add	x2, sp, #0x8
  1c:	mov	x22, x1
  20:	mov	x20, x0
  24:	mov	x19, x8
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E11try_emplaceIJRKjEEESt4pairINS_16DenseMapIteratorIS3_jS5_S8_Lb0EEEbERKS3_DpOT_>
  2c:	ldr	x3, [sp, #8]
  30:	tbz	w0, #0, 3c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E11try_emplaceIJRKjEEESt4pairINS_16DenseMapIteratorIS3_jS5_S8_Lb0EEEbERKS3_DpOT_+0x3c>
  34:	mov	w8, wzr
  38:	b	64 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E11try_emplaceIJRKjEEESt4pairINS_16DenseMapIteratorIS3_jS5_S8_Lb0EEEbERKS3_DpOT_+0x64>
  3c:	mov	x0, x20
  40:	mov	x1, x22
  44:	mov	x2, x22
  48:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E11try_emplaceIJRKjEEESt4pairINS_16DenseMapIteratorIS3_jS5_S8_Lb0EEEbERKS3_DpOT_>
  4c:	ldr	x8, [x22]
  50:	mov	x3, x0
  54:	str	x8, [x0]
  58:	ldr	w8, [x21]
  5c:	str	w8, [x0, #8]
  60:	mov	w8, #0x1                   	// #1
  64:	ldr	w9, [x20, #24]
  68:	ldp	x11, x10, [x20]
  6c:	strb	w8, [x19, #32]
  70:	ldp	x22, x21, [sp, #32]
  74:	ldp	x29, x30, [sp, #16]
  78:	add	x9, x10, x9, lsl #4
  7c:	stp	x20, x11, [x19]
  80:	stp	x3, x9, [x19, #16]
  84:	ldp	x20, x19, [sp, #48]
  88:	add	sp, sp, #0x40
  8c:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cbz	w8, 4c <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x4c>
  10:	ldr	x9, [x1]
  14:	orr	x10, x9, #0x8
  18:	cmn	x10, #0x8
  1c:	b.eq	b0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0xb0>  // b.none
  20:	ldr	x10, [x0, #8]
  24:	ubfx	x11, x9, #4, #28
  28:	eor	w12, w11, w9, lsr #9
  2c:	sub	w11, w8, #0x1
  30:	and	w12, w12, w11
  34:	add	x8, x10, w12, uxtw #4
  38:	ldr	x14, [x8]
  3c:	cmp	x14, x9
  40:	b.ne	60 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x60>  // b.any
  44:	mov	w0, #0x1                   	// #1
  48:	b	54 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x54>
  4c:	mov	x8, xzr
  50:	mov	w0, wzr
  54:	str	x8, [x2]
  58:	ldp	x29, x30, [sp], #16
  5c:	ret
  60:	mov	x13, xzr
  64:	mov	w15, #0x1                   	// #1
  68:	mov	w0, #0x1                   	// #1
  6c:	cmn	x14, #0x8
  70:	b.eq	a0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0xa0>  // b.none
  74:	cmn	x14, #0x10
  78:	add	w12, w12, w15
  7c:	ccmp	x13, #0x0, #0x0, eq  // eq = none
  80:	and	w12, w12, w11
  84:	csel	x13, x13, x8, ne  // ne = any
  88:	add	x8, x10, w12, uxtw #4
  8c:	ldr	x14, [x8]
  90:	add	w15, w15, #0x1
  94:	cmp	x14, x9
  98:	b.eq	54 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x54>  // b.none
  9c:	b	6c <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x6c>
  a0:	cmp	x13, #0x0
  a4:	mov	w0, wzr
  a8:	csel	x8, x8, x13, eq  // eq = none
  ac:	b	54 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x54>
  b0:	adrp	x0, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
  b4:	adrp	x1, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
  b8:	adrp	x3, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
  bc:	add	x0, x0, #0x0
  c0:	add	x1, x1, #0x0
  c4:	add	x3, x3, #0x0
  c8:	mov	w2, #0x252                 	// #594
  cc:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldr	w8, [x0, #16]
  14:	ldr	w1, [x0, #24]
  18:	ldr	x9, [x0]
  1c:	mov	x20, x2
  20:	lsl	w10, w8, #2
  24:	add	w10, w10, #0x4
  28:	add	w11, w1, w1, lsl #1
  2c:	mov	x19, x0
  30:	add	x9, x9, #0x1
  34:	cmp	w10, w11
  38:	str	x9, [x0]
  3c:	b.cs	94 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x94>  // b.hs, b.nlast
  40:	ldr	w9, [x19, #20]
  44:	mvn	w8, w8
  48:	add	w8, w1, w8
  4c:	sub	w8, w8, w9
  50:	cmp	w8, w1, lsr #3
  54:	b.ls	98 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x98>  // b.plast
  58:	cbz	x3, b8 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0xb8>
  5c:	ldr	w8, [x19, #16]
  60:	add	w8, w8, #0x1
  64:	str	w8, [x19, #16]
  68:	ldr	x8, [x3]
  6c:	cmn	x8, #0x8
  70:	b.eq	80 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x80>  // b.none
  74:	ldr	w8, [x19, #20]
  78:	sub	w8, w8, #0x1
  7c:	str	w8, [x19, #20]
  80:	ldp	x20, x19, [sp, #32]
  84:	ldp	x29, x30, [sp, #16]
  88:	mov	x0, x3
  8c:	add	sp, sp, #0x30
  90:	ret
  94:	lsl	w1, w1, #1
  98:	mov	x0, x19
  9c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
  a0:	add	x2, sp, #0x8
  a4:	mov	x0, x19
  a8:	mov	x1, x20
  ac:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
  b0:	ldr	x3, [sp, #8]
  b4:	cbnz	x3, 5c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x5c>
  b8:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
  bc:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
  c0:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
  c4:	add	x0, x0, #0x0
  c8:	add	x1, x1, #0x0
  cc:	add	x3, x3, #0x0
  d0:	mov	w2, #0x22f                 	// #559
  d4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj:

0000000000000000 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	sub	w8, w1, #0x1
  14:	orr	x8, x8, x8, lsr #1
  18:	orr	x8, x8, x8, lsr #2
  1c:	orr	x8, x8, x8, lsr #4
  20:	orr	x8, x8, x8, lsr #8
  24:	orr	x8, x8, x8, lsr #16
  28:	lsr	x9, x8, #32
  2c:	orr	w8, w9, w8
  30:	add	w9, w8, #0x1
  34:	ldr	w21, [x0, #24]
  38:	ldr	x19, [x0, #8]
  3c:	cmp	w9, #0x40
  40:	mov	w9, #0x40                  	// #64
  44:	csinc	w8, w9, w8, ls  // ls = plast
  48:	mov	x20, x0
  4c:	str	w8, [x0, #24]
  50:	lsl	x0, x8, #4
  54:	bl	0 <_Znwm>
  58:	str	x0, [x20, #8]
  5c:	cbz	x19, 84 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x84>
  60:	add	x2, x19, x21, lsl #4
  64:	mov	x0, x20
  68:	mov	x1, x19
  6c:	bl	0 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>
  70:	mov	x0, x19
  74:	ldp	x20, x19, [sp, #32]
  78:	ldr	x21, [sp, #16]
  7c:	ldp	x29, x30, [sp], #48
  80:	b	0 <_ZdlPv>
  84:	mov	x0, x20
  88:	ldp	x20, x19, [sp, #32]
  8c:	ldr	x21, [sp, #16]
  90:	ldp	x29, x30, [sp], #48
  94:	b	0 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x2
  14:	mov	x20, x1
  18:	mov	x21, x0
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_>
  20:	cmp	x20, x19
  24:	b.eq	78 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0x78>  // b.none
  28:	ldr	x8, [x20]
  2c:	orr	x8, x8, #0x8
  30:	cmn	x8, #0x8
  34:	b.eq	6c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0x6c>  // b.none
  38:	add	x2, x29, #0x18
  3c:	mov	x0, x21
  40:	mov	x1, x20
  44:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_>
  48:	tbnz	w0, #0, 88 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0x88>
  4c:	ldr	x8, [x29, #24]
  50:	ldr	x9, [x20]
  54:	str	x9, [x8]
  58:	ldr	w9, [x20, #8]
  5c:	str	w9, [x8, #8]
  60:	ldr	w8, [x21, #16]
  64:	add	w8, w8, #0x1
  68:	str	w8, [x21, #16]
  6c:	add	x20, x20, #0x10
  70:	cmp	x19, x20
  74:	b.ne	28 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0x28>  // b.any
  78:	ldp	x20, x19, [sp, #32]
  7c:	ldr	x21, [sp, #16]
  80:	ldp	x29, x30, [sp], #48
  84:	ret
  88:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_>
  8c:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_>
  90:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_>
  94:	add	x0, x0, #0x0
  98:	add	x1, x1, #0x0
  9c:	add	x3, x3, #0x0
  a0:	mov	w2, #0x17a                 	// #378
  a4:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt6vectorISt4pairIPN4llvm11InstructionENS1_16TruncInstCombine4InfoEESaIS6_EE17_M_realloc_insertIJS6_EEEvN9__gnu_cxx17__normal_iteratorIPS6_S8_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairIPN4llvm11InstructionENS1_16TruncInstCombine4InfoEESaIS6_EE17_M_realloc_insertIJS6_EEEvN9__gnu_cxx17__normal_iteratorIPS6_S8_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x24, x2
  1c:	adrp	x2, 0 <_ZNSt6vectorISt4pairIPN4llvm11InstructionENS1_16TruncInstCombine4InfoEESaIS6_EE17_M_realloc_insertIJS6_EEEvN9__gnu_cxx17__normal_iteratorIPS6_S8_EEDpOT_>
  20:	mov	x21, x1
  24:	add	x2, x2, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	mov	x19, x0
  30:	bl	0 <_ZNSt6vectorISt4pairIPN4llvm11InstructionENS1_16TruncInstCombine4InfoEESaIS6_EE17_M_realloc_insertIJS6_EEEvN9__gnu_cxx17__normal_iteratorIPS6_S8_EEDpOT_>
  34:	ldp	x22, x25, [x19]
  38:	mov	x20, x0
  3c:	mov	x0, x19
  40:	mov	x1, x20
  44:	bl	0 <_ZNSt6vectorISt4pairIPN4llvm11InstructionENS1_16TruncInstCombine4InfoEESaIS6_EE17_M_realloc_insertIJS6_EEEvN9__gnu_cxx17__normal_iteratorIPS6_S8_EEDpOT_>
  48:	ldr	x8, [x24, #16]
  4c:	ldr	q0, [x24]
  50:	subs	x9, x21, x22
  54:	add	x9, x0, x9
  58:	mov	x23, x0
  5c:	str	x8, [x9, #16]
  60:	mov	x8, x0
  64:	str	q0, [x9]
  68:	b.eq	8c <_ZNSt6vectorISt4pairIPN4llvm11InstructionENS1_16TruncInstCombine4InfoEESaIS6_EE17_M_realloc_insertIJS6_EEEvN9__gnu_cxx17__normal_iteratorIPS6_S8_EEDpOT_+0x8c>  // b.none
  6c:	mov	x8, x23
  70:	mov	x9, x22
  74:	ldr	x10, [x9, #16]
  78:	ldr	q0, [x9], #24
  7c:	str	x10, [x8, #16]
  80:	cmp	x21, x9
  84:	str	q0, [x8], #24
  88:	b.ne	74 <_ZNSt6vectorISt4pairIPN4llvm11InstructionENS1_16TruncInstCombine4InfoEESaIS6_EE17_M_realloc_insertIJS6_EEEvN9__gnu_cxx17__normal_iteratorIPS6_S8_EEDpOT_+0x74>  // b.any
  8c:	cmp	x25, x21
  90:	add	x24, x8, #0x18
  94:	b.eq	b0 <_ZNSt6vectorISt4pairIPN4llvm11InstructionENS1_16TruncInstCombine4InfoEESaIS6_EE17_M_realloc_insertIJS6_EEEvN9__gnu_cxx17__normal_iteratorIPS6_S8_EEDpOT_+0xb0>  // b.none
  98:	ldr	x8, [x21, #16]
  9c:	ldr	q0, [x21], #24
  a0:	str	x8, [x24, #16]
  a4:	cmp	x25, x21
  a8:	str	q0, [x24], #24
  ac:	b.ne	98 <_ZNSt6vectorISt4pairIPN4llvm11InstructionENS1_16TruncInstCombine4InfoEESaIS6_EE17_M_realloc_insertIJS6_EEEvN9__gnu_cxx17__normal_iteratorIPS6_S8_EEDpOT_+0x98>  // b.any
  b0:	cbz	x22, bc <_ZNSt6vectorISt4pairIPN4llvm11InstructionENS1_16TruncInstCombine4InfoEESaIS6_EE17_M_realloc_insertIJS6_EEEvN9__gnu_cxx17__normal_iteratorIPS6_S8_EEDpOT_+0xbc>
  b4:	mov	x0, x22
  b8:	bl	0 <_ZdlPv>
  bc:	mov	w8, #0x18                  	// #24
  c0:	madd	x8, x20, x8, x23
  c4:	stp	x23, x24, [x19]
  c8:	str	x8, [x19, #16]
  cc:	ldp	x20, x19, [sp, #64]
  d0:	ldp	x22, x21, [sp, #48]
  d4:	ldp	x24, x23, [sp, #32]
  d8:	ldr	x25, [sp, #16]
  dc:	ldp	x29, x30, [sp], #80
  e0:	ret

Disassembly of section .text._ZNKSt6vectorISt4pairIPN4llvm11InstructionENS1_16TruncInstCombine4InfoEESaIS6_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorISt4pairIPN4llvm11InstructionENS1_16TruncInstCombine4InfoEESaIS6_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldp	x10, x9, [x0]
   c:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  10:	movk	x8, #0x555, lsl #48
  14:	sub	x9, x9, x10
  18:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  1c:	asr	x9, x9, #3
  20:	movk	x10, #0xaaab
  24:	mul	x9, x9, x10
  28:	sub	x10, x8, x9
  2c:	cmp	x10, x1
  30:	b.cc	60 <_ZNKSt6vectorISt4pairIPN4llvm11InstructionENS1_16TruncInstCombine4InfoEESaIS6_EE12_M_check_lenEmPKc+0x60>  // b.lo, b.ul, b.last
  34:	cmp	x9, x1
  38:	csel	x10, x1, x9, cc  // cc = lo, ul, last
  3c:	adds	x9, x10, x9
  40:	cset	w10, cs  // cs = hs, nlast
  44:	cmp	x9, x8
  48:	cset	w11, hi  // hi = pmore
  4c:	orr	w10, w10, w11
  50:	cmp	w10, #0x0
  54:	csel	x0, x8, x9, ne  // ne = any
  58:	ldp	x29, x30, [sp], #16
  5c:	ret
  60:	mov	x0, x2
  64:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt12_Vector_baseISt4pairIPN4llvm11InstructionENS1_16TruncInstCombine4InfoEESaIS6_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseISt4pairIPN4llvm11InstructionENS1_16TruncInstCombine4InfoEESaIS6_EE11_M_allocateEm>:
   0:	cbz	x1, 24 <_ZNSt12_Vector_baseISt4pairIPN4llvm11InstructionENS1_16TruncInstCombine4InfoEESaIS6_EE11_M_allocateEm+0x24>
   4:	mov	x8, #0x5555555555555555    	// #6148914691236517205
   8:	movk	x8, #0x5556
   c:	movk	x8, #0x555, lsl #48
  10:	cmp	x1, x8
  14:	b.cs	2c <_ZNSt12_Vector_baseISt4pairIPN4llvm11InstructionENS1_16TruncInstCombine4InfoEESaIS6_EE11_M_allocateEm+0x2c>  // b.hs, b.nlast
  18:	add	x8, x1, x1, lsl #1
  1c:	lsl	x0, x8, #3
  20:	b	0 <_Znwm>
  24:	mov	x0, xzr
  28:	ret
  2c:	stp	x29, x30, [sp, #-16]!
  30:	mov	x29, sp
  34:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E4findEPKS2_:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E4findEPKS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	str	x1, [sp, #8]
  14:	add	x1, sp, #0x8
  18:	mov	x2, sp
  1c:	mov	x20, x0
  20:	mov	x19, x8
  24:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E4findEPKS2_>
  28:	tbz	w0, #0, 44 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E4findEPKS2_+0x44>
  2c:	ldr	w9, [x20, #24]
  30:	ldp	x8, x10, [x20]
  34:	ldr	x11, [sp]
  38:	add	x9, x10, x9, lsl #4
  3c:	str	x11, [x19, #16]
  40:	b	54 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E4findEPKS2_+0x54>
  44:	ldr	w9, [x20, #24]
  48:	ldp	x8, x10, [x20]
  4c:	add	x9, x10, x9, lsl #4
  50:	str	x9, [x19, #16]
  54:	stp	x20, x8, [x19]
  58:	str	x9, [x19, #24]
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldp	x29, x30, [sp, #16]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZNK4llvm16DenseMapIteratorIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEELb1EEeqERKS8_:

0000000000000000 <_ZNK4llvm16DenseMapIteratorIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEELb1EEeqERKS8_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x8, [x0, #16]
   c:	cbz	x8, 20 <_ZNK4llvm16DenseMapIteratorIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEELb1EEeqERKS8_+0x20>
  10:	ldp	x9, x10, [x0]
  14:	ldr	x9, [x9]
  18:	cmp	x9, x10
  1c:	b.ne	98 <_ZNK4llvm16DenseMapIteratorIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEELb1EEeqERKS8_+0x98>  // b.any
  20:	ldr	x9, [x1, #16]
  24:	cbz	x9, 58 <_ZNK4llvm16DenseMapIteratorIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEELb1EEeqERKS8_+0x58>
  28:	ldp	x10, x11, [x1]
  2c:	ldr	x12, [x10]
  30:	cmp	x12, x11
  34:	b.eq	5c <_ZNK4llvm16DenseMapIteratorIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEELb1EEeqERKS8_+0x5c>  // b.none
  38:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEELb1EEeqERKS8_>
  3c:	adrp	x1, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEELb1EEeqERKS8_>
  40:	adrp	x3, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEELb1EEeqERKS8_>
  44:	add	x0, x0, #0x0
  48:	add	x1, x1, #0x0
  4c:	add	x3, x3, #0x0
  50:	mov	w2, #0x4c1                 	// #1217
  54:	bl	0 <__assert_fail>
  58:	ldr	x10, [x1]
  5c:	ldr	x11, [x0]
  60:	cmp	x11, x10
  64:	b.ne	78 <_ZNK4llvm16DenseMapIteratorIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEELb1EEeqERKS8_+0x78>  // b.any
  68:	cmp	x8, x9
  6c:	cset	w0, eq  // eq = none
  70:	ldp	x29, x30, [sp], #16
  74:	ret
  78:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEELb1EEeqERKS8_>
  7c:	adrp	x1, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEELb1EEeqERKS8_>
  80:	adrp	x3, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEELb1EEeqERKS8_>
  84:	add	x0, x0, #0x0
  88:	add	x1, x1, #0x0
  8c:	add	x3, x3, #0x0
  90:	mov	w2, #0x4c3                 	// #1219
  94:	bl	0 <__assert_fail>
  98:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEELb1EEeqERKS8_>
  9c:	adrp	x1, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEELb1EEeqERKS8_>
  a0:	adrp	x3, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEELb1EEeqERKS8_>
  a4:	add	x0, x0, #0x0
  a8:	add	x1, x1, #0x0
  ac:	add	x3, x3, #0x0
  b0:	mov	w2, #0x4c0                 	// #1216
  b4:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cbz	w8, 4c <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x4c>
  10:	ldr	x9, [x1]
  14:	orr	x10, x9, #0x8
  18:	cmn	x10, #0x8
  1c:	b.eq	b0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0xb0>  // b.none
  20:	ldr	x10, [x0, #8]
  24:	ubfx	x11, x9, #4, #28
  28:	eor	w12, w11, w9, lsr #9
  2c:	sub	w11, w8, #0x1
  30:	and	w12, w12, w11
  34:	add	x8, x10, w12, uxtw #4
  38:	ldr	x14, [x8]
  3c:	cmp	x14, x9
  40:	b.ne	60 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x60>  // b.any
  44:	mov	w0, #0x1                   	// #1
  48:	b	54 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x54>
  4c:	mov	x8, xzr
  50:	mov	w0, wzr
  54:	str	x8, [x2]
  58:	ldp	x29, x30, [sp], #16
  5c:	ret
  60:	mov	x13, xzr
  64:	mov	w15, #0x1                   	// #1
  68:	mov	w0, #0x1                   	// #1
  6c:	cmn	x14, #0x8
  70:	b.eq	a0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0xa0>  // b.none
  74:	cmn	x14, #0x10
  78:	add	w12, w12, w15
  7c:	ccmp	x13, #0x0, #0x0, eq  // eq = none
  80:	and	w12, w12, w11
  84:	csel	x13, x13, x8, ne  // ne = any
  88:	add	x8, x10, w12, uxtw #4
  8c:	ldr	x14, [x8]
  90:	add	w15, w15, #0x1
  94:	cmp	x14, x9
  98:	b.eq	54 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x54>  // b.none
  9c:	b	6c <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x6c>
  a0:	cmp	x13, #0x0
  a4:	mov	w0, wzr
  a8:	csel	x8, x8, x13, eq  // eq = none
  ac:	b	54 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x54>
  b0:	adrp	x0, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
  b4:	adrp	x1, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
  b8:	adrp	x3, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
  bc:	add	x0, x0, #0x0
  c0:	add	x1, x1, #0x0
  c4:	add	x3, x3, #0x0
  c8:	mov	w2, #0x252                 	// #594
  cc:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE:

0000000000000000 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x1, #40]
  10:	add	x9, x1, #0x18
  14:	add	x10, x8, #0x28
  18:	cmp	x9, x10
  1c:	stp	x8, x9, [x0, #8]
  20:	b.eq	68 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x68>  // b.none
  24:	ldr	x1, [x1, #48]
  28:	mov	x19, x0
  2c:	str	x1, [x29, #24]
  30:	cbz	x1, 40 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x40>
  34:	add	x0, x29, #0x18
  38:	mov	w2, #0x2                   	// #2
  3c:	bl	0 <_ZN4llvm16MetadataTracking5trackEPvRNS_8MetadataENS_12PointerUnionIJPNS_15MetadataAsValueEPS2_EEE>
  40:	add	x1, x29, #0x18
  44:	mov	x0, x19
  48:	bl	0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  4c:	ldr	x1, [x29, #24]
  50:	cbz	x1, 5c <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x5c>
  54:	add	x0, x29, #0x18
  58:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #32
  64:	ret
  68:	adrp	x0, 0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  6c:	adrp	x1, 0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  70:	adrp	x3, 0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  74:	add	x0, x0, #0x0
  78:	add	x1, x1, #0x0
  7c:	add	x3, x3, #0x0
  80:	mov	w2, #0x8e                  	// #142
  84:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm13TrackingMDRefaSEOS0_:

0000000000000000 <_ZN4llvm13TrackingMDRefaSEOS0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	cmp	x1, x0
  14:	b.eq	40 <_ZN4llvm13TrackingMDRefaSEOS0_+0x40>  // b.none
  18:	mov	x20, x1
  1c:	ldr	x1, [x19]
  20:	cbz	x1, 2c <_ZN4llvm13TrackingMDRefaSEOS0_+0x2c>
  24:	mov	x0, x19
  28:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  2c:	ldr	x8, [x20]
  30:	mov	x0, x19
  34:	mov	x1, x20
  38:	str	x8, [x19]
  3c:	bl	0 <_ZN4llvm13TrackingMDRefaSEOS0_>
  40:	mov	x0, x19
  44:	ldp	x20, x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZN4llvm13TrackingMDRef7retrackERS0_:

0000000000000000 <_ZN4llvm13TrackingMDRef7retrackERS0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x1
  10:	ldr	x1, [x0]
  14:	ldr	x8, [x19]
  18:	cmp	x1, x8
  1c:	b.ne	40 <_ZN4llvm13TrackingMDRef7retrackERS0_+0x40>  // b.any
  20:	cbz	x1, 34 <_ZN4llvm13TrackingMDRef7retrackERS0_+0x34>
  24:	mov	x2, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm16MetadataTracking7retrackEPvRNS_8MetadataES1_>
  30:	str	xzr, [x19]
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	ret
  40:	adrp	x0, 0 <_ZN4llvm13TrackingMDRef7retrackERS0_>
  44:	adrp	x1, 0 <_ZN4llvm13TrackingMDRef7retrackERS0_>
  48:	adrp	x3, 0 <_ZN4llvm13TrackingMDRef7retrackERS0_>
  4c:	add	x0, x0, #0x0
  50:	add	x1, x1, #0x0
  54:	add	x3, x3, #0x0
  58:	mov	w2, #0x5e                  	// #94
  5c:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm24IRBuilderDefaultInserter12InsertHelperEPNS_11InstructionERKNS_5TwineEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEE:

0000000000000000 <_ZNK4llvm24IRBuilderDefaultInserter12InsertHelperEPNS_11InstructionERKNS_5TwineEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x2
  14:	mov	x20, x1
  18:	cbz	x3, 38 <_ZNK4llvm24IRBuilderDefaultInserter12InsertHelperEPNS_11InstructionERKNS_5TwineEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEE+0x38>
  1c:	add	x0, x3, #0x28
  20:	mov	x1, x20
  24:	mov	x21, x4
  28:	bl	0 <_ZN4llvm21SymbolTableListTraitsINS_11InstructionEE13addNodeToListEPS1_>
  2c:	add	x1, x20, #0x18
  30:	mov	x0, x21
  34:	bl	0 <_ZNK4llvm24IRBuilderDefaultInserter12InsertHelperEPNS_11InstructionERKNS_5TwineEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEE>
  38:	mov	x0, x20
  3c:	mov	x1, x19
  40:	ldp	x20, x19, [sp, #32]
  44:	ldr	x21, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	b	0 <_ZN4llvm5Value7setNameERKNS_5TwineE>

Disassembly of section .text._ZNK4llvm13IRBuilderBase20SetInstDebugLocationEPNS_11InstructionE:

0000000000000000 <_ZNK4llvm13IRBuilderBase20SetInstDebugLocationEPNS_11InstructionE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x0]
  10:	cbz	x8, 48 <_ZNK4llvm13IRBuilderBase20SetInstDebugLocationEPNS_11InstructionE+0x48>
  14:	mov	x19, x1
  18:	add	x0, x29, #0x18
  1c:	mov	w2, #0x2                   	// #2
  20:	mov	x1, x8
  24:	str	x8, [x29, #24]
  28:	bl	0 <_ZN4llvm16MetadataTracking5trackEPvRNS_8MetadataENS_12PointerUnionIJPNS_15MetadataAsValueEPS2_EEE>
  2c:	add	x0, x19, #0x30
  30:	add	x1, x29, #0x18
  34:	bl	0 <_ZNK4llvm13IRBuilderBase20SetInstDebugLocationEPNS_11InstructionE>
  38:	ldr	x1, [x29, #24]
  3c:	cbz	x1, 48 <_ZNK4llvm13IRBuilderBase20SetInstDebugLocationEPNS_11InstructionE+0x48>
  40:	add	x0, x29, #0x18
  44:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZN4llvm10ilist_baseILb1EE16insertBeforeImplERNS_15ilist_node_baseILb1EEES4_:

0000000000000000 <_ZN4llvm10ilist_baseILb1EE16insertBeforeImplERNS_15ilist_node_baseILb1EEES4_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x8, [x0]
   c:	ldr	x9, [x1]
  10:	tst	x1, #0x7
  14:	and	x10, x8, #0xfffffffffffffff8
  18:	bfxil	x8, x9, #0, #3
  1c:	stp	x8, x0, [x1]
  20:	str	x1, [x10, #8]
  24:	b.ne	40 <_ZN4llvm10ilist_baseILb1EE16insertBeforeImplERNS_15ilist_node_baseILb1EEES4_+0x40>  // b.any
  28:	ldr	x8, [x0]
  2c:	and	x8, x8, #0x7
  30:	orr	x8, x8, x1
  34:	str	x8, [x0]
  38:	ldp	x29, x30, [sp], #16
  3c:	ret
  40:	adrp	x0, 0 <_ZN4llvm10ilist_baseILb1EE16insertBeforeImplERNS_15ilist_node_baseILb1EEES4_>
  44:	adrp	x1, 0 <_ZN4llvm10ilist_baseILb1EE16insertBeforeImplERNS_15ilist_node_baseILb1EEES4_>
  48:	adrp	x3, 0 <_ZN4llvm10ilist_baseILb1EE16insertBeforeImplERNS_15ilist_node_baseILb1EEES4_>
  4c:	add	x0, x0, #0x0
  50:	add	x1, x1, #0x0
  54:	add	x3, x3, #0x0
  58:	mov	w2, #0xb3                  	// #179
  5c:	bl	0 <__assert_fail>

Disassembly of section .text._ZSt9__find_ifIPPN4llvm9TruncInstEN9__gnu_cxx5__ops16_Iter_equals_valIKPNS0_11InstructionEEEET_SB_SB_T0_St26random_access_iterator_tag:

0000000000000000 <_ZSt9__find_ifIPPN4llvm9TruncInstEN9__gnu_cxx5__ops16_Iter_equals_valIKPNS0_11InstructionEEEET_SB_SB_T0_St26random_access_iterator_tag>:
   0:	sub	x9, x1, x0
   4:	cmp	x9, #0x20
   8:	b.lt	5c <_ZSt9__find_ifIPPN4llvm9TruncInstEN9__gnu_cxx5__ops16_Iter_equals_valIKPNS0_11InstructionEEEET_SB_SB_T0_St26random_access_iterator_tag+0x5c>  // b.tstop
   c:	ldr	x8, [x2]
  10:	lsr	x9, x9, #5
  14:	add	x9, x9, #0x1
  18:	ldr	x10, [x0]
  1c:	cmp	x10, x8
  20:	b.eq	c4 <_ZSt9__find_ifIPPN4llvm9TruncInstEN9__gnu_cxx5__ops16_Iter_equals_valIKPNS0_11InstructionEEEET_SB_SB_T0_St26random_access_iterator_tag+0xc4>  // b.none
  24:	ldr	x10, [x0, #8]
  28:	cmp	x10, x8
  2c:	b.eq	c0 <_ZSt9__find_ifIPPN4llvm9TruncInstEN9__gnu_cxx5__ops16_Iter_equals_valIKPNS0_11InstructionEEEET_SB_SB_T0_St26random_access_iterator_tag+0xc0>  // b.none
  30:	ldr	x10, [x0, #16]
  34:	cmp	x10, x8
  38:	b.eq	c8 <_ZSt9__find_ifIPPN4llvm9TruncInstEN9__gnu_cxx5__ops16_Iter_equals_valIKPNS0_11InstructionEEEET_SB_SB_T0_St26random_access_iterator_tag+0xc8>  // b.none
  3c:	ldr	x10, [x0, #24]
  40:	cmp	x10, x8
  44:	b.eq	d0 <_ZSt9__find_ifIPPN4llvm9TruncInstEN9__gnu_cxx5__ops16_Iter_equals_valIKPNS0_11InstructionEEEET_SB_SB_T0_St26random_access_iterator_tag+0xd0>  // b.none
  48:	sub	x9, x9, #0x1
  4c:	cmp	x9, #0x1
  50:	add	x0, x0, #0x20
  54:	b.gt	18 <_ZSt9__find_ifIPPN4llvm9TruncInstEN9__gnu_cxx5__ops16_Iter_equals_valIKPNS0_11InstructionEEEET_SB_SB_T0_St26random_access_iterator_tag+0x18>
  58:	sub	x9, x1, x0
  5c:	asr	x8, x9, #3
  60:	cmp	x8, #0x3
  64:	b.eq	80 <_ZSt9__find_ifIPPN4llvm9TruncInstEN9__gnu_cxx5__ops16_Iter_equals_valIKPNS0_11InstructionEEEET_SB_SB_T0_St26random_access_iterator_tag+0x80>  // b.none
  68:	cmp	x8, #0x2
  6c:	b.eq	98 <_ZSt9__find_ifIPPN4llvm9TruncInstEN9__gnu_cxx5__ops16_Iter_equals_valIKPNS0_11InstructionEEEET_SB_SB_T0_St26random_access_iterator_tag+0x98>  // b.none
  70:	cmp	x8, #0x1
  74:	b.ne	b8 <_ZSt9__find_ifIPPN4llvm9TruncInstEN9__gnu_cxx5__ops16_Iter_equals_valIKPNS0_11InstructionEEEET_SB_SB_T0_St26random_access_iterator_tag+0xb8>  // b.any
  78:	ldr	x8, [x2]
  7c:	b	ac <_ZSt9__find_ifIPPN4llvm9TruncInstEN9__gnu_cxx5__ops16_Iter_equals_valIKPNS0_11InstructionEEEET_SB_SB_T0_St26random_access_iterator_tag+0xac>
  80:	ldr	x9, [x0]
  84:	ldr	x8, [x2]
  88:	cmp	x9, x8
  8c:	b.eq	c4 <_ZSt9__find_ifIPPN4llvm9TruncInstEN9__gnu_cxx5__ops16_Iter_equals_valIKPNS0_11InstructionEEEET_SB_SB_T0_St26random_access_iterator_tag+0xc4>  // b.none
  90:	add	x0, x0, #0x8
  94:	b	9c <_ZSt9__find_ifIPPN4llvm9TruncInstEN9__gnu_cxx5__ops16_Iter_equals_valIKPNS0_11InstructionEEEET_SB_SB_T0_St26random_access_iterator_tag+0x9c>
  98:	ldr	x8, [x2]
  9c:	ldr	x9, [x0]
  a0:	cmp	x9, x8
  a4:	b.eq	c4 <_ZSt9__find_ifIPPN4llvm9TruncInstEN9__gnu_cxx5__ops16_Iter_equals_valIKPNS0_11InstructionEEEET_SB_SB_T0_St26random_access_iterator_tag+0xc4>  // b.none
  a8:	add	x0, x0, #0x8
  ac:	ldr	x9, [x0]
  b0:	cmp	x9, x8
  b4:	b.eq	c4 <_ZSt9__find_ifIPPN4llvm9TruncInstEN9__gnu_cxx5__ops16_Iter_equals_valIKPNS0_11InstructionEEEET_SB_SB_T0_St26random_access_iterator_tag+0xc4>  // b.none
  b8:	mov	x0, x1
  bc:	ret
  c0:	add	x0, x0, #0x8
  c4:	ret
  c8:	add	x0, x0, #0x10
  cc:	ret
  d0:	add	x0, x0, #0x18
  d4:	ret

Disassembly of section .text._ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE12foldConstantENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineE:

0000000000000000 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE12foldConstantENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	cbz	x2, 58 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE12foldConstantENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineE+0x58>
   c:	ldrb	w9, [x2, #16]
  10:	cmp	w9, #0x11
  14:	csel	x8, x2, xzr, cc  // cc = lo, ul, last
  18:	cbz	x3, 58 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE12foldConstantENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineE+0x58>
  1c:	cmp	w9, #0x10
  20:	b.hi	4c <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE12foldConstantENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineE+0x4c>  // b.pmore
  24:	ldrb	w9, [x3, #16]
  28:	cmp	w9, #0x10
  2c:	b.hi	4c <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE12foldConstantENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineE+0x4c>  // b.pmore
  30:	mov	w0, w1
  34:	mov	x1, x8
  38:	mov	x2, x3
  3c:	mov	w3, wzr
  40:	mov	x4, xzr
  44:	ldp	x29, x30, [sp], #16
  48:	b	0 <_ZN4llvm12ConstantExpr3getEjPNS_8ConstantES2_jPNS_4TypeE>
  4c:	mov	x0, xzr
  50:	ldp	x29, x30, [sp], #16
  54:	ret
  58:	adrp	x0, 0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE12foldConstantENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineE>
  5c:	adrp	x1, 0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE12foldConstantENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineE>
  60:	adrp	x3, 0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE12foldConstantENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineE>
  64:	add	x0, x0, #0x0
  68:	add	x1, x1, #0x0
  6c:	add	x3, x3, #0x0
  70:	mov	w2, #0x69                  	// #105
  74:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm5TwineC2Ev:

0000000000000000 <_ZN4llvm5TwineC2Ev>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x101                 	// #257
   c:	stp	xzr, xzr, [x0]
  10:	strh	w8, [x0, #16]
  14:	bl	0 <_ZN4llvm5TwineC2Ev>
  18:	tbz	w0, #0, 24 <_ZN4llvm5TwineC2Ev+0x24>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZN4llvm5TwineC2Ev>
  28:	adrp	x1, 0 <_ZN4llvm5TwineC2Ev>
  2c:	adrp	x3, 0 <_ZN4llvm5TwineC2Ev>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0x101                 	// #257
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10setFPAttrsEPNS_11InstructionEPNS_6MDNodeENS_13FastMathFlagsE:

0000000000000000 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10setFPAttrsEPNS_11InstructionEPNS_6MDNodeENS_13FastMathFlagsE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x20, x3
  10:	mov	x19, x1
  14:	cbnz	x2, 20 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10setFPAttrsEPNS_11InstructionEPNS_6MDNodeENS_13FastMathFlagsE+0x20>
  18:	ldr	x2, [x0, #32]
  1c:	cbz	x2, 2c <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10setFPAttrsEPNS_11InstructionEPNS_6MDNodeENS_13FastMathFlagsE+0x2c>
  20:	mov	w1, #0x3                   	// #3
  24:	mov	x0, x19
  28:	bl	0 <_ZN4llvm11Instruction11setMetadataEjPNS_6MDNodeE>
  2c:	and	x1, x20, #0xffffffff
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm11Instruction16setFastMathFlagsENS_13FastMathFlagsE>
  38:	mov	x0, x19
  3c:	ldp	x20, x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEPKNS_11InstructionES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEPKNS_11InstructionES4_E4doitERKS4_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x0, [x0]
   c:	cbz	x0, 18 <_ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEPKNS_11InstructionES4_E4doitERKS4_+0x18>
  10:	ldp	x29, x30, [sp], #16
  14:	b	0 <_ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEPKNS_11InstructionES4_E4doitERKS4_>
  18:	adrp	x0, 0 <_ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEPKNS_11InstructionES4_E4doitERKS4_>
  1c:	adrp	x1, 0 <_ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEPKNS_11InstructionES4_E4doitERKS4_>
  20:	adrp	x3, 0 <_ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEPKNS_11InstructionES4_E4doitERKS4_>
  24:	add	x0, x0, #0x0
  28:	add	x1, x1, #0x0
  2c:	add	x3, x3, #0x0
  30:	mov	w2, #0x69                  	// #105
  34:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm14FPMathOperator7classofEPKNS_5ValueE:

0000000000000000 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	cbz	x0, cc <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xcc>
   c:	ldrb	w9, [x0, #16]
  10:	subs	w8, w9, #0x18
  14:	b.cs	24 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x24>  // b.hs, b.nlast
  18:	cmp	w9, #0x5
  1c:	b.ne	9c <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x9c>  // b.any
  20:	ldrh	w8, [x0, #18]
  24:	cmp	w8, #0x39
  28:	b.hi	9c <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x9c>  // b.pmore
  2c:	mov	x10, #0x5000                	// #20480
  30:	mov	w9, #0x1                   	// #1
  34:	movk	x10, #0x125, lsl #16
  38:	lsl	x9, x9, x8
  3c:	movk	x10, #0x40, lsl #48
  40:	tst	x9, x10
  44:	b.eq	50 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x50>  // b.none
  48:	mov	w0, #0x1                   	// #1
  4c:	b	c4 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xc4>
  50:	mov	w9, #0x1                   	// #1
  54:	lsl	x8, x9, x8
  58:	tst	x8, #0x380000000000000
  5c:	b.eq	9c <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x9c>  // b.none
  60:	ldr	x8, [x0]
  64:	cbz	x8, 7c <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x7c>
  68:	ldrb	w9, [x8, #8]
  6c:	cmp	w9, #0xe
  70:	b.ne	a4 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xa4>  // b.any
  74:	ldr	x8, [x8, #24]
  78:	cbnz	x8, 68 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x68>
  7c:	adrp	x0, 0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
  80:	adrp	x1, 0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
  84:	adrp	x3, 0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
  88:	add	x0, x0, #0x0
  8c:	add	x1, x1, #0x0
  90:	add	x3, x3, #0x0
  94:	mov	w2, #0x69                  	// #105
  98:	bl	0 <__assert_fail>
  9c:	mov	w0, wzr
  a0:	b	c4 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xc4>
  a4:	cmp	w9, #0x10
  a8:	b.ne	b8 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xb8>  // b.any
  ac:	ldr	x8, [x8, #16]
  b0:	ldr	x8, [x8]
  b4:	ldrb	w9, [x8, #8]
  b8:	sub	w8, w9, #0x1
  bc:	cmp	w8, #0x6
  c0:	cset	w0, cc  // cc = lo, ul, last
  c4:	ldp	x29, x30, [sp], #16
  c8:	ret
  cc:	adrp	x0, 0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
  d0:	adrp	x1, 0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
  d4:	adrp	x3, 0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
  d8:	add	x0, x0, #0x0
  dc:	add	x1, x1, #0x0
  e0:	add	x3, x3, #0x0
  e4:	b	94 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x94>
