<!-- HTML header for doxygen 1.8.14-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>BT AUDIO SDK: _AON_FAST_REG5X_SWR_CORE_TYPE Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
<link href="my_customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="bbpro-h55px.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">BT AUDIO SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,true,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">_AON_FAST_REG5X_SWR_CORE_TYPE Union Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="rtl87x3d_2io_2rtl8763__syson__reg_8h_source.html">rtl8763_syson_reg.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aca0fe5ad0c9d4dc7ef725c94f2c6460b"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union___a_o_n___f_a_s_t___r_e_g5_x___s_w_r___c_o_r_e___t_y_p_e.html#aca0fe5ad0c9d4dc7ef725c94f2c6460b">d16</a></td></tr>
<tr class="separator:aca0fe5ad0c9d4dc7ef725c94f2c6460b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add24c129e892a77dae578032f4e38c6b"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a06f0880c4bab104281cbcb26c9626811"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g5_x___s_w_r___c_o_r_e___t_y_p_e.html#a06f0880c4bab104281cbcb26c9626811">SWR_CORE_TUNE_PWM_C3_OUT1</a>: 3</td></tr>
<tr class="separator:a06f0880c4bab104281cbcb26c9626811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a059e5ece8280fbdbb1a6f4dc30530f41"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g5_x___s_w_r___c_o_r_e___t_y_p_e.html#a059e5ece8280fbdbb1a6f4dc30530f41">SWR_CORE_TUNE_PWM_R1_OUT1</a>: 3</td></tr>
<tr class="separator:a059e5ece8280fbdbb1a6f4dc30530f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6443fafdde7a30b2125c7ddae11d1b1"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g5_x___s_w_r___c_o_r_e___t_y_p_e.html#ac6443fafdde7a30b2125c7ddae11d1b1">SWR_CORE_TUNE_PWM_R2_OUT1</a>: 3</td></tr>
<tr class="separator:ac6443fafdde7a30b2125c7ddae11d1b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1cf32e7d4bd8c67738cf16f9adf1fd5"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g5_x___s_w_r___c_o_r_e___t_y_p_e.html#ac1cf32e7d4bd8c67738cf16f9adf1fd5">SWR_CORE_TUNE_PWM_R3_OUT1</a>: 3</td></tr>
<tr class="separator:ac1cf32e7d4bd8c67738cf16f9adf1fd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2492fad10c72b3443b44a327d30a5451"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g5_x___s_w_r___c_o_r_e___t_y_p_e.html#a2492fad10c72b3443b44a327d30a5451">SWR_CORE_REG5X_DUMMY1</a>: 1</td></tr>
<tr class="separator:a2492fad10c72b3443b44a327d30a5451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a788515a32ee1cefe7dd8359a99dfa421"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g5_x___s_w_r___c_o_r_e___t_y_p_e.html#a788515a32ee1cefe7dd8359a99dfa421">SWR_CORE_TUNE_POS_VREFOCPPFM2</a>: 3</td></tr>
<tr class="separator:a788515a32ee1cefe7dd8359a99dfa421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add24c129e892a77dae578032f4e38c6b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:add24c129e892a77dae578032f4e38c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecea98de9c7c1e4752c5700401164f80"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a06f0880c4bab104281cbcb26c9626811"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g5_x___s_w_r___c_o_r_e___t_y_p_e.html#a06f0880c4bab104281cbcb26c9626811">SWR_CORE_TUNE_PWM_C3_OUT1</a>: 3</td></tr>
<tr class="separator:a06f0880c4bab104281cbcb26c9626811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a059e5ece8280fbdbb1a6f4dc30530f41"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g5_x___s_w_r___c_o_r_e___t_y_p_e.html#a059e5ece8280fbdbb1a6f4dc30530f41">SWR_CORE_TUNE_PWM_R1_OUT1</a>: 3</td></tr>
<tr class="separator:a059e5ece8280fbdbb1a6f4dc30530f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6443fafdde7a30b2125c7ddae11d1b1"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g5_x___s_w_r___c_o_r_e___t_y_p_e.html#ac6443fafdde7a30b2125c7ddae11d1b1">SWR_CORE_TUNE_PWM_R2_OUT1</a>: 3</td></tr>
<tr class="separator:ac6443fafdde7a30b2125c7ddae11d1b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1cf32e7d4bd8c67738cf16f9adf1fd5"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g5_x___s_w_r___c_o_r_e___t_y_p_e.html#ac1cf32e7d4bd8c67738cf16f9adf1fd5">SWR_CORE_TUNE_PWM_R3_OUT1</a>: 3</td></tr>
<tr class="separator:ac1cf32e7d4bd8c67738cf16f9adf1fd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2492fad10c72b3443b44a327d30a5451"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g5_x___s_w_r___c_o_r_e___t_y_p_e.html#a2492fad10c72b3443b44a327d30a5451">SWR_CORE_REG5X_DUMMY1</a>: 1</td></tr>
<tr class="separator:a2492fad10c72b3443b44a327d30a5451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a788515a32ee1cefe7dd8359a99dfa421"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g5_x___s_w_r___c_o_r_e___t_y_p_e.html#a788515a32ee1cefe7dd8359a99dfa421">SWR_CORE_TUNE_POS_VREFOCPPFM2</a>: 3</td></tr>
<tr class="separator:a788515a32ee1cefe7dd8359a99dfa421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecea98de9c7c1e4752c5700401164f80"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aecea98de9c7c1e4752c5700401164f80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe220d60ffe798b965a5748fec51f496"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a070f9f584868e0a5f4aa0323a252669e"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g5_x___s_w_r___c_o_r_e___t_y_p_e.html#a070f9f584868e0a5f4aa0323a252669e">SWR_CORE_REG5X_DUMMY0</a>: 1</td></tr>
<tr class="separator:a070f9f584868e0a5f4aa0323a252669e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5652c13d60a252c0add380739dc44ff6"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g5_x___s_w_r___c_o_r_e___t_y_p_e.html#a5652c13d60a252c0add380739dc44ff6">SWR_CORE_TUNE_PWM_R3</a>: 3</td></tr>
<tr class="separator:a5652c13d60a252c0add380739dc44ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae74a2542020fc9ec9cafe8dc74729db9"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g5_x___s_w_r___c_o_r_e___t_y_p_e.html#ae74a2542020fc9ec9cafe8dc74729db9">SWR_CORE_TUNE_PWM_R2</a>: 3</td></tr>
<tr class="separator:ae74a2542020fc9ec9cafe8dc74729db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62b3fdf233645224fd0bcb0405c7197f"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g5_x___s_w_r___c_o_r_e___t_y_p_e.html#a62b3fdf233645224fd0bcb0405c7197f">SWR_CORE_TUNE_PWM_R1</a>: 3</td></tr>
<tr class="separator:a62b3fdf233645224fd0bcb0405c7197f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0db0dc564c19ff17647e4060d45c1d6b"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g5_x___s_w_r___c_o_r_e___t_y_p_e.html#a0db0dc564c19ff17647e4060d45c1d6b">SWR_CORE_TUNE_PWM_C3</a>: 3</td></tr>
<tr class="separator:a0db0dc564c19ff17647e4060d45c1d6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05a0e7409e57c6f57be5845a62ccceb7"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g5_x___s_w_r___c_o_r_e___t_y_p_e.html#a05a0e7409e57c6f57be5845a62ccceb7">SWR_CORE_TUNE_PWM_C1</a>: 3</td></tr>
<tr class="separator:a05a0e7409e57c6f57be5845a62ccceb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe220d60ffe798b965a5748fec51f496"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:afe220d60ffe798b965a5748fec51f496"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="aca0fe5ad0c9d4dc7ef725c94f2c6460b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca0fe5ad0c9d4dc7ef725c94f2c6460b">&#9670;&nbsp;</a></span>d16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t d16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06f0880c4bab104281cbcb26c9626811"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06f0880c4bab104281cbcb26c9626811">&#9670;&nbsp;</a></span>SWR_CORE_TUNE_PWM_C3_OUT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_TUNE_PWM_C3_OUT1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a059e5ece8280fbdbb1a6f4dc30530f41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a059e5ece8280fbdbb1a6f4dc30530f41">&#9670;&nbsp;</a></span>SWR_CORE_TUNE_PWM_R1_OUT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_TUNE_PWM_R1_OUT1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6443fafdde7a30b2125c7ddae11d1b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6443fafdde7a30b2125c7ddae11d1b1">&#9670;&nbsp;</a></span>SWR_CORE_TUNE_PWM_R2_OUT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_TUNE_PWM_R2_OUT1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1cf32e7d4bd8c67738cf16f9adf1fd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1cf32e7d4bd8c67738cf16f9adf1fd5">&#9670;&nbsp;</a></span>SWR_CORE_TUNE_PWM_R3_OUT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_TUNE_PWM_R3_OUT1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2492fad10c72b3443b44a327d30a5451"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2492fad10c72b3443b44a327d30a5451">&#9670;&nbsp;</a></span>SWR_CORE_REG5X_DUMMY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_REG5X_DUMMY1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a788515a32ee1cefe7dd8359a99dfa421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a788515a32ee1cefe7dd8359a99dfa421">&#9670;&nbsp;</a></span>SWR_CORE_TUNE_POS_VREFOCPPFM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_TUNE_POS_VREFOCPPFM2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add24c129e892a77dae578032f4e38c6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add24c129e892a77dae578032f4e38c6b">&#9670;&nbsp;</a></span>@1499</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aecea98de9c7c1e4752c5700401164f80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecea98de9c7c1e4752c5700401164f80">&#9670;&nbsp;</a></span>@3637</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a070f9f584868e0a5f4aa0323a252669e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a070f9f584868e0a5f4aa0323a252669e">&#9670;&nbsp;</a></span>SWR_CORE_REG5X_DUMMY0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_REG5X_DUMMY0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5652c13d60a252c0add380739dc44ff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5652c13d60a252c0add380739dc44ff6">&#9670;&nbsp;</a></span>SWR_CORE_TUNE_PWM_R3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_TUNE_PWM_R3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae74a2542020fc9ec9cafe8dc74729db9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae74a2542020fc9ec9cafe8dc74729db9">&#9670;&nbsp;</a></span>SWR_CORE_TUNE_PWM_R2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_TUNE_PWM_R2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62b3fdf233645224fd0bcb0405c7197f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62b3fdf233645224fd0bcb0405c7197f">&#9670;&nbsp;</a></span>SWR_CORE_TUNE_PWM_R1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_TUNE_PWM_R1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0db0dc564c19ff17647e4060d45c1d6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0db0dc564c19ff17647e4060d45c1d6b">&#9670;&nbsp;</a></span>SWR_CORE_TUNE_PWM_C3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_TUNE_PWM_C3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05a0e7409e57c6f57be5845a62ccceb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05a0e7409e57c6f57be5845a62ccceb7">&#9670;&nbsp;</a></span>SWR_CORE_TUNE_PWM_C1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_TUNE_PWM_C1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe220d60ffe798b965a5748fec51f496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe220d60ffe798b965a5748fec51f496">&#9670;&nbsp;</a></span>@4936</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this union was generated from the following files:<ul>
<li>sdk/inc/rtl87x3d/io/<a class="el" href="rtl87x3d_2io_2rtl8763__syson__reg_8h_source.html">rtl8763_syson_reg.h</a></li>
<li>sdk/inc/rtl87x3d/platform/<a class="el" href="rtl87x3d_2platform_2rtl876x__aon__reg_8h_source.html">rtl876x_aon_reg.h</a></li>
</ul>
</div><!-- contents -->

<HR SIZE=5>
<font size="3" color="black">Copyright(c) 2020, <a href=" http://www.realtek.com.tw/"><font size="3" color="#6FB7B7"><b>Realtek Semiconductor Corporation</b></font></a>. All rights reserved.</font> 
