
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -14.23

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.16

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.16

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.u1.d[3]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][19]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.u1.d[3]$_DFF_P_/CK (DFF_X1)
     1    2.37    0.01    0.06    0.06 ^ u0.u1.d[3]$_DFF_P_/QN (DFF_X1)
                                         _00427_ (net)
                  0.01    0.00    0.06 ^ _15927_/A (XNOR2_X1)
     2    4.09    0.01    0.02    0.08 v _15927_/ZN (XNOR2_X1)
                                         _06760_ (net)
                  0.01    0.00    0.08 v _16021_/B1 (AOI21_X1)
     1    1.26    0.01    0.02    0.11 ^ _16021_/ZN (AOI21_X1)
                                         _00331_ (net)
                  0.01    0.00    0.11 ^ u0.w[1][19]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][19]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: u0.w[3][8]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.u1.d[2]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.w[3][8]$_DFF_P_/CK (DFF_X1)
     1    2.99    0.01    0.09    0.09 ^ u0.w[3][8]$_DFF_P_/Q (DFF_X1)
                                         u0.tmp_w[8] (net)
                  0.01    0.00    0.09 ^ _15587_/A (BUF_X1)
     7   23.29    0.05    0.07    0.16 ^ _15587_/Z (BUF_X1)
                                         _06457_ (net)
                  0.05    0.00    0.16 ^ _15588_/A (XNOR2_X1)
     1    2.66    0.02    0.05    0.21 ^ _15588_/ZN (XNOR2_X1)
                                         _06458_ (net)
                  0.02    0.00    0.21 ^ _15589_/B (XNOR2_X1)
     2    4.03    0.03    0.05    0.26 ^ _15589_/ZN (XNOR2_X1)
                                         _06459_ (net)
                  0.03    0.00    0.26 ^ _15590_/S (MUX2_X1)
     4   18.63    0.03    0.09    0.35 v _15590_/Z (MUX2_X1)
                                         _06460_ (net)
                  0.03    0.00    0.35 v _15591_/A1 (NOR2_X4)
     5   23.54    0.03    0.05    0.41 ^ _15591_/ZN (NOR2_X4)
                                         _06461_ (net)
                  0.03    0.00    0.41 ^ _16638_/A (BUF_X8)
     5   13.63    0.01    0.03    0.43 ^ _16638_/Z (BUF_X8)
                                         _07381_ (net)
                  0.01    0.00    0.44 ^ _16639_/A (BUF_X8)
    14   37.07    0.01    0.03    0.46 ^ _16639_/Z (BUF_X8)
                                         _14693_ (net)
                  0.01    0.00    0.46 ^ _29564_/A (HA_X1)
     1    3.56    0.03    0.06    0.52 ^ _29564_/S (HA_X1)
                                         _14695_ (net)
                  0.03    0.00    0.52 ^ _16684_/A (BUF_X4)
     5   28.52    0.02    0.04    0.56 ^ _16684_/Z (BUF_X4)
                                         _07426_ (net)
                  0.02    0.00    0.56 ^ _16691_/A (INV_X8)
     9   24.48    0.01    0.01    0.57 v _16691_/ZN (INV_X8)
                                         _07433_ (net)
                  0.01    0.00    0.57 v _16767_/A1 (NAND3_X2)
     6   13.14    0.02    0.03    0.60 ^ _16767_/ZN (NAND3_X2)
                                         _07509_ (net)
                  0.02    0.00    0.60 ^ _16852_/A1 (NAND2_X1)
     2    3.75    0.01    0.02    0.62 v _16852_/ZN (NAND2_X1)
                                         _07592_ (net)
                  0.01    0.00    0.62 v _16904_/B (MUX2_X1)
     1    1.04    0.01    0.06    0.68 v _16904_/Z (MUX2_X1)
                                         _07644_ (net)
                  0.01    0.00    0.68 v _16907_/A (MUX2_X1)
     1    1.15    0.01    0.06    0.74 v _16907_/Z (MUX2_X1)
                                         _07647_ (net)
                  0.01    0.00    0.74 v _16908_/B (MUX2_X1)
     1    1.15    0.01    0.06    0.79 v _16908_/Z (MUX2_X1)
                                         _07648_ (net)
                  0.01    0.00    0.79 v _16909_/B (MUX2_X1)
     1    3.21    0.01    0.06    0.86 v _16909_/Z (MUX2_X1)
                                         _07649_ (net)
                  0.01    0.00    0.86 v _16910_/C1 (OAI221_X1)
     1   10.32    0.07    0.07    0.93 ^ _16910_/ZN (OAI221_X1)
                                         _00010_ (net)
                  0.07    0.00    0.93 ^ u0.u1.d[2]$_DFF_P_/D (DFF_X1)
                                  0.93   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ u0.u1.d[2]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: u0.w[3][8]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.u1.d[2]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.w[3][8]$_DFF_P_/CK (DFF_X1)
     1    2.99    0.01    0.09    0.09 ^ u0.w[3][8]$_DFF_P_/Q (DFF_X1)
                                         u0.tmp_w[8] (net)
                  0.01    0.00    0.09 ^ _15587_/A (BUF_X1)
     7   23.29    0.05    0.07    0.16 ^ _15587_/Z (BUF_X1)
                                         _06457_ (net)
                  0.05    0.00    0.16 ^ _15588_/A (XNOR2_X1)
     1    2.66    0.02    0.05    0.21 ^ _15588_/ZN (XNOR2_X1)
                                         _06458_ (net)
                  0.02    0.00    0.21 ^ _15589_/B (XNOR2_X1)
     2    4.03    0.03    0.05    0.26 ^ _15589_/ZN (XNOR2_X1)
                                         _06459_ (net)
                  0.03    0.00    0.26 ^ _15590_/S (MUX2_X1)
     4   18.63    0.03    0.09    0.35 v _15590_/Z (MUX2_X1)
                                         _06460_ (net)
                  0.03    0.00    0.35 v _15591_/A1 (NOR2_X4)
     5   23.54    0.03    0.05    0.41 ^ _15591_/ZN (NOR2_X4)
                                         _06461_ (net)
                  0.03    0.00    0.41 ^ _16638_/A (BUF_X8)
     5   13.63    0.01    0.03    0.43 ^ _16638_/Z (BUF_X8)
                                         _07381_ (net)
                  0.01    0.00    0.44 ^ _16639_/A (BUF_X8)
    14   37.07    0.01    0.03    0.46 ^ _16639_/Z (BUF_X8)
                                         _14693_ (net)
                  0.01    0.00    0.46 ^ _29564_/A (HA_X1)
     1    3.56    0.03    0.06    0.52 ^ _29564_/S (HA_X1)
                                         _14695_ (net)
                  0.03    0.00    0.52 ^ _16684_/A (BUF_X4)
     5   28.52    0.02    0.04    0.56 ^ _16684_/Z (BUF_X4)
                                         _07426_ (net)
                  0.02    0.00    0.56 ^ _16691_/A (INV_X8)
     9   24.48    0.01    0.01    0.57 v _16691_/ZN (INV_X8)
                                         _07433_ (net)
                  0.01    0.00    0.57 v _16767_/A1 (NAND3_X2)
     6   13.14    0.02    0.03    0.60 ^ _16767_/ZN (NAND3_X2)
                                         _07509_ (net)
                  0.02    0.00    0.60 ^ _16852_/A1 (NAND2_X1)
     2    3.75    0.01    0.02    0.62 v _16852_/ZN (NAND2_X1)
                                         _07592_ (net)
                  0.01    0.00    0.62 v _16904_/B (MUX2_X1)
     1    1.04    0.01    0.06    0.68 v _16904_/Z (MUX2_X1)
                                         _07644_ (net)
                  0.01    0.00    0.68 v _16907_/A (MUX2_X1)
     1    1.15    0.01    0.06    0.74 v _16907_/Z (MUX2_X1)
                                         _07647_ (net)
                  0.01    0.00    0.74 v _16908_/B (MUX2_X1)
     1    1.15    0.01    0.06    0.79 v _16908_/Z (MUX2_X1)
                                         _07648_ (net)
                  0.01    0.00    0.79 v _16909_/B (MUX2_X1)
     1    3.21    0.01    0.06    0.86 v _16909_/Z (MUX2_X1)
                                         _07649_ (net)
                  0.01    0.00    0.86 v _16910_/C1 (OAI221_X1)
     1   10.32    0.07    0.07    0.93 ^ _16910_/ZN (OAI221_X1)
                                         _00010_ (net)
                  0.07    0.00    0.93 ^ u0.u1.d[2]$_DFF_P_/D (DFF_X1)
                                  0.93   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ u0.u1.d[2]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_28807_/ZN                             16.02   16.56   -0.54 (VIOLATED)
_17290_/ZN                             10.47   10.58   -0.11 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.07143133878707886

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3598

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-0.5419689416885376

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0338

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 2

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 160

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: u0.w[3][8]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.u1.d[2]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0.w[3][8]$_DFF_P_/CK (DFF_X1)
   0.09    0.09 ^ u0.w[3][8]$_DFF_P_/Q (DFF_X1)
   0.07    0.16 ^ _15587_/Z (BUF_X1)
   0.05    0.21 ^ _15588_/ZN (XNOR2_X1)
   0.05    0.26 ^ _15589_/ZN (XNOR2_X1)
   0.09    0.35 v _15590_/Z (MUX2_X1)
   0.05    0.41 ^ _15591_/ZN (NOR2_X4)
   0.03    0.43 ^ _16638_/Z (BUF_X8)
   0.03    0.46 ^ _16639_/Z (BUF_X8)
   0.06    0.52 ^ _29564_/S (HA_X1)
   0.04    0.56 ^ _16684_/Z (BUF_X4)
   0.01    0.57 v _16691_/ZN (INV_X8)
   0.03    0.60 ^ _16767_/ZN (NAND3_X2)
   0.02    0.62 v _16852_/ZN (NAND2_X1)
   0.06    0.68 v _16904_/Z (MUX2_X1)
   0.06    0.74 v _16907_/Z (MUX2_X1)
   0.06    0.79 v _16908_/Z (MUX2_X1)
   0.06    0.86 v _16909_/Z (MUX2_X1)
   0.07    0.93 ^ _16910_/ZN (OAI221_X1)
   0.00    0.93 ^ u0.u1.d[2]$_DFF_P_/D (DFF_X1)
           0.93   data arrival time

   0.82    0.82   clock clk (rise edge)
   0.00    0.82   clock network delay (ideal)
   0.00    0.82   clock reconvergence pessimism
           0.82 ^ u0.u1.d[2]$_DFF_P_/CK (DFF_X1)
  -0.04    0.78   library setup time
           0.78   data required time
---------------------------------------------------------
           0.78   data required time
          -0.93   data arrival time
---------------------------------------------------------
          -0.16   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.u1.d[3]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][19]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0.u1.d[3]$_DFF_P_/CK (DFF_X1)
   0.06    0.06 ^ u0.u1.d[3]$_DFF_P_/QN (DFF_X1)
   0.02    0.08 v _15927_/ZN (XNOR2_X1)
   0.02    0.11 ^ _16021_/ZN (AOI21_X1)
   0.00    0.11 ^ u0.w[1][19]$_DFF_P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ u0.w[1][19]$_DFF_P_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.9338

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.1580

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-16.920111

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.23e-03   1.24e-03   4.44e-05   1.05e-02   3.0%
Combinational          1.67e-01   1.74e-01   5.07e-04   3.41e-01  97.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.76e-01   1.75e-01   5.51e-04   3.51e-01 100.0%
                          50.0%      49.8%       0.2%
