Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue May 24 02:04:43 2022
| Host         : thinkbook running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_control_sets_placed.rpt
| Design       : CPU
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    33 |
|    Minimum number of control sets                        |    33 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     2 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    33 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    32 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               6 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1024 |          487 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |         Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------+------------------+------------------+----------------+--------------+
| ~clk_IBUF_BUFG |                              | rst_IBUF         |                1 |              6 |         6.00 |
| ~clk_IBUF_BUFG | pc/bbstub_douta[15]_1[0]     | rst_IBUF         |               16 |             32 |         2.00 |
| ~clk_IBUF_BUFG | pc/bbstub_douta[15]_5[0]     | rst_IBUF         |               15 |             32 |         2.13 |
| ~clk_IBUF_BUFG | pc/bbstub_douta[15]_3[0]     | rst_IBUF         |               11 |             32 |         2.91 |
| ~clk_IBUF_BUFG | pc/bbstub_douta[14]_7[0]     | rst_IBUF         |               16 |             32 |         2.00 |
| ~clk_IBUF_BUFG | pc/bbstub_douta[15][0]       | rst_IBUF         |               11 |             32 |         2.91 |
| ~clk_IBUF_BUFG | pc/bbstub_douta[15]_4[0]     | rst_IBUF         |               13 |             32 |         2.46 |
| ~clk_IBUF_BUFG | pc/bbstub_douta[15]_0[0]     | rst_IBUF         |               22 |             32 |         1.45 |
| ~clk_IBUF_BUFG | pc/bbstub_douta[15]_2[0]     | rst_IBUF         |               13 |             32 |         2.46 |
| ~clk_IBUF_BUFG | pc/E[0]                      | rst_IBUF         |               15 |             32 |         2.13 |
| ~clk_IBUF_BUFG | pc/REG_Files[0][31]_i_3_3[0] | rst_IBUF         |               16 |             32 |         2.00 |
| ~clk_IBUF_BUFG | pc/REG_Files[0][31]_i_3_1[0] | rst_IBUF         |               17 |             32 |         1.88 |
| ~clk_IBUF_BUFG | pc/REG_Files[0][31]_i_3_0[0] | rst_IBUF         |               18 |             32 |         1.78 |
| ~clk_IBUF_BUFG | pc/REG_Files[0][31]_i_3_2[0] | rst_IBUF         |               14 |             32 |         2.29 |
| ~clk_IBUF_BUFG | pc/bbstub_douta[11][0]       | rst_IBUF         |               15 |             32 |         2.13 |
| ~clk_IBUF_BUFG | pc/bbstub_douta[14]_1[0]     | rst_IBUF         |               15 |             32 |         2.13 |
| ~clk_IBUF_BUFG | pc/bbstub_douta[13]_1[0]     | rst_IBUF         |               21 |             32 |         1.52 |
| ~clk_IBUF_BUFG | pc/bbstub_douta[14]_4[0]     | rst_IBUF         |               11 |             32 |         2.91 |
| ~clk_IBUF_BUFG | pc/bbstub_douta[13]_2[0]     | rst_IBUF         |               13 |             32 |         2.46 |
| ~clk_IBUF_BUFG | pc/bbstub_douta[13]_0[0]     | rst_IBUF         |               12 |             32 |         2.67 |
| ~clk_IBUF_BUFG | pc/bbstub_douta[14]_0[0]     | rst_IBUF         |               15 |             32 |         2.13 |
| ~clk_IBUF_BUFG | pc/bbstub_douta[14]_2[0]     | rst_IBUF         |               23 |             32 |         1.39 |
| ~clk_IBUF_BUFG | pc/bbstub_douta[14]_5[0]     | rst_IBUF         |               15 |             32 |         2.13 |
| ~clk_IBUF_BUFG | pc/bbstub_douta[14]_6[0]     | rst_IBUF         |               18 |             32 |         1.78 |
| ~clk_IBUF_BUFG | pc/bbstub_douta[11]_0[0]     | rst_IBUF         |               14 |             32 |         2.29 |
| ~clk_IBUF_BUFG | pc/bbstub_douta[12]_1[0]     | rst_IBUF         |               18 |             32 |         1.78 |
| ~clk_IBUF_BUFG | pc/bbstub_douta[12]_0[0]     | rst_IBUF         |               13 |             32 |         2.46 |
| ~clk_IBUF_BUFG | pc/bbstub_douta[12]_2[0]     | rst_IBUF         |               14 |             32 |         2.29 |
| ~clk_IBUF_BUFG | pc/bbstub_douta[12][0]       | rst_IBUF         |               20 |             32 |         1.60 |
| ~clk_IBUF_BUFG | pc/bbstub_douta[14]_3[0]     | rst_IBUF         |               11 |             32 |         2.91 |
| ~clk_IBUF_BUFG | pc/bbstub_douta[13][0]       | rst_IBUF         |               17 |             32 |         1.88 |
| ~clk_IBUF_BUFG | pc/bbstub_douta[13]_3[0]     | rst_IBUF         |               14 |             32 |         2.29 |
| ~clk_IBUF_BUFG | pc/bbstub_douta[14][0]       | rst_IBUF         |               11 |             32 |         2.91 |
+----------------+------------------------------+------------------+------------------+----------------+--------------+


