<module name="DSP_CM_CORE_AON" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_DSP_CLKSTCTRL" acronym="CM_DSP_CLKSTCTRL" offset="0x0" width="32" description="This register enables the DSP domain power state transition. It controls the HW supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also holds 1 status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_DSP_GCLK" width="1" begin="8" end="8" resetval="0" description="This field indicates the state of the DSP_GCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Inact" token="CLKACTIVITY_DSP_GCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="Act" token="CLKACTIVITY_DSP_GCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x3" description="Controls the clock state transition of the DSP clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="NO_SLEEP" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="SW_SLEEP" token="CLKTRCTRL_1" description="SW_SLEEP: Start a software forced sleep transition on the domain."/>
      <bitenum value="2" id="SW_WKUP" token="CLKTRCTRL_2" description="SW_WKUP: Start a software forced wake-up transition on the domain."/>
      <bitenum value="3" id="HW_AUTO" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_DSP_STATICDEP" acronym="CM_DSP_STATICDEP" offset="0x4" width="32" description="This register controls the static domain depedencies from DSP domain towards 'target' domains. It is relevant only for domain having system initiator(s).">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CUSTEFUSE_STATDEP" width="1" begin="17" end="17" resetval="0" description="Static dependency towards CUSTEFUSE clock domain" range="" rwaccess="R">
      <bitenum value="0" id="Dependency_is_disabled" token="CUSTEFUSE_STATDEP_0_r" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="COREAON_STATDEP" width="1" begin="16" end="16" resetval="0" description="Static dependency towards COREAON clock domain" range="" rwaccess="R">
      <bitenum value="0" id="Disabled" token="COREAON_STATDEP_0_r" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="WKUPAON_STATDEP" width="1" begin="15" end="15" resetval="0" description="Static dependency towards WKUPAON clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPAON_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPAON_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="14" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L4PER_STATDEP" width="1" begin="13" end="13" resetval="0" description="Static dependency towards L4_PER clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="L4PER_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="L4PER_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4CFG_STATDEP" width="1" begin="12" end="12" resetval="0" description="Static dependency towards L4_CFG clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="L4CFG_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="L4CFG_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAM_STATDEP" width="1" begin="9" end="9" resetval="0" description="Static dependency towards ISS clock domain" range="" rwaccess="R">
      <bitenum value="0" id="Disabled" token="CAM_STATDEP_0_r" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L3INIT_STATDEP" width="1" begin="7" end="7" resetval="0" description="Static dependency towards L3INIT clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="L3INIT_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="L3INIT_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3MAIN2_STATDEP" width="1" begin="6" end="6" resetval="0" description="Static dependency towards L3_MAIN2 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="L3MAIN2_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="L3MAIN2_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3MAIN1_STATDEP" width="1" begin="5" end="5" resetval="0" description="Static dependency towards L3_MAIN1 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="L3MAIN1_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="L3MAIN1_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="EMIF_STATDEP" width="1" begin="4" end="4" resetval="0" description="Static dependency towards EMIF clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="EMIF_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="EMIF_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="ABE_STATDEP" width="1" begin="3" end="3" resetval="0" description="Static dependency towards ABE clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="ABE_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="ABE_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="IVA_STATDEP" width="1" begin="2" end="2" resetval="0" description="Static dependency towards IVA clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="IVA_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="IVA_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CM_DSP_DYNAMICDEP" acronym="CM_DSP_DYNAMICDEP" offset="0x8" width="32" description="This register controls the dynamic domain depedencies from DSP domain towards 'target' domains. It is relevant only for domain having INTRCONN master port(s).">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WINDOWSIZE" width="4" begin="27" end="24" resetval="0x4" description="Size of sliding window used to monitor INTRCONN interface activity for determination of auto-sleep feature. Time unit defined byCM_DYN_DEP_PRESCAL register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="18" begin="23" end="6" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L3MAIN1_DYNDEP" width="1" begin="5" end="5" resetval="1" description="Dynamic dependency towards L3_MAIN1 clock domain" range="" rwaccess="R">
      <bitenum value="1" id="Enabled" token="L3MAIN1_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ABE_DYNDEP" width="1" begin="3" end="3" resetval="1" description="Dynamic dependency towards ABE clock domain" range="" rwaccess="R">
      <bitenum value="1" id="Enabled" token="ABE_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="IVA_DYNDEP" width="1" begin="2" end="2" resetval="1" description="Dynamic dependency towards IVA clock domain" range="" rwaccess="R">
      <bitenum value="1" id="Enabled" token="IVA_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CM_DSP_DSP_CLKCTRL" acronym="CM_DSP_DSP_CLKCTRL" offset="0x20" width="32" description="This register manages the DSP clocks.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="STBYST_0_r" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="Standby" token="STBYST_1_r" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If[1:0] CLKTRCTRL = 0x3 (HW_AUTO), any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="Reserved" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
</module>
