{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1718143778833 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1718143778833 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SOC 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SOC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1718143779167 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1718143779199 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1718143779199 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST video_pll2:MIPI_clk\|video_pll2_video_pll_0:video_pll_0\|video_pll2_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance video_pll2:MIPI_clk\|video_pll2_video_pll_0:video_pll_0\|video_pll2_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1718143779267 ""}  } { { "altera_pll.v" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1718143779267 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK video_pll2:MIPI_clk\|video_pll2_video_pll_0:video_pll_0\|video_pll2_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"video_pll2:MIPI_clk\|video_pll2_video_pll_0:video_pll_0\|video_pll2_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1718143779283 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1718143779894 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1718143781002 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1718143781777 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1718143791179 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "video_pll2:MIPI_clk\|video_pll2_video_pll_0:video_pll_0\|video_pll2_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 2 global CLKCTRL_G7 " "video_pll2:MIPI_clk\|video_pll2_video_pll_0:video_pll_0\|video_pll2_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 2 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1718143792004 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1718143792004 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "5 s (5 global) " "Automatically promoted 5 clocks (5 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "aMIPI_PIXEL_CLK~inputCLKENA0 7228 global CLKCTRL_G6 " "aMIPI_PIXEL_CLK~inputCLKENA0 with 7228 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1718143792004 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1718143792004 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 48 global CLKCTRL_G5 " "CLOCK_50~inputCLKENA0 with 48 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1718143792004 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "bMIPI_PIXEL_CLK~inputCLKENA0 44 global CLKCTRL_G9 " "bMIPI_PIXEL_CLK~inputCLKENA0 with 44 fanout uses global clock CLKCTRL_G9" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1718143792004 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1718143792004 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "SW\[0\]~inputCLKENA0 143 global CLKCTRL_G4 " "SW\[0\]~inputCLKENA0 with 143 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1718143792004 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1718143792004 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ps2_clk~inputCLKENA0 23 global CLKCTRL_G2 " "ps2_clk~inputCLKENA0 with 23 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1718143792004 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1718143792004 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1718143792004 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "4 " "4 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver ps2_clk~inputCLKENA0 CLKCTRL_G2 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver ps2_clk~inputCLKENA0, placed at CLKCTRL_G2" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad ps2_clk PIN_AD7 " "Refclk input I/O pad ps2_clk is placed onto PIN_AD7" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1718143792004 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1718143792004 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver aMIPI_PIXEL_CLK~inputCLKENA0 CLKCTRL_G6 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver aMIPI_PIXEL_CLK~inputCLKENA0, placed at CLKCTRL_G6" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad aMIPI_PIXEL_CLK PIN_Y17 " "Refclk input I/O pad aMIPI_PIXEL_CLK is placed onto PIN_Y17" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1718143792004 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1718143792004 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver SW\[0\]~inputCLKENA0 CLKCTRL_G4 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver SW\[0\]~inputCLKENA0, placed at CLKCTRL_G4" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad SW\[0\] PIN_AB12 " "Refclk input I/O pad SW\[0\] is placed onto PIN_AB12" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1718143792004 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1718143792004 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver bMIPI_PIXEL_CLK~inputCLKENA0 CLKCTRL_G9 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver bMIPI_PIXEL_CLK~inputCLKENA0, placed at CLKCTRL_G9" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad bMIPI_PIXEL_CLK PIN_AA21 " "Refclk input I/O pad bMIPI_PIXEL_CLK is placed onto PIN_AA21" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1718143792004 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1718143792004 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1718143792004 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718143792004 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "47 " "The Timing Analyzer is analyzing 47 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1718143793949 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SOC.SDC " "Reading SDC File: 'DE1_SOC.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1718143793986 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 24 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at DE1_SOC.sdc(24): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1718143794077 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SOC.sdc 24 Argument <targets> is not an object ID " "Ignored create_clock at DE1_SOC.sdc(24): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1718143794077 ""}  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1718143794077 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 25 altera_reserved_tdi port " "Ignored filter at DE1_SOC.sdc(25): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1718143794077 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 25 altera_reserved_tck clock " "Ignored filter at DE1_SOC.sdc(25): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1718143794077 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 25 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SOC.sdc(25): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1718143794077 ""}  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1718143794077 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 25 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SOC.sdc(25): Argument -clock is not an object ID" {  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1718143794077 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 26 altera_reserved_tms port " "Ignored filter at DE1_SOC.sdc(26): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1718143794077 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 26 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SOC.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1718143794077 ""}  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1718143794077 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 26 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SOC.sdc(26): Argument -clock is not an object ID" {  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1718143794077 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 27 altera_reserved_tdo port " "Ignored filter at DE1_SOC.sdc(27): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1718143794077 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 27 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC.sdc(27): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1718143794077 ""}  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1718143794077 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 27 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC.sdc(27): Argument -clock is not an object ID" {  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1718143794077 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 30 u0\|pll_sys\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE1_SOC.sdc(30): u0\|pll_sys\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1718143794077 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE1_SOC.sdc 30 Argument -source is an empty collection " "Ignored create_generated_clock at DE1_SOC.sdc(30): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{ u0\|pll_sys\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_vga_ext \[get_ports \{VGA_CLK\}\] -invert " "create_generated_clock -source \[get_pins \{ u0\|pll_sys\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_vga_ext \[get_ports \{VGA_CLK\}\] -invert" {  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1718143794077 ""}  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1718143794077 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MIPI_clk\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{MIPI_clk\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{MIPI_clk\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{MIPI_clk\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{MIPI_clk\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{MIPI_clk\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1718143794081 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MIPI_clk\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{MIPI_clk\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{MIPI_clk\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{MIPI_clk\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{MIPI_clk\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{MIPI_clk\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1718143794081 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1718143794081 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1718143794081 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 60 MIPI_PIXEL_D\[*\] port " "Ignored filter at DE1_SOC.sdc(60): MIPI_PIXEL_D\[*\] could not be matched with a port" {  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1718143794081 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 60 MIPI_PIXEL_HS port " "Ignored filter at DE1_SOC.sdc(60): MIPI_PIXEL_HS could not be matched with a port" {  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1718143794081 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 60 MIPI_PIXEL_VS port " "Ignored filter at DE1_SOC.sdc(60): MIPI_PIXEL_VS could not be matched with a port" {  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1718143794081 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 60 MIPI_PIXEL_CLK_ext clock " "Ignored filter at DE1_SOC.sdc(60): MIPI_PIXEL_CLK_ext could not be matched with a clock" {  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1718143794081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SOC.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max 6.1 -clock  MIPI_PIXEL_CLK_ext  \[get_ports \{MIPI_PIXEL_VS MIPI_PIXEL_HS MIPI_PIXEL_D\[*\]\}\] " "set_input_delay -max 6.1 -clock  MIPI_PIXEL_CLK_ext  \[get_ports \{MIPI_PIXEL_VS MIPI_PIXEL_HS MIPI_PIXEL_D\[*\]\}\]" {  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1718143794081 ""}  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1718143794081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SOC.sdc(60): Argument -clock is not an object ID" {  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1718143794081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SOC.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min 0.9 -clock  MIPI_PIXEL_CLK_ext  \[get_ports \{MIPI_PIXEL_VS MIPI_PIXEL_HS MIPI_PIXEL_D\[*\]\}\] " "set_input_delay -min 0.9 -clock  MIPI_PIXEL_CLK_ext  \[get_ports \{MIPI_PIXEL_VS MIPI_PIXEL_HS MIPI_PIXEL_D\[*\]\}\]" {  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1718143794081 ""}  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1718143794081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SOC.sdc(61): Argument -clock is not an object ID" {  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1718143794081 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 81 aMIPI_PIXEL_CLK_ext clock " "Ignored filter at DE1_SOC.sdc(81): aMIPI_PIXEL_CLK_ext could not be matched with a clock" {  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1718143794081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 81 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SOC.sdc(81): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max 6.1 -clock  aMIPI_PIXEL_CLK_ext  \[get_ports \{aMIPI_PIXEL_VS aMIPI_PIXEL_HS aMIPI_PIXEL_D\[*\]\}\] " "set_input_delay -max 6.1 -clock  aMIPI_PIXEL_CLK_ext  \[get_ports \{aMIPI_PIXEL_VS aMIPI_PIXEL_HS aMIPI_PIXEL_D\[*\]\}\]" {  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1718143794081 ""}  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1718143794081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 82 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SOC.sdc(82): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min 0.9 -clock  aMIPI_PIXEL_CLK_ext  \[get_ports \{aMIPI_PIXEL_VS aMIPI_PIXEL_HS aMIPI_PIXEL_D\[*\]\}\] " "set_input_delay -min 0.9 -clock  aMIPI_PIXEL_CLK_ext  \[get_ports \{aMIPI_PIXEL_VS aMIPI_PIXEL_HS aMIPI_PIXEL_D\[*\]\}\]" {  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1718143794081 ""}  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1718143794081 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 83 bMIPI_PIXEL_CLK_ext clock " "Ignored filter at DE1_SOC.sdc(83): bMIPI_PIXEL_CLK_ext could not be matched with a clock" {  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1718143794081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 83 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SOC.sdc(83): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max 6.1 -clock  bMIPI_PIXEL_CLK_ext  \[get_ports \{bMIPI_PIXEL_VS bMIPI_PIXEL_HS bMIPI_PIXEL_D\[*\]\}\] " "set_input_delay -max 6.1 -clock  bMIPI_PIXEL_CLK_ext  \[get_ports \{bMIPI_PIXEL_VS bMIPI_PIXEL_HS bMIPI_PIXEL_D\[*\]\}\]" {  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1718143794081 ""}  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1718143794081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 84 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SOC.sdc(84): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min 0.9 -clock  bMIPI_PIXEL_CLK_ext  \[get_ports \{bMIPI_PIXEL_VS bMIPI_PIXEL_HS bMIPI_PIXEL_D\[*\]\}\] " "set_input_delay -min 0.9 -clock  bMIPI_PIXEL_CLK_ext  \[get_ports \{bMIPI_PIXEL_VS bMIPI_PIXEL_HS bMIPI_PIXEL_D\[*\]\}\]" {  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1718143794081 ""}  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1718143794081 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 93 u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE1_SOC.sdc(93): u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1718143794081 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 94 MIPI_PIXEL_CLK clock " "Ignored filter at DE1_SOC.sdc(94): MIPI_PIXEL_CLK could not be matched with a clock" {  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1718143794081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups DE1_SOC.sdc 93 Argument -group with value \[get_clocks \{u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_groups at DE1_SOC.sdc(93): Argument -group with value \[get_clocks \{u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                               -group \[get_clocks \{MIPI_PIXEL_CLK\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                               -group \[get_clocks \{MIPI_PIXEL_CLK\}\]" {  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1718143794081 ""}  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1718143794081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups DE1_SOC.sdc 93 Argument -group with value \[get_clocks \{MIPI_PIXEL_CLK\}\] contains zero elements " "Ignored set_clock_groups at DE1_SOC.sdc(93): Argument -group with value \[get_clocks \{MIPI_PIXEL_CLK\}\] contains zero elements" {  } { { "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" "" { Text "C:/Users/deval/Desktop/181dualcam/DE1_SOC.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1718143794081 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "aMIPI_PIXEL_CLK " "Node: aMIPI_PIXEL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_G\[1\]~reg0 aMIPI_PIXEL_CLK " "Register VGA_G\[1\]~reg0 is being clocked by aMIPI_PIXEL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1718143794208 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1718143794208 "|DE1_SOC|aMIPI_PIXEL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RAWDATA_TO_RGB:rawtorgb\|oT\[0\] " "Node: RAWDATA_TO_RGB:rawtorgb\|oT\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch RAWDATA_TO_RGB:rawtorgb\|bD0\[3\] RAWDATA_TO_RGB:rawtorgb\|oT\[0\] " "Latch RAWDATA_TO_RGB:rawtorgb\|bD0\[3\] is being clocked by RAWDATA_TO_RGB:rawtorgb\|oT\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1718143794208 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1718143794208 "|DE1_SOC|RAWDATA_TO_RGB:rawtorgb|oT[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch RAWDATA_TO_RGB:rawtorgb\|aVSold~1 SW\[0\] " "Latch RAWDATA_TO_RGB:rawtorgb\|aVSold~1 is being clocked by SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1718143794208 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1718143794208 "|DE1_SOC|SW[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RGB_Process:p1\|clk\[18\] " "Node: RGB_Process:p1\|clk\[18\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RGB_Process:p1\|ui_11_latch RGB_Process:p1\|clk\[18\] " "Register RGB_Process:p1\|ui_11_latch is being clocked by RGB_Process:p1\|clk\[18\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1718143794208 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1718143794208 "|DE1_SOC|RGB_Process:p1|clk[18]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RGB_Process:p1\|mouse:u2\|transmit:u0\|hex_out2\[0\] " "Node: RGB_Process:p1\|mouse:u2\|transmit:u0\|hex_out2\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch RGB_Process:p1\|mouse_state_left_right.00_4139 RGB_Process:p1\|mouse:u2\|transmit:u0\|hex_out2\[0\] " "Latch RGB_Process:p1\|mouse_state_left_right.00_4139 is being clocked by RGB_Process:p1\|mouse:u2\|transmit:u0\|hex_out2\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1718143794208 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1718143794208 "|DE1_SOC|RGB_Process:p1|mouse:u2|transmit:u0|hex_out2[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RGB_Process:p1\|mouse:u2\|clk " "Node: RGB_Process:p1\|mouse:u2\|clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RGB_Process:p1\|mouse:u2\|transmit:u0\|hex_out2\[6\] RGB_Process:p1\|mouse:u2\|clk " "Register RGB_Process:p1\|mouse:u2\|transmit:u0\|hex_out2\[6\] is being clocked by RGB_Process:p1\|mouse:u2\|clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1718143794208 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1718143794208 "|DE1_SOC|RGB_Process:p1|mouse:u2|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ps2_clk " "Node: ps2_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RGB_Process:p1\|mouse:u2\|transmit:u0\|xyb_stop ps2_clk " "Register RGB_Process:p1\|mouse:u2\|transmit:u0\|xyb_stop is being clocked by ps2_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1718143794208 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1718143794208 "|DE1_SOC|ps2_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RGB_Process:p1\|mouse:u2\|transmit:u0\|xyb_stop " "Node: RGB_Process:p1\|mouse:u2\|transmit:u0\|xyb_stop was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RGB_Process:p1\|mouse:u2\|transmit:u0\|counter_xy\[0\] RGB_Process:p1\|mouse:u2\|transmit:u0\|xyb_stop " "Register RGB_Process:p1\|mouse:u2\|transmit:u0\|counter_xy\[0\] is being clocked by RGB_Process:p1\|mouse:u2\|transmit:u0\|xyb_stop" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1718143794208 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1718143794208 "|DE1_SOC|RGB_Process:p1|mouse:u2|transmit:u0|xyb_stop"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RGB_Process:p1\|mouse:u2\|transmit:u0\|hex_out0\[0\] " "Node: RGB_Process:p1\|mouse:u2\|transmit:u0\|hex_out0\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch RGB_Process:p1\|mouse_state_up_down.10_4099 RGB_Process:p1\|mouse:u2\|transmit:u0\|hex_out0\[0\] " "Latch RGB_Process:p1\|mouse_state_up_down.10_4099 is being clocked by RGB_Process:p1\|mouse:u2\|transmit:u0\|hex_out0\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1718143794208 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1718143794208 "|DE1_SOC|RGB_Process:p1|mouse:u2|transmit:u0|hex_out0[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "bMIPI_PIXEL_CLK " "Node: bMIPI_PIXEL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAWDATA_TO_RGB:rawtorgb\|LINEBUFFER_RD:line2b\|altsyncram:altsyncram_component\|altsyncram_rqr1:auto_generated\|ram_block1a7~porta_memory_reg bMIPI_PIXEL_CLK " "Register RAWDATA_TO_RGB:rawtorgb\|LINEBUFFER_RD:line2b\|altsyncram:altsyncram_component\|altsyncram_rqr1:auto_generated\|ram_block1a7~porta_memory_reg is being clocked by bMIPI_PIXEL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1718143794208 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1718143794208 "|DE1_SOC|bMIPI_PIXEL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:bcfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:bcfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:bcfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] MIPI_BRIDGE_CAMERA_Config:bcfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:bcfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] is being clocked by MIPI_BRIDGE_CAMERA_Config:bcfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1718143794208 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1718143794208 "|DE1_SOC|MIPI_BRIDGE_CAMERA_Config:bcfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:bcfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:bcfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:bcfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE MIPI_BRIDGE_CAMERA_Config:bcfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:bcfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE is being clocked by MIPI_BRIDGE_CAMERA_Config:bcfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1718143794208 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1718143794208 "|DE1_SOC|MIPI_BRIDGE_CAMERA_Config:bcfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:acfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:acfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:acfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] MIPI_BRIDGE_CAMERA_Config:acfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:acfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] is being clocked by MIPI_BRIDGE_CAMERA_Config:acfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1718143794208 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1718143794208 "|DE1_SOC|MIPI_BRIDGE_CAMERA_Config:acfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:acfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:acfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:acfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE MIPI_BRIDGE_CAMERA_Config:acfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:acfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE is being clocked by MIPI_BRIDGE_CAMERA_Config:acfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1718143794208 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1718143794208 "|DE1_SOC|MIPI_BRIDGE_CAMERA_Config:acfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPI_clk\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: MIPI_clk\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718143794208 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPI_clk\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: MIPI_clk\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718143794208 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MIPI_clk\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: MIPI_clk\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718143794208 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1718143794208 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1718143794445 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1718143794470 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718143794470 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718143794470 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718143794470 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718143794470 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718143794470 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718143794470 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 MIPI_clk\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 MIPI_clk\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718143794470 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000 MIPI_clk\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  50.000 MIPI_clk\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718143794470 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1718143794470 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1718143795296 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1718143795307 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1718143795335 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1718143795365 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1718143795525 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1718143795540 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1718143797295 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "80 DSP block " "Packed 80 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1718143797310 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "80 " "Created 80 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1718143797310 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1718143797310 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718143798393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1718143802388 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1718143805662 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:24 " "Fitter placement preparation operations ending: elapsed time is 00:01:24" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718143887039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1718143937622 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1718143945939 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718143945939 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1718143950523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "15 " "Router estimated average interconnect usage is 15% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X56_Y11 X66_Y22 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22" {  } { { "loc" "" { Generic "C:/Users/deval/Desktop/181dualcam/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22"} { { 12 { 0 ""} 56 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1718143967379 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1718143967379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1718143972599 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1718143972599 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1718143972599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718143972610 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.31 " "Total time spent on timing analysis during the Fitter is 9.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1718144015906 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1718144016205 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1718144026134 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1718144026155 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1718144036237 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:56 " "Fitter post-fit operations ending: elapsed time is 00:00:56" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718144071417 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1718144072788 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "6 " "Following 6 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bCAMERA_I2C_SCL a permanently enabled " "Pin bCAMERA_I2C_SCL has a permanently enabled output enable" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { bCAMERA_I2C_SCL } } } { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bCAMERA_I2C_SCL" } } } } { "de1_soc.v" "" { Text "C:/Users/deval/Desktop/181dualcam/de1_soc.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/deval/Desktop/181dualcam/" { { 0 { 0 ""} 0 550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718144073119 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "aCAMERA_I2C_SCL a permanently enabled " "Pin aCAMERA_I2C_SCL has a permanently enabled output enable" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { aCAMERA_I2C_SCL } } } { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aCAMERA_I2C_SCL" } } } } { "de1_soc.v" "" { Text "C:/Users/deval/Desktop/181dualcam/de1_soc.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/deval/Desktop/181dualcam/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718144073119 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "aMIPI_I2C_SCL a permanently enabled " "Pin aMIPI_I2C_SCL has a permanently enabled output enable" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { aMIPI_I2C_SCL } } } { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aMIPI_I2C_SCL" } } } } { "de1_soc.v" "" { Text "C:/Users/deval/Desktop/181dualcam/de1_soc.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/deval/Desktop/181dualcam/" { { 0 { 0 ""} 0 542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718144073119 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bMIPI_I2C_SCL a permanently enabled " "Pin bMIPI_I2C_SCL has a permanently enabled output enable" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { bMIPI_I2C_SCL } } } { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bMIPI_I2C_SCL" } } } } { "de1_soc.v" "" { Text "C:/Users/deval/Desktop/181dualcam/de1_soc.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/deval/Desktop/181dualcam/" { { 0 { 0 ""} 0 554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718144073119 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_clk2 a permanently disabled " "Pin ps2_clk2 has a permanently disabled output enable" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ps2_clk2 } } } { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_clk2" } } } } { "de1_soc.v" "" { Text "C:/Users/deval/Desktop/181dualcam/de1_soc.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/deval/Desktop/181dualcam/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718144073119 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_data2 a permanently disabled " "Pin ps2_data2 has a permanently disabled output enable" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ps2_data2 } } } { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_data2" } } } } { "de1_soc.v" "" { Text "C:/Users/deval/Desktop/181dualcam/de1_soc.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/deval/Desktop/181dualcam/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718144073119 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1718144073119 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/deval/Desktop/181dualcam/DE1_SOC.fit.smsg " "Generated suppressed messages file C:/Users/deval/Desktop/181dualcam/DE1_SOC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1718144074850 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 58 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7554 " "Peak virtual memory: 7554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718144083196 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 15:14:43 2024 " "Processing ended: Tue Jun 11 15:14:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718144083196 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:06 " "Elapsed time: 00:05:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718144083196 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:19 " "Total CPU time (on all processors): 00:07:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718144083196 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1718144083196 ""}
