<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p651" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_651{left:96px;bottom:47px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2_651{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_651{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_651{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_651{left:96px;bottom:722px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t6_651{left:96px;bottom:701px;letter-spacing:0.1px;word-spacing:-0.42px;}
#t7_651{left:456px;bottom:701px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t8_651{left:96px;bottom:679px;letter-spacing:0.13px;word-spacing:-0.42px;}
#t9_651{left:96px;bottom:658px;letter-spacing:0.13px;word-spacing:-0.19px;}
#ta_651{left:96px;bottom:599px;letter-spacing:0.19px;}
#tb_651{left:192px;bottom:599px;letter-spacing:0.06px;word-spacing:0.18px;}
#tc_651{left:96px;bottom:563px;letter-spacing:0.15px;word-spacing:-0.91px;}
#td_651{left:195px;bottom:563px;letter-spacing:0.11px;word-spacing:-0.88px;}
#te_651{left:96px;bottom:542px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tf_651{left:96px;bottom:520px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tg_651{left:96px;bottom:499px;letter-spacing:0.13px;word-spacing:-0.45px;}
#th_651{left:96px;bottom:464px;letter-spacing:0.14px;word-spacing:-0.47px;}
#ti_651{left:96px;bottom:433px;}
#tj_651{left:124px;bottom:433px;letter-spacing:0.15px;word-spacing:1.02px;}
#tk_651{left:264px;bottom:433px;letter-spacing:0.15px;word-spacing:0.97px;}
#tl_651{left:124px;bottom:412px;letter-spacing:0.13px;word-spacing:1.64px;}
#tm_651{left:124px;bottom:390px;letter-spacing:0.12px;word-spacing:0.36px;}
#tn_651{left:124px;bottom:369px;letter-spacing:0.08px;word-spacing:-0.39px;}
#to_651{left:124px;bottom:342px;letter-spacing:0.14px;word-spacing:-0.48px;}
#tp_651{left:124px;bottom:320px;letter-spacing:0.12px;word-spacing:1.44px;}
#tq_651{left:124px;bottom:299px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tr_651{left:96px;bottom:271px;}
#ts_651{left:124px;bottom:271px;letter-spacing:0.15px;word-spacing:-0.82px;}
#tt_651{left:273px;bottom:271px;letter-spacing:0.14px;word-spacing:-0.82px;}
#tu_651{left:124px;bottom:250px;letter-spacing:0.14px;word-spacing:3.19px;}
#tv_651{left:124px;bottom:229px;letter-spacing:0.06px;word-spacing:2.5px;}
#tw_651{left:124px;bottom:207px;letter-spacing:0.14px;word-spacing:1.15px;}
#tx_651{left:124px;bottom:186px;letter-spacing:0.13px;word-spacing:-0.62px;}
#ty_651{left:124px;bottom:164px;letter-spacing:0.13px;word-spacing:-0.19px;}
#tz_651{left:124px;bottom:143px;letter-spacing:0.07px;word-spacing:-0.16px;}
#t10_651{left:101px;bottom:1020px;letter-spacing:-0.19px;word-spacing:1.21px;}
#t11_651{left:162px;bottom:1020px;}
#t12_651{left:168px;bottom:1020px;letter-spacing:0.21px;}
#t13_651{left:202px;bottom:1020px;letter-spacing:0.15px;word-spacing:0.05px;}
#t14_651{left:163px;bottom:991px;letter-spacing:0.13px;}
#t15_651{left:420px;bottom:991px;letter-spacing:0.13px;}
#t16_651{left:696px;bottom:991px;letter-spacing:0.15px;}
#t17_651{left:105px;bottom:958px;letter-spacing:0.1px;word-spacing:0.04px;}
#t18_651{left:105px;bottom:939px;letter-spacing:0.12px;word-spacing:0.04px;}
#t19_651{left:289px;bottom:967px;letter-spacing:0.13px;word-spacing:-0.29px;}
#t1a_651{left:289px;bottom:949px;letter-spacing:0.09px;word-spacing:-0.12px;}
#t1b_651{left:289px;bottom:930px;letter-spacing:0.16px;word-spacing:0.04px;}
#t1c_651{left:633px;bottom:958px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1d_651{left:633px;bottom:939px;letter-spacing:0.13px;word-spacing:-0.06px;}
#t1e_651{left:105px;bottom:887px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1f_651{left:105px;bottom:869px;letter-spacing:0.1px;word-spacing:0.04px;}
#t1g_651{left:289px;bottom:906px;letter-spacing:0.07px;word-spacing:-0.05px;}
#t1h_651{left:289px;bottom:887px;letter-spacing:0.05px;word-spacing:0.09px;}
#t1i_651{left:289px;bottom:869px;letter-spacing:0.04px;word-spacing:0.1px;}
#t1j_651{left:289px;bottom:851px;letter-spacing:0.02px;word-spacing:-0.06px;}
#t1k_651{left:633px;bottom:887px;letter-spacing:0.11px;word-spacing:-0.4px;}
#t1l_651{left:633px;bottom:869px;letter-spacing:0.11px;word-spacing:-0.05px;}
#t1m_651{left:105px;bottom:817px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1n_651{left:289px;bottom:826px;letter-spacing:0.05px;word-spacing:0.06px;}
#t1o_651{left:289px;bottom:808px;letter-spacing:0.1px;word-spacing:0.02px;}
#t1p_651{left:633px;bottom:826px;letter-spacing:0.11px;word-spacing:-0.22px;}
#t1q_651{left:633px;bottom:808px;letter-spacing:0.11px;}
#t1r_651{left:105px;bottom:774px;letter-spacing:0.1px;}
#t1s_651{left:289px;bottom:774px;letter-spacing:0.1px;}
#t1t_651{left:633px;bottom:784px;letter-spacing:0.1px;word-spacing:-0.15px;}
#t1u_651{left:633px;bottom:765px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t1v_651{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_651{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_651{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_651{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_651{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_651{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s6_651{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s7_651{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s8_651{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s9_651{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.sa_651{font-size:15px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.sb_651{font-size:15px;font-family:TimesNewRoman_61y;color:#000;}
.sc_651{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts651" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg651Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg651" style="-webkit-user-select: none;"><object width="935" height="1210" data="651/651.svg" type="image/svg+xml" id="pdf651" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_651" class="t s1_651">Memory System </span><span id="t2_651" class="t s2_651">196 </span>
<span id="t3_651" class="t s3_651">24593—Rev. 3.41—June 2023 </span><span id="t4_651" class="t s3_651">AMD64 Technology </span>
<span id="t5_651" class="t s4_651">The processor provides several methods for reporting bus lock activity to system software and </span>
<span id="t6_651" class="t s4_651">reducing its frequency and performance penalty. </span><span id="t7_651" class="t s4_651">Bus lock trap is described in section 8.2.2 on </span>
<span id="t8_651" class="t s4_651">page 247 and section 13.1 on page 390, and SVM Bus Lock Threshold is described in section 15.14.5 </span>
<span id="t9_651" class="t s4_651">on page 524. </span>
<span id="ta_651" class="t s5_651">7.4 </span><span id="tb_651" class="t s5_651">Memory Types </span>
<span id="tc_651" class="t s6_651">Memory type </span><span id="td_651" class="t s4_651">is an attribute that can be associated with a specific region of virtual or physical memory. </span>
<span id="te_651" class="t s4_651">Memory type designates certain caching and ordering behaviors for loads and stores to addresses in </span>
<span id="tf_651" class="t s4_651">that region. Most memory types are explicitly assigned, although some are inferred by the hardware </span>
<span id="tg_651" class="t s4_651">from current processor state and instruction context. </span>
<span id="th_651" class="t s4_651">The AMD64 architecture defines the following memory types: </span>
<span id="ti_651" class="t s7_651">• </span><span id="tj_651" class="t s6_651">Uncacheable (UC)</span><span id="tk_651" class="t s4_651">—Reads from, and writes to, UC memory are not cacheable. Reads from UC </span>
<span id="tl_651" class="t s4_651">memory cannot be speculative. Write-combining to UC memory is not allowed. Reads from or </span>
<span id="tm_651" class="t s4_651">writes to UC memory cause the write buffers to be written to memory and be invalidated prior to </span>
<span id="tn_651" class="t s4_651">the access to UC memory. </span>
<span id="to_651" class="t s4_651">The UC memory type is useful for memory-mapped I/O devices where strict ordering of reads and </span>
<span id="tp_651" class="t s4_651">writes is important. Note that this strong ordering is with respect to UC accesses only; reads to </span>
<span id="tq_651" class="t s4_651">memory types which support speculative operation may bypass non-conflicting UC accesses. </span>
<span id="tr_651" class="t s7_651">• </span><span id="ts_651" class="t s6_651">Cache Disable (CD)</span><span id="tt_651" class="t s4_651">—The CD memory type is a form of uncacheable memory type that is inferred </span>
<span id="tu_651" class="t s4_651">when the L1 caches are disabled but not invalidated, or for certain conflicting memory type </span>
<span id="tv_651" class="t s4_651">assignments from the Page Attribute Table (PAT) and Memory Type Range Register (MTRR) </span>
<span id="tw_651" class="t s4_651">mechanisms. The former case occurs when caches are disabled by setting CR0.CD to 1 without </span>
<span id="tx_651" class="t s4_651">invalidating the caches with either the INVD or WBINVD instruction for any reference to a region </span>
<span id="ty_651" class="t s4_651">designated as cacheable. The latter case occurs when a specific type has been assigned to a virtual </span>
<span id="tz_651" class="t s4_651">page via PAT, and a conflicting type has been assigned to the mapped physical page via an MTRR </span>
<span id="t10_651" class="t s8_651">Table 7</span><span id="t11_651" class="t s9_651">-</span><span id="t12_651" class="t s8_651">1. </span><span id="t13_651" class="t s8_651">Atomic Read-Modify-Write Operation </span>
<span id="t14_651" class="t sa_651">Category </span><span id="t15_651" class="t sa_651">Operations </span><span id="t16_651" class="t sa_651">Comments </span>
<span id="t17_651" class="t sb_651">Software atomic using a </span>
<span id="t18_651" class="t sb_651">memory operand </span>
<span id="t19_651" class="t sb_651">XCHG, LOCK prefix + ADD, SUB, AND, OR, XOR, </span>
<span id="t1a_651" class="t sb_651">ADC, SBB, INC, DEC, NOT, NEG, BTC, BTR, BTS, </span>
<span id="t1b_651" class="t sb_651">XADD, CMPXCHG </span>
<span id="t1c_651" class="t sb_651">Atomic read-modify-write on </span>
<span id="t1d_651" class="t sb_651">the memory operand </span>
<span id="t1e_651" class="t sb_651">Segmentation and system </span>
<span id="t1f_651" class="t sb_651">data structures </span>
<span id="t1g_651" class="t sb_651">LSL, LAR, VERR, VERW, LDS, LES, LFS, LGS, </span>
<span id="t1h_651" class="t sb_651">LSS, LTR, MOV DS, MOV ES, MOV FS, MOV GS, </span>
<span id="t1i_651" class="t sb_651">MOV SS, POP DS, POP ES, POP FS, POP GS, POP </span>
<span id="t1j_651" class="t sb_651">SS, Task switch </span>
<span id="t1k_651" class="t sb_651">Setting Accessed bit in segment </span>
<span id="t1l_651" class="t sb_651">or task descriptor or TSS </span>
<span id="t1m_651" class="t sb_651">Far control transfer </span>
<span id="t1n_651" class="t sb_651">CALL (far), JMP (far), RET (far), IRET, INTn, INT3, </span>
<span id="t1o_651" class="t sb_651">INT0, INT1, exception or interrupt or trap gate </span>
<span id="t1p_651" class="t sb_651">Setting Accessed bit in gate </span>
<span id="t1q_651" class="t sb_651">descriptor </span>
<span id="t1r_651" class="t sb_651">Paging </span><span id="t1s_651" class="t sb_651">Page table walk for instruction fetch or data access </span>
<span id="t1t_651" class="t sb_651">Setting Accessed or Dirty bit in </span>
<span id="t1u_651" class="t sb_651">page table entries </span>
<span id="t1v_651" class="t sc_651">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
