<TABLE>
<TR  bgcolor="#C0C0C0">
<TH>Hierarchy</TH>
<TH>Input</TH>
<TH>Constant Input</TH>
<TH>Unused Input</TH>
<TH>Floating Input</TH>
<TH>Output</TH>
<TH>Constant Output</TH>
<TH>Unused Output</TH>
<TH>Floating Output</TH>
<TH>Bidir</TH>
<TH>Constant Bidir</TH>
<TH>Unused Bidir</TH>
<TH>Input only Bidir</TH>
<TH>Output only Bidir</TH>
</TR>
<TR >
<TD >AC30</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|rst_controller</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|irq_mapper</TD>
<TD >3</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|mm_interconnect_2|cra_root_cra_slave_translator</TD>
<TD >182</TD>
<TD >4</TD>
<TD >26</TD>
<TD >4</TD>
<TD >144</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|mm_interconnect_2|acl_iface_kernel_cra_translator</TD>
<TD >182</TD>
<TD >11</TD>
<TD >2</TD>
<TD >11</TD>
<TD >176</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|mm_interconnect_2</TD>
<TD >176</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >144</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|mm_interconnect_0|acl_iface_kernel_mem0_translator</TD>
<TD >596</TD>
<TD >4</TD>
<TD >5</TD>
<TD >4</TD>
<TD >579</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|mm_interconnect_0|hist_system_avm_mem_gmem0_port_0_0_rw_translator</TD>
<TD >594</TD>
<TD >14</TD>
<TD >2</TD>
<TD >14</TD>
<TD >590</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|mm_interconnect_0</TD>
<TD >587</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >579</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|tx_alu</TD>
<TD >99</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.acl_atomics_nostallgmem0_port_0_0_rw</TD>
<TD >587</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >585</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_out_ic_to_avmgmem0_port_0_0_rw</TD>
<TD >582</TD>
<TD >5</TD>
<TD >3</TD>
<TD >5</TD>
<TD >585</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_icgmem0_port_0_0_rw|a[0].a|mux_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >324</TD>
<TD >0</TD>
<TD >324</TD>
<TD >0</TD>
<TD >324</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_icgmem0_port_0_0_rw|a[0].a|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_icgmem0_port_0_0_rw|a[0].a|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_icgmem0_port_0_0_rw|a[0].a|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_icgmem0_port_0_0_rw|a[0].a|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_icgmem0_port_0_0_rw|a[0].a</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >972</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_icgmem0_port_0_0_rw|a[0].mout_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >324</TD>
<TD >0</TD>
<TD >324</TD>
<TD >0</TD>
<TD >324</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_icgmem0_port_0_0_rw|a[0].m1_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >324</TD>
<TD >0</TD>
<TD >324</TD>
<TD >0</TD>
<TD >324</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_icgmem0_port_0_0_rw|a[0].m0_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >324</TD>
<TD >0</TD>
<TD >324</TD>
<TD >0</TD>
<TD >324</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_icgmem0_port_0_0_rw|s.s_endp|rrp|read_fifo</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_icgmem0_port_0_0_rw|s.s_endp|rrp</TD>
<TD >259</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >582</TD>
<TD >0</TD>
<TD >315</TD>
<TD >0</TD>
<TD >315</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_icgmem0_port_0_0_rw|s.s_endp|wrp</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >326</TD>
<TD >0</TD>
<TD >321</TD>
<TD >0</TD>
<TD >321</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_icgmem0_port_0_0_rw|s.s_endp</TD>
<TD >260</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >908</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_icgmem0_port_0_0_rw|s.rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >258</TD>
<TD >0</TD>
<TD >258</TD>
<TD >0</TD>
<TD >258</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_icgmem0_port_0_0_rw|s.wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_icgmem0_port_0_0_rw|s.out_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >324</TD>
<TD >0</TD>
<TD >324</TD>
<TD >0</TD>
<TD >324</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_icgmem0_port_0_0_rw|s.in_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >324</TD>
<TD >0</TD>
<TD >324</TD>
<TD >0</TD>
<TD >324</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_icgmem0_port_0_0_rw|m[1].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1166</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_icgmem0_port_0_0_rw|m[1].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >258</TD>
<TD >0</TD>
<TD >258</TD>
<TD >0</TD>
<TD >258</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_icgmem0_port_0_0_rw|m[1].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_icgmem0_port_0_0_rw|m[1].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >324</TD>
<TD >0</TD>
<TD >324</TD>
<TD >0</TD>
<TD >324</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_icgmem0_port_0_0_rw|m[1].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >582</TD>
<TD >0</TD>
<TD >582</TD>
<TD >0</TD>
<TD >582</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_icgmem0_port_0_0_rw|m[0].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1166</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_icgmem0_port_0_0_rw|m[0].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >258</TD>
<TD >0</TD>
<TD >258</TD>
<TD >0</TD>
<TD >258</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_icgmem0_port_0_0_rw|m[0].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_icgmem0_port_0_0_rw|m[0].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >324</TD>
<TD >0</TD>
<TD >324</TD>
<TD >0</TD>
<TD >324</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_icgmem0_port_0_0_rw|m[0].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >582</TD>
<TD >0</TD>
<TD >582</TD>
<TD >0</TD>
<TD >582</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_icgmem0_port_0_0_rw</TD>
<TD >905</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >841</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.router[1].router</TD>
<TD >584</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >581</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.router[0].router</TD>
<TD >584</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >581</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_ic_preroutegmem0_router_1|s.s_endp|rrp</TD>
<TD >259</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >582</TD>
<TD >0</TD>
<TD >324</TD>
<TD >0</TD>
<TD >324</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_ic_preroutegmem0_router_1|s.s_endp|wrp</TD>
<TD >3</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >326</TD>
<TD >0</TD>
<TD >325</TD>
<TD >0</TD>
<TD >325</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_ic_preroutegmem0_router_1|s.s_endp</TD>
<TD >260</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >908</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_ic_preroutegmem0_router_1|s.rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >258</TD>
<TD >0</TD>
<TD >258</TD>
<TD >0</TD>
<TD >258</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_ic_preroutegmem0_router_1|s.wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_ic_preroutegmem0_router_1|s.out_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >324</TD>
<TD >0</TD>
<TD >324</TD>
<TD >0</TD>
<TD >324</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_ic_preroutegmem0_router_1|s.in_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >324</TD>
<TD >0</TD>
<TD >324</TD>
<TD >0</TD>
<TD >324</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_ic_preroutegmem0_router_1|m[0].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1166</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_ic_preroutegmem0_router_1|m[0].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >258</TD>
<TD >0</TD>
<TD >258</TD>
<TD >0</TD>
<TD >258</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_ic_preroutegmem0_router_1|m[0].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_ic_preroutegmem0_router_1|m[0].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >324</TD>
<TD >0</TD>
<TD >324</TD>
<TD >0</TD>
<TD >324</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_ic_preroutegmem0_router_1|m[0].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >582</TD>
<TD >0</TD>
<TD >582</TD>
<TD >0</TD>
<TD >582</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_ic_preroutegmem0_router_1</TD>
<TD >583</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >582</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_ic_preroutegmem0_router_0|s.s_endp|rrp</TD>
<TD >259</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >582</TD>
<TD >0</TD>
<TD >324</TD>
<TD >0</TD>
<TD >324</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_ic_preroutegmem0_router_0|s.s_endp|wrp</TD>
<TD >3</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >326</TD>
<TD >0</TD>
<TD >325</TD>
<TD >0</TD>
<TD >325</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_ic_preroutegmem0_router_0|s.s_endp</TD>
<TD >260</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >908</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_ic_preroutegmem0_router_0|s.rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >258</TD>
<TD >0</TD>
<TD >258</TD>
<TD >0</TD>
<TD >258</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_ic_preroutegmem0_router_0|s.wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_ic_preroutegmem0_router_0|s.out_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >324</TD>
<TD >0</TD>
<TD >324</TD>
<TD >0</TD>
<TD >324</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_ic_preroutegmem0_router_0|s.in_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >324</TD>
<TD >0</TD>
<TD >324</TD>
<TD >0</TD>
<TD >324</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_ic_preroutegmem0_router_0|m[0].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1166</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_ic_preroutegmem0_router_0|m[0].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >258</TD>
<TD >0</TD>
<TD >258</TD>
<TD >0</TD>
<TD >258</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_ic_preroutegmem0_router_0|m[0].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_ic_preroutegmem0_router_0|m[0].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >324</TD>
<TD >0</TD>
<TD >324</TD>
<TD >0</TD>
<TD >324</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_ic_preroutegmem0_router_0|m[0].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >582</TD>
<TD >0</TD>
<TD >582</TD>
<TD >0</TD>
<TD >582</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.global_ic_preroutegmem0_router_0</TD>
<TD >583</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >582</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.t[1].gmem0_avm_to_ic</TD>
<TD >585</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >581</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0|gmem0_.t[0].gmem0_avm_to_ic</TD>
<TD >585</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >581</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|global_memory_tree0_inst0</TD>
<TD >914</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >844</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_start_elem_inst_0|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_start_elem_inst_0|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_start_elem_inst_0|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_start_elem_inst_0|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_start_elem_inst_0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].port4bank0[0].data_ic|s.s_endp|rrp</TD>
<TD >131</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >292</TD>
<TD >0</TD>
<TD >163</TD>
<TD >0</TD>
<TD >163</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].port4bank0[0].data_ic|s.s_endp|wrp</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >164</TD>
<TD >0</TD>
<TD >161</TD>
<TD >0</TD>
<TD >161</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].port4bank0[0].data_ic|s.s_endp</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >456</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].port4bank0[0].data_ic|s.rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >130</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].port4bank0[0].data_ic|s.wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].port4bank0[0].data_ic|s.out_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >162</TD>
<TD >0</TD>
<TD >162</TD>
<TD >0</TD>
<TD >162</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].port4bank0[0].data_ic|s.in_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >162</TD>
<TD >0</TD>
<TD >162</TD>
<TD >0</TD>
<TD >162</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].port4bank0[0].data_ic|m[0].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >586</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].port4bank0[0].data_ic|m[0].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >130</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].port4bank0[0].data_ic|m[0].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].port4bank0[0].data_ic|m[0].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >162</TD>
<TD >0</TD>
<TD >162</TD>
<TD >0</TD>
<TD >162</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].port4bank0[0].data_ic|m[0].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >292</TD>
<TD >0</TD>
<TD >292</TD>
<TD >0</TD>
<TD >292</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].port4bank0[0].data_ic</TD>
<TD >293</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >292</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp</TD>
<TD >131</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >292</TD>
<TD >0</TD>
<TD >163</TD>
<TD >0</TD>
<TD >163</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|wrp</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >164</TD>
<TD >0</TD>
<TD >161</TD>
<TD >0</TD>
<TD >161</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|s.s_endp</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >456</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|s.rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >130</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|s.wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|s.out_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >162</TD>
<TD >0</TD>
<TD >162</TD>
<TD >0</TD>
<TD >162</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|s.in_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >162</TD>
<TD >0</TD>
<TD >162</TD>
<TD >0</TD>
<TD >162</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|m[0].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >586</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|m[0].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >130</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|m[0].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|m[0].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >162</TD>
<TD >0</TD>
<TD >162</TD>
<TD >0</TD>
<TD >162</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|m[0].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >292</TD>
<TD >0</TD>
<TD >292</TD>
<TD >0</TD>
<TD >292</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic</TD>
<TD >293</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >292</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|s.s_endp|rrp</TD>
<TD >131</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >292</TD>
<TD >0</TD>
<TD >163</TD>
<TD >0</TD>
<TD >163</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|s.s_endp|wrp</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >164</TD>
<TD >0</TD>
<TD >161</TD>
<TD >0</TD>
<TD >161</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|s.s_endp</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >456</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|s.rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >130</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|s.wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|s.out_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >162</TD>
<TD >0</TD>
<TD >162</TD>
<TD >0</TD>
<TD >162</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|s.in_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >162</TD>
<TD >0</TD>
<TD >162</TD>
<TD >0</TD>
<TD >162</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|m[0].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >586</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|m[0].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >130</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|m[0].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|m[0].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >162</TD>
<TD >0</TD>
<TD >162</TD>
<TD >0</TD>
<TD >162</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|m[0].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >292</TD>
<TD >0</TD>
<TD >292</TD>
<TD >0</TD>
<TD >292</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic</TD>
<TD >293</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >292</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].router[2].router</TD>
<TD >294</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >291</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].router[1].router</TD>
<TD >294</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >291</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].router[0].router</TD>
<TD >294</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >291</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|tx_alu</TD>
<TD >99</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local</TD>
<TD >290</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >288</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|block_n[0].altsyncram_component|auto_generated</TD>
<TD >97</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|readatavalid_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|readatavalid_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|readatavalid_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|readatavalid_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].bank[0].mem0</TD>
<TD >203</TD>
<TD >54</TD>
<TD >3</TD>
<TD >54</TD>
<TD >136</TD>
<TD >54</TD>
<TD >54</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].master[2].avm_to_ic</TD>
<TD >311</TD>
<TD >19</TD>
<TD >2</TD>
<TD >19</TD>
<TD >310</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].master[1].avm_to_ic</TD>
<TD >311</TD>
<TD >19</TD>
<TD >2</TD>
<TD >19</TD>
<TD >310</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|local_mem_system_aspace5.local_mem_group[0].master[0].avm_to_ic</TD>
<TD >311</TD>
<TD >19</TD>
<TD >2</TD>
<TD >19</TD>
<TD >310</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|theacl_clock2x_dummy_consumer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B6|thehistogram_B6_branch</TD>
<TD >36</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_acl_wg_limiter_exit_unnamed_histogram6_histogram|thewgl_exit_storage</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_acl_wg_limiter_exit_unnamed_histogram6_histogram</TD>
<TD >38</TD>
<TD >34</TD>
<TD >0</TD>
<TD >34</TD>
<TD >36</TD>
<TD >34</TD>
<TD >34</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B6|thehistogram_B6_merge</TD>
<TD >68</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B6</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B6_sr_0_aunroll_x</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B0|thehistogram_B0_branch</TD>
<TD >196</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >194</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B0|thebb_histogram_B0_stall_region|thei_acl_wg_limiter_enter_l_grpid_0_histogram|thei_acl_wg_limiter_enter_l_grpid_0_histogram1|limiter</TD>
<TD >18</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B0|thebb_histogram_B0_stall_region|thei_acl_wg_limiter_enter_l_grpid_0_histogram|thei_acl_wg_limiter_enter_l_grpid_0_histogram1</TD>
<TD >70</TD>
<TD >29</TD>
<TD >52</TD>
<TD >29</TD>
<TD >36</TD>
<TD >29</TD>
<TD >29</TD>
<TD >29</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B0|thebb_histogram_B0_stall_region|thei_acl_wg_limiter_enter_l_grpid_0_histogram</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B0|thebb_histogram_B0_stall_region|thehistogram_B0_merge_reg_aunroll_x</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B0|thebb_histogram_B0_stall_region</TD>
<TD >166</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >196</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B0|thehistogram_B0_merge</TD>
<TD >132</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B0</TD>
<TD >390</TD>
<TD >0</TD>
<TD >224</TD>
<TD >0</TD>
<TD >196</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|theloop_limiter_histogram0|thelimiter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|theloop_limiter_histogram0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B1_sr_1_aunroll_x</TD>
<TD >228</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >226</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B2_sr_0_aunroll_x</TD>
<TD >228</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >226</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B2|thehistogram_B2_branch</TD>
<TD >228</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >226</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_rbar_unnamed_histogram1_histogram_aunroll_x|thei_rbar_unnamed_histogram1_histogram11|barrier_fifo_reorder|altsyncram_component|auto_generated</TD>
<TD >185</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >160</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_rbar_unnamed_histogram1_histogram_aunroll_x|thei_rbar_unnamed_histogram1_histogram11|barrier_fifo_reorder</TD>
<TD >240</TD>
<TD >53</TD>
<TD >53</TD>
<TD >53</TD>
<TD >226</TD>
<TD >53</TD>
<TD >53</TD>
<TD >53</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_rbar_unnamed_histogram1_histogram_aunroll_x|thei_rbar_unnamed_histogram1_histogram11</TD>
<TD >237</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >226</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_rbar_unnamed_histogram1_histogram_aunroll_x</TD>
<TD >260</TD>
<TD >0</TD>
<TD >23</TD>
<TD >0</TD>
<TD >226</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region</TD>
<TD >260</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >226</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B2|thehistogram_B2_merge</TD>
<TD >228</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >226</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B2</TD>
<TD >484</TD>
<TD >0</TD>
<TD >224</TD>
<TD >0</TD>
<TD >226</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|theloop_limiter_histogram1|thelimiter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|theloop_limiter_histogram1</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3_sr_1_aunroll_x</TD>
<TD >260</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >258</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B4_sr_0_aunroll_x</TD>
<TD >196</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >194</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B4|thehistogram_B4_branch</TD>
<TD >164</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >162</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B4|thebb_histogram_B4_stall_region|thei_rbar_unnamed_histogram4_histogram_aunroll_x|thei_rbar_unnamed_histogram4_histogram30|barrier_fifo_reorder|altsyncram_component|auto_generated</TD>
<TD >153</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B4|thebb_histogram_B4_stall_region|thei_rbar_unnamed_histogram4_histogram_aunroll_x|thei_rbar_unnamed_histogram4_histogram30|barrier_fifo_reorder</TD>
<TD >208</TD>
<TD >53</TD>
<TD >53</TD>
<TD >53</TD>
<TD >194</TD>
<TD >53</TD>
<TD >53</TD>
<TD >53</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B4|thebb_histogram_B4_stall_region|thei_rbar_unnamed_histogram4_histogram_aunroll_x|thei_rbar_unnamed_histogram4_histogram30</TD>
<TD >205</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >194</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B4|thebb_histogram_B4_stall_region|thei_rbar_unnamed_histogram4_histogram_aunroll_x</TD>
<TD >228</TD>
<TD >32</TD>
<TD >23</TD>
<TD >32</TD>
<TD >194</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B4|thebb_histogram_B4_stall_region</TD>
<TD >228</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >162</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B4|thehistogram_B4_merge</TD>
<TD >196</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >194</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B4</TD>
<TD >324</TD>
<TD >0</TD>
<TD >96</TD>
<TD >0</TD>
<TD >162</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|theloop_limiter_histogram2|thelimiter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|theloop_limiter_histogram2</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5_sr_1_aunroll_x</TD>
<TD >196</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >194</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thehistogram_B5_branch</TD>
<TD >198</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >195</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_unknown_call36_histogram|thei_unknown_call36_histogram46|atomic_pipelined|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_unknown_call36_histogram|thei_unknown_call36_histogram46|atomic_pipelined|data_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_unknown_call36_histogram|thei_unknown_call36_histogram46|atomic_pipelined|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_unknown_call36_histogram|thei_unknown_call36_histogram46|atomic_pipelined|data_fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_unknown_call36_histogram|thei_unknown_call36_histogram46|atomic_pipelined|data_fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_unknown_call36_histogram|thei_unknown_call36_histogram46|atomic_pipelined|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_unknown_call36_histogram|thei_unknown_call36_histogram46|atomic_pipelined|data_fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_unknown_call36_histogram|thei_unknown_call36_histogram46|atomic_pipelined|data_fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >38</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_unknown_call36_histogram|thei_unknown_call36_histogram46|atomic_pipelined|data_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_unknown_call36_histogram|thei_unknown_call36_histogram46|atomic_pipelined|req_fifo</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_unknown_call36_histogram|thei_unknown_call36_histogram46|atomic_pipelined</TD>
<TD >360</TD>
<TD >196</TD>
<TD >3</TD>
<TD >196</TD>
<TD >359</TD>
<TD >196</TD>
<TD >196</TD>
<TD >196</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_unknown_call36_histogram|thei_unknown_call36_histogram46|nop_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_unknown_call36_histogram|thei_unknown_call36_histogram46|u_permute_address</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_unknown_call36_histogram|thei_unknown_call36_histogram46|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_unknown_call36_histogram|thei_unknown_call36_histogram46|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_unknown_call36_histogram|thei_unknown_call36_histogram46|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_unknown_call36_histogram|thei_unknown_call36_histogram46|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_unknown_call36_histogram|thei_unknown_call36_histogram46|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_unknown_call36_histogram|thei_unknown_call36_histogram46</TD>
<TD >460</TD>
<TD >210</TD>
<TD >1</TD>
<TD >210</TD>
<TD >431</TD>
<TD >210</TD>
<TD >210</TD>
<TD >210</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_unknown_call36_histogram|thereaddata_reg_call36_histogram3</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_unknown_call36_histogram</TD>
<TD >361</TD>
<TD >32</TD>
<TD >34</TD>
<TD >32</TD>
<TD >361</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram49|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram49|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram49|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram49|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram49|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram49|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >268</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >256</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram49|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >261</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >262</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram49|fifo|scfifo_component|auto_generated</TD>
<TD >260</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >263</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram49|fifo</TD>
<TD >260</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >261</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram49</TD>
<TD >260</TD>
<TD >250</TD>
<TD >0</TD>
<TD >250</TD>
<TD >258</TD>
<TD >250</TD>
<TD >250</TD>
<TD >250</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo_aunroll_x</TD>
<TD >135</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >133</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x</TD>
<TD >136</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x|thei_syncbuf_histogram_sync_buffer_histogram|thei_syncbuf_histogram_sync_buffer_histogram34</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x|thei_syncbuf_histogram_sync_buffer_histogram</TD>
<TD >69</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >66</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x|redist9_i_arrayidx33_histogram_histogram35_trunc_sel_x_b_1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >64</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x|redist0_i_arrayidx33_histogram_histogram35_mult_x_bs1_merged_bit_select_b_4_mem_dmem|auto_generated|altsyncram1</TD>
<TD >27</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x|redist0_i_arrayidx33_histogram_histogram35_mult_x_bs1_merged_bit_select_b_4_mem_dmem|auto_generated</TD>
<TD >27</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x|redist3_i_arrayidx33_histogram_histogram35_mult_x_bs1_merged_bit_select_e_4_mem_dmem|auto_generated|altsyncram1</TD>
<TD >27</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x|redist3_i_arrayidx33_histogram_histogram35_mult_x_bs1_merged_bit_select_e_4_mem_dmem|auto_generated</TD>
<TD >27</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x|redist2_i_arrayidx33_histogram_histogram35_mult_x_bs1_merged_bit_select_d_4_mem_dmem|auto_generated|altsyncram1</TD>
<TD >27</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x|redist2_i_arrayidx33_histogram_histogram35_mult_x_bs1_merged_bit_select_d_4_mem_dmem|auto_generated</TD>
<TD >27</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x|redist1_i_arrayidx33_histogram_histogram35_mult_x_bs1_merged_bit_select_c_4_mem_dmem|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x|redist1_i_arrayidx33_histogram_histogram35_mult_x_bs1_merged_bit_select_c_4_mem_dmem|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x|redist5_i_cmp15_neg_rm3_histogram_q_5</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x|thei_load_unnamed_histogram5_histogram|thei_load_unnamed_histogram5_histogram39|pipelined_read|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x|thei_load_unnamed_histogram5_histogram|thei_load_unnamed_histogram5_histogram39|pipelined_read|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x|thei_load_unnamed_histogram5_histogram|thei_load_unnamed_histogram5_histogram39|pipelined_read|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x|thei_load_unnamed_histogram5_histogram|thei_load_unnamed_histogram5_histogram39|pipelined_read|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x|thei_load_unnamed_histogram5_histogram|thei_load_unnamed_histogram5_histogram39|pipelined_read</TD>
<TD >70</TD>
<TD >11</TD>
<TD >2</TD>
<TD >11</TD>
<TD >77</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x|thei_load_unnamed_histogram5_histogram|thei_load_unnamed_histogram5_histogram39|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x|thei_load_unnamed_histogram5_histogram|thei_load_unnamed_histogram5_histogram39|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x|thei_load_unnamed_histogram5_histogram|thei_load_unnamed_histogram5_histogram39|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x|thei_load_unnamed_histogram5_histogram|thei_load_unnamed_histogram5_histogram39|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x|thei_load_unnamed_histogram5_histogram|thei_load_unnamed_histogram5_histogram39|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x|thei_load_unnamed_histogram5_histogram|thei_load_unnamed_histogram5_histogram39|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x|thei_load_unnamed_histogram5_histogram|thei_load_unnamed_histogram5_histogram39</TD>
<TD >338</TD>
<TD >351</TD>
<TD >1</TD>
<TD >351</TD>
<TD >284</TD>
<TD >351</TD>
<TD >351</TD>
<TD >351</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x|thei_load_unnamed_histogram5_histogram</TD>
<TD >265</TD>
<TD >5</TD>
<TD >64</TD>
<TD >5</TD>
<TD >214</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x|redist11_bgTrunc_i_add40_histogram_sel_x_b_2</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x|redist4_i_cmp15_rm4_histogram_c_5</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x|redist10_bgTrunc_i_add40_histogram_sel_x_b_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x|redist6_sync_in_aunroll_x_in_c0_eni3_1_3_mem_dmem|auto_generated|altsyncram1</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x|redist6_sync_in_aunroll_x_in_c0_eni3_1_3_mem_dmem|auto_generated</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x|thei_syncbuf_local_size_0_sync_buffer_histogram|thei_syncbuf_local_size_0_sync_buffer_histogram41</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x|thei_syncbuf_local_size_0_sync_buffer_histogram</TD>
<TD >37</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >34</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x|redist8_sync_in_aunroll_x_in_i_valid_5</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x|redist7_sync_in_aunroll_x_in_i_valid_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x</TD>
<TD >360</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >312</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x</TD>
<TD >361</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >313</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thehistogram_B5_merge_reg_aunroll_x</TD>
<TD >196</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >194</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist2_histogram_B5_merge_reg_aunroll_x_out_data_out_1_15_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist2_histogram_B5_merge_reg_aunroll_x_out_data_out_1_15_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist2_histogram_B5_merge_reg_aunroll_x_out_data_out_1_15_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist2_histogram_B5_merge_reg_aunroll_x_out_data_out_1_15_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist2_histogram_B5_merge_reg_aunroll_x_out_data_out_1_15_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist2_histogram_B5_merge_reg_aunroll_x_out_data_out_1_15_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist2_histogram_B5_merge_reg_aunroll_x_out_data_out_1_15_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist2_histogram_B5_merge_reg_aunroll_x_out_data_out_1_15_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist2_histogram_B5_merge_reg_aunroll_x_out_data_out_1_15_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist2_histogram_B5_merge_reg_aunroll_x_out_data_out_1_15_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist3_histogram_B5_merge_reg_aunroll_x_out_data_out_2_15_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist3_histogram_B5_merge_reg_aunroll_x_out_data_out_2_15_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist3_histogram_B5_merge_reg_aunroll_x_out_data_out_2_15_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist3_histogram_B5_merge_reg_aunroll_x_out_data_out_2_15_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist3_histogram_B5_merge_reg_aunroll_x_out_data_out_2_15_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist3_histogram_B5_merge_reg_aunroll_x_out_data_out_2_15_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist3_histogram_B5_merge_reg_aunroll_x_out_data_out_2_15_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist3_histogram_B5_merge_reg_aunroll_x_out_data_out_2_15_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >68</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >71</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist3_histogram_B5_merge_reg_aunroll_x_out_data_out_2_15_fifo|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist3_histogram_B5_merge_reg_aunroll_x_out_data_out_2_15_fifo</TD>
<TD >68</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >68</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist4_histogram_B5_merge_reg_aunroll_x_out_data_out_3_15_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist4_histogram_B5_merge_reg_aunroll_x_out_data_out_3_15_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist4_histogram_B5_merge_reg_aunroll_x_out_data_out_3_15_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist4_histogram_B5_merge_reg_aunroll_x_out_data_out_3_15_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist4_histogram_B5_merge_reg_aunroll_x_out_data_out_3_15_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist4_histogram_B5_merge_reg_aunroll_x_out_data_out_3_15_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist4_histogram_B5_merge_reg_aunroll_x_out_data_out_3_15_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist4_histogram_B5_merge_reg_aunroll_x_out_data_out_3_15_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist4_histogram_B5_merge_reg_aunroll_x_out_data_out_3_15_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist4_histogram_B5_merge_reg_aunroll_x_out_data_out_3_15_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist5_histogram_B5_merge_reg_aunroll_x_out_data_out_4_15_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist5_histogram_B5_merge_reg_aunroll_x_out_data_out_4_15_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist5_histogram_B5_merge_reg_aunroll_x_out_data_out_4_15_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist5_histogram_B5_merge_reg_aunroll_x_out_data_out_4_15_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist5_histogram_B5_merge_reg_aunroll_x_out_data_out_4_15_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist5_histogram_B5_merge_reg_aunroll_x_out_data_out_4_15_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist5_histogram_B5_merge_reg_aunroll_x_out_data_out_4_15_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist5_histogram_B5_merge_reg_aunroll_x_out_data_out_4_15_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist5_histogram_B5_merge_reg_aunroll_x_out_data_out_4_15_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|theredist5_histogram_B5_merge_reg_aunroll_x_out_data_out_4_15_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region</TD>
<TD >683</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >702</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5|thehistogram_B5_merge</TD>
<TD >389</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >195</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5</TD>
<TD >877</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >703</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B5_sr_0_aunroll_x</TD>
<TD >196</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >194</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thehistogram_B3_branch</TD>
<TD >262</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >259</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_unknown_call1819_histogram|thei_unknown_call1819_histogram22|atomic_pipelined|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_unknown_call1819_histogram|thei_unknown_call1819_histogram22|atomic_pipelined|data_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_unknown_call1819_histogram|thei_unknown_call1819_histogram22|atomic_pipelined|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_unknown_call1819_histogram|thei_unknown_call1819_histogram22|atomic_pipelined|data_fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_unknown_call1819_histogram|thei_unknown_call1819_histogram22|atomic_pipelined|data_fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_unknown_call1819_histogram|thei_unknown_call1819_histogram22|atomic_pipelined|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_unknown_call1819_histogram|thei_unknown_call1819_histogram22|atomic_pipelined|data_fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_unknown_call1819_histogram|thei_unknown_call1819_histogram22|atomic_pipelined|data_fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >38</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_unknown_call1819_histogram|thei_unknown_call1819_histogram22|atomic_pipelined|data_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_unknown_call1819_histogram|thei_unknown_call1819_histogram22|atomic_pipelined</TD>
<TD >234</TD>
<TD >84</TD>
<TD >99</TD>
<TD >84</TD>
<TD >217</TD>
<TD >84</TD>
<TD >84</TD>
<TD >84</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_unknown_call1819_histogram|thei_unknown_call1819_histogram22|nop_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_unknown_call1819_histogram|thei_unknown_call1819_histogram22|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_unknown_call1819_histogram|thei_unknown_call1819_histogram22|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_unknown_call1819_histogram|thei_unknown_call1819_histogram22|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_unknown_call1819_histogram|thei_unknown_call1819_histogram22|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_unknown_call1819_histogram|thei_unknown_call1819_histogram22|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_unknown_call1819_histogram|thei_unknown_call1819_histogram22|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_unknown_call1819_histogram|thei_unknown_call1819_histogram22</TD>
<TD >338</TD>
<TD >178</TD>
<TD >1</TD>
<TD >178</TD>
<TD >284</TD>
<TD >178</TD>
<TD >178</TD>
<TD >178</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_unknown_call1819_histogram|thereaddata_reg_call1819_histogram1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_unknown_call1819_histogram</TD>
<TD >297</TD>
<TD >66</TD>
<TD >64</TD>
<TD >66</TD>
<TD >214</TD>
<TD >66</TD>
<TD >66</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist1_i_cmp1113_phi_decision21_xor_rm_histogram_q_118_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist1_i_cmp1113_phi_decision21_xor_rm_histogram_q_118_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist1_i_cmp1113_phi_decision21_xor_rm_histogram_q_118_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist1_i_cmp1113_phi_decision21_xor_rm_histogram_q_118_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist1_i_cmp1113_phi_decision21_xor_rm_histogram_q_118_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist1_i_cmp1113_phi_decision21_xor_rm_histogram_q_118_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist1_i_cmp1113_phi_decision21_xor_rm_histogram_q_118_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist1_i_cmp1113_phi_decision21_xor_rm_histogram_q_118_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >11</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist1_i_cmp1113_phi_decision21_xor_rm_histogram_q_118_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist1_i_cmp1113_phi_decision21_xor_rm_histogram_q_118_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_load_unnamed_histogram3_histogram|thei_load_unnamed_histogram3_histogram19|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_load_unnamed_histogram3_histogram|thei_load_unnamed_histogram3_histogram19|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_load_unnamed_histogram3_histogram|thei_load_unnamed_histogram3_histogram19|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_load_unnamed_histogram3_histogram|thei_load_unnamed_histogram3_histogram19|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|two_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_load_unnamed_histogram3_histogram|thei_load_unnamed_histogram3_histogram19|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_load_unnamed_histogram3_histogram|thei_load_unnamed_histogram3_histogram19|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >276</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >256</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_load_unnamed_histogram3_histogram|thei_load_unnamed_histogram3_histogram19|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo</TD>
<TD >261</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >257</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_load_unnamed_histogram3_histogram|thei_load_unnamed_histogram3_histogram19|bursting_read|pipelined_read|rd_back_wfifo|auto_generated</TD>
<TD >260</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >257</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_load_unnamed_histogram3_histogram|thei_load_unnamed_histogram3_histogram19|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_load_unnamed_histogram3_histogram|thei_load_unnamed_histogram3_histogram19|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_load_unnamed_histogram3_histogram|thei_load_unnamed_histogram3_histogram19|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_load_unnamed_histogram3_histogram|thei_load_unnamed_histogram3_histogram19|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|two_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_load_unnamed_histogram3_histogram|thei_load_unnamed_histogram3_histogram19|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_load_unnamed_histogram3_histogram|thei_load_unnamed_histogram3_histogram19|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_load_unnamed_histogram3_histogram|thei_load_unnamed_histogram3_histogram19|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_load_unnamed_histogram3_histogram|thei_load_unnamed_histogram3_histogram19|bursting_read|pipelined_read|rd_request_fifo|auto_generated</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_load_unnamed_histogram3_histogram|thei_load_unnamed_histogram3_histogram19|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_load_unnamed_histogram3_histogram|thei_load_unnamed_histogram3_histogram19|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_load_unnamed_histogram3_histogram|thei_load_unnamed_histogram3_histogram19|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_load_unnamed_histogram3_histogram|thei_load_unnamed_histogram3_histogram19|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|two_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_load_unnamed_histogram3_histogram|thei_load_unnamed_histogram3_histogram19|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_load_unnamed_histogram3_histogram|thei_load_unnamed_histogram3_histogram19|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_load_unnamed_histogram3_histogram|thei_load_unnamed_histogram3_histogram19|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_load_unnamed_histogram3_histogram|thei_load_unnamed_histogram3_histogram19|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_load_unnamed_histogram3_histogram|thei_load_unnamed_histogram3_histogram19|bursting_read|pipelined_read</TD>
<TD >317</TD>
<TD >37</TD>
<TD >20</TD>
<TD >37</TD>
<TD >103</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_load_unnamed_histogram3_histogram|thei_load_unnamed_histogram3_histogram19|bursting_read|coalescer</TD>
<TD >34</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_load_unnamed_histogram3_histogram|thei_load_unnamed_histogram3_histogram19|bursting_read|GEN_PIPE_INPUT.in_pipeline</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_load_unnamed_histogram3_histogram|thei_load_unnamed_histogram3_histogram19|bursting_read</TD>
<TD >295</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >104</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_load_unnamed_histogram3_histogram|thei_load_unnamed_histogram3_histogram19|u_permute_address</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_load_unnamed_histogram3_histogram|thei_load_unnamed_histogram3_histogram19|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_load_unnamed_histogram3_histogram|thei_load_unnamed_histogram3_histogram19|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_load_unnamed_histogram3_histogram|thei_load_unnamed_histogram3_histogram19|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_load_unnamed_histogram3_histogram|thei_load_unnamed_histogram3_histogram19|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_load_unnamed_histogram3_histogram|thei_load_unnamed_histogram3_histogram19|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_load_unnamed_histogram3_histogram|thei_load_unnamed_histogram3_histogram19</TD>
<TD >460</TD>
<TD >493</TD>
<TD >0</TD>
<TD >493</TD>
<TD >430</TD>
<TD >493</TD>
<TD >493</TD>
<TD >493</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_load_unnamed_histogram3_histogram|thereaddata_reg_unnamed_histogram3_histogram0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_load_unnamed_histogram3_histogram</TD>
<TD >329</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >360</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist5_histogram_B3_merge_reg_aunroll_x_out_data_out_2_119_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist5_histogram_B3_merge_reg_aunroll_x_out_data_out_2_119_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist5_histogram_B3_merge_reg_aunroll_x_out_data_out_2_119_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist5_histogram_B3_merge_reg_aunroll_x_out_data_out_2_119_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist5_histogram_B3_merge_reg_aunroll_x_out_data_out_2_119_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist5_histogram_B3_merge_reg_aunroll_x_out_data_out_2_119_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist5_histogram_B3_merge_reg_aunroll_x_out_data_out_2_119_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist5_histogram_B3_merge_reg_aunroll_x_out_data_out_2_119_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >68</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >74</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist5_histogram_B3_merge_reg_aunroll_x_out_data_out_2_119_fifo|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist5_histogram_B3_merge_reg_aunroll_x_out_data_out_2_119_fifo</TD>
<TD >68</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >68</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thebubble_out_histogram_B3_merge_reg_aunroll_x_3_reg</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thebubble_out_histogram_B3_merge_reg_aunroll_x_4_reg</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist3_histogram_B3_merge_reg_aunroll_x_out_data_out_0_124_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist3_histogram_B3_merge_reg_aunroll_x_out_data_out_0_124_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist3_histogram_B3_merge_reg_aunroll_x_out_data_out_0_124_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist3_histogram_B3_merge_reg_aunroll_x_out_data_out_0_124_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist3_histogram_B3_merge_reg_aunroll_x_out_data_out_0_124_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist3_histogram_B3_merge_reg_aunroll_x_out_data_out_0_124_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist3_histogram_B3_merge_reg_aunroll_x_out_data_out_0_124_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist3_histogram_B3_merge_reg_aunroll_x_out_data_out_0_124_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >42</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist3_histogram_B3_merge_reg_aunroll_x_out_data_out_0_124_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist3_histogram_B3_merge_reg_aunroll_x_out_data_out_0_124_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thebubble_out_i_syncbuf_global_size_0_sync_buffer_histogram_1_reg</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_syncbuf_numdata_sync_buffer1_histogram|thei_syncbuf_numdata_sync_buffer1_histogram26</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_syncbuf_numdata_sync_buffer1_histogram</TD>
<TD >37</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_syncbuf_global_size_0_sync_buffer_histogram|thei_syncbuf_global_size_0_sync_buffer_histogram24</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_syncbuf_global_size_0_sync_buffer_histogram</TD>
<TD >37</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist4_histogram_B3_merge_reg_aunroll_x_out_data_out_1_126_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist4_histogram_B3_merge_reg_aunroll_x_out_data_out_1_126_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist4_histogram_B3_merge_reg_aunroll_x_out_data_out_1_126_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist4_histogram_B3_merge_reg_aunroll_x_out_data_out_1_126_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist4_histogram_B3_merge_reg_aunroll_x_out_data_out_1_126_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist4_histogram_B3_merge_reg_aunroll_x_out_data_out_1_126_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist4_histogram_B3_merge_reg_aunroll_x_out_data_out_1_126_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist4_histogram_B3_merge_reg_aunroll_x_out_data_out_1_126_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >42</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist4_histogram_B3_merge_reg_aunroll_x_out_data_out_1_126_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist4_histogram_B3_merge_reg_aunroll_x_out_data_out_1_126_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist9_histogram_B3_merge_reg_aunroll_x_out_data_out_4_126_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist9_histogram_B3_merge_reg_aunroll_x_out_data_out_4_126_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist9_histogram_B3_merge_reg_aunroll_x_out_data_out_4_126_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist9_histogram_B3_merge_reg_aunroll_x_out_data_out_4_126_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist9_histogram_B3_merge_reg_aunroll_x_out_data_out_4_126_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist9_histogram_B3_merge_reg_aunroll_x_out_data_out_4_126_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist9_histogram_B3_merge_reg_aunroll_x_out_data_out_4_126_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist9_histogram_B3_merge_reg_aunroll_x_out_data_out_4_126_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >42</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist9_histogram_B3_merge_reg_aunroll_x_out_data_out_4_126_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist9_histogram_B3_merge_reg_aunroll_x_out_data_out_4_126_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist10_histogram_B3_merge_reg_aunroll_x_out_data_out_5_126_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist10_histogram_B3_merge_reg_aunroll_x_out_data_out_5_126_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist10_histogram_B3_merge_reg_aunroll_x_out_data_out_5_126_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist10_histogram_B3_merge_reg_aunroll_x_out_data_out_5_126_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist10_histogram_B3_merge_reg_aunroll_x_out_data_out_5_126_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist10_histogram_B3_merge_reg_aunroll_x_out_data_out_5_126_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist10_histogram_B3_merge_reg_aunroll_x_out_data_out_5_126_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist10_histogram_B3_merge_reg_aunroll_x_out_data_out_5_126_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >42</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist10_histogram_B3_merge_reg_aunroll_x_out_data_out_5_126_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist10_histogram_B3_merge_reg_aunroll_x_out_data_out_5_126_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist11_histogram_B3_merge_reg_aunroll_x_out_data_out_6_126_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist11_histogram_B3_merge_reg_aunroll_x_out_data_out_6_126_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist11_histogram_B3_merge_reg_aunroll_x_out_data_out_6_126_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist11_histogram_B3_merge_reg_aunroll_x_out_data_out_6_126_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist11_histogram_B3_merge_reg_aunroll_x_out_data_out_6_126_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist11_histogram_B3_merge_reg_aunroll_x_out_data_out_6_126_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist11_histogram_B3_merge_reg_aunroll_x_out_data_out_6_126_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist11_histogram_B3_merge_reg_aunroll_x_out_data_out_6_126_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >42</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist11_histogram_B3_merge_reg_aunroll_x_out_data_out_6_126_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist11_histogram_B3_merge_reg_aunroll_x_out_data_out_6_126_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist0_i_cmp1113_rm_histogram_c_125_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist0_i_cmp1113_rm_histogram_c_125_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist0_i_cmp1113_rm_histogram_c_125_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist0_i_cmp1113_rm_histogram_c_125_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist0_i_cmp1113_rm_histogram_c_125_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist0_i_cmp1113_rm_histogram_c_125_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist0_i_cmp1113_rm_histogram_c_125_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist0_i_cmp1113_rm_histogram_c_125_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >11</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist0_i_cmp1113_rm_histogram_c_125_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist0_i_cmp1113_rm_histogram_c_125_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist8_histogram_B3_merge_reg_aunroll_x_out_data_out_3_126_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist8_histogram_B3_merge_reg_aunroll_x_out_data_out_3_126_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist8_histogram_B3_merge_reg_aunroll_x_out_data_out_3_126_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist8_histogram_B3_merge_reg_aunroll_x_out_data_out_3_126_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist8_histogram_B3_merge_reg_aunroll_x_out_data_out_3_126_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist8_histogram_B3_merge_reg_aunroll_x_out_data_out_3_126_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist8_histogram_B3_merge_reg_aunroll_x_out_data_out_3_126_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist8_histogram_B3_merge_reg_aunroll_x_out_data_out_3_126_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >42</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist8_histogram_B3_merge_reg_aunroll_x_out_data_out_3_126_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|theredist8_histogram_B3_merge_reg_aunroll_x_out_data_out_3_126_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_syncbuf_data_sync_buffer_histogram|thei_syncbuf_data_sync_buffer_histogram13</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_syncbuf_data_sync_buffer_histogram</TD>
<TD >69</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >66</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_syncbuf_numdata_sync_buffer_histogram|thei_syncbuf_numdata_sync_buffer_histogram16</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_syncbuf_numdata_sync_buffer_histogram</TD>
<TD >37</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thehistogram_B3_merge_reg_aunroll_x</TD>
<TD >260</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >258</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region</TD>
<TD >779</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >765</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3|thehistogram_B3_merge</TD>
<TD >517</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >259</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3</TD>
<TD >1133</TD>
<TD >0</TD>
<TD >96</TD>
<TD >0</TD>
<TD >766</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B3_sr_0_aunroll_x</TD>
<TD >260</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >258</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B1|thehistogram_B1_branch</TD>
<TD >294</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >291</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B1|thebb_histogram_B1_stall_region|thebubble_out_i_syncbuf_local_size_0_sync_buffer2_histogram_1_reg</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B1|thebb_histogram_B1_stall_region|thei_store_unnamed_histogram0_histogram|thei_store_unnamed_histogram0_histogram6|pipelined_write|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B1|thebb_histogram_B1_stall_region|thei_store_unnamed_histogram0_histogram|thei_store_unnamed_histogram0_histogram6|pipelined_write|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B1|thebb_histogram_B1_stall_region|thei_store_unnamed_histogram0_histogram|thei_store_unnamed_histogram0_histogram6|pipelined_write|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B1|thebb_histogram_B1_stall_region|thei_store_unnamed_histogram0_histogram|thei_store_unnamed_histogram0_histogram6|pipelined_write|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B1|thebb_histogram_B1_stall_region|thei_store_unnamed_histogram0_histogram|thei_store_unnamed_histogram0_histogram6|pipelined_write</TD>
<TD >74</TD>
<TD >11</TD>
<TD >6</TD>
<TD >11</TD>
<TD >77</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B1|thebb_histogram_B1_stall_region|thei_store_unnamed_histogram0_histogram|thei_store_unnamed_histogram0_histogram6|nop_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B1|thebb_histogram_B1_stall_region|thei_store_unnamed_histogram0_histogram|thei_store_unnamed_histogram0_histogram6|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B1|thebb_histogram_B1_stall_region|thei_store_unnamed_histogram0_histogram|thei_store_unnamed_histogram0_histogram6|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B1|thebb_histogram_B1_stall_region|thei_store_unnamed_histogram0_histogram|thei_store_unnamed_histogram0_histogram6|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B1|thebb_histogram_B1_stall_region|thei_store_unnamed_histogram0_histogram|thei_store_unnamed_histogram0_histogram6|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B1|thebb_histogram_B1_stall_region|thei_store_unnamed_histogram0_histogram|thei_store_unnamed_histogram0_histogram6|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B1|thebb_histogram_B1_stall_region|thei_store_unnamed_histogram0_histogram|thei_store_unnamed_histogram0_histogram6|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B1|thebb_histogram_B1_stall_region|thei_store_unnamed_histogram0_histogram|thei_store_unnamed_histogram0_histogram6</TD>
<TD >338</TD>
<TD >318</TD>
<TD >130</TD>
<TD >318</TD>
<TD >284</TD>
<TD >318</TD>
<TD >318</TD>
<TD >318</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B1|thebb_histogram_B1_stall_region|thei_store_unnamed_histogram0_histogram</TD>
<TD >297</TD>
<TD >76</TD>
<TD >32</TD>
<TD >76</TD>
<TD >182</TD>
<TD >76</TD>
<TD >76</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B1|thebb_histogram_B1_stall_region|thehistogram_B1_merge_reg_aunroll_x</TD>
<TD >228</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >226</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B1|thebb_histogram_B1_stall_region|thei_syncbuf_local_size_0_sync_buffer2_histogram|thei_syncbuf_local_size_0_sync_buffer2_histogram8</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B1|thebb_histogram_B1_stall_region|thei_syncbuf_local_size_0_sync_buffer2_histogram</TD>
<TD >37</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B1|thebb_histogram_B1_stall_region</TD>
<TD >392</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >471</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B1|thehistogram_B1_merge</TD>
<TD >453</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >227</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B1</TD>
<TD >810</TD>
<TD >0</TD>
<TD >192</TD>
<TD >0</TD>
<TD >472</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function|thebb_histogram_B1_sr_0_aunroll_x</TD>
<TD >228</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >226</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|thehistogram_function</TD>
<TD >1428</TD>
<TD >33</TD>
<TD >128</TD>
<TD >33</TD>
<TD >1259</TD>
<TD >33</TD>
<TD >33</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|theembedded_issuer|issuer_core|issuer</TD>
<TD >306</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >301</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|theembedded_issuer|issuer_core</TD>
<TD >306</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >301</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel|theembedded_issuer</TD>
<TD >358</TD>
<TD >54</TD>
<TD >52</TD>
<TD >54</TD>
<TD >130</TD>
<TD >54</TD>
<TD >54</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0|kernel</TD>
<TD >1813</TD>
<TD >1</TD>
<TD >448</TD>
<TD >1</TD>
<TD >1196</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_inst_0</TD>
<TD >1419</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >656</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_id_iter_inst_0|work_item_iterator</TD>
<TD >488</TD>
<TD >366</TD>
<TD >169</TD>
<TD >366</TD>
<TD >292</TD>
<TD >366</TD>
<TD >366</TD>
<TD >366</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >4</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >4</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >200</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >192</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >197</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >196</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated</TD>
<TD >196</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >197</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_id_iter_inst_0|group_id_fifo</TD>
<TD >196</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >194</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_id_iter_inst_0|use_base_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_id_iter_inst_0|acl_valid</TD>
<TD >5</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_id_iter_inst_0|register_block[2].acl_grid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_id_iter_inst_0|register_block[2].acl_lid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_id_iter_inst_0|register_block[2].acl_gid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_id_iter_inst_0|register_block[1].acl_grid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_id_iter_inst_0|register_block[1].acl_lid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_id_iter_inst_0|register_block[1].acl_gid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_id_iter_inst_0|register_block[0].acl_grid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_id_iter_inst_0|register_block[0].acl_lid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_id_iter_inst_0|register_block[0].acl_gid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_id_iter_inst_0</TD>
<TD >389</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >292</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_cra_slave_inst</TD>
<TD >85</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >675</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_finish_detector|ndrange_completed|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_finish_detector|ndrange_completed|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_finish_detector|ndrange_completed|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_finish_detector|ndrange_completed|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_finish_detector|ndrange_completed</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >96</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_finish_detector|ndrange_sum|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_finish_detector|ndrange_sum|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_finish_detector|ndrange_sum|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_finish_detector|ndrange_sum|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_finish_detector|ndrange_sum</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >96</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_finish_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_finish_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_finish_detector|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_finish_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_finish_detector</TD>
<TD >41</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst|histogram_workgroup_dispatcher</TD>
<TD >197</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >195</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system|histogram_std_ic_inst</TD>
<TD >600</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >718</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|hist_system</TD>
<TD >339</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >391</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|cra_root|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|cra_root|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|cra_root|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|cra_root|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|cra_root</TD>
<TD >159</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >145</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|avs_histogram_cra_cra_ring|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|avs_histogram_cra_cra_ring|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|avs_histogram_cra_cra_ring|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|avs_histogram_cra_cra_ring|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|avs_histogram_cra_cra_ring</TD>
<TD >146</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >157</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|rst_controller_003|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|rst_controller_003|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|rst_controller_003</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|rst_controller_002|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|rst_controller_002|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|rst_controller_002</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|rst_controller_001|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|rst_controller_001|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|rst_controller_001</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|rst_controller</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|irq_mapper_001</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|irq_mapper</TD>
<TD >1</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >32</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_3|address_span_extender_kernel_windowed_slave_translator</TD>
<TD >596</TD>
<TD >4</TD>
<TD >5</TD>
<TD >4</TD>
<TD >578</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_3|clock_cross_kernel_mem1_m0_translator</TD>
<TD >589</TD>
<TD >18</TD>
<TD >2</TD>
<TD >18</TD>
<TD >590</TD>
<TD >18</TD>
<TD >18</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_3</TD>
<TD >581</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >578</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|avalon_st_adapter_001|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|avalon_st_adapter_001</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|avalon_st_adapter|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|avalon_st_adapter</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|rsp_mux|arb|adder</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|rsp_mux|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|rsp_mux</TD>
<TD >185</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >93</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|rsp_demux_001</TD>
<TD >94</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >92</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|rsp_demux</TD>
<TD >94</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >92</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|cmd_mux_001</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|cmd_mux</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|cmd_demux</TD>
<TD >96</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >183</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|pipe_stage_host_ctrl_m0_limiter</TD>
<TD >186</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >185</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|router_002|the_default_decode</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|router_002</TD>
<TD >92</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|router_001|the_default_decode</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|router_001</TD>
<TD >92</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|router|the_default_decode</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|router</TD>
<TD >92</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|version_id_s_agent_rsp_fifo</TD>
<TD >132</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >91</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|version_id_s_agent|uncompressor</TD>
<TD >30</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|version_id_s_agent</TD>
<TD >259</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >276</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|acl_kernel_interface_ctrl_agent_rsp_fifo</TD>
<TD >132</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >91</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|acl_kernel_interface_ctrl_agent|uncompressor</TD>
<TD >30</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|acl_kernel_interface_ctrl_agent</TD>
<TD >259</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >276</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|pipe_stage_host_ctrl_m0_agent</TD>
<TD >153</TD>
<TD >31</TD>
<TD >60</TD>
<TD >31</TD>
<TD >124</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|version_id_s_translator</TD>
<TD >99</TD>
<TD >6</TD>
<TD >15</TD>
<TD >6</TD>
<TD >35</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|acl_kernel_interface_ctrl_translator</TD>
<TD >99</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >88</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|pipe_stage_host_ctrl_m0_translator</TD>
<TD >100</TD>
<TD >10</TD>
<TD >2</TD>
<TD >10</TD>
<TD >93</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2</TD>
<TD >124</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >89</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|avalon_st_adapter|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|avalon_st_adapter</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|rsp_mux_001</TD>
<TD >120</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >118</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|rsp_mux</TD>
<TD >120</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >118</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|rsp_demux</TD>
<TD >121</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >235</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|cmd_mux|arb|adder</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|cmd_mux|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|cmd_mux</TD>
<TD >237</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >119</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|cmd_demux_001</TD>
<TD >120</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >118</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|cmd_demux</TD>
<TD >120</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >118</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|dc_sub|subtract</TD>
<TD >17</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|dc_sub</TD>
<TD >16</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|db_sub|subtract</TD>
<TD >17</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|db_sub</TD>
<TD >16</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|da_sub|subtract</TD>
<TD >17</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|da_sub</TD>
<TD >16</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|bc_sub|subtract</TD>
<TD >17</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|bc_sub</TD>
<TD >16</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ac_sub|subtract</TD>
<TD >17</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ac_sub</TD>
<TD >16</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ab_sub|subtract</TD>
<TD >17</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ab_sub</TD>
<TD >16</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min</TD>
<TD >31</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_burstwrap_increment</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size</TD>
<TD >29</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >23</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter</TD>
<TD >120</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >118</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter</TD>
<TD >120</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >118</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|router_002|the_default_decode</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|router_002</TD>
<TD >118</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >118</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|router_001|the_default_decode</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|router_001</TD>
<TD >118</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >118</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|router|the_default_decode</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|router</TD>
<TD >118</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >118</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_agent_rdata_fifo</TD>
<TD >79</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >36</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_agent_rsp_fifo</TD>
<TD >158</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >117</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_agent|uncompressor</TD>
<TD >45</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >43</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_agent</TD>
<TD >311</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >333</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|hps_h2f_lw_axi_master_agent|align_address_to_size</TD>
<TD >38</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|hps_h2f_lw_axi_master_agent</TD>
<TD >413</TD>
<TD >83</TD>
<TD >183</TD>
<TD >83</TD>
<TD >298</TD>
<TD >83</TD>
<TD >83</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_translator</TD>
<TD >104</TD>
<TD >4</TD>
<TD >5</TD>
<TD >4</TD>
<TD >90</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1</TD>
<TD >193</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_0|avalon_st_adapter|error_adapter_0</TD>
<TD >262</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >261</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_0|avalon_st_adapter</TD>
<TD >262</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >261</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_0|rsp_mux</TD>
<TD >371</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >369</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_0|rsp_demux</TD>
<TD >371</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >369</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_0|cmd_mux</TD>
<TD >371</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >369</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_0|cmd_demux</TD>
<TD >371</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >369</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_0|router_001|the_default_decode</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_0|router_001</TD>
<TD >370</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >369</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_0|router|the_default_decode</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_0|router</TD>
<TD >370</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >369</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_0|hps_f2h_sdram0_data_agent_rsp_fifo</TD>
<TD >410</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >369</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_0|hps_f2h_sdram0_data_agent|uncompressor</TD>
<TD >56</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >54</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_0|hps_f2h_sdram0_data_agent</TD>
<TD >1262</TD>
<TD >266</TD>
<TD >262</TD>
<TD >266</TD>
<TD >1334</TD>
<TD >266</TD>
<TD >266</TD>
<TD >266</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_0|address_span_extender_kernel_expanded_master_agent</TD>
<TD >705</TD>
<TD >34</TD>
<TD >116</TD>
<TD >34</TD>
<TD >626</TD>
<TD >34</TD>
<TD >34</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_0|hps_f2h_sdram0_data_translator</TD>
<TD >601</TD>
<TD >4</TD>
<TD >5</TD>
<TD >4</TD>
<TD >583</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_0|address_span_extender_kernel_expanded_master_translator</TD>
<TD >596</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >592</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_0</TD>
<TD >588</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >583</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|version_id</TD>
<TD >3</TD>
<TD >32</TD>
<TD >3</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|pll</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|pipe_stage_host_ctrl</TD>
<TD >94</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >90</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|dll</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|oct</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|c0</TD>
<TD >228</TD>
<TD >173</TD>
<TD >8</TD>
<TD >173</TD>
<TD >280</TD>
<TD >173</TD>
<TD >173</TD>
<TD >173</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|seq</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst</TD>
<TD >135</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst</TD>
<TD >135</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst</TD>
<TD >135</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst</TD>
<TD >135</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad</TD>
<TD >19</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad</TD>
<TD >91</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >15</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[23].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[21].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[18].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[17].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[16].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[15].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[14].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[13].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[12].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[11].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[10].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[9].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[7].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[6].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[5].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[4].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[3].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[2].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[1].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads</TD>
<TD >118</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >27</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads</TD>
<TD >633</TD>
<TD >58</TD>
<TD >118</TD>
<TD >58</TD>
<TD >220</TD>
<TD >58</TD>
<TD >58</TD>
<TD >58</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy</TD>
<TD >975</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >366</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0</TD>
<TD >878</TD>
<TD >545</TD>
<TD >0</TD>
<TD >545</TD>
<TD >130</TD>
<TD >545</TD>
<TD >545</TD>
<TD >545</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|pll</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >57</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|fpga_interfaces</TD>
<TD >457</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >415</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps</TD>
<TD >468</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >456</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >57</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|read_crosser|sync[6].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|read_crosser|sync[5].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|read_crosser|sync[4].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|read_crosser|sync[3].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|read_crosser|sync[2].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|read_crosser|sync[1].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|read_crosser|sync[0].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|read_crosser</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|write_crosser|sync[6].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|write_crosser|sync[5].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|write_crosser|sync[4].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|write_crosser|sync[3].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|write_crosser|sync[2].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|write_crosser|sync[1].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|write_crosser|sync[0].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|write_crosser</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo</TD>
<TD >337</TD>
<TD >76</TD>
<TD >0</TD>
<TD >76</TD>
<TD >265</TD>
<TD >76</TD>
<TD >76</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|read_crosser|sync[6].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|read_crosser|sync[5].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|read_crosser|sync[4].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|read_crosser|sync[3].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|read_crosser|sync[2].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|read_crosser|sync[1].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|read_crosser|sync[0].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|read_crosser</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|write_crosser|sync[6].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|write_crosser|sync[5].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|write_crosser|sync[4].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|write_crosser|sync[3].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|write_crosser|sync[2].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|write_crosser|sync[1].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|write_crosser|sync[0].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|write_crosser</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo</TD>
<TD >402</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >323</TD>
<TD >75</TD>
<TD >75</TD>
<TD >75</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1</TD>
<TD >583</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >579</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|address_span_extender_kernel</TD>
<TD >655</TD>
<TD >80</TD>
<TD >0</TD>
<TD >80</TD>
<TD >585</TD>
<TD >80</TD>
<TD >80</TD>
<TD >80</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|rst_controller_002|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|rst_controller_002|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|rst_controller_002</TD>
<TD >33</TD>
<TD >30</TD>
<TD >0</TD>
<TD >30</TD>
<TD >1</TD>
<TD >30</TD>
<TD >30</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|rst_controller_001|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|rst_controller_001|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|rst_controller_001</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|rst_controller</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >2</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|irq_mapper</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter_006|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter_006</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter_005|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter_005</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter_004|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter_004</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter_003|error_adapter_0</TD>
<TD >70</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >69</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter_003</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter_002|error_adapter_0</TD>
<TD >70</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >69</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter_002</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter_001|error_adapter_0</TD>
<TD >70</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >69</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter_001</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser_003|clock_xer|out_to_in_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser_003|clock_xer|in_to_out_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser_003|clock_xer</TD>
<TD >104</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser_003</TD>
<TD >106</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >100</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser_002|clock_xer|out_to_in_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser_002|clock_xer|in_to_out_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser_002|clock_xer</TD>
<TD >104</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser_002</TD>
<TD >106</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >100</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser_001|clock_xer|out_to_in_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser_001|clock_xer|in_to_out_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser_001|clock_xer</TD>
<TD >104</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser_001</TD>
<TD >106</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >100</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser|clock_xer|out_to_in_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser|clock_xer|in_to_out_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser|clock_xer</TD>
<TD >104</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser</TD>
<TD >106</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >100</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sw_reset_s_rsp_width_adapter</TD>
<TD >141</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >100</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sys_description_rom_s1_rsp_width_adapter</TD>
<TD >141</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >100</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|address_span_extender_0_cntl_rsp_width_adapter</TD>
<TD >141</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >100</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sw_reset_s_cmd_width_adapter|uncompressor</TD>
<TD >29</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >22</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sw_reset_s_cmd_width_adapter</TD>
<TD >105</TD>
<TD >12</TD>
<TD >0</TD>
<TD >12</TD>
<TD >136</TD>
<TD >12</TD>
<TD >12</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sys_description_rom_s1_cmd_width_adapter|uncompressor</TD>
<TD >29</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >22</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sys_description_rom_s1_cmd_width_adapter</TD>
<TD >105</TD>
<TD >12</TD>
<TD >0</TD>
<TD >12</TD>
<TD >136</TD>
<TD >12</TD>
<TD >12</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|address_span_extender_0_cntl_cmd_width_adapter|uncompressor</TD>
<TD >29</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >22</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|address_span_extender_0_cntl_cmd_width_adapter</TD>
<TD >105</TD>
<TD >12</TD>
<TD >0</TD>
<TD >12</TD>
<TD >136</TD>
<TD >12</TD>
<TD >12</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|rsp_mux|arb|adder</TD>
<TD >28</TD>
<TD >14</TD>
<TD >0</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|rsp_mux|arb</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|rsp_mux</TD>
<TD >696</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|rsp_demux_006</TD>
<TD >102</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >100</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|rsp_demux_005</TD>
<TD >102</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >100</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|rsp_demux_004</TD>
<TD >102</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >100</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|rsp_demux_003</TD>
<TD >102</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >100</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|rsp_demux_002</TD>
<TD >102</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >100</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|rsp_demux_001</TD>
<TD >102</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >100</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|rsp_demux</TD>
<TD >102</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >100</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|cmd_mux_006</TD>
<TD >102</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|cmd_mux_005</TD>
<TD >102</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|cmd_mux_004</TD>
<TD >102</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|cmd_mux_003</TD>
<TD >102</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|cmd_mux_002</TD>
<TD >102</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|cmd_mux_001</TD>
<TD >102</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|cmd_mux</TD>
<TD >102</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|cmd_demux</TD>
<TD >114</TD>
<TD >49</TD>
<TD >2</TD>
<TD >49</TD>
<TD >694</TD>
<TD >49</TD>
<TD >49</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|kernel_cntrl_m0_limiter</TD>
<TD >202</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >206</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_007|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_007</TD>
<TD >95</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_006|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_006</TD>
<TD >95</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_005|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_005</TD>
<TD >95</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_004|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_004</TD>
<TD >131</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >136</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_003|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_003</TD>
<TD >131</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >136</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_002|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_002</TD>
<TD >131</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >136</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_001|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_001</TD>
<TD >95</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router|the_default_decode</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router</TD>
<TD >95</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|irq_ena_0_s_agent_rsp_fifo</TD>
<TD >135</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >94</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|irq_ena_0_s_agent|uncompressor</TD>
<TD >29</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|irq_ena_0_s_agent</TD>
<TD >270</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >280</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|version_id_0_s_agent_rsp_fifo</TD>
<TD >135</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >94</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|version_id_0_s_agent|uncompressor</TD>
<TD >29</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|version_id_0_s_agent</TD>
<TD >270</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >280</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|mem_org_mode_s_agent_rsp_fifo</TD>
<TD >135</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >94</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|mem_org_mode_s_agent|uncompressor</TD>
<TD >29</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|mem_org_mode_s_agent</TD>
<TD >270</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >280</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sw_reset_s_agent_rsp_fifo</TD>
<TD >171</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >130</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sw_reset_s_agent|uncompressor</TD>
<TD >29</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sw_reset_s_agent</TD>
<TD >406</TD>
<TD >72</TD>
<TD >76</TD>
<TD >72</TD>
<TD >421</TD>
<TD >72</TD>
<TD >72</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sys_description_rom_s1_agent_rsp_fifo</TD>
<TD >171</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >130</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sys_description_rom_s1_agent|uncompressor</TD>
<TD >29</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sys_description_rom_s1_agent</TD>
<TD >406</TD>
<TD >72</TD>
<TD >76</TD>
<TD >72</TD>
<TD >421</TD>
<TD >72</TD>
<TD >72</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|address_span_extender_0_cntl_agent_rdata_fifo</TD>
<TD >111</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >68</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|address_span_extender_0_cntl_agent_rsp_fifo</TD>
<TD >171</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >130</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|address_span_extender_0_cntl_agent|uncompressor</TD>
<TD >29</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|address_span_extender_0_cntl_agent</TD>
<TD >406</TD>
<TD >72</TD>
<TD >76</TD>
<TD >72</TD>
<TD >421</TD>
<TD >72</TD>
<TD >72</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|address_span_extender_0_windowed_slave_agent_rdata_fifo</TD>
<TD >79</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >36</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|address_span_extender_0_windowed_slave_agent_rsp_fifo</TD>
<TD >135</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >94</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|address_span_extender_0_windowed_slave_agent|uncompressor</TD>
<TD >29</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|address_span_extender_0_windowed_slave_agent</TD>
<TD >270</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >280</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|kernel_cntrl_m0_agent</TD>
<TD >159</TD>
<TD >36</TD>
<TD >64</TD>
<TD >36</TD>
<TD >127</TD>
<TD >36</TD>
<TD >36</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|irq_ena_0_s_translator</TD>
<TD >97</TD>
<TD >5</TD>
<TD >13</TD>
<TD >5</TD>
<TD >72</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|version_id_0_s_translator</TD>
<TD >97</TD>
<TD >6</TD>
<TD >13</TD>
<TD >6</TD>
<TD >35</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|mem_org_mode_s_translator</TD>
<TD >97</TD>
<TD >5</TD>
<TD >13</TD>
<TD >5</TD>
<TD >68</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sw_reset_s_translator</TD>
<TD >166</TD>
<TD >5</TD>
<TD >13</TD>
<TD >5</TD>
<TD >140</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sys_description_rom_s1_translator</TD>
<TD >166</TD>
<TD >7</TD>
<TD >5</TD>
<TD >7</TD>
<TD >151</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|address_span_extender_0_cntl_translator</TD>
<TD >166</TD>
<TD >6</TD>
<TD >13</TD>
<TD >6</TD>
<TD >140</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|address_span_extender_0_windowed_slave_translator</TD>
<TD >97</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >83</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|kernel_cntrl_m0_translator</TD>
<TD >98</TD>
<TD >10</TD>
<TD >2</TD>
<TD >10</TD>
<TD >91</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1</TD>
<TD >384</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >389</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|avalon_st_adapter|error_adapter_0</TD>
<TD >70</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >69</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|avalon_st_adapter</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|kernel_cra_s0_rsp_width_adapter</TD>
<TD >147</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >106</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|kernel_cra_s0_cmd_width_adapter|uncompressor</TD>
<TD >45</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >38</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|kernel_cra_s0_cmd_width_adapter</TD>
<TD >111</TD>
<TD >12</TD>
<TD >0</TD>
<TD >12</TD>
<TD >142</TD>
<TD >12</TD>
<TD >12</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|rsp_mux</TD>
<TD >108</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|rsp_demux</TD>
<TD >108</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >106</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|cmd_mux</TD>
<TD >108</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|cmd_demux</TD>
<TD >108</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >106</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|router_001|the_default_decode</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|router_001</TD>
<TD >143</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >142</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|router|the_default_decode</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|router</TD>
<TD >107</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >106</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|kernel_cra_s0_agent_rsp_fifo</TD>
<TD >183</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >142</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|kernel_cra_s0_agent|uncompressor</TD>
<TD >45</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >43</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|kernel_cra_s0_agent</TD>
<TD >424</TD>
<TD >72</TD>
<TD >70</TD>
<TD >72</TD>
<TD >461</TD>
<TD >72</TD>
<TD >72</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|address_span_extender_0_expanded_master_agent</TD>
<TD >181</TD>
<TD >32</TD>
<TD >70</TD>
<TD >32</TD>
<TD >139</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|kernel_cra_s0_translator</TD>
<TD >182</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >172</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|address_span_extender_0_expanded_master_translator</TD>
<TD >114</TD>
<TD >11</TD>
<TD >2</TD>
<TD >11</TD>
<TD >107</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0</TD>
<TD >138</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >140</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|irq_ena_0</TD>
<TD >41</TD>
<TD >32</TD>
<TD >36</TD>
<TD >32</TD>
<TD >34</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|reset_controller_sw|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|reset_controller_sw|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|reset_controller_sw</TD>
<TD >33</TD>
<TD >30</TD>
<TD >0</TD>
<TD >30</TD>
<TD >1</TD>
<TD >30</TD>
<TD >30</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|version_id_0</TD>
<TD >3</TD>
<TD >32</TD>
<TD >3</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|irq_bridge_0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mem_org_mode</TD>
<TD >36</TD>
<TD >1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|kernel_cntrl</TD>
<TD >92</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >88</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|sw_reset</TD>
<TD >76</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|address_span_extender_0</TD>
<TD >160</TD>
<TD >3</TD>
<TD >47</TD>
<TD >3</TD>
<TD >167</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|kernel_cra</TD>
<TD >176</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >172</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|sys_description_rom|the_altsyncram|auto_generated</TD>
<TD >84</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|sys_description_rom</TD>
<TD >89</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >64</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface</TD>
<TD >125</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >145</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|rst_controller_002|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|rst_controller_002|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|rst_controller_002</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >2</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|rst_controller_001|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|rst_controller_001|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|rst_controller_001</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|rst_controller</TD>
<TD >32</TD>
<TD >30</TD>
<TD >0</TD>
<TD >30</TD>
<TD >1</TD>
<TD >30</TD>
<TD >30</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|avalon_st_adapter_004|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|avalon_st_adapter_004</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|avalon_st_adapter_003|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|avalon_st_adapter_003</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|avalon_st_adapter_002|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|avalon_st_adapter_002</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|avalon_st_adapter_001|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|avalon_st_adapter_001</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|avalon_st_adapter|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|avalon_st_adapter</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo_001|read_crosser|sync[3].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo_001|read_crosser|sync[2].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo_001|read_crosser|sync[1].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo_001|read_crosser|sync[0].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo_001|read_crosser</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo_001|write_crosser|sync[3].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo_001|write_crosser|sync[2].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo_001|write_crosser|sync[1].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo_001|write_crosser|sync[0].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo_001|write_crosser</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo_001</TD>
<TD >170</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
<TD >94</TD>
<TD >72</TD>
<TD >72</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo|read_crosser|sync[3].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo|read_crosser|sync[2].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo|read_crosser|sync[1].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo|read_crosser|sync[0].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo|read_crosser</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo|write_crosser|sync[3].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo|write_crosser|sync[2].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo|write_crosser|sync[1].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo|write_crosser|sync[0].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo|write_crosser</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo</TD>
<TD >170</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
<TD >94</TD>
<TD >72</TD>
<TD >72</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|rsp_mux|arb|adder</TD>
<TD >20</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|rsp_mux|arb</TD>
<TD >9</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|rsp_mux</TD>
<TD >468</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >98</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|rsp_demux_004</TD>
<TD >96</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >94</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|rsp_demux_003</TD>
<TD >96</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >94</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|rsp_demux_002</TD>
<TD >96</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >94</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|rsp_demux_001</TD>
<TD >96</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >94</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|rsp_demux</TD>
<TD >96</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >94</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|cmd_mux_004</TD>
<TD >96</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|cmd_mux_003</TD>
<TD >96</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|cmd_mux_002</TD>
<TD >96</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|cmd_mux_001</TD>
<TD >96</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|cmd_mux</TD>
<TD >96</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|cmd_demux</TD>
<TD >104</TD>
<TD >25</TD>
<TD >2</TD>
<TD >25</TD>
<TD >466</TD>
<TD >25</TD>
<TD >25</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|ctrl_m0_limiter</TD>
<TD >190</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >192</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|router_005|the_default_decode</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|router_005</TD>
<TD >91</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|router_004|the_default_decode</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|router_004</TD>
<TD >91</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|router_003|the_default_decode</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|router_003</TD>
<TD >91</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|router_002|the_default_decode</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|router_002</TD>
<TD >91</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|router_001|the_default_decode</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|router_001</TD>
<TD >91</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|router|the_default_decode</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|router</TD>
<TD >91</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|version_id_0_s_agent_rsp_fifo</TD>
<TD >131</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >90</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|version_id_0_s_agent|uncompressor</TD>
<TD >25</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|version_id_0_s_agent</TD>
<TD >260</TD>
<TD >39</TD>
<TD >42</TD>
<TD >39</TD>
<TD >269</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|pll_lock_avs_0_s_agent_rsp_fifo</TD>
<TD >131</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >90</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|pll_lock_avs_0_s_agent|uncompressor</TD>
<TD >25</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|pll_lock_avs_0_s_agent</TD>
<TD >260</TD>
<TD >39</TD>
<TD >42</TD>
<TD >39</TD>
<TD >269</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|pll_sw_reset_s_agent_rsp_fifo</TD>
<TD >131</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >90</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|pll_sw_reset_s_agent|uncompressor</TD>
<TD >25</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|pll_sw_reset_s_agent</TD>
<TD >260</TD>
<TD >39</TD>
<TD >42</TD>
<TD >39</TD>
<TD >269</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|counter_s_agent_rdata_fifo</TD>
<TD >79</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >36</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|counter_s_agent_rsp_fifo</TD>
<TD >131</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >90</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|counter_s_agent|uncompressor</TD>
<TD >25</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|counter_s_agent</TD>
<TD >260</TD>
<TD >39</TD>
<TD >42</TD>
<TD >39</TD>
<TD >269</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|pll_rom_s1_agent_rsp_fifo</TD>
<TD >131</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >90</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|pll_rom_s1_agent|uncompressor</TD>
<TD >25</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|pll_rom_s1_agent</TD>
<TD >260</TD>
<TD >39</TD>
<TD >42</TD>
<TD >39</TD>
<TD >269</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|ctrl_m0_agent</TD>
<TD >150</TD>
<TD >35</TD>
<TD >62</TD>
<TD >35</TD>
<TD >123</TD>
<TD >35</TD>
<TD >35</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|version_id_0_s_translator</TD>
<TD >94</TD>
<TD >6</TD>
<TD >10</TD>
<TD >6</TD>
<TD >35</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|pll_lock_avs_0_s_translator</TD>
<TD >94</TD>
<TD >6</TD>
<TD >10</TD>
<TD >6</TD>
<TD >35</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|pll_sw_reset_s_translator</TD>
<TD >94</TD>
<TD >5</TD>
<TD >10</TD>
<TD >5</TD>
<TD >72</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|counter_s_translator</TD>
<TD >94</TD>
<TD >4</TD>
<TD >9</TD>
<TD >4</TD>
<TD >74</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|pll_rom_s1_translator</TD>
<TD >94</TD>
<TD >7</TD>
<TD >3</TD>
<TD >7</TD>
<TD >82</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|ctrl_m0_translator</TD>
<TD >95</TD>
<TD >10</TD>
<TD >2</TD>
<TD >10</TD>
<TD >88</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0</TD>
<TD >218</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >162</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|pll_rom|the_altsyncram|auto_generated</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|pll_rom</TD>
<TD >52</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|version_id_0</TD>
<TD >3</TD>
<TD >32</TD>
<TD >3</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|pll_lock_avs_0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|pll_sw_reset</TD>
<TD >40</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|ctrl</TD>
<TD >89</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >85</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|global_routing_kernel_clk2x</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|global_routing_kernel_clk</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|counter</TD>
<TD >43</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|kernel_pll</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >57</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
</TABLE>
