Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/proton/Lab/Lab8/MyAdder/AddSub4b_AddSub4b_sch_tb_isim_beh.exe -prj /home/proton/Lab/Lab8/MyAdder/AddSub4b_AddSub4b_sch_tb_beh.prj work.AddSub4b_AddSub4b_sch_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 20
Turning on mult-threading, number of parallel sub-compilation jobs: 40 
Determining compilation order of HDL files
Analyzing Verilog file "/home/proton/Lab/Lab8/MyAdder/AddSub1b.vf" into library work
Analyzing Verilog file "/home/proton/Lab/Lab8/MyAdder/AddSub4b.vf" into library work
Analyzing Verilog file "/home/proton/Lab/Lab8/MyAdder/AddSub4b_sim.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82972 KB
Fuse CPU Usage: 750 ms
Compiling module XOR2
Compiling module AND2
Compiling module OR3
Compiling module Adder1b_MUSER_AddSub4b
Compiling module AddSub1b_MUSER_AddSub4b
Compiling module AddSub4b
Compiling module AddSub4b_AddSub4b_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 8 Verilog Units
Built simulation executable /home/proton/Lab/Lab8/MyAdder/AddSub4b_AddSub4b_sch_tb_isim_beh.exe
Fuse Memory Usage: 2740060 KB
Fuse CPU Usage: 770 ms
GCC CPU Usage: 220 ms
