=====
SETUP
23.463
14.465
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_7_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s24
2.025
2.580
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s79
5.386
5.757
u_interfaces_top/i2c_config_m0/i2c_write_req_s109
6.413
6.784
u_interfaces_top/i2c_config_m0/i2c_write_req_s73
6.789
7.160
u_interfaces_top/i2c_config_m0/i2c_write_req_s33
8.063
8.516
u_interfaces_top/i2c_config_m0/i2c_write_req_s13
9.592
9.963
u_interfaces_top/i2c_config_m0/i2c_write_req_s8
10.874
11.327
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s8
12.718
13.235
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s6
13.895
14.465
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_2_s0
14.465
=====
SETUP
23.726
14.201
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_7_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s24
2.025
2.580
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s79
5.386
5.757
u_interfaces_top/i2c_config_m0/i2c_write_req_s109
6.413
6.784
u_interfaces_top/i2c_config_m0/i2c_write_req_s73
6.789
7.160
u_interfaces_top/i2c_config_m0/i2c_write_req_s33
8.063
8.516
u_interfaces_top/i2c_config_m0/i2c_write_req_s13
9.592
9.963
u_interfaces_top/i2c_config_m0/i2c_write_req_s8
10.874
11.327
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s8
12.718
13.235
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s6
13.652
14.201
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_1_s0
14.201
=====
SETUP
23.908
14.020
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_7_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s24
2.025
2.580
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s79
5.386
5.757
u_interfaces_top/i2c_config_m0/i2c_write_req_s109
6.413
6.784
u_interfaces_top/i2c_config_m0/i2c_write_req_s73
6.789
7.160
u_interfaces_top/i2c_config_m0/i2c_write_req_s33
8.063
8.516
u_interfaces_top/i2c_config_m0/i2c_write_req_s13
9.592
9.963
u_interfaces_top/i2c_config_m0/i2c_write_req_s8
10.874
11.327
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s9
12.735
13.305
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s7
13.450
14.020
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_3_s0
14.020
=====
SETUP
24.068
13.859
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.684
2.233
u_uart_sfr/u_sfr00/n10_s5
2.234
2.751
u_uart_sfr/u_sfr00/n10_s2
3.439
3.810
u_uart_sfr/u_sfr1F/io_ad_data_7_s54
5.163
5.718
u_uart_sfr/u_sfr1F/io_ad_data_5_s24
6.406
6.961
u_uart_sfr/u_sfr1F/io_ad_data_5_s17
8.401
8.772
u_uart_sfr/u_sfr1F/io_ad_data_5_s6
10.136
10.507
u_uart_sfr/u_sfr1F/io_ad_data_5_s2
11.882
12.253
u_uart_sfr/u_sfr19/o_contain_5_s0
13.859
=====
SETUP
24.177
13.751
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.684
2.233
u_uart_sfr/u_sfr00/n10_s5
2.234
2.751
u_uart_sfr/u_sfr00/n10_s2
3.439
3.810
u_uart_sfr/u_sfr1F/io_ad_data_7_s54
5.163
5.718
u_uart_sfr/u_sfr1F/io_ad_data_5_s24
6.406
6.961
u_uart_sfr/u_sfr1F/io_ad_data_5_s17
8.401
8.772
u_uart_sfr/u_sfr1F/io_ad_data_5_s6
10.136
10.507
u_uart_sfr/u_sfr1F/io_ad_data_5_s2
11.882
12.253
u_uart_sfr/u_sfr04/o_contain_5_s0
13.751
=====
SETUP
24.307
13.621
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.684
2.233
u_uart_sfr/u_sfr00/n10_s5
2.234
2.751
u_uart_sfr/u_sfr00/n10_s2
3.439
3.810
u_uart_sfr/u_sfr1F/io_ad_data_7_s54
5.163
5.718
u_uart_sfr/u_sfr1F/io_ad_data_5_s24
6.406
6.961
u_uart_sfr/u_sfr1F/io_ad_data_5_s17
8.401
8.772
u_uart_sfr/u_sfr1F/io_ad_data_5_s6
10.136
10.507
u_uart_sfr/u_sfr1F/io_ad_data_5_s2
11.882
12.253
u_uart_sfr/u_sfr14/o_contain_5_s0
13.621
=====
SETUP
24.328
13.599
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.684
2.233
u_uart_sfr/u_sfr00/n10_s5
2.234
2.751
u_uart_sfr/u_sfr00/n10_s2
3.439
3.810
u_uart_sfr/u_sfr1F/io_ad_data_7_s54
5.163
5.718
u_uart_sfr/u_sfr1F/io_ad_data_5_s24
6.406
6.961
u_uart_sfr/u_sfr1F/io_ad_data_5_s17
8.401
8.772
u_uart_sfr/u_sfr1F/io_ad_data_5_s6
10.136
10.507
u_uart_sfr/u_sfr1F/io_ad_data_5_s2
11.882
12.253
u_uart_sfr/u_sfr15/o_contain_5_s0
13.599
=====
SETUP
24.346
13.581
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.684
2.233
u_uart_sfr/u_sfr00/n10_s5
2.234
2.751
u_uart_sfr/u_sfr00/n10_s2
3.439
3.810
u_uart_sfr/u_sfr1F/io_ad_data_7_s54
5.163
5.718
u_uart_sfr/u_sfr1F/io_ad_data_5_s24
6.406
6.961
u_uart_sfr/u_sfr1F/io_ad_data_5_s17
8.401
8.772
u_uart_sfr/u_sfr1F/io_ad_data_5_s6
10.136
10.507
u_uart_sfr/u_sfr1F/io_ad_data_5_s2
11.882
12.253
u_uart_sfr/u_sfr12/o_contain_5_s0
13.581
=====
SETUP
24.417
13.511
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_6_s0
0.926
1.158
u_uart_sfr/u_sfr00/n10_s4
2.345
2.900
u_uart_sfr/u_sfr10/n11_s1
3.944
4.461
u_uart_sfr/u_sfr1F/io_ad_data_6_s34
5.254
5.771
u_uart_sfr/u_sfr1F/io_ad_data_7_s39
6.972
7.425
u_uart_sfr/u_sfr1F/io_ad_data_7_s18
8.942
9.497
u_uart_sfr/u_sfr1F/io_ad_data_7_s6
10.861
11.232
u_uart_sfr/u_sfr1F/io_ad_data_7_s2
11.236
11.753
u_uart_sfr/u_sfr13/o_contain_7_s0
13.511
=====
SETUP
24.433
13.495
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.684
2.233
u_uart_sfr/u_sfr00/n10_s5
2.234
2.751
u_uart_sfr/u_sfr00/n10_s2
3.439
3.810
u_uart_sfr/u_sfr1F/io_ad_data_7_s54
5.163
5.718
u_uart_sfr/u_sfr1F/io_ad_data_5_s24
6.406
6.961
u_uart_sfr/u_sfr1F/io_ad_data_5_s17
8.401
8.772
u_uart_sfr/u_sfr1F/io_ad_data_5_s6
10.136
10.507
u_uart_sfr/u_sfr1F/io_ad_data_5_s2
11.882
12.253
u_uart_sfr/u_sfr0B/o_contain_5_s0
13.495
=====
SETUP
24.433
13.495
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.684
2.233
u_uart_sfr/u_sfr00/n10_s5
2.234
2.751
u_uart_sfr/u_sfr00/n10_s2
3.439
3.810
u_uart_sfr/u_sfr1F/io_ad_data_7_s54
5.163
5.718
u_uart_sfr/u_sfr1F/io_ad_data_5_s24
6.406
6.961
u_uart_sfr/u_sfr1F/io_ad_data_5_s17
8.401
8.772
u_uart_sfr/u_sfr1F/io_ad_data_5_s6
10.136
10.507
u_uart_sfr/u_sfr1F/io_ad_data_5_s2
11.882
12.253
u_uart_sfr/u_sfr06/o_contain_5_s0
13.495
=====
SETUP
24.455
13.473
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_7_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s24
2.025
2.580
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s79
5.386
5.757
u_interfaces_top/i2c_config_m0/i2c_write_req_s109
6.413
6.784
u_interfaces_top/i2c_config_m0/i2c_write_req_s73
6.789
7.160
u_interfaces_top/i2c_config_m0/i2c_write_req_s33
8.063
8.516
u_interfaces_top/i2c_config_m0/i2c_write_req_s13
9.592
9.963
u_interfaces_top/i2c_config_m0/i2c_write_req_s8
10.874
11.327
u_interfaces_top/i2c_config_m0/i2c_write_req_s5
11.757
12.210
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s7
12.903
13.473
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_4_s0
13.473
=====
SETUP
24.463
13.465
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.684
2.233
u_uart_sfr/u_sfr00/n10_s5
2.234
2.751
u_uart_sfr/u_sfr00/n10_s2
3.439
3.810
u_uart_sfr/u_sfr1F/io_ad_data_7_s54
5.163
5.718
u_uart_sfr/u_sfr1F/io_ad_data_5_s24
6.406
6.961
u_uart_sfr/u_sfr1F/io_ad_data_5_s17
8.401
8.772
u_uart_sfr/u_sfr1F/io_ad_data_5_s6
10.136
10.507
u_uart_sfr/u_sfr1F/io_ad_data_5_s2
11.882
12.253
u_uart_sfr/u_sfr07/o_contain_5_s0
13.465
=====
SETUP
24.470
13.458
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.684
2.233
u_uart_sfr/u_sfr00/n10_s5
2.234
2.751
u_uart_sfr/u_sfr00/n10_s2
3.439
3.810
u_uart_sfr/u_sfr1F/io_ad_data_7_s54
5.163
5.718
u_uart_sfr/u_sfr1F/io_ad_data_5_s24
6.406
6.961
u_uart_sfr/u_sfr1F/io_ad_data_5_s17
8.401
8.772
u_uart_sfr/u_sfr1F/io_ad_data_5_s6
10.136
10.507
u_uart_sfr/u_sfr1F/io_ad_data_5_s2
11.882
12.253
u_uart_sfr/u_sfr10/o_contain_5_s0
13.458
=====
SETUP
24.470
13.458
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.684
2.233
u_uart_sfr/u_sfr00/n10_s5
2.234
2.751
u_uart_sfr/u_sfr00/n10_s2
3.439
3.810
u_uart_sfr/u_sfr1F/io_ad_data_7_s54
5.163
5.718
u_uart_sfr/u_sfr1F/io_ad_data_5_s24
6.406
6.961
u_uart_sfr/u_sfr1F/io_ad_data_5_s17
8.401
8.772
u_uart_sfr/u_sfr1F/io_ad_data_5_s6
10.136
10.507
u_uart_sfr/u_sfr1F/io_ad_data_5_s2
11.882
12.253
u_uart_sfr/u_sfr0D/o_contain_5_s0
13.458
=====
SETUP
24.480
13.448
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_7_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s24
2.025
2.580
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s79
5.386
5.757
u_interfaces_top/i2c_config_m0/i2c_write_req_s109
6.413
6.784
u_interfaces_top/i2c_config_m0/i2c_write_req_s73
6.789
7.160
u_interfaces_top/i2c_config_m0/i2c_write_req_s33
8.063
8.516
u_interfaces_top/i2c_config_m0/i2c_write_req_s13
9.592
9.963
u_interfaces_top/i2c_config_m0/i2c_write_req_s8
10.874
11.327
u_interfaces_top/i2c_config_m0/i2c_write_req_s5
11.757
12.210
u_interfaces_top/i2c_config_m0/i2c_write_req_s4
12.622
12.949
u_interfaces_top/i2c_config_m0/i2c_write_req_s0
13.448
=====
SETUP
24.485
13.443
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.684
2.233
u_uart_sfr/u_sfr00/n10_s5
2.234
2.751
u_uart_sfr/u_sfr00/n10_s2
3.439
3.810
u_uart_sfr/u_sfr1F/io_ad_data_7_s54
5.163
5.718
u_uart_sfr/u_sfr1F/io_ad_data_5_s24
6.406
6.961
u_uart_sfr/u_sfr1F/io_ad_data_5_s17
8.401
8.772
u_uart_sfr/u_sfr1F/io_ad_data_5_s6
10.136
10.507
u_uart_sfr/u_sfr1F/io_ad_data_5_s2
11.882
12.253
u_uart_sfr/u_sfr00/o_contain_5_s0
13.443
=====
SETUP
24.486
13.442
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_7_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s24
2.025
2.580
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s79
5.386
5.757
u_interfaces_top/i2c_config_m0/i2c_write_req_s109
6.413
6.784
u_interfaces_top/i2c_config_m0/i2c_write_req_s73
6.789
7.160
u_interfaces_top/i2c_config_m0/i2c_write_req_s33
8.063
8.516
u_interfaces_top/i2c_config_m0/i2c_write_req_s13
9.592
9.963
u_interfaces_top/i2c_config_m0/i2c_write_req_s8
10.874
11.327
u_interfaces_top/i2c_config_m0/i2c_write_req_s5
11.757
12.210
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s7
12.980
13.442
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_6_s0
13.442
=====
SETUP
24.504
13.424
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_7_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s24
2.025
2.580
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s79
5.386
5.757
u_interfaces_top/i2c_config_m0/i2c_write_req_s109
6.413
6.784
u_interfaces_top/i2c_config_m0/i2c_write_req_s73
6.789
7.160
u_interfaces_top/i2c_config_m0/i2c_write_req_s33
8.063
8.516
u_interfaces_top/i2c_config_m0/i2c_write_req_s13
9.592
9.963
u_interfaces_top/i2c_config_m0/i2c_write_req_s8
10.874
11.327
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n207_s8
12.303
12.873
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n207_s7
12.875
13.424
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_5_s0
13.424
=====
SETUP
24.508
13.420
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.684
2.233
u_uart_sfr/u_sfr00/n10_s5
2.234
2.751
u_uart_sfr/u_sfr00/n10_s2
3.439
3.810
u_uart_sfr/u_sfr1F/io_ad_data_7_s54
5.163
5.718
u_uart_sfr/u_sfr1F/io_ad_data_5_s24
6.406
6.961
u_uart_sfr/u_sfr1F/io_ad_data_5_s17
8.401
8.772
u_uart_sfr/u_sfr1F/io_ad_data_5_s6
10.136
10.507
u_uart_sfr/u_sfr1F/io_ad_data_5_s2
11.882
12.253
u_uart_sfr/u_sfr13/o_contain_5_s0
13.420
=====
SETUP
24.520
13.408
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_7_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s24
2.025
2.580
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s79
5.386
5.757
u_interfaces_top/i2c_config_m0/i2c_write_req_s109
6.413
6.784
u_interfaces_top/i2c_config_m0/i2c_write_req_s73
6.789
7.160
u_interfaces_top/i2c_config_m0/i2c_write_req_s33
8.063
8.516
u_interfaces_top/i2c_config_m0/i2c_write_req_s13
9.592
9.963
u_interfaces_top/i2c_config_m0/i2c_write_req_s8
10.874
11.327
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s10
12.145
12.694
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s6
12.838
13.408
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_7_s0
13.408
=====
SETUP
24.529
13.399
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.684
2.233
u_uart_sfr/u_sfr00/n10_s5
2.234
2.751
u_uart_sfr/u_sfr08/n11_s1
3.733
4.186
u_uart_sfr/u_sfr1F/io_ad_data_3_s26
5.419
5.974
u_uart_sfr/u_sfr1F/io_ad_data_2_s17
7.618
7.989
u_uart_sfr/u_sfr1F/io_ad_data_2_s6
9.757
10.128
u_uart_sfr/u_sfr1F/io_ad_data_2_s2
11.762
12.215
u_uart_sfr/u_sfr0A/o_contain_2_s0
13.399
=====
SETUP
24.594
13.334
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.684
2.233
u_uart_sfr/u_sfr00/n10_s5
2.234
2.751
u_uart_sfr/u_sfr00/n10_s2
3.439
3.810
u_uart_sfr/u_sfr1F/io_ad_data_7_s54
5.163
5.718
u_uart_sfr/u_sfr1F/io_ad_data_5_s24
6.406
6.961
u_uart_sfr/u_sfr1F/io_ad_data_5_s17
8.401
8.772
u_uart_sfr/u_sfr1F/io_ad_data_5_s6
10.136
10.507
u_uart_sfr/u_sfr1F/io_ad_data_5_s2
11.882
12.253
u_uart_sfr/u_sfr09/o_contain_5_s0
13.334
=====
SETUP
24.594
13.334
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.684
2.233
u_uart_sfr/u_sfr00/n10_s5
2.234
2.751
u_uart_sfr/u_sfr00/n10_s2
3.439
3.810
u_uart_sfr/u_sfr1F/io_ad_data_7_s54
5.163
5.718
u_uart_sfr/u_sfr1F/io_ad_data_5_s24
6.406
6.961
u_uart_sfr/u_sfr1F/io_ad_data_5_s17
8.401
8.772
u_uart_sfr/u_sfr1F/io_ad_data_5_s6
10.136
10.507
u_uart_sfr/u_sfr1F/io_ad_data_5_s2
11.882
12.253
u_uart_sfr/u_sfr08/o_contain_5_s0
13.334
=====
SETUP
24.613
13.315
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.684
2.233
u_uart_sfr/u_sfr00/n10_s5
2.234
2.751
u_uart_sfr/u_sfr08/n11_s1
3.733
4.186
u_uart_sfr/u_sfr1F/io_ad_data_3_s26
5.419
5.974
u_uart_sfr/u_sfr1F/io_ad_data_2_s17
7.618
7.989
u_uart_sfr/u_sfr1F/io_ad_data_2_s6
9.757
10.128
u_uart_sfr/u_sfr1F/io_ad_data_2_s2
11.762
12.215
u_uart_sfr/u_sfr02/o_contain_2_s0
13.315
=====
HOLD
0.307
1.178
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/po_data_0_s0
0.860
1.061
u_uart_sfr/u_debug/uart_tx_inst/tx_data_0_s0
1.178
=====
HOLD
0.307
1.178
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/po_data_6_s0
0.860
1.061
u_uart_sfr/u_debug/uart_tx_inst/tx_data_6_s0
1.178
=====
HOLD
0.324
1.195
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/po_flag_s0
0.860
1.062
u_uart_sfr/u_debug/uart_tx_inst/tx_data_2_s0
1.195
=====
HOLD
0.324
1.195
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/po_flag_s0
0.860
1.062
u_uart_sfr/u_debug/uart_tx_inst/tx_data_5_s0
1.195
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_1_s0
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n105_s1
1.064
1.296
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_1_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_12_s0
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n94_s1
1.064
1.296
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_12_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_12_s0
0.860
1.062
u_uart_sfr/u_debug/uart_tx_inst/n70_s3
1.064
1.296
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_12_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_13_s1
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n739_s0
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_13_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n738_s0
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_5_s1
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n540_s1
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_5_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n44_s3
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n156_s1
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s1
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n148_s1
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n42_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n38_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n36_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n32_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n30_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/n68_s3
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/lut_index_5_s2
0.860
1.062
u_interfaces_top/i2c_config_m0/n77_s3
1.064
1.296
u_interfaces_top/i2c_config_m0/lut_index_5_s2
1.296
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_1_s1
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n140_s1
1.065
1.297
u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_1_s1
1.297
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_3_s1
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n138_s1
1.065
1.297
u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_3_s1
1.297
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_4_s0
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n102_s1
1.065
1.297
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_4_s0
1.297
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_7_s0
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n99_s1
1.065
1.297
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_7_s0
1.297
