;redcode
;assert 1
	SPL -9, @-12
	MOV -1, <-26
	SUB 421, 1
	ADD #270, 0
	SPL 0, <54
	SPL 100, 240
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @720
	ADD #270, 60
	ADD #270, 60
	ADD 10, 70
	SUB <-74, @99
	SUB <-74, @99
	SUB -715, 470
	SLT 1, <0
	SLT 1, <0
	SPL 14, <170
	SPL 14, <570
	SPL 14, <170
	SUB @0, @2
	SPL 14, <170
	MOV 1, 20
	SPL 0, <-742
	JMZ 800, -200
	SUB @0, @2
	SUB @0, @2
	SUB @0, @2
	JMP 1, @0
	DJN -1, @720
	MOV -130, 9
	SUB @0, @2
	SUB @0, @2
	JMZ 500, -600
	SLT 1, <0
	SPL 100, 240
	SPL 100, 240
	SPL 100, 240
	SPL -9, @-12
	CMP 290, 90
	MOV -1, <-26
	MOV -1, <-26
	SPL 0, <-742
	SPL 14, <170
	MOV -1, <-26
	MOV -1, <-26
	MOV -1, <-26
	SUB 421, 1
	SPL 14, <170
	SPL 0, <-742
