                   SYNTHESIS REPORT
====================Information====================
commit date: Sun_Oct_10_19:07:46_2021_+0800
top_name: ysyx_210243
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
1. Error:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210243.v:445: The construct 'compilation unit scope' is not supported in this language. (VER-720)
2. Error:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210243.v:1699: Syntax error at or near token '['. (VER-294)
3. Error:  Too many errors; can't continue. (VER-40)
Warnings
1. Warning:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210243.v:522: Parameter keyword used in local parameter declaration. (VER-329)
2. Warning: Cannot find the design 'ysyx_210243_axi_rw' in the library 'WORK'. (LBR-1)
3. Warning: Cannot find the design 'ysyx_210243_axi_interconnect' in the library 'WORK'. (LBR-1)
4. Warning: Cannot find the design 'ysyx_210243_cpu' in the library 'WORK'. (LBR-1)
5. Warning: Design 'ysyx_210243' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
6. Warning: Cannot find the design 'ysyx_210243_axi_rw' in the library 'WORK'. (LBR-1)
7. Warning: Cannot find the design 'ysyx_210243_axi_interconnect' in the library 'WORK'. (LBR-1)
8. Warning: Cannot find the design 'ysyx_210243_cpu' in the library 'WORK'. (LBR-1)
9. Warning: Unable to resolve reference 'ysyx_210243_axi_rw' in 'ysyx_210243'. (LINK-5)
10. Warning: Unable to resolve reference 'ysyx_210243_axi_interconnect' in 'ysyx_210243'. (LINK-5)
11. Warning: Unable to resolve reference 'ysyx_210243_cpu' in 'ysyx_210243'. (LINK-5)
12. Warning: Design 'ysyx_210243' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
13. Warning: Design 'ysyx_210243' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
14. Warning: Design 'ysyx_210243' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
15. Warning: Design 'ysyx_210243' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
16. Warning: Design 'ysyx_210243' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
17. Warning: Design 'ysyx_210243' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
18. Warning: Design 'ysyx_210243' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
19. Warning: Design 'ysyx_210243' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
20. Warning: Design 'ysyx_210243' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
21. Warning: Design 'ysyx_210243' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
22. Warning: Design 'ysyx_210243' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
23. Warning: Design 'ysyx_210243' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
24. Warning: Design 'ysyx_210243' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
25. Warning: Design 'ysyx_210243' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
26. Warning: Design 'ysyx_210243' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
27. Warning: Design 'ysyx_210243' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
28. Warning: Design 'ysyx_210243' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
29. Warning: Cannot find the design 'ysyx_210243_axi_rw' in the library 'WORK'. (LBR-1)
30. Warning: Cannot find the design 'ysyx_210243_axi_interconnect' in the library 'WORK'. (LBR-1)
31. Warning: Cannot find the design 'ysyx_210243_cpu' in the library 'WORK'. (LBR-1)
32. Warning: Unable to resolve reference 'ysyx_210243_axi_rw' in 'ysyx_210243'. (LINK-5)
33. Warning: Unable to resolve reference 'ysyx_210243_axi_interconnect' in 'ysyx_210243'. (LINK-5)
34. Warning: Unable to resolve reference 'ysyx_210243_cpu' in 'ysyx_210243'. (LINK-5)
35. Warning: Cannot find the design 'ysyx_210243_axi_rw' in the library 'WORK'. (LBR-1)
36. Warning: Cannot find the design 'ysyx_210243_axi_interconnect' in the library 'WORK'. (LBR-1)
37. Warning: Cannot find the design 'ysyx_210243_cpu' in the library 'WORK'. (LBR-1)
38. Warning: Unable to resolve reference 'ysyx_210243_axi_rw' in 'ysyx_210243'. (LINK-5)
39. Warning: Unable to resolve reference 'ysyx_210243_axi_interconnect' in 'ysyx_210243'. (LINK-5)
40. Warning: Unable to resolve reference 'ysyx_210243_cpu' in 'ysyx_210243'. (LINK-5)
41. Warning: Design 'ysyx_210243' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
42. Warning: Cannot find the design 'ysyx_210243_axi_rw' in the library 'WORK'. (LBR-1)
43. Warning: Cannot find the design 'ysyx_210243_axi_interconnect' in the library 'WORK'. (LBR-1)
44. Warning: Cannot find the design 'ysyx_210243_cpu' in the library 'WORK'. (LBR-1)
45. Warning: Unable to resolve reference 'ysyx_210243_axi_rw' in 'ysyx_210243'. (LINK-5)
46. Warning: Unable to resolve reference 'ysyx_210243_axi_interconnect' in 'ysyx_210243'. (LINK-5)
47. Warning: Unable to resolve reference 'ysyx_210243_cpu' in 'ysyx_210243'. (LINK-5)
48. Warning: Cannot find the design 'ysyx_210243_axi_rw' in the library 'WORK'. (LBR-1)
49. Warning: Cannot find the design 'ysyx_210243_axi_interconnect' in the library 'WORK'. (LBR-1)
50. Warning: Cannot find the design 'ysyx_210243_cpu' in the library 'WORK'. (LBR-1)
51. Warning: Unable to resolve reference 'ysyx_210243_axi_rw' in 'ysyx_210243'. (LINK-5)
52. Warning: Unable to resolve reference 'ysyx_210243_axi_interconnect' in 'ysyx_210243'. (LINK-5)
53. Warning: Unable to resolve reference 'ysyx_210243_cpu' in 'ysyx_210243'. (LINK-5)
54. Warning: Cannot find the design 'ysyx_210243_axi_rw' in the library 'WORK'. (LBR-1)
55. Warning: Cannot find the design 'ysyx_210243_axi_interconnect' in the library 'WORK'. (LBR-1)
56. Warning: Cannot find the design 'ysyx_210243_cpu' in the library 'WORK'. (LBR-1)
57. Warning: Unable to resolve reference 'ysyx_210243_axi_rw' in 'ysyx_210243'. (LINK-5)
58. Warning: Unable to resolve reference 'ysyx_210243_axi_interconnect' in 'ysyx_210243'. (LINK-5)
59. Warning: Unable to resolve reference 'ysyx_210243_cpu' in 'ysyx_210243'. (LINK-5)
60. Warning: Design 'ysyx_210243' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
61. Warning: Design 'ysyx_210243' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
62. Warning: Design 'ysyx_210243' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
63. Warning: Design 'ysyx_210243' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
64. Warning: Design 'ysyx_210243' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
65. Warning: Design 'ysyx_210243' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
66. Warning: Design 'ysyx_210243' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
67. Warning: Design 'ysyx_210243' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
68. Warning: Design 'ysyx_210243' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
69. Warning: Design 'ysyx_210243' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
70. Warning: Design 'ysyx_210243' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
71. Warning: Design 'ysyx_210243' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
72. Warning: Design 'ysyx_210243' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
****** Message Summary: 3 Error(s), 72 Warning(s) ******
#========================================================================
# Area
#========================================================================
total  std    mem  ipio  sub_harden
551.4  551.4  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std  mem  ipio  sub_harden
82     85   0    0     0 
f=100MHz PASS!!!
======================AREA REPORT======================
Warning: Design 'ysyx_210243' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : ysyx_210243
Date   : Sun Oct 10 21:31:09 2021
****************************************
    
Number of ports:                          519
Number of nets:                           957
Number of cells:                          168
Number of combinational cells:             82
Number of sequential cells:                 3
Number of macros/black boxes:               0
Number of buf/inv:                         82
Number of references:                       4
Combinational area:                551.367998
Buf/Inv area:                      551.367998
Noncombinational area:               0.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:                   551.367998
Total area:                 undefined
Information: This design contains black box (unknown) components. (RPT-8)
Hierarchical area distribution
------------------------------
                                  Global cell area          Local cell area
                                  ------------------  --------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-    Noncombi-  Black-
                                  Total      Total    national  national   boxes   Design
--------------------------------  ---------  -------  --------  ---------  ------  ---------
ysyx_210243                        551.3680    100.0  551.3680     0.0000  0.0000  ysyx_210243
--------------------------------  ---------  -------  --------  ---------  ------  ---------
Total                                                 551.3680     0.0000  0.0000
=====================TIMING REPORT====================
Warning: Design 'ysyx_210243' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210243
Date   : Sun Oct 10 21:31:09 2021
****************************************
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: u_axi_rw/axi_aw_valid_o (internal pin)
  Endpoint: io_master_awvalid
            (output port)
  Path Group: (none)
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  u_axi_rw/axi_aw_valid_o (ysyx_210243_axi_rw)          0.0000    0.0000     0.0000 r
  io_master_awvalid (net)                       1                 0.0000     0.0000 r
  io_master_awvalid (out)                               0.0000    0.0000     0.0000 r
  data arrival time                                                          0.0000
  ------------------------------------------------------------------------------------
  (Path is unconstrained)
  Startpoint: u_axi_rw/axi_aw_addr_o[31] (internal pin)
  Endpoint: io_master_awaddr[31]
            (output port)
  Path Group: (none)
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  u_axi_rw/axi_aw_addr_o[31] (ysyx_210243_axi_rw)       0.0000    0.0000     0.0000 r
  io_master_awaddr[31] (net)                    1                 0.0000     0.0000 r
  io_master_awaddr[31] (out)                            0.0000    0.0000     0.0000 r
  data arrival time                                                          0.0000
  ------------------------------------------------------------------------------------
  (Path is unconstrained)
  Startpoint: u_axi_rw/axi_aw_addr_o[30] (internal pin)
  Endpoint: io_master_awaddr[30]
            (output port)
  Path Group: (none)
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  u_axi_rw/axi_aw_addr_o[30] (ysyx_210243_axi_rw)       0.0000    0.0000     0.0000 r
  io_master_awaddr[30] (net)                    1                 0.0000     0.0000 r
  io_master_awaddr[30] (out)                            0.0000    0.0000     0.0000 r
  data arrival time                                                          0.0000
  ------------------------------------------------------------------------------------
  (Path is unconstrained)
