{
	"route__net": 11882,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 7655,
	"route__wirelength__iter:1": 348382,
	"route__drc_errors__iter:2": 4452,
	"route__wirelength__iter:2": 345138,
	"route__drc_errors__iter:3": 4114,
	"route__wirelength__iter:3": 344117,
	"route__drc_errors__iter:4": 587,
	"route__wirelength__iter:4": 343408,
	"route__drc_errors__iter:5": 44,
	"route__wirelength__iter:5": 343332,
	"route__drc_errors__iter:6": 29,
	"route__wirelength__iter:6": 343328,
	"route__drc_errors__iter:7": 0,
	"route__wirelength__iter:7": 343340,
	"route__drc_errors": 0,
	"route__wirelength": 343340,
	"route__vias": 98626,
	"route__vias__singlecut": 98626,
	"route__vias__multicut": 0,
	"design__io": 132,
	"design__die__area": 177385,
	"design__core__area": 162956,
	"design__instance__count": 14229,
	"design__instance__area": 115364,
	"design__instance__count__stdcell": 14229,
	"design__instance__area__stdcell": 115364,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.707947,
	"design__instance__utilization__stdcell": 0.707947,
	"design__instance__count__class:fill_cell": 296,
	"design__instance__count__class:tap_cell": 2325,
	"design__instance__count__class:antenna_cell": 32,
	"design__instance__count__class:clock_buffer": 70,
	"design__instance__count__class:timing_repair_buffer": 1115,
	"design__instance__count__class:inverter": 178,
	"design__instance__count__class:clock_inverter": 52,
	"design__instance__count__class:sequential_cell": 450,
	"design__instance__count__class:multi_input_combinational_cell": 10007,
	"flow__warnings__count": 12,
	"flow__errors__count": 0
}