<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › boards › mach-cayman › setup.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>setup.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/sh/mach-cayman/setup.c</span>
<span class="cm"> *</span>
<span class="cm"> * SH5 Cayman support</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2002  David J. Mckay &amp; Benedict Gaster</span>
<span class="cm"> * Copyright (C) 2003 - 2007  Paul Mundt</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;cpu/irq.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * Platform Dependent Interrupt Priorities.</span>
<span class="cm"> */</span>

<span class="cm">/* Using defaults defined in irq.h */</span>
<span class="cp">#define	RES NO_PRIORITY		</span><span class="cm">/* Disabled */</span><span class="cp"></span>
<span class="cp">#define IR0 IRL0_PRIORITY	</span><span class="cm">/* IRLs */</span><span class="cp"></span>
<span class="cp">#define IR1 IRL1_PRIORITY</span>
<span class="cp">#define IR2 IRL2_PRIORITY</span>
<span class="cp">#define IR3 IRL3_PRIORITY</span>
<span class="cp">#define PCA INTA_PRIORITY	</span><span class="cm">/* PCI Ints */</span><span class="cp"></span>
<span class="cp">#define PCB INTB_PRIORITY</span>
<span class="cp">#define PCC INTC_PRIORITY</span>
<span class="cp">#define PCD INTD_PRIORITY</span>
<span class="cp">#define SER TOP_PRIORITY</span>
<span class="cp">#define ERR TOP_PRIORITY</span>
<span class="cp">#define PW0 TOP_PRIORITY</span>
<span class="cp">#define PW1 TOP_PRIORITY</span>
<span class="cp">#define PW2 TOP_PRIORITY</span>
<span class="cp">#define PW3 TOP_PRIORITY</span>
<span class="cp">#define DM0 NO_PRIORITY		</span><span class="cm">/* DMA Ints */</span><span class="cp"></span>
<span class="cp">#define DM1 NO_PRIORITY</span>
<span class="cp">#define DM2 NO_PRIORITY</span>
<span class="cp">#define DM3 NO_PRIORITY</span>
<span class="cp">#define DAE NO_PRIORITY</span>
<span class="cp">#define TU0 TIMER_PRIORITY	</span><span class="cm">/* TMU Ints */</span><span class="cp"></span>
<span class="cp">#define TU1 NO_PRIORITY</span>
<span class="cp">#define TU2 NO_PRIORITY</span>
<span class="cp">#define TI2 NO_PRIORITY</span>
<span class="cp">#define ATI NO_PRIORITY		</span><span class="cm">/* RTC Ints */</span><span class="cp"></span>
<span class="cp">#define PRI NO_PRIORITY</span>
<span class="cp">#define CUI RTC_PRIORITY</span>
<span class="cp">#define ERI SCIF_PRIORITY	</span><span class="cm">/* SCIF Ints */</span><span class="cp"></span>
<span class="cp">#define RXI SCIF_PRIORITY</span>
<span class="cp">#define BRI SCIF_PRIORITY</span>
<span class="cp">#define TXI SCIF_PRIORITY</span>
<span class="cp">#define ITI TOP_PRIORITY	</span><span class="cm">/* WDT Ints */</span><span class="cp"></span>

<span class="cm">/* Setup for the SMSC FDC37C935 */</span>
<span class="cp">#define SMSC_SUPERIO_BASE	0x04000000</span>
<span class="cp">#define SMSC_CONFIG_PORT_ADDR	0x3f0</span>
<span class="cp">#define SMSC_INDEX_PORT_ADDR	SMSC_CONFIG_PORT_ADDR</span>
<span class="cp">#define SMSC_DATA_PORT_ADDR	0x3f1</span>

<span class="cp">#define SMSC_ENTER_CONFIG_KEY	0x55</span>
<span class="cp">#define SMSC_EXIT_CONFIG_KEY	0xaa</span>

<span class="cp">#define SMCS_LOGICAL_DEV_INDEX	0x07</span>
<span class="cp">#define SMSC_DEVICE_ID_INDEX	0x20</span>
<span class="cp">#define SMSC_DEVICE_REV_INDEX	0x21</span>
<span class="cp">#define SMSC_ACTIVATE_INDEX	0x30</span>
<span class="cp">#define SMSC_PRIMARY_BASE_INDEX  0x60</span>
<span class="cp">#define SMSC_SECONDARY_BASE_INDEX 0x62</span>
<span class="cp">#define SMSC_PRIMARY_INT_INDEX	0x70</span>
<span class="cp">#define SMSC_SECONDARY_INT_INDEX 0x72</span>

<span class="cp">#define SMSC_IDE1_DEVICE	1</span>
<span class="cp">#define SMSC_KEYBOARD_DEVICE	7</span>
<span class="cp">#define SMSC_CONFIG_REGISTERS	8</span>

<span class="cp">#define SMSC_SUPERIO_READ_INDEXED(index) ({ \</span>
<span class="cp">	outb((index), SMSC_INDEX_PORT_ADDR); \</span>
<span class="cp">	inb(SMSC_DATA_PORT_ADDR); })</span>
<span class="cp">#define SMSC_SUPERIO_WRITE_INDEXED(val, index) ({ \</span>
<span class="cp">	outb((index), SMSC_INDEX_PORT_ADDR); \</span>
<span class="cp">	outb((val),   SMSC_DATA_PORT_ADDR); })</span>

<span class="cp">#define IDE1_PRIMARY_BASE	0x01f0</span>
<span class="cp">#define IDE1_SECONDARY_BASE	0x03f6</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">smsc_superio_virt</span><span class="p">;</span>

<span class="kt">int</span> <span class="n">platform_int_priority</span><span class="p">[</span><span class="n">NR_INTC_IRQS</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">IR0</span><span class="p">,</span> <span class="n">IR1</span><span class="p">,</span> <span class="n">IR2</span><span class="p">,</span> <span class="n">IR3</span><span class="p">,</span> <span class="n">PCA</span><span class="p">,</span> <span class="n">PCB</span><span class="p">,</span> <span class="n">PCC</span><span class="p">,</span> <span class="n">PCD</span><span class="p">,</span>	<span class="cm">/* IRQ  0- 7 */</span>
	<span class="n">RES</span><span class="p">,</span> <span class="n">RES</span><span class="p">,</span> <span class="n">RES</span><span class="p">,</span> <span class="n">RES</span><span class="p">,</span> <span class="n">SER</span><span class="p">,</span> <span class="n">ERR</span><span class="p">,</span> <span class="n">PW3</span><span class="p">,</span> <span class="n">PW2</span><span class="p">,</span>	<span class="cm">/* IRQ  8-15 */</span>
	<span class="n">PW1</span><span class="p">,</span> <span class="n">PW0</span><span class="p">,</span> <span class="n">DM0</span><span class="p">,</span> <span class="n">DM1</span><span class="p">,</span> <span class="n">DM2</span><span class="p">,</span> <span class="n">DM3</span><span class="p">,</span> <span class="n">DAE</span><span class="p">,</span> <span class="n">RES</span><span class="p">,</span>	<span class="cm">/* IRQ 16-23 */</span>
	<span class="n">RES</span><span class="p">,</span> <span class="n">RES</span><span class="p">,</span> <span class="n">RES</span><span class="p">,</span> <span class="n">RES</span><span class="p">,</span> <span class="n">RES</span><span class="p">,</span> <span class="n">RES</span><span class="p">,</span> <span class="n">RES</span><span class="p">,</span> <span class="n">RES</span><span class="p">,</span>	<span class="cm">/* IRQ 24-31 */</span>
	<span class="n">TU0</span><span class="p">,</span> <span class="n">TU1</span><span class="p">,</span> <span class="n">TU2</span><span class="p">,</span> <span class="n">TI2</span><span class="p">,</span> <span class="n">ATI</span><span class="p">,</span> <span class="n">PRI</span><span class="p">,</span> <span class="n">CUI</span><span class="p">,</span> <span class="n">ERI</span><span class="p">,</span>	<span class="cm">/* IRQ 32-39 */</span>
	<span class="n">RXI</span><span class="p">,</span> <span class="n">BRI</span><span class="p">,</span> <span class="n">TXI</span><span class="p">,</span> <span class="n">RES</span><span class="p">,</span> <span class="n">RES</span><span class="p">,</span> <span class="n">RES</span><span class="p">,</span> <span class="n">RES</span><span class="p">,</span> <span class="n">RES</span><span class="p">,</span>	<span class="cm">/* IRQ 40-47 */</span>
	<span class="n">RES</span><span class="p">,</span> <span class="n">RES</span><span class="p">,</span> <span class="n">RES</span><span class="p">,</span> <span class="n">RES</span><span class="p">,</span> <span class="n">RES</span><span class="p">,</span> <span class="n">RES</span><span class="p">,</span> <span class="n">RES</span><span class="p">,</span> <span class="n">RES</span><span class="p">,</span>	<span class="cm">/* IRQ 48-55 */</span>
	<span class="n">RES</span><span class="p">,</span> <span class="n">RES</span><span class="p">,</span> <span class="n">RES</span><span class="p">,</span> <span class="n">RES</span><span class="p">,</span> <span class="n">RES</span><span class="p">,</span> <span class="n">RES</span><span class="p">,</span> <span class="n">RES</span><span class="p">,</span> <span class="n">ITI</span><span class="p">,</span>	<span class="cm">/* IRQ 56-63 */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">smsc_superio_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">devid</span><span class="p">,</span> <span class="n">devrev</span><span class="p">;</span>

	<span class="n">smsc_superio_virt</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">ioremap_nocache</span><span class="p">(</span><span class="n">SMSC_SUPERIO_BASE</span><span class="p">,</span> <span class="mi">1024</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">smsc_superio_virt</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;Unable to remap SMSC SuperIO</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Initially the chip is in run state */</span>
	<span class="cm">/* Put it into configuration state */</span>
	<span class="n">outb</span><span class="p">(</span><span class="n">SMSC_ENTER_CONFIG_KEY</span><span class="p">,</span> <span class="n">SMSC_CONFIG_PORT_ADDR</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="n">SMSC_ENTER_CONFIG_KEY</span><span class="p">,</span> <span class="n">SMSC_CONFIG_PORT_ADDR</span><span class="p">);</span>

	<span class="cm">/* Read device ID info */</span>
	<span class="n">devid</span> <span class="o">=</span> <span class="n">SMSC_SUPERIO_READ_INDEXED</span><span class="p">(</span><span class="n">SMSC_DEVICE_ID_INDEX</span><span class="p">);</span>
	<span class="n">devrev</span> <span class="o">=</span> <span class="n">SMSC_SUPERIO_READ_INDEXED</span><span class="p">(</span><span class="n">SMSC_DEVICE_REV_INDEX</span><span class="p">);</span>
	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;SMSC SuperIO devid %02x rev %02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">devid</span><span class="p">,</span> <span class="n">devrev</span><span class="p">);</span>

	<span class="cm">/* Select the keyboard device */</span>
	<span class="n">SMSC_SUPERIO_WRITE_INDEXED</span><span class="p">(</span><span class="n">SMSC_KEYBOARD_DEVICE</span><span class="p">,</span> <span class="n">SMCS_LOGICAL_DEV_INDEX</span><span class="p">);</span>

	<span class="cm">/* enable it */</span>
	<span class="n">SMSC_SUPERIO_WRITE_INDEXED</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">SMSC_ACTIVATE_INDEX</span><span class="p">);</span>

	<span class="cm">/* Select the interrupts */</span>
	<span class="cm">/* On a PC keyboard is IRQ1, mouse is IRQ12 */</span>
	<span class="n">SMSC_SUPERIO_WRITE_INDEXED</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">SMSC_PRIMARY_INT_INDEX</span><span class="p">);</span>
	<span class="n">SMSC_SUPERIO_WRITE_INDEXED</span><span class="p">(</span><span class="mi">12</span><span class="p">,</span> <span class="n">SMSC_SECONDARY_INT_INDEX</span><span class="p">);</span>

<span class="cp">#ifdef CONFIG_IDE</span>
	<span class="cm">/*</span>
<span class="cm">	 * Only IDE1 exists on the Cayman</span>
<span class="cm">	 */</span>

	<span class="cm">/* Power it on */</span>
	<span class="n">SMSC_SUPERIO_WRITE_INDEXED</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">SMSC_IDE1_DEVICE</span><span class="p">,</span> <span class="mh">0x22</span><span class="p">);</span>

	<span class="n">SMSC_SUPERIO_WRITE_INDEXED</span><span class="p">(</span><span class="n">SMSC_IDE1_DEVICE</span><span class="p">,</span> <span class="n">SMCS_LOGICAL_DEV_INDEX</span><span class="p">);</span>
	<span class="n">SMSC_SUPERIO_WRITE_INDEXED</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">SMSC_ACTIVATE_INDEX</span><span class="p">);</span>

	<span class="n">SMSC_SUPERIO_WRITE_INDEXED</span><span class="p">(</span><span class="n">IDE1_PRIMARY_BASE</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">,</span>
				   <span class="n">SMSC_PRIMARY_BASE_INDEX</span> <span class="o">+</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">SMSC_SUPERIO_WRITE_INDEXED</span><span class="p">(</span><span class="n">IDE1_PRIMARY_BASE</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">,</span>
				   <span class="n">SMSC_PRIMARY_BASE_INDEX</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">SMSC_SUPERIO_WRITE_INDEXED</span><span class="p">(</span><span class="n">IDE1_SECONDARY_BASE</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">,</span>
				   <span class="n">SMSC_SECONDARY_BASE_INDEX</span> <span class="o">+</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">SMSC_SUPERIO_WRITE_INDEXED</span><span class="p">(</span><span class="n">IDE1_SECONDARY_BASE</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">,</span>
				   <span class="n">SMSC_SECONDARY_BASE_INDEX</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">SMSC_SUPERIO_WRITE_INDEXED</span><span class="p">(</span><span class="mi">14</span><span class="p">,</span> <span class="n">SMSC_PRIMARY_INT_INDEX</span><span class="p">);</span>

	<span class="n">SMSC_SUPERIO_WRITE_INDEXED</span><span class="p">(</span><span class="n">SMSC_CONFIG_REGISTERS</span><span class="p">,</span>
				   <span class="n">SMCS_LOGICAL_DEV_INDEX</span><span class="p">);</span>

	<span class="n">SMSC_SUPERIO_WRITE_INDEXED</span><span class="p">(</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0xc2</span><span class="p">);</span> <span class="cm">/* GP42 = nIDE1_OE */</span>
	<span class="n">SMSC_SUPERIO_WRITE_INDEXED</span><span class="p">(</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0xc5</span><span class="p">);</span> <span class="cm">/* GP45 = IDE1_IRQ */</span>
	<span class="n">SMSC_SUPERIO_WRITE_INDEXED</span><span class="p">(</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0xc6</span><span class="p">);</span> <span class="cm">/* GP46 = nIOROP */</span>
	<span class="n">SMSC_SUPERIO_WRITE_INDEXED</span><span class="p">(</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0xc7</span><span class="p">);</span> <span class="cm">/* GP47 = nIOWOP */</span>
<span class="cp">#endif</span>

	<span class="cm">/* Exit the configuration state */</span>
	<span class="n">outb</span><span class="p">(</span><span class="n">SMSC_EXIT_CONFIG_KEY</span><span class="p">,</span> <span class="n">SMSC_CONFIG_PORT_ADDR</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">device_initcall</span><span class="p">(</span><span class="n">smsc_superio_setup</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="nf">cayman_ioport_map</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">port</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">port</span> <span class="o">&lt;</span> <span class="mh">0x400</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">smsc_superio_virt</span><span class="p">;</span>
		<span class="k">return</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)((</span><span class="n">port</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">|</span> <span class="n">smsc_superio_virt</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">init_cayman_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_machine_vector</span> <span class="n">mv_cayman</span> <span class="n">__initmv</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mv_name</span>		<span class="o">=</span> <span class="s">&quot;Hitachi Cayman&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mv_ioport_map</span>		<span class="o">=</span> <span class="n">cayman_ioport_map</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mv_init_irq</span>		<span class="o">=</span> <span class="n">init_cayman_irq</span><span class="p">,</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
