Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct 18 08:56:41 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 33 register/latch pins with no clock driven by root clock pin: A/clk6p25m/clk_output_reg/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: C/clk20_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk45/clk_45kHz_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk625/SLOW_CLK_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: oled/FSM_onehot_state_reg[13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[16]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[9]/Q (HIGH)

 There are 219 register/latch pins with no clock driven by root clock pin: paint/canvas/ccd_inst_2/clk_s_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: paint/canvas/ccd_inst_27/clk_s_reg/Q (HIGH)

 There are 1083 register/latch pins with no clock driven by root clock pin: paint/canvas/clock_mouse/clk_fdiv_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[0][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[0][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[0][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[100][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[100][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[100][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[101][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[101][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[101][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[102][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[102][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[102][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[103][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[103][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[103][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[104][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[104][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[104][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[105][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[105][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[105][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[106][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[106][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[106][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[107][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[107][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[107][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[108][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[108][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[108][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[109][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[109][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[109][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[10][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[10][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[10][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[110][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[110][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[110][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[111][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[111][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[111][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[112][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[112][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[112][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[113][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[113][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[113][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[114][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[114][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[114][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[115][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[115][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[115][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[116][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[116][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[116][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[117][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[117][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[117][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[118][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[118][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[118][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[119][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[119][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[119][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[11][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[11][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[11][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[120][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[120][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[120][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[121][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[121][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[121][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[122][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[122][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[122][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[123][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[123][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[123][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[124][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[124][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[124][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[125][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[125][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[125][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[126][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[126][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[126][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[127][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[127][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[127][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[128][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[128][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[128][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[129][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[129][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[129][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[12][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[12][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[12][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[130][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[130][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[130][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[131][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[131][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[131][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[132][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[132][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[132][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[133][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[133][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[133][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[134][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[134][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[134][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[135][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[135][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[135][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[136][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[136][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[136][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[137][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[137][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[137][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[138][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[138][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[138][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[139][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[139][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[139][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[13][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[13][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[13][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[140][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[140][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[140][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[141][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[141][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[141][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[142][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[142][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[142][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[143][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[143][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[143][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[144][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[144][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[144][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[145][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[145][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[145][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[146][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[146][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[146][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[147][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[147][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[147][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[148][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[148][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[148][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[149][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[149][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[149][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[14][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[14][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[14][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[150][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[150][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[150][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[151][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[151][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[151][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[152][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[152][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[152][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[153][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[153][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[153][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[154][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[154][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[154][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[155][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[155][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[155][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[156][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[156][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[156][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[157][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[157][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[157][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[158][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[158][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[158][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[159][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[159][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[159][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[15][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[15][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[15][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[160][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[160][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[160][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[161][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[161][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[161][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[162][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[162][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[162][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[163][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[163][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[163][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[164][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[164][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[164][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[165][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[165][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[165][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[166][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[166][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[166][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[167][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[167][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[167][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[168][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[168][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[168][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[169][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[169][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[169][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[16][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[16][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[16][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[170][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[170][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[170][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[171][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[171][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[171][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[172][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[172][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[172][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[173][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[173][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[173][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[174][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[174][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[174][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[175][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[175][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[175][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[176][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[176][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[176][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[177][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[177][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[177][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[178][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[178][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[178][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[179][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[179][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[179][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[17][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[17][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[17][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[180][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[180][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[180][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[181][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[181][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[181][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[182][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[182][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[182][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[183][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[183][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[183][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[184][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[184][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[184][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[185][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[185][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[185][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[186][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[186][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[186][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[187][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[187][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[187][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[188][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[188][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[188][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[189][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[189][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[189][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[18][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[18][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[18][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[190][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[190][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[190][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[191][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[191][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[191][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[192][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[192][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[192][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[193][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[193][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[193][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[194][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[194][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[194][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[195][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[195][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[195][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[196][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[196][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[196][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[197][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[197][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[197][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[198][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[198][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[198][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[199][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[199][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[199][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[19][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[19][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[19][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[1][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[1][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[1][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[200][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[200][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[200][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[201][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[201][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[201][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[202][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[202][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[202][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[203][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[203][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[203][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[204][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[204][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[204][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[205][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[205][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[205][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[206][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[206][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[206][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[207][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[207][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[207][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[208][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[208][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[208][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[209][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[209][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[209][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[20][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[20][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[20][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[210][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[210][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[210][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[211][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[211][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[211][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[212][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[212][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[212][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[213][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[213][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[213][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[214][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[214][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[214][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[215][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[215][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[215][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[216][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[216][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[216][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[217][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[217][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[217][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[218][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[218][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[218][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[219][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[219][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[219][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[21][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[21][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[21][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[220][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[220][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[220][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[221][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[221][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[221][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[222][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[222][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[222][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[223][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[223][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[223][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[224][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[224][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[224][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[225][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[225][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[225][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[226][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[226][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[226][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[227][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[227][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[227][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[228][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[228][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[228][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[229][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[229][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[229][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[22][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[22][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[22][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[230][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[230][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[230][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[231][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[231][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[231][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[232][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[232][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[232][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[233][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[233][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[233][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[234][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[234][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[234][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[235][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[235][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[235][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[236][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[236][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[236][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[237][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[237][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[237][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[238][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[238][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[238][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[239][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[239][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[239][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[23][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[23][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[23][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[240][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[240][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[240][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[241][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[241][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[241][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[242][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[242][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[242][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[243][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[243][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[243][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[244][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[244][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[244][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[245][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[245][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[245][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[246][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[246][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[246][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[247][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[247][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[247][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[248][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[248][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[248][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[249][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[249][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[249][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[24][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[24][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[24][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[250][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[250][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[250][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[251][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[251][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[251][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[252][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[252][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[252][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[253][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[253][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[253][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[254][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[254][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[254][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[255][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[255][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[255][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[256][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[256][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[256][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[257][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[257][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[257][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[258][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[258][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[258][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[259][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[259][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[259][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[25][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[25][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[25][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[260][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[260][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[260][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[261][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[261][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[261][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[262][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[262][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[262][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[263][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[263][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[263][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[264][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[264][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[264][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[265][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[265][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[265][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[266][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[266][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[266][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[267][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[267][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[267][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[268][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[268][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[268][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[269][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[269][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[269][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[26][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[26][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[26][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[270][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[270][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[270][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[271][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[271][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[271][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[272][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[272][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[272][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[273][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[273][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[273][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[274][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[274][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[274][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[275][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[275][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[275][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[276][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[276][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[276][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[277][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[277][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[277][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[278][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[278][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[278][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[279][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[279][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[279][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[27][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[27][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[27][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[280][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[280][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[280][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[281][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[281][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[281][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[282][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[282][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[282][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[283][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[283][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[283][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[284][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[284][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[284][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[285][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[285][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[285][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[286][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[286][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[286][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[287][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[287][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[287][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[288][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[288][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[288][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[289][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[289][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[289][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[28][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[28][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[28][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[290][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[290][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[290][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[291][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[291][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[291][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[292][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[292][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[292][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[293][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[293][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[293][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[294][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[294][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[294][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[295][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[295][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[295][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[296][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[296][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[296][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[297][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[297][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[297][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[298][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[298][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[298][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[299][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[299][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[299][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[29][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[29][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[29][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[2][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[2][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[2][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[300][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[300][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[300][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[301][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[301][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[301][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[302][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[302][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[302][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[303][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[303][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[303][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[304][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[304][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[304][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[305][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[305][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[305][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[306][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[306][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[306][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[307][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[307][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[307][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[308][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[308][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[308][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[309][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[309][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[309][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[30][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[30][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[30][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[310][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[310][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[310][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[311][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[311][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[311][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[312][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[312][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[312][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[313][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[313][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[313][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[314][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[314][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[314][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[315][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[315][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[315][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[316][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[316][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[316][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[317][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[317][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[317][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[318][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[318][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[318][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[319][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[319][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[319][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[31][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[31][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[31][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[320][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[320][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[320][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[321][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[321][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[321][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[322][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[322][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[322][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[323][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[323][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[323][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[324][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[324][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[324][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[325][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[325][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[325][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[326][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[326][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[326][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[327][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[327][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[327][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[328][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[328][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[328][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[329][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[329][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[329][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[32][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[32][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[32][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[330][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[330][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[330][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[331][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[331][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[331][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[332][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[332][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[332][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[333][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[333][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[333][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[334][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[334][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[334][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[335][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[335][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[335][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[336][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[336][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[336][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[337][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[337][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[337][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[338][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[338][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[338][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[339][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[339][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[339][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[33][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[33][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[33][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[340][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[340][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[340][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[341][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[341][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[341][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[342][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[342][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[342][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[343][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[343][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[343][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[344][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[344][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[344][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[345][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[345][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[345][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[346][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[346][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[346][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[347][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[347][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[347][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[348][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[348][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[348][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[349][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[349][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[349][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[34][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[34][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[34][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[350][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[350][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[350][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[351][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[351][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[351][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[352][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[352][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[352][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[353][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[353][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[353][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[354][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[354][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[354][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[355][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[355][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[355][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[356][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[356][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[356][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[357][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[357][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[357][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[358][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[358][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[358][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[359][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[359][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[359][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[35][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[35][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[35][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[360][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[360][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[360][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[36][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[36][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[36][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[37][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[37][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[37][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[38][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[38][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[38][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[39][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[39][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[39][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[3][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[3][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[3][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[40][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[40][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[40][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[41][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[41][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[41][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[42][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[42][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[42][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[43][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[43][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[43][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[44][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[44][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[44][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[45][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[45][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[45][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[46][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[46][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[46][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[47][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[47][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[47][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[48][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[48][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[48][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[49][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[49][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[49][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[4][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[4][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[4][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[50][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[50][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[50][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[51][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[51][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[51][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[52][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[52][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[52][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[53][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[53][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[53][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[54][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[54][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[54][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[55][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[55][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[55][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[56][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[56][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[56][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[57][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[57][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[57][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[58][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[58][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[58][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[59][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[59][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[59][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[5][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[5][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[5][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[60][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[60][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[60][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[61][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[61][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[61][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[62][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[62][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[62][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[63][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[63][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[63][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[64][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[64][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[64][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[65][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[65][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[65][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[66][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[66][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[66][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[67][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[67][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[67][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[68][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[68][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[68][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[69][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[69][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[69][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[6][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[6][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[6][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[70][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[70][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[70][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[71][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[71][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[71][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[72][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[72][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[72][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[73][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[73][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[73][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[74][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[74][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[74][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[75][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[75][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[75][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[76][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[76][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[76][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[77][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[77][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[77][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[78][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[78][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[78][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[79][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[79][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[79][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[7][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[7][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[7][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[80][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[80][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[80][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[81][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[81][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[81][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[82][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[82][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[82][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[83][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[83][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[83][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[84][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[84][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[84][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[85][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[85][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[85][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[86][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[86][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[86][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[87][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[87][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[87][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[88][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[88][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[88][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[89][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[89][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[89][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[8][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[8][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[8][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[90][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[90][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[90][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[91][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[91][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[91][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[92][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[92][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[92][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[93][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[93][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[93][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[94][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[94][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[94][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[95][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[95][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[95][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[96][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[96][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[96][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[97][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[97][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[97][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[98][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[98][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[98][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[99][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[99][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[99][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[9][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[9][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/canvas/pixel_data_reg[9][2]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: paint/canvas/unit_6p25m/clk_output_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: paint/mouse/left_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/mouse/xpos_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: paint/mouse/xpos_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: paint/mouse/xpos_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/mouse/xpos_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/mouse/xpos_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: paint/mouse/xpos_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: paint/mouse/xpos_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: paint/mouse/xpos_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: paint/mouse/xpos_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: paint/mouse/xpos_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: paint/mouse/xpos_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: paint/mouse/xpos_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/mouse/ypos_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: paint/mouse/ypos_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: paint/mouse/ypos_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/mouse/ypos_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: paint/mouse/ypos_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: paint/mouse/ypos_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: paint/mouse/ypos_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: paint/mouse/ypos_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: paint/mouse/ypos_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: paint/mouse/ypos_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: paint/mouse/ypos_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: paint/mouse/ypos_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3663 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.109        0.000                      0                 1302        0.098        0.000                      0                 1302        4.500        0.000                       0                   747  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.109        0.000                      0                 1252        0.098        0.000                      0                 1252        4.500        0.000                       0                   747  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.326        0.000                      0                   50        1.410        0.000                      0                   50  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 paint/canvas/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.287ns  (logic 6.520ns (70.209%)  route 2.767ns (29.791%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.560     5.081    paint/canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X53Y52         FDCE                                         r  paint/canvas/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDCE (Prop_fdce_C_Q)         0.419     5.500 f  paint/canvas/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.512     6.012    paint/canvas/nn_inst/ct_inst/A[4]
    SLICE_X53Y52         LUT3 (Prop_lut3_I0_O)        0.299     6.311 f  paint/canvas/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.314     6.625    paint/canvas/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X52Y53         LUT5 (Prop_lut5_I2_O)        0.124     6.749 r  paint/canvas/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.591     7.340    paint/canvas/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    11.376 r  paint/canvas/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.378    paint/canvas/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    12.896 r  paint/canvas/nn_inst/ct_inst/addr0/P[6]
                         net (fo=1, routed)           0.769    13.665    paint/canvas/nn_inst/ct_inst/addr0_n_99
    SLICE_X57Y51         LUT4 (Prop_lut4_I0_O)        0.124    13.789 r  paint/canvas/nn_inst/ct_inst/blk_mem_gen_0_inst_i_7/O
                         net (fo=1, routed)           0.579    14.367    paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X2Y20         RAMB18E1                                     r  paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.479    14.820    paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y20         RAMB18E1                                     r  paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.258    15.078    
                         clock uncertainty           -0.035    15.043    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.477    paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                         -14.367    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 paint/canvas/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.285ns  (logic 6.520ns (70.225%)  route 2.765ns (29.775%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.560     5.081    paint/canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X53Y52         FDCE                                         r  paint/canvas/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDCE (Prop_fdce_C_Q)         0.419     5.500 f  paint/canvas/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.512     6.012    paint/canvas/nn_inst/ct_inst/A[4]
    SLICE_X53Y52         LUT3 (Prop_lut3_I0_O)        0.299     6.311 f  paint/canvas/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.314     6.625    paint/canvas/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X52Y53         LUT5 (Prop_lut5_I2_O)        0.124     6.749 r  paint/canvas/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.591     7.340    paint/canvas/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    11.376 r  paint/canvas/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.378    paint/canvas/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    12.896 r  paint/canvas/nn_inst/ct_inst/addr0/P[2]
                         net (fo=1, routed)           0.894    13.791    paint/canvas/nn_inst/ct_inst/addr0_n_103
    SLICE_X57Y52         LUT4 (Prop_lut4_I0_O)        0.124    13.915 r  paint/canvas/nn_inst/ct_inst/blk_mem_gen_0_inst_i_11/O
                         net (fo=1, routed)           0.451    14.365    paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X2Y20         RAMB18E1                                     r  paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.479    14.820    paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y20         RAMB18E1                                     r  paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.258    15.078    
                         clock uncertainty           -0.035    15.043    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.477    paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                         -14.365    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 paint/canvas/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.270ns  (logic 6.520ns (70.338%)  route 2.750ns (29.662%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.560     5.081    paint/canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X53Y52         FDCE                                         r  paint/canvas/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDCE (Prop_fdce_C_Q)         0.419     5.500 f  paint/canvas/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.512     6.012    paint/canvas/nn_inst/ct_inst/A[4]
    SLICE_X53Y52         LUT3 (Prop_lut3_I0_O)        0.299     6.311 f  paint/canvas/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.314     6.625    paint/canvas/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X52Y53         LUT5 (Prop_lut5_I2_O)        0.124     6.749 r  paint/canvas/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.591     7.340    paint/canvas/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    11.376 r  paint/canvas/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.378    paint/canvas/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    12.896 r  paint/canvas/nn_inst/ct_inst/addr0/P[8]
                         net (fo=1, routed)           0.741    13.638    paint/canvas/nn_inst/ct_inst/addr0_n_97
    SLICE_X57Y51         LUT4 (Prop_lut4_I0_O)        0.124    13.762 r  paint/canvas/nn_inst/ct_inst/blk_mem_gen_0_inst_i_5/O
                         net (fo=1, routed)           0.589    14.350    paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB18_X2Y20         RAMB18E1                                     r  paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.479    14.820    paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y20         RAMB18E1                                     r  paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.258    15.078    
                         clock uncertainty           -0.035    15.043    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.477    paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                         -14.350    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 paint/canvas/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.175ns  (logic 6.520ns (71.063%)  route 2.655ns (28.937%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.560     5.081    paint/canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X53Y52         FDCE                                         r  paint/canvas/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDCE (Prop_fdce_C_Q)         0.419     5.500 f  paint/canvas/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.512     6.012    paint/canvas/nn_inst/ct_inst/A[4]
    SLICE_X53Y52         LUT3 (Prop_lut3_I0_O)        0.299     6.311 f  paint/canvas/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.314     6.625    paint/canvas/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X52Y53         LUT5 (Prop_lut5_I2_O)        0.124     6.749 r  paint/canvas/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.591     7.340    paint/canvas/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    11.376 r  paint/canvas/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.378    paint/canvas/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.896 r  paint/canvas/nn_inst/ct_inst/addr0/P[7]
                         net (fo=1, routed)           0.644    13.541    paint/canvas/nn_inst/ct_inst/addr0_n_98
    SLICE_X57Y50         LUT4 (Prop_lut4_I0_O)        0.124    13.665 r  paint/canvas/nn_inst/ct_inst/blk_mem_gen_0_inst_i_6/O
                         net (fo=1, routed)           0.591    14.256    paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB18_X2Y20         RAMB18E1                                     r  paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.479    14.820    paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y20         RAMB18E1                                     r  paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.258    15.078    
                         clock uncertainty           -0.035    15.043    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.477    paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                         -14.256    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 paint/canvas/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.171ns  (logic 6.520ns (71.091%)  route 2.651ns (28.909%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.560     5.081    paint/canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X53Y52         FDCE                                         r  paint/canvas/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDCE (Prop_fdce_C_Q)         0.419     5.500 f  paint/canvas/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.512     6.012    paint/canvas/nn_inst/ct_inst/A[4]
    SLICE_X53Y52         LUT3 (Prop_lut3_I0_O)        0.299     6.311 f  paint/canvas/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.314     6.625    paint/canvas/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X52Y53         LUT5 (Prop_lut5_I2_O)        0.124     6.749 r  paint/canvas/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.591     7.340    paint/canvas/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    11.376 r  paint/canvas/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.378    paint/canvas/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    12.896 r  paint/canvas/nn_inst/ct_inst/addr0/P[4]
                         net (fo=1, routed)           0.789    13.685    paint/canvas/nn_inst/ct_inst/addr0_n_101
    SLICE_X57Y52         LUT4 (Prop_lut4_I0_O)        0.124    13.809 r  paint/canvas/nn_inst/ct_inst/blk_mem_gen_0_inst_i_9/O
                         net (fo=1, routed)           0.443    14.252    paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X2Y20         RAMB18E1                                     r  paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.479    14.820    paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y20         RAMB18E1                                     r  paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.258    15.078    
                         clock uncertainty           -0.035    15.043    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.477    paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                         -14.252    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 paint/canvas/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.161ns  (logic 6.520ns (71.173%)  route 2.641ns (28.827%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.560     5.081    paint/canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X53Y52         FDCE                                         r  paint/canvas/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDCE (Prop_fdce_C_Q)         0.419     5.500 f  paint/canvas/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.512     6.012    paint/canvas/nn_inst/ct_inst/A[4]
    SLICE_X53Y52         LUT3 (Prop_lut3_I0_O)        0.299     6.311 f  paint/canvas/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.314     6.625    paint/canvas/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X52Y53         LUT5 (Prop_lut5_I2_O)        0.124     6.749 r  paint/canvas/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.591     7.340    paint/canvas/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    11.376 r  paint/canvas/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.378    paint/canvas/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    12.896 r  paint/canvas/nn_inst/ct_inst/addr0/P[5]
                         net (fo=1, routed)           0.643    13.539    paint/canvas/nn_inst/ct_inst/addr0_n_100
    SLICE_X57Y49         LUT4 (Prop_lut4_I0_O)        0.124    13.663 r  paint/canvas/nn_inst/ct_inst/blk_mem_gen_0_inst_i_8/O
                         net (fo=1, routed)           0.578    14.242    paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X2Y20         RAMB18E1                                     r  paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.479    14.820    paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y20         RAMB18E1                                     r  paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.258    15.078    
                         clock uncertainty           -0.035    15.043    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.477    paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                         -14.242    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 paint/canvas/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.131ns  (logic 6.520ns (71.407%)  route 2.611ns (28.593%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.560     5.081    paint/canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X53Y52         FDCE                                         r  paint/canvas/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDCE (Prop_fdce_C_Q)         0.419     5.500 f  paint/canvas/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.512     6.012    paint/canvas/nn_inst/ct_inst/A[4]
    SLICE_X53Y52         LUT3 (Prop_lut3_I0_O)        0.299     6.311 f  paint/canvas/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.314     6.625    paint/canvas/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X52Y53         LUT5 (Prop_lut5_I2_O)        0.124     6.749 r  paint/canvas/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.591     7.340    paint/canvas/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    11.376 r  paint/canvas/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.378    paint/canvas/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.896 r  paint/canvas/nn_inst/ct_inst/addr0/P[3]
                         net (fo=1, routed)           0.742    13.638    paint/canvas/nn_inst/ct_inst/addr0_n_102
    SLICE_X55Y53         LUT4 (Prop_lut4_I0_O)        0.124    13.762 r  paint/canvas/nn_inst/ct_inst/blk_mem_gen_0_inst_i_10/O
                         net (fo=1, routed)           0.450    14.212    paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X2Y20         RAMB18E1                                     r  paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.479    14.820    paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y20         RAMB18E1                                     r  paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.258    15.078    
                         clock uncertainty           -0.035    15.043    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.477    paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                         -14.212    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 paint/canvas/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.121ns  (logic 6.520ns (71.481%)  route 2.601ns (28.519%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.560     5.081    paint/canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X53Y52         FDCE                                         r  paint/canvas/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDCE (Prop_fdce_C_Q)         0.419     5.500 f  paint/canvas/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.512     6.012    paint/canvas/nn_inst/ct_inst/A[4]
    SLICE_X53Y52         LUT3 (Prop_lut3_I0_O)        0.299     6.311 f  paint/canvas/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.314     6.625    paint/canvas/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X52Y53         LUT5 (Prop_lut5_I2_O)        0.124     6.749 r  paint/canvas/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.591     7.340    paint/canvas/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    11.376 r  paint/canvas/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.378    paint/canvas/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518    12.896 r  paint/canvas/nn_inst/ct_inst/addr0/P[11]
                         net (fo=1, routed)           0.750    13.647    paint/canvas/nn_inst/ct_inst/addr0_n_94
    SLICE_X57Y53         LUT4 (Prop_lut4_I0_O)        0.124    13.771 r  paint/canvas/nn_inst/ct_inst/blk_mem_gen_0_inst_i_2/O
                         net (fo=1, routed)           0.431    14.202    paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]
    RAMB18_X2Y20         RAMB18E1                                     r  paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.479    14.820    paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y20         RAMB18E1                                     r  paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.258    15.078    
                         clock uncertainty           -0.035    15.043    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.477    paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                         -14.202    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 paint/canvas/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.118ns  (logic 6.520ns (71.505%)  route 2.598ns (28.495%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.560     5.081    paint/canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X53Y52         FDCE                                         r  paint/canvas/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDCE (Prop_fdce_C_Q)         0.419     5.500 f  paint/canvas/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.512     6.012    paint/canvas/nn_inst/ct_inst/A[4]
    SLICE_X53Y52         LUT3 (Prop_lut3_I0_O)        0.299     6.311 f  paint/canvas/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.314     6.625    paint/canvas/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X52Y53         LUT5 (Prop_lut5_I2_O)        0.124     6.749 r  paint/canvas/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.591     7.340    paint/canvas/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    11.376 r  paint/canvas/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.378    paint/canvas/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.896 r  paint/canvas/nn_inst/ct_inst/addr0/P[0]
                         net (fo=1, routed)           0.744    13.640    paint/canvas/nn_inst/ct_inst/addr0_n_105
    SLICE_X57Y52         LUT4 (Prop_lut4_I0_O)        0.124    13.764 r  paint/canvas/nn_inst/ct_inst/blk_mem_gen_0_inst_i_13/O
                         net (fo=1, routed)           0.435    14.199    paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X2Y20         RAMB18E1                                     r  paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.479    14.820    paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y20         RAMB18E1                                     r  paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.258    15.078    
                         clock uncertainty           -0.035    15.043    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    14.477    paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                         -14.199    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 paint/canvas/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 6.520ns (72.340%)  route 2.493ns (27.660%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.560     5.081    paint/canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X53Y52         FDCE                                         r  paint/canvas/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDCE (Prop_fdce_C_Q)         0.419     5.500 f  paint/canvas/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.512     6.012    paint/canvas/nn_inst/ct_inst/A[4]
    SLICE_X53Y52         LUT3 (Prop_lut3_I0_O)        0.299     6.311 f  paint/canvas/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.314     6.625    paint/canvas/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X52Y53         LUT5 (Prop_lut5_I2_O)        0.124     6.749 r  paint/canvas/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.591     7.340    paint/canvas/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    11.376 r  paint/canvas/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.378    paint/canvas/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    12.896 r  paint/canvas/nn_inst/ct_inst/addr0/P[9]
                         net (fo=1, routed)           0.639    13.536    paint/canvas/nn_inst/ct_inst/addr0_n_96
    SLICE_X57Y53         LUT4 (Prop_lut4_I0_O)        0.124    13.660 r  paint/canvas/nn_inst/ct_inst/blk_mem_gen_0_inst_i_4/O
                         net (fo=1, routed)           0.434    14.094    paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB18_X2Y20         RAMB18E1                                     r  paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.479    14.820    paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y20         RAMB18E1                                     r  paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.258    15.078    
                         clock uncertainty           -0.035    15.043    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.477    paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                         -14.094    
  -------------------------------------------------------------------
                         slack                                  0.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 A/clk6p25m/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/clk6p25m/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.564     1.447    A/clk6p25m/CLK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  A/clk6p25m/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  A/clk6p25m/count_reg[22]/Q
                         net (fo=2, routed)           0.125     1.737    A/clk6p25m/count_reg[22]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  A/clk6p25m/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    A/clk6p25m/count_reg[20]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.946 r  A/clk6p25m/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    A/clk6p25m/count_reg[24]_i_1_n_7
    SLICE_X38Y50         FDRE                                         r  A/clk6p25m/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.830     1.958    A/clk6p25m/CLK_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  A/clk6p25m/count_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    A/clk6p25m/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 paint/canvas/ccd_inst_2/clk_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paint/canvas/ccd_inst_2/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.564     1.447    paint/canvas/ccd_inst_2/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  paint/canvas/ccd_inst_2/clk_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  paint/canvas/ccd_inst_2/clk_count_reg[10]/Q
                         net (fo=1, routed)           0.121     1.710    paint/canvas/ccd_inst_2/clk_count_reg_n_0_[10]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  paint/canvas/ccd_inst_2/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.870    paint/canvas/ccd_inst_2/clk_count_reg[8]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.924 r  paint/canvas/ccd_inst_2/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.924    paint/canvas/ccd_inst_2/clk_count_reg[12]_i_1_n_7
    SLICE_X32Y50         FDRE                                         r  paint/canvas/ccd_inst_2/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.830     1.958    paint/canvas/ccd_inst_2/CLK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  paint/canvas/ccd_inst_2/clk_count_reg[12]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    paint/canvas/ccd_inst_2/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 A/clk6p25m/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/clk6p25m/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.564     1.447    A/clk6p25m/CLK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  A/clk6p25m/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  A/clk6p25m/count_reg[22]/Q
                         net (fo=2, routed)           0.125     1.737    A/clk6p25m/count_reg[22]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  A/clk6p25m/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    A/clk6p25m/count_reg[20]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.959 r  A/clk6p25m/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.959    A/clk6p25m/count_reg[24]_i_1_n_5
    SLICE_X38Y50         FDRE                                         r  A/clk6p25m/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.830     1.958    A/clk6p25m/CLK_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  A/clk6p25m/count_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    A/clk6p25m/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 paint/canvas/ccd_inst_2/clk_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paint/canvas/ccd_inst_2/clk_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.564     1.447    paint/canvas/ccd_inst_2/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  paint/canvas/ccd_inst_2/clk_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  paint/canvas/ccd_inst_2/clk_count_reg[10]/Q
                         net (fo=1, routed)           0.121     1.710    paint/canvas/ccd_inst_2/clk_count_reg_n_0_[10]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  paint/canvas/ccd_inst_2/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.870    paint/canvas/ccd_inst_2/clk_count_reg[8]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.935 r  paint/canvas/ccd_inst_2/clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.935    paint/canvas/ccd_inst_2/clk_count_reg[12]_i_1_n_5
    SLICE_X32Y50         FDRE                                         r  paint/canvas/ccd_inst_2/clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.830     1.958    paint/canvas/ccd_inst_2/CLK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  paint/canvas/ccd_inst_2/clk_count_reg[14]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    paint/canvas/ccd_inst_2/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 clk45/count_45kHz_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk45/count_45kHz_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.227%)  route 0.075ns (28.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.552     1.435    clk45/CLK_IBUF_BUFG
    SLICE_X15Y76         FDRE                                         r  clk45/count_45kHz_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  clk45/count_45kHz_reg[5]/Q
                         net (fo=7, routed)           0.075     1.651    clk45/count_45kHz_reg__0[5]
    SLICE_X14Y76         LUT5 (Prop_lut5_I4_O)        0.045     1.696 r  clk45/count_45kHz[6]_i_1/O
                         net (fo=1, routed)           0.000     1.696    clk45/p_0_in[6]
    SLICE_X14Y76         FDRE                                         r  clk45/count_45kHz_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.818     1.946    clk45/CLK_IBUF_BUFG
    SLICE_X14Y76         FDRE                                         r  clk45/count_45kHz_reg[6]/C
                         clock pessimism             -0.498     1.448    
    SLICE_X14Y76         FDRE (Hold_fdre_C_D)         0.121     1.569    clk45/count_45kHz_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 A/clk6p25m/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/clk6p25m/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.564     1.447    A/clk6p25m/CLK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  A/clk6p25m/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  A/clk6p25m/count_reg[22]/Q
                         net (fo=2, routed)           0.125     1.737    A/clk6p25m/count_reg[22]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  A/clk6p25m/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    A/clk6p25m/count_reg[20]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.982 r  A/clk6p25m/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.982    A/clk6p25m/count_reg[24]_i_1_n_6
    SLICE_X38Y50         FDRE                                         r  A/clk6p25m/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.830     1.958    A/clk6p25m/CLK_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  A/clk6p25m/count_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    A/clk6p25m/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 A/clk6p25m/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/clk6p25m/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.411ns (76.511%)  route 0.126ns (23.489%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.564     1.447    A/clk6p25m/CLK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  A/clk6p25m/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  A/clk6p25m/count_reg[22]/Q
                         net (fo=2, routed)           0.125     1.737    A/clk6p25m/count_reg[22]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  A/clk6p25m/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    A/clk6p25m/count_reg[20]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.984 r  A/clk6p25m/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.984    A/clk6p25m/count_reg[24]_i_1_n_4
    SLICE_X38Y50         FDRE                                         r  A/clk6p25m/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.830     1.958    A/clk6p25m/CLK_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  A/clk6p25m/count_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    A/clk6p25m/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 A/clk6p25m/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/clk6p25m/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.564     1.447    A/clk6p25m/CLK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  A/clk6p25m/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  A/clk6p25m/count_reg[22]/Q
                         net (fo=2, routed)           0.125     1.737    A/clk6p25m/count_reg[22]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  A/clk6p25m/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    A/clk6p25m/count_reg[20]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  A/clk6p25m/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    A/clk6p25m/count_reg[24]_i_1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.986 r  A/clk6p25m/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.986    A/clk6p25m/count_reg[28]_i_1_n_7
    SLICE_X38Y51         FDRE                                         r  A/clk6p25m/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.830     1.958    A/clk6p25m/CLK_IBUF_BUFG
    SLICE_X38Y51         FDRE                                         r  A/clk6p25m/count_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.134     1.848    A/clk6p25m/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 paint/canvas/ccd_inst_2/clk_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paint/canvas/ccd_inst_2/clk_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.564     1.447    paint/canvas/ccd_inst_2/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  paint/canvas/ccd_inst_2/clk_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  paint/canvas/ccd_inst_2/clk_count_reg[10]/Q
                         net (fo=1, routed)           0.121     1.710    paint/canvas/ccd_inst_2/clk_count_reg_n_0_[10]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  paint/canvas/ccd_inst_2/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.870    paint/canvas/ccd_inst_2/clk_count_reg[8]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.960 r  paint/canvas/ccd_inst_2/clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.960    paint/canvas/ccd_inst_2/clk_count_reg[12]_i_1_n_6
    SLICE_X32Y50         FDRE                                         r  paint/canvas/ccd_inst_2/clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.830     1.958    paint/canvas/ccd_inst_2/CLK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  paint/canvas/ccd_inst_2/clk_count_reg[13]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    paint/canvas/ccd_inst_2/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 paint/canvas/ccd_inst_2/clk_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paint/canvas/ccd_inst_2/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.564     1.447    paint/canvas/ccd_inst_2/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  paint/canvas/ccd_inst_2/clk_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  paint/canvas/ccd_inst_2/clk_count_reg[10]/Q
                         net (fo=1, routed)           0.121     1.710    paint/canvas/ccd_inst_2/clk_count_reg_n_0_[10]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  paint/canvas/ccd_inst_2/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.870    paint/canvas/ccd_inst_2/clk_count_reg[8]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.960 r  paint/canvas/ccd_inst_2/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.960    paint/canvas/ccd_inst_2/clk_count_reg[12]_i_1_n_4
    SLICE_X32Y50         FDRE                                         r  paint/canvas/ccd_inst_2/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.830     1.958    paint/canvas/ccd_inst_2/CLK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  paint/canvas/ccd_inst_2/clk_count_reg[15]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    paint/canvas/ccd_inst_2/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y20   paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y20   paint/canvas/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y25   paint/canvas/nn_inst/blk_mem_gen_img_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y22    paint/canvas/nn_inst/pixel_addr_reg/CLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y72   A/btnC/btn_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y70   A/btnU/btn_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y45   A/clk6p25m/clk_output_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y44   A/clk6p25m/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y46   A/clk6p25m/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y70   A/btnU/btn_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y45   A/clk6p25m/clk_output_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y44   A/clk6p25m/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y46   A/clk6p25m/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y46   A/clk6p25m/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y47   A/clk6p25m/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y47   A/clk6p25m/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y47   A/clk6p25m/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y47   A/clk6p25m/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y48   A/clk6p25m/count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y72   A/btnC/btn_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y72   A/btnC/btn_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y50   A/clk6p25m/count_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y50   A/clk6p25m/count_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y50   A/clk6p25m/count_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y50   A/clk6p25m/count_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y51   A/clk6p25m/count_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y51   A/clk6p25m/count_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y51   A/clk6p25m/count_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y51   A/clk6p25m/count_reg[31]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 paint/canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paint/canvas/nn_inst/ct_inst/goalX_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 0.518ns (10.467%)  route 4.431ns (89.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.734     5.255    paint/canvas/CLK_IBUF_BUFG
    SLICE_X34Y107        FDRE                                         r  paint/canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.518     5.773 f  paint/canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          4.431    10.204    paint/canvas/nn_inst/ct_inst/AR[0]
    SLICE_X57Y55         FDCE                                         f  paint/canvas/nn_inst/ct_inst/goalX_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.443    14.784    paint/canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X57Y55         FDCE                                         r  paint/canvas/nn_inst/ct_inst/goalX_reg[6]/C
                         clock pessimism              0.187    14.971    
                         clock uncertainty           -0.035    14.935    
    SLICE_X57Y55         FDCE (Recov_fdce_C_CLR)     -0.405    14.530    paint/canvas/nn_inst/ct_inst/goalX_reg[6]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -10.204    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 paint/canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paint/canvas/nn_inst/ct_inst/turtleX_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 0.518ns (10.467%)  route 4.431ns (89.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.734     5.255    paint/canvas/CLK_IBUF_BUFG
    SLICE_X34Y107        FDRE                                         r  paint/canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.518     5.773 f  paint/canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          4.431    10.204    paint/canvas/nn_inst/ct_inst/AR[0]
    SLICE_X57Y55         FDCE                                         f  paint/canvas/nn_inst/ct_inst/turtleX_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.443    14.784    paint/canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X57Y55         FDCE                                         r  paint/canvas/nn_inst/ct_inst/turtleX_reg[6]/C
                         clock pessimism              0.187    14.971    
                         clock uncertainty           -0.035    14.935    
    SLICE_X57Y55         FDCE (Recov_fdce_C_CLR)     -0.405    14.530    paint/canvas/nn_inst/ct_inst/turtleX_reg[6]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -10.204    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 paint/canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paint/canvas/nn_inst/ct_inst/invX_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 0.518ns (10.768%)  route 4.293ns (89.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.734     5.255    paint/canvas/CLK_IBUF_BUFG
    SLICE_X34Y107        FDRE                                         r  paint/canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.518     5.773 f  paint/canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          4.293    10.066    paint/canvas/nn_inst/ct_inst/AR[0]
    SLICE_X57Y54         FDCE                                         f  paint/canvas/nn_inst/ct_inst/invX_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.443    14.784    paint/canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X57Y54         FDCE                                         r  paint/canvas/nn_inst/ct_inst/invX_reg/C
                         clock pessimism              0.187    14.971    
                         clock uncertainty           -0.035    14.935    
    SLICE_X57Y54         FDCE (Recov_fdce_C_CLR)     -0.405    14.530    paint/canvas/nn_inst/ct_inst/invX_reg
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -10.066    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 paint/canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paint/canvas/nn_inst/ct_inst/turtleX_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 0.518ns (10.768%)  route 4.293ns (89.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.734     5.255    paint/canvas/CLK_IBUF_BUFG
    SLICE_X34Y107        FDRE                                         r  paint/canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.518     5.773 f  paint/canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          4.293    10.066    paint/canvas/nn_inst/ct_inst/AR[0]
    SLICE_X57Y54         FDCE                                         f  paint/canvas/nn_inst/ct_inst/turtleX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.443    14.784    paint/canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X57Y54         FDCE                                         r  paint/canvas/nn_inst/ct_inst/turtleX_reg[1]/C
                         clock pessimism              0.187    14.971    
                         clock uncertainty           -0.035    14.935    
    SLICE_X57Y54         FDCE (Recov_fdce_C_CLR)     -0.405    14.530    paint/canvas/nn_inst/ct_inst/turtleX_reg[1]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -10.066    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 paint/canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paint/canvas/nn_inst/ct_inst/turtleX_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 0.518ns (10.768%)  route 4.293ns (89.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.734     5.255    paint/canvas/CLK_IBUF_BUFG
    SLICE_X34Y107        FDRE                                         r  paint/canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.518     5.773 f  paint/canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          4.293    10.066    paint/canvas/nn_inst/ct_inst/AR[0]
    SLICE_X57Y54         FDCE                                         f  paint/canvas/nn_inst/ct_inst/turtleX_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.443    14.784    paint/canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X57Y54         FDCE                                         r  paint/canvas/nn_inst/ct_inst/turtleX_reg[2]/C
                         clock pessimism              0.187    14.971    
                         clock uncertainty           -0.035    14.935    
    SLICE_X57Y54         FDCE (Recov_fdce_C_CLR)     -0.405    14.530    paint/canvas/nn_inst/ct_inst/turtleX_reg[2]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -10.066    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 paint/canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paint/canvas/nn_inst/ct_inst/turtleX_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 0.518ns (10.768%)  route 4.293ns (89.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.734     5.255    paint/canvas/CLK_IBUF_BUFG
    SLICE_X34Y107        FDRE                                         r  paint/canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.518     5.773 f  paint/canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          4.293    10.066    paint/canvas/nn_inst/ct_inst/AR[0]
    SLICE_X57Y54         FDCE                                         f  paint/canvas/nn_inst/ct_inst/turtleX_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.443    14.784    paint/canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X57Y54         FDCE                                         r  paint/canvas/nn_inst/ct_inst/turtleX_reg[9]/C
                         clock pessimism              0.187    14.971    
                         clock uncertainty           -0.035    14.935    
    SLICE_X57Y54         FDCE (Recov_fdce_C_CLR)     -0.405    14.530    paint/canvas/nn_inst/ct_inst/turtleX_reg[9]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -10.066    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.613ns  (required time - arrival time)
  Source:                 paint/canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paint/canvas/nn_inst/ct_inst/brushFill_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 0.518ns (11.110%)  route 4.144ns (88.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.734     5.255    paint/canvas/CLK_IBUF_BUFG
    SLICE_X34Y107        FDRE                                         r  paint/canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.518     5.773 f  paint/canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          4.144     9.918    paint/canvas/nn_inst/ct_inst/AR[0]
    SLICE_X57Y53         FDCE                                         f  paint/canvas/nn_inst/ct_inst/brushFill_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.443    14.784    paint/canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X57Y53         FDCE                                         r  paint/canvas/nn_inst/ct_inst/brushFill_reg[3]/C
                         clock pessimism              0.187    14.971    
                         clock uncertainty           -0.035    14.935    
    SLICE_X57Y53         FDCE (Recov_fdce_C_CLR)     -0.405    14.530    paint/canvas/nn_inst/ct_inst/brushFill_reg[3]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                  4.613    

Slack (MET) :             4.699ns  (required time - arrival time)
  Source:                 paint/canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paint/canvas/nn_inst/ct_inst/state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 0.518ns (11.110%)  route 4.144ns (88.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.734     5.255    paint/canvas/CLK_IBUF_BUFG
    SLICE_X34Y107        FDRE                                         r  paint/canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.518     5.773 f  paint/canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          4.144     9.918    paint/canvas/nn_inst/ct_inst/AR[0]
    SLICE_X56Y53         FDCE                                         f  paint/canvas/nn_inst/ct_inst/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.443    14.784    paint/canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X56Y53         FDCE                                         r  paint/canvas/nn_inst/ct_inst/state_reg[0]/C
                         clock pessimism              0.187    14.971    
                         clock uncertainty           -0.035    14.935    
    SLICE_X56Y53         FDCE (Recov_fdce_C_CLR)     -0.319    14.616    paint/canvas/nn_inst/ct_inst/state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                  4.699    

Slack (MET) :             4.699ns  (required time - arrival time)
  Source:                 paint/canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paint/canvas/nn_inst/ct_inst/state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 0.518ns (11.110%)  route 4.144ns (88.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.734     5.255    paint/canvas/CLK_IBUF_BUFG
    SLICE_X34Y107        FDRE                                         r  paint/canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.518     5.773 f  paint/canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          4.144     9.918    paint/canvas/nn_inst/ct_inst/AR[0]
    SLICE_X56Y53         FDCE                                         f  paint/canvas/nn_inst/ct_inst/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.443    14.784    paint/canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X56Y53         FDCE                                         r  paint/canvas/nn_inst/ct_inst/state_reg[1]/C
                         clock pessimism              0.187    14.971    
                         clock uncertainty           -0.035    14.935    
    SLICE_X56Y53         FDCE (Recov_fdce_C_CLR)     -0.319    14.616    paint/canvas/nn_inst/ct_inst/state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                  4.699    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 paint/canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paint/canvas/nn_inst/ct_inst/clearCount_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 0.518ns (11.494%)  route 3.989ns (88.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.734     5.255    paint/canvas/CLK_IBUF_BUFG
    SLICE_X34Y107        FDRE                                         r  paint/canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.518     5.773 f  paint/canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          3.989     9.762    paint/canvas/nn_inst/ct_inst/AR[0]
    SLICE_X57Y52         FDCE                                         f  paint/canvas/nn_inst/ct_inst/clearCount_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         1.444    14.785    paint/canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X57Y52         FDCE                                         r  paint/canvas/nn_inst/ct_inst/clearCount_reg[10]/C
                         clock pessimism              0.187    14.972    
                         clock uncertainty           -0.035    14.936    
    SLICE_X57Y52         FDCE (Recov_fdce_C_CLR)     -0.405    14.531    paint/canvas/nn_inst/ct_inst/clearCount_reg[10]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  4.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.410ns  (arrival time - required time)
  Source:                 paint/canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paint/canvas/nn_inst/ct_inst/goalY_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.164ns (10.885%)  route 1.343ns (89.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.641     1.525    paint/canvas/CLK_IBUF_BUFG
    SLICE_X34Y107        FDRE                                         r  paint/canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.164     1.689 f  paint/canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          1.343     3.031    paint/canvas/nn_inst/ct_inst/AR[0]
    SLICE_X51Y53         FDCE                                         f  paint/canvas/nn_inst/ct_inst/goalY_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.834     1.962    paint/canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X51Y53         FDCE                                         r  paint/canvas/nn_inst/ct_inst/goalY_reg[8]/C
                         clock pessimism             -0.249     1.713    
    SLICE_X51Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.621    paint/canvas/nn_inst/ct_inst/goalY_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           3.031    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.410ns  (arrival time - required time)
  Source:                 paint/canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paint/canvas/nn_inst/ct_inst/turtleY_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.164ns (10.885%)  route 1.343ns (89.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.641     1.525    paint/canvas/CLK_IBUF_BUFG
    SLICE_X34Y107        FDRE                                         r  paint/canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.164     1.689 f  paint/canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          1.343     3.031    paint/canvas/nn_inst/ct_inst/AR[0]
    SLICE_X51Y53         FDCE                                         f  paint/canvas/nn_inst/ct_inst/turtleY_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.834     1.962    paint/canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X51Y53         FDCE                                         r  paint/canvas/nn_inst/ct_inst/turtleY_reg[8]/C
                         clock pessimism             -0.249     1.713    
    SLICE_X51Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.621    paint/canvas/nn_inst/ct_inst/turtleY_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           3.031    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.465ns  (arrival time - required time)
  Source:                 paint/canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paint/canvas/nn_inst/ct_inst/goalY_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.164ns (10.336%)  route 1.423ns (89.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.641     1.525    paint/canvas/CLK_IBUF_BUFG
    SLICE_X34Y107        FDRE                                         r  paint/canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.164     1.689 f  paint/canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          1.423     3.111    paint/canvas/nn_inst/ct_inst/AR[0]
    SLICE_X52Y53         FDCE                                         f  paint/canvas/nn_inst/ct_inst/goalY_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.834     1.962    paint/canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X52Y53         FDCE                                         r  paint/canvas/nn_inst/ct_inst/goalY_reg[7]/C
                         clock pessimism             -0.249     1.713    
    SLICE_X52Y53         FDCE (Remov_fdce_C_CLR)     -0.067     1.646    paint/canvas/nn_inst/ct_inst/goalY_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           3.111    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.465ns  (arrival time - required time)
  Source:                 paint/canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paint/canvas/nn_inst/ct_inst/turtleY_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.164ns (10.336%)  route 1.423ns (89.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.641     1.525    paint/canvas/CLK_IBUF_BUFG
    SLICE_X34Y107        FDRE                                         r  paint/canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.164     1.689 f  paint/canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          1.423     3.111    paint/canvas/nn_inst/ct_inst/AR[0]
    SLICE_X52Y53         FDCE                                         f  paint/canvas/nn_inst/ct_inst/turtleY_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.834     1.962    paint/canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X52Y53         FDCE                                         r  paint/canvas/nn_inst/ct_inst/turtleY_reg[7]/C
                         clock pessimism             -0.249     1.713    
    SLICE_X52Y53         FDCE (Remov_fdce_C_CLR)     -0.067     1.646    paint/canvas/nn_inst/ct_inst/turtleY_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           3.111    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.490ns  (arrival time - required time)
  Source:                 paint/canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paint/canvas/nn_inst/ct_inst/turtleY_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.164ns (10.336%)  route 1.423ns (89.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.641     1.525    paint/canvas/CLK_IBUF_BUFG
    SLICE_X34Y107        FDRE                                         r  paint/canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.164     1.689 f  paint/canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          1.423     3.111    paint/canvas/nn_inst/ct_inst/AR[0]
    SLICE_X53Y53         FDCE                                         f  paint/canvas/nn_inst/ct_inst/turtleY_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.834     1.962    paint/canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X53Y53         FDCE                                         r  paint/canvas/nn_inst/ct_inst/turtleY_reg[9]/C
                         clock pessimism             -0.249     1.713    
    SLICE_X53Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.621    paint/canvas/nn_inst/ct_inst/turtleY_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           3.111    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.493ns  (arrival time - required time)
  Source:                 paint/canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paint/canvas/nn_inst/ct_inst/goalY_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.164ns (10.312%)  route 1.426ns (89.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.641     1.525    paint/canvas/CLK_IBUF_BUFG
    SLICE_X34Y107        FDRE                                         r  paint/canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.164     1.689 f  paint/canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          1.426     3.115    paint/canvas/nn_inst/ct_inst/AR[0]
    SLICE_X51Y52         FDCE                                         f  paint/canvas/nn_inst/ct_inst/goalY_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.835     1.963    paint/canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X51Y52         FDCE                                         r  paint/canvas/nn_inst/ct_inst/goalY_reg[5]/C
                         clock pessimism             -0.249     1.714    
    SLICE_X51Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.622    paint/canvas/nn_inst/ct_inst/goalY_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           3.115    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.493ns  (arrival time - required time)
  Source:                 paint/canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paint/canvas/nn_inst/ct_inst/turtleY_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.164ns (10.312%)  route 1.426ns (89.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.641     1.525    paint/canvas/CLK_IBUF_BUFG
    SLICE_X34Y107        FDRE                                         r  paint/canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.164     1.689 f  paint/canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          1.426     3.115    paint/canvas/nn_inst/ct_inst/AR[0]
    SLICE_X51Y52         FDCE                                         f  paint/canvas/nn_inst/ct_inst/turtleY_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.835     1.963    paint/canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X51Y52         FDCE                                         r  paint/canvas/nn_inst/ct_inst/turtleY_reg[5]/C
                         clock pessimism             -0.249     1.714    
    SLICE_X51Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.622    paint/canvas/nn_inst/ct_inst/turtleY_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           3.115    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.561ns  (arrival time - required time)
  Source:                 paint/canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paint/canvas/nn_inst/ct_inst/invY_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.164ns (9.742%)  route 1.519ns (90.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.641     1.525    paint/canvas/CLK_IBUF_BUFG
    SLICE_X34Y107        FDRE                                         r  paint/canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.164     1.689 f  paint/canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          1.519     3.208    paint/canvas/nn_inst/ct_inst/AR[0]
    SLICE_X52Y50         FDCE                                         f  paint/canvas/nn_inst/ct_inst/invY_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.835     1.963    paint/canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X52Y50         FDCE                                         r  paint/canvas/nn_inst/ct_inst/invY_reg/C
                         clock pessimism             -0.249     1.714    
    SLICE_X52Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.647    paint/canvas/nn_inst/ct_inst/invY_reg
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           3.208    
  -------------------------------------------------------------------
                         slack                                  1.561    

Slack (MET) :             1.583ns  (arrival time - required time)
  Source:                 paint/canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paint/canvas/nn_inst/ct_inst/goalY_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.705ns  (logic 0.164ns (9.617%)  route 1.541ns (90.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.641     1.525    paint/canvas/CLK_IBUF_BUFG
    SLICE_X34Y107        FDRE                                         r  paint/canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.164     1.689 f  paint/canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          1.541     3.230    paint/canvas/nn_inst/ct_inst/AR[0]
    SLICE_X52Y52         FDCE                                         f  paint/canvas/nn_inst/ct_inst/goalY_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.835     1.963    paint/canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X52Y52         FDCE                                         r  paint/canvas/nn_inst/ct_inst/goalY_reg[6]/C
                         clock pessimism             -0.249     1.714    
    SLICE_X52Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.647    paint/canvas/nn_inst/ct_inst/goalY_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           3.230    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.583ns  (arrival time - required time)
  Source:                 paint/canvas/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paint/canvas/nn_inst/ct_inst/turtleY_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.705ns  (logic 0.164ns (9.617%)  route 1.541ns (90.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.641     1.525    paint/canvas/CLK_IBUF_BUFG
    SLICE_X34Y107        FDRE                                         r  paint/canvas/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.164     1.689 f  paint/canvas/mouse_reset_reg/Q
                         net (fo=53, routed)          1.541     3.230    paint/canvas/nn_inst/ct_inst/AR[0]
    SLICE_X52Y52         FDCE                                         f  paint/canvas/nn_inst/ct_inst/turtleY_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=746, routed)         0.835     1.963    paint/canvas/nn_inst/ct_inst/CLK_IBUF_BUFG
    SLICE_X52Y52         FDCE                                         r  paint/canvas/nn_inst/ct_inst/turtleY_reg[1]/C
                         clock pessimism             -0.249     1.714    
    SLICE_X52Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.647    paint/canvas/nn_inst/ct_inst/turtleY_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           3.230    
  -------------------------------------------------------------------
                         slack                                  1.583    





