
DRS_tone_generator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000064f8  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  080065b0  080065b0  000165b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080066c0  080066c0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  080066c0  080066c0  000166c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080066c8  080066c8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080066c8  080066c8  000166c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080066cc  080066cc  000166cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080066d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000278  2000000c  080066dc  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000284  080066dc  00020284  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000128cd  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a4d  00000000  00000000  00032901  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e58  00000000  00000000  00035350  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d40  00000000  00000000  000361a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000163ae  00000000  00000000  00036ee8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014120  00000000  00000000  0004d296  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085378  00000000  00000000  000613b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e672e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003588  00000000  00000000  000e6780  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000000c 	.word	0x2000000c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08006598 	.word	0x08006598

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000010 	.word	0x20000010
 80000fc:	08006598 	.word	0x08006598

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	; 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f8f0 	bl	80003e8 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			; (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__divsi3>:
 8000214:	4603      	mov	r3, r0
 8000216:	430b      	orrs	r3, r1
 8000218:	d47f      	bmi.n	800031a <__divsi3+0x106>
 800021a:	2200      	movs	r2, #0
 800021c:	0843      	lsrs	r3, r0, #1
 800021e:	428b      	cmp	r3, r1
 8000220:	d374      	bcc.n	800030c <__divsi3+0xf8>
 8000222:	0903      	lsrs	r3, r0, #4
 8000224:	428b      	cmp	r3, r1
 8000226:	d35f      	bcc.n	80002e8 <__divsi3+0xd4>
 8000228:	0a03      	lsrs	r3, r0, #8
 800022a:	428b      	cmp	r3, r1
 800022c:	d344      	bcc.n	80002b8 <__divsi3+0xa4>
 800022e:	0b03      	lsrs	r3, r0, #12
 8000230:	428b      	cmp	r3, r1
 8000232:	d328      	bcc.n	8000286 <__divsi3+0x72>
 8000234:	0c03      	lsrs	r3, r0, #16
 8000236:	428b      	cmp	r3, r1
 8000238:	d30d      	bcc.n	8000256 <__divsi3+0x42>
 800023a:	22ff      	movs	r2, #255	; 0xff
 800023c:	0209      	lsls	r1, r1, #8
 800023e:	ba12      	rev	r2, r2
 8000240:	0c03      	lsrs	r3, r0, #16
 8000242:	428b      	cmp	r3, r1
 8000244:	d302      	bcc.n	800024c <__divsi3+0x38>
 8000246:	1212      	asrs	r2, r2, #8
 8000248:	0209      	lsls	r1, r1, #8
 800024a:	d065      	beq.n	8000318 <__divsi3+0x104>
 800024c:	0b03      	lsrs	r3, r0, #12
 800024e:	428b      	cmp	r3, r1
 8000250:	d319      	bcc.n	8000286 <__divsi3+0x72>
 8000252:	e000      	b.n	8000256 <__divsi3+0x42>
 8000254:	0a09      	lsrs	r1, r1, #8
 8000256:	0bc3      	lsrs	r3, r0, #15
 8000258:	428b      	cmp	r3, r1
 800025a:	d301      	bcc.n	8000260 <__divsi3+0x4c>
 800025c:	03cb      	lsls	r3, r1, #15
 800025e:	1ac0      	subs	r0, r0, r3
 8000260:	4152      	adcs	r2, r2
 8000262:	0b83      	lsrs	r3, r0, #14
 8000264:	428b      	cmp	r3, r1
 8000266:	d301      	bcc.n	800026c <__divsi3+0x58>
 8000268:	038b      	lsls	r3, r1, #14
 800026a:	1ac0      	subs	r0, r0, r3
 800026c:	4152      	adcs	r2, r2
 800026e:	0b43      	lsrs	r3, r0, #13
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x64>
 8000274:	034b      	lsls	r3, r1, #13
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b03      	lsrs	r3, r0, #12
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x70>
 8000280:	030b      	lsls	r3, r1, #12
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0ac3      	lsrs	r3, r0, #11
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x7c>
 800028c:	02cb      	lsls	r3, r1, #11
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0a83      	lsrs	r3, r0, #10
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x88>
 8000298:	028b      	lsls	r3, r1, #10
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0a43      	lsrs	r3, r0, #9
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x94>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a03      	lsrs	r3, r0, #8
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0xa0>
 80002b0:	020b      	lsls	r3, r1, #8
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	d2cd      	bcs.n	8000254 <__divsi3+0x40>
 80002b8:	09c3      	lsrs	r3, r0, #7
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d301      	bcc.n	80002c2 <__divsi3+0xae>
 80002be:	01cb      	lsls	r3, r1, #7
 80002c0:	1ac0      	subs	r0, r0, r3
 80002c2:	4152      	adcs	r2, r2
 80002c4:	0983      	lsrs	r3, r0, #6
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d301      	bcc.n	80002ce <__divsi3+0xba>
 80002ca:	018b      	lsls	r3, r1, #6
 80002cc:	1ac0      	subs	r0, r0, r3
 80002ce:	4152      	adcs	r2, r2
 80002d0:	0943      	lsrs	r3, r0, #5
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xc6>
 80002d6:	014b      	lsls	r3, r1, #5
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0903      	lsrs	r3, r0, #4
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xd2>
 80002e2:	010b      	lsls	r3, r1, #4
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	08c3      	lsrs	r3, r0, #3
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xde>
 80002ee:	00cb      	lsls	r3, r1, #3
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0883      	lsrs	r3, r0, #2
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xea>
 80002fa:	008b      	lsls	r3, r1, #2
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0843      	lsrs	r3, r0, #1
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xf6>
 8000306:	004b      	lsls	r3, r1, #1
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	1a41      	subs	r1, r0, r1
 800030e:	d200      	bcs.n	8000312 <__divsi3+0xfe>
 8000310:	4601      	mov	r1, r0
 8000312:	4152      	adcs	r2, r2
 8000314:	4610      	mov	r0, r2
 8000316:	4770      	bx	lr
 8000318:	e05d      	b.n	80003d6 <__divsi3+0x1c2>
 800031a:	0fca      	lsrs	r2, r1, #31
 800031c:	d000      	beq.n	8000320 <__divsi3+0x10c>
 800031e:	4249      	negs	r1, r1
 8000320:	1003      	asrs	r3, r0, #32
 8000322:	d300      	bcc.n	8000326 <__divsi3+0x112>
 8000324:	4240      	negs	r0, r0
 8000326:	4053      	eors	r3, r2
 8000328:	2200      	movs	r2, #0
 800032a:	469c      	mov	ip, r3
 800032c:	0903      	lsrs	r3, r0, #4
 800032e:	428b      	cmp	r3, r1
 8000330:	d32d      	bcc.n	800038e <__divsi3+0x17a>
 8000332:	0a03      	lsrs	r3, r0, #8
 8000334:	428b      	cmp	r3, r1
 8000336:	d312      	bcc.n	800035e <__divsi3+0x14a>
 8000338:	22fc      	movs	r2, #252	; 0xfc
 800033a:	0189      	lsls	r1, r1, #6
 800033c:	ba12      	rev	r2, r2
 800033e:	0a03      	lsrs	r3, r0, #8
 8000340:	428b      	cmp	r3, r1
 8000342:	d30c      	bcc.n	800035e <__divsi3+0x14a>
 8000344:	0189      	lsls	r1, r1, #6
 8000346:	1192      	asrs	r2, r2, #6
 8000348:	428b      	cmp	r3, r1
 800034a:	d308      	bcc.n	800035e <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d304      	bcc.n	800035e <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	d03a      	beq.n	80003ce <__divsi3+0x1ba>
 8000358:	1192      	asrs	r2, r2, #6
 800035a:	e000      	b.n	800035e <__divsi3+0x14a>
 800035c:	0989      	lsrs	r1, r1, #6
 800035e:	09c3      	lsrs	r3, r0, #7
 8000360:	428b      	cmp	r3, r1
 8000362:	d301      	bcc.n	8000368 <__divsi3+0x154>
 8000364:	01cb      	lsls	r3, r1, #7
 8000366:	1ac0      	subs	r0, r0, r3
 8000368:	4152      	adcs	r2, r2
 800036a:	0983      	lsrs	r3, r0, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d301      	bcc.n	8000374 <__divsi3+0x160>
 8000370:	018b      	lsls	r3, r1, #6
 8000372:	1ac0      	subs	r0, r0, r3
 8000374:	4152      	adcs	r2, r2
 8000376:	0943      	lsrs	r3, r0, #5
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x16c>
 800037c:	014b      	lsls	r3, r1, #5
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0903      	lsrs	r3, r0, #4
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x178>
 8000388:	010b      	lsls	r3, r1, #4
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	08c3      	lsrs	r3, r0, #3
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x184>
 8000394:	00cb      	lsls	r3, r1, #3
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0883      	lsrs	r3, r0, #2
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x190>
 80003a0:	008b      	lsls	r3, r1, #2
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	d2d9      	bcs.n	800035c <__divsi3+0x148>
 80003a8:	0843      	lsrs	r3, r0, #1
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d301      	bcc.n	80003b2 <__divsi3+0x19e>
 80003ae:	004b      	lsls	r3, r1, #1
 80003b0:	1ac0      	subs	r0, r0, r3
 80003b2:	4152      	adcs	r2, r2
 80003b4:	1a41      	subs	r1, r0, r1
 80003b6:	d200      	bcs.n	80003ba <__divsi3+0x1a6>
 80003b8:	4601      	mov	r1, r0
 80003ba:	4663      	mov	r3, ip
 80003bc:	4152      	adcs	r2, r2
 80003be:	105b      	asrs	r3, r3, #1
 80003c0:	4610      	mov	r0, r2
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x1b4>
 80003c4:	4240      	negs	r0, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d500      	bpl.n	80003cc <__divsi3+0x1b8>
 80003ca:	4249      	negs	r1, r1
 80003cc:	4770      	bx	lr
 80003ce:	4663      	mov	r3, ip
 80003d0:	105b      	asrs	r3, r3, #1
 80003d2:	d300      	bcc.n	80003d6 <__divsi3+0x1c2>
 80003d4:	4240      	negs	r0, r0
 80003d6:	b501      	push	{r0, lr}
 80003d8:	2000      	movs	r0, #0
 80003da:	f000 f805 	bl	80003e8 <__aeabi_idiv0>
 80003de:	bd02      	pop	{r1, pc}

080003e0 <__aeabi_idivmod>:
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d0f8      	beq.n	80003d6 <__divsi3+0x1c2>
 80003e4:	e716      	b.n	8000214 <__divsi3>
 80003e6:	4770      	bx	lr

080003e8 <__aeabi_idiv0>:
 80003e8:	4770      	bx	lr
 80003ea:	46c0      	nop			; (mov r8, r8)

080003ec <__aeabi_uldivmod>:
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d111      	bne.n	8000414 <__aeabi_uldivmod+0x28>
 80003f0:	2a00      	cmp	r2, #0
 80003f2:	d10f      	bne.n	8000414 <__aeabi_uldivmod+0x28>
 80003f4:	2900      	cmp	r1, #0
 80003f6:	d100      	bne.n	80003fa <__aeabi_uldivmod+0xe>
 80003f8:	2800      	cmp	r0, #0
 80003fa:	d002      	beq.n	8000402 <__aeabi_uldivmod+0x16>
 80003fc:	2100      	movs	r1, #0
 80003fe:	43c9      	mvns	r1, r1
 8000400:	0008      	movs	r0, r1
 8000402:	b407      	push	{r0, r1, r2}
 8000404:	4802      	ldr	r0, [pc, #8]	; (8000410 <__aeabi_uldivmod+0x24>)
 8000406:	a102      	add	r1, pc, #8	; (adr r1, 8000410 <__aeabi_uldivmod+0x24>)
 8000408:	1840      	adds	r0, r0, r1
 800040a:	9002      	str	r0, [sp, #8]
 800040c:	bd03      	pop	{r0, r1, pc}
 800040e:	46c0      	nop			; (mov r8, r8)
 8000410:	ffffffd9 	.word	0xffffffd9
 8000414:	b403      	push	{r0, r1}
 8000416:	4668      	mov	r0, sp
 8000418:	b501      	push	{r0, lr}
 800041a:	9802      	ldr	r0, [sp, #8]
 800041c:	f000 f83a 	bl	8000494 <__udivmoddi4>
 8000420:	9b01      	ldr	r3, [sp, #4]
 8000422:	469e      	mov	lr, r3
 8000424:	b002      	add	sp, #8
 8000426:	bc0c      	pop	{r2, r3}
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_d2uiz>:
 800042c:	b570      	push	{r4, r5, r6, lr}
 800042e:	2200      	movs	r2, #0
 8000430:	4b0c      	ldr	r3, [pc, #48]	; (8000464 <__aeabi_d2uiz+0x38>)
 8000432:	0004      	movs	r4, r0
 8000434:	000d      	movs	r5, r1
 8000436:	f001 fe71 	bl	800211c <__aeabi_dcmpge>
 800043a:	2800      	cmp	r0, #0
 800043c:	d104      	bne.n	8000448 <__aeabi_d2uiz+0x1c>
 800043e:	0020      	movs	r0, r4
 8000440:	0029      	movs	r1, r5
 8000442:	f001 fd23 	bl	8001e8c <__aeabi_d2iz>
 8000446:	bd70      	pop	{r4, r5, r6, pc}
 8000448:	4b06      	ldr	r3, [pc, #24]	; (8000464 <__aeabi_d2uiz+0x38>)
 800044a:	2200      	movs	r2, #0
 800044c:	0020      	movs	r0, r4
 800044e:	0029      	movs	r1, r5
 8000450:	f001 f98a 	bl	8001768 <__aeabi_dsub>
 8000454:	f001 fd1a 	bl	8001e8c <__aeabi_d2iz>
 8000458:	2380      	movs	r3, #128	; 0x80
 800045a:	061b      	lsls	r3, r3, #24
 800045c:	469c      	mov	ip, r3
 800045e:	4460      	add	r0, ip
 8000460:	e7f1      	b.n	8000446 <__aeabi_d2uiz+0x1a>
 8000462:	46c0      	nop			; (mov r8, r8)
 8000464:	41e00000 	.word	0x41e00000

08000468 <__aeabi_ul2d>:
 8000468:	b570      	push	{r4, r5, r6, lr}
 800046a:	0006      	movs	r6, r0
 800046c:	0008      	movs	r0, r1
 800046e:	f001 fd73 	bl	8001f58 <__aeabi_ui2d>
 8000472:	2200      	movs	r2, #0
 8000474:	4b06      	ldr	r3, [pc, #24]	; (8000490 <__aeabi_ul2d+0x28>)
 8000476:	f000 ff0b 	bl	8001290 <__aeabi_dmul>
 800047a:	000d      	movs	r5, r1
 800047c:	0004      	movs	r4, r0
 800047e:	0030      	movs	r0, r6
 8000480:	f001 fd6a 	bl	8001f58 <__aeabi_ui2d>
 8000484:	002b      	movs	r3, r5
 8000486:	0022      	movs	r2, r4
 8000488:	f000 f8d0 	bl	800062c <__aeabi_dadd>
 800048c:	bd70      	pop	{r4, r5, r6, pc}
 800048e:	46c0      	nop			; (mov r8, r8)
 8000490:	41f00000 	.word	0x41f00000

08000494 <__udivmoddi4>:
 8000494:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000496:	4657      	mov	r7, sl
 8000498:	464e      	mov	r6, r9
 800049a:	4645      	mov	r5, r8
 800049c:	46de      	mov	lr, fp
 800049e:	b5e0      	push	{r5, r6, r7, lr}
 80004a0:	0004      	movs	r4, r0
 80004a2:	000d      	movs	r5, r1
 80004a4:	4692      	mov	sl, r2
 80004a6:	4699      	mov	r9, r3
 80004a8:	b083      	sub	sp, #12
 80004aa:	428b      	cmp	r3, r1
 80004ac:	d830      	bhi.n	8000510 <__udivmoddi4+0x7c>
 80004ae:	d02d      	beq.n	800050c <__udivmoddi4+0x78>
 80004b0:	4649      	mov	r1, r9
 80004b2:	4650      	mov	r0, sl
 80004b4:	f001 fe5a 	bl	800216c <__clzdi2>
 80004b8:	0029      	movs	r1, r5
 80004ba:	0006      	movs	r6, r0
 80004bc:	0020      	movs	r0, r4
 80004be:	f001 fe55 	bl	800216c <__clzdi2>
 80004c2:	1a33      	subs	r3, r6, r0
 80004c4:	4698      	mov	r8, r3
 80004c6:	3b20      	subs	r3, #32
 80004c8:	469b      	mov	fp, r3
 80004ca:	d433      	bmi.n	8000534 <__udivmoddi4+0xa0>
 80004cc:	465a      	mov	r2, fp
 80004ce:	4653      	mov	r3, sl
 80004d0:	4093      	lsls	r3, r2
 80004d2:	4642      	mov	r2, r8
 80004d4:	001f      	movs	r7, r3
 80004d6:	4653      	mov	r3, sl
 80004d8:	4093      	lsls	r3, r2
 80004da:	001e      	movs	r6, r3
 80004dc:	42af      	cmp	r7, r5
 80004de:	d83a      	bhi.n	8000556 <__udivmoddi4+0xc2>
 80004e0:	42af      	cmp	r7, r5
 80004e2:	d100      	bne.n	80004e6 <__udivmoddi4+0x52>
 80004e4:	e078      	b.n	80005d8 <__udivmoddi4+0x144>
 80004e6:	465b      	mov	r3, fp
 80004e8:	1ba4      	subs	r4, r4, r6
 80004ea:	41bd      	sbcs	r5, r7
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	da00      	bge.n	80004f2 <__udivmoddi4+0x5e>
 80004f0:	e075      	b.n	80005de <__udivmoddi4+0x14a>
 80004f2:	2200      	movs	r2, #0
 80004f4:	2300      	movs	r3, #0
 80004f6:	9200      	str	r2, [sp, #0]
 80004f8:	9301      	str	r3, [sp, #4]
 80004fa:	2301      	movs	r3, #1
 80004fc:	465a      	mov	r2, fp
 80004fe:	4093      	lsls	r3, r2
 8000500:	9301      	str	r3, [sp, #4]
 8000502:	2301      	movs	r3, #1
 8000504:	4642      	mov	r2, r8
 8000506:	4093      	lsls	r3, r2
 8000508:	9300      	str	r3, [sp, #0]
 800050a:	e028      	b.n	800055e <__udivmoddi4+0xca>
 800050c:	4282      	cmp	r2, r0
 800050e:	d9cf      	bls.n	80004b0 <__udivmoddi4+0x1c>
 8000510:	2200      	movs	r2, #0
 8000512:	2300      	movs	r3, #0
 8000514:	9200      	str	r2, [sp, #0]
 8000516:	9301      	str	r3, [sp, #4]
 8000518:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800051a:	2b00      	cmp	r3, #0
 800051c:	d001      	beq.n	8000522 <__udivmoddi4+0x8e>
 800051e:	601c      	str	r4, [r3, #0]
 8000520:	605d      	str	r5, [r3, #4]
 8000522:	9800      	ldr	r0, [sp, #0]
 8000524:	9901      	ldr	r1, [sp, #4]
 8000526:	b003      	add	sp, #12
 8000528:	bcf0      	pop	{r4, r5, r6, r7}
 800052a:	46bb      	mov	fp, r7
 800052c:	46b2      	mov	sl, r6
 800052e:	46a9      	mov	r9, r5
 8000530:	46a0      	mov	r8, r4
 8000532:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000534:	4642      	mov	r2, r8
 8000536:	2320      	movs	r3, #32
 8000538:	1a9b      	subs	r3, r3, r2
 800053a:	4652      	mov	r2, sl
 800053c:	40da      	lsrs	r2, r3
 800053e:	4641      	mov	r1, r8
 8000540:	0013      	movs	r3, r2
 8000542:	464a      	mov	r2, r9
 8000544:	408a      	lsls	r2, r1
 8000546:	0017      	movs	r7, r2
 8000548:	4642      	mov	r2, r8
 800054a:	431f      	orrs	r7, r3
 800054c:	4653      	mov	r3, sl
 800054e:	4093      	lsls	r3, r2
 8000550:	001e      	movs	r6, r3
 8000552:	42af      	cmp	r7, r5
 8000554:	d9c4      	bls.n	80004e0 <__udivmoddi4+0x4c>
 8000556:	2200      	movs	r2, #0
 8000558:	2300      	movs	r3, #0
 800055a:	9200      	str	r2, [sp, #0]
 800055c:	9301      	str	r3, [sp, #4]
 800055e:	4643      	mov	r3, r8
 8000560:	2b00      	cmp	r3, #0
 8000562:	d0d9      	beq.n	8000518 <__udivmoddi4+0x84>
 8000564:	07fb      	lsls	r3, r7, #31
 8000566:	0872      	lsrs	r2, r6, #1
 8000568:	431a      	orrs	r2, r3
 800056a:	4646      	mov	r6, r8
 800056c:	087b      	lsrs	r3, r7, #1
 800056e:	e00e      	b.n	800058e <__udivmoddi4+0xfa>
 8000570:	42ab      	cmp	r3, r5
 8000572:	d101      	bne.n	8000578 <__udivmoddi4+0xe4>
 8000574:	42a2      	cmp	r2, r4
 8000576:	d80c      	bhi.n	8000592 <__udivmoddi4+0xfe>
 8000578:	1aa4      	subs	r4, r4, r2
 800057a:	419d      	sbcs	r5, r3
 800057c:	2001      	movs	r0, #1
 800057e:	1924      	adds	r4, r4, r4
 8000580:	416d      	adcs	r5, r5
 8000582:	2100      	movs	r1, #0
 8000584:	3e01      	subs	r6, #1
 8000586:	1824      	adds	r4, r4, r0
 8000588:	414d      	adcs	r5, r1
 800058a:	2e00      	cmp	r6, #0
 800058c:	d006      	beq.n	800059c <__udivmoddi4+0x108>
 800058e:	42ab      	cmp	r3, r5
 8000590:	d9ee      	bls.n	8000570 <__udivmoddi4+0xdc>
 8000592:	3e01      	subs	r6, #1
 8000594:	1924      	adds	r4, r4, r4
 8000596:	416d      	adcs	r5, r5
 8000598:	2e00      	cmp	r6, #0
 800059a:	d1f8      	bne.n	800058e <__udivmoddi4+0xfa>
 800059c:	9800      	ldr	r0, [sp, #0]
 800059e:	9901      	ldr	r1, [sp, #4]
 80005a0:	465b      	mov	r3, fp
 80005a2:	1900      	adds	r0, r0, r4
 80005a4:	4169      	adcs	r1, r5
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	db24      	blt.n	80005f4 <__udivmoddi4+0x160>
 80005aa:	002b      	movs	r3, r5
 80005ac:	465a      	mov	r2, fp
 80005ae:	4644      	mov	r4, r8
 80005b0:	40d3      	lsrs	r3, r2
 80005b2:	002a      	movs	r2, r5
 80005b4:	40e2      	lsrs	r2, r4
 80005b6:	001c      	movs	r4, r3
 80005b8:	465b      	mov	r3, fp
 80005ba:	0015      	movs	r5, r2
 80005bc:	2b00      	cmp	r3, #0
 80005be:	db2a      	blt.n	8000616 <__udivmoddi4+0x182>
 80005c0:	0026      	movs	r6, r4
 80005c2:	409e      	lsls	r6, r3
 80005c4:	0033      	movs	r3, r6
 80005c6:	0026      	movs	r6, r4
 80005c8:	4647      	mov	r7, r8
 80005ca:	40be      	lsls	r6, r7
 80005cc:	0032      	movs	r2, r6
 80005ce:	1a80      	subs	r0, r0, r2
 80005d0:	4199      	sbcs	r1, r3
 80005d2:	9000      	str	r0, [sp, #0]
 80005d4:	9101      	str	r1, [sp, #4]
 80005d6:	e79f      	b.n	8000518 <__udivmoddi4+0x84>
 80005d8:	42a3      	cmp	r3, r4
 80005da:	d8bc      	bhi.n	8000556 <__udivmoddi4+0xc2>
 80005dc:	e783      	b.n	80004e6 <__udivmoddi4+0x52>
 80005de:	4642      	mov	r2, r8
 80005e0:	2320      	movs	r3, #32
 80005e2:	2100      	movs	r1, #0
 80005e4:	1a9b      	subs	r3, r3, r2
 80005e6:	2200      	movs	r2, #0
 80005e8:	9100      	str	r1, [sp, #0]
 80005ea:	9201      	str	r2, [sp, #4]
 80005ec:	2201      	movs	r2, #1
 80005ee:	40da      	lsrs	r2, r3
 80005f0:	9201      	str	r2, [sp, #4]
 80005f2:	e786      	b.n	8000502 <__udivmoddi4+0x6e>
 80005f4:	4642      	mov	r2, r8
 80005f6:	2320      	movs	r3, #32
 80005f8:	1a9b      	subs	r3, r3, r2
 80005fa:	002a      	movs	r2, r5
 80005fc:	4646      	mov	r6, r8
 80005fe:	409a      	lsls	r2, r3
 8000600:	0023      	movs	r3, r4
 8000602:	40f3      	lsrs	r3, r6
 8000604:	4644      	mov	r4, r8
 8000606:	4313      	orrs	r3, r2
 8000608:	002a      	movs	r2, r5
 800060a:	40e2      	lsrs	r2, r4
 800060c:	001c      	movs	r4, r3
 800060e:	465b      	mov	r3, fp
 8000610:	0015      	movs	r5, r2
 8000612:	2b00      	cmp	r3, #0
 8000614:	dad4      	bge.n	80005c0 <__udivmoddi4+0x12c>
 8000616:	4642      	mov	r2, r8
 8000618:	002f      	movs	r7, r5
 800061a:	2320      	movs	r3, #32
 800061c:	0026      	movs	r6, r4
 800061e:	4097      	lsls	r7, r2
 8000620:	1a9b      	subs	r3, r3, r2
 8000622:	40de      	lsrs	r6, r3
 8000624:	003b      	movs	r3, r7
 8000626:	4333      	orrs	r3, r6
 8000628:	e7cd      	b.n	80005c6 <__udivmoddi4+0x132>
 800062a:	46c0      	nop			; (mov r8, r8)

0800062c <__aeabi_dadd>:
 800062c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800062e:	464f      	mov	r7, r9
 8000630:	4646      	mov	r6, r8
 8000632:	46d6      	mov	lr, sl
 8000634:	000d      	movs	r5, r1
 8000636:	0004      	movs	r4, r0
 8000638:	b5c0      	push	{r6, r7, lr}
 800063a:	001f      	movs	r7, r3
 800063c:	0011      	movs	r1, r2
 800063e:	0328      	lsls	r0, r5, #12
 8000640:	0f62      	lsrs	r2, r4, #29
 8000642:	0a40      	lsrs	r0, r0, #9
 8000644:	4310      	orrs	r0, r2
 8000646:	007a      	lsls	r2, r7, #1
 8000648:	0d52      	lsrs	r2, r2, #21
 800064a:	00e3      	lsls	r3, r4, #3
 800064c:	033c      	lsls	r4, r7, #12
 800064e:	4691      	mov	r9, r2
 8000650:	0a64      	lsrs	r4, r4, #9
 8000652:	0ffa      	lsrs	r2, r7, #31
 8000654:	0f4f      	lsrs	r7, r1, #29
 8000656:	006e      	lsls	r6, r5, #1
 8000658:	4327      	orrs	r7, r4
 800065a:	4692      	mov	sl, r2
 800065c:	46b8      	mov	r8, r7
 800065e:	0d76      	lsrs	r6, r6, #21
 8000660:	0fed      	lsrs	r5, r5, #31
 8000662:	00c9      	lsls	r1, r1, #3
 8000664:	4295      	cmp	r5, r2
 8000666:	d100      	bne.n	800066a <__aeabi_dadd+0x3e>
 8000668:	e099      	b.n	800079e <__aeabi_dadd+0x172>
 800066a:	464c      	mov	r4, r9
 800066c:	1b34      	subs	r4, r6, r4
 800066e:	46a4      	mov	ip, r4
 8000670:	2c00      	cmp	r4, #0
 8000672:	dc00      	bgt.n	8000676 <__aeabi_dadd+0x4a>
 8000674:	e07c      	b.n	8000770 <__aeabi_dadd+0x144>
 8000676:	464a      	mov	r2, r9
 8000678:	2a00      	cmp	r2, #0
 800067a:	d100      	bne.n	800067e <__aeabi_dadd+0x52>
 800067c:	e0b8      	b.n	80007f0 <__aeabi_dadd+0x1c4>
 800067e:	4ac5      	ldr	r2, [pc, #788]	; (8000994 <__aeabi_dadd+0x368>)
 8000680:	4296      	cmp	r6, r2
 8000682:	d100      	bne.n	8000686 <__aeabi_dadd+0x5a>
 8000684:	e11c      	b.n	80008c0 <__aeabi_dadd+0x294>
 8000686:	2280      	movs	r2, #128	; 0x80
 8000688:	003c      	movs	r4, r7
 800068a:	0412      	lsls	r2, r2, #16
 800068c:	4314      	orrs	r4, r2
 800068e:	46a0      	mov	r8, r4
 8000690:	4662      	mov	r2, ip
 8000692:	2a38      	cmp	r2, #56	; 0x38
 8000694:	dd00      	ble.n	8000698 <__aeabi_dadd+0x6c>
 8000696:	e161      	b.n	800095c <__aeabi_dadd+0x330>
 8000698:	2a1f      	cmp	r2, #31
 800069a:	dd00      	ble.n	800069e <__aeabi_dadd+0x72>
 800069c:	e1cc      	b.n	8000a38 <__aeabi_dadd+0x40c>
 800069e:	4664      	mov	r4, ip
 80006a0:	2220      	movs	r2, #32
 80006a2:	1b12      	subs	r2, r2, r4
 80006a4:	4644      	mov	r4, r8
 80006a6:	4094      	lsls	r4, r2
 80006a8:	000f      	movs	r7, r1
 80006aa:	46a1      	mov	r9, r4
 80006ac:	4664      	mov	r4, ip
 80006ae:	4091      	lsls	r1, r2
 80006b0:	40e7      	lsrs	r7, r4
 80006b2:	464c      	mov	r4, r9
 80006b4:	1e4a      	subs	r2, r1, #1
 80006b6:	4191      	sbcs	r1, r2
 80006b8:	433c      	orrs	r4, r7
 80006ba:	4642      	mov	r2, r8
 80006bc:	4321      	orrs	r1, r4
 80006be:	4664      	mov	r4, ip
 80006c0:	40e2      	lsrs	r2, r4
 80006c2:	1a80      	subs	r0, r0, r2
 80006c4:	1a5c      	subs	r4, r3, r1
 80006c6:	42a3      	cmp	r3, r4
 80006c8:	419b      	sbcs	r3, r3
 80006ca:	425f      	negs	r7, r3
 80006cc:	1bc7      	subs	r7, r0, r7
 80006ce:	023b      	lsls	r3, r7, #8
 80006d0:	d400      	bmi.n	80006d4 <__aeabi_dadd+0xa8>
 80006d2:	e0d0      	b.n	8000876 <__aeabi_dadd+0x24a>
 80006d4:	027f      	lsls	r7, r7, #9
 80006d6:	0a7f      	lsrs	r7, r7, #9
 80006d8:	2f00      	cmp	r7, #0
 80006da:	d100      	bne.n	80006de <__aeabi_dadd+0xb2>
 80006dc:	e0ff      	b.n	80008de <__aeabi_dadd+0x2b2>
 80006de:	0038      	movs	r0, r7
 80006e0:	f001 fd26 	bl	8002130 <__clzsi2>
 80006e4:	0001      	movs	r1, r0
 80006e6:	3908      	subs	r1, #8
 80006e8:	2320      	movs	r3, #32
 80006ea:	0022      	movs	r2, r4
 80006ec:	1a5b      	subs	r3, r3, r1
 80006ee:	408f      	lsls	r7, r1
 80006f0:	40da      	lsrs	r2, r3
 80006f2:	408c      	lsls	r4, r1
 80006f4:	4317      	orrs	r7, r2
 80006f6:	42b1      	cmp	r1, r6
 80006f8:	da00      	bge.n	80006fc <__aeabi_dadd+0xd0>
 80006fa:	e0ff      	b.n	80008fc <__aeabi_dadd+0x2d0>
 80006fc:	1b89      	subs	r1, r1, r6
 80006fe:	1c4b      	adds	r3, r1, #1
 8000700:	2b1f      	cmp	r3, #31
 8000702:	dd00      	ble.n	8000706 <__aeabi_dadd+0xda>
 8000704:	e0a8      	b.n	8000858 <__aeabi_dadd+0x22c>
 8000706:	2220      	movs	r2, #32
 8000708:	0039      	movs	r1, r7
 800070a:	1ad2      	subs	r2, r2, r3
 800070c:	0020      	movs	r0, r4
 800070e:	4094      	lsls	r4, r2
 8000710:	4091      	lsls	r1, r2
 8000712:	40d8      	lsrs	r0, r3
 8000714:	1e62      	subs	r2, r4, #1
 8000716:	4194      	sbcs	r4, r2
 8000718:	40df      	lsrs	r7, r3
 800071a:	2600      	movs	r6, #0
 800071c:	4301      	orrs	r1, r0
 800071e:	430c      	orrs	r4, r1
 8000720:	0763      	lsls	r3, r4, #29
 8000722:	d009      	beq.n	8000738 <__aeabi_dadd+0x10c>
 8000724:	230f      	movs	r3, #15
 8000726:	4023      	ands	r3, r4
 8000728:	2b04      	cmp	r3, #4
 800072a:	d005      	beq.n	8000738 <__aeabi_dadd+0x10c>
 800072c:	1d23      	adds	r3, r4, #4
 800072e:	42a3      	cmp	r3, r4
 8000730:	41a4      	sbcs	r4, r4
 8000732:	4264      	negs	r4, r4
 8000734:	193f      	adds	r7, r7, r4
 8000736:	001c      	movs	r4, r3
 8000738:	023b      	lsls	r3, r7, #8
 800073a:	d400      	bmi.n	800073e <__aeabi_dadd+0x112>
 800073c:	e09e      	b.n	800087c <__aeabi_dadd+0x250>
 800073e:	4b95      	ldr	r3, [pc, #596]	; (8000994 <__aeabi_dadd+0x368>)
 8000740:	3601      	adds	r6, #1
 8000742:	429e      	cmp	r6, r3
 8000744:	d100      	bne.n	8000748 <__aeabi_dadd+0x11c>
 8000746:	e0b7      	b.n	80008b8 <__aeabi_dadd+0x28c>
 8000748:	4a93      	ldr	r2, [pc, #588]	; (8000998 <__aeabi_dadd+0x36c>)
 800074a:	08e4      	lsrs	r4, r4, #3
 800074c:	4017      	ands	r7, r2
 800074e:	077b      	lsls	r3, r7, #29
 8000750:	0571      	lsls	r1, r6, #21
 8000752:	027f      	lsls	r7, r7, #9
 8000754:	4323      	orrs	r3, r4
 8000756:	0b3f      	lsrs	r7, r7, #12
 8000758:	0d4a      	lsrs	r2, r1, #21
 800075a:	0512      	lsls	r2, r2, #20
 800075c:	433a      	orrs	r2, r7
 800075e:	07ed      	lsls	r5, r5, #31
 8000760:	432a      	orrs	r2, r5
 8000762:	0018      	movs	r0, r3
 8000764:	0011      	movs	r1, r2
 8000766:	bce0      	pop	{r5, r6, r7}
 8000768:	46ba      	mov	sl, r7
 800076a:	46b1      	mov	r9, r6
 800076c:	46a8      	mov	r8, r5
 800076e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000770:	2c00      	cmp	r4, #0
 8000772:	d04b      	beq.n	800080c <__aeabi_dadd+0x1e0>
 8000774:	464c      	mov	r4, r9
 8000776:	1ba4      	subs	r4, r4, r6
 8000778:	46a4      	mov	ip, r4
 800077a:	2e00      	cmp	r6, #0
 800077c:	d000      	beq.n	8000780 <__aeabi_dadd+0x154>
 800077e:	e123      	b.n	80009c8 <__aeabi_dadd+0x39c>
 8000780:	0004      	movs	r4, r0
 8000782:	431c      	orrs	r4, r3
 8000784:	d100      	bne.n	8000788 <__aeabi_dadd+0x15c>
 8000786:	e1af      	b.n	8000ae8 <__aeabi_dadd+0x4bc>
 8000788:	4662      	mov	r2, ip
 800078a:	1e54      	subs	r4, r2, #1
 800078c:	2a01      	cmp	r2, #1
 800078e:	d100      	bne.n	8000792 <__aeabi_dadd+0x166>
 8000790:	e215      	b.n	8000bbe <__aeabi_dadd+0x592>
 8000792:	4d80      	ldr	r5, [pc, #512]	; (8000994 <__aeabi_dadd+0x368>)
 8000794:	45ac      	cmp	ip, r5
 8000796:	d100      	bne.n	800079a <__aeabi_dadd+0x16e>
 8000798:	e1c8      	b.n	8000b2c <__aeabi_dadd+0x500>
 800079a:	46a4      	mov	ip, r4
 800079c:	e11b      	b.n	80009d6 <__aeabi_dadd+0x3aa>
 800079e:	464a      	mov	r2, r9
 80007a0:	1ab2      	subs	r2, r6, r2
 80007a2:	4694      	mov	ip, r2
 80007a4:	2a00      	cmp	r2, #0
 80007a6:	dc00      	bgt.n	80007aa <__aeabi_dadd+0x17e>
 80007a8:	e0ac      	b.n	8000904 <__aeabi_dadd+0x2d8>
 80007aa:	464a      	mov	r2, r9
 80007ac:	2a00      	cmp	r2, #0
 80007ae:	d043      	beq.n	8000838 <__aeabi_dadd+0x20c>
 80007b0:	4a78      	ldr	r2, [pc, #480]	; (8000994 <__aeabi_dadd+0x368>)
 80007b2:	4296      	cmp	r6, r2
 80007b4:	d100      	bne.n	80007b8 <__aeabi_dadd+0x18c>
 80007b6:	e1af      	b.n	8000b18 <__aeabi_dadd+0x4ec>
 80007b8:	2280      	movs	r2, #128	; 0x80
 80007ba:	003c      	movs	r4, r7
 80007bc:	0412      	lsls	r2, r2, #16
 80007be:	4314      	orrs	r4, r2
 80007c0:	46a0      	mov	r8, r4
 80007c2:	4662      	mov	r2, ip
 80007c4:	2a38      	cmp	r2, #56	; 0x38
 80007c6:	dc67      	bgt.n	8000898 <__aeabi_dadd+0x26c>
 80007c8:	2a1f      	cmp	r2, #31
 80007ca:	dc00      	bgt.n	80007ce <__aeabi_dadd+0x1a2>
 80007cc:	e15f      	b.n	8000a8e <__aeabi_dadd+0x462>
 80007ce:	4647      	mov	r7, r8
 80007d0:	3a20      	subs	r2, #32
 80007d2:	40d7      	lsrs	r7, r2
 80007d4:	4662      	mov	r2, ip
 80007d6:	2a20      	cmp	r2, #32
 80007d8:	d005      	beq.n	80007e6 <__aeabi_dadd+0x1ba>
 80007da:	4664      	mov	r4, ip
 80007dc:	2240      	movs	r2, #64	; 0x40
 80007de:	1b12      	subs	r2, r2, r4
 80007e0:	4644      	mov	r4, r8
 80007e2:	4094      	lsls	r4, r2
 80007e4:	4321      	orrs	r1, r4
 80007e6:	1e4a      	subs	r2, r1, #1
 80007e8:	4191      	sbcs	r1, r2
 80007ea:	000c      	movs	r4, r1
 80007ec:	433c      	orrs	r4, r7
 80007ee:	e057      	b.n	80008a0 <__aeabi_dadd+0x274>
 80007f0:	003a      	movs	r2, r7
 80007f2:	430a      	orrs	r2, r1
 80007f4:	d100      	bne.n	80007f8 <__aeabi_dadd+0x1cc>
 80007f6:	e105      	b.n	8000a04 <__aeabi_dadd+0x3d8>
 80007f8:	0022      	movs	r2, r4
 80007fa:	3a01      	subs	r2, #1
 80007fc:	2c01      	cmp	r4, #1
 80007fe:	d100      	bne.n	8000802 <__aeabi_dadd+0x1d6>
 8000800:	e182      	b.n	8000b08 <__aeabi_dadd+0x4dc>
 8000802:	4c64      	ldr	r4, [pc, #400]	; (8000994 <__aeabi_dadd+0x368>)
 8000804:	45a4      	cmp	ip, r4
 8000806:	d05b      	beq.n	80008c0 <__aeabi_dadd+0x294>
 8000808:	4694      	mov	ip, r2
 800080a:	e741      	b.n	8000690 <__aeabi_dadd+0x64>
 800080c:	4c63      	ldr	r4, [pc, #396]	; (800099c <__aeabi_dadd+0x370>)
 800080e:	1c77      	adds	r7, r6, #1
 8000810:	4227      	tst	r7, r4
 8000812:	d000      	beq.n	8000816 <__aeabi_dadd+0x1ea>
 8000814:	e0c4      	b.n	80009a0 <__aeabi_dadd+0x374>
 8000816:	0004      	movs	r4, r0
 8000818:	431c      	orrs	r4, r3
 800081a:	2e00      	cmp	r6, #0
 800081c:	d000      	beq.n	8000820 <__aeabi_dadd+0x1f4>
 800081e:	e169      	b.n	8000af4 <__aeabi_dadd+0x4c8>
 8000820:	2c00      	cmp	r4, #0
 8000822:	d100      	bne.n	8000826 <__aeabi_dadd+0x1fa>
 8000824:	e1bf      	b.n	8000ba6 <__aeabi_dadd+0x57a>
 8000826:	4644      	mov	r4, r8
 8000828:	430c      	orrs	r4, r1
 800082a:	d000      	beq.n	800082e <__aeabi_dadd+0x202>
 800082c:	e1d0      	b.n	8000bd0 <__aeabi_dadd+0x5a4>
 800082e:	0742      	lsls	r2, r0, #29
 8000830:	08db      	lsrs	r3, r3, #3
 8000832:	4313      	orrs	r3, r2
 8000834:	08c0      	lsrs	r0, r0, #3
 8000836:	e029      	b.n	800088c <__aeabi_dadd+0x260>
 8000838:	003a      	movs	r2, r7
 800083a:	430a      	orrs	r2, r1
 800083c:	d100      	bne.n	8000840 <__aeabi_dadd+0x214>
 800083e:	e170      	b.n	8000b22 <__aeabi_dadd+0x4f6>
 8000840:	4662      	mov	r2, ip
 8000842:	4664      	mov	r4, ip
 8000844:	3a01      	subs	r2, #1
 8000846:	2c01      	cmp	r4, #1
 8000848:	d100      	bne.n	800084c <__aeabi_dadd+0x220>
 800084a:	e0e0      	b.n	8000a0e <__aeabi_dadd+0x3e2>
 800084c:	4c51      	ldr	r4, [pc, #324]	; (8000994 <__aeabi_dadd+0x368>)
 800084e:	45a4      	cmp	ip, r4
 8000850:	d100      	bne.n	8000854 <__aeabi_dadd+0x228>
 8000852:	e161      	b.n	8000b18 <__aeabi_dadd+0x4ec>
 8000854:	4694      	mov	ip, r2
 8000856:	e7b4      	b.n	80007c2 <__aeabi_dadd+0x196>
 8000858:	003a      	movs	r2, r7
 800085a:	391f      	subs	r1, #31
 800085c:	40ca      	lsrs	r2, r1
 800085e:	0011      	movs	r1, r2
 8000860:	2b20      	cmp	r3, #32
 8000862:	d003      	beq.n	800086c <__aeabi_dadd+0x240>
 8000864:	2240      	movs	r2, #64	; 0x40
 8000866:	1ad3      	subs	r3, r2, r3
 8000868:	409f      	lsls	r7, r3
 800086a:	433c      	orrs	r4, r7
 800086c:	1e63      	subs	r3, r4, #1
 800086e:	419c      	sbcs	r4, r3
 8000870:	2700      	movs	r7, #0
 8000872:	2600      	movs	r6, #0
 8000874:	430c      	orrs	r4, r1
 8000876:	0763      	lsls	r3, r4, #29
 8000878:	d000      	beq.n	800087c <__aeabi_dadd+0x250>
 800087a:	e753      	b.n	8000724 <__aeabi_dadd+0xf8>
 800087c:	46b4      	mov	ip, r6
 800087e:	08e4      	lsrs	r4, r4, #3
 8000880:	077b      	lsls	r3, r7, #29
 8000882:	4323      	orrs	r3, r4
 8000884:	08f8      	lsrs	r0, r7, #3
 8000886:	4a43      	ldr	r2, [pc, #268]	; (8000994 <__aeabi_dadd+0x368>)
 8000888:	4594      	cmp	ip, r2
 800088a:	d01d      	beq.n	80008c8 <__aeabi_dadd+0x29c>
 800088c:	4662      	mov	r2, ip
 800088e:	0307      	lsls	r7, r0, #12
 8000890:	0552      	lsls	r2, r2, #21
 8000892:	0b3f      	lsrs	r7, r7, #12
 8000894:	0d52      	lsrs	r2, r2, #21
 8000896:	e760      	b.n	800075a <__aeabi_dadd+0x12e>
 8000898:	4644      	mov	r4, r8
 800089a:	430c      	orrs	r4, r1
 800089c:	1e62      	subs	r2, r4, #1
 800089e:	4194      	sbcs	r4, r2
 80008a0:	18e4      	adds	r4, r4, r3
 80008a2:	429c      	cmp	r4, r3
 80008a4:	419b      	sbcs	r3, r3
 80008a6:	425f      	negs	r7, r3
 80008a8:	183f      	adds	r7, r7, r0
 80008aa:	023b      	lsls	r3, r7, #8
 80008ac:	d5e3      	bpl.n	8000876 <__aeabi_dadd+0x24a>
 80008ae:	4b39      	ldr	r3, [pc, #228]	; (8000994 <__aeabi_dadd+0x368>)
 80008b0:	3601      	adds	r6, #1
 80008b2:	429e      	cmp	r6, r3
 80008b4:	d000      	beq.n	80008b8 <__aeabi_dadd+0x28c>
 80008b6:	e0b5      	b.n	8000a24 <__aeabi_dadd+0x3f8>
 80008b8:	0032      	movs	r2, r6
 80008ba:	2700      	movs	r7, #0
 80008bc:	2300      	movs	r3, #0
 80008be:	e74c      	b.n	800075a <__aeabi_dadd+0x12e>
 80008c0:	0742      	lsls	r2, r0, #29
 80008c2:	08db      	lsrs	r3, r3, #3
 80008c4:	4313      	orrs	r3, r2
 80008c6:	08c0      	lsrs	r0, r0, #3
 80008c8:	001a      	movs	r2, r3
 80008ca:	4302      	orrs	r2, r0
 80008cc:	d100      	bne.n	80008d0 <__aeabi_dadd+0x2a4>
 80008ce:	e1e1      	b.n	8000c94 <__aeabi_dadd+0x668>
 80008d0:	2780      	movs	r7, #128	; 0x80
 80008d2:	033f      	lsls	r7, r7, #12
 80008d4:	4307      	orrs	r7, r0
 80008d6:	033f      	lsls	r7, r7, #12
 80008d8:	4a2e      	ldr	r2, [pc, #184]	; (8000994 <__aeabi_dadd+0x368>)
 80008da:	0b3f      	lsrs	r7, r7, #12
 80008dc:	e73d      	b.n	800075a <__aeabi_dadd+0x12e>
 80008de:	0020      	movs	r0, r4
 80008e0:	f001 fc26 	bl	8002130 <__clzsi2>
 80008e4:	0001      	movs	r1, r0
 80008e6:	3118      	adds	r1, #24
 80008e8:	291f      	cmp	r1, #31
 80008ea:	dc00      	bgt.n	80008ee <__aeabi_dadd+0x2c2>
 80008ec:	e6fc      	b.n	80006e8 <__aeabi_dadd+0xbc>
 80008ee:	3808      	subs	r0, #8
 80008f0:	4084      	lsls	r4, r0
 80008f2:	0027      	movs	r7, r4
 80008f4:	2400      	movs	r4, #0
 80008f6:	42b1      	cmp	r1, r6
 80008f8:	db00      	blt.n	80008fc <__aeabi_dadd+0x2d0>
 80008fa:	e6ff      	b.n	80006fc <__aeabi_dadd+0xd0>
 80008fc:	4a26      	ldr	r2, [pc, #152]	; (8000998 <__aeabi_dadd+0x36c>)
 80008fe:	1a76      	subs	r6, r6, r1
 8000900:	4017      	ands	r7, r2
 8000902:	e70d      	b.n	8000720 <__aeabi_dadd+0xf4>
 8000904:	2a00      	cmp	r2, #0
 8000906:	d02f      	beq.n	8000968 <__aeabi_dadd+0x33c>
 8000908:	464a      	mov	r2, r9
 800090a:	1b92      	subs	r2, r2, r6
 800090c:	4694      	mov	ip, r2
 800090e:	2e00      	cmp	r6, #0
 8000910:	d100      	bne.n	8000914 <__aeabi_dadd+0x2e8>
 8000912:	e0ad      	b.n	8000a70 <__aeabi_dadd+0x444>
 8000914:	4a1f      	ldr	r2, [pc, #124]	; (8000994 <__aeabi_dadd+0x368>)
 8000916:	4591      	cmp	r9, r2
 8000918:	d100      	bne.n	800091c <__aeabi_dadd+0x2f0>
 800091a:	e10f      	b.n	8000b3c <__aeabi_dadd+0x510>
 800091c:	2280      	movs	r2, #128	; 0x80
 800091e:	0412      	lsls	r2, r2, #16
 8000920:	4310      	orrs	r0, r2
 8000922:	4662      	mov	r2, ip
 8000924:	2a38      	cmp	r2, #56	; 0x38
 8000926:	dd00      	ble.n	800092a <__aeabi_dadd+0x2fe>
 8000928:	e10f      	b.n	8000b4a <__aeabi_dadd+0x51e>
 800092a:	2a1f      	cmp	r2, #31
 800092c:	dd00      	ble.n	8000930 <__aeabi_dadd+0x304>
 800092e:	e180      	b.n	8000c32 <__aeabi_dadd+0x606>
 8000930:	4664      	mov	r4, ip
 8000932:	2220      	movs	r2, #32
 8000934:	001e      	movs	r6, r3
 8000936:	1b12      	subs	r2, r2, r4
 8000938:	4667      	mov	r7, ip
 800093a:	0004      	movs	r4, r0
 800093c:	4093      	lsls	r3, r2
 800093e:	4094      	lsls	r4, r2
 8000940:	40fe      	lsrs	r6, r7
 8000942:	1e5a      	subs	r2, r3, #1
 8000944:	4193      	sbcs	r3, r2
 8000946:	40f8      	lsrs	r0, r7
 8000948:	4334      	orrs	r4, r6
 800094a:	431c      	orrs	r4, r3
 800094c:	4480      	add	r8, r0
 800094e:	1864      	adds	r4, r4, r1
 8000950:	428c      	cmp	r4, r1
 8000952:	41bf      	sbcs	r7, r7
 8000954:	427f      	negs	r7, r7
 8000956:	464e      	mov	r6, r9
 8000958:	4447      	add	r7, r8
 800095a:	e7a6      	b.n	80008aa <__aeabi_dadd+0x27e>
 800095c:	4642      	mov	r2, r8
 800095e:	430a      	orrs	r2, r1
 8000960:	0011      	movs	r1, r2
 8000962:	1e4a      	subs	r2, r1, #1
 8000964:	4191      	sbcs	r1, r2
 8000966:	e6ad      	b.n	80006c4 <__aeabi_dadd+0x98>
 8000968:	4c0c      	ldr	r4, [pc, #48]	; (800099c <__aeabi_dadd+0x370>)
 800096a:	1c72      	adds	r2, r6, #1
 800096c:	4222      	tst	r2, r4
 800096e:	d000      	beq.n	8000972 <__aeabi_dadd+0x346>
 8000970:	e0a1      	b.n	8000ab6 <__aeabi_dadd+0x48a>
 8000972:	0002      	movs	r2, r0
 8000974:	431a      	orrs	r2, r3
 8000976:	2e00      	cmp	r6, #0
 8000978:	d000      	beq.n	800097c <__aeabi_dadd+0x350>
 800097a:	e0fa      	b.n	8000b72 <__aeabi_dadd+0x546>
 800097c:	2a00      	cmp	r2, #0
 800097e:	d100      	bne.n	8000982 <__aeabi_dadd+0x356>
 8000980:	e145      	b.n	8000c0e <__aeabi_dadd+0x5e2>
 8000982:	003a      	movs	r2, r7
 8000984:	430a      	orrs	r2, r1
 8000986:	d000      	beq.n	800098a <__aeabi_dadd+0x35e>
 8000988:	e146      	b.n	8000c18 <__aeabi_dadd+0x5ec>
 800098a:	0742      	lsls	r2, r0, #29
 800098c:	08db      	lsrs	r3, r3, #3
 800098e:	4313      	orrs	r3, r2
 8000990:	08c0      	lsrs	r0, r0, #3
 8000992:	e77b      	b.n	800088c <__aeabi_dadd+0x260>
 8000994:	000007ff 	.word	0x000007ff
 8000998:	ff7fffff 	.word	0xff7fffff
 800099c:	000007fe 	.word	0x000007fe
 80009a0:	4647      	mov	r7, r8
 80009a2:	1a5c      	subs	r4, r3, r1
 80009a4:	1bc2      	subs	r2, r0, r7
 80009a6:	42a3      	cmp	r3, r4
 80009a8:	41bf      	sbcs	r7, r7
 80009aa:	427f      	negs	r7, r7
 80009ac:	46b9      	mov	r9, r7
 80009ae:	0017      	movs	r7, r2
 80009b0:	464a      	mov	r2, r9
 80009b2:	1abf      	subs	r7, r7, r2
 80009b4:	023a      	lsls	r2, r7, #8
 80009b6:	d500      	bpl.n	80009ba <__aeabi_dadd+0x38e>
 80009b8:	e08d      	b.n	8000ad6 <__aeabi_dadd+0x4aa>
 80009ba:	0023      	movs	r3, r4
 80009bc:	433b      	orrs	r3, r7
 80009be:	d000      	beq.n	80009c2 <__aeabi_dadd+0x396>
 80009c0:	e68a      	b.n	80006d8 <__aeabi_dadd+0xac>
 80009c2:	2000      	movs	r0, #0
 80009c4:	2500      	movs	r5, #0
 80009c6:	e761      	b.n	800088c <__aeabi_dadd+0x260>
 80009c8:	4cb4      	ldr	r4, [pc, #720]	; (8000c9c <__aeabi_dadd+0x670>)
 80009ca:	45a1      	cmp	r9, r4
 80009cc:	d100      	bne.n	80009d0 <__aeabi_dadd+0x3a4>
 80009ce:	e0ad      	b.n	8000b2c <__aeabi_dadd+0x500>
 80009d0:	2480      	movs	r4, #128	; 0x80
 80009d2:	0424      	lsls	r4, r4, #16
 80009d4:	4320      	orrs	r0, r4
 80009d6:	4664      	mov	r4, ip
 80009d8:	2c38      	cmp	r4, #56	; 0x38
 80009da:	dc3d      	bgt.n	8000a58 <__aeabi_dadd+0x42c>
 80009dc:	4662      	mov	r2, ip
 80009de:	2c1f      	cmp	r4, #31
 80009e0:	dd00      	ble.n	80009e4 <__aeabi_dadd+0x3b8>
 80009e2:	e0b7      	b.n	8000b54 <__aeabi_dadd+0x528>
 80009e4:	2520      	movs	r5, #32
 80009e6:	001e      	movs	r6, r3
 80009e8:	1b2d      	subs	r5, r5, r4
 80009ea:	0004      	movs	r4, r0
 80009ec:	40ab      	lsls	r3, r5
 80009ee:	40ac      	lsls	r4, r5
 80009f0:	40d6      	lsrs	r6, r2
 80009f2:	40d0      	lsrs	r0, r2
 80009f4:	4642      	mov	r2, r8
 80009f6:	1e5d      	subs	r5, r3, #1
 80009f8:	41ab      	sbcs	r3, r5
 80009fa:	4334      	orrs	r4, r6
 80009fc:	1a12      	subs	r2, r2, r0
 80009fe:	4690      	mov	r8, r2
 8000a00:	4323      	orrs	r3, r4
 8000a02:	e02c      	b.n	8000a5e <__aeabi_dadd+0x432>
 8000a04:	0742      	lsls	r2, r0, #29
 8000a06:	08db      	lsrs	r3, r3, #3
 8000a08:	4313      	orrs	r3, r2
 8000a0a:	08c0      	lsrs	r0, r0, #3
 8000a0c:	e73b      	b.n	8000886 <__aeabi_dadd+0x25a>
 8000a0e:	185c      	adds	r4, r3, r1
 8000a10:	429c      	cmp	r4, r3
 8000a12:	419b      	sbcs	r3, r3
 8000a14:	4440      	add	r0, r8
 8000a16:	425b      	negs	r3, r3
 8000a18:	18c7      	adds	r7, r0, r3
 8000a1a:	2601      	movs	r6, #1
 8000a1c:	023b      	lsls	r3, r7, #8
 8000a1e:	d400      	bmi.n	8000a22 <__aeabi_dadd+0x3f6>
 8000a20:	e729      	b.n	8000876 <__aeabi_dadd+0x24a>
 8000a22:	2602      	movs	r6, #2
 8000a24:	4a9e      	ldr	r2, [pc, #632]	; (8000ca0 <__aeabi_dadd+0x674>)
 8000a26:	0863      	lsrs	r3, r4, #1
 8000a28:	4017      	ands	r7, r2
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	4014      	ands	r4, r2
 8000a2e:	431c      	orrs	r4, r3
 8000a30:	07fb      	lsls	r3, r7, #31
 8000a32:	431c      	orrs	r4, r3
 8000a34:	087f      	lsrs	r7, r7, #1
 8000a36:	e673      	b.n	8000720 <__aeabi_dadd+0xf4>
 8000a38:	4644      	mov	r4, r8
 8000a3a:	3a20      	subs	r2, #32
 8000a3c:	40d4      	lsrs	r4, r2
 8000a3e:	4662      	mov	r2, ip
 8000a40:	2a20      	cmp	r2, #32
 8000a42:	d005      	beq.n	8000a50 <__aeabi_dadd+0x424>
 8000a44:	4667      	mov	r7, ip
 8000a46:	2240      	movs	r2, #64	; 0x40
 8000a48:	1bd2      	subs	r2, r2, r7
 8000a4a:	4647      	mov	r7, r8
 8000a4c:	4097      	lsls	r7, r2
 8000a4e:	4339      	orrs	r1, r7
 8000a50:	1e4a      	subs	r2, r1, #1
 8000a52:	4191      	sbcs	r1, r2
 8000a54:	4321      	orrs	r1, r4
 8000a56:	e635      	b.n	80006c4 <__aeabi_dadd+0x98>
 8000a58:	4303      	orrs	r3, r0
 8000a5a:	1e58      	subs	r0, r3, #1
 8000a5c:	4183      	sbcs	r3, r0
 8000a5e:	1acc      	subs	r4, r1, r3
 8000a60:	42a1      	cmp	r1, r4
 8000a62:	41bf      	sbcs	r7, r7
 8000a64:	4643      	mov	r3, r8
 8000a66:	427f      	negs	r7, r7
 8000a68:	4655      	mov	r5, sl
 8000a6a:	464e      	mov	r6, r9
 8000a6c:	1bdf      	subs	r7, r3, r7
 8000a6e:	e62e      	b.n	80006ce <__aeabi_dadd+0xa2>
 8000a70:	0002      	movs	r2, r0
 8000a72:	431a      	orrs	r2, r3
 8000a74:	d100      	bne.n	8000a78 <__aeabi_dadd+0x44c>
 8000a76:	e0bd      	b.n	8000bf4 <__aeabi_dadd+0x5c8>
 8000a78:	4662      	mov	r2, ip
 8000a7a:	4664      	mov	r4, ip
 8000a7c:	3a01      	subs	r2, #1
 8000a7e:	2c01      	cmp	r4, #1
 8000a80:	d100      	bne.n	8000a84 <__aeabi_dadd+0x458>
 8000a82:	e0e5      	b.n	8000c50 <__aeabi_dadd+0x624>
 8000a84:	4c85      	ldr	r4, [pc, #532]	; (8000c9c <__aeabi_dadd+0x670>)
 8000a86:	45a4      	cmp	ip, r4
 8000a88:	d058      	beq.n	8000b3c <__aeabi_dadd+0x510>
 8000a8a:	4694      	mov	ip, r2
 8000a8c:	e749      	b.n	8000922 <__aeabi_dadd+0x2f6>
 8000a8e:	4664      	mov	r4, ip
 8000a90:	2220      	movs	r2, #32
 8000a92:	1b12      	subs	r2, r2, r4
 8000a94:	4644      	mov	r4, r8
 8000a96:	4094      	lsls	r4, r2
 8000a98:	000f      	movs	r7, r1
 8000a9a:	46a1      	mov	r9, r4
 8000a9c:	4664      	mov	r4, ip
 8000a9e:	4091      	lsls	r1, r2
 8000aa0:	40e7      	lsrs	r7, r4
 8000aa2:	464c      	mov	r4, r9
 8000aa4:	1e4a      	subs	r2, r1, #1
 8000aa6:	4191      	sbcs	r1, r2
 8000aa8:	433c      	orrs	r4, r7
 8000aaa:	4642      	mov	r2, r8
 8000aac:	430c      	orrs	r4, r1
 8000aae:	4661      	mov	r1, ip
 8000ab0:	40ca      	lsrs	r2, r1
 8000ab2:	1880      	adds	r0, r0, r2
 8000ab4:	e6f4      	b.n	80008a0 <__aeabi_dadd+0x274>
 8000ab6:	4c79      	ldr	r4, [pc, #484]	; (8000c9c <__aeabi_dadd+0x670>)
 8000ab8:	42a2      	cmp	r2, r4
 8000aba:	d100      	bne.n	8000abe <__aeabi_dadd+0x492>
 8000abc:	e6fd      	b.n	80008ba <__aeabi_dadd+0x28e>
 8000abe:	1859      	adds	r1, r3, r1
 8000ac0:	4299      	cmp	r1, r3
 8000ac2:	419b      	sbcs	r3, r3
 8000ac4:	4440      	add	r0, r8
 8000ac6:	425f      	negs	r7, r3
 8000ac8:	19c7      	adds	r7, r0, r7
 8000aca:	07fc      	lsls	r4, r7, #31
 8000acc:	0849      	lsrs	r1, r1, #1
 8000ace:	0016      	movs	r6, r2
 8000ad0:	430c      	orrs	r4, r1
 8000ad2:	087f      	lsrs	r7, r7, #1
 8000ad4:	e6cf      	b.n	8000876 <__aeabi_dadd+0x24a>
 8000ad6:	1acc      	subs	r4, r1, r3
 8000ad8:	42a1      	cmp	r1, r4
 8000ada:	41bf      	sbcs	r7, r7
 8000adc:	4643      	mov	r3, r8
 8000ade:	427f      	negs	r7, r7
 8000ae0:	1a18      	subs	r0, r3, r0
 8000ae2:	4655      	mov	r5, sl
 8000ae4:	1bc7      	subs	r7, r0, r7
 8000ae6:	e5f7      	b.n	80006d8 <__aeabi_dadd+0xac>
 8000ae8:	08c9      	lsrs	r1, r1, #3
 8000aea:	077b      	lsls	r3, r7, #29
 8000aec:	4655      	mov	r5, sl
 8000aee:	430b      	orrs	r3, r1
 8000af0:	08f8      	lsrs	r0, r7, #3
 8000af2:	e6c8      	b.n	8000886 <__aeabi_dadd+0x25a>
 8000af4:	2c00      	cmp	r4, #0
 8000af6:	d000      	beq.n	8000afa <__aeabi_dadd+0x4ce>
 8000af8:	e081      	b.n	8000bfe <__aeabi_dadd+0x5d2>
 8000afa:	4643      	mov	r3, r8
 8000afc:	430b      	orrs	r3, r1
 8000afe:	d115      	bne.n	8000b2c <__aeabi_dadd+0x500>
 8000b00:	2080      	movs	r0, #128	; 0x80
 8000b02:	2500      	movs	r5, #0
 8000b04:	0300      	lsls	r0, r0, #12
 8000b06:	e6e3      	b.n	80008d0 <__aeabi_dadd+0x2a4>
 8000b08:	1a5c      	subs	r4, r3, r1
 8000b0a:	42a3      	cmp	r3, r4
 8000b0c:	419b      	sbcs	r3, r3
 8000b0e:	1bc7      	subs	r7, r0, r7
 8000b10:	425b      	negs	r3, r3
 8000b12:	2601      	movs	r6, #1
 8000b14:	1aff      	subs	r7, r7, r3
 8000b16:	e5da      	b.n	80006ce <__aeabi_dadd+0xa2>
 8000b18:	0742      	lsls	r2, r0, #29
 8000b1a:	08db      	lsrs	r3, r3, #3
 8000b1c:	4313      	orrs	r3, r2
 8000b1e:	08c0      	lsrs	r0, r0, #3
 8000b20:	e6d2      	b.n	80008c8 <__aeabi_dadd+0x29c>
 8000b22:	0742      	lsls	r2, r0, #29
 8000b24:	08db      	lsrs	r3, r3, #3
 8000b26:	4313      	orrs	r3, r2
 8000b28:	08c0      	lsrs	r0, r0, #3
 8000b2a:	e6ac      	b.n	8000886 <__aeabi_dadd+0x25a>
 8000b2c:	4643      	mov	r3, r8
 8000b2e:	4642      	mov	r2, r8
 8000b30:	08c9      	lsrs	r1, r1, #3
 8000b32:	075b      	lsls	r3, r3, #29
 8000b34:	4655      	mov	r5, sl
 8000b36:	430b      	orrs	r3, r1
 8000b38:	08d0      	lsrs	r0, r2, #3
 8000b3a:	e6c5      	b.n	80008c8 <__aeabi_dadd+0x29c>
 8000b3c:	4643      	mov	r3, r8
 8000b3e:	4642      	mov	r2, r8
 8000b40:	075b      	lsls	r3, r3, #29
 8000b42:	08c9      	lsrs	r1, r1, #3
 8000b44:	430b      	orrs	r3, r1
 8000b46:	08d0      	lsrs	r0, r2, #3
 8000b48:	e6be      	b.n	80008c8 <__aeabi_dadd+0x29c>
 8000b4a:	4303      	orrs	r3, r0
 8000b4c:	001c      	movs	r4, r3
 8000b4e:	1e63      	subs	r3, r4, #1
 8000b50:	419c      	sbcs	r4, r3
 8000b52:	e6fc      	b.n	800094e <__aeabi_dadd+0x322>
 8000b54:	0002      	movs	r2, r0
 8000b56:	3c20      	subs	r4, #32
 8000b58:	40e2      	lsrs	r2, r4
 8000b5a:	0014      	movs	r4, r2
 8000b5c:	4662      	mov	r2, ip
 8000b5e:	2a20      	cmp	r2, #32
 8000b60:	d003      	beq.n	8000b6a <__aeabi_dadd+0x53e>
 8000b62:	2540      	movs	r5, #64	; 0x40
 8000b64:	1aad      	subs	r5, r5, r2
 8000b66:	40a8      	lsls	r0, r5
 8000b68:	4303      	orrs	r3, r0
 8000b6a:	1e58      	subs	r0, r3, #1
 8000b6c:	4183      	sbcs	r3, r0
 8000b6e:	4323      	orrs	r3, r4
 8000b70:	e775      	b.n	8000a5e <__aeabi_dadd+0x432>
 8000b72:	2a00      	cmp	r2, #0
 8000b74:	d0e2      	beq.n	8000b3c <__aeabi_dadd+0x510>
 8000b76:	003a      	movs	r2, r7
 8000b78:	430a      	orrs	r2, r1
 8000b7a:	d0cd      	beq.n	8000b18 <__aeabi_dadd+0x4ec>
 8000b7c:	0742      	lsls	r2, r0, #29
 8000b7e:	08db      	lsrs	r3, r3, #3
 8000b80:	4313      	orrs	r3, r2
 8000b82:	2280      	movs	r2, #128	; 0x80
 8000b84:	08c0      	lsrs	r0, r0, #3
 8000b86:	0312      	lsls	r2, r2, #12
 8000b88:	4210      	tst	r0, r2
 8000b8a:	d006      	beq.n	8000b9a <__aeabi_dadd+0x56e>
 8000b8c:	08fc      	lsrs	r4, r7, #3
 8000b8e:	4214      	tst	r4, r2
 8000b90:	d103      	bne.n	8000b9a <__aeabi_dadd+0x56e>
 8000b92:	0020      	movs	r0, r4
 8000b94:	08cb      	lsrs	r3, r1, #3
 8000b96:	077a      	lsls	r2, r7, #29
 8000b98:	4313      	orrs	r3, r2
 8000b9a:	0f5a      	lsrs	r2, r3, #29
 8000b9c:	00db      	lsls	r3, r3, #3
 8000b9e:	0752      	lsls	r2, r2, #29
 8000ba0:	08db      	lsrs	r3, r3, #3
 8000ba2:	4313      	orrs	r3, r2
 8000ba4:	e690      	b.n	80008c8 <__aeabi_dadd+0x29c>
 8000ba6:	4643      	mov	r3, r8
 8000ba8:	430b      	orrs	r3, r1
 8000baa:	d100      	bne.n	8000bae <__aeabi_dadd+0x582>
 8000bac:	e709      	b.n	80009c2 <__aeabi_dadd+0x396>
 8000bae:	4643      	mov	r3, r8
 8000bb0:	4642      	mov	r2, r8
 8000bb2:	08c9      	lsrs	r1, r1, #3
 8000bb4:	075b      	lsls	r3, r3, #29
 8000bb6:	4655      	mov	r5, sl
 8000bb8:	430b      	orrs	r3, r1
 8000bba:	08d0      	lsrs	r0, r2, #3
 8000bbc:	e666      	b.n	800088c <__aeabi_dadd+0x260>
 8000bbe:	1acc      	subs	r4, r1, r3
 8000bc0:	42a1      	cmp	r1, r4
 8000bc2:	4189      	sbcs	r1, r1
 8000bc4:	1a3f      	subs	r7, r7, r0
 8000bc6:	4249      	negs	r1, r1
 8000bc8:	4655      	mov	r5, sl
 8000bca:	2601      	movs	r6, #1
 8000bcc:	1a7f      	subs	r7, r7, r1
 8000bce:	e57e      	b.n	80006ce <__aeabi_dadd+0xa2>
 8000bd0:	4642      	mov	r2, r8
 8000bd2:	1a5c      	subs	r4, r3, r1
 8000bd4:	1a87      	subs	r7, r0, r2
 8000bd6:	42a3      	cmp	r3, r4
 8000bd8:	4192      	sbcs	r2, r2
 8000bda:	4252      	negs	r2, r2
 8000bdc:	1abf      	subs	r7, r7, r2
 8000bde:	023a      	lsls	r2, r7, #8
 8000be0:	d53d      	bpl.n	8000c5e <__aeabi_dadd+0x632>
 8000be2:	1acc      	subs	r4, r1, r3
 8000be4:	42a1      	cmp	r1, r4
 8000be6:	4189      	sbcs	r1, r1
 8000be8:	4643      	mov	r3, r8
 8000bea:	4249      	negs	r1, r1
 8000bec:	1a1f      	subs	r7, r3, r0
 8000bee:	4655      	mov	r5, sl
 8000bf0:	1a7f      	subs	r7, r7, r1
 8000bf2:	e595      	b.n	8000720 <__aeabi_dadd+0xf4>
 8000bf4:	077b      	lsls	r3, r7, #29
 8000bf6:	08c9      	lsrs	r1, r1, #3
 8000bf8:	430b      	orrs	r3, r1
 8000bfa:	08f8      	lsrs	r0, r7, #3
 8000bfc:	e643      	b.n	8000886 <__aeabi_dadd+0x25a>
 8000bfe:	4644      	mov	r4, r8
 8000c00:	08db      	lsrs	r3, r3, #3
 8000c02:	430c      	orrs	r4, r1
 8000c04:	d130      	bne.n	8000c68 <__aeabi_dadd+0x63c>
 8000c06:	0742      	lsls	r2, r0, #29
 8000c08:	4313      	orrs	r3, r2
 8000c0a:	08c0      	lsrs	r0, r0, #3
 8000c0c:	e65c      	b.n	80008c8 <__aeabi_dadd+0x29c>
 8000c0e:	077b      	lsls	r3, r7, #29
 8000c10:	08c9      	lsrs	r1, r1, #3
 8000c12:	430b      	orrs	r3, r1
 8000c14:	08f8      	lsrs	r0, r7, #3
 8000c16:	e639      	b.n	800088c <__aeabi_dadd+0x260>
 8000c18:	185c      	adds	r4, r3, r1
 8000c1a:	429c      	cmp	r4, r3
 8000c1c:	419b      	sbcs	r3, r3
 8000c1e:	4440      	add	r0, r8
 8000c20:	425b      	negs	r3, r3
 8000c22:	18c7      	adds	r7, r0, r3
 8000c24:	023b      	lsls	r3, r7, #8
 8000c26:	d400      	bmi.n	8000c2a <__aeabi_dadd+0x5fe>
 8000c28:	e625      	b.n	8000876 <__aeabi_dadd+0x24a>
 8000c2a:	4b1d      	ldr	r3, [pc, #116]	; (8000ca0 <__aeabi_dadd+0x674>)
 8000c2c:	2601      	movs	r6, #1
 8000c2e:	401f      	ands	r7, r3
 8000c30:	e621      	b.n	8000876 <__aeabi_dadd+0x24a>
 8000c32:	0004      	movs	r4, r0
 8000c34:	3a20      	subs	r2, #32
 8000c36:	40d4      	lsrs	r4, r2
 8000c38:	4662      	mov	r2, ip
 8000c3a:	2a20      	cmp	r2, #32
 8000c3c:	d004      	beq.n	8000c48 <__aeabi_dadd+0x61c>
 8000c3e:	2240      	movs	r2, #64	; 0x40
 8000c40:	4666      	mov	r6, ip
 8000c42:	1b92      	subs	r2, r2, r6
 8000c44:	4090      	lsls	r0, r2
 8000c46:	4303      	orrs	r3, r0
 8000c48:	1e5a      	subs	r2, r3, #1
 8000c4a:	4193      	sbcs	r3, r2
 8000c4c:	431c      	orrs	r4, r3
 8000c4e:	e67e      	b.n	800094e <__aeabi_dadd+0x322>
 8000c50:	185c      	adds	r4, r3, r1
 8000c52:	428c      	cmp	r4, r1
 8000c54:	4189      	sbcs	r1, r1
 8000c56:	4440      	add	r0, r8
 8000c58:	4249      	negs	r1, r1
 8000c5a:	1847      	adds	r7, r0, r1
 8000c5c:	e6dd      	b.n	8000a1a <__aeabi_dadd+0x3ee>
 8000c5e:	0023      	movs	r3, r4
 8000c60:	433b      	orrs	r3, r7
 8000c62:	d100      	bne.n	8000c66 <__aeabi_dadd+0x63a>
 8000c64:	e6ad      	b.n	80009c2 <__aeabi_dadd+0x396>
 8000c66:	e606      	b.n	8000876 <__aeabi_dadd+0x24a>
 8000c68:	0744      	lsls	r4, r0, #29
 8000c6a:	4323      	orrs	r3, r4
 8000c6c:	2480      	movs	r4, #128	; 0x80
 8000c6e:	08c0      	lsrs	r0, r0, #3
 8000c70:	0324      	lsls	r4, r4, #12
 8000c72:	4220      	tst	r0, r4
 8000c74:	d008      	beq.n	8000c88 <__aeabi_dadd+0x65c>
 8000c76:	4642      	mov	r2, r8
 8000c78:	08d6      	lsrs	r6, r2, #3
 8000c7a:	4226      	tst	r6, r4
 8000c7c:	d104      	bne.n	8000c88 <__aeabi_dadd+0x65c>
 8000c7e:	4655      	mov	r5, sl
 8000c80:	0030      	movs	r0, r6
 8000c82:	08cb      	lsrs	r3, r1, #3
 8000c84:	0751      	lsls	r1, r2, #29
 8000c86:	430b      	orrs	r3, r1
 8000c88:	0f5a      	lsrs	r2, r3, #29
 8000c8a:	00db      	lsls	r3, r3, #3
 8000c8c:	08db      	lsrs	r3, r3, #3
 8000c8e:	0752      	lsls	r2, r2, #29
 8000c90:	4313      	orrs	r3, r2
 8000c92:	e619      	b.n	80008c8 <__aeabi_dadd+0x29c>
 8000c94:	2300      	movs	r3, #0
 8000c96:	4a01      	ldr	r2, [pc, #4]	; (8000c9c <__aeabi_dadd+0x670>)
 8000c98:	001f      	movs	r7, r3
 8000c9a:	e55e      	b.n	800075a <__aeabi_dadd+0x12e>
 8000c9c:	000007ff 	.word	0x000007ff
 8000ca0:	ff7fffff 	.word	0xff7fffff

08000ca4 <__aeabi_ddiv>:
 8000ca4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ca6:	4657      	mov	r7, sl
 8000ca8:	464e      	mov	r6, r9
 8000caa:	4645      	mov	r5, r8
 8000cac:	46de      	mov	lr, fp
 8000cae:	b5e0      	push	{r5, r6, r7, lr}
 8000cb0:	4681      	mov	r9, r0
 8000cb2:	0005      	movs	r5, r0
 8000cb4:	030c      	lsls	r4, r1, #12
 8000cb6:	0048      	lsls	r0, r1, #1
 8000cb8:	4692      	mov	sl, r2
 8000cba:	001f      	movs	r7, r3
 8000cbc:	b085      	sub	sp, #20
 8000cbe:	0b24      	lsrs	r4, r4, #12
 8000cc0:	0d40      	lsrs	r0, r0, #21
 8000cc2:	0fce      	lsrs	r6, r1, #31
 8000cc4:	2800      	cmp	r0, #0
 8000cc6:	d100      	bne.n	8000cca <__aeabi_ddiv+0x26>
 8000cc8:	e156      	b.n	8000f78 <__aeabi_ddiv+0x2d4>
 8000cca:	4bd4      	ldr	r3, [pc, #848]	; (800101c <__aeabi_ddiv+0x378>)
 8000ccc:	4298      	cmp	r0, r3
 8000cce:	d100      	bne.n	8000cd2 <__aeabi_ddiv+0x2e>
 8000cd0:	e172      	b.n	8000fb8 <__aeabi_ddiv+0x314>
 8000cd2:	0f6b      	lsrs	r3, r5, #29
 8000cd4:	00e4      	lsls	r4, r4, #3
 8000cd6:	431c      	orrs	r4, r3
 8000cd8:	2380      	movs	r3, #128	; 0x80
 8000cda:	041b      	lsls	r3, r3, #16
 8000cdc:	4323      	orrs	r3, r4
 8000cde:	4698      	mov	r8, r3
 8000ce0:	4bcf      	ldr	r3, [pc, #828]	; (8001020 <__aeabi_ddiv+0x37c>)
 8000ce2:	00ed      	lsls	r5, r5, #3
 8000ce4:	469b      	mov	fp, r3
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	4699      	mov	r9, r3
 8000cea:	4483      	add	fp, r0
 8000cec:	9300      	str	r3, [sp, #0]
 8000cee:	033c      	lsls	r4, r7, #12
 8000cf0:	007b      	lsls	r3, r7, #1
 8000cf2:	4650      	mov	r0, sl
 8000cf4:	0b24      	lsrs	r4, r4, #12
 8000cf6:	0d5b      	lsrs	r3, r3, #21
 8000cf8:	0fff      	lsrs	r7, r7, #31
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d100      	bne.n	8000d00 <__aeabi_ddiv+0x5c>
 8000cfe:	e11f      	b.n	8000f40 <__aeabi_ddiv+0x29c>
 8000d00:	4ac6      	ldr	r2, [pc, #792]	; (800101c <__aeabi_ddiv+0x378>)
 8000d02:	4293      	cmp	r3, r2
 8000d04:	d100      	bne.n	8000d08 <__aeabi_ddiv+0x64>
 8000d06:	e162      	b.n	8000fce <__aeabi_ddiv+0x32a>
 8000d08:	49c5      	ldr	r1, [pc, #788]	; (8001020 <__aeabi_ddiv+0x37c>)
 8000d0a:	0f42      	lsrs	r2, r0, #29
 8000d0c:	468c      	mov	ip, r1
 8000d0e:	00e4      	lsls	r4, r4, #3
 8000d10:	4659      	mov	r1, fp
 8000d12:	4314      	orrs	r4, r2
 8000d14:	2280      	movs	r2, #128	; 0x80
 8000d16:	4463      	add	r3, ip
 8000d18:	0412      	lsls	r2, r2, #16
 8000d1a:	1acb      	subs	r3, r1, r3
 8000d1c:	4314      	orrs	r4, r2
 8000d1e:	469b      	mov	fp, r3
 8000d20:	00c2      	lsls	r2, r0, #3
 8000d22:	2000      	movs	r0, #0
 8000d24:	0033      	movs	r3, r6
 8000d26:	407b      	eors	r3, r7
 8000d28:	469a      	mov	sl, r3
 8000d2a:	464b      	mov	r3, r9
 8000d2c:	2b0f      	cmp	r3, #15
 8000d2e:	d827      	bhi.n	8000d80 <__aeabi_ddiv+0xdc>
 8000d30:	49bc      	ldr	r1, [pc, #752]	; (8001024 <__aeabi_ddiv+0x380>)
 8000d32:	009b      	lsls	r3, r3, #2
 8000d34:	58cb      	ldr	r3, [r1, r3]
 8000d36:	469f      	mov	pc, r3
 8000d38:	46b2      	mov	sl, r6
 8000d3a:	9b00      	ldr	r3, [sp, #0]
 8000d3c:	2b02      	cmp	r3, #2
 8000d3e:	d016      	beq.n	8000d6e <__aeabi_ddiv+0xca>
 8000d40:	2b03      	cmp	r3, #3
 8000d42:	d100      	bne.n	8000d46 <__aeabi_ddiv+0xa2>
 8000d44:	e28e      	b.n	8001264 <__aeabi_ddiv+0x5c0>
 8000d46:	2b01      	cmp	r3, #1
 8000d48:	d000      	beq.n	8000d4c <__aeabi_ddiv+0xa8>
 8000d4a:	e0d9      	b.n	8000f00 <__aeabi_ddiv+0x25c>
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	2400      	movs	r4, #0
 8000d50:	2500      	movs	r5, #0
 8000d52:	4652      	mov	r2, sl
 8000d54:	051b      	lsls	r3, r3, #20
 8000d56:	4323      	orrs	r3, r4
 8000d58:	07d2      	lsls	r2, r2, #31
 8000d5a:	4313      	orrs	r3, r2
 8000d5c:	0028      	movs	r0, r5
 8000d5e:	0019      	movs	r1, r3
 8000d60:	b005      	add	sp, #20
 8000d62:	bcf0      	pop	{r4, r5, r6, r7}
 8000d64:	46bb      	mov	fp, r7
 8000d66:	46b2      	mov	sl, r6
 8000d68:	46a9      	mov	r9, r5
 8000d6a:	46a0      	mov	r8, r4
 8000d6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d6e:	2400      	movs	r4, #0
 8000d70:	2500      	movs	r5, #0
 8000d72:	4baa      	ldr	r3, [pc, #680]	; (800101c <__aeabi_ddiv+0x378>)
 8000d74:	e7ed      	b.n	8000d52 <__aeabi_ddiv+0xae>
 8000d76:	46ba      	mov	sl, r7
 8000d78:	46a0      	mov	r8, r4
 8000d7a:	0015      	movs	r5, r2
 8000d7c:	9000      	str	r0, [sp, #0]
 8000d7e:	e7dc      	b.n	8000d3a <__aeabi_ddiv+0x96>
 8000d80:	4544      	cmp	r4, r8
 8000d82:	d200      	bcs.n	8000d86 <__aeabi_ddiv+0xe2>
 8000d84:	e1c7      	b.n	8001116 <__aeabi_ddiv+0x472>
 8000d86:	d100      	bne.n	8000d8a <__aeabi_ddiv+0xe6>
 8000d88:	e1c2      	b.n	8001110 <__aeabi_ddiv+0x46c>
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	425b      	negs	r3, r3
 8000d8e:	469c      	mov	ip, r3
 8000d90:	002e      	movs	r6, r5
 8000d92:	4640      	mov	r0, r8
 8000d94:	2500      	movs	r5, #0
 8000d96:	44e3      	add	fp, ip
 8000d98:	0223      	lsls	r3, r4, #8
 8000d9a:	0e14      	lsrs	r4, r2, #24
 8000d9c:	431c      	orrs	r4, r3
 8000d9e:	0c1b      	lsrs	r3, r3, #16
 8000da0:	4699      	mov	r9, r3
 8000da2:	0423      	lsls	r3, r4, #16
 8000da4:	0c1f      	lsrs	r7, r3, #16
 8000da6:	0212      	lsls	r2, r2, #8
 8000da8:	4649      	mov	r1, r9
 8000daa:	9200      	str	r2, [sp, #0]
 8000dac:	9701      	str	r7, [sp, #4]
 8000dae:	f7ff fa2d 	bl	800020c <__aeabi_uidivmod>
 8000db2:	0002      	movs	r2, r0
 8000db4:	437a      	muls	r2, r7
 8000db6:	040b      	lsls	r3, r1, #16
 8000db8:	0c31      	lsrs	r1, r6, #16
 8000dba:	4680      	mov	r8, r0
 8000dbc:	4319      	orrs	r1, r3
 8000dbe:	428a      	cmp	r2, r1
 8000dc0:	d907      	bls.n	8000dd2 <__aeabi_ddiv+0x12e>
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	425b      	negs	r3, r3
 8000dc6:	469c      	mov	ip, r3
 8000dc8:	1909      	adds	r1, r1, r4
 8000dca:	44e0      	add	r8, ip
 8000dcc:	428c      	cmp	r4, r1
 8000dce:	d800      	bhi.n	8000dd2 <__aeabi_ddiv+0x12e>
 8000dd0:	e207      	b.n	80011e2 <__aeabi_ddiv+0x53e>
 8000dd2:	1a88      	subs	r0, r1, r2
 8000dd4:	4649      	mov	r1, r9
 8000dd6:	f7ff fa19 	bl	800020c <__aeabi_uidivmod>
 8000dda:	0409      	lsls	r1, r1, #16
 8000ddc:	468c      	mov	ip, r1
 8000dde:	0431      	lsls	r1, r6, #16
 8000de0:	4666      	mov	r6, ip
 8000de2:	9a01      	ldr	r2, [sp, #4]
 8000de4:	0c09      	lsrs	r1, r1, #16
 8000de6:	4342      	muls	r2, r0
 8000de8:	0003      	movs	r3, r0
 8000dea:	4331      	orrs	r1, r6
 8000dec:	428a      	cmp	r2, r1
 8000dee:	d904      	bls.n	8000dfa <__aeabi_ddiv+0x156>
 8000df0:	1909      	adds	r1, r1, r4
 8000df2:	3b01      	subs	r3, #1
 8000df4:	428c      	cmp	r4, r1
 8000df6:	d800      	bhi.n	8000dfa <__aeabi_ddiv+0x156>
 8000df8:	e1ed      	b.n	80011d6 <__aeabi_ddiv+0x532>
 8000dfa:	1a88      	subs	r0, r1, r2
 8000dfc:	4642      	mov	r2, r8
 8000dfe:	0412      	lsls	r2, r2, #16
 8000e00:	431a      	orrs	r2, r3
 8000e02:	4690      	mov	r8, r2
 8000e04:	4641      	mov	r1, r8
 8000e06:	9b00      	ldr	r3, [sp, #0]
 8000e08:	040e      	lsls	r6, r1, #16
 8000e0a:	0c1b      	lsrs	r3, r3, #16
 8000e0c:	001f      	movs	r7, r3
 8000e0e:	9302      	str	r3, [sp, #8]
 8000e10:	9b00      	ldr	r3, [sp, #0]
 8000e12:	0c36      	lsrs	r6, r6, #16
 8000e14:	041b      	lsls	r3, r3, #16
 8000e16:	0c19      	lsrs	r1, r3, #16
 8000e18:	000b      	movs	r3, r1
 8000e1a:	4373      	muls	r3, r6
 8000e1c:	0c12      	lsrs	r2, r2, #16
 8000e1e:	437e      	muls	r6, r7
 8000e20:	9103      	str	r1, [sp, #12]
 8000e22:	4351      	muls	r1, r2
 8000e24:	437a      	muls	r2, r7
 8000e26:	0c1f      	lsrs	r7, r3, #16
 8000e28:	46bc      	mov	ip, r7
 8000e2a:	1876      	adds	r6, r6, r1
 8000e2c:	4466      	add	r6, ip
 8000e2e:	42b1      	cmp	r1, r6
 8000e30:	d903      	bls.n	8000e3a <__aeabi_ddiv+0x196>
 8000e32:	2180      	movs	r1, #128	; 0x80
 8000e34:	0249      	lsls	r1, r1, #9
 8000e36:	468c      	mov	ip, r1
 8000e38:	4462      	add	r2, ip
 8000e3a:	0c31      	lsrs	r1, r6, #16
 8000e3c:	188a      	adds	r2, r1, r2
 8000e3e:	0431      	lsls	r1, r6, #16
 8000e40:	041e      	lsls	r6, r3, #16
 8000e42:	0c36      	lsrs	r6, r6, #16
 8000e44:	198e      	adds	r6, r1, r6
 8000e46:	4290      	cmp	r0, r2
 8000e48:	d302      	bcc.n	8000e50 <__aeabi_ddiv+0x1ac>
 8000e4a:	d112      	bne.n	8000e72 <__aeabi_ddiv+0x1ce>
 8000e4c:	42b5      	cmp	r5, r6
 8000e4e:	d210      	bcs.n	8000e72 <__aeabi_ddiv+0x1ce>
 8000e50:	4643      	mov	r3, r8
 8000e52:	1e59      	subs	r1, r3, #1
 8000e54:	9b00      	ldr	r3, [sp, #0]
 8000e56:	469c      	mov	ip, r3
 8000e58:	4465      	add	r5, ip
 8000e5a:	001f      	movs	r7, r3
 8000e5c:	429d      	cmp	r5, r3
 8000e5e:	419b      	sbcs	r3, r3
 8000e60:	425b      	negs	r3, r3
 8000e62:	191b      	adds	r3, r3, r4
 8000e64:	18c0      	adds	r0, r0, r3
 8000e66:	4284      	cmp	r4, r0
 8000e68:	d200      	bcs.n	8000e6c <__aeabi_ddiv+0x1c8>
 8000e6a:	e1a0      	b.n	80011ae <__aeabi_ddiv+0x50a>
 8000e6c:	d100      	bne.n	8000e70 <__aeabi_ddiv+0x1cc>
 8000e6e:	e19b      	b.n	80011a8 <__aeabi_ddiv+0x504>
 8000e70:	4688      	mov	r8, r1
 8000e72:	1bae      	subs	r6, r5, r6
 8000e74:	42b5      	cmp	r5, r6
 8000e76:	41ad      	sbcs	r5, r5
 8000e78:	1a80      	subs	r0, r0, r2
 8000e7a:	426d      	negs	r5, r5
 8000e7c:	1b40      	subs	r0, r0, r5
 8000e7e:	4284      	cmp	r4, r0
 8000e80:	d100      	bne.n	8000e84 <__aeabi_ddiv+0x1e0>
 8000e82:	e1d5      	b.n	8001230 <__aeabi_ddiv+0x58c>
 8000e84:	4649      	mov	r1, r9
 8000e86:	f7ff f9c1 	bl	800020c <__aeabi_uidivmod>
 8000e8a:	9a01      	ldr	r2, [sp, #4]
 8000e8c:	040b      	lsls	r3, r1, #16
 8000e8e:	4342      	muls	r2, r0
 8000e90:	0c31      	lsrs	r1, r6, #16
 8000e92:	0005      	movs	r5, r0
 8000e94:	4319      	orrs	r1, r3
 8000e96:	428a      	cmp	r2, r1
 8000e98:	d900      	bls.n	8000e9c <__aeabi_ddiv+0x1f8>
 8000e9a:	e16c      	b.n	8001176 <__aeabi_ddiv+0x4d2>
 8000e9c:	1a88      	subs	r0, r1, r2
 8000e9e:	4649      	mov	r1, r9
 8000ea0:	f7ff f9b4 	bl	800020c <__aeabi_uidivmod>
 8000ea4:	9a01      	ldr	r2, [sp, #4]
 8000ea6:	0436      	lsls	r6, r6, #16
 8000ea8:	4342      	muls	r2, r0
 8000eaa:	0409      	lsls	r1, r1, #16
 8000eac:	0c36      	lsrs	r6, r6, #16
 8000eae:	0003      	movs	r3, r0
 8000eb0:	430e      	orrs	r6, r1
 8000eb2:	42b2      	cmp	r2, r6
 8000eb4:	d900      	bls.n	8000eb8 <__aeabi_ddiv+0x214>
 8000eb6:	e153      	b.n	8001160 <__aeabi_ddiv+0x4bc>
 8000eb8:	9803      	ldr	r0, [sp, #12]
 8000eba:	1ab6      	subs	r6, r6, r2
 8000ebc:	0002      	movs	r2, r0
 8000ebe:	042d      	lsls	r5, r5, #16
 8000ec0:	431d      	orrs	r5, r3
 8000ec2:	9f02      	ldr	r7, [sp, #8]
 8000ec4:	042b      	lsls	r3, r5, #16
 8000ec6:	0c1b      	lsrs	r3, r3, #16
 8000ec8:	435a      	muls	r2, r3
 8000eca:	437b      	muls	r3, r7
 8000ecc:	469c      	mov	ip, r3
 8000ece:	0c29      	lsrs	r1, r5, #16
 8000ed0:	4348      	muls	r0, r1
 8000ed2:	0c13      	lsrs	r3, r2, #16
 8000ed4:	4484      	add	ip, r0
 8000ed6:	4463      	add	r3, ip
 8000ed8:	4379      	muls	r1, r7
 8000eda:	4298      	cmp	r0, r3
 8000edc:	d903      	bls.n	8000ee6 <__aeabi_ddiv+0x242>
 8000ede:	2080      	movs	r0, #128	; 0x80
 8000ee0:	0240      	lsls	r0, r0, #9
 8000ee2:	4684      	mov	ip, r0
 8000ee4:	4461      	add	r1, ip
 8000ee6:	0c18      	lsrs	r0, r3, #16
 8000ee8:	0412      	lsls	r2, r2, #16
 8000eea:	041b      	lsls	r3, r3, #16
 8000eec:	0c12      	lsrs	r2, r2, #16
 8000eee:	1841      	adds	r1, r0, r1
 8000ef0:	189b      	adds	r3, r3, r2
 8000ef2:	428e      	cmp	r6, r1
 8000ef4:	d200      	bcs.n	8000ef8 <__aeabi_ddiv+0x254>
 8000ef6:	e0ff      	b.n	80010f8 <__aeabi_ddiv+0x454>
 8000ef8:	d100      	bne.n	8000efc <__aeabi_ddiv+0x258>
 8000efa:	e0fa      	b.n	80010f2 <__aeabi_ddiv+0x44e>
 8000efc:	2301      	movs	r3, #1
 8000efe:	431d      	orrs	r5, r3
 8000f00:	4a49      	ldr	r2, [pc, #292]	; (8001028 <__aeabi_ddiv+0x384>)
 8000f02:	445a      	add	r2, fp
 8000f04:	2a00      	cmp	r2, #0
 8000f06:	dc00      	bgt.n	8000f0a <__aeabi_ddiv+0x266>
 8000f08:	e0aa      	b.n	8001060 <__aeabi_ddiv+0x3bc>
 8000f0a:	076b      	lsls	r3, r5, #29
 8000f0c:	d000      	beq.n	8000f10 <__aeabi_ddiv+0x26c>
 8000f0e:	e13d      	b.n	800118c <__aeabi_ddiv+0x4e8>
 8000f10:	08ed      	lsrs	r5, r5, #3
 8000f12:	4643      	mov	r3, r8
 8000f14:	01db      	lsls	r3, r3, #7
 8000f16:	d506      	bpl.n	8000f26 <__aeabi_ddiv+0x282>
 8000f18:	4642      	mov	r2, r8
 8000f1a:	4b44      	ldr	r3, [pc, #272]	; (800102c <__aeabi_ddiv+0x388>)
 8000f1c:	401a      	ands	r2, r3
 8000f1e:	4690      	mov	r8, r2
 8000f20:	2280      	movs	r2, #128	; 0x80
 8000f22:	00d2      	lsls	r2, r2, #3
 8000f24:	445a      	add	r2, fp
 8000f26:	4b42      	ldr	r3, [pc, #264]	; (8001030 <__aeabi_ddiv+0x38c>)
 8000f28:	429a      	cmp	r2, r3
 8000f2a:	dd00      	ble.n	8000f2e <__aeabi_ddiv+0x28a>
 8000f2c:	e71f      	b.n	8000d6e <__aeabi_ddiv+0xca>
 8000f2e:	4643      	mov	r3, r8
 8000f30:	075b      	lsls	r3, r3, #29
 8000f32:	431d      	orrs	r5, r3
 8000f34:	4643      	mov	r3, r8
 8000f36:	0552      	lsls	r2, r2, #21
 8000f38:	025c      	lsls	r4, r3, #9
 8000f3a:	0b24      	lsrs	r4, r4, #12
 8000f3c:	0d53      	lsrs	r3, r2, #21
 8000f3e:	e708      	b.n	8000d52 <__aeabi_ddiv+0xae>
 8000f40:	4652      	mov	r2, sl
 8000f42:	4322      	orrs	r2, r4
 8000f44:	d100      	bne.n	8000f48 <__aeabi_ddiv+0x2a4>
 8000f46:	e07b      	b.n	8001040 <__aeabi_ddiv+0x39c>
 8000f48:	2c00      	cmp	r4, #0
 8000f4a:	d100      	bne.n	8000f4e <__aeabi_ddiv+0x2aa>
 8000f4c:	e0fa      	b.n	8001144 <__aeabi_ddiv+0x4a0>
 8000f4e:	0020      	movs	r0, r4
 8000f50:	f001 f8ee 	bl	8002130 <__clzsi2>
 8000f54:	0002      	movs	r2, r0
 8000f56:	3a0b      	subs	r2, #11
 8000f58:	231d      	movs	r3, #29
 8000f5a:	0001      	movs	r1, r0
 8000f5c:	1a9b      	subs	r3, r3, r2
 8000f5e:	4652      	mov	r2, sl
 8000f60:	3908      	subs	r1, #8
 8000f62:	40da      	lsrs	r2, r3
 8000f64:	408c      	lsls	r4, r1
 8000f66:	4314      	orrs	r4, r2
 8000f68:	4652      	mov	r2, sl
 8000f6a:	408a      	lsls	r2, r1
 8000f6c:	4b31      	ldr	r3, [pc, #196]	; (8001034 <__aeabi_ddiv+0x390>)
 8000f6e:	4458      	add	r0, fp
 8000f70:	469b      	mov	fp, r3
 8000f72:	4483      	add	fp, r0
 8000f74:	2000      	movs	r0, #0
 8000f76:	e6d5      	b.n	8000d24 <__aeabi_ddiv+0x80>
 8000f78:	464b      	mov	r3, r9
 8000f7a:	4323      	orrs	r3, r4
 8000f7c:	4698      	mov	r8, r3
 8000f7e:	d044      	beq.n	800100a <__aeabi_ddiv+0x366>
 8000f80:	2c00      	cmp	r4, #0
 8000f82:	d100      	bne.n	8000f86 <__aeabi_ddiv+0x2e2>
 8000f84:	e0ce      	b.n	8001124 <__aeabi_ddiv+0x480>
 8000f86:	0020      	movs	r0, r4
 8000f88:	f001 f8d2 	bl	8002130 <__clzsi2>
 8000f8c:	0001      	movs	r1, r0
 8000f8e:	0002      	movs	r2, r0
 8000f90:	390b      	subs	r1, #11
 8000f92:	231d      	movs	r3, #29
 8000f94:	1a5b      	subs	r3, r3, r1
 8000f96:	4649      	mov	r1, r9
 8000f98:	0010      	movs	r0, r2
 8000f9a:	40d9      	lsrs	r1, r3
 8000f9c:	3808      	subs	r0, #8
 8000f9e:	4084      	lsls	r4, r0
 8000fa0:	000b      	movs	r3, r1
 8000fa2:	464d      	mov	r5, r9
 8000fa4:	4323      	orrs	r3, r4
 8000fa6:	4698      	mov	r8, r3
 8000fa8:	4085      	lsls	r5, r0
 8000faa:	4823      	ldr	r0, [pc, #140]	; (8001038 <__aeabi_ddiv+0x394>)
 8000fac:	1a83      	subs	r3, r0, r2
 8000fae:	469b      	mov	fp, r3
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	4699      	mov	r9, r3
 8000fb4:	9300      	str	r3, [sp, #0]
 8000fb6:	e69a      	b.n	8000cee <__aeabi_ddiv+0x4a>
 8000fb8:	464b      	mov	r3, r9
 8000fba:	4323      	orrs	r3, r4
 8000fbc:	4698      	mov	r8, r3
 8000fbe:	d11d      	bne.n	8000ffc <__aeabi_ddiv+0x358>
 8000fc0:	2308      	movs	r3, #8
 8000fc2:	4699      	mov	r9, r3
 8000fc4:	3b06      	subs	r3, #6
 8000fc6:	2500      	movs	r5, #0
 8000fc8:	4683      	mov	fp, r0
 8000fca:	9300      	str	r3, [sp, #0]
 8000fcc:	e68f      	b.n	8000cee <__aeabi_ddiv+0x4a>
 8000fce:	4652      	mov	r2, sl
 8000fd0:	4322      	orrs	r2, r4
 8000fd2:	d109      	bne.n	8000fe8 <__aeabi_ddiv+0x344>
 8000fd4:	2302      	movs	r3, #2
 8000fd6:	4649      	mov	r1, r9
 8000fd8:	4319      	orrs	r1, r3
 8000fda:	4b18      	ldr	r3, [pc, #96]	; (800103c <__aeabi_ddiv+0x398>)
 8000fdc:	4689      	mov	r9, r1
 8000fde:	469c      	mov	ip, r3
 8000fe0:	2400      	movs	r4, #0
 8000fe2:	2002      	movs	r0, #2
 8000fe4:	44e3      	add	fp, ip
 8000fe6:	e69d      	b.n	8000d24 <__aeabi_ddiv+0x80>
 8000fe8:	2303      	movs	r3, #3
 8000fea:	464a      	mov	r2, r9
 8000fec:	431a      	orrs	r2, r3
 8000fee:	4b13      	ldr	r3, [pc, #76]	; (800103c <__aeabi_ddiv+0x398>)
 8000ff0:	4691      	mov	r9, r2
 8000ff2:	469c      	mov	ip, r3
 8000ff4:	4652      	mov	r2, sl
 8000ff6:	2003      	movs	r0, #3
 8000ff8:	44e3      	add	fp, ip
 8000ffa:	e693      	b.n	8000d24 <__aeabi_ddiv+0x80>
 8000ffc:	230c      	movs	r3, #12
 8000ffe:	4699      	mov	r9, r3
 8001000:	3b09      	subs	r3, #9
 8001002:	46a0      	mov	r8, r4
 8001004:	4683      	mov	fp, r0
 8001006:	9300      	str	r3, [sp, #0]
 8001008:	e671      	b.n	8000cee <__aeabi_ddiv+0x4a>
 800100a:	2304      	movs	r3, #4
 800100c:	4699      	mov	r9, r3
 800100e:	2300      	movs	r3, #0
 8001010:	469b      	mov	fp, r3
 8001012:	3301      	adds	r3, #1
 8001014:	2500      	movs	r5, #0
 8001016:	9300      	str	r3, [sp, #0]
 8001018:	e669      	b.n	8000cee <__aeabi_ddiv+0x4a>
 800101a:	46c0      	nop			; (mov r8, r8)
 800101c:	000007ff 	.word	0x000007ff
 8001020:	fffffc01 	.word	0xfffffc01
 8001024:	080065b8 	.word	0x080065b8
 8001028:	000003ff 	.word	0x000003ff
 800102c:	feffffff 	.word	0xfeffffff
 8001030:	000007fe 	.word	0x000007fe
 8001034:	000003f3 	.word	0x000003f3
 8001038:	fffffc0d 	.word	0xfffffc0d
 800103c:	fffff801 	.word	0xfffff801
 8001040:	4649      	mov	r1, r9
 8001042:	2301      	movs	r3, #1
 8001044:	4319      	orrs	r1, r3
 8001046:	4689      	mov	r9, r1
 8001048:	2400      	movs	r4, #0
 800104a:	2001      	movs	r0, #1
 800104c:	e66a      	b.n	8000d24 <__aeabi_ddiv+0x80>
 800104e:	2300      	movs	r3, #0
 8001050:	2480      	movs	r4, #128	; 0x80
 8001052:	469a      	mov	sl, r3
 8001054:	2500      	movs	r5, #0
 8001056:	4b8a      	ldr	r3, [pc, #552]	; (8001280 <__aeabi_ddiv+0x5dc>)
 8001058:	0324      	lsls	r4, r4, #12
 800105a:	e67a      	b.n	8000d52 <__aeabi_ddiv+0xae>
 800105c:	2501      	movs	r5, #1
 800105e:	426d      	negs	r5, r5
 8001060:	2301      	movs	r3, #1
 8001062:	1a9b      	subs	r3, r3, r2
 8001064:	2b38      	cmp	r3, #56	; 0x38
 8001066:	dd00      	ble.n	800106a <__aeabi_ddiv+0x3c6>
 8001068:	e670      	b.n	8000d4c <__aeabi_ddiv+0xa8>
 800106a:	2b1f      	cmp	r3, #31
 800106c:	dc00      	bgt.n	8001070 <__aeabi_ddiv+0x3cc>
 800106e:	e0bf      	b.n	80011f0 <__aeabi_ddiv+0x54c>
 8001070:	211f      	movs	r1, #31
 8001072:	4249      	negs	r1, r1
 8001074:	1a8a      	subs	r2, r1, r2
 8001076:	4641      	mov	r1, r8
 8001078:	40d1      	lsrs	r1, r2
 800107a:	000a      	movs	r2, r1
 800107c:	2b20      	cmp	r3, #32
 800107e:	d004      	beq.n	800108a <__aeabi_ddiv+0x3e6>
 8001080:	4641      	mov	r1, r8
 8001082:	4b80      	ldr	r3, [pc, #512]	; (8001284 <__aeabi_ddiv+0x5e0>)
 8001084:	445b      	add	r3, fp
 8001086:	4099      	lsls	r1, r3
 8001088:	430d      	orrs	r5, r1
 800108a:	1e6b      	subs	r3, r5, #1
 800108c:	419d      	sbcs	r5, r3
 800108e:	2307      	movs	r3, #7
 8001090:	432a      	orrs	r2, r5
 8001092:	001d      	movs	r5, r3
 8001094:	2400      	movs	r4, #0
 8001096:	4015      	ands	r5, r2
 8001098:	4213      	tst	r3, r2
 800109a:	d100      	bne.n	800109e <__aeabi_ddiv+0x3fa>
 800109c:	e0d4      	b.n	8001248 <__aeabi_ddiv+0x5a4>
 800109e:	210f      	movs	r1, #15
 80010a0:	2300      	movs	r3, #0
 80010a2:	4011      	ands	r1, r2
 80010a4:	2904      	cmp	r1, #4
 80010a6:	d100      	bne.n	80010aa <__aeabi_ddiv+0x406>
 80010a8:	e0cb      	b.n	8001242 <__aeabi_ddiv+0x59e>
 80010aa:	1d11      	adds	r1, r2, #4
 80010ac:	4291      	cmp	r1, r2
 80010ae:	4192      	sbcs	r2, r2
 80010b0:	4252      	negs	r2, r2
 80010b2:	189b      	adds	r3, r3, r2
 80010b4:	000a      	movs	r2, r1
 80010b6:	0219      	lsls	r1, r3, #8
 80010b8:	d400      	bmi.n	80010bc <__aeabi_ddiv+0x418>
 80010ba:	e0c2      	b.n	8001242 <__aeabi_ddiv+0x59e>
 80010bc:	2301      	movs	r3, #1
 80010be:	2400      	movs	r4, #0
 80010c0:	2500      	movs	r5, #0
 80010c2:	e646      	b.n	8000d52 <__aeabi_ddiv+0xae>
 80010c4:	2380      	movs	r3, #128	; 0x80
 80010c6:	4641      	mov	r1, r8
 80010c8:	031b      	lsls	r3, r3, #12
 80010ca:	4219      	tst	r1, r3
 80010cc:	d008      	beq.n	80010e0 <__aeabi_ddiv+0x43c>
 80010ce:	421c      	tst	r4, r3
 80010d0:	d106      	bne.n	80010e0 <__aeabi_ddiv+0x43c>
 80010d2:	431c      	orrs	r4, r3
 80010d4:	0324      	lsls	r4, r4, #12
 80010d6:	46ba      	mov	sl, r7
 80010d8:	0015      	movs	r5, r2
 80010da:	4b69      	ldr	r3, [pc, #420]	; (8001280 <__aeabi_ddiv+0x5dc>)
 80010dc:	0b24      	lsrs	r4, r4, #12
 80010de:	e638      	b.n	8000d52 <__aeabi_ddiv+0xae>
 80010e0:	2480      	movs	r4, #128	; 0x80
 80010e2:	4643      	mov	r3, r8
 80010e4:	0324      	lsls	r4, r4, #12
 80010e6:	431c      	orrs	r4, r3
 80010e8:	0324      	lsls	r4, r4, #12
 80010ea:	46b2      	mov	sl, r6
 80010ec:	4b64      	ldr	r3, [pc, #400]	; (8001280 <__aeabi_ddiv+0x5dc>)
 80010ee:	0b24      	lsrs	r4, r4, #12
 80010f0:	e62f      	b.n	8000d52 <__aeabi_ddiv+0xae>
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d100      	bne.n	80010f8 <__aeabi_ddiv+0x454>
 80010f6:	e703      	b.n	8000f00 <__aeabi_ddiv+0x25c>
 80010f8:	19a6      	adds	r6, r4, r6
 80010fa:	1e68      	subs	r0, r5, #1
 80010fc:	42a6      	cmp	r6, r4
 80010fe:	d200      	bcs.n	8001102 <__aeabi_ddiv+0x45e>
 8001100:	e08d      	b.n	800121e <__aeabi_ddiv+0x57a>
 8001102:	428e      	cmp	r6, r1
 8001104:	d200      	bcs.n	8001108 <__aeabi_ddiv+0x464>
 8001106:	e0a3      	b.n	8001250 <__aeabi_ddiv+0x5ac>
 8001108:	d100      	bne.n	800110c <__aeabi_ddiv+0x468>
 800110a:	e0b3      	b.n	8001274 <__aeabi_ddiv+0x5d0>
 800110c:	0005      	movs	r5, r0
 800110e:	e6f5      	b.n	8000efc <__aeabi_ddiv+0x258>
 8001110:	42aa      	cmp	r2, r5
 8001112:	d900      	bls.n	8001116 <__aeabi_ddiv+0x472>
 8001114:	e639      	b.n	8000d8a <__aeabi_ddiv+0xe6>
 8001116:	4643      	mov	r3, r8
 8001118:	07de      	lsls	r6, r3, #31
 800111a:	0858      	lsrs	r0, r3, #1
 800111c:	086b      	lsrs	r3, r5, #1
 800111e:	431e      	orrs	r6, r3
 8001120:	07ed      	lsls	r5, r5, #31
 8001122:	e639      	b.n	8000d98 <__aeabi_ddiv+0xf4>
 8001124:	4648      	mov	r0, r9
 8001126:	f001 f803 	bl	8002130 <__clzsi2>
 800112a:	0001      	movs	r1, r0
 800112c:	0002      	movs	r2, r0
 800112e:	3115      	adds	r1, #21
 8001130:	3220      	adds	r2, #32
 8001132:	291c      	cmp	r1, #28
 8001134:	dc00      	bgt.n	8001138 <__aeabi_ddiv+0x494>
 8001136:	e72c      	b.n	8000f92 <__aeabi_ddiv+0x2ee>
 8001138:	464b      	mov	r3, r9
 800113a:	3808      	subs	r0, #8
 800113c:	4083      	lsls	r3, r0
 800113e:	2500      	movs	r5, #0
 8001140:	4698      	mov	r8, r3
 8001142:	e732      	b.n	8000faa <__aeabi_ddiv+0x306>
 8001144:	f000 fff4 	bl	8002130 <__clzsi2>
 8001148:	0003      	movs	r3, r0
 800114a:	001a      	movs	r2, r3
 800114c:	3215      	adds	r2, #21
 800114e:	3020      	adds	r0, #32
 8001150:	2a1c      	cmp	r2, #28
 8001152:	dc00      	bgt.n	8001156 <__aeabi_ddiv+0x4b2>
 8001154:	e700      	b.n	8000f58 <__aeabi_ddiv+0x2b4>
 8001156:	4654      	mov	r4, sl
 8001158:	3b08      	subs	r3, #8
 800115a:	2200      	movs	r2, #0
 800115c:	409c      	lsls	r4, r3
 800115e:	e705      	b.n	8000f6c <__aeabi_ddiv+0x2c8>
 8001160:	1936      	adds	r6, r6, r4
 8001162:	3b01      	subs	r3, #1
 8001164:	42b4      	cmp	r4, r6
 8001166:	d900      	bls.n	800116a <__aeabi_ddiv+0x4c6>
 8001168:	e6a6      	b.n	8000eb8 <__aeabi_ddiv+0x214>
 800116a:	42b2      	cmp	r2, r6
 800116c:	d800      	bhi.n	8001170 <__aeabi_ddiv+0x4cc>
 800116e:	e6a3      	b.n	8000eb8 <__aeabi_ddiv+0x214>
 8001170:	1e83      	subs	r3, r0, #2
 8001172:	1936      	adds	r6, r6, r4
 8001174:	e6a0      	b.n	8000eb8 <__aeabi_ddiv+0x214>
 8001176:	1909      	adds	r1, r1, r4
 8001178:	3d01      	subs	r5, #1
 800117a:	428c      	cmp	r4, r1
 800117c:	d900      	bls.n	8001180 <__aeabi_ddiv+0x4dc>
 800117e:	e68d      	b.n	8000e9c <__aeabi_ddiv+0x1f8>
 8001180:	428a      	cmp	r2, r1
 8001182:	d800      	bhi.n	8001186 <__aeabi_ddiv+0x4e2>
 8001184:	e68a      	b.n	8000e9c <__aeabi_ddiv+0x1f8>
 8001186:	1e85      	subs	r5, r0, #2
 8001188:	1909      	adds	r1, r1, r4
 800118a:	e687      	b.n	8000e9c <__aeabi_ddiv+0x1f8>
 800118c:	230f      	movs	r3, #15
 800118e:	402b      	ands	r3, r5
 8001190:	2b04      	cmp	r3, #4
 8001192:	d100      	bne.n	8001196 <__aeabi_ddiv+0x4f2>
 8001194:	e6bc      	b.n	8000f10 <__aeabi_ddiv+0x26c>
 8001196:	2305      	movs	r3, #5
 8001198:	425b      	negs	r3, r3
 800119a:	42ab      	cmp	r3, r5
 800119c:	419b      	sbcs	r3, r3
 800119e:	3504      	adds	r5, #4
 80011a0:	425b      	negs	r3, r3
 80011a2:	08ed      	lsrs	r5, r5, #3
 80011a4:	4498      	add	r8, r3
 80011a6:	e6b4      	b.n	8000f12 <__aeabi_ddiv+0x26e>
 80011a8:	42af      	cmp	r7, r5
 80011aa:	d900      	bls.n	80011ae <__aeabi_ddiv+0x50a>
 80011ac:	e660      	b.n	8000e70 <__aeabi_ddiv+0x1cc>
 80011ae:	4282      	cmp	r2, r0
 80011b0:	d804      	bhi.n	80011bc <__aeabi_ddiv+0x518>
 80011b2:	d000      	beq.n	80011b6 <__aeabi_ddiv+0x512>
 80011b4:	e65c      	b.n	8000e70 <__aeabi_ddiv+0x1cc>
 80011b6:	42ae      	cmp	r6, r5
 80011b8:	d800      	bhi.n	80011bc <__aeabi_ddiv+0x518>
 80011ba:	e659      	b.n	8000e70 <__aeabi_ddiv+0x1cc>
 80011bc:	2302      	movs	r3, #2
 80011be:	425b      	negs	r3, r3
 80011c0:	469c      	mov	ip, r3
 80011c2:	9b00      	ldr	r3, [sp, #0]
 80011c4:	44e0      	add	r8, ip
 80011c6:	469c      	mov	ip, r3
 80011c8:	4465      	add	r5, ip
 80011ca:	429d      	cmp	r5, r3
 80011cc:	419b      	sbcs	r3, r3
 80011ce:	425b      	negs	r3, r3
 80011d0:	191b      	adds	r3, r3, r4
 80011d2:	18c0      	adds	r0, r0, r3
 80011d4:	e64d      	b.n	8000e72 <__aeabi_ddiv+0x1ce>
 80011d6:	428a      	cmp	r2, r1
 80011d8:	d800      	bhi.n	80011dc <__aeabi_ddiv+0x538>
 80011da:	e60e      	b.n	8000dfa <__aeabi_ddiv+0x156>
 80011dc:	1e83      	subs	r3, r0, #2
 80011de:	1909      	adds	r1, r1, r4
 80011e0:	e60b      	b.n	8000dfa <__aeabi_ddiv+0x156>
 80011e2:	428a      	cmp	r2, r1
 80011e4:	d800      	bhi.n	80011e8 <__aeabi_ddiv+0x544>
 80011e6:	e5f4      	b.n	8000dd2 <__aeabi_ddiv+0x12e>
 80011e8:	1e83      	subs	r3, r0, #2
 80011ea:	4698      	mov	r8, r3
 80011ec:	1909      	adds	r1, r1, r4
 80011ee:	e5f0      	b.n	8000dd2 <__aeabi_ddiv+0x12e>
 80011f0:	4925      	ldr	r1, [pc, #148]	; (8001288 <__aeabi_ddiv+0x5e4>)
 80011f2:	0028      	movs	r0, r5
 80011f4:	4459      	add	r1, fp
 80011f6:	408d      	lsls	r5, r1
 80011f8:	4642      	mov	r2, r8
 80011fa:	408a      	lsls	r2, r1
 80011fc:	1e69      	subs	r1, r5, #1
 80011fe:	418d      	sbcs	r5, r1
 8001200:	4641      	mov	r1, r8
 8001202:	40d8      	lsrs	r0, r3
 8001204:	40d9      	lsrs	r1, r3
 8001206:	4302      	orrs	r2, r0
 8001208:	432a      	orrs	r2, r5
 800120a:	000b      	movs	r3, r1
 800120c:	0751      	lsls	r1, r2, #29
 800120e:	d100      	bne.n	8001212 <__aeabi_ddiv+0x56e>
 8001210:	e751      	b.n	80010b6 <__aeabi_ddiv+0x412>
 8001212:	210f      	movs	r1, #15
 8001214:	4011      	ands	r1, r2
 8001216:	2904      	cmp	r1, #4
 8001218:	d000      	beq.n	800121c <__aeabi_ddiv+0x578>
 800121a:	e746      	b.n	80010aa <__aeabi_ddiv+0x406>
 800121c:	e74b      	b.n	80010b6 <__aeabi_ddiv+0x412>
 800121e:	0005      	movs	r5, r0
 8001220:	428e      	cmp	r6, r1
 8001222:	d000      	beq.n	8001226 <__aeabi_ddiv+0x582>
 8001224:	e66a      	b.n	8000efc <__aeabi_ddiv+0x258>
 8001226:	9a00      	ldr	r2, [sp, #0]
 8001228:	4293      	cmp	r3, r2
 800122a:	d000      	beq.n	800122e <__aeabi_ddiv+0x58a>
 800122c:	e666      	b.n	8000efc <__aeabi_ddiv+0x258>
 800122e:	e667      	b.n	8000f00 <__aeabi_ddiv+0x25c>
 8001230:	4a16      	ldr	r2, [pc, #88]	; (800128c <__aeabi_ddiv+0x5e8>)
 8001232:	445a      	add	r2, fp
 8001234:	2a00      	cmp	r2, #0
 8001236:	dc00      	bgt.n	800123a <__aeabi_ddiv+0x596>
 8001238:	e710      	b.n	800105c <__aeabi_ddiv+0x3b8>
 800123a:	2301      	movs	r3, #1
 800123c:	2500      	movs	r5, #0
 800123e:	4498      	add	r8, r3
 8001240:	e667      	b.n	8000f12 <__aeabi_ddiv+0x26e>
 8001242:	075d      	lsls	r5, r3, #29
 8001244:	025b      	lsls	r3, r3, #9
 8001246:	0b1c      	lsrs	r4, r3, #12
 8001248:	08d2      	lsrs	r2, r2, #3
 800124a:	2300      	movs	r3, #0
 800124c:	4315      	orrs	r5, r2
 800124e:	e580      	b.n	8000d52 <__aeabi_ddiv+0xae>
 8001250:	9800      	ldr	r0, [sp, #0]
 8001252:	3d02      	subs	r5, #2
 8001254:	0042      	lsls	r2, r0, #1
 8001256:	4282      	cmp	r2, r0
 8001258:	41bf      	sbcs	r7, r7
 800125a:	427f      	negs	r7, r7
 800125c:	193c      	adds	r4, r7, r4
 800125e:	1936      	adds	r6, r6, r4
 8001260:	9200      	str	r2, [sp, #0]
 8001262:	e7dd      	b.n	8001220 <__aeabi_ddiv+0x57c>
 8001264:	2480      	movs	r4, #128	; 0x80
 8001266:	4643      	mov	r3, r8
 8001268:	0324      	lsls	r4, r4, #12
 800126a:	431c      	orrs	r4, r3
 800126c:	0324      	lsls	r4, r4, #12
 800126e:	4b04      	ldr	r3, [pc, #16]	; (8001280 <__aeabi_ddiv+0x5dc>)
 8001270:	0b24      	lsrs	r4, r4, #12
 8001272:	e56e      	b.n	8000d52 <__aeabi_ddiv+0xae>
 8001274:	9a00      	ldr	r2, [sp, #0]
 8001276:	429a      	cmp	r2, r3
 8001278:	d3ea      	bcc.n	8001250 <__aeabi_ddiv+0x5ac>
 800127a:	0005      	movs	r5, r0
 800127c:	e7d3      	b.n	8001226 <__aeabi_ddiv+0x582>
 800127e:	46c0      	nop			; (mov r8, r8)
 8001280:	000007ff 	.word	0x000007ff
 8001284:	0000043e 	.word	0x0000043e
 8001288:	0000041e 	.word	0x0000041e
 800128c:	000003ff 	.word	0x000003ff

08001290 <__aeabi_dmul>:
 8001290:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001292:	4657      	mov	r7, sl
 8001294:	464e      	mov	r6, r9
 8001296:	4645      	mov	r5, r8
 8001298:	46de      	mov	lr, fp
 800129a:	b5e0      	push	{r5, r6, r7, lr}
 800129c:	4698      	mov	r8, r3
 800129e:	030c      	lsls	r4, r1, #12
 80012a0:	004b      	lsls	r3, r1, #1
 80012a2:	0006      	movs	r6, r0
 80012a4:	4692      	mov	sl, r2
 80012a6:	b087      	sub	sp, #28
 80012a8:	0b24      	lsrs	r4, r4, #12
 80012aa:	0d5b      	lsrs	r3, r3, #21
 80012ac:	0fcf      	lsrs	r7, r1, #31
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d100      	bne.n	80012b4 <__aeabi_dmul+0x24>
 80012b2:	e15c      	b.n	800156e <__aeabi_dmul+0x2de>
 80012b4:	4ad9      	ldr	r2, [pc, #868]	; (800161c <__aeabi_dmul+0x38c>)
 80012b6:	4293      	cmp	r3, r2
 80012b8:	d100      	bne.n	80012bc <__aeabi_dmul+0x2c>
 80012ba:	e175      	b.n	80015a8 <__aeabi_dmul+0x318>
 80012bc:	0f42      	lsrs	r2, r0, #29
 80012be:	00e4      	lsls	r4, r4, #3
 80012c0:	4314      	orrs	r4, r2
 80012c2:	2280      	movs	r2, #128	; 0x80
 80012c4:	0412      	lsls	r2, r2, #16
 80012c6:	4314      	orrs	r4, r2
 80012c8:	4ad5      	ldr	r2, [pc, #852]	; (8001620 <__aeabi_dmul+0x390>)
 80012ca:	00c5      	lsls	r5, r0, #3
 80012cc:	4694      	mov	ip, r2
 80012ce:	4463      	add	r3, ip
 80012d0:	9300      	str	r3, [sp, #0]
 80012d2:	2300      	movs	r3, #0
 80012d4:	4699      	mov	r9, r3
 80012d6:	469b      	mov	fp, r3
 80012d8:	4643      	mov	r3, r8
 80012da:	4642      	mov	r2, r8
 80012dc:	031e      	lsls	r6, r3, #12
 80012de:	0fd2      	lsrs	r2, r2, #31
 80012e0:	005b      	lsls	r3, r3, #1
 80012e2:	4650      	mov	r0, sl
 80012e4:	4690      	mov	r8, r2
 80012e6:	0b36      	lsrs	r6, r6, #12
 80012e8:	0d5b      	lsrs	r3, r3, #21
 80012ea:	d100      	bne.n	80012ee <__aeabi_dmul+0x5e>
 80012ec:	e120      	b.n	8001530 <__aeabi_dmul+0x2a0>
 80012ee:	4acb      	ldr	r2, [pc, #812]	; (800161c <__aeabi_dmul+0x38c>)
 80012f0:	4293      	cmp	r3, r2
 80012f2:	d100      	bne.n	80012f6 <__aeabi_dmul+0x66>
 80012f4:	e162      	b.n	80015bc <__aeabi_dmul+0x32c>
 80012f6:	49ca      	ldr	r1, [pc, #808]	; (8001620 <__aeabi_dmul+0x390>)
 80012f8:	0f42      	lsrs	r2, r0, #29
 80012fa:	468c      	mov	ip, r1
 80012fc:	9900      	ldr	r1, [sp, #0]
 80012fe:	4463      	add	r3, ip
 8001300:	00f6      	lsls	r6, r6, #3
 8001302:	468c      	mov	ip, r1
 8001304:	4316      	orrs	r6, r2
 8001306:	2280      	movs	r2, #128	; 0x80
 8001308:	449c      	add	ip, r3
 800130a:	0412      	lsls	r2, r2, #16
 800130c:	4663      	mov	r3, ip
 800130e:	4316      	orrs	r6, r2
 8001310:	00c2      	lsls	r2, r0, #3
 8001312:	2000      	movs	r0, #0
 8001314:	9300      	str	r3, [sp, #0]
 8001316:	9900      	ldr	r1, [sp, #0]
 8001318:	4643      	mov	r3, r8
 800131a:	3101      	adds	r1, #1
 800131c:	468c      	mov	ip, r1
 800131e:	4649      	mov	r1, r9
 8001320:	407b      	eors	r3, r7
 8001322:	9301      	str	r3, [sp, #4]
 8001324:	290f      	cmp	r1, #15
 8001326:	d826      	bhi.n	8001376 <__aeabi_dmul+0xe6>
 8001328:	4bbe      	ldr	r3, [pc, #760]	; (8001624 <__aeabi_dmul+0x394>)
 800132a:	0089      	lsls	r1, r1, #2
 800132c:	5859      	ldr	r1, [r3, r1]
 800132e:	468f      	mov	pc, r1
 8001330:	4643      	mov	r3, r8
 8001332:	9301      	str	r3, [sp, #4]
 8001334:	0034      	movs	r4, r6
 8001336:	0015      	movs	r5, r2
 8001338:	4683      	mov	fp, r0
 800133a:	465b      	mov	r3, fp
 800133c:	2b02      	cmp	r3, #2
 800133e:	d016      	beq.n	800136e <__aeabi_dmul+0xde>
 8001340:	2b03      	cmp	r3, #3
 8001342:	d100      	bne.n	8001346 <__aeabi_dmul+0xb6>
 8001344:	e203      	b.n	800174e <__aeabi_dmul+0x4be>
 8001346:	2b01      	cmp	r3, #1
 8001348:	d000      	beq.n	800134c <__aeabi_dmul+0xbc>
 800134a:	e0cd      	b.n	80014e8 <__aeabi_dmul+0x258>
 800134c:	2200      	movs	r2, #0
 800134e:	2400      	movs	r4, #0
 8001350:	2500      	movs	r5, #0
 8001352:	9b01      	ldr	r3, [sp, #4]
 8001354:	0512      	lsls	r2, r2, #20
 8001356:	4322      	orrs	r2, r4
 8001358:	07db      	lsls	r3, r3, #31
 800135a:	431a      	orrs	r2, r3
 800135c:	0028      	movs	r0, r5
 800135e:	0011      	movs	r1, r2
 8001360:	b007      	add	sp, #28
 8001362:	bcf0      	pop	{r4, r5, r6, r7}
 8001364:	46bb      	mov	fp, r7
 8001366:	46b2      	mov	sl, r6
 8001368:	46a9      	mov	r9, r5
 800136a:	46a0      	mov	r8, r4
 800136c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800136e:	2400      	movs	r4, #0
 8001370:	2500      	movs	r5, #0
 8001372:	4aaa      	ldr	r2, [pc, #680]	; (800161c <__aeabi_dmul+0x38c>)
 8001374:	e7ed      	b.n	8001352 <__aeabi_dmul+0xc2>
 8001376:	0c28      	lsrs	r0, r5, #16
 8001378:	042d      	lsls	r5, r5, #16
 800137a:	0c2d      	lsrs	r5, r5, #16
 800137c:	002b      	movs	r3, r5
 800137e:	0c11      	lsrs	r1, r2, #16
 8001380:	0412      	lsls	r2, r2, #16
 8001382:	0c12      	lsrs	r2, r2, #16
 8001384:	4353      	muls	r3, r2
 8001386:	4698      	mov	r8, r3
 8001388:	0013      	movs	r3, r2
 800138a:	002f      	movs	r7, r5
 800138c:	4343      	muls	r3, r0
 800138e:	4699      	mov	r9, r3
 8001390:	434f      	muls	r7, r1
 8001392:	444f      	add	r7, r9
 8001394:	46bb      	mov	fp, r7
 8001396:	4647      	mov	r7, r8
 8001398:	000b      	movs	r3, r1
 800139a:	0c3f      	lsrs	r7, r7, #16
 800139c:	46ba      	mov	sl, r7
 800139e:	4343      	muls	r3, r0
 80013a0:	44da      	add	sl, fp
 80013a2:	9302      	str	r3, [sp, #8]
 80013a4:	45d1      	cmp	r9, sl
 80013a6:	d904      	bls.n	80013b2 <__aeabi_dmul+0x122>
 80013a8:	2780      	movs	r7, #128	; 0x80
 80013aa:	027f      	lsls	r7, r7, #9
 80013ac:	46b9      	mov	r9, r7
 80013ae:	444b      	add	r3, r9
 80013b0:	9302      	str	r3, [sp, #8]
 80013b2:	4653      	mov	r3, sl
 80013b4:	0c1b      	lsrs	r3, r3, #16
 80013b6:	469b      	mov	fp, r3
 80013b8:	4653      	mov	r3, sl
 80013ba:	041f      	lsls	r7, r3, #16
 80013bc:	4643      	mov	r3, r8
 80013be:	041b      	lsls	r3, r3, #16
 80013c0:	0c1b      	lsrs	r3, r3, #16
 80013c2:	4698      	mov	r8, r3
 80013c4:	003b      	movs	r3, r7
 80013c6:	4443      	add	r3, r8
 80013c8:	9304      	str	r3, [sp, #16]
 80013ca:	0c33      	lsrs	r3, r6, #16
 80013cc:	0436      	lsls	r6, r6, #16
 80013ce:	0c36      	lsrs	r6, r6, #16
 80013d0:	4698      	mov	r8, r3
 80013d2:	0033      	movs	r3, r6
 80013d4:	4343      	muls	r3, r0
 80013d6:	4699      	mov	r9, r3
 80013d8:	4643      	mov	r3, r8
 80013da:	4343      	muls	r3, r0
 80013dc:	002f      	movs	r7, r5
 80013de:	469a      	mov	sl, r3
 80013e0:	4643      	mov	r3, r8
 80013e2:	4377      	muls	r7, r6
 80013e4:	435d      	muls	r5, r3
 80013e6:	0c38      	lsrs	r0, r7, #16
 80013e8:	444d      	add	r5, r9
 80013ea:	1945      	adds	r5, r0, r5
 80013ec:	45a9      	cmp	r9, r5
 80013ee:	d903      	bls.n	80013f8 <__aeabi_dmul+0x168>
 80013f0:	2380      	movs	r3, #128	; 0x80
 80013f2:	025b      	lsls	r3, r3, #9
 80013f4:	4699      	mov	r9, r3
 80013f6:	44ca      	add	sl, r9
 80013f8:	043f      	lsls	r7, r7, #16
 80013fa:	0c28      	lsrs	r0, r5, #16
 80013fc:	0c3f      	lsrs	r7, r7, #16
 80013fe:	042d      	lsls	r5, r5, #16
 8001400:	19ed      	adds	r5, r5, r7
 8001402:	0c27      	lsrs	r7, r4, #16
 8001404:	0424      	lsls	r4, r4, #16
 8001406:	0c24      	lsrs	r4, r4, #16
 8001408:	0003      	movs	r3, r0
 800140a:	0020      	movs	r0, r4
 800140c:	4350      	muls	r0, r2
 800140e:	437a      	muls	r2, r7
 8001410:	4691      	mov	r9, r2
 8001412:	003a      	movs	r2, r7
 8001414:	4453      	add	r3, sl
 8001416:	9305      	str	r3, [sp, #20]
 8001418:	0c03      	lsrs	r3, r0, #16
 800141a:	469a      	mov	sl, r3
 800141c:	434a      	muls	r2, r1
 800141e:	4361      	muls	r1, r4
 8001420:	4449      	add	r1, r9
 8001422:	4451      	add	r1, sl
 8001424:	44ab      	add	fp, r5
 8001426:	4589      	cmp	r9, r1
 8001428:	d903      	bls.n	8001432 <__aeabi_dmul+0x1a2>
 800142a:	2380      	movs	r3, #128	; 0x80
 800142c:	025b      	lsls	r3, r3, #9
 800142e:	4699      	mov	r9, r3
 8001430:	444a      	add	r2, r9
 8001432:	0400      	lsls	r0, r0, #16
 8001434:	0c0b      	lsrs	r3, r1, #16
 8001436:	0c00      	lsrs	r0, r0, #16
 8001438:	0409      	lsls	r1, r1, #16
 800143a:	1809      	adds	r1, r1, r0
 800143c:	0020      	movs	r0, r4
 800143e:	4699      	mov	r9, r3
 8001440:	4643      	mov	r3, r8
 8001442:	4370      	muls	r0, r6
 8001444:	435c      	muls	r4, r3
 8001446:	437e      	muls	r6, r7
 8001448:	435f      	muls	r7, r3
 800144a:	0c03      	lsrs	r3, r0, #16
 800144c:	4698      	mov	r8, r3
 800144e:	19a4      	adds	r4, r4, r6
 8001450:	4444      	add	r4, r8
 8001452:	444a      	add	r2, r9
 8001454:	9703      	str	r7, [sp, #12]
 8001456:	42a6      	cmp	r6, r4
 8001458:	d904      	bls.n	8001464 <__aeabi_dmul+0x1d4>
 800145a:	2380      	movs	r3, #128	; 0x80
 800145c:	025b      	lsls	r3, r3, #9
 800145e:	4698      	mov	r8, r3
 8001460:	4447      	add	r7, r8
 8001462:	9703      	str	r7, [sp, #12]
 8001464:	0423      	lsls	r3, r4, #16
 8001466:	9e02      	ldr	r6, [sp, #8]
 8001468:	469a      	mov	sl, r3
 800146a:	9b05      	ldr	r3, [sp, #20]
 800146c:	445e      	add	r6, fp
 800146e:	4698      	mov	r8, r3
 8001470:	42ae      	cmp	r6, r5
 8001472:	41ad      	sbcs	r5, r5
 8001474:	1876      	adds	r6, r6, r1
 8001476:	428e      	cmp	r6, r1
 8001478:	4189      	sbcs	r1, r1
 800147a:	0400      	lsls	r0, r0, #16
 800147c:	0c00      	lsrs	r0, r0, #16
 800147e:	4450      	add	r0, sl
 8001480:	4440      	add	r0, r8
 8001482:	426d      	negs	r5, r5
 8001484:	1947      	adds	r7, r0, r5
 8001486:	46b8      	mov	r8, r7
 8001488:	4693      	mov	fp, r2
 800148a:	4249      	negs	r1, r1
 800148c:	4689      	mov	r9, r1
 800148e:	44c3      	add	fp, r8
 8001490:	44d9      	add	r9, fp
 8001492:	4298      	cmp	r0, r3
 8001494:	4180      	sbcs	r0, r0
 8001496:	45a8      	cmp	r8, r5
 8001498:	41ad      	sbcs	r5, r5
 800149a:	4593      	cmp	fp, r2
 800149c:	4192      	sbcs	r2, r2
 800149e:	4589      	cmp	r9, r1
 80014a0:	4189      	sbcs	r1, r1
 80014a2:	426d      	negs	r5, r5
 80014a4:	4240      	negs	r0, r0
 80014a6:	4328      	orrs	r0, r5
 80014a8:	0c24      	lsrs	r4, r4, #16
 80014aa:	4252      	negs	r2, r2
 80014ac:	4249      	negs	r1, r1
 80014ae:	430a      	orrs	r2, r1
 80014b0:	9b03      	ldr	r3, [sp, #12]
 80014b2:	1900      	adds	r0, r0, r4
 80014b4:	1880      	adds	r0, r0, r2
 80014b6:	18c7      	adds	r7, r0, r3
 80014b8:	464b      	mov	r3, r9
 80014ba:	0ddc      	lsrs	r4, r3, #23
 80014bc:	9b04      	ldr	r3, [sp, #16]
 80014be:	0275      	lsls	r5, r6, #9
 80014c0:	431d      	orrs	r5, r3
 80014c2:	1e6a      	subs	r2, r5, #1
 80014c4:	4195      	sbcs	r5, r2
 80014c6:	464b      	mov	r3, r9
 80014c8:	0df6      	lsrs	r6, r6, #23
 80014ca:	027f      	lsls	r7, r7, #9
 80014cc:	4335      	orrs	r5, r6
 80014ce:	025a      	lsls	r2, r3, #9
 80014d0:	433c      	orrs	r4, r7
 80014d2:	4315      	orrs	r5, r2
 80014d4:	01fb      	lsls	r3, r7, #7
 80014d6:	d400      	bmi.n	80014da <__aeabi_dmul+0x24a>
 80014d8:	e11c      	b.n	8001714 <__aeabi_dmul+0x484>
 80014da:	2101      	movs	r1, #1
 80014dc:	086a      	lsrs	r2, r5, #1
 80014de:	400d      	ands	r5, r1
 80014e0:	4315      	orrs	r5, r2
 80014e2:	07e2      	lsls	r2, r4, #31
 80014e4:	4315      	orrs	r5, r2
 80014e6:	0864      	lsrs	r4, r4, #1
 80014e8:	494f      	ldr	r1, [pc, #316]	; (8001628 <__aeabi_dmul+0x398>)
 80014ea:	4461      	add	r1, ip
 80014ec:	2900      	cmp	r1, #0
 80014ee:	dc00      	bgt.n	80014f2 <__aeabi_dmul+0x262>
 80014f0:	e0b0      	b.n	8001654 <__aeabi_dmul+0x3c4>
 80014f2:	076b      	lsls	r3, r5, #29
 80014f4:	d009      	beq.n	800150a <__aeabi_dmul+0x27a>
 80014f6:	220f      	movs	r2, #15
 80014f8:	402a      	ands	r2, r5
 80014fa:	2a04      	cmp	r2, #4
 80014fc:	d005      	beq.n	800150a <__aeabi_dmul+0x27a>
 80014fe:	1d2a      	adds	r2, r5, #4
 8001500:	42aa      	cmp	r2, r5
 8001502:	41ad      	sbcs	r5, r5
 8001504:	426d      	negs	r5, r5
 8001506:	1964      	adds	r4, r4, r5
 8001508:	0015      	movs	r5, r2
 800150a:	01e3      	lsls	r3, r4, #7
 800150c:	d504      	bpl.n	8001518 <__aeabi_dmul+0x288>
 800150e:	2180      	movs	r1, #128	; 0x80
 8001510:	4a46      	ldr	r2, [pc, #280]	; (800162c <__aeabi_dmul+0x39c>)
 8001512:	00c9      	lsls	r1, r1, #3
 8001514:	4014      	ands	r4, r2
 8001516:	4461      	add	r1, ip
 8001518:	4a45      	ldr	r2, [pc, #276]	; (8001630 <__aeabi_dmul+0x3a0>)
 800151a:	4291      	cmp	r1, r2
 800151c:	dd00      	ble.n	8001520 <__aeabi_dmul+0x290>
 800151e:	e726      	b.n	800136e <__aeabi_dmul+0xde>
 8001520:	0762      	lsls	r2, r4, #29
 8001522:	08ed      	lsrs	r5, r5, #3
 8001524:	0264      	lsls	r4, r4, #9
 8001526:	0549      	lsls	r1, r1, #21
 8001528:	4315      	orrs	r5, r2
 800152a:	0b24      	lsrs	r4, r4, #12
 800152c:	0d4a      	lsrs	r2, r1, #21
 800152e:	e710      	b.n	8001352 <__aeabi_dmul+0xc2>
 8001530:	4652      	mov	r2, sl
 8001532:	4332      	orrs	r2, r6
 8001534:	d100      	bne.n	8001538 <__aeabi_dmul+0x2a8>
 8001536:	e07f      	b.n	8001638 <__aeabi_dmul+0x3a8>
 8001538:	2e00      	cmp	r6, #0
 800153a:	d100      	bne.n	800153e <__aeabi_dmul+0x2ae>
 800153c:	e0dc      	b.n	80016f8 <__aeabi_dmul+0x468>
 800153e:	0030      	movs	r0, r6
 8001540:	f000 fdf6 	bl	8002130 <__clzsi2>
 8001544:	0002      	movs	r2, r0
 8001546:	3a0b      	subs	r2, #11
 8001548:	231d      	movs	r3, #29
 800154a:	0001      	movs	r1, r0
 800154c:	1a9b      	subs	r3, r3, r2
 800154e:	4652      	mov	r2, sl
 8001550:	3908      	subs	r1, #8
 8001552:	40da      	lsrs	r2, r3
 8001554:	408e      	lsls	r6, r1
 8001556:	4316      	orrs	r6, r2
 8001558:	4652      	mov	r2, sl
 800155a:	408a      	lsls	r2, r1
 800155c:	9b00      	ldr	r3, [sp, #0]
 800155e:	4935      	ldr	r1, [pc, #212]	; (8001634 <__aeabi_dmul+0x3a4>)
 8001560:	1a18      	subs	r0, r3, r0
 8001562:	0003      	movs	r3, r0
 8001564:	468c      	mov	ip, r1
 8001566:	4463      	add	r3, ip
 8001568:	2000      	movs	r0, #0
 800156a:	9300      	str	r3, [sp, #0]
 800156c:	e6d3      	b.n	8001316 <__aeabi_dmul+0x86>
 800156e:	0025      	movs	r5, r4
 8001570:	4305      	orrs	r5, r0
 8001572:	d04a      	beq.n	800160a <__aeabi_dmul+0x37a>
 8001574:	2c00      	cmp	r4, #0
 8001576:	d100      	bne.n	800157a <__aeabi_dmul+0x2ea>
 8001578:	e0b0      	b.n	80016dc <__aeabi_dmul+0x44c>
 800157a:	0020      	movs	r0, r4
 800157c:	f000 fdd8 	bl	8002130 <__clzsi2>
 8001580:	0001      	movs	r1, r0
 8001582:	0002      	movs	r2, r0
 8001584:	390b      	subs	r1, #11
 8001586:	231d      	movs	r3, #29
 8001588:	0010      	movs	r0, r2
 800158a:	1a5b      	subs	r3, r3, r1
 800158c:	0031      	movs	r1, r6
 800158e:	0035      	movs	r5, r6
 8001590:	3808      	subs	r0, #8
 8001592:	4084      	lsls	r4, r0
 8001594:	40d9      	lsrs	r1, r3
 8001596:	4085      	lsls	r5, r0
 8001598:	430c      	orrs	r4, r1
 800159a:	4826      	ldr	r0, [pc, #152]	; (8001634 <__aeabi_dmul+0x3a4>)
 800159c:	1a83      	subs	r3, r0, r2
 800159e:	9300      	str	r3, [sp, #0]
 80015a0:	2300      	movs	r3, #0
 80015a2:	4699      	mov	r9, r3
 80015a4:	469b      	mov	fp, r3
 80015a6:	e697      	b.n	80012d8 <__aeabi_dmul+0x48>
 80015a8:	0005      	movs	r5, r0
 80015aa:	4325      	orrs	r5, r4
 80015ac:	d126      	bne.n	80015fc <__aeabi_dmul+0x36c>
 80015ae:	2208      	movs	r2, #8
 80015b0:	9300      	str	r3, [sp, #0]
 80015b2:	2302      	movs	r3, #2
 80015b4:	2400      	movs	r4, #0
 80015b6:	4691      	mov	r9, r2
 80015b8:	469b      	mov	fp, r3
 80015ba:	e68d      	b.n	80012d8 <__aeabi_dmul+0x48>
 80015bc:	4652      	mov	r2, sl
 80015be:	9b00      	ldr	r3, [sp, #0]
 80015c0:	4332      	orrs	r2, r6
 80015c2:	d110      	bne.n	80015e6 <__aeabi_dmul+0x356>
 80015c4:	4915      	ldr	r1, [pc, #84]	; (800161c <__aeabi_dmul+0x38c>)
 80015c6:	2600      	movs	r6, #0
 80015c8:	468c      	mov	ip, r1
 80015ca:	4463      	add	r3, ip
 80015cc:	4649      	mov	r1, r9
 80015ce:	9300      	str	r3, [sp, #0]
 80015d0:	2302      	movs	r3, #2
 80015d2:	4319      	orrs	r1, r3
 80015d4:	4689      	mov	r9, r1
 80015d6:	2002      	movs	r0, #2
 80015d8:	e69d      	b.n	8001316 <__aeabi_dmul+0x86>
 80015da:	465b      	mov	r3, fp
 80015dc:	9701      	str	r7, [sp, #4]
 80015de:	2b02      	cmp	r3, #2
 80015e0:	d000      	beq.n	80015e4 <__aeabi_dmul+0x354>
 80015e2:	e6ad      	b.n	8001340 <__aeabi_dmul+0xb0>
 80015e4:	e6c3      	b.n	800136e <__aeabi_dmul+0xde>
 80015e6:	4a0d      	ldr	r2, [pc, #52]	; (800161c <__aeabi_dmul+0x38c>)
 80015e8:	2003      	movs	r0, #3
 80015ea:	4694      	mov	ip, r2
 80015ec:	4463      	add	r3, ip
 80015ee:	464a      	mov	r2, r9
 80015f0:	9300      	str	r3, [sp, #0]
 80015f2:	2303      	movs	r3, #3
 80015f4:	431a      	orrs	r2, r3
 80015f6:	4691      	mov	r9, r2
 80015f8:	4652      	mov	r2, sl
 80015fa:	e68c      	b.n	8001316 <__aeabi_dmul+0x86>
 80015fc:	220c      	movs	r2, #12
 80015fe:	9300      	str	r3, [sp, #0]
 8001600:	2303      	movs	r3, #3
 8001602:	0005      	movs	r5, r0
 8001604:	4691      	mov	r9, r2
 8001606:	469b      	mov	fp, r3
 8001608:	e666      	b.n	80012d8 <__aeabi_dmul+0x48>
 800160a:	2304      	movs	r3, #4
 800160c:	4699      	mov	r9, r3
 800160e:	2300      	movs	r3, #0
 8001610:	9300      	str	r3, [sp, #0]
 8001612:	3301      	adds	r3, #1
 8001614:	2400      	movs	r4, #0
 8001616:	469b      	mov	fp, r3
 8001618:	e65e      	b.n	80012d8 <__aeabi_dmul+0x48>
 800161a:	46c0      	nop			; (mov r8, r8)
 800161c:	000007ff 	.word	0x000007ff
 8001620:	fffffc01 	.word	0xfffffc01
 8001624:	080065f8 	.word	0x080065f8
 8001628:	000003ff 	.word	0x000003ff
 800162c:	feffffff 	.word	0xfeffffff
 8001630:	000007fe 	.word	0x000007fe
 8001634:	fffffc0d 	.word	0xfffffc0d
 8001638:	4649      	mov	r1, r9
 800163a:	2301      	movs	r3, #1
 800163c:	4319      	orrs	r1, r3
 800163e:	4689      	mov	r9, r1
 8001640:	2600      	movs	r6, #0
 8001642:	2001      	movs	r0, #1
 8001644:	e667      	b.n	8001316 <__aeabi_dmul+0x86>
 8001646:	2300      	movs	r3, #0
 8001648:	2480      	movs	r4, #128	; 0x80
 800164a:	2500      	movs	r5, #0
 800164c:	4a43      	ldr	r2, [pc, #268]	; (800175c <__aeabi_dmul+0x4cc>)
 800164e:	9301      	str	r3, [sp, #4]
 8001650:	0324      	lsls	r4, r4, #12
 8001652:	e67e      	b.n	8001352 <__aeabi_dmul+0xc2>
 8001654:	2001      	movs	r0, #1
 8001656:	1a40      	subs	r0, r0, r1
 8001658:	2838      	cmp	r0, #56	; 0x38
 800165a:	dd00      	ble.n	800165e <__aeabi_dmul+0x3ce>
 800165c:	e676      	b.n	800134c <__aeabi_dmul+0xbc>
 800165e:	281f      	cmp	r0, #31
 8001660:	dd5b      	ble.n	800171a <__aeabi_dmul+0x48a>
 8001662:	221f      	movs	r2, #31
 8001664:	0023      	movs	r3, r4
 8001666:	4252      	negs	r2, r2
 8001668:	1a51      	subs	r1, r2, r1
 800166a:	40cb      	lsrs	r3, r1
 800166c:	0019      	movs	r1, r3
 800166e:	2820      	cmp	r0, #32
 8001670:	d003      	beq.n	800167a <__aeabi_dmul+0x3ea>
 8001672:	4a3b      	ldr	r2, [pc, #236]	; (8001760 <__aeabi_dmul+0x4d0>)
 8001674:	4462      	add	r2, ip
 8001676:	4094      	lsls	r4, r2
 8001678:	4325      	orrs	r5, r4
 800167a:	1e6a      	subs	r2, r5, #1
 800167c:	4195      	sbcs	r5, r2
 800167e:	002a      	movs	r2, r5
 8001680:	430a      	orrs	r2, r1
 8001682:	2107      	movs	r1, #7
 8001684:	000d      	movs	r5, r1
 8001686:	2400      	movs	r4, #0
 8001688:	4015      	ands	r5, r2
 800168a:	4211      	tst	r1, r2
 800168c:	d05b      	beq.n	8001746 <__aeabi_dmul+0x4b6>
 800168e:	210f      	movs	r1, #15
 8001690:	2400      	movs	r4, #0
 8001692:	4011      	ands	r1, r2
 8001694:	2904      	cmp	r1, #4
 8001696:	d053      	beq.n	8001740 <__aeabi_dmul+0x4b0>
 8001698:	1d11      	adds	r1, r2, #4
 800169a:	4291      	cmp	r1, r2
 800169c:	4192      	sbcs	r2, r2
 800169e:	4252      	negs	r2, r2
 80016a0:	18a4      	adds	r4, r4, r2
 80016a2:	000a      	movs	r2, r1
 80016a4:	0223      	lsls	r3, r4, #8
 80016a6:	d54b      	bpl.n	8001740 <__aeabi_dmul+0x4b0>
 80016a8:	2201      	movs	r2, #1
 80016aa:	2400      	movs	r4, #0
 80016ac:	2500      	movs	r5, #0
 80016ae:	e650      	b.n	8001352 <__aeabi_dmul+0xc2>
 80016b0:	2380      	movs	r3, #128	; 0x80
 80016b2:	031b      	lsls	r3, r3, #12
 80016b4:	421c      	tst	r4, r3
 80016b6:	d009      	beq.n	80016cc <__aeabi_dmul+0x43c>
 80016b8:	421e      	tst	r6, r3
 80016ba:	d107      	bne.n	80016cc <__aeabi_dmul+0x43c>
 80016bc:	4333      	orrs	r3, r6
 80016be:	031c      	lsls	r4, r3, #12
 80016c0:	4643      	mov	r3, r8
 80016c2:	0015      	movs	r5, r2
 80016c4:	0b24      	lsrs	r4, r4, #12
 80016c6:	4a25      	ldr	r2, [pc, #148]	; (800175c <__aeabi_dmul+0x4cc>)
 80016c8:	9301      	str	r3, [sp, #4]
 80016ca:	e642      	b.n	8001352 <__aeabi_dmul+0xc2>
 80016cc:	2280      	movs	r2, #128	; 0x80
 80016ce:	0312      	lsls	r2, r2, #12
 80016d0:	4314      	orrs	r4, r2
 80016d2:	0324      	lsls	r4, r4, #12
 80016d4:	4a21      	ldr	r2, [pc, #132]	; (800175c <__aeabi_dmul+0x4cc>)
 80016d6:	0b24      	lsrs	r4, r4, #12
 80016d8:	9701      	str	r7, [sp, #4]
 80016da:	e63a      	b.n	8001352 <__aeabi_dmul+0xc2>
 80016dc:	f000 fd28 	bl	8002130 <__clzsi2>
 80016e0:	0001      	movs	r1, r0
 80016e2:	0002      	movs	r2, r0
 80016e4:	3115      	adds	r1, #21
 80016e6:	3220      	adds	r2, #32
 80016e8:	291c      	cmp	r1, #28
 80016ea:	dc00      	bgt.n	80016ee <__aeabi_dmul+0x45e>
 80016ec:	e74b      	b.n	8001586 <__aeabi_dmul+0x2f6>
 80016ee:	0034      	movs	r4, r6
 80016f0:	3808      	subs	r0, #8
 80016f2:	2500      	movs	r5, #0
 80016f4:	4084      	lsls	r4, r0
 80016f6:	e750      	b.n	800159a <__aeabi_dmul+0x30a>
 80016f8:	f000 fd1a 	bl	8002130 <__clzsi2>
 80016fc:	0003      	movs	r3, r0
 80016fe:	001a      	movs	r2, r3
 8001700:	3215      	adds	r2, #21
 8001702:	3020      	adds	r0, #32
 8001704:	2a1c      	cmp	r2, #28
 8001706:	dc00      	bgt.n	800170a <__aeabi_dmul+0x47a>
 8001708:	e71e      	b.n	8001548 <__aeabi_dmul+0x2b8>
 800170a:	4656      	mov	r6, sl
 800170c:	3b08      	subs	r3, #8
 800170e:	2200      	movs	r2, #0
 8001710:	409e      	lsls	r6, r3
 8001712:	e723      	b.n	800155c <__aeabi_dmul+0x2cc>
 8001714:	9b00      	ldr	r3, [sp, #0]
 8001716:	469c      	mov	ip, r3
 8001718:	e6e6      	b.n	80014e8 <__aeabi_dmul+0x258>
 800171a:	4912      	ldr	r1, [pc, #72]	; (8001764 <__aeabi_dmul+0x4d4>)
 800171c:	0022      	movs	r2, r4
 800171e:	4461      	add	r1, ip
 8001720:	002e      	movs	r6, r5
 8001722:	408d      	lsls	r5, r1
 8001724:	408a      	lsls	r2, r1
 8001726:	40c6      	lsrs	r6, r0
 8001728:	1e69      	subs	r1, r5, #1
 800172a:	418d      	sbcs	r5, r1
 800172c:	4332      	orrs	r2, r6
 800172e:	432a      	orrs	r2, r5
 8001730:	40c4      	lsrs	r4, r0
 8001732:	0753      	lsls	r3, r2, #29
 8001734:	d0b6      	beq.n	80016a4 <__aeabi_dmul+0x414>
 8001736:	210f      	movs	r1, #15
 8001738:	4011      	ands	r1, r2
 800173a:	2904      	cmp	r1, #4
 800173c:	d1ac      	bne.n	8001698 <__aeabi_dmul+0x408>
 800173e:	e7b1      	b.n	80016a4 <__aeabi_dmul+0x414>
 8001740:	0765      	lsls	r5, r4, #29
 8001742:	0264      	lsls	r4, r4, #9
 8001744:	0b24      	lsrs	r4, r4, #12
 8001746:	08d2      	lsrs	r2, r2, #3
 8001748:	4315      	orrs	r5, r2
 800174a:	2200      	movs	r2, #0
 800174c:	e601      	b.n	8001352 <__aeabi_dmul+0xc2>
 800174e:	2280      	movs	r2, #128	; 0x80
 8001750:	0312      	lsls	r2, r2, #12
 8001752:	4314      	orrs	r4, r2
 8001754:	0324      	lsls	r4, r4, #12
 8001756:	4a01      	ldr	r2, [pc, #4]	; (800175c <__aeabi_dmul+0x4cc>)
 8001758:	0b24      	lsrs	r4, r4, #12
 800175a:	e5fa      	b.n	8001352 <__aeabi_dmul+0xc2>
 800175c:	000007ff 	.word	0x000007ff
 8001760:	0000043e 	.word	0x0000043e
 8001764:	0000041e 	.word	0x0000041e

08001768 <__aeabi_dsub>:
 8001768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800176a:	4657      	mov	r7, sl
 800176c:	464e      	mov	r6, r9
 800176e:	4645      	mov	r5, r8
 8001770:	46de      	mov	lr, fp
 8001772:	b5e0      	push	{r5, r6, r7, lr}
 8001774:	001e      	movs	r6, r3
 8001776:	0017      	movs	r7, r2
 8001778:	004a      	lsls	r2, r1, #1
 800177a:	030b      	lsls	r3, r1, #12
 800177c:	0d52      	lsrs	r2, r2, #21
 800177e:	0a5b      	lsrs	r3, r3, #9
 8001780:	4690      	mov	r8, r2
 8001782:	0f42      	lsrs	r2, r0, #29
 8001784:	431a      	orrs	r2, r3
 8001786:	0fcd      	lsrs	r5, r1, #31
 8001788:	4ccd      	ldr	r4, [pc, #820]	; (8001ac0 <__aeabi_dsub+0x358>)
 800178a:	0331      	lsls	r1, r6, #12
 800178c:	00c3      	lsls	r3, r0, #3
 800178e:	4694      	mov	ip, r2
 8001790:	0070      	lsls	r0, r6, #1
 8001792:	0f7a      	lsrs	r2, r7, #29
 8001794:	0a49      	lsrs	r1, r1, #9
 8001796:	00ff      	lsls	r7, r7, #3
 8001798:	469a      	mov	sl, r3
 800179a:	46b9      	mov	r9, r7
 800179c:	0d40      	lsrs	r0, r0, #21
 800179e:	0ff6      	lsrs	r6, r6, #31
 80017a0:	4311      	orrs	r1, r2
 80017a2:	42a0      	cmp	r0, r4
 80017a4:	d100      	bne.n	80017a8 <__aeabi_dsub+0x40>
 80017a6:	e0b1      	b.n	800190c <__aeabi_dsub+0x1a4>
 80017a8:	2201      	movs	r2, #1
 80017aa:	4056      	eors	r6, r2
 80017ac:	46b3      	mov	fp, r6
 80017ae:	42b5      	cmp	r5, r6
 80017b0:	d100      	bne.n	80017b4 <__aeabi_dsub+0x4c>
 80017b2:	e088      	b.n	80018c6 <__aeabi_dsub+0x15e>
 80017b4:	4642      	mov	r2, r8
 80017b6:	1a12      	subs	r2, r2, r0
 80017b8:	2a00      	cmp	r2, #0
 80017ba:	dc00      	bgt.n	80017be <__aeabi_dsub+0x56>
 80017bc:	e0ae      	b.n	800191c <__aeabi_dsub+0x1b4>
 80017be:	2800      	cmp	r0, #0
 80017c0:	d100      	bne.n	80017c4 <__aeabi_dsub+0x5c>
 80017c2:	e0c1      	b.n	8001948 <__aeabi_dsub+0x1e0>
 80017c4:	48be      	ldr	r0, [pc, #760]	; (8001ac0 <__aeabi_dsub+0x358>)
 80017c6:	4580      	cmp	r8, r0
 80017c8:	d100      	bne.n	80017cc <__aeabi_dsub+0x64>
 80017ca:	e151      	b.n	8001a70 <__aeabi_dsub+0x308>
 80017cc:	2080      	movs	r0, #128	; 0x80
 80017ce:	0400      	lsls	r0, r0, #16
 80017d0:	4301      	orrs	r1, r0
 80017d2:	2a38      	cmp	r2, #56	; 0x38
 80017d4:	dd00      	ble.n	80017d8 <__aeabi_dsub+0x70>
 80017d6:	e17b      	b.n	8001ad0 <__aeabi_dsub+0x368>
 80017d8:	2a1f      	cmp	r2, #31
 80017da:	dd00      	ble.n	80017de <__aeabi_dsub+0x76>
 80017dc:	e1ee      	b.n	8001bbc <__aeabi_dsub+0x454>
 80017de:	2020      	movs	r0, #32
 80017e0:	003e      	movs	r6, r7
 80017e2:	1a80      	subs	r0, r0, r2
 80017e4:	000c      	movs	r4, r1
 80017e6:	40d6      	lsrs	r6, r2
 80017e8:	40d1      	lsrs	r1, r2
 80017ea:	4087      	lsls	r7, r0
 80017ec:	4662      	mov	r2, ip
 80017ee:	4084      	lsls	r4, r0
 80017f0:	1a52      	subs	r2, r2, r1
 80017f2:	1e78      	subs	r0, r7, #1
 80017f4:	4187      	sbcs	r7, r0
 80017f6:	4694      	mov	ip, r2
 80017f8:	4334      	orrs	r4, r6
 80017fa:	4327      	orrs	r7, r4
 80017fc:	1bdc      	subs	r4, r3, r7
 80017fe:	42a3      	cmp	r3, r4
 8001800:	419b      	sbcs	r3, r3
 8001802:	4662      	mov	r2, ip
 8001804:	425b      	negs	r3, r3
 8001806:	1ad3      	subs	r3, r2, r3
 8001808:	4699      	mov	r9, r3
 800180a:	464b      	mov	r3, r9
 800180c:	021b      	lsls	r3, r3, #8
 800180e:	d400      	bmi.n	8001812 <__aeabi_dsub+0xaa>
 8001810:	e118      	b.n	8001a44 <__aeabi_dsub+0x2dc>
 8001812:	464b      	mov	r3, r9
 8001814:	0258      	lsls	r0, r3, #9
 8001816:	0a43      	lsrs	r3, r0, #9
 8001818:	4699      	mov	r9, r3
 800181a:	464b      	mov	r3, r9
 800181c:	2b00      	cmp	r3, #0
 800181e:	d100      	bne.n	8001822 <__aeabi_dsub+0xba>
 8001820:	e137      	b.n	8001a92 <__aeabi_dsub+0x32a>
 8001822:	4648      	mov	r0, r9
 8001824:	f000 fc84 	bl	8002130 <__clzsi2>
 8001828:	0001      	movs	r1, r0
 800182a:	3908      	subs	r1, #8
 800182c:	2320      	movs	r3, #32
 800182e:	0022      	movs	r2, r4
 8001830:	4648      	mov	r0, r9
 8001832:	1a5b      	subs	r3, r3, r1
 8001834:	40da      	lsrs	r2, r3
 8001836:	4088      	lsls	r0, r1
 8001838:	408c      	lsls	r4, r1
 800183a:	4643      	mov	r3, r8
 800183c:	4310      	orrs	r0, r2
 800183e:	4588      	cmp	r8, r1
 8001840:	dd00      	ble.n	8001844 <__aeabi_dsub+0xdc>
 8001842:	e136      	b.n	8001ab2 <__aeabi_dsub+0x34a>
 8001844:	1ac9      	subs	r1, r1, r3
 8001846:	1c4b      	adds	r3, r1, #1
 8001848:	2b1f      	cmp	r3, #31
 800184a:	dd00      	ble.n	800184e <__aeabi_dsub+0xe6>
 800184c:	e0ea      	b.n	8001a24 <__aeabi_dsub+0x2bc>
 800184e:	2220      	movs	r2, #32
 8001850:	0026      	movs	r6, r4
 8001852:	1ad2      	subs	r2, r2, r3
 8001854:	0001      	movs	r1, r0
 8001856:	4094      	lsls	r4, r2
 8001858:	40de      	lsrs	r6, r3
 800185a:	40d8      	lsrs	r0, r3
 800185c:	2300      	movs	r3, #0
 800185e:	4091      	lsls	r1, r2
 8001860:	1e62      	subs	r2, r4, #1
 8001862:	4194      	sbcs	r4, r2
 8001864:	4681      	mov	r9, r0
 8001866:	4698      	mov	r8, r3
 8001868:	4331      	orrs	r1, r6
 800186a:	430c      	orrs	r4, r1
 800186c:	0763      	lsls	r3, r4, #29
 800186e:	d009      	beq.n	8001884 <__aeabi_dsub+0x11c>
 8001870:	230f      	movs	r3, #15
 8001872:	4023      	ands	r3, r4
 8001874:	2b04      	cmp	r3, #4
 8001876:	d005      	beq.n	8001884 <__aeabi_dsub+0x11c>
 8001878:	1d23      	adds	r3, r4, #4
 800187a:	42a3      	cmp	r3, r4
 800187c:	41a4      	sbcs	r4, r4
 800187e:	4264      	negs	r4, r4
 8001880:	44a1      	add	r9, r4
 8001882:	001c      	movs	r4, r3
 8001884:	464b      	mov	r3, r9
 8001886:	021b      	lsls	r3, r3, #8
 8001888:	d400      	bmi.n	800188c <__aeabi_dsub+0x124>
 800188a:	e0de      	b.n	8001a4a <__aeabi_dsub+0x2e2>
 800188c:	4641      	mov	r1, r8
 800188e:	4b8c      	ldr	r3, [pc, #560]	; (8001ac0 <__aeabi_dsub+0x358>)
 8001890:	3101      	adds	r1, #1
 8001892:	4299      	cmp	r1, r3
 8001894:	d100      	bne.n	8001898 <__aeabi_dsub+0x130>
 8001896:	e0e7      	b.n	8001a68 <__aeabi_dsub+0x300>
 8001898:	464b      	mov	r3, r9
 800189a:	488a      	ldr	r0, [pc, #552]	; (8001ac4 <__aeabi_dsub+0x35c>)
 800189c:	08e4      	lsrs	r4, r4, #3
 800189e:	4003      	ands	r3, r0
 80018a0:	0018      	movs	r0, r3
 80018a2:	0549      	lsls	r1, r1, #21
 80018a4:	075b      	lsls	r3, r3, #29
 80018a6:	0240      	lsls	r0, r0, #9
 80018a8:	4323      	orrs	r3, r4
 80018aa:	0d4a      	lsrs	r2, r1, #21
 80018ac:	0b04      	lsrs	r4, r0, #12
 80018ae:	0512      	lsls	r2, r2, #20
 80018b0:	07ed      	lsls	r5, r5, #31
 80018b2:	4322      	orrs	r2, r4
 80018b4:	432a      	orrs	r2, r5
 80018b6:	0018      	movs	r0, r3
 80018b8:	0011      	movs	r1, r2
 80018ba:	bcf0      	pop	{r4, r5, r6, r7}
 80018bc:	46bb      	mov	fp, r7
 80018be:	46b2      	mov	sl, r6
 80018c0:	46a9      	mov	r9, r5
 80018c2:	46a0      	mov	r8, r4
 80018c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80018c6:	4642      	mov	r2, r8
 80018c8:	1a12      	subs	r2, r2, r0
 80018ca:	2a00      	cmp	r2, #0
 80018cc:	dd52      	ble.n	8001974 <__aeabi_dsub+0x20c>
 80018ce:	2800      	cmp	r0, #0
 80018d0:	d100      	bne.n	80018d4 <__aeabi_dsub+0x16c>
 80018d2:	e09c      	b.n	8001a0e <__aeabi_dsub+0x2a6>
 80018d4:	45a0      	cmp	r8, r4
 80018d6:	d100      	bne.n	80018da <__aeabi_dsub+0x172>
 80018d8:	e0ca      	b.n	8001a70 <__aeabi_dsub+0x308>
 80018da:	2080      	movs	r0, #128	; 0x80
 80018dc:	0400      	lsls	r0, r0, #16
 80018de:	4301      	orrs	r1, r0
 80018e0:	2a38      	cmp	r2, #56	; 0x38
 80018e2:	dd00      	ble.n	80018e6 <__aeabi_dsub+0x17e>
 80018e4:	e149      	b.n	8001b7a <__aeabi_dsub+0x412>
 80018e6:	2a1f      	cmp	r2, #31
 80018e8:	dc00      	bgt.n	80018ec <__aeabi_dsub+0x184>
 80018ea:	e197      	b.n	8001c1c <__aeabi_dsub+0x4b4>
 80018ec:	0010      	movs	r0, r2
 80018ee:	000e      	movs	r6, r1
 80018f0:	3820      	subs	r0, #32
 80018f2:	40c6      	lsrs	r6, r0
 80018f4:	2a20      	cmp	r2, #32
 80018f6:	d004      	beq.n	8001902 <__aeabi_dsub+0x19a>
 80018f8:	2040      	movs	r0, #64	; 0x40
 80018fa:	1a82      	subs	r2, r0, r2
 80018fc:	4091      	lsls	r1, r2
 80018fe:	430f      	orrs	r7, r1
 8001900:	46b9      	mov	r9, r7
 8001902:	464c      	mov	r4, r9
 8001904:	1e62      	subs	r2, r4, #1
 8001906:	4194      	sbcs	r4, r2
 8001908:	4334      	orrs	r4, r6
 800190a:	e13a      	b.n	8001b82 <__aeabi_dsub+0x41a>
 800190c:	000a      	movs	r2, r1
 800190e:	433a      	orrs	r2, r7
 8001910:	d028      	beq.n	8001964 <__aeabi_dsub+0x1fc>
 8001912:	46b3      	mov	fp, r6
 8001914:	42b5      	cmp	r5, r6
 8001916:	d02b      	beq.n	8001970 <__aeabi_dsub+0x208>
 8001918:	4a6b      	ldr	r2, [pc, #428]	; (8001ac8 <__aeabi_dsub+0x360>)
 800191a:	4442      	add	r2, r8
 800191c:	2a00      	cmp	r2, #0
 800191e:	d05d      	beq.n	80019dc <__aeabi_dsub+0x274>
 8001920:	4642      	mov	r2, r8
 8001922:	4644      	mov	r4, r8
 8001924:	1a82      	subs	r2, r0, r2
 8001926:	2c00      	cmp	r4, #0
 8001928:	d000      	beq.n	800192c <__aeabi_dsub+0x1c4>
 800192a:	e0f5      	b.n	8001b18 <__aeabi_dsub+0x3b0>
 800192c:	4665      	mov	r5, ip
 800192e:	431d      	orrs	r5, r3
 8001930:	d100      	bne.n	8001934 <__aeabi_dsub+0x1cc>
 8001932:	e19c      	b.n	8001c6e <__aeabi_dsub+0x506>
 8001934:	1e55      	subs	r5, r2, #1
 8001936:	2a01      	cmp	r2, #1
 8001938:	d100      	bne.n	800193c <__aeabi_dsub+0x1d4>
 800193a:	e1fb      	b.n	8001d34 <__aeabi_dsub+0x5cc>
 800193c:	4c60      	ldr	r4, [pc, #384]	; (8001ac0 <__aeabi_dsub+0x358>)
 800193e:	42a2      	cmp	r2, r4
 8001940:	d100      	bne.n	8001944 <__aeabi_dsub+0x1dc>
 8001942:	e1bd      	b.n	8001cc0 <__aeabi_dsub+0x558>
 8001944:	002a      	movs	r2, r5
 8001946:	e0f0      	b.n	8001b2a <__aeabi_dsub+0x3c2>
 8001948:	0008      	movs	r0, r1
 800194a:	4338      	orrs	r0, r7
 800194c:	d100      	bne.n	8001950 <__aeabi_dsub+0x1e8>
 800194e:	e0c3      	b.n	8001ad8 <__aeabi_dsub+0x370>
 8001950:	1e50      	subs	r0, r2, #1
 8001952:	2a01      	cmp	r2, #1
 8001954:	d100      	bne.n	8001958 <__aeabi_dsub+0x1f0>
 8001956:	e1a8      	b.n	8001caa <__aeabi_dsub+0x542>
 8001958:	4c59      	ldr	r4, [pc, #356]	; (8001ac0 <__aeabi_dsub+0x358>)
 800195a:	42a2      	cmp	r2, r4
 800195c:	d100      	bne.n	8001960 <__aeabi_dsub+0x1f8>
 800195e:	e087      	b.n	8001a70 <__aeabi_dsub+0x308>
 8001960:	0002      	movs	r2, r0
 8001962:	e736      	b.n	80017d2 <__aeabi_dsub+0x6a>
 8001964:	2201      	movs	r2, #1
 8001966:	4056      	eors	r6, r2
 8001968:	46b3      	mov	fp, r6
 800196a:	42b5      	cmp	r5, r6
 800196c:	d000      	beq.n	8001970 <__aeabi_dsub+0x208>
 800196e:	e721      	b.n	80017b4 <__aeabi_dsub+0x4c>
 8001970:	4a55      	ldr	r2, [pc, #340]	; (8001ac8 <__aeabi_dsub+0x360>)
 8001972:	4442      	add	r2, r8
 8001974:	2a00      	cmp	r2, #0
 8001976:	d100      	bne.n	800197a <__aeabi_dsub+0x212>
 8001978:	e0b5      	b.n	8001ae6 <__aeabi_dsub+0x37e>
 800197a:	4642      	mov	r2, r8
 800197c:	4644      	mov	r4, r8
 800197e:	1a82      	subs	r2, r0, r2
 8001980:	2c00      	cmp	r4, #0
 8001982:	d100      	bne.n	8001986 <__aeabi_dsub+0x21e>
 8001984:	e138      	b.n	8001bf8 <__aeabi_dsub+0x490>
 8001986:	4e4e      	ldr	r6, [pc, #312]	; (8001ac0 <__aeabi_dsub+0x358>)
 8001988:	42b0      	cmp	r0, r6
 800198a:	d100      	bne.n	800198e <__aeabi_dsub+0x226>
 800198c:	e1de      	b.n	8001d4c <__aeabi_dsub+0x5e4>
 800198e:	2680      	movs	r6, #128	; 0x80
 8001990:	4664      	mov	r4, ip
 8001992:	0436      	lsls	r6, r6, #16
 8001994:	4334      	orrs	r4, r6
 8001996:	46a4      	mov	ip, r4
 8001998:	2a38      	cmp	r2, #56	; 0x38
 800199a:	dd00      	ble.n	800199e <__aeabi_dsub+0x236>
 800199c:	e196      	b.n	8001ccc <__aeabi_dsub+0x564>
 800199e:	2a1f      	cmp	r2, #31
 80019a0:	dd00      	ble.n	80019a4 <__aeabi_dsub+0x23c>
 80019a2:	e224      	b.n	8001dee <__aeabi_dsub+0x686>
 80019a4:	2620      	movs	r6, #32
 80019a6:	1ab4      	subs	r4, r6, r2
 80019a8:	46a2      	mov	sl, r4
 80019aa:	4664      	mov	r4, ip
 80019ac:	4656      	mov	r6, sl
 80019ae:	40b4      	lsls	r4, r6
 80019b0:	46a1      	mov	r9, r4
 80019b2:	001c      	movs	r4, r3
 80019b4:	464e      	mov	r6, r9
 80019b6:	40d4      	lsrs	r4, r2
 80019b8:	4326      	orrs	r6, r4
 80019ba:	0034      	movs	r4, r6
 80019bc:	4656      	mov	r6, sl
 80019be:	40b3      	lsls	r3, r6
 80019c0:	1e5e      	subs	r6, r3, #1
 80019c2:	41b3      	sbcs	r3, r6
 80019c4:	431c      	orrs	r4, r3
 80019c6:	4663      	mov	r3, ip
 80019c8:	40d3      	lsrs	r3, r2
 80019ca:	18c9      	adds	r1, r1, r3
 80019cc:	19e4      	adds	r4, r4, r7
 80019ce:	42bc      	cmp	r4, r7
 80019d0:	41bf      	sbcs	r7, r7
 80019d2:	427f      	negs	r7, r7
 80019d4:	46b9      	mov	r9, r7
 80019d6:	4680      	mov	r8, r0
 80019d8:	4489      	add	r9, r1
 80019da:	e0d8      	b.n	8001b8e <__aeabi_dsub+0x426>
 80019dc:	4640      	mov	r0, r8
 80019de:	4c3b      	ldr	r4, [pc, #236]	; (8001acc <__aeabi_dsub+0x364>)
 80019e0:	3001      	adds	r0, #1
 80019e2:	4220      	tst	r0, r4
 80019e4:	d000      	beq.n	80019e8 <__aeabi_dsub+0x280>
 80019e6:	e0b4      	b.n	8001b52 <__aeabi_dsub+0x3ea>
 80019e8:	4640      	mov	r0, r8
 80019ea:	2800      	cmp	r0, #0
 80019ec:	d000      	beq.n	80019f0 <__aeabi_dsub+0x288>
 80019ee:	e144      	b.n	8001c7a <__aeabi_dsub+0x512>
 80019f0:	4660      	mov	r0, ip
 80019f2:	4318      	orrs	r0, r3
 80019f4:	d100      	bne.n	80019f8 <__aeabi_dsub+0x290>
 80019f6:	e190      	b.n	8001d1a <__aeabi_dsub+0x5b2>
 80019f8:	0008      	movs	r0, r1
 80019fa:	4338      	orrs	r0, r7
 80019fc:	d000      	beq.n	8001a00 <__aeabi_dsub+0x298>
 80019fe:	e1aa      	b.n	8001d56 <__aeabi_dsub+0x5ee>
 8001a00:	4661      	mov	r1, ip
 8001a02:	08db      	lsrs	r3, r3, #3
 8001a04:	0749      	lsls	r1, r1, #29
 8001a06:	430b      	orrs	r3, r1
 8001a08:	4661      	mov	r1, ip
 8001a0a:	08cc      	lsrs	r4, r1, #3
 8001a0c:	e027      	b.n	8001a5e <__aeabi_dsub+0x2f6>
 8001a0e:	0008      	movs	r0, r1
 8001a10:	4338      	orrs	r0, r7
 8001a12:	d061      	beq.n	8001ad8 <__aeabi_dsub+0x370>
 8001a14:	1e50      	subs	r0, r2, #1
 8001a16:	2a01      	cmp	r2, #1
 8001a18:	d100      	bne.n	8001a1c <__aeabi_dsub+0x2b4>
 8001a1a:	e139      	b.n	8001c90 <__aeabi_dsub+0x528>
 8001a1c:	42a2      	cmp	r2, r4
 8001a1e:	d027      	beq.n	8001a70 <__aeabi_dsub+0x308>
 8001a20:	0002      	movs	r2, r0
 8001a22:	e75d      	b.n	80018e0 <__aeabi_dsub+0x178>
 8001a24:	0002      	movs	r2, r0
 8001a26:	391f      	subs	r1, #31
 8001a28:	40ca      	lsrs	r2, r1
 8001a2a:	0011      	movs	r1, r2
 8001a2c:	2b20      	cmp	r3, #32
 8001a2e:	d003      	beq.n	8001a38 <__aeabi_dsub+0x2d0>
 8001a30:	2240      	movs	r2, #64	; 0x40
 8001a32:	1ad3      	subs	r3, r2, r3
 8001a34:	4098      	lsls	r0, r3
 8001a36:	4304      	orrs	r4, r0
 8001a38:	1e63      	subs	r3, r4, #1
 8001a3a:	419c      	sbcs	r4, r3
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	4699      	mov	r9, r3
 8001a40:	4698      	mov	r8, r3
 8001a42:	430c      	orrs	r4, r1
 8001a44:	0763      	lsls	r3, r4, #29
 8001a46:	d000      	beq.n	8001a4a <__aeabi_dsub+0x2e2>
 8001a48:	e712      	b.n	8001870 <__aeabi_dsub+0x108>
 8001a4a:	464b      	mov	r3, r9
 8001a4c:	464a      	mov	r2, r9
 8001a4e:	08e4      	lsrs	r4, r4, #3
 8001a50:	075b      	lsls	r3, r3, #29
 8001a52:	4323      	orrs	r3, r4
 8001a54:	08d4      	lsrs	r4, r2, #3
 8001a56:	4642      	mov	r2, r8
 8001a58:	4919      	ldr	r1, [pc, #100]	; (8001ac0 <__aeabi_dsub+0x358>)
 8001a5a:	428a      	cmp	r2, r1
 8001a5c:	d00e      	beq.n	8001a7c <__aeabi_dsub+0x314>
 8001a5e:	0324      	lsls	r4, r4, #12
 8001a60:	0552      	lsls	r2, r2, #21
 8001a62:	0b24      	lsrs	r4, r4, #12
 8001a64:	0d52      	lsrs	r2, r2, #21
 8001a66:	e722      	b.n	80018ae <__aeabi_dsub+0x146>
 8001a68:	000a      	movs	r2, r1
 8001a6a:	2400      	movs	r4, #0
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	e71e      	b.n	80018ae <__aeabi_dsub+0x146>
 8001a70:	08db      	lsrs	r3, r3, #3
 8001a72:	4662      	mov	r2, ip
 8001a74:	0752      	lsls	r2, r2, #29
 8001a76:	4313      	orrs	r3, r2
 8001a78:	4662      	mov	r2, ip
 8001a7a:	08d4      	lsrs	r4, r2, #3
 8001a7c:	001a      	movs	r2, r3
 8001a7e:	4322      	orrs	r2, r4
 8001a80:	d100      	bne.n	8001a84 <__aeabi_dsub+0x31c>
 8001a82:	e1fc      	b.n	8001e7e <__aeabi_dsub+0x716>
 8001a84:	2280      	movs	r2, #128	; 0x80
 8001a86:	0312      	lsls	r2, r2, #12
 8001a88:	4314      	orrs	r4, r2
 8001a8a:	0324      	lsls	r4, r4, #12
 8001a8c:	4a0c      	ldr	r2, [pc, #48]	; (8001ac0 <__aeabi_dsub+0x358>)
 8001a8e:	0b24      	lsrs	r4, r4, #12
 8001a90:	e70d      	b.n	80018ae <__aeabi_dsub+0x146>
 8001a92:	0020      	movs	r0, r4
 8001a94:	f000 fb4c 	bl	8002130 <__clzsi2>
 8001a98:	0001      	movs	r1, r0
 8001a9a:	3118      	adds	r1, #24
 8001a9c:	291f      	cmp	r1, #31
 8001a9e:	dc00      	bgt.n	8001aa2 <__aeabi_dsub+0x33a>
 8001aa0:	e6c4      	b.n	800182c <__aeabi_dsub+0xc4>
 8001aa2:	3808      	subs	r0, #8
 8001aa4:	4084      	lsls	r4, r0
 8001aa6:	4643      	mov	r3, r8
 8001aa8:	0020      	movs	r0, r4
 8001aaa:	2400      	movs	r4, #0
 8001aac:	4588      	cmp	r8, r1
 8001aae:	dc00      	bgt.n	8001ab2 <__aeabi_dsub+0x34a>
 8001ab0:	e6c8      	b.n	8001844 <__aeabi_dsub+0xdc>
 8001ab2:	4a04      	ldr	r2, [pc, #16]	; (8001ac4 <__aeabi_dsub+0x35c>)
 8001ab4:	1a5b      	subs	r3, r3, r1
 8001ab6:	4010      	ands	r0, r2
 8001ab8:	4698      	mov	r8, r3
 8001aba:	4681      	mov	r9, r0
 8001abc:	e6d6      	b.n	800186c <__aeabi_dsub+0x104>
 8001abe:	46c0      	nop			; (mov r8, r8)
 8001ac0:	000007ff 	.word	0x000007ff
 8001ac4:	ff7fffff 	.word	0xff7fffff
 8001ac8:	fffff801 	.word	0xfffff801
 8001acc:	000007fe 	.word	0x000007fe
 8001ad0:	430f      	orrs	r7, r1
 8001ad2:	1e7a      	subs	r2, r7, #1
 8001ad4:	4197      	sbcs	r7, r2
 8001ad6:	e691      	b.n	80017fc <__aeabi_dsub+0x94>
 8001ad8:	4661      	mov	r1, ip
 8001ada:	08db      	lsrs	r3, r3, #3
 8001adc:	0749      	lsls	r1, r1, #29
 8001ade:	430b      	orrs	r3, r1
 8001ae0:	4661      	mov	r1, ip
 8001ae2:	08cc      	lsrs	r4, r1, #3
 8001ae4:	e7b8      	b.n	8001a58 <__aeabi_dsub+0x2f0>
 8001ae6:	4640      	mov	r0, r8
 8001ae8:	4cd3      	ldr	r4, [pc, #844]	; (8001e38 <__aeabi_dsub+0x6d0>)
 8001aea:	3001      	adds	r0, #1
 8001aec:	4220      	tst	r0, r4
 8001aee:	d000      	beq.n	8001af2 <__aeabi_dsub+0x38a>
 8001af0:	e0a2      	b.n	8001c38 <__aeabi_dsub+0x4d0>
 8001af2:	4640      	mov	r0, r8
 8001af4:	2800      	cmp	r0, #0
 8001af6:	d000      	beq.n	8001afa <__aeabi_dsub+0x392>
 8001af8:	e101      	b.n	8001cfe <__aeabi_dsub+0x596>
 8001afa:	4660      	mov	r0, ip
 8001afc:	4318      	orrs	r0, r3
 8001afe:	d100      	bne.n	8001b02 <__aeabi_dsub+0x39a>
 8001b00:	e15e      	b.n	8001dc0 <__aeabi_dsub+0x658>
 8001b02:	0008      	movs	r0, r1
 8001b04:	4338      	orrs	r0, r7
 8001b06:	d000      	beq.n	8001b0a <__aeabi_dsub+0x3a2>
 8001b08:	e15f      	b.n	8001dca <__aeabi_dsub+0x662>
 8001b0a:	4661      	mov	r1, ip
 8001b0c:	08db      	lsrs	r3, r3, #3
 8001b0e:	0749      	lsls	r1, r1, #29
 8001b10:	430b      	orrs	r3, r1
 8001b12:	4661      	mov	r1, ip
 8001b14:	08cc      	lsrs	r4, r1, #3
 8001b16:	e7a2      	b.n	8001a5e <__aeabi_dsub+0x2f6>
 8001b18:	4dc8      	ldr	r5, [pc, #800]	; (8001e3c <__aeabi_dsub+0x6d4>)
 8001b1a:	42a8      	cmp	r0, r5
 8001b1c:	d100      	bne.n	8001b20 <__aeabi_dsub+0x3b8>
 8001b1e:	e0cf      	b.n	8001cc0 <__aeabi_dsub+0x558>
 8001b20:	2580      	movs	r5, #128	; 0x80
 8001b22:	4664      	mov	r4, ip
 8001b24:	042d      	lsls	r5, r5, #16
 8001b26:	432c      	orrs	r4, r5
 8001b28:	46a4      	mov	ip, r4
 8001b2a:	2a38      	cmp	r2, #56	; 0x38
 8001b2c:	dc56      	bgt.n	8001bdc <__aeabi_dsub+0x474>
 8001b2e:	2a1f      	cmp	r2, #31
 8001b30:	dd00      	ble.n	8001b34 <__aeabi_dsub+0x3cc>
 8001b32:	e0d1      	b.n	8001cd8 <__aeabi_dsub+0x570>
 8001b34:	2520      	movs	r5, #32
 8001b36:	001e      	movs	r6, r3
 8001b38:	1aad      	subs	r5, r5, r2
 8001b3a:	4664      	mov	r4, ip
 8001b3c:	40ab      	lsls	r3, r5
 8001b3e:	40ac      	lsls	r4, r5
 8001b40:	40d6      	lsrs	r6, r2
 8001b42:	1e5d      	subs	r5, r3, #1
 8001b44:	41ab      	sbcs	r3, r5
 8001b46:	4334      	orrs	r4, r6
 8001b48:	4323      	orrs	r3, r4
 8001b4a:	4664      	mov	r4, ip
 8001b4c:	40d4      	lsrs	r4, r2
 8001b4e:	1b09      	subs	r1, r1, r4
 8001b50:	e049      	b.n	8001be6 <__aeabi_dsub+0x47e>
 8001b52:	4660      	mov	r0, ip
 8001b54:	1bdc      	subs	r4, r3, r7
 8001b56:	1a46      	subs	r6, r0, r1
 8001b58:	42a3      	cmp	r3, r4
 8001b5a:	4180      	sbcs	r0, r0
 8001b5c:	4240      	negs	r0, r0
 8001b5e:	4681      	mov	r9, r0
 8001b60:	0030      	movs	r0, r6
 8001b62:	464e      	mov	r6, r9
 8001b64:	1b80      	subs	r0, r0, r6
 8001b66:	4681      	mov	r9, r0
 8001b68:	0200      	lsls	r0, r0, #8
 8001b6a:	d476      	bmi.n	8001c5a <__aeabi_dsub+0x4f2>
 8001b6c:	464b      	mov	r3, r9
 8001b6e:	4323      	orrs	r3, r4
 8001b70:	d000      	beq.n	8001b74 <__aeabi_dsub+0x40c>
 8001b72:	e652      	b.n	800181a <__aeabi_dsub+0xb2>
 8001b74:	2400      	movs	r4, #0
 8001b76:	2500      	movs	r5, #0
 8001b78:	e771      	b.n	8001a5e <__aeabi_dsub+0x2f6>
 8001b7a:	4339      	orrs	r1, r7
 8001b7c:	000c      	movs	r4, r1
 8001b7e:	1e62      	subs	r2, r4, #1
 8001b80:	4194      	sbcs	r4, r2
 8001b82:	18e4      	adds	r4, r4, r3
 8001b84:	429c      	cmp	r4, r3
 8001b86:	419b      	sbcs	r3, r3
 8001b88:	425b      	negs	r3, r3
 8001b8a:	4463      	add	r3, ip
 8001b8c:	4699      	mov	r9, r3
 8001b8e:	464b      	mov	r3, r9
 8001b90:	021b      	lsls	r3, r3, #8
 8001b92:	d400      	bmi.n	8001b96 <__aeabi_dsub+0x42e>
 8001b94:	e756      	b.n	8001a44 <__aeabi_dsub+0x2dc>
 8001b96:	2301      	movs	r3, #1
 8001b98:	469c      	mov	ip, r3
 8001b9a:	4ba8      	ldr	r3, [pc, #672]	; (8001e3c <__aeabi_dsub+0x6d4>)
 8001b9c:	44e0      	add	r8, ip
 8001b9e:	4598      	cmp	r8, r3
 8001ba0:	d038      	beq.n	8001c14 <__aeabi_dsub+0x4ac>
 8001ba2:	464b      	mov	r3, r9
 8001ba4:	48a6      	ldr	r0, [pc, #664]	; (8001e40 <__aeabi_dsub+0x6d8>)
 8001ba6:	2201      	movs	r2, #1
 8001ba8:	4003      	ands	r3, r0
 8001baa:	0018      	movs	r0, r3
 8001bac:	0863      	lsrs	r3, r4, #1
 8001bae:	4014      	ands	r4, r2
 8001bb0:	431c      	orrs	r4, r3
 8001bb2:	07c3      	lsls	r3, r0, #31
 8001bb4:	431c      	orrs	r4, r3
 8001bb6:	0843      	lsrs	r3, r0, #1
 8001bb8:	4699      	mov	r9, r3
 8001bba:	e657      	b.n	800186c <__aeabi_dsub+0x104>
 8001bbc:	0010      	movs	r0, r2
 8001bbe:	000e      	movs	r6, r1
 8001bc0:	3820      	subs	r0, #32
 8001bc2:	40c6      	lsrs	r6, r0
 8001bc4:	2a20      	cmp	r2, #32
 8001bc6:	d004      	beq.n	8001bd2 <__aeabi_dsub+0x46a>
 8001bc8:	2040      	movs	r0, #64	; 0x40
 8001bca:	1a82      	subs	r2, r0, r2
 8001bcc:	4091      	lsls	r1, r2
 8001bce:	430f      	orrs	r7, r1
 8001bd0:	46b9      	mov	r9, r7
 8001bd2:	464f      	mov	r7, r9
 8001bd4:	1e7a      	subs	r2, r7, #1
 8001bd6:	4197      	sbcs	r7, r2
 8001bd8:	4337      	orrs	r7, r6
 8001bda:	e60f      	b.n	80017fc <__aeabi_dsub+0x94>
 8001bdc:	4662      	mov	r2, ip
 8001bde:	431a      	orrs	r2, r3
 8001be0:	0013      	movs	r3, r2
 8001be2:	1e5a      	subs	r2, r3, #1
 8001be4:	4193      	sbcs	r3, r2
 8001be6:	1afc      	subs	r4, r7, r3
 8001be8:	42a7      	cmp	r7, r4
 8001bea:	41bf      	sbcs	r7, r7
 8001bec:	427f      	negs	r7, r7
 8001bee:	1bcb      	subs	r3, r1, r7
 8001bf0:	4699      	mov	r9, r3
 8001bf2:	465d      	mov	r5, fp
 8001bf4:	4680      	mov	r8, r0
 8001bf6:	e608      	b.n	800180a <__aeabi_dsub+0xa2>
 8001bf8:	4666      	mov	r6, ip
 8001bfa:	431e      	orrs	r6, r3
 8001bfc:	d100      	bne.n	8001c00 <__aeabi_dsub+0x498>
 8001bfe:	e0be      	b.n	8001d7e <__aeabi_dsub+0x616>
 8001c00:	1e56      	subs	r6, r2, #1
 8001c02:	2a01      	cmp	r2, #1
 8001c04:	d100      	bne.n	8001c08 <__aeabi_dsub+0x4a0>
 8001c06:	e109      	b.n	8001e1c <__aeabi_dsub+0x6b4>
 8001c08:	4c8c      	ldr	r4, [pc, #560]	; (8001e3c <__aeabi_dsub+0x6d4>)
 8001c0a:	42a2      	cmp	r2, r4
 8001c0c:	d100      	bne.n	8001c10 <__aeabi_dsub+0x4a8>
 8001c0e:	e119      	b.n	8001e44 <__aeabi_dsub+0x6dc>
 8001c10:	0032      	movs	r2, r6
 8001c12:	e6c1      	b.n	8001998 <__aeabi_dsub+0x230>
 8001c14:	4642      	mov	r2, r8
 8001c16:	2400      	movs	r4, #0
 8001c18:	2300      	movs	r3, #0
 8001c1a:	e648      	b.n	80018ae <__aeabi_dsub+0x146>
 8001c1c:	2020      	movs	r0, #32
 8001c1e:	000c      	movs	r4, r1
 8001c20:	1a80      	subs	r0, r0, r2
 8001c22:	003e      	movs	r6, r7
 8001c24:	4087      	lsls	r7, r0
 8001c26:	4084      	lsls	r4, r0
 8001c28:	40d6      	lsrs	r6, r2
 8001c2a:	1e78      	subs	r0, r7, #1
 8001c2c:	4187      	sbcs	r7, r0
 8001c2e:	40d1      	lsrs	r1, r2
 8001c30:	4334      	orrs	r4, r6
 8001c32:	433c      	orrs	r4, r7
 8001c34:	448c      	add	ip, r1
 8001c36:	e7a4      	b.n	8001b82 <__aeabi_dsub+0x41a>
 8001c38:	4a80      	ldr	r2, [pc, #512]	; (8001e3c <__aeabi_dsub+0x6d4>)
 8001c3a:	4290      	cmp	r0, r2
 8001c3c:	d100      	bne.n	8001c40 <__aeabi_dsub+0x4d8>
 8001c3e:	e0e9      	b.n	8001e14 <__aeabi_dsub+0x6ac>
 8001c40:	19df      	adds	r7, r3, r7
 8001c42:	429f      	cmp	r7, r3
 8001c44:	419b      	sbcs	r3, r3
 8001c46:	4461      	add	r1, ip
 8001c48:	425b      	negs	r3, r3
 8001c4a:	18c9      	adds	r1, r1, r3
 8001c4c:	07cc      	lsls	r4, r1, #31
 8001c4e:	087f      	lsrs	r7, r7, #1
 8001c50:	084b      	lsrs	r3, r1, #1
 8001c52:	4699      	mov	r9, r3
 8001c54:	4680      	mov	r8, r0
 8001c56:	433c      	orrs	r4, r7
 8001c58:	e6f4      	b.n	8001a44 <__aeabi_dsub+0x2dc>
 8001c5a:	1afc      	subs	r4, r7, r3
 8001c5c:	42a7      	cmp	r7, r4
 8001c5e:	41bf      	sbcs	r7, r7
 8001c60:	4663      	mov	r3, ip
 8001c62:	427f      	negs	r7, r7
 8001c64:	1ac9      	subs	r1, r1, r3
 8001c66:	1bcb      	subs	r3, r1, r7
 8001c68:	4699      	mov	r9, r3
 8001c6a:	465d      	mov	r5, fp
 8001c6c:	e5d5      	b.n	800181a <__aeabi_dsub+0xb2>
 8001c6e:	08ff      	lsrs	r7, r7, #3
 8001c70:	074b      	lsls	r3, r1, #29
 8001c72:	465d      	mov	r5, fp
 8001c74:	433b      	orrs	r3, r7
 8001c76:	08cc      	lsrs	r4, r1, #3
 8001c78:	e6ee      	b.n	8001a58 <__aeabi_dsub+0x2f0>
 8001c7a:	4662      	mov	r2, ip
 8001c7c:	431a      	orrs	r2, r3
 8001c7e:	d000      	beq.n	8001c82 <__aeabi_dsub+0x51a>
 8001c80:	e082      	b.n	8001d88 <__aeabi_dsub+0x620>
 8001c82:	000b      	movs	r3, r1
 8001c84:	433b      	orrs	r3, r7
 8001c86:	d11b      	bne.n	8001cc0 <__aeabi_dsub+0x558>
 8001c88:	2480      	movs	r4, #128	; 0x80
 8001c8a:	2500      	movs	r5, #0
 8001c8c:	0324      	lsls	r4, r4, #12
 8001c8e:	e6f9      	b.n	8001a84 <__aeabi_dsub+0x31c>
 8001c90:	19dc      	adds	r4, r3, r7
 8001c92:	429c      	cmp	r4, r3
 8001c94:	419b      	sbcs	r3, r3
 8001c96:	4461      	add	r1, ip
 8001c98:	4689      	mov	r9, r1
 8001c9a:	425b      	negs	r3, r3
 8001c9c:	4499      	add	r9, r3
 8001c9e:	464b      	mov	r3, r9
 8001ca0:	021b      	lsls	r3, r3, #8
 8001ca2:	d444      	bmi.n	8001d2e <__aeabi_dsub+0x5c6>
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	4698      	mov	r8, r3
 8001ca8:	e6cc      	b.n	8001a44 <__aeabi_dsub+0x2dc>
 8001caa:	1bdc      	subs	r4, r3, r7
 8001cac:	4662      	mov	r2, ip
 8001cae:	42a3      	cmp	r3, r4
 8001cb0:	419b      	sbcs	r3, r3
 8001cb2:	1a51      	subs	r1, r2, r1
 8001cb4:	425b      	negs	r3, r3
 8001cb6:	1acb      	subs	r3, r1, r3
 8001cb8:	4699      	mov	r9, r3
 8001cba:	2301      	movs	r3, #1
 8001cbc:	4698      	mov	r8, r3
 8001cbe:	e5a4      	b.n	800180a <__aeabi_dsub+0xa2>
 8001cc0:	08ff      	lsrs	r7, r7, #3
 8001cc2:	074b      	lsls	r3, r1, #29
 8001cc4:	465d      	mov	r5, fp
 8001cc6:	433b      	orrs	r3, r7
 8001cc8:	08cc      	lsrs	r4, r1, #3
 8001cca:	e6d7      	b.n	8001a7c <__aeabi_dsub+0x314>
 8001ccc:	4662      	mov	r2, ip
 8001cce:	431a      	orrs	r2, r3
 8001cd0:	0014      	movs	r4, r2
 8001cd2:	1e63      	subs	r3, r4, #1
 8001cd4:	419c      	sbcs	r4, r3
 8001cd6:	e679      	b.n	80019cc <__aeabi_dsub+0x264>
 8001cd8:	0015      	movs	r5, r2
 8001cda:	4664      	mov	r4, ip
 8001cdc:	3d20      	subs	r5, #32
 8001cde:	40ec      	lsrs	r4, r5
 8001ce0:	46a0      	mov	r8, r4
 8001ce2:	2a20      	cmp	r2, #32
 8001ce4:	d005      	beq.n	8001cf2 <__aeabi_dsub+0x58a>
 8001ce6:	2540      	movs	r5, #64	; 0x40
 8001ce8:	4664      	mov	r4, ip
 8001cea:	1aaa      	subs	r2, r5, r2
 8001cec:	4094      	lsls	r4, r2
 8001cee:	4323      	orrs	r3, r4
 8001cf0:	469a      	mov	sl, r3
 8001cf2:	4654      	mov	r4, sl
 8001cf4:	1e63      	subs	r3, r4, #1
 8001cf6:	419c      	sbcs	r4, r3
 8001cf8:	4643      	mov	r3, r8
 8001cfa:	4323      	orrs	r3, r4
 8001cfc:	e773      	b.n	8001be6 <__aeabi_dsub+0x47e>
 8001cfe:	4662      	mov	r2, ip
 8001d00:	431a      	orrs	r2, r3
 8001d02:	d023      	beq.n	8001d4c <__aeabi_dsub+0x5e4>
 8001d04:	000a      	movs	r2, r1
 8001d06:	433a      	orrs	r2, r7
 8001d08:	d000      	beq.n	8001d0c <__aeabi_dsub+0x5a4>
 8001d0a:	e0a0      	b.n	8001e4e <__aeabi_dsub+0x6e6>
 8001d0c:	4662      	mov	r2, ip
 8001d0e:	08db      	lsrs	r3, r3, #3
 8001d10:	0752      	lsls	r2, r2, #29
 8001d12:	4313      	orrs	r3, r2
 8001d14:	4662      	mov	r2, ip
 8001d16:	08d4      	lsrs	r4, r2, #3
 8001d18:	e6b0      	b.n	8001a7c <__aeabi_dsub+0x314>
 8001d1a:	000b      	movs	r3, r1
 8001d1c:	433b      	orrs	r3, r7
 8001d1e:	d100      	bne.n	8001d22 <__aeabi_dsub+0x5ba>
 8001d20:	e728      	b.n	8001b74 <__aeabi_dsub+0x40c>
 8001d22:	08ff      	lsrs	r7, r7, #3
 8001d24:	074b      	lsls	r3, r1, #29
 8001d26:	465d      	mov	r5, fp
 8001d28:	433b      	orrs	r3, r7
 8001d2a:	08cc      	lsrs	r4, r1, #3
 8001d2c:	e697      	b.n	8001a5e <__aeabi_dsub+0x2f6>
 8001d2e:	2302      	movs	r3, #2
 8001d30:	4698      	mov	r8, r3
 8001d32:	e736      	b.n	8001ba2 <__aeabi_dsub+0x43a>
 8001d34:	1afc      	subs	r4, r7, r3
 8001d36:	42a7      	cmp	r7, r4
 8001d38:	41bf      	sbcs	r7, r7
 8001d3a:	4663      	mov	r3, ip
 8001d3c:	427f      	negs	r7, r7
 8001d3e:	1ac9      	subs	r1, r1, r3
 8001d40:	1bcb      	subs	r3, r1, r7
 8001d42:	4699      	mov	r9, r3
 8001d44:	2301      	movs	r3, #1
 8001d46:	465d      	mov	r5, fp
 8001d48:	4698      	mov	r8, r3
 8001d4a:	e55e      	b.n	800180a <__aeabi_dsub+0xa2>
 8001d4c:	074b      	lsls	r3, r1, #29
 8001d4e:	08ff      	lsrs	r7, r7, #3
 8001d50:	433b      	orrs	r3, r7
 8001d52:	08cc      	lsrs	r4, r1, #3
 8001d54:	e692      	b.n	8001a7c <__aeabi_dsub+0x314>
 8001d56:	1bdc      	subs	r4, r3, r7
 8001d58:	4660      	mov	r0, ip
 8001d5a:	42a3      	cmp	r3, r4
 8001d5c:	41b6      	sbcs	r6, r6
 8001d5e:	1a40      	subs	r0, r0, r1
 8001d60:	4276      	negs	r6, r6
 8001d62:	1b80      	subs	r0, r0, r6
 8001d64:	4681      	mov	r9, r0
 8001d66:	0200      	lsls	r0, r0, #8
 8001d68:	d560      	bpl.n	8001e2c <__aeabi_dsub+0x6c4>
 8001d6a:	1afc      	subs	r4, r7, r3
 8001d6c:	42a7      	cmp	r7, r4
 8001d6e:	41bf      	sbcs	r7, r7
 8001d70:	4663      	mov	r3, ip
 8001d72:	427f      	negs	r7, r7
 8001d74:	1ac9      	subs	r1, r1, r3
 8001d76:	1bcb      	subs	r3, r1, r7
 8001d78:	4699      	mov	r9, r3
 8001d7a:	465d      	mov	r5, fp
 8001d7c:	e576      	b.n	800186c <__aeabi_dsub+0x104>
 8001d7e:	08ff      	lsrs	r7, r7, #3
 8001d80:	074b      	lsls	r3, r1, #29
 8001d82:	433b      	orrs	r3, r7
 8001d84:	08cc      	lsrs	r4, r1, #3
 8001d86:	e667      	b.n	8001a58 <__aeabi_dsub+0x2f0>
 8001d88:	000a      	movs	r2, r1
 8001d8a:	08db      	lsrs	r3, r3, #3
 8001d8c:	433a      	orrs	r2, r7
 8001d8e:	d100      	bne.n	8001d92 <__aeabi_dsub+0x62a>
 8001d90:	e66f      	b.n	8001a72 <__aeabi_dsub+0x30a>
 8001d92:	4662      	mov	r2, ip
 8001d94:	0752      	lsls	r2, r2, #29
 8001d96:	4313      	orrs	r3, r2
 8001d98:	4662      	mov	r2, ip
 8001d9a:	08d4      	lsrs	r4, r2, #3
 8001d9c:	2280      	movs	r2, #128	; 0x80
 8001d9e:	0312      	lsls	r2, r2, #12
 8001da0:	4214      	tst	r4, r2
 8001da2:	d007      	beq.n	8001db4 <__aeabi_dsub+0x64c>
 8001da4:	08c8      	lsrs	r0, r1, #3
 8001da6:	4210      	tst	r0, r2
 8001da8:	d104      	bne.n	8001db4 <__aeabi_dsub+0x64c>
 8001daa:	465d      	mov	r5, fp
 8001dac:	0004      	movs	r4, r0
 8001dae:	08fb      	lsrs	r3, r7, #3
 8001db0:	0749      	lsls	r1, r1, #29
 8001db2:	430b      	orrs	r3, r1
 8001db4:	0f5a      	lsrs	r2, r3, #29
 8001db6:	00db      	lsls	r3, r3, #3
 8001db8:	08db      	lsrs	r3, r3, #3
 8001dba:	0752      	lsls	r2, r2, #29
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	e65d      	b.n	8001a7c <__aeabi_dsub+0x314>
 8001dc0:	074b      	lsls	r3, r1, #29
 8001dc2:	08ff      	lsrs	r7, r7, #3
 8001dc4:	433b      	orrs	r3, r7
 8001dc6:	08cc      	lsrs	r4, r1, #3
 8001dc8:	e649      	b.n	8001a5e <__aeabi_dsub+0x2f6>
 8001dca:	19dc      	adds	r4, r3, r7
 8001dcc:	429c      	cmp	r4, r3
 8001dce:	419b      	sbcs	r3, r3
 8001dd0:	4461      	add	r1, ip
 8001dd2:	4689      	mov	r9, r1
 8001dd4:	425b      	negs	r3, r3
 8001dd6:	4499      	add	r9, r3
 8001dd8:	464b      	mov	r3, r9
 8001dda:	021b      	lsls	r3, r3, #8
 8001ddc:	d400      	bmi.n	8001de0 <__aeabi_dsub+0x678>
 8001dde:	e631      	b.n	8001a44 <__aeabi_dsub+0x2dc>
 8001de0:	464a      	mov	r2, r9
 8001de2:	4b17      	ldr	r3, [pc, #92]	; (8001e40 <__aeabi_dsub+0x6d8>)
 8001de4:	401a      	ands	r2, r3
 8001de6:	2301      	movs	r3, #1
 8001de8:	4691      	mov	r9, r2
 8001dea:	4698      	mov	r8, r3
 8001dec:	e62a      	b.n	8001a44 <__aeabi_dsub+0x2dc>
 8001dee:	0016      	movs	r6, r2
 8001df0:	4664      	mov	r4, ip
 8001df2:	3e20      	subs	r6, #32
 8001df4:	40f4      	lsrs	r4, r6
 8001df6:	46a0      	mov	r8, r4
 8001df8:	2a20      	cmp	r2, #32
 8001dfa:	d005      	beq.n	8001e08 <__aeabi_dsub+0x6a0>
 8001dfc:	2640      	movs	r6, #64	; 0x40
 8001dfe:	4664      	mov	r4, ip
 8001e00:	1ab2      	subs	r2, r6, r2
 8001e02:	4094      	lsls	r4, r2
 8001e04:	4323      	orrs	r3, r4
 8001e06:	469a      	mov	sl, r3
 8001e08:	4654      	mov	r4, sl
 8001e0a:	1e63      	subs	r3, r4, #1
 8001e0c:	419c      	sbcs	r4, r3
 8001e0e:	4643      	mov	r3, r8
 8001e10:	431c      	orrs	r4, r3
 8001e12:	e5db      	b.n	80019cc <__aeabi_dsub+0x264>
 8001e14:	0002      	movs	r2, r0
 8001e16:	2400      	movs	r4, #0
 8001e18:	2300      	movs	r3, #0
 8001e1a:	e548      	b.n	80018ae <__aeabi_dsub+0x146>
 8001e1c:	19dc      	adds	r4, r3, r7
 8001e1e:	42bc      	cmp	r4, r7
 8001e20:	41bf      	sbcs	r7, r7
 8001e22:	4461      	add	r1, ip
 8001e24:	4689      	mov	r9, r1
 8001e26:	427f      	negs	r7, r7
 8001e28:	44b9      	add	r9, r7
 8001e2a:	e738      	b.n	8001c9e <__aeabi_dsub+0x536>
 8001e2c:	464b      	mov	r3, r9
 8001e2e:	4323      	orrs	r3, r4
 8001e30:	d100      	bne.n	8001e34 <__aeabi_dsub+0x6cc>
 8001e32:	e69f      	b.n	8001b74 <__aeabi_dsub+0x40c>
 8001e34:	e606      	b.n	8001a44 <__aeabi_dsub+0x2dc>
 8001e36:	46c0      	nop			; (mov r8, r8)
 8001e38:	000007fe 	.word	0x000007fe
 8001e3c:	000007ff 	.word	0x000007ff
 8001e40:	ff7fffff 	.word	0xff7fffff
 8001e44:	08ff      	lsrs	r7, r7, #3
 8001e46:	074b      	lsls	r3, r1, #29
 8001e48:	433b      	orrs	r3, r7
 8001e4a:	08cc      	lsrs	r4, r1, #3
 8001e4c:	e616      	b.n	8001a7c <__aeabi_dsub+0x314>
 8001e4e:	4662      	mov	r2, ip
 8001e50:	08db      	lsrs	r3, r3, #3
 8001e52:	0752      	lsls	r2, r2, #29
 8001e54:	4313      	orrs	r3, r2
 8001e56:	4662      	mov	r2, ip
 8001e58:	08d4      	lsrs	r4, r2, #3
 8001e5a:	2280      	movs	r2, #128	; 0x80
 8001e5c:	0312      	lsls	r2, r2, #12
 8001e5e:	4214      	tst	r4, r2
 8001e60:	d007      	beq.n	8001e72 <__aeabi_dsub+0x70a>
 8001e62:	08c8      	lsrs	r0, r1, #3
 8001e64:	4210      	tst	r0, r2
 8001e66:	d104      	bne.n	8001e72 <__aeabi_dsub+0x70a>
 8001e68:	465d      	mov	r5, fp
 8001e6a:	0004      	movs	r4, r0
 8001e6c:	08fb      	lsrs	r3, r7, #3
 8001e6e:	0749      	lsls	r1, r1, #29
 8001e70:	430b      	orrs	r3, r1
 8001e72:	0f5a      	lsrs	r2, r3, #29
 8001e74:	00db      	lsls	r3, r3, #3
 8001e76:	0752      	lsls	r2, r2, #29
 8001e78:	08db      	lsrs	r3, r3, #3
 8001e7a:	4313      	orrs	r3, r2
 8001e7c:	e5fe      	b.n	8001a7c <__aeabi_dsub+0x314>
 8001e7e:	2300      	movs	r3, #0
 8001e80:	4a01      	ldr	r2, [pc, #4]	; (8001e88 <__aeabi_dsub+0x720>)
 8001e82:	001c      	movs	r4, r3
 8001e84:	e513      	b.n	80018ae <__aeabi_dsub+0x146>
 8001e86:	46c0      	nop			; (mov r8, r8)
 8001e88:	000007ff 	.word	0x000007ff

08001e8c <__aeabi_d2iz>:
 8001e8c:	000a      	movs	r2, r1
 8001e8e:	b530      	push	{r4, r5, lr}
 8001e90:	4c13      	ldr	r4, [pc, #76]	; (8001ee0 <__aeabi_d2iz+0x54>)
 8001e92:	0053      	lsls	r3, r2, #1
 8001e94:	0309      	lsls	r1, r1, #12
 8001e96:	0005      	movs	r5, r0
 8001e98:	0b09      	lsrs	r1, r1, #12
 8001e9a:	2000      	movs	r0, #0
 8001e9c:	0d5b      	lsrs	r3, r3, #21
 8001e9e:	0fd2      	lsrs	r2, r2, #31
 8001ea0:	42a3      	cmp	r3, r4
 8001ea2:	dd04      	ble.n	8001eae <__aeabi_d2iz+0x22>
 8001ea4:	480f      	ldr	r0, [pc, #60]	; (8001ee4 <__aeabi_d2iz+0x58>)
 8001ea6:	4283      	cmp	r3, r0
 8001ea8:	dd02      	ble.n	8001eb0 <__aeabi_d2iz+0x24>
 8001eaa:	4b0f      	ldr	r3, [pc, #60]	; (8001ee8 <__aeabi_d2iz+0x5c>)
 8001eac:	18d0      	adds	r0, r2, r3
 8001eae:	bd30      	pop	{r4, r5, pc}
 8001eb0:	2080      	movs	r0, #128	; 0x80
 8001eb2:	0340      	lsls	r0, r0, #13
 8001eb4:	4301      	orrs	r1, r0
 8001eb6:	480d      	ldr	r0, [pc, #52]	; (8001eec <__aeabi_d2iz+0x60>)
 8001eb8:	1ac0      	subs	r0, r0, r3
 8001eba:	281f      	cmp	r0, #31
 8001ebc:	dd08      	ble.n	8001ed0 <__aeabi_d2iz+0x44>
 8001ebe:	480c      	ldr	r0, [pc, #48]	; (8001ef0 <__aeabi_d2iz+0x64>)
 8001ec0:	1ac3      	subs	r3, r0, r3
 8001ec2:	40d9      	lsrs	r1, r3
 8001ec4:	000b      	movs	r3, r1
 8001ec6:	4258      	negs	r0, r3
 8001ec8:	2a00      	cmp	r2, #0
 8001eca:	d1f0      	bne.n	8001eae <__aeabi_d2iz+0x22>
 8001ecc:	0018      	movs	r0, r3
 8001ece:	e7ee      	b.n	8001eae <__aeabi_d2iz+0x22>
 8001ed0:	4c08      	ldr	r4, [pc, #32]	; (8001ef4 <__aeabi_d2iz+0x68>)
 8001ed2:	40c5      	lsrs	r5, r0
 8001ed4:	46a4      	mov	ip, r4
 8001ed6:	4463      	add	r3, ip
 8001ed8:	4099      	lsls	r1, r3
 8001eda:	000b      	movs	r3, r1
 8001edc:	432b      	orrs	r3, r5
 8001ede:	e7f2      	b.n	8001ec6 <__aeabi_d2iz+0x3a>
 8001ee0:	000003fe 	.word	0x000003fe
 8001ee4:	0000041d 	.word	0x0000041d
 8001ee8:	7fffffff 	.word	0x7fffffff
 8001eec:	00000433 	.word	0x00000433
 8001ef0:	00000413 	.word	0x00000413
 8001ef4:	fffffbed 	.word	0xfffffbed

08001ef8 <__aeabi_i2d>:
 8001ef8:	b570      	push	{r4, r5, r6, lr}
 8001efa:	2800      	cmp	r0, #0
 8001efc:	d016      	beq.n	8001f2c <__aeabi_i2d+0x34>
 8001efe:	17c3      	asrs	r3, r0, #31
 8001f00:	18c5      	adds	r5, r0, r3
 8001f02:	405d      	eors	r5, r3
 8001f04:	0fc4      	lsrs	r4, r0, #31
 8001f06:	0028      	movs	r0, r5
 8001f08:	f000 f912 	bl	8002130 <__clzsi2>
 8001f0c:	4a11      	ldr	r2, [pc, #68]	; (8001f54 <__aeabi_i2d+0x5c>)
 8001f0e:	1a12      	subs	r2, r2, r0
 8001f10:	280a      	cmp	r0, #10
 8001f12:	dc16      	bgt.n	8001f42 <__aeabi_i2d+0x4a>
 8001f14:	0003      	movs	r3, r0
 8001f16:	002e      	movs	r6, r5
 8001f18:	3315      	adds	r3, #21
 8001f1a:	409e      	lsls	r6, r3
 8001f1c:	230b      	movs	r3, #11
 8001f1e:	1a18      	subs	r0, r3, r0
 8001f20:	40c5      	lsrs	r5, r0
 8001f22:	0552      	lsls	r2, r2, #21
 8001f24:	032d      	lsls	r5, r5, #12
 8001f26:	0b2d      	lsrs	r5, r5, #12
 8001f28:	0d53      	lsrs	r3, r2, #21
 8001f2a:	e003      	b.n	8001f34 <__aeabi_i2d+0x3c>
 8001f2c:	2400      	movs	r4, #0
 8001f2e:	2300      	movs	r3, #0
 8001f30:	2500      	movs	r5, #0
 8001f32:	2600      	movs	r6, #0
 8001f34:	051b      	lsls	r3, r3, #20
 8001f36:	432b      	orrs	r3, r5
 8001f38:	07e4      	lsls	r4, r4, #31
 8001f3a:	4323      	orrs	r3, r4
 8001f3c:	0030      	movs	r0, r6
 8001f3e:	0019      	movs	r1, r3
 8001f40:	bd70      	pop	{r4, r5, r6, pc}
 8001f42:	380b      	subs	r0, #11
 8001f44:	4085      	lsls	r5, r0
 8001f46:	0552      	lsls	r2, r2, #21
 8001f48:	032d      	lsls	r5, r5, #12
 8001f4a:	2600      	movs	r6, #0
 8001f4c:	0b2d      	lsrs	r5, r5, #12
 8001f4e:	0d53      	lsrs	r3, r2, #21
 8001f50:	e7f0      	b.n	8001f34 <__aeabi_i2d+0x3c>
 8001f52:	46c0      	nop			; (mov r8, r8)
 8001f54:	0000041e 	.word	0x0000041e

08001f58 <__aeabi_ui2d>:
 8001f58:	b510      	push	{r4, lr}
 8001f5a:	1e04      	subs	r4, r0, #0
 8001f5c:	d010      	beq.n	8001f80 <__aeabi_ui2d+0x28>
 8001f5e:	f000 f8e7 	bl	8002130 <__clzsi2>
 8001f62:	4b0f      	ldr	r3, [pc, #60]	; (8001fa0 <__aeabi_ui2d+0x48>)
 8001f64:	1a1b      	subs	r3, r3, r0
 8001f66:	280a      	cmp	r0, #10
 8001f68:	dc11      	bgt.n	8001f8e <__aeabi_ui2d+0x36>
 8001f6a:	220b      	movs	r2, #11
 8001f6c:	0021      	movs	r1, r4
 8001f6e:	1a12      	subs	r2, r2, r0
 8001f70:	40d1      	lsrs	r1, r2
 8001f72:	3015      	adds	r0, #21
 8001f74:	030a      	lsls	r2, r1, #12
 8001f76:	055b      	lsls	r3, r3, #21
 8001f78:	4084      	lsls	r4, r0
 8001f7a:	0b12      	lsrs	r2, r2, #12
 8001f7c:	0d5b      	lsrs	r3, r3, #21
 8001f7e:	e001      	b.n	8001f84 <__aeabi_ui2d+0x2c>
 8001f80:	2300      	movs	r3, #0
 8001f82:	2200      	movs	r2, #0
 8001f84:	051b      	lsls	r3, r3, #20
 8001f86:	4313      	orrs	r3, r2
 8001f88:	0020      	movs	r0, r4
 8001f8a:	0019      	movs	r1, r3
 8001f8c:	bd10      	pop	{r4, pc}
 8001f8e:	0022      	movs	r2, r4
 8001f90:	380b      	subs	r0, #11
 8001f92:	4082      	lsls	r2, r0
 8001f94:	055b      	lsls	r3, r3, #21
 8001f96:	0312      	lsls	r2, r2, #12
 8001f98:	2400      	movs	r4, #0
 8001f9a:	0b12      	lsrs	r2, r2, #12
 8001f9c:	0d5b      	lsrs	r3, r3, #21
 8001f9e:	e7f1      	b.n	8001f84 <__aeabi_ui2d+0x2c>
 8001fa0:	0000041e 	.word	0x0000041e

08001fa4 <__aeabi_d2f>:
 8001fa4:	0002      	movs	r2, r0
 8001fa6:	004b      	lsls	r3, r1, #1
 8001fa8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001faa:	0d5b      	lsrs	r3, r3, #21
 8001fac:	030c      	lsls	r4, r1, #12
 8001fae:	4e3d      	ldr	r6, [pc, #244]	; (80020a4 <__aeabi_d2f+0x100>)
 8001fb0:	0a64      	lsrs	r4, r4, #9
 8001fb2:	0f40      	lsrs	r0, r0, #29
 8001fb4:	1c5f      	adds	r7, r3, #1
 8001fb6:	0fc9      	lsrs	r1, r1, #31
 8001fb8:	4304      	orrs	r4, r0
 8001fba:	00d5      	lsls	r5, r2, #3
 8001fbc:	4237      	tst	r7, r6
 8001fbe:	d00a      	beq.n	8001fd6 <__aeabi_d2f+0x32>
 8001fc0:	4839      	ldr	r0, [pc, #228]	; (80020a8 <__aeabi_d2f+0x104>)
 8001fc2:	181e      	adds	r6, r3, r0
 8001fc4:	2efe      	cmp	r6, #254	; 0xfe
 8001fc6:	dd16      	ble.n	8001ff6 <__aeabi_d2f+0x52>
 8001fc8:	20ff      	movs	r0, #255	; 0xff
 8001fca:	2400      	movs	r4, #0
 8001fcc:	05c0      	lsls	r0, r0, #23
 8001fce:	4320      	orrs	r0, r4
 8001fd0:	07c9      	lsls	r1, r1, #31
 8001fd2:	4308      	orrs	r0, r1
 8001fd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d106      	bne.n	8001fe8 <__aeabi_d2f+0x44>
 8001fda:	432c      	orrs	r4, r5
 8001fdc:	d026      	beq.n	800202c <__aeabi_d2f+0x88>
 8001fde:	2205      	movs	r2, #5
 8001fe0:	0192      	lsls	r2, r2, #6
 8001fe2:	0a54      	lsrs	r4, r2, #9
 8001fe4:	b2d8      	uxtb	r0, r3
 8001fe6:	e7f1      	b.n	8001fcc <__aeabi_d2f+0x28>
 8001fe8:	4325      	orrs	r5, r4
 8001fea:	d0ed      	beq.n	8001fc8 <__aeabi_d2f+0x24>
 8001fec:	2080      	movs	r0, #128	; 0x80
 8001fee:	03c0      	lsls	r0, r0, #15
 8001ff0:	4304      	orrs	r4, r0
 8001ff2:	20ff      	movs	r0, #255	; 0xff
 8001ff4:	e7ea      	b.n	8001fcc <__aeabi_d2f+0x28>
 8001ff6:	2e00      	cmp	r6, #0
 8001ff8:	dd1b      	ble.n	8002032 <__aeabi_d2f+0x8e>
 8001ffa:	0192      	lsls	r2, r2, #6
 8001ffc:	1e53      	subs	r3, r2, #1
 8001ffe:	419a      	sbcs	r2, r3
 8002000:	00e4      	lsls	r4, r4, #3
 8002002:	0f6d      	lsrs	r5, r5, #29
 8002004:	4322      	orrs	r2, r4
 8002006:	432a      	orrs	r2, r5
 8002008:	0753      	lsls	r3, r2, #29
 800200a:	d048      	beq.n	800209e <__aeabi_d2f+0xfa>
 800200c:	230f      	movs	r3, #15
 800200e:	4013      	ands	r3, r2
 8002010:	2b04      	cmp	r3, #4
 8002012:	d000      	beq.n	8002016 <__aeabi_d2f+0x72>
 8002014:	3204      	adds	r2, #4
 8002016:	2380      	movs	r3, #128	; 0x80
 8002018:	04db      	lsls	r3, r3, #19
 800201a:	4013      	ands	r3, r2
 800201c:	d03f      	beq.n	800209e <__aeabi_d2f+0xfa>
 800201e:	1c70      	adds	r0, r6, #1
 8002020:	2efe      	cmp	r6, #254	; 0xfe
 8002022:	d0d1      	beq.n	8001fc8 <__aeabi_d2f+0x24>
 8002024:	0192      	lsls	r2, r2, #6
 8002026:	0a54      	lsrs	r4, r2, #9
 8002028:	b2c0      	uxtb	r0, r0
 800202a:	e7cf      	b.n	8001fcc <__aeabi_d2f+0x28>
 800202c:	2000      	movs	r0, #0
 800202e:	2400      	movs	r4, #0
 8002030:	e7cc      	b.n	8001fcc <__aeabi_d2f+0x28>
 8002032:	0032      	movs	r2, r6
 8002034:	3217      	adds	r2, #23
 8002036:	db22      	blt.n	800207e <__aeabi_d2f+0xda>
 8002038:	2080      	movs	r0, #128	; 0x80
 800203a:	0400      	lsls	r0, r0, #16
 800203c:	4320      	orrs	r0, r4
 800203e:	241e      	movs	r4, #30
 8002040:	1ba4      	subs	r4, r4, r6
 8002042:	2c1f      	cmp	r4, #31
 8002044:	dd1d      	ble.n	8002082 <__aeabi_d2f+0xde>
 8002046:	2202      	movs	r2, #2
 8002048:	4252      	negs	r2, r2
 800204a:	1b96      	subs	r6, r2, r6
 800204c:	0002      	movs	r2, r0
 800204e:	40f2      	lsrs	r2, r6
 8002050:	0016      	movs	r6, r2
 8002052:	2c20      	cmp	r4, #32
 8002054:	d004      	beq.n	8002060 <__aeabi_d2f+0xbc>
 8002056:	4a15      	ldr	r2, [pc, #84]	; (80020ac <__aeabi_d2f+0x108>)
 8002058:	4694      	mov	ip, r2
 800205a:	4463      	add	r3, ip
 800205c:	4098      	lsls	r0, r3
 800205e:	4305      	orrs	r5, r0
 8002060:	002a      	movs	r2, r5
 8002062:	1e53      	subs	r3, r2, #1
 8002064:	419a      	sbcs	r2, r3
 8002066:	4332      	orrs	r2, r6
 8002068:	2600      	movs	r6, #0
 800206a:	0753      	lsls	r3, r2, #29
 800206c:	d1ce      	bne.n	800200c <__aeabi_d2f+0x68>
 800206e:	2480      	movs	r4, #128	; 0x80
 8002070:	0013      	movs	r3, r2
 8002072:	04e4      	lsls	r4, r4, #19
 8002074:	2001      	movs	r0, #1
 8002076:	4023      	ands	r3, r4
 8002078:	4222      	tst	r2, r4
 800207a:	d1d3      	bne.n	8002024 <__aeabi_d2f+0x80>
 800207c:	e7b0      	b.n	8001fe0 <__aeabi_d2f+0x3c>
 800207e:	2300      	movs	r3, #0
 8002080:	e7ad      	b.n	8001fde <__aeabi_d2f+0x3a>
 8002082:	4a0b      	ldr	r2, [pc, #44]	; (80020b0 <__aeabi_d2f+0x10c>)
 8002084:	4694      	mov	ip, r2
 8002086:	002a      	movs	r2, r5
 8002088:	40e2      	lsrs	r2, r4
 800208a:	0014      	movs	r4, r2
 800208c:	002a      	movs	r2, r5
 800208e:	4463      	add	r3, ip
 8002090:	409a      	lsls	r2, r3
 8002092:	4098      	lsls	r0, r3
 8002094:	1e55      	subs	r5, r2, #1
 8002096:	41aa      	sbcs	r2, r5
 8002098:	4302      	orrs	r2, r0
 800209a:	4322      	orrs	r2, r4
 800209c:	e7e4      	b.n	8002068 <__aeabi_d2f+0xc4>
 800209e:	0033      	movs	r3, r6
 80020a0:	e79e      	b.n	8001fe0 <__aeabi_d2f+0x3c>
 80020a2:	46c0      	nop			; (mov r8, r8)
 80020a4:	000007fe 	.word	0x000007fe
 80020a8:	fffffc80 	.word	0xfffffc80
 80020ac:	fffffca2 	.word	0xfffffca2
 80020b0:	fffffc82 	.word	0xfffffc82

080020b4 <__aeabi_cdrcmple>:
 80020b4:	4684      	mov	ip, r0
 80020b6:	0010      	movs	r0, r2
 80020b8:	4662      	mov	r2, ip
 80020ba:	468c      	mov	ip, r1
 80020bc:	0019      	movs	r1, r3
 80020be:	4663      	mov	r3, ip
 80020c0:	e000      	b.n	80020c4 <__aeabi_cdcmpeq>
 80020c2:	46c0      	nop			; (mov r8, r8)

080020c4 <__aeabi_cdcmpeq>:
 80020c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80020c6:	f000 f905 	bl	80022d4 <__ledf2>
 80020ca:	2800      	cmp	r0, #0
 80020cc:	d401      	bmi.n	80020d2 <__aeabi_cdcmpeq+0xe>
 80020ce:	2100      	movs	r1, #0
 80020d0:	42c8      	cmn	r0, r1
 80020d2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080020d4 <__aeabi_dcmpeq>:
 80020d4:	b510      	push	{r4, lr}
 80020d6:	f000 f855 	bl	8002184 <__eqdf2>
 80020da:	4240      	negs	r0, r0
 80020dc:	3001      	adds	r0, #1
 80020de:	bd10      	pop	{r4, pc}

080020e0 <__aeabi_dcmplt>:
 80020e0:	b510      	push	{r4, lr}
 80020e2:	f000 f8f7 	bl	80022d4 <__ledf2>
 80020e6:	2800      	cmp	r0, #0
 80020e8:	db01      	blt.n	80020ee <__aeabi_dcmplt+0xe>
 80020ea:	2000      	movs	r0, #0
 80020ec:	bd10      	pop	{r4, pc}
 80020ee:	2001      	movs	r0, #1
 80020f0:	bd10      	pop	{r4, pc}
 80020f2:	46c0      	nop			; (mov r8, r8)

080020f4 <__aeabi_dcmple>:
 80020f4:	b510      	push	{r4, lr}
 80020f6:	f000 f8ed 	bl	80022d4 <__ledf2>
 80020fa:	2800      	cmp	r0, #0
 80020fc:	dd01      	ble.n	8002102 <__aeabi_dcmple+0xe>
 80020fe:	2000      	movs	r0, #0
 8002100:	bd10      	pop	{r4, pc}
 8002102:	2001      	movs	r0, #1
 8002104:	bd10      	pop	{r4, pc}
 8002106:	46c0      	nop			; (mov r8, r8)

08002108 <__aeabi_dcmpgt>:
 8002108:	b510      	push	{r4, lr}
 800210a:	f000 f87d 	bl	8002208 <__gedf2>
 800210e:	2800      	cmp	r0, #0
 8002110:	dc01      	bgt.n	8002116 <__aeabi_dcmpgt+0xe>
 8002112:	2000      	movs	r0, #0
 8002114:	bd10      	pop	{r4, pc}
 8002116:	2001      	movs	r0, #1
 8002118:	bd10      	pop	{r4, pc}
 800211a:	46c0      	nop			; (mov r8, r8)

0800211c <__aeabi_dcmpge>:
 800211c:	b510      	push	{r4, lr}
 800211e:	f000 f873 	bl	8002208 <__gedf2>
 8002122:	2800      	cmp	r0, #0
 8002124:	da01      	bge.n	800212a <__aeabi_dcmpge+0xe>
 8002126:	2000      	movs	r0, #0
 8002128:	bd10      	pop	{r4, pc}
 800212a:	2001      	movs	r0, #1
 800212c:	bd10      	pop	{r4, pc}
 800212e:	46c0      	nop			; (mov r8, r8)

08002130 <__clzsi2>:
 8002130:	211c      	movs	r1, #28
 8002132:	2301      	movs	r3, #1
 8002134:	041b      	lsls	r3, r3, #16
 8002136:	4298      	cmp	r0, r3
 8002138:	d301      	bcc.n	800213e <__clzsi2+0xe>
 800213a:	0c00      	lsrs	r0, r0, #16
 800213c:	3910      	subs	r1, #16
 800213e:	0a1b      	lsrs	r3, r3, #8
 8002140:	4298      	cmp	r0, r3
 8002142:	d301      	bcc.n	8002148 <__clzsi2+0x18>
 8002144:	0a00      	lsrs	r0, r0, #8
 8002146:	3908      	subs	r1, #8
 8002148:	091b      	lsrs	r3, r3, #4
 800214a:	4298      	cmp	r0, r3
 800214c:	d301      	bcc.n	8002152 <__clzsi2+0x22>
 800214e:	0900      	lsrs	r0, r0, #4
 8002150:	3904      	subs	r1, #4
 8002152:	a202      	add	r2, pc, #8	; (adr r2, 800215c <__clzsi2+0x2c>)
 8002154:	5c10      	ldrb	r0, [r2, r0]
 8002156:	1840      	adds	r0, r0, r1
 8002158:	4770      	bx	lr
 800215a:	46c0      	nop			; (mov r8, r8)
 800215c:	02020304 	.word	0x02020304
 8002160:	01010101 	.word	0x01010101
	...

0800216c <__clzdi2>:
 800216c:	b510      	push	{r4, lr}
 800216e:	2900      	cmp	r1, #0
 8002170:	d103      	bne.n	800217a <__clzdi2+0xe>
 8002172:	f7ff ffdd 	bl	8002130 <__clzsi2>
 8002176:	3020      	adds	r0, #32
 8002178:	e002      	b.n	8002180 <__clzdi2+0x14>
 800217a:	0008      	movs	r0, r1
 800217c:	f7ff ffd8 	bl	8002130 <__clzsi2>
 8002180:	bd10      	pop	{r4, pc}
 8002182:	46c0      	nop			; (mov r8, r8)

08002184 <__eqdf2>:
 8002184:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002186:	464e      	mov	r6, r9
 8002188:	4645      	mov	r5, r8
 800218a:	46de      	mov	lr, fp
 800218c:	4657      	mov	r7, sl
 800218e:	4690      	mov	r8, r2
 8002190:	b5e0      	push	{r5, r6, r7, lr}
 8002192:	0017      	movs	r7, r2
 8002194:	031a      	lsls	r2, r3, #12
 8002196:	0b12      	lsrs	r2, r2, #12
 8002198:	0005      	movs	r5, r0
 800219a:	4684      	mov	ip, r0
 800219c:	4819      	ldr	r0, [pc, #100]	; (8002204 <__eqdf2+0x80>)
 800219e:	030e      	lsls	r6, r1, #12
 80021a0:	004c      	lsls	r4, r1, #1
 80021a2:	4691      	mov	r9, r2
 80021a4:	005a      	lsls	r2, r3, #1
 80021a6:	0fdb      	lsrs	r3, r3, #31
 80021a8:	469b      	mov	fp, r3
 80021aa:	0b36      	lsrs	r6, r6, #12
 80021ac:	0d64      	lsrs	r4, r4, #21
 80021ae:	0fc9      	lsrs	r1, r1, #31
 80021b0:	0d52      	lsrs	r2, r2, #21
 80021b2:	4284      	cmp	r4, r0
 80021b4:	d019      	beq.n	80021ea <__eqdf2+0x66>
 80021b6:	4282      	cmp	r2, r0
 80021b8:	d010      	beq.n	80021dc <__eqdf2+0x58>
 80021ba:	2001      	movs	r0, #1
 80021bc:	4294      	cmp	r4, r2
 80021be:	d10e      	bne.n	80021de <__eqdf2+0x5a>
 80021c0:	454e      	cmp	r6, r9
 80021c2:	d10c      	bne.n	80021de <__eqdf2+0x5a>
 80021c4:	2001      	movs	r0, #1
 80021c6:	45c4      	cmp	ip, r8
 80021c8:	d109      	bne.n	80021de <__eqdf2+0x5a>
 80021ca:	4559      	cmp	r1, fp
 80021cc:	d017      	beq.n	80021fe <__eqdf2+0x7a>
 80021ce:	2c00      	cmp	r4, #0
 80021d0:	d105      	bne.n	80021de <__eqdf2+0x5a>
 80021d2:	0030      	movs	r0, r6
 80021d4:	4328      	orrs	r0, r5
 80021d6:	1e43      	subs	r3, r0, #1
 80021d8:	4198      	sbcs	r0, r3
 80021da:	e000      	b.n	80021de <__eqdf2+0x5a>
 80021dc:	2001      	movs	r0, #1
 80021de:	bcf0      	pop	{r4, r5, r6, r7}
 80021e0:	46bb      	mov	fp, r7
 80021e2:	46b2      	mov	sl, r6
 80021e4:	46a9      	mov	r9, r5
 80021e6:	46a0      	mov	r8, r4
 80021e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80021ea:	0033      	movs	r3, r6
 80021ec:	2001      	movs	r0, #1
 80021ee:	432b      	orrs	r3, r5
 80021f0:	d1f5      	bne.n	80021de <__eqdf2+0x5a>
 80021f2:	42a2      	cmp	r2, r4
 80021f4:	d1f3      	bne.n	80021de <__eqdf2+0x5a>
 80021f6:	464b      	mov	r3, r9
 80021f8:	433b      	orrs	r3, r7
 80021fa:	d1f0      	bne.n	80021de <__eqdf2+0x5a>
 80021fc:	e7e2      	b.n	80021c4 <__eqdf2+0x40>
 80021fe:	2000      	movs	r0, #0
 8002200:	e7ed      	b.n	80021de <__eqdf2+0x5a>
 8002202:	46c0      	nop			; (mov r8, r8)
 8002204:	000007ff 	.word	0x000007ff

08002208 <__gedf2>:
 8002208:	b5f0      	push	{r4, r5, r6, r7, lr}
 800220a:	4647      	mov	r7, r8
 800220c:	46ce      	mov	lr, r9
 800220e:	0004      	movs	r4, r0
 8002210:	0018      	movs	r0, r3
 8002212:	0016      	movs	r6, r2
 8002214:	031b      	lsls	r3, r3, #12
 8002216:	0b1b      	lsrs	r3, r3, #12
 8002218:	4d2d      	ldr	r5, [pc, #180]	; (80022d0 <__gedf2+0xc8>)
 800221a:	004a      	lsls	r2, r1, #1
 800221c:	4699      	mov	r9, r3
 800221e:	b580      	push	{r7, lr}
 8002220:	0043      	lsls	r3, r0, #1
 8002222:	030f      	lsls	r7, r1, #12
 8002224:	46a4      	mov	ip, r4
 8002226:	46b0      	mov	r8, r6
 8002228:	0b3f      	lsrs	r7, r7, #12
 800222a:	0d52      	lsrs	r2, r2, #21
 800222c:	0fc9      	lsrs	r1, r1, #31
 800222e:	0d5b      	lsrs	r3, r3, #21
 8002230:	0fc0      	lsrs	r0, r0, #31
 8002232:	42aa      	cmp	r2, r5
 8002234:	d021      	beq.n	800227a <__gedf2+0x72>
 8002236:	42ab      	cmp	r3, r5
 8002238:	d013      	beq.n	8002262 <__gedf2+0x5a>
 800223a:	2a00      	cmp	r2, #0
 800223c:	d122      	bne.n	8002284 <__gedf2+0x7c>
 800223e:	433c      	orrs	r4, r7
 8002240:	2b00      	cmp	r3, #0
 8002242:	d102      	bne.n	800224a <__gedf2+0x42>
 8002244:	464d      	mov	r5, r9
 8002246:	432e      	orrs	r6, r5
 8002248:	d022      	beq.n	8002290 <__gedf2+0x88>
 800224a:	2c00      	cmp	r4, #0
 800224c:	d010      	beq.n	8002270 <__gedf2+0x68>
 800224e:	4281      	cmp	r1, r0
 8002250:	d022      	beq.n	8002298 <__gedf2+0x90>
 8002252:	2002      	movs	r0, #2
 8002254:	3901      	subs	r1, #1
 8002256:	4008      	ands	r0, r1
 8002258:	3801      	subs	r0, #1
 800225a:	bcc0      	pop	{r6, r7}
 800225c:	46b9      	mov	r9, r7
 800225e:	46b0      	mov	r8, r6
 8002260:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002262:	464d      	mov	r5, r9
 8002264:	432e      	orrs	r6, r5
 8002266:	d129      	bne.n	80022bc <__gedf2+0xb4>
 8002268:	2a00      	cmp	r2, #0
 800226a:	d1f0      	bne.n	800224e <__gedf2+0x46>
 800226c:	433c      	orrs	r4, r7
 800226e:	d1ee      	bne.n	800224e <__gedf2+0x46>
 8002270:	2800      	cmp	r0, #0
 8002272:	d1f2      	bne.n	800225a <__gedf2+0x52>
 8002274:	2001      	movs	r0, #1
 8002276:	4240      	negs	r0, r0
 8002278:	e7ef      	b.n	800225a <__gedf2+0x52>
 800227a:	003d      	movs	r5, r7
 800227c:	4325      	orrs	r5, r4
 800227e:	d11d      	bne.n	80022bc <__gedf2+0xb4>
 8002280:	4293      	cmp	r3, r2
 8002282:	d0ee      	beq.n	8002262 <__gedf2+0x5a>
 8002284:	2b00      	cmp	r3, #0
 8002286:	d1e2      	bne.n	800224e <__gedf2+0x46>
 8002288:	464c      	mov	r4, r9
 800228a:	4326      	orrs	r6, r4
 800228c:	d1df      	bne.n	800224e <__gedf2+0x46>
 800228e:	e7e0      	b.n	8002252 <__gedf2+0x4a>
 8002290:	2000      	movs	r0, #0
 8002292:	2c00      	cmp	r4, #0
 8002294:	d0e1      	beq.n	800225a <__gedf2+0x52>
 8002296:	e7dc      	b.n	8002252 <__gedf2+0x4a>
 8002298:	429a      	cmp	r2, r3
 800229a:	dc0a      	bgt.n	80022b2 <__gedf2+0xaa>
 800229c:	dbe8      	blt.n	8002270 <__gedf2+0x68>
 800229e:	454f      	cmp	r7, r9
 80022a0:	d8d7      	bhi.n	8002252 <__gedf2+0x4a>
 80022a2:	d00e      	beq.n	80022c2 <__gedf2+0xba>
 80022a4:	2000      	movs	r0, #0
 80022a6:	454f      	cmp	r7, r9
 80022a8:	d2d7      	bcs.n	800225a <__gedf2+0x52>
 80022aa:	2900      	cmp	r1, #0
 80022ac:	d0e2      	beq.n	8002274 <__gedf2+0x6c>
 80022ae:	0008      	movs	r0, r1
 80022b0:	e7d3      	b.n	800225a <__gedf2+0x52>
 80022b2:	4243      	negs	r3, r0
 80022b4:	4158      	adcs	r0, r3
 80022b6:	0040      	lsls	r0, r0, #1
 80022b8:	3801      	subs	r0, #1
 80022ba:	e7ce      	b.n	800225a <__gedf2+0x52>
 80022bc:	2002      	movs	r0, #2
 80022be:	4240      	negs	r0, r0
 80022c0:	e7cb      	b.n	800225a <__gedf2+0x52>
 80022c2:	45c4      	cmp	ip, r8
 80022c4:	d8c5      	bhi.n	8002252 <__gedf2+0x4a>
 80022c6:	2000      	movs	r0, #0
 80022c8:	45c4      	cmp	ip, r8
 80022ca:	d2c6      	bcs.n	800225a <__gedf2+0x52>
 80022cc:	e7ed      	b.n	80022aa <__gedf2+0xa2>
 80022ce:	46c0      	nop			; (mov r8, r8)
 80022d0:	000007ff 	.word	0x000007ff

080022d4 <__ledf2>:
 80022d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022d6:	4647      	mov	r7, r8
 80022d8:	46ce      	mov	lr, r9
 80022da:	0004      	movs	r4, r0
 80022dc:	0018      	movs	r0, r3
 80022de:	0016      	movs	r6, r2
 80022e0:	031b      	lsls	r3, r3, #12
 80022e2:	0b1b      	lsrs	r3, r3, #12
 80022e4:	4d2c      	ldr	r5, [pc, #176]	; (8002398 <__ledf2+0xc4>)
 80022e6:	004a      	lsls	r2, r1, #1
 80022e8:	4699      	mov	r9, r3
 80022ea:	b580      	push	{r7, lr}
 80022ec:	0043      	lsls	r3, r0, #1
 80022ee:	030f      	lsls	r7, r1, #12
 80022f0:	46a4      	mov	ip, r4
 80022f2:	46b0      	mov	r8, r6
 80022f4:	0b3f      	lsrs	r7, r7, #12
 80022f6:	0d52      	lsrs	r2, r2, #21
 80022f8:	0fc9      	lsrs	r1, r1, #31
 80022fa:	0d5b      	lsrs	r3, r3, #21
 80022fc:	0fc0      	lsrs	r0, r0, #31
 80022fe:	42aa      	cmp	r2, r5
 8002300:	d00d      	beq.n	800231e <__ledf2+0x4a>
 8002302:	42ab      	cmp	r3, r5
 8002304:	d010      	beq.n	8002328 <__ledf2+0x54>
 8002306:	2a00      	cmp	r2, #0
 8002308:	d127      	bne.n	800235a <__ledf2+0x86>
 800230a:	433c      	orrs	r4, r7
 800230c:	2b00      	cmp	r3, #0
 800230e:	d111      	bne.n	8002334 <__ledf2+0x60>
 8002310:	464d      	mov	r5, r9
 8002312:	432e      	orrs	r6, r5
 8002314:	d10e      	bne.n	8002334 <__ledf2+0x60>
 8002316:	2000      	movs	r0, #0
 8002318:	2c00      	cmp	r4, #0
 800231a:	d015      	beq.n	8002348 <__ledf2+0x74>
 800231c:	e00e      	b.n	800233c <__ledf2+0x68>
 800231e:	003d      	movs	r5, r7
 8002320:	4325      	orrs	r5, r4
 8002322:	d110      	bne.n	8002346 <__ledf2+0x72>
 8002324:	4293      	cmp	r3, r2
 8002326:	d118      	bne.n	800235a <__ledf2+0x86>
 8002328:	464d      	mov	r5, r9
 800232a:	432e      	orrs	r6, r5
 800232c:	d10b      	bne.n	8002346 <__ledf2+0x72>
 800232e:	2a00      	cmp	r2, #0
 8002330:	d102      	bne.n	8002338 <__ledf2+0x64>
 8002332:	433c      	orrs	r4, r7
 8002334:	2c00      	cmp	r4, #0
 8002336:	d00b      	beq.n	8002350 <__ledf2+0x7c>
 8002338:	4281      	cmp	r1, r0
 800233a:	d014      	beq.n	8002366 <__ledf2+0x92>
 800233c:	2002      	movs	r0, #2
 800233e:	3901      	subs	r1, #1
 8002340:	4008      	ands	r0, r1
 8002342:	3801      	subs	r0, #1
 8002344:	e000      	b.n	8002348 <__ledf2+0x74>
 8002346:	2002      	movs	r0, #2
 8002348:	bcc0      	pop	{r6, r7}
 800234a:	46b9      	mov	r9, r7
 800234c:	46b0      	mov	r8, r6
 800234e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002350:	2800      	cmp	r0, #0
 8002352:	d1f9      	bne.n	8002348 <__ledf2+0x74>
 8002354:	2001      	movs	r0, #1
 8002356:	4240      	negs	r0, r0
 8002358:	e7f6      	b.n	8002348 <__ledf2+0x74>
 800235a:	2b00      	cmp	r3, #0
 800235c:	d1ec      	bne.n	8002338 <__ledf2+0x64>
 800235e:	464c      	mov	r4, r9
 8002360:	4326      	orrs	r6, r4
 8002362:	d1e9      	bne.n	8002338 <__ledf2+0x64>
 8002364:	e7ea      	b.n	800233c <__ledf2+0x68>
 8002366:	429a      	cmp	r2, r3
 8002368:	dd04      	ble.n	8002374 <__ledf2+0xa0>
 800236a:	4243      	negs	r3, r0
 800236c:	4158      	adcs	r0, r3
 800236e:	0040      	lsls	r0, r0, #1
 8002370:	3801      	subs	r0, #1
 8002372:	e7e9      	b.n	8002348 <__ledf2+0x74>
 8002374:	429a      	cmp	r2, r3
 8002376:	dbeb      	blt.n	8002350 <__ledf2+0x7c>
 8002378:	454f      	cmp	r7, r9
 800237a:	d8df      	bhi.n	800233c <__ledf2+0x68>
 800237c:	d006      	beq.n	800238c <__ledf2+0xb8>
 800237e:	2000      	movs	r0, #0
 8002380:	454f      	cmp	r7, r9
 8002382:	d2e1      	bcs.n	8002348 <__ledf2+0x74>
 8002384:	2900      	cmp	r1, #0
 8002386:	d0e5      	beq.n	8002354 <__ledf2+0x80>
 8002388:	0008      	movs	r0, r1
 800238a:	e7dd      	b.n	8002348 <__ledf2+0x74>
 800238c:	45c4      	cmp	ip, r8
 800238e:	d8d5      	bhi.n	800233c <__ledf2+0x68>
 8002390:	2000      	movs	r0, #0
 8002392:	45c4      	cmp	ip, r8
 8002394:	d2d8      	bcs.n	8002348 <__ledf2+0x74>
 8002396:	e7f5      	b.n	8002384 <__ledf2+0xb0>
 8002398:	000007ff 	.word	0x000007ff

0800239c <i2c1MasterInit>:
		i2c->data_rx[i] = '\0';
	for (int i = 0; i < I2C_TX_BUFFER_SIZE; i++)
		i2c->data_tx[i] = '\0';
}

void i2c1MasterInit() {
 800239c:	b580      	push	{r7, lr}
 800239e:	af00      	add	r7, sp, #0

	i2c1GpioInit();
 80023a0:	f000 f83c 	bl	800241c <i2c1GpioInit>
	/* clock enable */
	SET_BIT(RCC->APBENR1, RCC_APBENR1_I2C1EN);
 80023a4:	4b18      	ldr	r3, [pc, #96]	; (8002408 <i2c1MasterInit+0x6c>)
 80023a6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80023a8:	4b17      	ldr	r3, [pc, #92]	; (8002408 <i2c1MasterInit+0x6c>)
 80023aa:	2180      	movs	r1, #128	; 0x80
 80023ac:	0389      	lsls	r1, r1, #14
 80023ae:	430a      	orrs	r2, r1
 80023b0:	63da      	str	r2, [r3, #60]	; 0x3c
	/* peripherial disable */
	CLEAR_BIT(I2C1->CR1, I2C_CR1_PE);
 80023b2:	4b16      	ldr	r3, [pc, #88]	; (800240c <i2c1MasterInit+0x70>)
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	4b15      	ldr	r3, [pc, #84]	; (800240c <i2c1MasterInit+0x70>)
 80023b8:	2101      	movs	r1, #1
 80023ba:	438a      	bics	r2, r1
 80023bc:	601a      	str	r2, [r3, #0]
	/* set timing */
	I2C1->TIMINGR = 0x00303D5B;
 80023be:	4b13      	ldr	r3, [pc, #76]	; (800240c <i2c1MasterInit+0x70>)
 80023c0:	4a13      	ldr	r2, [pc, #76]	; (8002410 <i2c1MasterInit+0x74>)
 80023c2:	611a      	str	r2, [r3, #16]
	/* */
	CLEAR_BIT(I2C2->OAR1, I2C_OAR1_OA1EN);
 80023c4:	4b13      	ldr	r3, [pc, #76]	; (8002414 <i2c1MasterInit+0x78>)
 80023c6:	689a      	ldr	r2, [r3, #8]
 80023c8:	4b12      	ldr	r3, [pc, #72]	; (8002414 <i2c1MasterInit+0x78>)
 80023ca:	4913      	ldr	r1, [pc, #76]	; (8002418 <i2c1MasterInit+0x7c>)
 80023cc:	400a      	ands	r2, r1
 80023ce:	609a      	str	r2, [r3, #8]
	CLEAR_BIT(I2C2->OAR2, I2C_OAR2_OA2EN);
 80023d0:	4b10      	ldr	r3, [pc, #64]	; (8002414 <i2c1MasterInit+0x78>)
 80023d2:	68da      	ldr	r2, [r3, #12]
 80023d4:	4b0f      	ldr	r3, [pc, #60]	; (8002414 <i2c1MasterInit+0x78>)
 80023d6:	4910      	ldr	r1, [pc, #64]	; (8002418 <i2c1MasterInit+0x7c>)
 80023d8:	400a      	ands	r2, r1
 80023da:	60da      	str	r2, [r3, #12]

	/*tx and rx interrupt enable */
	SET_BIT(I2C2->CR1, I2C_CR1_RXIE);
 80023dc:	4b0d      	ldr	r3, [pc, #52]	; (8002414 <i2c1MasterInit+0x78>)
 80023de:	681a      	ldr	r2, [r3, #0]
 80023e0:	4b0c      	ldr	r3, [pc, #48]	; (8002414 <i2c1MasterInit+0x78>)
 80023e2:	2104      	movs	r1, #4
 80023e4:	430a      	orrs	r2, r1
 80023e6:	601a      	str	r2, [r3, #0]
	SET_BIT(I2C2->CR1, I2C_CR1_TXIE);
 80023e8:	4b0a      	ldr	r3, [pc, #40]	; (8002414 <i2c1MasterInit+0x78>)
 80023ea:	681a      	ldr	r2, [r3, #0]
 80023ec:	4b09      	ldr	r3, [pc, #36]	; (8002414 <i2c1MasterInit+0x78>)
 80023ee:	2102      	movs	r1, #2
 80023f0:	430a      	orrs	r2, r1
 80023f2:	601a      	str	r2, [r3, #0]

	/* peripherial enable */
	SET_BIT(I2C2->CR1, I2C_CR1_PE);
 80023f4:	4b07      	ldr	r3, [pc, #28]	; (8002414 <i2c1MasterInit+0x78>)
 80023f6:	681a      	ldr	r2, [r3, #0]
 80023f8:	4b06      	ldr	r3, [pc, #24]	; (8002414 <i2c1MasterInit+0x78>)
 80023fa:	2101      	movs	r1, #1
 80023fc:	430a      	orrs	r2, r1
 80023fe:	601a      	str	r2, [r3, #0]
}
 8002400:	46c0      	nop			; (mov r8, r8)
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}
 8002406:	46c0      	nop			; (mov r8, r8)
 8002408:	40021000 	.word	0x40021000
 800240c:	40005400 	.word	0x40005400
 8002410:	00303d5b 	.word	0x00303d5b
 8002414:	40005800 	.word	0x40005800
 8002418:	ffff7fff 	.word	0xffff7fff

0800241c <i2c1GpioInit>:

void i2c1GpioInit() {
 800241c:	b580      	push	{r7, lr}
 800241e:	af00      	add	r7, sp, #0

	SET_BIT(RCC->IOPENR, RCC_IOPENR_GPIOBEN);
 8002420:	4b2b      	ldr	r3, [pc, #172]	; (80024d0 <i2c1GpioInit+0xb4>)
 8002422:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002424:	4b2a      	ldr	r3, [pc, #168]	; (80024d0 <i2c1GpioInit+0xb4>)
 8002426:	2102      	movs	r1, #2
 8002428:	430a      	orrs	r2, r1
 800242a:	635a      	str	r2, [r3, #52]	; 0x34
	/* SCL PB6  as alternate */
	CLEAR_BIT(GPIOB->MODER, GPIO_MODER_MODE6_0);
 800242c:	4b29      	ldr	r3, [pc, #164]	; (80024d4 <i2c1GpioInit+0xb8>)
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	4b28      	ldr	r3, [pc, #160]	; (80024d4 <i2c1GpioInit+0xb8>)
 8002432:	4929      	ldr	r1, [pc, #164]	; (80024d8 <i2c1GpioInit+0xbc>)
 8002434:	400a      	ands	r2, r1
 8002436:	601a      	str	r2, [r3, #0]
	SET_BIT(GPIOB->MODER, GPIO_MODER_MODE6_1);
 8002438:	4b26      	ldr	r3, [pc, #152]	; (80024d4 <i2c1GpioInit+0xb8>)
 800243a:	681a      	ldr	r2, [r3, #0]
 800243c:	4b25      	ldr	r3, [pc, #148]	; (80024d4 <i2c1GpioInit+0xb8>)
 800243e:	2180      	movs	r1, #128	; 0x80
 8002440:	0189      	lsls	r1, r1, #6
 8002442:	430a      	orrs	r2, r1
 8002444:	601a      	str	r2, [r3, #0]
	/* SDA PB7 as alternate */
	CLEAR_BIT(GPIOB->MODER, GPIO_MODER_MODE7_0);
 8002446:	4b23      	ldr	r3, [pc, #140]	; (80024d4 <i2c1GpioInit+0xb8>)
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	4b22      	ldr	r3, [pc, #136]	; (80024d4 <i2c1GpioInit+0xb8>)
 800244c:	4923      	ldr	r1, [pc, #140]	; (80024dc <i2c1GpioInit+0xc0>)
 800244e:	400a      	ands	r2, r1
 8002450:	601a      	str	r2, [r3, #0]
	SET_BIT(GPIOB->MODER, GPIO_MODER_MODE7_1);
 8002452:	4b20      	ldr	r3, [pc, #128]	; (80024d4 <i2c1GpioInit+0xb8>)
 8002454:	681a      	ldr	r2, [r3, #0]
 8002456:	4b1f      	ldr	r3, [pc, #124]	; (80024d4 <i2c1GpioInit+0xb8>)
 8002458:	2180      	movs	r1, #128	; 0x80
 800245a:	0209      	lsls	r1, r1, #8
 800245c:	430a      	orrs	r2, r1
 800245e:	601a      	str	r2, [r3, #0]
	/* SCL PB6 High Speed output */
	//SET_BIT(GPIOB->OSPEEDR, GPIO_OSPEEDR_OSPEED6_1 | GPIO_OSPEEDR_OSPEED6_0);
	/* SDC PB7  High Speed output */
	//SET_BIT(GPIOB->OSPEEDR, GPIO_OSPEEDR_OSPEED7_1 |GPIO_OSPEEDR_OSPEED7_0);

	CLEAR_BIT(GPIOB->AFR[0], GPIO_AFRL_AFSEL6);
 8002460:	4b1c      	ldr	r3, [pc, #112]	; (80024d4 <i2c1GpioInit+0xb8>)
 8002462:	6a1a      	ldr	r2, [r3, #32]
 8002464:	4b1b      	ldr	r3, [pc, #108]	; (80024d4 <i2c1GpioInit+0xb8>)
 8002466:	491e      	ldr	r1, [pc, #120]	; (80024e0 <i2c1GpioInit+0xc4>)
 8002468:	400a      	ands	r2, r1
 800246a:	621a      	str	r2, [r3, #32]
	SET_BIT(GPIOB->AFR[0], GPIO_AFRL_AFSEL6 << 1);
 800246c:	4b19      	ldr	r3, [pc, #100]	; (80024d4 <i2c1GpioInit+0xb8>)
 800246e:	6a1a      	ldr	r2, [r3, #32]
 8002470:	4b18      	ldr	r3, [pc, #96]	; (80024d4 <i2c1GpioInit+0xb8>)
 8002472:	21f0      	movs	r1, #240	; 0xf0
 8002474:	0549      	lsls	r1, r1, #21
 8002476:	430a      	orrs	r2, r1
 8002478:	621a      	str	r2, [r3, #32]
	SET_BIT(GPIOB->AFR[0], GPIO_AFRL_AFSEL6<<2);
 800247a:	4b16      	ldr	r3, [pc, #88]	; (80024d4 <i2c1GpioInit+0xb8>)
 800247c:	6a1a      	ldr	r2, [r3, #32]
 800247e:	4b15      	ldr	r3, [pc, #84]	; (80024d4 <i2c1GpioInit+0xb8>)
 8002480:	21f0      	movs	r1, #240	; 0xf0
 8002482:	0589      	lsls	r1, r1, #22
 8002484:	430a      	orrs	r2, r1
 8002486:	621a      	str	r2, [r3, #32]
	CLEAR_BIT(GPIOB->AFR[0], GPIO_AFRL_AFSEL6<<3);
 8002488:	4b12      	ldr	r3, [pc, #72]	; (80024d4 <i2c1GpioInit+0xb8>)
 800248a:	6a1a      	ldr	r2, [r3, #32]
 800248c:	4b11      	ldr	r3, [pc, #68]	; (80024d4 <i2c1GpioInit+0xb8>)
 800248e:	4915      	ldr	r1, [pc, #84]	; (80024e4 <i2c1GpioInit+0xc8>)
 8002490:	400a      	ands	r2, r1
 8002492:	621a      	str	r2, [r3, #32]

	CLEAR_BIT(GPIOB->AFR[0], GPIO_AFRL_AFSEL7);
 8002494:	4b0f      	ldr	r3, [pc, #60]	; (80024d4 <i2c1GpioInit+0xb8>)
 8002496:	6a1a      	ldr	r2, [r3, #32]
 8002498:	4b0e      	ldr	r3, [pc, #56]	; (80024d4 <i2c1GpioInit+0xb8>)
 800249a:	0112      	lsls	r2, r2, #4
 800249c:	0912      	lsrs	r2, r2, #4
 800249e:	621a      	str	r2, [r3, #32]
	SET_BIT(GPIOB->AFR[0], GPIO_AFRL_AFSEL7<<1);
 80024a0:	4b0c      	ldr	r3, [pc, #48]	; (80024d4 <i2c1GpioInit+0xb8>)
 80024a2:	6a1a      	ldr	r2, [r3, #32]
 80024a4:	4b0b      	ldr	r3, [pc, #44]	; (80024d4 <i2c1GpioInit+0xb8>)
 80024a6:	21e0      	movs	r1, #224	; 0xe0
 80024a8:	0609      	lsls	r1, r1, #24
 80024aa:	430a      	orrs	r2, r1
 80024ac:	621a      	str	r2, [r3, #32]
	SET_BIT(GPIOB->AFR[0], GPIO_AFRL_AFSEL7<<2);
 80024ae:	4b09      	ldr	r3, [pc, #36]	; (80024d4 <i2c1GpioInit+0xb8>)
 80024b0:	6a1a      	ldr	r2, [r3, #32]
 80024b2:	4b08      	ldr	r3, [pc, #32]	; (80024d4 <i2c1GpioInit+0xb8>)
 80024b4:	21c0      	movs	r1, #192	; 0xc0
 80024b6:	0609      	lsls	r1, r1, #24
 80024b8:	430a      	orrs	r2, r1
 80024ba:	621a      	str	r2, [r3, #32]
	CLEAR_BIT(GPIOB->AFR[0], GPIO_AFRL_AFSEL7<<3);
 80024bc:	4b05      	ldr	r3, [pc, #20]	; (80024d4 <i2c1GpioInit+0xb8>)
 80024be:	6a1a      	ldr	r2, [r3, #32]
 80024c0:	4b04      	ldr	r3, [pc, #16]	; (80024d4 <i2c1GpioInit+0xb8>)
 80024c2:	0052      	lsls	r2, r2, #1
 80024c4:	0852      	lsrs	r2, r2, #1
 80024c6:	621a      	str	r2, [r3, #32]
}
 80024c8:	46c0      	nop			; (mov r8, r8)
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	46c0      	nop			; (mov r8, r8)
 80024d0:	40021000 	.word	0x40021000
 80024d4:	50000400 	.word	0x50000400
 80024d8:	ffffefff 	.word	0xffffefff
 80024dc:	ffffbfff 	.word	0xffffbfff
 80024e0:	f0ffffff 	.word	0xf0ffffff
 80024e4:	87ffffff 	.word	0x87ffffff

080024e8 <i2c1MasterFrameRx>:
	SET_BIT(I2C2->ICR, I2C_ICR_STOPCF);

	return data;
}

void i2c1MasterFrameRx(char saddr, uint8_t *rcv, uint8_t N) {
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b086      	sub	sp, #24
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6039      	str	r1, [r7, #0]
 80024f0:	0011      	movs	r1, r2
 80024f2:	1dfb      	adds	r3, r7, #7
 80024f4:	1c02      	adds	r2, r0, #0
 80024f6:	701a      	strb	r2, [r3, #0]
 80024f8:	1dbb      	adds	r3, r7, #6
 80024fa:	1c0a      	adds	r2, r1, #0
 80024fc:	701a      	strb	r2, [r3, #0]
	uint32_t counter = HAL_GetTick();
 80024fe:	f001 fd35 	bl	8003f6c <HAL_GetTick>
 8002502:	0003      	movs	r3, r0
 8002504:	613b      	str	r3, [r7, #16]
	bool timeout = false;
 8002506:	230f      	movs	r3, #15
 8002508:	18fb      	adds	r3, r7, r3
 800250a:	2200      	movs	r2, #0
 800250c:	701a      	strb	r2, [r3, #0]
	i2c1MasterStartTransfer(saddr, READ, N);
 800250e:	1dbb      	adds	r3, r7, #6
 8002510:	781a      	ldrb	r2, [r3, #0]
 8002512:	1dfb      	adds	r3, r7, #7
 8002514:	781b      	ldrb	r3, [r3, #0]
 8002516:	2101      	movs	r1, #1
 8002518:	0018      	movs	r0, r3
 800251a:	f000 f841 	bl	80025a0 <i2c1MasterStartTransfer>

	for (int i = 0; i < N; i++) {
 800251e:	2300      	movs	r3, #0
 8002520:	617b      	str	r3, [r7, #20]
 8002522:	e027      	b.n	8002574 <i2c1MasterFrameRx+0x8c>
		while (!READ_BIT(I2C1->ISR, I2C_ISR_RXNE) & !timeout) {
			if (HAL_GetTick() - counter > I2C_TIMEOUT_MS) {
 8002524:	f001 fd22 	bl	8003f6c <HAL_GetTick>
 8002528:	0002      	movs	r2, r0
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	1ad3      	subs	r3, r2, r3
 800252e:	2b14      	cmp	r3, #20
 8002530:	d906      	bls.n	8002540 <i2c1MasterFrameRx+0x58>
				CLEAR_BIT(I2C1->CR1, I2C_CR1_PE);
 8002532:	4b1a      	ldr	r3, [pc, #104]	; (800259c <i2c1MasterFrameRx+0xb4>)
 8002534:	681a      	ldr	r2, [r3, #0]
 8002536:	4b19      	ldr	r3, [pc, #100]	; (800259c <i2c1MasterFrameRx+0xb4>)
 8002538:	2101      	movs	r1, #1
 800253a:	438a      	bics	r2, r1
 800253c:	601a      	str	r2, [r3, #0]
				return;
 800253e:	e02a      	b.n	8002596 <i2c1MasterFrameRx+0xae>
		while (!READ_BIT(I2C1->ISR, I2C_ISR_RXNE) & !timeout) {
 8002540:	4b16      	ldr	r3, [pc, #88]	; (800259c <i2c1MasterFrameRx+0xb4>)
 8002542:	699b      	ldr	r3, [r3, #24]
 8002544:	2204      	movs	r2, #4
 8002546:	4013      	ands	r3, r2
 8002548:	425a      	negs	r2, r3
 800254a:	4153      	adcs	r3, r2
 800254c:	b2db      	uxtb	r3, r3
 800254e:	0019      	movs	r1, r3
 8002550:	230f      	movs	r3, #15
 8002552:	18fb      	adds	r3, r7, r3
 8002554:	781b      	ldrb	r3, [r3, #0]
 8002556:	2201      	movs	r2, #1
 8002558:	4053      	eors	r3, r2
 800255a:	b2db      	uxtb	r3, r3
 800255c:	400b      	ands	r3, r1
 800255e:	d1e1      	bne.n	8002524 <i2c1MasterFrameRx+0x3c>
			}
		}
		rcv[i] = READ_REG(I2C1->RXDR);
 8002560:	4b0e      	ldr	r3, [pc, #56]	; (800259c <i2c1MasterFrameRx+0xb4>)
 8002562:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002564:	697b      	ldr	r3, [r7, #20]
 8002566:	683a      	ldr	r2, [r7, #0]
 8002568:	18d3      	adds	r3, r2, r3
 800256a:	b2ca      	uxtb	r2, r1
 800256c:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < N; i++) {
 800256e:	697b      	ldr	r3, [r7, #20]
 8002570:	3301      	adds	r3, #1
 8002572:	617b      	str	r3, [r7, #20]
 8002574:	1dbb      	adds	r3, r7, #6
 8002576:	781b      	ldrb	r3, [r3, #0]
 8002578:	697a      	ldr	r2, [r7, #20]
 800257a:	429a      	cmp	r2, r3
 800257c:	dbe0      	blt.n	8002540 <i2c1MasterFrameRx+0x58>

	}
	while (!(READ_BIT(I2C1->ISR, I2C_ISR_STOPF))) {
 800257e:	46c0      	nop			; (mov r8, r8)
 8002580:	4b06      	ldr	r3, [pc, #24]	; (800259c <i2c1MasterFrameRx+0xb4>)
 8002582:	699b      	ldr	r3, [r3, #24]
 8002584:	2220      	movs	r2, #32
 8002586:	4013      	ands	r3, r2
 8002588:	d0fa      	beq.n	8002580 <i2c1MasterFrameRx+0x98>
	}
	SET_BIT(I2C1->ICR, I2C_ICR_STOPCF);
 800258a:	4b04      	ldr	r3, [pc, #16]	; (800259c <i2c1MasterFrameRx+0xb4>)
 800258c:	69da      	ldr	r2, [r3, #28]
 800258e:	4b03      	ldr	r3, [pc, #12]	; (800259c <i2c1MasterFrameRx+0xb4>)
 8002590:	2120      	movs	r1, #32
 8002592:	430a      	orrs	r2, r1
 8002594:	61da      	str	r2, [r3, #28]
}
 8002596:	46bd      	mov	sp, r7
 8002598:	b006      	add	sp, #24
 800259a:	bd80      	pop	{r7, pc}
 800259c:	40005400 	.word	0x40005400

080025a0 <i2c1MasterStartTransfer>:

void i2c1MasterStartTransfer(char saddr, uint8_t transfer_request, uint8_t N) {
 80025a0:	b590      	push	{r4, r7, lr}
 80025a2:	b083      	sub	sp, #12
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	0004      	movs	r4, r0
 80025a8:	0008      	movs	r0, r1
 80025aa:	0011      	movs	r1, r2
 80025ac:	1dfb      	adds	r3, r7, #7
 80025ae:	1c22      	adds	r2, r4, #0
 80025b0:	701a      	strb	r2, [r3, #0]
 80025b2:	1dbb      	adds	r3, r7, #6
 80025b4:	1c02      	adds	r2, r0, #0
 80025b6:	701a      	strb	r2, [r3, #0]
 80025b8:	1d7b      	adds	r3, r7, #5
 80025ba:	1c0a      	adds	r2, r1, #0
 80025bc:	701a      	strb	r2, [r3, #0]
	/* peripherial disable */
	SET_BIT(I2C1->CR1, I2C_CR1_PE);
 80025be:	4b21      	ldr	r3, [pc, #132]	; (8002644 <i2c1MasterStartTransfer+0xa4>)
 80025c0:	681a      	ldr	r2, [r3, #0]
 80025c2:	4b20      	ldr	r3, [pc, #128]	; (8002644 <i2c1MasterStartTransfer+0xa4>)
 80025c4:	2101      	movs	r1, #1
 80025c6:	430a      	orrs	r2, r1
 80025c8:	601a      	str	r2, [r3, #0]
	/* set slave address */
	MODIFY_REG(I2C1->CR2, I2C_CR2_SADD, saddr << I2C_CR2_SADD_Pos);
 80025ca:	4b1e      	ldr	r3, [pc, #120]	; (8002644 <i2c1MasterStartTransfer+0xa4>)
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	0a9b      	lsrs	r3, r3, #10
 80025d0:	0299      	lsls	r1, r3, #10
 80025d2:	1dfb      	adds	r3, r7, #7
 80025d4:	781a      	ldrb	r2, [r3, #0]
 80025d6:	4b1b      	ldr	r3, [pc, #108]	; (8002644 <i2c1MasterStartTransfer+0xa4>)
 80025d8:	430a      	orrs	r2, r1
 80025da:	605a      	str	r2, [r3, #4]
	/* read N byte */
	MODIFY_REG(I2C1->CR2, I2C_CR2_NBYTES, N << I2C_CR2_NBYTES_Pos);
 80025dc:	4b19      	ldr	r3, [pc, #100]	; (8002644 <i2c1MasterStartTransfer+0xa4>)
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	4a19      	ldr	r2, [pc, #100]	; (8002648 <i2c1MasterStartTransfer+0xa8>)
 80025e2:	401a      	ands	r2, r3
 80025e4:	1d7b      	adds	r3, r7, #5
 80025e6:	781b      	ldrb	r3, [r3, #0]
 80025e8:	041b      	lsls	r3, r3, #16
 80025ea:	0019      	movs	r1, r3
 80025ec:	4b15      	ldr	r3, [pc, #84]	; (8002644 <i2c1MasterStartTransfer+0xa4>)
 80025ee:	430a      	orrs	r2, r1
 80025f0:	605a      	str	r2, [r3, #4]
	/* stops when NBytes are transferred */
	SET_BIT(I2C1->CR2, I2C_CR2_AUTOEND);
 80025f2:	4b14      	ldr	r3, [pc, #80]	; (8002644 <i2c1MasterStartTransfer+0xa4>)
 80025f4:	685a      	ldr	r2, [r3, #4]
 80025f6:	4b13      	ldr	r3, [pc, #76]	; (8002644 <i2c1MasterStartTransfer+0xa4>)
 80025f8:	2180      	movs	r1, #128	; 0x80
 80025fa:	0489      	lsls	r1, r1, #18
 80025fc:	430a      	orrs	r2, r1
 80025fe:	605a      	str	r2, [r3, #4]
	/* set START condition  automatically changes to master */
	if (transfer_request == 1) {
 8002600:	1dbb      	adds	r3, r7, #6
 8002602:	781b      	ldrb	r3, [r3, #0]
 8002604:	2b01      	cmp	r3, #1
 8002606:	d107      	bne.n	8002618 <i2c1MasterStartTransfer+0x78>
		/* request a read transfer */
		SET_BIT(I2C1->CR2, I2C_CR2_RD_WRN);
 8002608:	4b0e      	ldr	r3, [pc, #56]	; (8002644 <i2c1MasterStartTransfer+0xa4>)
 800260a:	685a      	ldr	r2, [r3, #4]
 800260c:	4b0d      	ldr	r3, [pc, #52]	; (8002644 <i2c1MasterStartTransfer+0xa4>)
 800260e:	2180      	movs	r1, #128	; 0x80
 8002610:	00c9      	lsls	r1, r1, #3
 8002612:	430a      	orrs	r2, r1
 8002614:	605a      	str	r2, [r3, #4]
 8002616:	e009      	b.n	800262c <i2c1MasterStartTransfer+0x8c>
	} else if (transfer_request == 0) {
 8002618:	1dbb      	adds	r3, r7, #6
 800261a:	781b      	ldrb	r3, [r3, #0]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d105      	bne.n	800262c <i2c1MasterStartTransfer+0x8c>
		/* request a write transfer */
		CLEAR_BIT(I2C1->CR2, I2C_CR2_RD_WRN);
 8002620:	4b08      	ldr	r3, [pc, #32]	; (8002644 <i2c1MasterStartTransfer+0xa4>)
 8002622:	685a      	ldr	r2, [r3, #4]
 8002624:	4b07      	ldr	r3, [pc, #28]	; (8002644 <i2c1MasterStartTransfer+0xa4>)
 8002626:	4909      	ldr	r1, [pc, #36]	; (800264c <i2c1MasterStartTransfer+0xac>)
 8002628:	400a      	ands	r2, r1
 800262a:	605a      	str	r2, [r3, #4]
	}

	SET_BIT(I2C1->CR2, I2C_CR2_START);
 800262c:	4b05      	ldr	r3, [pc, #20]	; (8002644 <i2c1MasterStartTransfer+0xa4>)
 800262e:	685a      	ldr	r2, [r3, #4]
 8002630:	4b04      	ldr	r3, [pc, #16]	; (8002644 <i2c1MasterStartTransfer+0xa4>)
 8002632:	2180      	movs	r1, #128	; 0x80
 8002634:	0189      	lsls	r1, r1, #6
 8002636:	430a      	orrs	r2, r1
 8002638:	605a      	str	r2, [r3, #4]

}
 800263a:	46c0      	nop			; (mov r8, r8)
 800263c:	46bd      	mov	sp, r7
 800263e:	b003      	add	sp, #12
 8002640:	bd90      	pop	{r4, r7, pc}
 8002642:	46c0      	nop			; (mov r8, r8)
 8002644:	40005400 	.word	0x40005400
 8002648:	ff00ffff 	.word	0xff00ffff
 800264c:	fffffbff 	.word	0xfffffbff

08002650 <i2c1MasterByteTx>:
		}
	}

}

void i2c1MasterByteTx(uint8_t saddr, uint8_t *data, uint8_t N) {
 8002650:	b580      	push	{r7, lr}
 8002652:	b084      	sub	sp, #16
 8002654:	af00      	add	r7, sp, #0
 8002656:	6039      	str	r1, [r7, #0]
 8002658:	0011      	movs	r1, r2
 800265a:	1dfb      	adds	r3, r7, #7
 800265c:	1c02      	adds	r2, r0, #0
 800265e:	701a      	strb	r2, [r3, #0]
 8002660:	1dbb      	adds	r3, r7, #6
 8002662:	1c0a      	adds	r2, r1, #0
 8002664:	701a      	strb	r2, [r3, #0]
	i2c1MasterStartTransfer(saddr, WRITE, N);
 8002666:	1dbb      	adds	r3, r7, #6
 8002668:	781a      	ldrb	r2, [r3, #0]
 800266a:	1dfb      	adds	r3, r7, #7
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	2100      	movs	r1, #0
 8002670:	0018      	movs	r0, r3
 8002672:	f7ff ff95 	bl	80025a0 <i2c1MasterStartTransfer>
	uint32_t counter = HAL_GetTick();
 8002676:	f001 fc79 	bl	8003f6c <HAL_GetTick>
 800267a:	0003      	movs	r3, r0
 800267c:	60bb      	str	r3, [r7, #8]

	for (int i = 0; i < N; i++) {
 800267e:	2300      	movs	r3, #0
 8002680:	60fb      	str	r3, [r7, #12]
 8002682:	e022      	b.n	80026ca <i2c1MasterByteTx+0x7a>
		while (!READ_BIT(I2C1->ISR, I2C_ISR_TXIS)) {

			if (HAL_GetTick() - counter > I2C_TIMEOUT_MS) {
 8002684:	f001 fc72 	bl	8003f6c <HAL_GetTick>
 8002688:	0002      	movs	r2, r0
 800268a:	68bb      	ldr	r3, [r7, #8]
 800268c:	1ad3      	subs	r3, r2, r3
 800268e:	2b14      	cmp	r3, #20
 8002690:	d906      	bls.n	80026a0 <i2c1MasterByteTx+0x50>
				CLEAR_BIT(I2C1->CR1, I2C_CR1_PE);
 8002692:	4b18      	ldr	r3, [pc, #96]	; (80026f4 <i2c1MasterByteTx+0xa4>)
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	4b17      	ldr	r3, [pc, #92]	; (80026f4 <i2c1MasterByteTx+0xa4>)
 8002698:	2101      	movs	r1, #1
 800269a:	438a      	bics	r2, r1
 800269c:	601a      	str	r2, [r3, #0]
				return;
 800269e:	e025      	b.n	80026ec <i2c1MasterByteTx+0x9c>
		while (!READ_BIT(I2C1->ISR, I2C_ISR_TXIS)) {
 80026a0:	4b14      	ldr	r3, [pc, #80]	; (80026f4 <i2c1MasterByteTx+0xa4>)
 80026a2:	699b      	ldr	r3, [r3, #24]
 80026a4:	2202      	movs	r2, #2
 80026a6:	4013      	ands	r3, r2
 80026a8:	d0ec      	beq.n	8002684 <i2c1MasterByteTx+0x34>
			}
		}
		MODIFY_REG(I2C1->TXDR, I2C_TXDR_TXDATA, data[i]);
 80026aa:	4b12      	ldr	r3, [pc, #72]	; (80026f4 <i2c1MasterByteTx+0xa4>)
 80026ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026ae:	22ff      	movs	r2, #255	; 0xff
 80026b0:	4393      	bics	r3, r2
 80026b2:	001a      	movs	r2, r3
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	6839      	ldr	r1, [r7, #0]
 80026b8:	18cb      	adds	r3, r1, r3
 80026ba:	781b      	ldrb	r3, [r3, #0]
 80026bc:	0019      	movs	r1, r3
 80026be:	4b0d      	ldr	r3, [pc, #52]	; (80026f4 <i2c1MasterByteTx+0xa4>)
 80026c0:	430a      	orrs	r2, r1
 80026c2:	629a      	str	r2, [r3, #40]	; 0x28
	for (int i = 0; i < N; i++) {
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	3301      	adds	r3, #1
 80026c8:	60fb      	str	r3, [r7, #12]
 80026ca:	1dbb      	adds	r3, r7, #6
 80026cc:	781b      	ldrb	r3, [r3, #0]
 80026ce:	68fa      	ldr	r2, [r7, #12]
 80026d0:	429a      	cmp	r2, r3
 80026d2:	dbe5      	blt.n	80026a0 <i2c1MasterByteTx+0x50>
	}

	while (!READ_BIT(I2C1->ISR, I2C_ISR_STOPF)) {
 80026d4:	46c0      	nop			; (mov r8, r8)
 80026d6:	4b07      	ldr	r3, [pc, #28]	; (80026f4 <i2c1MasterByteTx+0xa4>)
 80026d8:	699b      	ldr	r3, [r3, #24]
 80026da:	2220      	movs	r2, #32
 80026dc:	4013      	ands	r3, r2
 80026de:	d0fa      	beq.n	80026d6 <i2c1MasterByteTx+0x86>
	}
	SET_BIT(I2C1->ISR, I2C_ICR_STOPCF);
 80026e0:	4b04      	ldr	r3, [pc, #16]	; (80026f4 <i2c1MasterByteTx+0xa4>)
 80026e2:	699a      	ldr	r2, [r3, #24]
 80026e4:	4b03      	ldr	r3, [pc, #12]	; (80026f4 <i2c1MasterByteTx+0xa4>)
 80026e6:	2120      	movs	r1, #32
 80026e8:	430a      	orrs	r2, r1
 80026ea:	619a      	str	r2, [r3, #24]

}
 80026ec:	46bd      	mov	sp, r7
 80026ee:	b004      	add	sp, #16
 80026f0:	bd80      	pop	{r7, pc}
 80026f2:	46c0      	nop			; (mov r8, r8)
 80026f4:	40005400 	.word	0x40005400

080026f8 <m24c64ReadNBytes>:

	i2c1MasterByteTx(CHIP_ADDR, buff, 2);
	i2c1MasterFrameRx(CHIP_ADDR, data, 32);
}

void m24c64ReadNBytes(uint8_t page, uint8_t *data, uint8_t offset, uint8_t size) {
 80026f8:	b590      	push	{r4, r7, lr}
 80026fa:	b085      	sub	sp, #20
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	0004      	movs	r4, r0
 8002700:	6039      	str	r1, [r7, #0]
 8002702:	0010      	movs	r0, r2
 8002704:	0019      	movs	r1, r3
 8002706:	1dfb      	adds	r3, r7, #7
 8002708:	1c22      	adds	r2, r4, #0
 800270a:	701a      	strb	r2, [r3, #0]
 800270c:	1dbb      	adds	r3, r7, #6
 800270e:	1c02      	adds	r2, r0, #0
 8002710:	701a      	strb	r2, [r3, #0]
 8002712:	1d7b      	adds	r3, r7, #5
 8002714:	1c0a      	adds	r2, r1, #0
 8002716:	701a      	strb	r2, [r3, #0]
	uint8_t buff[2] = { 0 };
 8002718:	210c      	movs	r1, #12
 800271a:	187b      	adds	r3, r7, r1
 800271c:	2200      	movs	r2, #0
 800271e:	801a      	strh	r2, [r3, #0]
	uint16_t MemAddress = page << PADDRPOSITION | offset;
 8002720:	1dfb      	adds	r3, r7, #7
 8002722:	781b      	ldrb	r3, [r3, #0]
 8002724:	015b      	lsls	r3, r3, #5
 8002726:	b21a      	sxth	r2, r3
 8002728:	1dbb      	adds	r3, r7, #6
 800272a:	781b      	ldrb	r3, [r3, #0]
 800272c:	b21b      	sxth	r3, r3
 800272e:	4313      	orrs	r3, r2
 8002730:	b21a      	sxth	r2, r3
 8002732:	200e      	movs	r0, #14
 8002734:	183b      	adds	r3, r7, r0
 8002736:	801a      	strh	r2, [r3, #0]

	buff[0] = MemAddress >> 8;
 8002738:	183b      	adds	r3, r7, r0
 800273a:	881b      	ldrh	r3, [r3, #0]
 800273c:	0a1b      	lsrs	r3, r3, #8
 800273e:	b29b      	uxth	r3, r3
 8002740:	b2da      	uxtb	r2, r3
 8002742:	187b      	adds	r3, r7, r1
 8002744:	701a      	strb	r2, [r3, #0]
	buff[1] = MemAddress & 0xff;
 8002746:	183b      	adds	r3, r7, r0
 8002748:	881b      	ldrh	r3, [r3, #0]
 800274a:	b2da      	uxtb	r2, r3
 800274c:	187b      	adds	r3, r7, r1
 800274e:	705a      	strb	r2, [r3, #1]

	i2c1MasterByteTx(CHIP_ADDR, buff, 2);
 8002750:	187b      	adds	r3, r7, r1
 8002752:	2202      	movs	r2, #2
 8002754:	0019      	movs	r1, r3
 8002756:	20a0      	movs	r0, #160	; 0xa0
 8002758:	f7ff ff7a 	bl	8002650 <i2c1MasterByteTx>
	HAL_Delay(5);
 800275c:	2005      	movs	r0, #5
 800275e:	f001 fc0f 	bl	8003f80 <HAL_Delay>
	i2c1MasterFrameRx(CHIP_ADDR, data, size);
 8002762:	1d7b      	adds	r3, r7, #5
 8002764:	781a      	ldrb	r2, [r3, #0]
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	0019      	movs	r1, r3
 800276a:	20a0      	movs	r0, #160	; 0xa0
 800276c:	f7ff febc 	bl	80024e8 <i2c1MasterFrameRx>
}
 8002770:	46c0      	nop			; (mov r8, r8)
 8002772:	46bd      	mov	sp, r7
 8002774:	b005      	add	sp, #20
 8002776:	bd90      	pop	{r4, r7, pc}

08002778 <m24c64WriteNBytes>:

void m24c64WriteNBytes(uint8_t page, uint8_t *data, uint8_t offset, uint8_t size) {
 8002778:	b5f0      	push	{r4, r5, r6, r7, lr}
 800277a:	b097      	sub	sp, #92	; 0x5c
 800277c:	af00      	add	r7, sp, #0
 800277e:	63b9      	str	r1, [r7, #56]	; 0x38
 8002780:	0011      	movs	r1, r2
 8002782:	001e      	movs	r6, r3
 8002784:	233f      	movs	r3, #63	; 0x3f
 8002786:	18fa      	adds	r2, r7, r3
 8002788:	1c03      	adds	r3, r0, #0
 800278a:	7013      	strb	r3, [r2, #0]
 800278c:	233e      	movs	r3, #62	; 0x3e
 800278e:	18fa      	adds	r2, r7, r3
 8002790:	1c0b      	adds	r3, r1, #0
 8002792:	7013      	strb	r3, [r2, #0]
 8002794:	233d      	movs	r3, #61	; 0x3d
 8002796:	18fa      	adds	r2, r7, r3
 8002798:	1c33      	adds	r3, r6, #0
 800279a:	7013      	strb	r3, [r2, #0]
 800279c:	466b      	mov	r3, sp
 800279e:	001e      	movs	r6, r3
	uint8_t buff[size + 2];
 80027a0:	233d      	movs	r3, #61	; 0x3d
 80027a2:	18fb      	adds	r3, r7, r3
 80027a4:	781b      	ldrb	r3, [r3, #0]
 80027a6:	1c9a      	adds	r2, r3, #2
 80027a8:	1e53      	subs	r3, r2, #1
 80027aa:	657b      	str	r3, [r7, #84]	; 0x54
 80027ac:	0013      	movs	r3, r2
 80027ae:	61bb      	str	r3, [r7, #24]
 80027b0:	2300      	movs	r3, #0
 80027b2:	61fb      	str	r3, [r7, #28]
 80027b4:	69b8      	ldr	r0, [r7, #24]
 80027b6:	69f9      	ldr	r1, [r7, #28]
 80027b8:	0003      	movs	r3, r0
 80027ba:	0f5b      	lsrs	r3, r3, #29
 80027bc:	469c      	mov	ip, r3
 80027be:	000b      	movs	r3, r1
 80027c0:	00dd      	lsls	r5, r3, #3
 80027c2:	4663      	mov	r3, ip
 80027c4:	431d      	orrs	r5, r3
 80027c6:	0003      	movs	r3, r0
 80027c8:	00dc      	lsls	r4, r3, #3
 80027ca:	0013      	movs	r3, r2
 80027cc:	613b      	str	r3, [r7, #16]
 80027ce:	2300      	movs	r3, #0
 80027d0:	617b      	str	r3, [r7, #20]
 80027d2:	6938      	ldr	r0, [r7, #16]
 80027d4:	6979      	ldr	r1, [r7, #20]
 80027d6:	0003      	movs	r3, r0
 80027d8:	0f5b      	lsrs	r3, r3, #29
 80027da:	000c      	movs	r4, r1
 80027dc:	00e4      	lsls	r4, r4, #3
 80027de:	637c      	str	r4, [r7, #52]	; 0x34
 80027e0:	6b7c      	ldr	r4, [r7, #52]	; 0x34
 80027e2:	431c      	orrs	r4, r3
 80027e4:	637c      	str	r4, [r7, #52]	; 0x34
 80027e6:	0003      	movs	r3, r0
 80027e8:	00db      	lsls	r3, r3, #3
 80027ea:	633b      	str	r3, [r7, #48]	; 0x30
 80027ec:	0013      	movs	r3, r2
 80027ee:	3307      	adds	r3, #7
 80027f0:	08db      	lsrs	r3, r3, #3
 80027f2:	00db      	lsls	r3, r3, #3
 80027f4:	466a      	mov	r2, sp
 80027f6:	1ad3      	subs	r3, r2, r3
 80027f8:	469d      	mov	sp, r3
 80027fa:	466b      	mov	r3, sp
 80027fc:	3300      	adds	r3, #0
 80027fe:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint8_t read[size];
 8002800:	233d      	movs	r3, #61	; 0x3d
 8002802:	18fb      	adds	r3, r7, r3
 8002804:	781b      	ldrb	r3, [r3, #0]
 8002806:	001a      	movs	r2, r3
 8002808:	3a01      	subs	r2, #1
 800280a:	64ba      	str	r2, [r7, #72]	; 0x48
 800280c:	60bb      	str	r3, [r7, #8]
 800280e:	2200      	movs	r2, #0
 8002810:	60fa      	str	r2, [r7, #12]
 8002812:	68b8      	ldr	r0, [r7, #8]
 8002814:	68f9      	ldr	r1, [r7, #12]
 8002816:	0002      	movs	r2, r0
 8002818:	0f52      	lsrs	r2, r2, #29
 800281a:	000c      	movs	r4, r1
 800281c:	00e4      	lsls	r4, r4, #3
 800281e:	62fc      	str	r4, [r7, #44]	; 0x2c
 8002820:	6afc      	ldr	r4, [r7, #44]	; 0x2c
 8002822:	4314      	orrs	r4, r2
 8002824:	62fc      	str	r4, [r7, #44]	; 0x2c
 8002826:	0002      	movs	r2, r0
 8002828:	00d2      	lsls	r2, r2, #3
 800282a:	62ba      	str	r2, [r7, #40]	; 0x28
 800282c:	603b      	str	r3, [r7, #0]
 800282e:	2200      	movs	r2, #0
 8002830:	607a      	str	r2, [r7, #4]
 8002832:	6838      	ldr	r0, [r7, #0]
 8002834:	6879      	ldr	r1, [r7, #4]
 8002836:	0002      	movs	r2, r0
 8002838:	0f52      	lsrs	r2, r2, #29
 800283a:	000c      	movs	r4, r1
 800283c:	00e4      	lsls	r4, r4, #3
 800283e:	627c      	str	r4, [r7, #36]	; 0x24
 8002840:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8002842:	4314      	orrs	r4, r2
 8002844:	627c      	str	r4, [r7, #36]	; 0x24
 8002846:	0002      	movs	r2, r0
 8002848:	00d2      	lsls	r2, r2, #3
 800284a:	623a      	str	r2, [r7, #32]
 800284c:	3307      	adds	r3, #7
 800284e:	08db      	lsrs	r3, r3, #3
 8002850:	00db      	lsls	r3, r3, #3
 8002852:	466a      	mov	r2, sp
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	469d      	mov	sp, r3
 8002858:	466b      	mov	r3, sp
 800285a:	3300      	adds	r3, #0
 800285c:	647b      	str	r3, [r7, #68]	; 0x44

	m24c64ReadNBytes(page, read, offset, size);
 800285e:	233d      	movs	r3, #61	; 0x3d
 8002860:	18fb      	adds	r3, r7, r3
 8002862:	781c      	ldrb	r4, [r3, #0]
 8002864:	233e      	movs	r3, #62	; 0x3e
 8002866:	18fb      	adds	r3, r7, r3
 8002868:	781a      	ldrb	r2, [r3, #0]
 800286a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800286c:	233f      	movs	r3, #63	; 0x3f
 800286e:	18fb      	adds	r3, r7, r3
 8002870:	7818      	ldrb	r0, [r3, #0]
 8002872:	0023      	movs	r3, r4
 8002874:	f7ff ff40 	bl	80026f8 <m24c64ReadNBytes>

	if (strncmp((const char*) data, (const char*) read, (size_t) size)) {
 8002878:	233d      	movs	r3, #61	; 0x3d
 800287a:	18fb      	adds	r3, r7, r3
 800287c:	781a      	ldrb	r2, [r3, #0]
 800287e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8002880:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002882:	0018      	movs	r0, r3
 8002884:	f003 fe76 	bl	8006574 <strncmp>
 8002888:	1e03      	subs	r3, r0, #0
 800288a:	d037      	beq.n	80028fc <m24c64WriteNBytes+0x184>
		buff[0] = (page << PADDRPOSITION | offset) >> 8;
 800288c:	233f      	movs	r3, #63	; 0x3f
 800288e:	18fb      	adds	r3, r7, r3
 8002890:	781b      	ldrb	r3, [r3, #0]
 8002892:	015a      	lsls	r2, r3, #5
 8002894:	233e      	movs	r3, #62	; 0x3e
 8002896:	18fb      	adds	r3, r7, r3
 8002898:	781b      	ldrb	r3, [r3, #0]
 800289a:	4313      	orrs	r3, r2
 800289c:	121b      	asrs	r3, r3, #8
 800289e:	b2da      	uxtb	r2, r3
 80028a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80028a2:	701a      	strb	r2, [r3, #0]
		buff[1] = (page << PADDRPOSITION | offset) & 0xff;
 80028a4:	233f      	movs	r3, #63	; 0x3f
 80028a6:	18fb      	adds	r3, r7, r3
 80028a8:	781b      	ldrb	r3, [r3, #0]
 80028aa:	015b      	lsls	r3, r3, #5
 80028ac:	b25a      	sxtb	r2, r3
 80028ae:	233e      	movs	r3, #62	; 0x3e
 80028b0:	18fb      	adds	r3, r7, r3
 80028b2:	781b      	ldrb	r3, [r3, #0]
 80028b4:	b25b      	sxtb	r3, r3
 80028b6:	4313      	orrs	r3, r2
 80028b8:	b25b      	sxtb	r3, r3
 80028ba:	b2da      	uxtb	r2, r3
 80028bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80028be:	705a      	strb	r2, [r3, #1]
		for (int i = 0; i < size; i++) {
 80028c0:	2300      	movs	r3, #0
 80028c2:	653b      	str	r3, [r7, #80]	; 0x50
 80028c4:	e00a      	b.n	80028dc <m24c64WriteNBytes+0x164>
			buff[i + 2] = data[i];
 80028c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80028c8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80028ca:	18d2      	adds	r2, r2, r3
 80028cc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80028ce:	3302      	adds	r3, #2
 80028d0:	7811      	ldrb	r1, [r2, #0]
 80028d2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80028d4:	54d1      	strb	r1, [r2, r3]
		for (int i = 0; i < size; i++) {
 80028d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80028d8:	3301      	adds	r3, #1
 80028da:	653b      	str	r3, [r7, #80]	; 0x50
 80028dc:	233d      	movs	r3, #61	; 0x3d
 80028de:	18fb      	adds	r3, r7, r3
 80028e0:	781b      	ldrb	r3, [r3, #0]
 80028e2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80028e4:	429a      	cmp	r2, r3
 80028e6:	dbee      	blt.n	80028c6 <m24c64WriteNBytes+0x14e>
		}
		i2c1MasterByteTx(CHIP_ADDR, buff, size + 2);
 80028e8:	233d      	movs	r3, #61	; 0x3d
 80028ea:	18fb      	adds	r3, r7, r3
 80028ec:	781b      	ldrb	r3, [r3, #0]
 80028ee:	3302      	adds	r3, #2
 80028f0:	b2da      	uxtb	r2, r3
 80028f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80028f4:	0019      	movs	r1, r3
 80028f6:	20a0      	movs	r0, #160	; 0xa0
 80028f8:	f7ff feaa 	bl	8002650 <i2c1MasterByteTx>
	}
	HAL_Delay(6);
 80028fc:	2006      	movs	r0, #6
 80028fe:	f001 fb3f 	bl	8003f80 <HAL_Delay>
 8002902:	46b5      	mov	sp, r6
}
 8002904:	46c0      	nop			; (mov r8, r8)
 8002906:	46bd      	mov	sp, r7
 8002908:	b017      	add	sp, #92	; 0x5c
 800290a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800290c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800290c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800290e:	b0b9      	sub	sp, #228	; 0xe4
 8002910:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 1 */
	MAX2871_t ppl;
	ppl.FreqOUTold = 0;
 8002912:	2620      	movs	r6, #32
 8002914:	2018      	movs	r0, #24
 8002916:	1833      	adds	r3, r6, r0
 8002918:	19d9      	adds	r1, r3, r7
 800291a:	2200      	movs	r2, #0
 800291c:	2300      	movs	r3, #0
 800291e:	608a      	str	r2, [r1, #8]
 8002920:	60cb      	str	r3, [r1, #12]
	ppl_ptr = &ppl;
 8002922:	4be7      	ldr	r3, [pc, #924]	; (8002cc0 <main+0x3b4>)
 8002924:	1832      	adds	r2, r6, r0
 8002926:	19d2      	adds	r2, r2, r7
 8002928:	601a      	str	r2, [r3, #0]
	ppl_ptr->ATTBYTE = 0;
 800292a:	4be5      	ldr	r3, [pc, #916]	; (8002cc0 <main+0x3b4>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	2200      	movs	r2, #0
 8002930:	659a      	str	r2, [r3, #88]	; 0x58
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8002932:	f001 fa9f 	bl	8003e74 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8002936:	f000 faff 	bl	8002f38 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800293a:	f000 fc37 	bl	80031ac <MX_GPIO_Init>
	MX_I2C1_Init();
 800293e:	f000 fb67 	bl	8003010 <MX_I2C1_Init>
	MX_SPI2_Init();
 8002942:	f000 fba5 	bl	8003090 <MX_SPI2_Init>
	MX_USART1_UART_Init();
 8002946:	f000 fbe3 	bl	8003110 <MX_USART1_UART_Init>
	MX_CRC_Init();
 800294a:	f000 fb3d 	bl	8002fc8 <MX_CRC_Init>
	/* USER CODE BEGIN 2 */
	i2c1MasterInit();
 800294e:	f7ff fd25 	bl	800239c <i2c1MasterInit>
	max2871Init(&ppl);
 8002952:	2018      	movs	r0, #24
 8002954:	1833      	adds	r3, r6, r0
 8002956:	19db      	adds	r3, r3, r7
 8002958:	0018      	movs	r0, r3
 800295a:	f000 fccf 	bl	80032fc <max2871Init>
	uint8_t addrList[5] = { 0 };
 800295e:	2318      	movs	r3, #24
 8002960:	2618      	movs	r6, #24
 8002962:	199b      	adds	r3, r3, r6
 8002964:	19db      	adds	r3, r3, r7
 8002966:	2200      	movs	r2, #0
 8002968:	601a      	str	r2, [r3, #0]
 800296a:	2200      	movs	r2, #0
 800296c:	711a      	strb	r2, [r3, #4]
	uint8_t freq_init[FREQ_OUT_SIZE] = { 0x11, 0x22, 0x33, 0x44, 0x55, 0x66,
 800296e:	2110      	movs	r1, #16
 8002970:	198b      	adds	r3, r1, r6
 8002972:	19db      	adds	r3, r3, r7
 8002974:	4ad3      	ldr	r2, [pc, #844]	; (8002cc4 <main+0x3b8>)
 8002976:	ca41      	ldmia	r2!, {r0, r6}
 8002978:	c341      	stmia	r3!, {r0, r6}
			0x77, 0x88 };
	m24c64WriteNBytes(BASE_ADDR, freq_init, FREQ_OUT_ADDR, FREQ_OUT_SIZE);
 800297a:	2618      	movs	r6, #24
 800297c:	198b      	adds	r3, r1, r6
 800297e:	19d9      	adds	r1, r3, r7
 8002980:	2308      	movs	r3, #8
 8002982:	2203      	movs	r2, #3
 8002984:	2003      	movs	r0, #3
 8002986:	f7ff fef7 	bl	8002778 <m24c64WriteNBytes>
	uint8_t buffer[10] = { 0 };
 800298a:	231c      	movs	r3, #28
 800298c:	18fb      	adds	r3, r7, r3
 800298e:	2200      	movs	r2, #0
 8002990:	601a      	str	r2, [r3, #0]
 8002992:	3304      	adds	r3, #4
 8002994:	2206      	movs	r2, #6
 8002996:	2100      	movs	r1, #0
 8002998:	0018      	movs	r0, r3
 800299a:	f003 fde3 	bl	8006564 <memset>

	m24c64ReadNBytes(BASE_ADDR, buffer, FREQ_OUT_ADDR, FREQ_OUT_SIZE);
 800299e:	231c      	movs	r3, #28
 80029a0:	18f9      	adds	r1, r7, r3
 80029a2:	2308      	movs	r3, #8
 80029a4:	2203      	movs	r2, #3
 80029a6:	2003      	movs	r0, #3
 80029a8:	f7ff fea6 	bl	80026f8 <m24c64ReadNBytes>

	for (int i = FREQ_OUT_SIZE - 1; i >= 0; i--)
 80029ac:	2307      	movs	r3, #7
 80029ae:	22c4      	movs	r2, #196	; 0xc4
 80029b0:	1992      	adds	r2, r2, r6
 80029b2:	19d2      	adds	r2, r2, r7
 80029b4:	6013      	str	r3, [r2, #0]
 80029b6:	e02d      	b.n	8002a14 <main+0x108>
		ppl.FreqOut |= (buffer[i] << (i * 8));
 80029b8:	2320      	movs	r3, #32
 80029ba:	2118      	movs	r1, #24
 80029bc:	185b      	adds	r3, r3, r1
 80029be:	19db      	adds	r3, r3, r7
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	201c      	movs	r0, #28
 80029c6:	1838      	adds	r0, r7, r0
 80029c8:	26c4      	movs	r6, #196	; 0xc4
 80029ca:	1871      	adds	r1, r6, r1
 80029cc:	19c9      	adds	r1, r1, r7
 80029ce:	6809      	ldr	r1, [r1, #0]
 80029d0:	1841      	adds	r1, r0, r1
 80029d2:	7809      	ldrb	r1, [r1, #0]
 80029d4:	0008      	movs	r0, r1
 80029d6:	2118      	movs	r1, #24
 80029d8:	1876      	adds	r6, r6, r1
 80029da:	19f1      	adds	r1, r6, r7
 80029dc:	6809      	ldr	r1, [r1, #0]
 80029de:	00c9      	lsls	r1, r1, #3
 80029e0:	4088      	lsls	r0, r1
 80029e2:	0001      	movs	r1, r0
 80029e4:	6139      	str	r1, [r7, #16]
 80029e6:	17c9      	asrs	r1, r1, #31
 80029e8:	6179      	str	r1, [r7, #20]
 80029ea:	6938      	ldr	r0, [r7, #16]
 80029ec:	6979      	ldr	r1, [r7, #20]
 80029ee:	0006      	movs	r6, r0
 80029f0:	4316      	orrs	r6, r2
 80029f2:	0034      	movs	r4, r6
 80029f4:	4319      	orrs	r1, r3
 80029f6:	000d      	movs	r5, r1
 80029f8:	2320      	movs	r3, #32
 80029fa:	2218      	movs	r2, #24
 80029fc:	189b      	adds	r3, r3, r2
 80029fe:	19db      	adds	r3, r3, r7
 8002a00:	601c      	str	r4, [r3, #0]
 8002a02:	605d      	str	r5, [r3, #4]
	for (int i = FREQ_OUT_SIZE - 1; i >= 0; i--)
 8002a04:	26c4      	movs	r6, #196	; 0xc4
 8002a06:	18b3      	adds	r3, r6, r2
 8002a08:	19db      	adds	r3, r3, r7
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	3b01      	subs	r3, #1
 8002a0e:	18b2      	adds	r2, r6, r2
 8002a10:	19d2      	adds	r2, r2, r7
 8002a12:	6013      	str	r3, [r2, #0]
 8002a14:	23c4      	movs	r3, #196	; 0xc4
 8002a16:	2618      	movs	r6, #24
 8002a18:	199b      	adds	r3, r3, r6
 8002a1a:	19db      	adds	r3, r3, r7
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	daca      	bge.n	80029b8 <main+0xac>

	m24c64ReadNBytes(BASE_ADDR, buffer, FREQ_OUT_ADDR + FREQ_OUT_SIZE,
 8002a22:	241c      	movs	r4, #28
 8002a24:	1939      	adds	r1, r7, r4
 8002a26:	2302      	movs	r3, #2
 8002a28:	220b      	movs	r2, #11
 8002a2a:	2003      	movs	r0, #3
 8002a2c:	f7ff fe64 	bl	80026f8 <m24c64ReadNBytes>
	LACT_SIZE);
	ppl.LACT = buffer[0] + buffer[1] / 2.0;
 8002a30:	193b      	adds	r3, r7, r4
 8002a32:	781b      	ldrb	r3, [r3, #0]
 8002a34:	0018      	movs	r0, r3
 8002a36:	f7ff fa5f 	bl	8001ef8 <__aeabi_i2d>
 8002a3a:	0004      	movs	r4, r0
 8002a3c:	000d      	movs	r5, r1
 8002a3e:	231c      	movs	r3, #28
 8002a40:	18fb      	adds	r3, r7, r3
 8002a42:	785b      	ldrb	r3, [r3, #1]
 8002a44:	0018      	movs	r0, r3
 8002a46:	f7ff fa57 	bl	8001ef8 <__aeabi_i2d>
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	2380      	movs	r3, #128	; 0x80
 8002a4e:	05db      	lsls	r3, r3, #23
 8002a50:	f7fe f928 	bl	8000ca4 <__aeabi_ddiv>
 8002a54:	0002      	movs	r2, r0
 8002a56:	000b      	movs	r3, r1
 8002a58:	0020      	movs	r0, r4
 8002a5a:	0029      	movs	r1, r5
 8002a5c:	f7fd fde6 	bl	800062c <__aeabi_dadd>
 8002a60:	0002      	movs	r2, r0
 8002a62:	000b      	movs	r3, r1
 8002a64:	0010      	movs	r0, r2
 8002a66:	0019      	movs	r1, r3
 8002a68:	f7ff fa9c 	bl	8001fa4 <__aeabi_d2f>
 8002a6c:	1c02      	adds	r2, r0, #0
 8002a6e:	2120      	movs	r1, #32
 8002a70:	198b      	adds	r3, r1, r6
 8002a72:	19db      	adds	r3, r3, r7
 8002a74:	629a      	str	r2, [r3, #40]	; 0x28

	if (ppl.FreqOut == -1) {
 8002a76:	198b      	adds	r3, r1, r6
 8002a78:	19db      	adds	r3, r3, r7
 8002a7a:	681a      	ldr	r2, [r3, #0]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	1c50      	adds	r0, r2, #1
 8002a80:	d10c      	bne.n	8002a9c <main+0x190>
 8002a82:	3301      	adds	r3, #1
 8002a84:	d10a      	bne.n	8002a9c <main+0x190>
		ppl.FreqOut = 4000000000;
 8002a86:	0008      	movs	r0, r1
 8002a88:	198b      	adds	r3, r1, r6
 8002a8a:	19d9      	adds	r1, r3, r7
 8002a8c:	4a8e      	ldr	r2, [pc, #568]	; (8002cc8 <main+0x3bc>)
 8002a8e:	2300      	movs	r3, #0
 8002a90:	600a      	str	r2, [r1, #0]
 8002a92:	604b      	str	r3, [r1, #4]
		ppl.LACT = 12;
 8002a94:	1983      	adds	r3, r0, r6
 8002a96:	19db      	adds	r3, r3, r7
 8002a98:	4a8c      	ldr	r2, [pc, #560]	; (8002ccc <main+0x3c0>)
 8002a9a:	629a      	str	r2, [r3, #40]	; 0x28
	}

	HAL_Delay(200);
 8002a9c:	20c8      	movs	r0, #200	; 0xc8
 8002a9e:	f001 fa6f 	bl	8003f80 <HAL_Delay>
	max2871CalculateRegisterValues(&ppl);
 8002aa2:	2420      	movs	r4, #32
 8002aa4:	2518      	movs	r5, #24
 8002aa6:	1963      	adds	r3, r4, r5
 8002aa8:	19db      	adds	r3, r3, r7
 8002aaa:	0018      	movs	r0, r3
 8002aac:	f000 fcc4 	bl	8003438 <max2871CalculateRegisterValues>

	max2871RegisterInit(&hspi2, &ppl);
 8002ab0:	1963      	adds	r3, r4, r5
 8002ab2:	19da      	adds	r2, r3, r7
 8002ab4:	4b86      	ldr	r3, [pc, #536]	; (8002cd0 <main+0x3c4>)
 8002ab6:	0011      	movs	r1, r2
 8002ab8:	0018      	movs	r0, r3
 8002aba:	f000 ff99 	bl	80039f0 <max2871RegisterInit>
	uint8_t IODIRA = 0x00;
 8002abe:	21b7      	movs	r1, #183	; 0xb7
 8002ac0:	194b      	adds	r3, r1, r5
 8002ac2:	19db      	adds	r3, r3, r7
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	701a      	strb	r2, [r3, #0]

	buffer[0] = 0x00;
 8002ac8:	261c      	movs	r6, #28
 8002aca:	19bb      	adds	r3, r7, r6
 8002acc:	2200      	movs	r2, #0
 8002ace:	701a      	strb	r2, [r3, #0]
	buffer[1] = IODIRA;
 8002ad0:	19bb      	adds	r3, r7, r6
 8002ad2:	194a      	adds	r2, r1, r5
 8002ad4:	19d2      	adds	r2, r2, r7
 8002ad6:	7812      	ldrb	r2, [r2, #0]
 8002ad8:	705a      	strb	r2, [r3, #1]
	m24c64WriteNBytes(BASE_ADDR, buffer,
 8002ada:	19b9      	adds	r1, r7, r6
 8002adc:	2302      	movs	r3, #2
 8002ade:	220d      	movs	r2, #13
 8002ae0:	2003      	movs	r0, #3
 8002ae2:	f7ff fe49 	bl	8002778 <m24c64WriteNBytes>
			FREQ_OUT_ADDR + FREQ_OUT_SIZE + LACT_SIZE, MCPADR_SIZE);
	uint8_t IODIRB = 0x01;
 8002ae6:	21b6      	movs	r1, #182	; 0xb6
 8002ae8:	194b      	adds	r3, r1, r5
 8002aea:	19db      	adds	r3, r3, r7
 8002aec:	2201      	movs	r2, #1
 8002aee:	701a      	strb	r2, [r3, #0]
	buffer[0] = 0x00;
 8002af0:	0030      	movs	r0, r6
 8002af2:	183b      	adds	r3, r7, r0
 8002af4:	2200      	movs	r2, #0
 8002af6:	701a      	strb	r2, [r3, #0]
	buffer[1] = IODIRB;
 8002af8:	183b      	adds	r3, r7, r0
 8002afa:	194a      	adds	r2, r1, r5
 8002afc:	19d2      	adds	r2, r2, r7
 8002afe:	7812      	ldrb	r2, [r2, #0]
 8002b00:	705a      	strb	r2, [r3, #1]
	m24c64WriteNBytes(BASE_ADDR, buffer,
 8002b02:	1839      	adds	r1, r7, r0
 8002b04:	2302      	movs	r3, #2
 8002b06:	220d      	movs	r2, #13
 8002b08:	2003      	movs	r0, #3
 8002b0a:	f7ff fe35 	bl	8002778 <m24c64WriteNBytes>
			FREQ_OUT_ADDR + FREQ_OUT_SIZE + LACT_SIZE, MCPADR_SIZE);

	// ATTENUATION NEEDED FOR LMAX OUTPUT - CHECK THAT
	// no se que es esto
	AC[0] = 19; //  100 MHz
 8002b0e:	4b71      	ldr	r3, [pc, #452]	; (8002cd4 <main+0x3c8>)
 8002b10:	4a71      	ldr	r2, [pc, #452]	; (8002cd8 <main+0x3cc>)
 8002b12:	601a      	str	r2, [r3, #0]
	AC[1] = 19; //  300 MHz
 8002b14:	4b6f      	ldr	r3, [pc, #444]	; (8002cd4 <main+0x3c8>)
 8002b16:	4a70      	ldr	r2, [pc, #448]	; (8002cd8 <main+0x3cc>)
 8002b18:	605a      	str	r2, [r3, #4]
	AC[2] = 20; //  500 MHz
 8002b1a:	4b6e      	ldr	r3, [pc, #440]	; (8002cd4 <main+0x3c8>)
 8002b1c:	4a6f      	ldr	r2, [pc, #444]	; (8002cdc <main+0x3d0>)
 8002b1e:	609a      	str	r2, [r3, #8]
	AC[3] = 18.5; //  700 MHz
 8002b20:	4b6c      	ldr	r3, [pc, #432]	; (8002cd4 <main+0x3c8>)
 8002b22:	4a6f      	ldr	r2, [pc, #444]	; (8002ce0 <main+0x3d4>)
 8002b24:	60da      	str	r2, [r3, #12]
	AC[4] = 18.5; //  900 MHz
 8002b26:	4b6b      	ldr	r3, [pc, #428]	; (8002cd4 <main+0x3c8>)
 8002b28:	4a6d      	ldr	r2, [pc, #436]	; (8002ce0 <main+0x3d4>)
 8002b2a:	611a      	str	r2, [r3, #16]
	AC[5] = 18.5; // 1100 MHz
 8002b2c:	4b69      	ldr	r3, [pc, #420]	; (8002cd4 <main+0x3c8>)
 8002b2e:	4a6c      	ldr	r2, [pc, #432]	; (8002ce0 <main+0x3d4>)
 8002b30:	615a      	str	r2, [r3, #20]
	AC[6] = 18.5; // 1300 MHz
 8002b32:	4b68      	ldr	r3, [pc, #416]	; (8002cd4 <main+0x3c8>)
 8002b34:	4a6a      	ldr	r2, [pc, #424]	; (8002ce0 <main+0x3d4>)
 8002b36:	619a      	str	r2, [r3, #24]
	AC[7] = 17; // 1500 MHz
 8002b38:	4b66      	ldr	r3, [pc, #408]	; (8002cd4 <main+0x3c8>)
 8002b3a:	4a6a      	ldr	r2, [pc, #424]	; (8002ce4 <main+0x3d8>)
 8002b3c:	61da      	str	r2, [r3, #28]
	AC[8] = 17; // 1700 MHz
 8002b3e:	4b65      	ldr	r3, [pc, #404]	; (8002cd4 <main+0x3c8>)
 8002b40:	4a68      	ldr	r2, [pc, #416]	; (8002ce4 <main+0x3d8>)
 8002b42:	621a      	str	r2, [r3, #32]
	AC[9] = 16.5; // 1900 MHz
 8002b44:	4b63      	ldr	r3, [pc, #396]	; (8002cd4 <main+0x3c8>)
 8002b46:	4a68      	ldr	r2, [pc, #416]	; (8002ce8 <main+0x3dc>)
 8002b48:	625a      	str	r2, [r3, #36]	; 0x24
	AC[10] = 16; // 2100 MHz
 8002b4a:	4b62      	ldr	r3, [pc, #392]	; (8002cd4 <main+0x3c8>)
 8002b4c:	2283      	movs	r2, #131	; 0x83
 8002b4e:	05d2      	lsls	r2, r2, #23
 8002b50:	629a      	str	r2, [r3, #40]	; 0x28
	AC[11] = 15; // 2300 MHz
 8002b52:	4b60      	ldr	r3, [pc, #384]	; (8002cd4 <main+0x3c8>)
 8002b54:	4a65      	ldr	r2, [pc, #404]	; (8002cec <main+0x3e0>)
 8002b56:	62da      	str	r2, [r3, #44]	; 0x2c
	AC[12] = 13; // 2500 MHz
 8002b58:	4b5e      	ldr	r3, [pc, #376]	; (8002cd4 <main+0x3c8>)
 8002b5a:	4a65      	ldr	r2, [pc, #404]	; (8002cf0 <main+0x3e4>)
 8002b5c:	631a      	str	r2, [r3, #48]	; 0x30
	AC[13] = 13; // 2700 MHz
 8002b5e:	4b5d      	ldr	r3, [pc, #372]	; (8002cd4 <main+0x3c8>)
 8002b60:	4a63      	ldr	r2, [pc, #396]	; (8002cf0 <main+0x3e4>)
 8002b62:	635a      	str	r2, [r3, #52]	; 0x34
	AC[14] = 11; // 2900 MHz
 8002b64:	4b5b      	ldr	r3, [pc, #364]	; (8002cd4 <main+0x3c8>)
 8002b66:	4a63      	ldr	r2, [pc, #396]	; (8002cf4 <main+0x3e8>)
 8002b68:	639a      	str	r2, [r3, #56]	; 0x38
	AC[15] = 9.5; // 3100 MHz
 8002b6a:	4b5a      	ldr	r3, [pc, #360]	; (8002cd4 <main+0x3c8>)
 8002b6c:	4a62      	ldr	r2, [pc, #392]	; (8002cf8 <main+0x3ec>)
 8002b6e:	63da      	str	r2, [r3, #60]	; 0x3c
	AC[16] = 10; // 3300 MHz
 8002b70:	4b58      	ldr	r3, [pc, #352]	; (8002cd4 <main+0x3c8>)
 8002b72:	4a62      	ldr	r2, [pc, #392]	; (8002cfc <main+0x3f0>)
 8002b74:	641a      	str	r2, [r3, #64]	; 0x40
	AC[17] = 9; // 3500 MHz
 8002b76:	4b57      	ldr	r3, [pc, #348]	; (8002cd4 <main+0x3c8>)
 8002b78:	4a61      	ldr	r2, [pc, #388]	; (8002d00 <main+0x3f4>)
 8002b7a:	645a      	str	r2, [r3, #68]	; 0x44
	AC[18] = 8.5; // 3700 MHz
 8002b7c:	4b55      	ldr	r3, [pc, #340]	; (8002cd4 <main+0x3c8>)
 8002b7e:	4a61      	ldr	r2, [pc, #388]	; (8002d04 <main+0x3f8>)
 8002b80:	649a      	str	r2, [r3, #72]	; 0x48
	AC[19] = 7; // 3900 MHz
 8002b82:	4b54      	ldr	r3, [pc, #336]	; (8002cd4 <main+0x3c8>)
 8002b84:	4a60      	ldr	r2, [pc, #384]	; (8002d08 <main+0x3fc>)
 8002b86:	64da      	str	r2, [r3, #76]	; 0x4c
	AC[20] = 6; // 4100 MHz
 8002b88:	4b52      	ldr	r3, [pc, #328]	; (8002cd4 <main+0x3c8>)
 8002b8a:	4a60      	ldr	r2, [pc, #384]	; (8002d0c <main+0x400>)
 8002b8c:	651a      	str	r2, [r3, #80]	; 0x50
	AC[21] = 4; //4300 MHz
 8002b8e:	4b51      	ldr	r3, [pc, #324]	; (8002cd4 <main+0x3c8>)
 8002b90:	2281      	movs	r2, #129	; 0x81
 8002b92:	05d2      	lsls	r2, r2, #23
 8002b94:	655a      	str	r2, [r3, #84]	; 0x54
	AC[22] = 5.5; //4500 MHz
 8002b96:	4b4f      	ldr	r3, [pc, #316]	; (8002cd4 <main+0x3c8>)
 8002b98:	4a5d      	ldr	r2, [pc, #372]	; (8002d10 <main+0x404>)
 8002b9a:	659a      	str	r2, [r3, #88]	; 0x58
	AC[23] = 5;  //4700 MHz
 8002b9c:	4b4d      	ldr	r3, [pc, #308]	; (8002cd4 <main+0x3c8>)
 8002b9e:	4a5d      	ldr	r2, [pc, #372]	; (8002d14 <main+0x408>)
 8002ba0:	65da      	str	r2, [r3, #92]	; 0x5c
	AC[24] = 2;  //4900 MHz
 8002ba2:	4b4c      	ldr	r3, [pc, #304]	; (8002cd4 <main+0x3c8>)
 8002ba4:	2280      	movs	r2, #128	; 0x80
 8002ba6:	05d2      	lsls	r2, r2, #23
 8002ba8:	661a      	str	r2, [r3, #96]	; 0x60
	AC[25] = 0;  //5100 MHz
 8002baa:	4b4a      	ldr	r3, [pc, #296]	; (8002cd4 <main+0x3c8>)
 8002bac:	2200      	movs	r2, #0
 8002bae:	665a      	str	r2, [r3, #100]	; 0x64
	AC[26] = 0;  //5300 MHz
 8002bb0:	4b48      	ldr	r3, [pc, #288]	; (8002cd4 <main+0x3c8>)
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	669a      	str	r2, [r3, #104]	; 0x68
	AC[27] = 0;  //5500 MHz
 8002bb6:	4b47      	ldr	r3, [pc, #284]	; (8002cd4 <main+0x3c8>)
 8002bb8:	2200      	movs	r2, #0
 8002bba:	66da      	str	r2, [r3, #108]	; 0x6c
	AC[28] = 0;  //5700 MHz
 8002bbc:	4b45      	ldr	r3, [pc, #276]	; (8002cd4 <main+0x3c8>)
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	671a      	str	r2, [r3, #112]	; 0x70
	AC[29] = 0;  //5900 MHz
 8002bc2:	4b44      	ldr	r3, [pc, #272]	; (8002cd4 <main+0x3c8>)
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	675a      	str	r2, [r3, #116]	; 0x74
	AC[30] = 0;  //6100 MHz
 8002bc8:	4b42      	ldr	r3, [pc, #264]	; (8002cd4 <main+0x3c8>)
 8002bca:	2200      	movs	r2, #0
 8002bcc:	679a      	str	r2, [r3, #120]	; 0x78
	int Valor_5;
	int Valor_6;
	int Valor_7;
	int Valor_8;
	int Valor_9;
	unsigned long suma_current = -1;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	425b      	negs	r3, r3
 8002bd2:	22c0      	movs	r2, #192	; 0xc0
 8002bd4:	0028      	movs	r0, r5
 8002bd6:	1812      	adds	r2, r2, r0
 8002bd8:	19d2      	adds	r2, r2, r7
 8002bda:	6013      	str	r3, [r2, #0]
	unsigned long suma_read;
	unsigned long suma_new = 0;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	22bc      	movs	r2, #188	; 0xbc
 8002be0:	1812      	adds	r2, r2, r0
 8002be2:	19d2      	adds	r2, r2, r7
 8002be4:	6013      	str	r3, [r2, #0]
	unsigned long mux;
	muxptr = &mux;
 8002be6:	4b4c      	ldr	r3, [pc, #304]	; (8002d18 <main+0x40c>)
 8002be8:	183a      	adds	r2, r7, r0
 8002bea:	601a      	str	r2, [r3, #0]
	unsigned long FreqBase = 150000000;
 8002bec:	4b4b      	ldr	r3, [pc, #300]	; (8002d1c <main+0x410>)
 8002bee:	21b0      	movs	r1, #176	; 0xb0
 8002bf0:	180a      	adds	r2, r1, r0
 8002bf2:	19d2      	adds	r2, r2, r7
 8002bf4:	6013      	str	r3, [r2, #0]
	ppl.FreqOut = suma_read + FreqBase;
 8002bf6:	23ac      	movs	r3, #172	; 0xac
 8002bf8:	181b      	adds	r3, r3, r0
 8002bfa:	19db      	adds	r3, r3, r7
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	180b      	adds	r3, r1, r0
 8002c00:	19db      	adds	r3, r3, r7
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	18d3      	adds	r3, r2, r3
 8002c06:	60bb      	str	r3, [r7, #8]
 8002c08:	2300      	movs	r3, #0
 8002c0a:	60fb      	str	r3, [r7, #12]
 8002c0c:	0005      	movs	r5, r0
 8002c0e:	1823      	adds	r3, r4, r0
 8002c10:	19db      	adds	r3, r3, r7
 8002c12:	68b9      	ldr	r1, [r7, #8]
 8002c14:	68fa      	ldr	r2, [r7, #12]
 8002c16:	6019      	str	r1, [r3, #0]
 8002c18:	605a      	str	r2, [r3, #4]
	unsigned long ultima_suma = HAL_GetTick();
 8002c1a:	f001 f9a7 	bl	8003f6c <HAL_GetTick>
 8002c1e:	0003      	movs	r3, r0
 8002c20:	22b8      	movs	r2, #184	; 0xb8
 8002c22:	002c      	movs	r4, r5
 8002c24:	1912      	adds	r2, r2, r4
 8002c26:	19d2      	adds	r2, r2, r7
 8002c28:	6013      	str	r3, [r2, #0]
	unsigned long togg = HAL_GetTick();
 8002c2a:	f001 f99f 	bl	8003f6c <HAL_GetTick>
 8002c2e:	0003      	movs	r3, r0
 8002c30:	22a8      	movs	r2, #168	; 0xa8
 8002c32:	1912      	adds	r2, r2, r4
 8002c34:	19d2      	adds	r2, r2, r7
 8002c36:	6013      	str	r3, [r2, #0]
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		//toggtime=HAL_GetTick()-togg;
		HAL_GPIO_WritePin(GPIOA, MAX_RF_ENABLE_Pin, GPIO_PIN_SET);
 8002c38:	23a0      	movs	r3, #160	; 0xa0
 8002c3a:	05db      	lsls	r3, r3, #23
 8002c3c:	2201      	movs	r2, #1
 8002c3e:	2120      	movs	r1, #32
 8002c40:	0018      	movs	r0, r3
 8002c42:	f001 fcca 	bl	80045da <HAL_GPIO_WritePin>

			//HAL_GPIO_TogglePin(MAX_RF_ENABLE_GPIO_Port, MAX_RF_ENABLE_Pin);
			//togg = HAL_GetTick();
		//}

		Valor_0 = HAL_GPIO_ReadPin(SW_0_GPIO_Port, SW_0_Pin) ? 0 : 12500;
 8002c46:	4b36      	ldr	r3, [pc, #216]	; (8002d20 <main+0x414>)
 8002c48:	2104      	movs	r1, #4
 8002c4a:	0018      	movs	r0, r3
 8002c4c:	f001 fca8 	bl	80045a0 <HAL_GPIO_ReadPin>
 8002c50:	1e03      	subs	r3, r0, #0
 8002c52:	d001      	beq.n	8002c58 <main+0x34c>
 8002c54:	2300      	movs	r3, #0
 8002c56:	e000      	b.n	8002c5a <main+0x34e>
 8002c58:	4b32      	ldr	r3, [pc, #200]	; (8002d24 <main+0x418>)
 8002c5a:	22a4      	movs	r2, #164	; 0xa4
 8002c5c:	2118      	movs	r1, #24
 8002c5e:	1852      	adds	r2, r2, r1
 8002c60:	19d2      	adds	r2, r2, r7
 8002c62:	6013      	str	r3, [r2, #0]
		Valor_1 = HAL_GPIO_ReadPin(SW_1_GPIO_Port, SW_1_Pin) ? 0 : 25000;
 8002c64:	2380      	movs	r3, #128	; 0x80
 8002c66:	005a      	lsls	r2, r3, #1
 8002c68:	23a0      	movs	r3, #160	; 0xa0
 8002c6a:	05db      	lsls	r3, r3, #23
 8002c6c:	0011      	movs	r1, r2
 8002c6e:	0018      	movs	r0, r3
 8002c70:	f001 fc96 	bl	80045a0 <HAL_GPIO_ReadPin>
 8002c74:	1e03      	subs	r3, r0, #0
 8002c76:	d001      	beq.n	8002c7c <main+0x370>
 8002c78:	2300      	movs	r3, #0
 8002c7a:	e000      	b.n	8002c7e <main+0x372>
 8002c7c:	4b2a      	ldr	r3, [pc, #168]	; (8002d28 <main+0x41c>)
 8002c7e:	22a0      	movs	r2, #160	; 0xa0
 8002c80:	2118      	movs	r1, #24
 8002c82:	1852      	adds	r2, r2, r1
 8002c84:	19d2      	adds	r2, r2, r7
 8002c86:	6013      	str	r3, [r2, #0]
		Valor_2 = HAL_GPIO_ReadPin(SW_2_GPIO_Port, SW_2_Pin) ? 0 : 50000;
 8002c88:	4b28      	ldr	r3, [pc, #160]	; (8002d2c <main+0x420>)
 8002c8a:	2140      	movs	r1, #64	; 0x40
 8002c8c:	0018      	movs	r0, r3
 8002c8e:	f001 fc87 	bl	80045a0 <HAL_GPIO_ReadPin>
 8002c92:	1e03      	subs	r3, r0, #0
 8002c94:	d001      	beq.n	8002c9a <main+0x38e>
 8002c96:	2300      	movs	r3, #0
 8002c98:	e000      	b.n	8002c9c <main+0x390>
 8002c9a:	4b25      	ldr	r3, [pc, #148]	; (8002d30 <main+0x424>)
 8002c9c:	229c      	movs	r2, #156	; 0x9c
 8002c9e:	2118      	movs	r1, #24
 8002ca0:	1852      	adds	r2, r2, r1
 8002ca2:	19d2      	adds	r2, r2, r7
 8002ca4:	6013      	str	r3, [r2, #0]
		Valor_3 = HAL_GPIO_ReadPin(SW_3_GPIO_Port, SW_3_Pin) ? 0 : 100000;
 8002ca6:	2380      	movs	r3, #128	; 0x80
 8002ca8:	011a      	lsls	r2, r3, #4
 8002caa:	23a0      	movs	r3, #160	; 0xa0
 8002cac:	05db      	lsls	r3, r3, #23
 8002cae:	0011      	movs	r1, r2
 8002cb0:	0018      	movs	r0, r3
 8002cb2:	f001 fc75 	bl	80045a0 <HAL_GPIO_ReadPin>
 8002cb6:	1e03      	subs	r3, r0, #0
 8002cb8:	d03c      	beq.n	8002d34 <main+0x428>
 8002cba:	2300      	movs	r3, #0
 8002cbc:	e03b      	b.n	8002d36 <main+0x42a>
 8002cbe:	46c0      	nop			; (mov r8, r8)
 8002cc0:	2000027c 	.word	0x2000027c
 8002cc4:	080065b0 	.word	0x080065b0
 8002cc8:	ee6b2800 	.word	0xee6b2800
 8002ccc:	41400000 	.word	0x41400000
 8002cd0:	200000a0 	.word	0x200000a0
 8002cd4:	20000198 	.word	0x20000198
 8002cd8:	41980000 	.word	0x41980000
 8002cdc:	41a00000 	.word	0x41a00000
 8002ce0:	41940000 	.word	0x41940000
 8002ce4:	41880000 	.word	0x41880000
 8002ce8:	41840000 	.word	0x41840000
 8002cec:	41700000 	.word	0x41700000
 8002cf0:	41500000 	.word	0x41500000
 8002cf4:	41300000 	.word	0x41300000
 8002cf8:	41180000 	.word	0x41180000
 8002cfc:	41200000 	.word	0x41200000
 8002d00:	41100000 	.word	0x41100000
 8002d04:	41080000 	.word	0x41080000
 8002d08:	40e00000 	.word	0x40e00000
 8002d0c:	40c00000 	.word	0x40c00000
 8002d10:	40b00000 	.word	0x40b00000
 8002d14:	40a00000 	.word	0x40a00000
 8002d18:	20000278 	.word	0x20000278
 8002d1c:	08f0d180 	.word	0x08f0d180
 8002d20:	50000400 	.word	0x50000400
 8002d24:	000030d4 	.word	0x000030d4
 8002d28:	000061a8 	.word	0x000061a8
 8002d2c:	50000800 	.word	0x50000800
 8002d30:	0000c350 	.word	0x0000c350
 8002d34:	4b77      	ldr	r3, [pc, #476]	; (8002f14 <main+0x608>)
 8002d36:	2298      	movs	r2, #152	; 0x98
 8002d38:	2118      	movs	r1, #24
 8002d3a:	1852      	adds	r2, r2, r1
 8002d3c:	19d2      	adds	r2, r2, r7
 8002d3e:	6013      	str	r3, [r2, #0]
		Valor_4 = HAL_GPIO_ReadPin(SW_4_GPIO_Port, SW_4_Pin) ? 0 : 200000;
 8002d40:	2380      	movs	r3, #128	; 0x80
 8002d42:	015a      	lsls	r2, r3, #5
 8002d44:	23a0      	movs	r3, #160	; 0xa0
 8002d46:	05db      	lsls	r3, r3, #23
 8002d48:	0011      	movs	r1, r2
 8002d4a:	0018      	movs	r0, r3
 8002d4c:	f001 fc28 	bl	80045a0 <HAL_GPIO_ReadPin>
 8002d50:	1e03      	subs	r3, r0, #0
 8002d52:	d001      	beq.n	8002d58 <main+0x44c>
 8002d54:	2300      	movs	r3, #0
 8002d56:	e000      	b.n	8002d5a <main+0x44e>
 8002d58:	4b6f      	ldr	r3, [pc, #444]	; (8002f18 <main+0x60c>)
 8002d5a:	2294      	movs	r2, #148	; 0x94
 8002d5c:	2118      	movs	r1, #24
 8002d5e:	1852      	adds	r2, r2, r1
 8002d60:	19d2      	adds	r2, r2, r7
 8002d62:	6013      	str	r3, [r2, #0]
		Valor_5 = HAL_GPIO_ReadPin(SW_5_GPIO_Port, SW_5_Pin) ? 0 : 400000;
 8002d64:	2380      	movs	r3, #128	; 0x80
 8002d66:	021a      	lsls	r2, r3, #8
 8002d68:	23a0      	movs	r3, #160	; 0xa0
 8002d6a:	05db      	lsls	r3, r3, #23
 8002d6c:	0011      	movs	r1, r2
 8002d6e:	0018      	movs	r0, r3
 8002d70:	f001 fc16 	bl	80045a0 <HAL_GPIO_ReadPin>
 8002d74:	1e03      	subs	r3, r0, #0
 8002d76:	d001      	beq.n	8002d7c <main+0x470>
 8002d78:	2300      	movs	r3, #0
 8002d7a:	e000      	b.n	8002d7e <main+0x472>
 8002d7c:	4b67      	ldr	r3, [pc, #412]	; (8002f1c <main+0x610>)
 8002d7e:	2290      	movs	r2, #144	; 0x90
 8002d80:	2118      	movs	r1, #24
 8002d82:	1852      	adds	r2, r2, r1
 8002d84:	19d2      	adds	r2, r2, r7
 8002d86:	6013      	str	r3, [r2, #0]
		Valor_6 = HAL_GPIO_ReadPin(SW_6_GPIO_Port, SW_6_Pin) ? 0 : 800000;
 8002d88:	4b65      	ldr	r3, [pc, #404]	; (8002f20 <main+0x614>)
 8002d8a:	2108      	movs	r1, #8
 8002d8c:	0018      	movs	r0, r3
 8002d8e:	f001 fc07 	bl	80045a0 <HAL_GPIO_ReadPin>
 8002d92:	1e03      	subs	r3, r0, #0
 8002d94:	d001      	beq.n	8002d9a <main+0x48e>
 8002d96:	2300      	movs	r3, #0
 8002d98:	e000      	b.n	8002d9c <main+0x490>
 8002d9a:	4b62      	ldr	r3, [pc, #392]	; (8002f24 <main+0x618>)
 8002d9c:	228c      	movs	r2, #140	; 0x8c
 8002d9e:	2118      	movs	r1, #24
 8002da0:	1852      	adds	r2, r2, r1
 8002da2:	19d2      	adds	r2, r2, r7
 8002da4:	6013      	str	r3, [r2, #0]
		Valor_7 = HAL_GPIO_ReadPin(SW_7_GPIO_Port, SW_7_Pin) ? 0 : 1600000;
 8002da6:	4b5e      	ldr	r3, [pc, #376]	; (8002f20 <main+0x614>)
 8002da8:	2110      	movs	r1, #16
 8002daa:	0018      	movs	r0, r3
 8002dac:	f001 fbf8 	bl	80045a0 <HAL_GPIO_ReadPin>
 8002db0:	1e03      	subs	r3, r0, #0
 8002db2:	d001      	beq.n	8002db8 <main+0x4ac>
 8002db4:	2300      	movs	r3, #0
 8002db6:	e000      	b.n	8002dba <main+0x4ae>
 8002db8:	4b5b      	ldr	r3, [pc, #364]	; (8002f28 <main+0x61c>)
 8002dba:	2288      	movs	r2, #136	; 0x88
 8002dbc:	2118      	movs	r1, #24
 8002dbe:	1852      	adds	r2, r2, r1
 8002dc0:	19d2      	adds	r2, r2, r7
 8002dc2:	6013      	str	r3, [r2, #0]
		Valor_8 = HAL_GPIO_ReadPin(SW_8_GPIO_Port, SW_8_Pin) ? 0 : 3200000;
 8002dc4:	4b56      	ldr	r3, [pc, #344]	; (8002f20 <main+0x614>)
 8002dc6:	2120      	movs	r1, #32
 8002dc8:	0018      	movs	r0, r3
 8002dca:	f001 fbe9 	bl	80045a0 <HAL_GPIO_ReadPin>
 8002dce:	1e03      	subs	r3, r0, #0
 8002dd0:	d001      	beq.n	8002dd6 <main+0x4ca>
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	e000      	b.n	8002dd8 <main+0x4cc>
 8002dd6:	4b55      	ldr	r3, [pc, #340]	; (8002f2c <main+0x620>)
 8002dd8:	2284      	movs	r2, #132	; 0x84
 8002dda:	2118      	movs	r1, #24
 8002ddc:	1852      	adds	r2, r2, r1
 8002dde:	19d2      	adds	r2, r2, r7
 8002de0:	6013      	str	r3, [r2, #0]
		Valor_9 = HAL_GPIO_ReadPin(SW_9_GPIO_Port, SW_9_Pin) ? 0 : 6400000;
 8002de2:	2380      	movs	r3, #128	; 0x80
 8002de4:	005b      	lsls	r3, r3, #1
 8002de6:	4a4e      	ldr	r2, [pc, #312]	; (8002f20 <main+0x614>)
 8002de8:	0019      	movs	r1, r3
 8002dea:	0010      	movs	r0, r2
 8002dec:	f001 fbd8 	bl	80045a0 <HAL_GPIO_ReadPin>
 8002df0:	1e03      	subs	r3, r0, #0
 8002df2:	d001      	beq.n	8002df8 <main+0x4ec>
 8002df4:	2300      	movs	r3, #0
 8002df6:	e000      	b.n	8002dfa <main+0x4ee>
 8002df8:	4b4d      	ldr	r3, [pc, #308]	; (8002f30 <main+0x624>)
 8002dfa:	2180      	movs	r1, #128	; 0x80
 8002dfc:	2018      	movs	r0, #24
 8002dfe:	180a      	adds	r2, r1, r0
 8002e00:	19d2      	adds	r2, r2, r7
 8002e02:	6013      	str	r3, [r2, #0]

		suma_read = (Valor_0) + (Valor_1) + (Valor_2) + (Valor_3) + (Valor_4)
 8002e04:	23a4      	movs	r3, #164	; 0xa4
 8002e06:	181b      	adds	r3, r3, r0
 8002e08:	19db      	adds	r3, r3, r7
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	23a0      	movs	r3, #160	; 0xa0
 8002e0e:	181b      	adds	r3, r3, r0
 8002e10:	19db      	adds	r3, r3, r7
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	18d2      	adds	r2, r2, r3
 8002e16:	239c      	movs	r3, #156	; 0x9c
 8002e18:	181b      	adds	r3, r3, r0
 8002e1a:	19db      	adds	r3, r3, r7
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	18d2      	adds	r2, r2, r3
 8002e20:	2398      	movs	r3, #152	; 0x98
 8002e22:	181b      	adds	r3, r3, r0
 8002e24:	19db      	adds	r3, r3, r7
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	18d2      	adds	r2, r2, r3
 8002e2a:	2394      	movs	r3, #148	; 0x94
 8002e2c:	181b      	adds	r3, r3, r0
 8002e2e:	19db      	adds	r3, r3, r7
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	18d2      	adds	r2, r2, r3
				+ (Valor_5) + (Valor_6) + (Valor_7) + (Valor_8) + (Valor_9);
 8002e34:	2390      	movs	r3, #144	; 0x90
 8002e36:	181b      	adds	r3, r3, r0
 8002e38:	19db      	adds	r3, r3, r7
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	18d2      	adds	r2, r2, r3
 8002e3e:	238c      	movs	r3, #140	; 0x8c
 8002e40:	181b      	adds	r3, r3, r0
 8002e42:	19db      	adds	r3, r3, r7
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	18d2      	adds	r2, r2, r3
 8002e48:	2388      	movs	r3, #136	; 0x88
 8002e4a:	181b      	adds	r3, r3, r0
 8002e4c:	19db      	adds	r3, r3, r7
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	18d2      	adds	r2, r2, r3
 8002e52:	2384      	movs	r3, #132	; 0x84
 8002e54:	181b      	adds	r3, r3, r0
 8002e56:	19db      	adds	r3, r3, r7
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	18d2      	adds	r2, r2, r3
 8002e5c:	180b      	adds	r3, r1, r0
 8002e5e:	19db      	adds	r3, r3, r7
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	18d3      	adds	r3, r2, r3
		suma_read = (Valor_0) + (Valor_1) + (Valor_2) + (Valor_3) + (Valor_4)
 8002e64:	24ac      	movs	r4, #172	; 0xac
 8002e66:	1822      	adds	r2, r4, r0
 8002e68:	19d2      	adds	r2, r2, r7
 8002e6a:	6013      	str	r3, [r2, #0]

		if (suma_read != suma_new) {
 8002e6c:	0006      	movs	r6, r0
 8002e6e:	1823      	adds	r3, r4, r0
 8002e70:	19db      	adds	r3, r3, r7
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	25bc      	movs	r5, #188	; 0xbc
 8002e76:	19ab      	adds	r3, r5, r6
 8002e78:	19db      	adds	r3, r3, r7
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	d00d      	beq.n	8002e9c <main+0x590>
			ultima_suma = HAL_GetTick();
 8002e80:	f001 f874 	bl	8003f6c <HAL_GetTick>
 8002e84:	0003      	movs	r3, r0
 8002e86:	22b8      	movs	r2, #184	; 0xb8
 8002e88:	1992      	adds	r2, r2, r6
 8002e8a:	19d2      	adds	r2, r2, r7
 8002e8c:	6013      	str	r3, [r2, #0]
			suma_new = suma_read;
 8002e8e:	0032      	movs	r2, r6
 8002e90:	19a3      	adds	r3, r4, r6
 8002e92:	19db      	adds	r3, r3, r7
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	18aa      	adds	r2, r5, r2
 8002e98:	19d2      	adds	r2, r2, r7
 8002e9a:	6013      	str	r3, [r2, #0]
		}

		if ((HAL_GetTick() - ultima_suma) > 1000) {
 8002e9c:	f001 f866 	bl	8003f6c <HAL_GetTick>
 8002ea0:	0002      	movs	r2, r0
 8002ea2:	23b8      	movs	r3, #184	; 0xb8
 8002ea4:	2118      	movs	r1, #24
 8002ea6:	185b      	adds	r3, r3, r1
 8002ea8:	19db      	adds	r3, r3, r7
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	1ad2      	subs	r2, r2, r3
 8002eae:	23fa      	movs	r3, #250	; 0xfa
 8002eb0:	009b      	lsls	r3, r3, #2
 8002eb2:	429a      	cmp	r2, r3
 8002eb4:	d800      	bhi.n	8002eb8 <main+0x5ac>
 8002eb6:	e6bf      	b.n	8002c38 <main+0x32c>

			if (suma_new != suma_current) {
 8002eb8:	24bc      	movs	r4, #188	; 0xbc
 8002eba:	1863      	adds	r3, r4, r1
 8002ebc:	19db      	adds	r3, r3, r7
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	25c0      	movs	r5, #192	; 0xc0
 8002ec2:	186b      	adds	r3, r5, r1
 8002ec4:	19db      	adds	r3, r3, r7
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	429a      	cmp	r2, r3
 8002eca:	d100      	bne.n	8002ece <main+0x5c2>
 8002ecc:	e6b4      	b.n	8002c38 <main+0x32c>
				ppl.FreqOut = suma_read + FreqBase;
 8002ece:	23ac      	movs	r3, #172	; 0xac
 8002ed0:	185b      	adds	r3, r3, r1
 8002ed2:	19db      	adds	r3, r3, r7
 8002ed4:	681a      	ldr	r2, [r3, #0]
 8002ed6:	23b0      	movs	r3, #176	; 0xb0
 8002ed8:	185b      	adds	r3, r3, r1
 8002eda:	19db      	adds	r3, r3, r7
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	18d3      	adds	r3, r2, r3
 8002ee0:	603b      	str	r3, [r7, #0]
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	607b      	str	r3, [r7, #4]
 8002ee6:	2020      	movs	r0, #32
 8002ee8:	000e      	movs	r6, r1
 8002eea:	1983      	adds	r3, r0, r6
 8002eec:	19db      	adds	r3, r3, r7
 8002eee:	6839      	ldr	r1, [r7, #0]
 8002ef0:	687a      	ldr	r2, [r7, #4]
 8002ef2:	6019      	str	r1, [r3, #0]
 8002ef4:	605a      	str	r2, [r3, #4]
				max2871Program(&hspi2, &ppl);
 8002ef6:	1983      	adds	r3, r0, r6
 8002ef8:	19da      	adds	r2, r3, r7
 8002efa:	4b0e      	ldr	r3, [pc, #56]	; (8002f34 <main+0x628>)
 8002efc:	0011      	movs	r1, r2
 8002efe:	0018      	movs	r0, r3
 8002f00:	f000 fdd8 	bl	8003ab4 <max2871Program>
				suma_current = suma_new;
 8002f04:	0031      	movs	r1, r6
 8002f06:	1863      	adds	r3, r4, r1
 8002f08:	19db      	adds	r3, r3, r7
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	186a      	adds	r2, r5, r1
 8002f0e:	19d2      	adds	r2, r2, r7
 8002f10:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(GPIOA, MAX_RF_ENABLE_Pin, GPIO_PIN_SET);
 8002f12:	e691      	b.n	8002c38 <main+0x32c>
 8002f14:	000186a0 	.word	0x000186a0
 8002f18:	00030d40 	.word	0x00030d40
 8002f1c:	00061a80 	.word	0x00061a80
 8002f20:	50000400 	.word	0x50000400
 8002f24:	000c3500 	.word	0x000c3500
 8002f28:	00186a00 	.word	0x00186a00
 8002f2c:	0030d400 	.word	0x0030d400
 8002f30:	0061a800 	.word	0x0061a800
 8002f34:	200000a0 	.word	0x200000a0

08002f38 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8002f38:	b590      	push	{r4, r7, lr}
 8002f3a:	b093      	sub	sp, #76	; 0x4c
 8002f3c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8002f3e:	2414      	movs	r4, #20
 8002f40:	193b      	adds	r3, r7, r4
 8002f42:	0018      	movs	r0, r3
 8002f44:	2334      	movs	r3, #52	; 0x34
 8002f46:	001a      	movs	r2, r3
 8002f48:	2100      	movs	r1, #0
 8002f4a:	f003 fb0b 	bl	8006564 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8002f4e:	1d3b      	adds	r3, r7, #4
 8002f50:	0018      	movs	r0, r3
 8002f52:	2310      	movs	r3, #16
 8002f54:	001a      	movs	r2, r3
 8002f56:	2100      	movs	r1, #0
 8002f58:	f003 fb04 	bl	8006564 <memset>

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f5c:	2380      	movs	r3, #128	; 0x80
 8002f5e:	009b      	lsls	r3, r3, #2
 8002f60:	0018      	movs	r0, r3
 8002f62:	f001 fc85 	bl	8004870 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002f66:	193b      	adds	r3, r7, r4
 8002f68:	2202      	movs	r2, #2
 8002f6a:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002f6c:	193b      	adds	r3, r7, r4
 8002f6e:	2280      	movs	r2, #128	; 0x80
 8002f70:	0052      	lsls	r2, r2, #1
 8002f72:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8002f74:	193b      	adds	r3, r7, r4
 8002f76:	2200      	movs	r2, #0
 8002f78:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002f7a:	193b      	adds	r3, r7, r4
 8002f7c:	2240      	movs	r2, #64	; 0x40
 8002f7e:	615a      	str	r2, [r3, #20]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002f80:	193b      	adds	r3, r7, r4
 8002f82:	2200      	movs	r2, #0
 8002f84:	61da      	str	r2, [r3, #28]
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002f86:	193b      	adds	r3, r7, r4
 8002f88:	0018      	movs	r0, r3
 8002f8a:	f001 fcbd 	bl	8004908 <HAL_RCC_OscConfig>
 8002f8e:	1e03      	subs	r3, r0, #0
 8002f90:	d001      	beq.n	8002f96 <SystemClock_Config+0x5e>
		Error_Handler();
 8002f92:	f000 f9ad 	bl	80032f0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002f96:	1d3b      	adds	r3, r7, #4
 8002f98:	2207      	movs	r2, #7
 8002f9a:	601a      	str	r2, [r3, #0]
			| RCC_CLOCKTYPE_PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002f9c:	1d3b      	adds	r3, r7, #4
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002fa2:	1d3b      	adds	r3, r7, #4
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002fa8:	1d3b      	adds	r3, r7, #4
 8002faa:	2200      	movs	r2, #0
 8002fac:	60da      	str	r2, [r3, #12]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8002fae:	1d3b      	adds	r3, r7, #4
 8002fb0:	2100      	movs	r1, #0
 8002fb2:	0018      	movs	r0, r3
 8002fb4:	f001 ffb8 	bl	8004f28 <HAL_RCC_ClockConfig>
 8002fb8:	1e03      	subs	r3, r0, #0
 8002fba:	d001      	beq.n	8002fc0 <SystemClock_Config+0x88>
		Error_Handler();
 8002fbc:	f000 f998 	bl	80032f0 <Error_Handler>
	}
}
 8002fc0:	46c0      	nop			; (mov r8, r8)
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	b013      	add	sp, #76	; 0x4c
 8002fc6:	bd90      	pop	{r4, r7, pc}

08002fc8 <MX_CRC_Init>:
/**
 * @brief CRC Initialization Function
 * @param None
 * @retval None
 */
static void MX_CRC_Init(void) {
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	af00      	add	r7, sp, #0
	/* USER CODE END CRC_Init 0 */

	/* USER CODE BEGIN CRC_Init 1 */

	/* USER CODE END CRC_Init 1 */
	hcrc.Instance = CRC;
 8002fcc:	4b0e      	ldr	r3, [pc, #56]	; (8003008 <MX_CRC_Init+0x40>)
 8002fce:	4a0f      	ldr	r2, [pc, #60]	; (800300c <MX_CRC_Init+0x44>)
 8002fd0:	601a      	str	r2, [r3, #0]
	hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8002fd2:	4b0d      	ldr	r3, [pc, #52]	; (8003008 <MX_CRC_Init+0x40>)
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	711a      	strb	r2, [r3, #4]
	hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8002fd8:	4b0b      	ldr	r3, [pc, #44]	; (8003008 <MX_CRC_Init+0x40>)
 8002fda:	2200      	movs	r2, #0
 8002fdc:	715a      	strb	r2, [r3, #5]
	hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8002fde:	4b0a      	ldr	r3, [pc, #40]	; (8003008 <MX_CRC_Init+0x40>)
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	615a      	str	r2, [r3, #20]
	hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8002fe4:	4b08      	ldr	r3, [pc, #32]	; (8003008 <MX_CRC_Init+0x40>)
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	619a      	str	r2, [r3, #24]
	hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8002fea:	4b07      	ldr	r3, [pc, #28]	; (8003008 <MX_CRC_Init+0x40>)
 8002fec:	2201      	movs	r2, #1
 8002fee:	621a      	str	r2, [r3, #32]
	if (HAL_CRC_Init(&hcrc) != HAL_OK) {
 8002ff0:	4b05      	ldr	r3, [pc, #20]	; (8003008 <MX_CRC_Init+0x40>)
 8002ff2:	0018      	movs	r0, r3
 8002ff4:	f001 f89c 	bl	8004130 <HAL_CRC_Init>
 8002ff8:	1e03      	subs	r3, r0, #0
 8002ffa:	d001      	beq.n	8003000 <MX_CRC_Init+0x38>
		Error_Handler();
 8002ffc:	f000 f978 	bl	80032f0 <Error_Handler>
	}
	/* USER CODE BEGIN CRC_Init 2 */

	/* USER CODE END CRC_Init 2 */

}
 8003000:	46c0      	nop			; (mov r8, r8)
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}
 8003006:	46c0      	nop			; (mov r8, r8)
 8003008:	20000028 	.word	0x20000028
 800300c:	40023000 	.word	0x40023000

08003010 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8003010:	b580      	push	{r7, lr}
 8003012:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8003014:	4b1b      	ldr	r3, [pc, #108]	; (8003084 <MX_I2C1_Init+0x74>)
 8003016:	4a1c      	ldr	r2, [pc, #112]	; (8003088 <MX_I2C1_Init+0x78>)
 8003018:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x00303D5B;
 800301a:	4b1a      	ldr	r3, [pc, #104]	; (8003084 <MX_I2C1_Init+0x74>)
 800301c:	4a1b      	ldr	r2, [pc, #108]	; (800308c <MX_I2C1_Init+0x7c>)
 800301e:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8003020:	4b18      	ldr	r3, [pc, #96]	; (8003084 <MX_I2C1_Init+0x74>)
 8003022:	2200      	movs	r2, #0
 8003024:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003026:	4b17      	ldr	r3, [pc, #92]	; (8003084 <MX_I2C1_Init+0x74>)
 8003028:	2201      	movs	r2, #1
 800302a:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800302c:	4b15      	ldr	r3, [pc, #84]	; (8003084 <MX_I2C1_Init+0x74>)
 800302e:	2200      	movs	r2, #0
 8003030:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8003032:	4b14      	ldr	r3, [pc, #80]	; (8003084 <MX_I2C1_Init+0x74>)
 8003034:	2200      	movs	r2, #0
 8003036:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003038:	4b12      	ldr	r3, [pc, #72]	; (8003084 <MX_I2C1_Init+0x74>)
 800303a:	2200      	movs	r2, #0
 800303c:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800303e:	4b11      	ldr	r3, [pc, #68]	; (8003084 <MX_I2C1_Init+0x74>)
 8003040:	2200      	movs	r2, #0
 8003042:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003044:	4b0f      	ldr	r3, [pc, #60]	; (8003084 <MX_I2C1_Init+0x74>)
 8003046:	2200      	movs	r2, #0
 8003048:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 800304a:	4b0e      	ldr	r3, [pc, #56]	; (8003084 <MX_I2C1_Init+0x74>)
 800304c:	0018      	movs	r0, r3
 800304e:	f001 fae1 	bl	8004614 <HAL_I2C_Init>
 8003052:	1e03      	subs	r3, r0, #0
 8003054:	d001      	beq.n	800305a <MX_I2C1_Init+0x4a>
		Error_Handler();
 8003056:	f000 f94b 	bl	80032f0 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 800305a:	4b0a      	ldr	r3, [pc, #40]	; (8003084 <MX_I2C1_Init+0x74>)
 800305c:	2100      	movs	r1, #0
 800305e:	0018      	movs	r0, r3
 8003060:	f001 fb6e 	bl	8004740 <HAL_I2CEx_ConfigAnalogFilter>
 8003064:	1e03      	subs	r3, r0, #0
 8003066:	d001      	beq.n	800306c <MX_I2C1_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 8003068:	f000 f942 	bl	80032f0 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 800306c:	4b05      	ldr	r3, [pc, #20]	; (8003084 <MX_I2C1_Init+0x74>)
 800306e:	2100      	movs	r1, #0
 8003070:	0018      	movs	r0, r3
 8003072:	f001 fbb1 	bl	80047d8 <HAL_I2CEx_ConfigDigitalFilter>
 8003076:	1e03      	subs	r3, r0, #0
 8003078:	d001      	beq.n	800307e <MX_I2C1_Init+0x6e>
		Error_Handler();
 800307a:	f000 f939 	bl	80032f0 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 800307e:	46c0      	nop			; (mov r8, r8)
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}
 8003084:	2000004c 	.word	0x2000004c
 8003088:	40005400 	.word	0x40005400
 800308c:	00303d5b 	.word	0x00303d5b

08003090 <MX_SPI2_Init>:
/**
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void) {
 8003090:	b580      	push	{r7, lr}
 8003092:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8003094:	4b1c      	ldr	r3, [pc, #112]	; (8003108 <MX_SPI2_Init+0x78>)
 8003096:	4a1d      	ldr	r2, [pc, #116]	; (800310c <MX_SPI2_Init+0x7c>)
 8003098:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 800309a:	4b1b      	ldr	r3, [pc, #108]	; (8003108 <MX_SPI2_Init+0x78>)
 800309c:	2282      	movs	r2, #130	; 0x82
 800309e:	0052      	lsls	r2, r2, #1
 80030a0:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_1LINE;
 80030a2:	4b19      	ldr	r3, [pc, #100]	; (8003108 <MX_SPI2_Init+0x78>)
 80030a4:	2280      	movs	r2, #128	; 0x80
 80030a6:	0212      	lsls	r2, r2, #8
 80030a8:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80030aa:	4b17      	ldr	r3, [pc, #92]	; (8003108 <MX_SPI2_Init+0x78>)
 80030ac:	22e0      	movs	r2, #224	; 0xe0
 80030ae:	00d2      	lsls	r2, r2, #3
 80030b0:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80030b2:	4b15      	ldr	r3, [pc, #84]	; (8003108 <MX_SPI2_Init+0x78>)
 80030b4:	2200      	movs	r2, #0
 80030b6:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80030b8:	4b13      	ldr	r3, [pc, #76]	; (8003108 <MX_SPI2_Init+0x78>)
 80030ba:	2200      	movs	r2, #0
 80030bc:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 80030be:	4b12      	ldr	r3, [pc, #72]	; (8003108 <MX_SPI2_Init+0x78>)
 80030c0:	2280      	movs	r2, #128	; 0x80
 80030c2:	0092      	lsls	r2, r2, #2
 80030c4:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80030c6:	4b10      	ldr	r3, [pc, #64]	; (8003108 <MX_SPI2_Init+0x78>)
 80030c8:	2200      	movs	r2, #0
 80030ca:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80030cc:	4b0e      	ldr	r3, [pc, #56]	; (8003108 <MX_SPI2_Init+0x78>)
 80030ce:	2200      	movs	r2, #0
 80030d0:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80030d2:	4b0d      	ldr	r3, [pc, #52]	; (8003108 <MX_SPI2_Init+0x78>)
 80030d4:	2200      	movs	r2, #0
 80030d6:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80030d8:	4b0b      	ldr	r3, [pc, #44]	; (8003108 <MX_SPI2_Init+0x78>)
 80030da:	2200      	movs	r2, #0
 80030dc:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 7;
 80030de:	4b0a      	ldr	r3, [pc, #40]	; (8003108 <MX_SPI2_Init+0x78>)
 80030e0:	2207      	movs	r2, #7
 80030e2:	62da      	str	r2, [r3, #44]	; 0x2c
	hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80030e4:	4b08      	ldr	r3, [pc, #32]	; (8003108 <MX_SPI2_Init+0x78>)
 80030e6:	2200      	movs	r2, #0
 80030e8:	631a      	str	r2, [r3, #48]	; 0x30
	hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80030ea:	4b07      	ldr	r3, [pc, #28]	; (8003108 <MX_SPI2_Init+0x78>)
 80030ec:	2208      	movs	r2, #8
 80030ee:	635a      	str	r2, [r3, #52]	; 0x34
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 80030f0:	4b05      	ldr	r3, [pc, #20]	; (8003108 <MX_SPI2_Init+0x78>)
 80030f2:	0018      	movs	r0, r3
 80030f4:	f002 f9e8 	bl	80054c8 <HAL_SPI_Init>
 80030f8:	1e03      	subs	r3, r0, #0
 80030fa:	d001      	beq.n	8003100 <MX_SPI2_Init+0x70>
		Error_Handler();
 80030fc:	f000 f8f8 	bl	80032f0 <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 8003100:	46c0      	nop			; (mov r8, r8)
 8003102:	46bd      	mov	sp, r7
 8003104:	bd80      	pop	{r7, pc}
 8003106:	46c0      	nop			; (mov r8, r8)
 8003108:	200000a0 	.word	0x200000a0
 800310c:	40003800 	.word	0x40003800

08003110 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8003110:	b580      	push	{r7, lr}
 8003112:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8003114:	4b23      	ldr	r3, [pc, #140]	; (80031a4 <MX_USART1_UART_Init+0x94>)
 8003116:	4a24      	ldr	r2, [pc, #144]	; (80031a8 <MX_USART1_UART_Init+0x98>)
 8003118:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 800311a:	4b22      	ldr	r3, [pc, #136]	; (80031a4 <MX_USART1_UART_Init+0x94>)
 800311c:	22e1      	movs	r2, #225	; 0xe1
 800311e:	0252      	lsls	r2, r2, #9
 8003120:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003122:	4b20      	ldr	r3, [pc, #128]	; (80031a4 <MX_USART1_UART_Init+0x94>)
 8003124:	2200      	movs	r2, #0
 8003126:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8003128:	4b1e      	ldr	r3, [pc, #120]	; (80031a4 <MX_USART1_UART_Init+0x94>)
 800312a:	2200      	movs	r2, #0
 800312c:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 800312e:	4b1d      	ldr	r3, [pc, #116]	; (80031a4 <MX_USART1_UART_Init+0x94>)
 8003130:	2200      	movs	r2, #0
 8003132:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8003134:	4b1b      	ldr	r3, [pc, #108]	; (80031a4 <MX_USART1_UART_Init+0x94>)
 8003136:	220c      	movs	r2, #12
 8003138:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800313a:	4b1a      	ldr	r3, [pc, #104]	; (80031a4 <MX_USART1_UART_Init+0x94>)
 800313c:	2200      	movs	r2, #0
 800313e:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003140:	4b18      	ldr	r3, [pc, #96]	; (80031a4 <MX_USART1_UART_Init+0x94>)
 8003142:	2200      	movs	r2, #0
 8003144:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003146:	4b17      	ldr	r3, [pc, #92]	; (80031a4 <MX_USART1_UART_Init+0x94>)
 8003148:	2200      	movs	r2, #0
 800314a:	621a      	str	r2, [r3, #32]
	huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800314c:	4b15      	ldr	r3, [pc, #84]	; (80031a4 <MX_USART1_UART_Init+0x94>)
 800314e:	2200      	movs	r2, #0
 8003150:	625a      	str	r2, [r3, #36]	; 0x24
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003152:	4b14      	ldr	r3, [pc, #80]	; (80031a4 <MX_USART1_UART_Init+0x94>)
 8003154:	2200      	movs	r2, #0
 8003156:	629a      	str	r2, [r3, #40]	; 0x28
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8003158:	4b12      	ldr	r3, [pc, #72]	; (80031a4 <MX_USART1_UART_Init+0x94>)
 800315a:	0018      	movs	r0, r3
 800315c:	f002 fd3a 	bl	8005bd4 <HAL_UART_Init>
 8003160:	1e03      	subs	r3, r0, #0
 8003162:	d001      	beq.n	8003168 <MX_USART1_UART_Init+0x58>
		Error_Handler();
 8003164:	f000 f8c4 	bl	80032f0 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8)
 8003168:	4b0e      	ldr	r3, [pc, #56]	; (80031a4 <MX_USART1_UART_Init+0x94>)
 800316a:	2100      	movs	r1, #0
 800316c:	0018      	movs	r0, r3
 800316e:	f003 f8f5 	bl	800635c <HAL_UARTEx_SetTxFifoThreshold>
 8003172:	1e03      	subs	r3, r0, #0
 8003174:	d001      	beq.n	800317a <MX_USART1_UART_Init+0x6a>
			!= HAL_OK) {
		Error_Handler();
 8003176:	f000 f8bb 	bl	80032f0 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8)
 800317a:	4b0a      	ldr	r3, [pc, #40]	; (80031a4 <MX_USART1_UART_Init+0x94>)
 800317c:	2100      	movs	r1, #0
 800317e:	0018      	movs	r0, r3
 8003180:	f003 f92c 	bl	80063dc <HAL_UARTEx_SetRxFifoThreshold>
 8003184:	1e03      	subs	r3, r0, #0
 8003186:	d001      	beq.n	800318c <MX_USART1_UART_Init+0x7c>
			!= HAL_OK) {
		Error_Handler();
 8003188:	f000 f8b2 	bl	80032f0 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK) {
 800318c:	4b05      	ldr	r3, [pc, #20]	; (80031a4 <MX_USART1_UART_Init+0x94>)
 800318e:	0018      	movs	r0, r3
 8003190:	f003 f8aa 	bl	80062e8 <HAL_UARTEx_DisableFifoMode>
 8003194:	1e03      	subs	r3, r0, #0
 8003196:	d001      	beq.n	800319c <MX_USART1_UART_Init+0x8c>
		Error_Handler();
 8003198:	f000 f8aa 	bl	80032f0 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 800319c:	46c0      	nop			; (mov r8, r8)
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	46c0      	nop			; (mov r8, r8)
 80031a4:	20000104 	.word	0x20000104
 80031a8:	40013800 	.word	0x40013800

080031ac <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80031ac:	b590      	push	{r4, r7, lr}
 80031ae:	b089      	sub	sp, #36	; 0x24
 80031b0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80031b2:	240c      	movs	r4, #12
 80031b4:	193b      	adds	r3, r7, r4
 80031b6:	0018      	movs	r0, r3
 80031b8:	2314      	movs	r3, #20
 80031ba:	001a      	movs	r2, r3
 80031bc:	2100      	movs	r1, #0
 80031be:	f003 f9d1 	bl	8006564 <memset>

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80031c2:	4b45      	ldr	r3, [pc, #276]	; (80032d8 <MX_GPIO_Init+0x12c>)
 80031c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80031c6:	4b44      	ldr	r3, [pc, #272]	; (80032d8 <MX_GPIO_Init+0x12c>)
 80031c8:	2102      	movs	r1, #2
 80031ca:	430a      	orrs	r2, r1
 80031cc:	635a      	str	r2, [r3, #52]	; 0x34
 80031ce:	4b42      	ldr	r3, [pc, #264]	; (80032d8 <MX_GPIO_Init+0x12c>)
 80031d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031d2:	2202      	movs	r2, #2
 80031d4:	4013      	ands	r3, r2
 80031d6:	60bb      	str	r3, [r7, #8]
 80031d8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80031da:	4b3f      	ldr	r3, [pc, #252]	; (80032d8 <MX_GPIO_Init+0x12c>)
 80031dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80031de:	4b3e      	ldr	r3, [pc, #248]	; (80032d8 <MX_GPIO_Init+0x12c>)
 80031e0:	2104      	movs	r1, #4
 80031e2:	430a      	orrs	r2, r1
 80031e4:	635a      	str	r2, [r3, #52]	; 0x34
 80031e6:	4b3c      	ldr	r3, [pc, #240]	; (80032d8 <MX_GPIO_Init+0x12c>)
 80031e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031ea:	2204      	movs	r2, #4
 80031ec:	4013      	ands	r3, r2
 80031ee:	607b      	str	r3, [r7, #4]
 80031f0:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80031f2:	4b39      	ldr	r3, [pc, #228]	; (80032d8 <MX_GPIO_Init+0x12c>)
 80031f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80031f6:	4b38      	ldr	r3, [pc, #224]	; (80032d8 <MX_GPIO_Init+0x12c>)
 80031f8:	2101      	movs	r1, #1
 80031fa:	430a      	orrs	r2, r1
 80031fc:	635a      	str	r2, [r3, #52]	; 0x34
 80031fe:	4b36      	ldr	r3, [pc, #216]	; (80032d8 <MX_GPIO_Init+0x12c>)
 8003200:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003202:	2201      	movs	r2, #1
 8003204:	4013      	ands	r3, r2
 8003206:	603b      	str	r3, [r7, #0]
 8003208:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, RS485_CTRL_Pin | LED_2_Pin | LED_3_Pin,
 800320a:	4934      	ldr	r1, [pc, #208]	; (80032dc <MX_GPIO_Init+0x130>)
 800320c:	4b34      	ldr	r3, [pc, #208]	; (80032e0 <MX_GPIO_Init+0x134>)
 800320e:	2200      	movs	r2, #0
 8003210:	0018      	movs	r0, r3
 8003212:	f001 f9e2 	bl	80045da <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA,
 8003216:	23a0      	movs	r3, #160	; 0xa0
 8003218:	05db      	lsls	r3, r3, #23
 800321a:	2200      	movs	r2, #0
 800321c:	21ae      	movs	r1, #174	; 0xae
 800321e:	0018      	movs	r0, r3
 8003220:	f001 f9db 	bl	80045da <HAL_GPIO_WritePin>
	MAX_LE_Pin | MAX_CE_Pin | MAX_MUX_Pin | MAX_RF_ENABLE_Pin | LED_1_Pin,
			GPIO_PIN_RESET);

	/*Configure GPIO pins : RS485_CTRL_Pin LED_2_Pin LED_3_Pin */
	GPIO_InitStruct.Pin = RS485_CTRL_Pin | LED_2_Pin | LED_3_Pin;
 8003224:	193b      	adds	r3, r7, r4
 8003226:	4a2d      	ldr	r2, [pc, #180]	; (80032dc <MX_GPIO_Init+0x130>)
 8003228:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800322a:	193b      	adds	r3, r7, r4
 800322c:	2201      	movs	r2, #1
 800322e:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003230:	193b      	adds	r3, r7, r4
 8003232:	2200      	movs	r2, #0
 8003234:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003236:	193b      	adds	r3, r7, r4
 8003238:	2200      	movs	r2, #0
 800323a:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800323c:	193b      	adds	r3, r7, r4
 800323e:	4a28      	ldr	r2, [pc, #160]	; (80032e0 <MX_GPIO_Init+0x134>)
 8003240:	0019      	movs	r1, r3
 8003242:	0010      	movs	r0, r2
 8003244:	f001 f848 	bl	80042d8 <HAL_GPIO_Init>

	/*Configure GPIO pins : TEST_INPUT_1_Pin TEST_INPUT_2_Pin SW_2_Pin */
	GPIO_InitStruct.Pin = TEST_INPUT_1_Pin | TEST_INPUT_2_Pin | SW_2_Pin;
 8003248:	193b      	adds	r3, r7, r4
 800324a:	4a26      	ldr	r2, [pc, #152]	; (80032e4 <MX_GPIO_Init+0x138>)
 800324c:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800324e:	193b      	adds	r3, r7, r4
 8003250:	2200      	movs	r2, #0
 8003252:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003254:	193b      	adds	r3, r7, r4
 8003256:	2200      	movs	r2, #0
 8003258:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800325a:	193b      	adds	r3, r7, r4
 800325c:	4a22      	ldr	r2, [pc, #136]	; (80032e8 <MX_GPIO_Init+0x13c>)
 800325e:	0019      	movs	r1, r3
 8003260:	0010      	movs	r0, r2
 8003262:	f001 f839 	bl	80042d8 <HAL_GPIO_Init>

	/*Configure GPIO pins : MAX_LE_Pin MAX_CE_Pin MAX_MUX_Pin MAX_RF_ENABLE_Pin
	 LED_1_Pin */
	GPIO_InitStruct.Pin = MAX_LE_Pin | MAX_CE_Pin | MAX_MUX_Pin
 8003266:	193b      	adds	r3, r7, r4
 8003268:	22ae      	movs	r2, #174	; 0xae
 800326a:	601a      	str	r2, [r3, #0]
			| MAX_RF_ENABLE_Pin | LED_1_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800326c:	193b      	adds	r3, r7, r4
 800326e:	2201      	movs	r2, #1
 8003270:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003272:	193b      	adds	r3, r7, r4
 8003274:	2200      	movs	r2, #0
 8003276:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003278:	193b      	adds	r3, r7, r4
 800327a:	2200      	movs	r2, #0
 800327c:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800327e:	193a      	adds	r2, r7, r4
 8003280:	23a0      	movs	r3, #160	; 0xa0
 8003282:	05db      	lsls	r3, r3, #23
 8003284:	0011      	movs	r1, r2
 8003286:	0018      	movs	r0, r3
 8003288:	f001 f826 	bl	80042d8 <HAL_GPIO_Init>

	/*Configure GPIO pins : MAX_LOCK_DETECTOR_Pin SW_1_Pin SW_3_Pin SW_4_Pin
	 SW_5_Pin */
	GPIO_InitStruct.Pin = MAX_LOCK_DETECTOR_Pin | SW_1_Pin | SW_3_Pin | SW_4_Pin
 800328c:	193b      	adds	r3, r7, r4
 800328e:	4a17      	ldr	r2, [pc, #92]	; (80032ec <MX_GPIO_Init+0x140>)
 8003290:	601a      	str	r2, [r3, #0]
			| SW_5_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003292:	193b      	adds	r3, r7, r4
 8003294:	2200      	movs	r2, #0
 8003296:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003298:	193b      	adds	r3, r7, r4
 800329a:	2200      	movs	r2, #0
 800329c:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800329e:	193a      	adds	r2, r7, r4
 80032a0:	23a0      	movs	r3, #160	; 0xa0
 80032a2:	05db      	lsls	r3, r3, #23
 80032a4:	0011      	movs	r1, r2
 80032a6:	0018      	movs	r0, r3
 80032a8:	f001 f816 	bl	80042d8 <HAL_GPIO_Init>

	/*Configure GPIO pins : SW_0_Pin SW_6_Pin SW_7_Pin SW_8_Pin
	 SW_9_Pin */
	GPIO_InitStruct.Pin = SW_0_Pin | SW_6_Pin | SW_7_Pin | SW_8_Pin | SW_9_Pin;
 80032ac:	0021      	movs	r1, r4
 80032ae:	187b      	adds	r3, r7, r1
 80032b0:	229e      	movs	r2, #158	; 0x9e
 80032b2:	0052      	lsls	r2, r2, #1
 80032b4:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80032b6:	187b      	adds	r3, r7, r1
 80032b8:	2200      	movs	r2, #0
 80032ba:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032bc:	187b      	adds	r3, r7, r1
 80032be:	2200      	movs	r2, #0
 80032c0:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032c2:	187b      	adds	r3, r7, r1
 80032c4:	4a06      	ldr	r2, [pc, #24]	; (80032e0 <MX_GPIO_Init+0x134>)
 80032c6:	0019      	movs	r1, r3
 80032c8:	0010      	movs	r0, r2
 80032ca:	f001 f805 	bl	80042d8 <HAL_GPIO_Init>

}
 80032ce:	46c0      	nop			; (mov r8, r8)
 80032d0:	46bd      	mov	sp, r7
 80032d2:	b009      	add	sp, #36	; 0x24
 80032d4:	bd90      	pop	{r4, r7, pc}
 80032d6:	46c0      	nop			; (mov r8, r8)
 80032d8:	40021000 	.word	0x40021000
 80032dc:	00000203 	.word	0x00000203
 80032e0:	50000400 	.word	0x50000400
 80032e4:	0000c040 	.word	0x0000c040
 80032e8:	50000800 	.word	0x50000800
 80032ec:	00009940 	.word	0x00009940

080032f0 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80032f0:	b580      	push	{r7, lr}
 80032f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80032f4:	b672      	cpsid	i
}
 80032f6:	46c0      	nop			; (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80032f8:	e7fe      	b.n	80032f8 <Error_Handler+0x8>
	...

080032fc <max2871Init>:
 *      Author: artur
 */

#include "max2871.h"

void max2871Init(MAX2871_t *ppl) {
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b082      	sub	sp, #8
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]

	ppl->FreqOut = 0;
 8003304:	6879      	ldr	r1, [r7, #4]
 8003306:	2200      	movs	r2, #0
 8003308:	2300      	movs	r3, #0
 800330a:	600a      	str	r2, [r1, #0]
 800330c:	604b      	str	r3, [r1, #4]
	ppl->FreqOUTold = 0;
 800330e:	6879      	ldr	r1, [r7, #4]
 8003310:	2200      	movs	r2, #0
 8003312:	2300      	movs	r3, #0
 8003314:	608a      	str	r2, [r1, #8]
 8003316:	60cb      	str	r3, [r1, #12]
	ppl->FMIN = 23499999;
 8003318:	6879      	ldr	r1, [r7, #4]
 800331a:	4a1d      	ldr	r2, [pc, #116]	; (8003390 <max2871Init+0x94>)
 800331c:	2300      	movs	r3, #0
 800331e:	610a      	str	r2, [r1, #16]
 8003320:	614b      	str	r3, [r1, #20]
	ppl->FMAX = 6000000001;
 8003322:	6879      	ldr	r1, [r7, #4]
 8003324:	4a1b      	ldr	r2, [pc, #108]	; (8003394 <max2871Init+0x98>)
 8003326:	2301      	movs	r3, #1
 8003328:	618a      	str	r2, [r1, #24]
 800332a:	61cb      	str	r3, [r1, #28]
	ppl->LMAX = 12;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	4a1a      	ldr	r2, [pc, #104]	; (8003398 <max2871Init+0x9c>)
 8003330:	621a      	str	r2, [r3, #32]
	ppl->LMIN = 12 - 31.5;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	4a19      	ldr	r2, [pc, #100]	; (800339c <max2871Init+0xa0>)
 8003336:	625a      	str	r2, [r3, #36]	; 0x24
	ppl->LACT = 12.0;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	4a17      	ldr	r2, [pc, #92]	; (8003398 <max2871Init+0x9c>)
 800333c:	629a      	str	r2, [r3, #40]	; 0x28
	ppl->ATT = 0.0;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2200      	movs	r2, #0
 8003342:	62da      	str	r2, [r3, #44]	; 0x2c
	ppl->CAL = 0.0;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2200      	movs	r2, #0
 8003348:	631a      	str	r2, [r3, #48]	; 0x30
	ppl->DIVA = 0x0UL;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2200      	movs	r2, #0
 800334e:	635a      	str	r2, [r3, #52]	; 0x34
	ppl->register0.INT = 0x0UL; //Enables fractional-N mode
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2200      	movs	r2, #0
 8003354:	639a      	str	r2, [r3, #56]	; 0x38
	ppl->register0.NDIV = 0x0UL;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2200      	movs	r2, #0
 800335a:	63da      	str	r2, [r3, #60]	; 0x3c
	ppl->register0.FRAC = 0x0UL;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2200      	movs	r2, #0
 8003360:	641a      	str	r2, [r3, #64]	; 0x40
	ppl->register0.ADDR0 = 0x0UL;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2200      	movs	r2, #0
 8003366:	645a      	str	r2, [r3, #68]	; 0x44

	ppl->MCPADR = 0x27;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2227      	movs	r2, #39	; 0x27
 800336c:	649a      	str	r2, [r3, #72]	; 0x48
	ppl->ATTREGADR = 0x12; // ATTENUATOR, MCP REG A
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2212      	movs	r2, #18
 8003372:	64da      	str	r2, [r3, #76]	; 0x4c
	ppl->CALREGADR = 0x13; // CALIBRATION, MCP REG B
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2213      	movs	r2, #19
 8003378:	651a      	str	r2, [r3, #80]	; 0x50
	ppl->CALBYTE = 0x00;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2200      	movs	r2, #0
 800337e:	655a      	str	r2, [r3, #84]	; 0x54
	ppl->ATTBYTE = 0x00;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2200      	movs	r2, #0
 8003384:	659a      	str	r2, [r3, #88]	; 0x58

}
 8003386:	46c0      	nop			; (mov r8, r8)
 8003388:	46bd      	mov	sp, r7
 800338a:	b002      	add	sp, #8
 800338c:	bd80      	pop	{r7, pc}
 800338e:	46c0      	nop			; (mov r8, r8)
 8003390:	016694df 	.word	0x016694df
 8003394:	65a0bc01 	.word	0x65a0bc01
 8003398:	41400000 	.word	0x41400000
 800339c:	c19c0000 	.word	0xc19c0000

080033a0 <max2871Write>:
	}
}

void max2871Write(SPI_HandleTypeDef *hspi2, unsigned long data)
//Writes 32 Bit value to register of MAX2871
{
 80033a0:	b590      	push	{r4, r7, lr}
 80033a2:	b085      	sub	sp, #20
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
 80033a8:	6039      	str	r1, [r7, #0]
    uint8_t buffer[4]={0};
 80033aa:	240c      	movs	r4, #12
 80033ac:	193b      	adds	r3, r7, r4
 80033ae:	2200      	movs	r2, #0
 80033b0:	601a      	str	r2, [r3, #0]
    buffer[0] = (data & 0xFF000000) >> 24;
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	0e1b      	lsrs	r3, r3, #24
 80033b6:	b2da      	uxtb	r2, r3
 80033b8:	193b      	adds	r3, r7, r4
 80033ba:	701a      	strb	r2, [r3, #0]
    buffer[1] = (data & 0x00FF0000) >> 16;
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	0c1b      	lsrs	r3, r3, #16
 80033c0:	b2da      	uxtb	r2, r3
 80033c2:	193b      	adds	r3, r7, r4
 80033c4:	705a      	strb	r2, [r3, #1]
    buffer[2] = (data & 0x0000FF00) >> 8;
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	0a1b      	lsrs	r3, r3, #8
 80033ca:	b2da      	uxtb	r2, r3
 80033cc:	193b      	adds	r3, r7, r4
 80033ce:	709a      	strb	r2, [r3, #2]
    buffer[3] = (data & 0x000000FF);
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	b2da      	uxtb	r2, r3
 80033d4:	193b      	adds	r3, r7, r4
 80033d6:	70da      	strb	r2, [r3, #3]

	HAL_GPIO_WritePin(GPIOA, MAX_CE_Pin, GPIO_PIN_RESET);
 80033d8:	23a0      	movs	r3, #160	; 0xa0
 80033da:	05db      	lsls	r3, r3, #23
 80033dc:	2200      	movs	r2, #0
 80033de:	2104      	movs	r1, #4
 80033e0:	0018      	movs	r0, r3
 80033e2:	f001 f8fa 	bl	80045da <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, MAX_LE_Pin, GPIO_PIN_RESET);
 80033e6:	23a0      	movs	r3, #160	; 0xa0
 80033e8:	05db      	lsls	r3, r3, #23
 80033ea:	2200      	movs	r2, #0
 80033ec:	2102      	movs	r1, #2
 80033ee:	0018      	movs	r0, r3
 80033f0:	f001 f8f3 	bl	80045da <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80033f4:	2001      	movs	r0, #1
 80033f6:	f000 fdc3 	bl	8003f80 <HAL_Delay>

	//shiftOut(MAX_DATA_Pin, MAX_SCK_Pin, 1, ((data & 0xFF000000) >> 24));
	//shiftOut(MAX_DATA_Pin, MAX_SCK_Pin, 1, ((data & 0x00FF0000) >> 16));
	//shiftOut(MAX_DATA_Pin, MAX_SCK_Pin, 1, ((data & 0x0000FF00) >> 8));
    //shiftOut(MAX_DATA_Pin, MAX_SCK_Pin, 1, (data & 0x000000FF));
	HAL_SPI_Transmit(hspi2, buffer, 4, 100);
 80033fa:	1939      	adds	r1, r7, r4
 80033fc:	6878      	ldr	r0, [r7, #4]
 80033fe:	2364      	movs	r3, #100	; 0x64
 8003400:	2204      	movs	r2, #4
 8003402:	f002 f919 	bl	8005638 <HAL_SPI_Transmit>
	HAL_Delay(1);
 8003406:	2001      	movs	r0, #1
 8003408:	f000 fdba 	bl	8003f80 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, MAX_CE_Pin, GPIO_PIN_SET);
 800340c:	23a0      	movs	r3, #160	; 0xa0
 800340e:	05db      	lsls	r3, r3, #23
 8003410:	2201      	movs	r2, #1
 8003412:	2104      	movs	r1, #4
 8003414:	0018      	movs	r0, r3
 8003416:	f001 f8e0 	bl	80045da <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, MAX_LE_Pin, GPIO_PIN_SET);
 800341a:	23a0      	movs	r3, #160	; 0xa0
 800341c:	05db      	lsls	r3, r3, #23
 800341e:	2201      	movs	r2, #1
 8003420:	2102      	movs	r1, #2
 8003422:	0018      	movs	r0, r3
 8003424:	f001 f8d9 	bl	80045da <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8003428:	2032      	movs	r0, #50	; 0x32
 800342a:	f000 fda9 	bl	8003f80 <HAL_Delay>
}
 800342e:	46c0      	nop			; (mov r8, r8)
 8003430:	46bd      	mov	sp, r7
 8003432:	b005      	add	sp, #20
 8003434:	bd90      	pop	{r4, r7, pc}
	...

08003438 <max2871CalculateRegisterValues>:
 HAL_GPIO_WritePin(MAX_SCK_GPIO_Port, MAX_SCK_Pin, GPIO_PIN_RESET);
 }
 }*/

void max2871CalculateRegisterValues(MAX2871_t *ppl) //calculates values of NDIV, FRAC & DIVA
{
 8003438:	b5b0      	push	{r4, r5, r7, lr}
 800343a:	b09c      	sub	sp, #112	; 0x70
 800343c:	af00      	add	r7, sp, #0
 800343e:	65f8      	str	r0, [r7, #92]	; 0x5c
	double rest;
	unsigned long long FREQREF = 50000000.0;
 8003440:	4aa9      	ldr	r2, [pc, #676]	; (80036e8 <max2871CalculateRegisterValues+0x2b0>)
 8003442:	2300      	movs	r3, #0
 8003444:	66ba      	str	r2, [r7, #104]	; 0x68
 8003446:	66fb      	str	r3, [r7, #108]	; 0x6c
	if (ppl->FreqOut >= 3000000000) {
 8003448:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800344a:	681a      	ldr	r2, [r3, #0]
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d103      	bne.n	800345a <max2871CalculateRegisterValues+0x22>
 8003452:	d13b      	bne.n	80034cc <max2871CalculateRegisterValues+0x94>
 8003454:	49a5      	ldr	r1, [pc, #660]	; (80036ec <max2871CalculateRegisterValues+0x2b4>)
 8003456:	428a      	cmp	r2, r1
 8003458:	d938      	bls.n	80034cc <max2871CalculateRegisterValues+0x94>
		ppl->DIVA = 0;
 800345a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800345c:	2200      	movs	r2, #0
 800345e:	635a      	str	r2, [r3, #52]	; 0x34
		ppl->register0.NDIV = ppl->FreqOut / FREQREF;
 8003460:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003462:	6818      	ldr	r0, [r3, #0]
 8003464:	6859      	ldr	r1, [r3, #4]
 8003466:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003468:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800346a:	f7fc ffbf 	bl	80003ec <__aeabi_uldivmod>
 800346e:	0002      	movs	r2, r0
 8003470:	000b      	movs	r3, r1
 8003472:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003474:	63da      	str	r2, [r3, #60]	; 0x3c
		rest = ppl->FreqOut % FREQREF;
 8003476:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003478:	6818      	ldr	r0, [r3, #0]
 800347a:	6859      	ldr	r1, [r3, #4]
 800347c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800347e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003480:	f7fc ffb4 	bl	80003ec <__aeabi_uldivmod>
 8003484:	0010      	movs	r0, r2
 8003486:	0019      	movs	r1, r3
 8003488:	f7fc ffee 	bl	8000468 <__aeabi_ul2d>
 800348c:	0002      	movs	r2, r0
 800348e:	000b      	movs	r3, r1
 8003490:	663a      	str	r2, [r7, #96]	; 0x60
 8003492:	667b      	str	r3, [r7, #100]	; 0x64
		ppl->register0.FRAC = rest / (FREQREF) * 4000.0;
 8003494:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8003496:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8003498:	f7fc ffe6 	bl	8000468 <__aeabi_ul2d>
 800349c:	0002      	movs	r2, r0
 800349e:	000b      	movs	r3, r1
 80034a0:	6e38      	ldr	r0, [r7, #96]	; 0x60
 80034a2:	6e79      	ldr	r1, [r7, #100]	; 0x64
 80034a4:	f7fd fbfe 	bl	8000ca4 <__aeabi_ddiv>
 80034a8:	0002      	movs	r2, r0
 80034aa:	000b      	movs	r3, r1
 80034ac:	0010      	movs	r0, r2
 80034ae:	0019      	movs	r1, r3
 80034b0:	2200      	movs	r2, #0
 80034b2:	4b8f      	ldr	r3, [pc, #572]	; (80036f0 <max2871CalculateRegisterValues+0x2b8>)
 80034b4:	f7fd feec 	bl	8001290 <__aeabi_dmul>
 80034b8:	0002      	movs	r2, r0
 80034ba:	000b      	movs	r3, r1
 80034bc:	0010      	movs	r0, r2
 80034be:	0019      	movs	r1, r3
 80034c0:	f7fc ffb4 	bl	800042c <__aeabi_d2uiz>
 80034c4:	0002      	movs	r2, r0
 80034c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80034c8:	641a      	str	r2, [r3, #64]	; 0x40
		ppl->DIVA = 7;
		ppl->register0.NDIV = ppl->FreqOut * 128 / FREQREF;
		rest = ppl->FreqOut * 128 % FREQREF;
		ppl->register0.FRAC = rest / (FREQREF) * 4000.0;
	}
}
 80034ca:	e283      	b.n	80039d4 <max2871CalculateRegisterValues+0x59c>
	} else if ((ppl->FreqOut < 3000000000) && (ppl->FreqOut >= 1500000000)) {
 80034cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80034ce:	681a      	ldr	r2, [r3, #0]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d14d      	bne.n	8003572 <max2871CalculateRegisterValues+0x13a>
 80034d6:	d102      	bne.n	80034de <max2871CalculateRegisterValues+0xa6>
 80034d8:	4984      	ldr	r1, [pc, #528]	; (80036ec <max2871CalculateRegisterValues+0x2b4>)
 80034da:	428a      	cmp	r2, r1
 80034dc:	d849      	bhi.n	8003572 <max2871CalculateRegisterValues+0x13a>
 80034de:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80034e0:	681a      	ldr	r2, [r3, #0]
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d103      	bne.n	80034f0 <max2871CalculateRegisterValues+0xb8>
 80034e8:	d143      	bne.n	8003572 <max2871CalculateRegisterValues+0x13a>
 80034ea:	4982      	ldr	r1, [pc, #520]	; (80036f4 <max2871CalculateRegisterValues+0x2bc>)
 80034ec:	428a      	cmp	r2, r1
 80034ee:	d940      	bls.n	8003572 <max2871CalculateRegisterValues+0x13a>
		ppl->DIVA = 1;
 80034f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80034f2:	2201      	movs	r2, #1
 80034f4:	635a      	str	r2, [r3, #52]	; 0x34
		ppl->register0.NDIV = ppl->FreqOut * 2 / FREQREF;
 80034f6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80034f8:	681a      	ldr	r2, [r3, #0]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	1892      	adds	r2, r2, r2
 80034fe:	415b      	adcs	r3, r3
 8003500:	0010      	movs	r0, r2
 8003502:	0019      	movs	r1, r3
 8003504:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003506:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003508:	f7fc ff70 	bl	80003ec <__aeabi_uldivmod>
 800350c:	0002      	movs	r2, r0
 800350e:	000b      	movs	r3, r1
 8003510:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003512:	63da      	str	r2, [r3, #60]	; 0x3c
		rest = ppl->FreqOut * 2 % FREQREF;
 8003514:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	1892      	adds	r2, r2, r2
 800351c:	415b      	adcs	r3, r3
 800351e:	0010      	movs	r0, r2
 8003520:	0019      	movs	r1, r3
 8003522:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003524:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003526:	f7fc ff61 	bl	80003ec <__aeabi_uldivmod>
 800352a:	0010      	movs	r0, r2
 800352c:	0019      	movs	r1, r3
 800352e:	f7fc ff9b 	bl	8000468 <__aeabi_ul2d>
 8003532:	0002      	movs	r2, r0
 8003534:	000b      	movs	r3, r1
 8003536:	663a      	str	r2, [r7, #96]	; 0x60
 8003538:	667b      	str	r3, [r7, #100]	; 0x64
		ppl->register0.FRAC = rest /(FREQREF) * 4000.0;
 800353a:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800353c:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800353e:	f7fc ff93 	bl	8000468 <__aeabi_ul2d>
 8003542:	0002      	movs	r2, r0
 8003544:	000b      	movs	r3, r1
 8003546:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8003548:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800354a:	f7fd fbab 	bl	8000ca4 <__aeabi_ddiv>
 800354e:	0002      	movs	r2, r0
 8003550:	000b      	movs	r3, r1
 8003552:	0010      	movs	r0, r2
 8003554:	0019      	movs	r1, r3
 8003556:	2200      	movs	r2, #0
 8003558:	4b65      	ldr	r3, [pc, #404]	; (80036f0 <max2871CalculateRegisterValues+0x2b8>)
 800355a:	f7fd fe99 	bl	8001290 <__aeabi_dmul>
 800355e:	0002      	movs	r2, r0
 8003560:	000b      	movs	r3, r1
 8003562:	0010      	movs	r0, r2
 8003564:	0019      	movs	r1, r3
 8003566:	f7fc ff61 	bl	800042c <__aeabi_d2uiz>
 800356a:	0002      	movs	r2, r0
 800356c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800356e:	641a      	str	r2, [r3, #64]	; 0x40
 8003570:	e230      	b.n	80039d4 <max2871CalculateRegisterValues+0x59c>
	} else if ((ppl->FreqOut < 1500000000) && (ppl->FreqOut >= 750000000)) {
 8003572:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003574:	681a      	ldr	r2, [r3, #0]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d155      	bne.n	8003628 <max2871CalculateRegisterValues+0x1f0>
 800357c:	d102      	bne.n	8003584 <max2871CalculateRegisterValues+0x14c>
 800357e:	495d      	ldr	r1, [pc, #372]	; (80036f4 <max2871CalculateRegisterValues+0x2bc>)
 8003580:	428a      	cmp	r2, r1
 8003582:	d851      	bhi.n	8003628 <max2871CalculateRegisterValues+0x1f0>
 8003584:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003586:	681a      	ldr	r2, [r3, #0]
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d103      	bne.n	8003596 <max2871CalculateRegisterValues+0x15e>
 800358e:	d14b      	bne.n	8003628 <max2871CalculateRegisterValues+0x1f0>
 8003590:	4959      	ldr	r1, [pc, #356]	; (80036f8 <max2871CalculateRegisterValues+0x2c0>)
 8003592:	428a      	cmp	r2, r1
 8003594:	d948      	bls.n	8003628 <max2871CalculateRegisterValues+0x1f0>
		ppl->DIVA = 2;
 8003596:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003598:	2202      	movs	r2, #2
 800359a:	635a      	str	r2, [r3, #52]	; 0x34
		ppl->register0.NDIV = ppl->FreqOut * 4 / FREQREF;
 800359c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800359e:	681a      	ldr	r2, [r3, #0]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	0f91      	lsrs	r1, r2, #30
 80035a4:	0098      	lsls	r0, r3, #2
 80035a6:	6578      	str	r0, [r7, #84]	; 0x54
 80035a8:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80035aa:	4308      	orrs	r0, r1
 80035ac:	6578      	str	r0, [r7, #84]	; 0x54
 80035ae:	0093      	lsls	r3, r2, #2
 80035b0:	653b      	str	r3, [r7, #80]	; 0x50
 80035b2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80035b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80035b6:	6d38      	ldr	r0, [r7, #80]	; 0x50
 80035b8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80035ba:	f7fc ff17 	bl	80003ec <__aeabi_uldivmod>
 80035be:	0002      	movs	r2, r0
 80035c0:	000b      	movs	r3, r1
 80035c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80035c4:	63da      	str	r2, [r3, #60]	; 0x3c
		rest = ppl->FreqOut * 4 % FREQREF;
 80035c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80035c8:	681a      	ldr	r2, [r3, #0]
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	0f91      	lsrs	r1, r2, #30
 80035ce:	009d      	lsls	r5, r3, #2
 80035d0:	430d      	orrs	r5, r1
 80035d2:	0094      	lsls	r4, r2, #2
 80035d4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80035d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80035d8:	0020      	movs	r0, r4
 80035da:	0029      	movs	r1, r5
 80035dc:	f7fc ff06 	bl	80003ec <__aeabi_uldivmod>
 80035e0:	0010      	movs	r0, r2
 80035e2:	0019      	movs	r1, r3
 80035e4:	f7fc ff40 	bl	8000468 <__aeabi_ul2d>
 80035e8:	0002      	movs	r2, r0
 80035ea:	000b      	movs	r3, r1
 80035ec:	663a      	str	r2, [r7, #96]	; 0x60
 80035ee:	667b      	str	r3, [r7, #100]	; 0x64
		ppl->register0.FRAC = rest / (FREQREF) * 4000.0;
 80035f0:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80035f2:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 80035f4:	f7fc ff38 	bl	8000468 <__aeabi_ul2d>
 80035f8:	0002      	movs	r2, r0
 80035fa:	000b      	movs	r3, r1
 80035fc:	6e38      	ldr	r0, [r7, #96]	; 0x60
 80035fe:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8003600:	f7fd fb50 	bl	8000ca4 <__aeabi_ddiv>
 8003604:	0002      	movs	r2, r0
 8003606:	000b      	movs	r3, r1
 8003608:	0010      	movs	r0, r2
 800360a:	0019      	movs	r1, r3
 800360c:	2200      	movs	r2, #0
 800360e:	4b38      	ldr	r3, [pc, #224]	; (80036f0 <max2871CalculateRegisterValues+0x2b8>)
 8003610:	f7fd fe3e 	bl	8001290 <__aeabi_dmul>
 8003614:	0002      	movs	r2, r0
 8003616:	000b      	movs	r3, r1
 8003618:	0010      	movs	r0, r2
 800361a:	0019      	movs	r1, r3
 800361c:	f7fc ff06 	bl	800042c <__aeabi_d2uiz>
 8003620:	0002      	movs	r2, r0
 8003622:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003624:	641a      	str	r2, [r3, #64]	; 0x40
 8003626:	e1d5      	b.n	80039d4 <max2871CalculateRegisterValues+0x59c>
	} else if ((ppl->FreqOut < 750000000) && (ppl->FreqOut >= 375000000)) {
 8003628:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800362a:	681a      	ldr	r2, [r3, #0]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d166      	bne.n	8003700 <max2871CalculateRegisterValues+0x2c8>
 8003632:	d102      	bne.n	800363a <max2871CalculateRegisterValues+0x202>
 8003634:	4930      	ldr	r1, [pc, #192]	; (80036f8 <max2871CalculateRegisterValues+0x2c0>)
 8003636:	428a      	cmp	r2, r1
 8003638:	d862      	bhi.n	8003700 <max2871CalculateRegisterValues+0x2c8>
 800363a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d103      	bne.n	800364c <max2871CalculateRegisterValues+0x214>
 8003644:	d15c      	bne.n	8003700 <max2871CalculateRegisterValues+0x2c8>
 8003646:	492d      	ldr	r1, [pc, #180]	; (80036fc <max2871CalculateRegisterValues+0x2c4>)
 8003648:	428a      	cmp	r2, r1
 800364a:	d959      	bls.n	8003700 <max2871CalculateRegisterValues+0x2c8>
		ppl->DIVA = 3;
 800364c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800364e:	2203      	movs	r2, #3
 8003650:	635a      	str	r2, [r3, #52]	; 0x34
		ppl->register0.NDIV = ppl->FreqOut * 8 / FREQREF;
 8003652:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003654:	681a      	ldr	r2, [r3, #0]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	0f51      	lsrs	r1, r2, #29
 800365a:	00d8      	lsls	r0, r3, #3
 800365c:	64f8      	str	r0, [r7, #76]	; 0x4c
 800365e:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8003660:	4308      	orrs	r0, r1
 8003662:	64f8      	str	r0, [r7, #76]	; 0x4c
 8003664:	00d3      	lsls	r3, r2, #3
 8003666:	64bb      	str	r3, [r7, #72]	; 0x48
 8003668:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800366a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800366c:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800366e:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8003670:	f7fc febc 	bl	80003ec <__aeabi_uldivmod>
 8003674:	0002      	movs	r2, r0
 8003676:	000b      	movs	r3, r1
 8003678:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800367a:	63da      	str	r2, [r3, #60]	; 0x3c
		rest = ppl->FreqOut * 8 % FREQREF;
 800367c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800367e:	681a      	ldr	r2, [r3, #0]
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	0f51      	lsrs	r1, r2, #29
 8003684:	00d8      	lsls	r0, r3, #3
 8003686:	6478      	str	r0, [r7, #68]	; 0x44
 8003688:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800368a:	4308      	orrs	r0, r1
 800368c:	6478      	str	r0, [r7, #68]	; 0x44
 800368e:	00d3      	lsls	r3, r2, #3
 8003690:	643b      	str	r3, [r7, #64]	; 0x40
 8003692:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003694:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003696:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8003698:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800369a:	f7fc fea7 	bl	80003ec <__aeabi_uldivmod>
 800369e:	0010      	movs	r0, r2
 80036a0:	0019      	movs	r1, r3
 80036a2:	f7fc fee1 	bl	8000468 <__aeabi_ul2d>
 80036a6:	0002      	movs	r2, r0
 80036a8:	000b      	movs	r3, r1
 80036aa:	663a      	str	r2, [r7, #96]	; 0x60
 80036ac:	667b      	str	r3, [r7, #100]	; 0x64
		ppl->register0.FRAC = rest / (FREQREF) * 4000.0;
 80036ae:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80036b0:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 80036b2:	f7fc fed9 	bl	8000468 <__aeabi_ul2d>
 80036b6:	0002      	movs	r2, r0
 80036b8:	000b      	movs	r3, r1
 80036ba:	6e38      	ldr	r0, [r7, #96]	; 0x60
 80036bc:	6e79      	ldr	r1, [r7, #100]	; 0x64
 80036be:	f7fd faf1 	bl	8000ca4 <__aeabi_ddiv>
 80036c2:	0002      	movs	r2, r0
 80036c4:	000b      	movs	r3, r1
 80036c6:	0010      	movs	r0, r2
 80036c8:	0019      	movs	r1, r3
 80036ca:	2200      	movs	r2, #0
 80036cc:	4b08      	ldr	r3, [pc, #32]	; (80036f0 <max2871CalculateRegisterValues+0x2b8>)
 80036ce:	f7fd fddf 	bl	8001290 <__aeabi_dmul>
 80036d2:	0002      	movs	r2, r0
 80036d4:	000b      	movs	r3, r1
 80036d6:	0010      	movs	r0, r2
 80036d8:	0019      	movs	r1, r3
 80036da:	f7fc fea7 	bl	800042c <__aeabi_d2uiz>
 80036de:	0002      	movs	r2, r0
 80036e0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80036e2:	641a      	str	r2, [r3, #64]	; 0x40
 80036e4:	e176      	b.n	80039d4 <max2871CalculateRegisterValues+0x59c>
 80036e6:	46c0      	nop			; (mov r8, r8)
 80036e8:	02faf080 	.word	0x02faf080
 80036ec:	b2d05dff 	.word	0xb2d05dff
 80036f0:	40af4000 	.word	0x40af4000
 80036f4:	59682eff 	.word	0x59682eff
 80036f8:	2cb4177f 	.word	0x2cb4177f
 80036fc:	165a0bbf 	.word	0x165a0bbf
	} else if ((ppl->FreqOut < 375000000) && (ppl->FreqOut >= 187500000)) {
 8003700:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003702:	681a      	ldr	r2, [r3, #0]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d159      	bne.n	80037be <max2871CalculateRegisterValues+0x386>
 800370a:	d102      	bne.n	8003712 <max2871CalculateRegisterValues+0x2da>
 800370c:	49b3      	ldr	r1, [pc, #716]	; (80039dc <max2871CalculateRegisterValues+0x5a4>)
 800370e:	428a      	cmp	r2, r1
 8003710:	d855      	bhi.n	80037be <max2871CalculateRegisterValues+0x386>
 8003712:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003714:	681a      	ldr	r2, [r3, #0]
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d103      	bne.n	8003724 <max2871CalculateRegisterValues+0x2ec>
 800371c:	d14f      	bne.n	80037be <max2871CalculateRegisterValues+0x386>
 800371e:	49b0      	ldr	r1, [pc, #704]	; (80039e0 <max2871CalculateRegisterValues+0x5a8>)
 8003720:	428a      	cmp	r2, r1
 8003722:	d94c      	bls.n	80037be <max2871CalculateRegisterValues+0x386>
		ppl->DIVA = 4;
 8003724:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003726:	2204      	movs	r2, #4
 8003728:	635a      	str	r2, [r3, #52]	; 0x34
		ppl->register0.NDIV = ppl->FreqOut * 16 / FREQREF;
 800372a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800372c:	681a      	ldr	r2, [r3, #0]
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	0f11      	lsrs	r1, r2, #28
 8003732:	0118      	lsls	r0, r3, #4
 8003734:	63f8      	str	r0, [r7, #60]	; 0x3c
 8003736:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003738:	4308      	orrs	r0, r1
 800373a:	63f8      	str	r0, [r7, #60]	; 0x3c
 800373c:	0113      	lsls	r3, r2, #4
 800373e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003740:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003742:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003744:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003746:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003748:	f7fc fe50 	bl	80003ec <__aeabi_uldivmod>
 800374c:	0002      	movs	r2, r0
 800374e:	000b      	movs	r3, r1
 8003750:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003752:	63da      	str	r2, [r3, #60]	; 0x3c
		rest = ppl->FreqOut * 16 % FREQREF;
 8003754:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003756:	681a      	ldr	r2, [r3, #0]
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	0f11      	lsrs	r1, r2, #28
 800375c:	0118      	lsls	r0, r3, #4
 800375e:	6378      	str	r0, [r7, #52]	; 0x34
 8003760:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003762:	4308      	orrs	r0, r1
 8003764:	6378      	str	r0, [r7, #52]	; 0x34
 8003766:	0113      	lsls	r3, r2, #4
 8003768:	633b      	str	r3, [r7, #48]	; 0x30
 800376a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800376c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800376e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003770:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003772:	f7fc fe3b 	bl	80003ec <__aeabi_uldivmod>
 8003776:	0010      	movs	r0, r2
 8003778:	0019      	movs	r1, r3
 800377a:	f7fc fe75 	bl	8000468 <__aeabi_ul2d>
 800377e:	0002      	movs	r2, r0
 8003780:	000b      	movs	r3, r1
 8003782:	663a      	str	r2, [r7, #96]	; 0x60
 8003784:	667b      	str	r3, [r7, #100]	; 0x64
		ppl->register0.FRAC = rest / (FREQREF) * 4000.0;
 8003786:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8003788:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800378a:	f7fc fe6d 	bl	8000468 <__aeabi_ul2d>
 800378e:	0002      	movs	r2, r0
 8003790:	000b      	movs	r3, r1
 8003792:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8003794:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8003796:	f7fd fa85 	bl	8000ca4 <__aeabi_ddiv>
 800379a:	0002      	movs	r2, r0
 800379c:	000b      	movs	r3, r1
 800379e:	0010      	movs	r0, r2
 80037a0:	0019      	movs	r1, r3
 80037a2:	2200      	movs	r2, #0
 80037a4:	4b8f      	ldr	r3, [pc, #572]	; (80039e4 <max2871CalculateRegisterValues+0x5ac>)
 80037a6:	f7fd fd73 	bl	8001290 <__aeabi_dmul>
 80037aa:	0002      	movs	r2, r0
 80037ac:	000b      	movs	r3, r1
 80037ae:	0010      	movs	r0, r2
 80037b0:	0019      	movs	r1, r3
 80037b2:	f7fc fe3b 	bl	800042c <__aeabi_d2uiz>
 80037b6:	0002      	movs	r2, r0
 80037b8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80037ba:	641a      	str	r2, [r3, #64]	; 0x40
 80037bc:	e10a      	b.n	80039d4 <max2871CalculateRegisterValues+0x59c>
	} else if ((ppl->FreqOut < 187500000) && (ppl->FreqOut >= 93750000)) {
 80037be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80037c0:	681a      	ldr	r2, [r3, #0]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d159      	bne.n	800387c <max2871CalculateRegisterValues+0x444>
 80037c8:	d102      	bne.n	80037d0 <max2871CalculateRegisterValues+0x398>
 80037ca:	4985      	ldr	r1, [pc, #532]	; (80039e0 <max2871CalculateRegisterValues+0x5a8>)
 80037cc:	428a      	cmp	r2, r1
 80037ce:	d855      	bhi.n	800387c <max2871CalculateRegisterValues+0x444>
 80037d0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80037d2:	681a      	ldr	r2, [r3, #0]
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d103      	bne.n	80037e2 <max2871CalculateRegisterValues+0x3aa>
 80037da:	d14f      	bne.n	800387c <max2871CalculateRegisterValues+0x444>
 80037dc:	4982      	ldr	r1, [pc, #520]	; (80039e8 <max2871CalculateRegisterValues+0x5b0>)
 80037de:	428a      	cmp	r2, r1
 80037e0:	d94c      	bls.n	800387c <max2871CalculateRegisterValues+0x444>
		ppl->DIVA = 5;
 80037e2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80037e4:	2205      	movs	r2, #5
 80037e6:	635a      	str	r2, [r3, #52]	; 0x34
		ppl->register0.NDIV = ppl->FreqOut * 32 / FREQREF;
 80037e8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80037ea:	681a      	ldr	r2, [r3, #0]
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	0ed1      	lsrs	r1, r2, #27
 80037f0:	0158      	lsls	r0, r3, #5
 80037f2:	62f8      	str	r0, [r7, #44]	; 0x2c
 80037f4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80037f6:	4308      	orrs	r0, r1
 80037f8:	62f8      	str	r0, [r7, #44]	; 0x2c
 80037fa:	0153      	lsls	r3, r2, #5
 80037fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80037fe:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003800:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003802:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003804:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003806:	f7fc fdf1 	bl	80003ec <__aeabi_uldivmod>
 800380a:	0002      	movs	r2, r0
 800380c:	000b      	movs	r3, r1
 800380e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003810:	63da      	str	r2, [r3, #60]	; 0x3c
		rest = ppl->FreqOut * 32 % FREQREF;
 8003812:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003814:	681a      	ldr	r2, [r3, #0]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	0ed1      	lsrs	r1, r2, #27
 800381a:	0158      	lsls	r0, r3, #5
 800381c:	6278      	str	r0, [r7, #36]	; 0x24
 800381e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003820:	4308      	orrs	r0, r1
 8003822:	6278      	str	r0, [r7, #36]	; 0x24
 8003824:	0153      	lsls	r3, r2, #5
 8003826:	623b      	str	r3, [r7, #32]
 8003828:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800382a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800382c:	6a38      	ldr	r0, [r7, #32]
 800382e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003830:	f7fc fddc 	bl	80003ec <__aeabi_uldivmod>
 8003834:	0010      	movs	r0, r2
 8003836:	0019      	movs	r1, r3
 8003838:	f7fc fe16 	bl	8000468 <__aeabi_ul2d>
 800383c:	0002      	movs	r2, r0
 800383e:	000b      	movs	r3, r1
 8003840:	663a      	str	r2, [r7, #96]	; 0x60
 8003842:	667b      	str	r3, [r7, #100]	; 0x64
		ppl->register0.FRAC = rest / (FREQREF) * 4000.0;
 8003844:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8003846:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8003848:	f7fc fe0e 	bl	8000468 <__aeabi_ul2d>
 800384c:	0002      	movs	r2, r0
 800384e:	000b      	movs	r3, r1
 8003850:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8003852:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8003854:	f7fd fa26 	bl	8000ca4 <__aeabi_ddiv>
 8003858:	0002      	movs	r2, r0
 800385a:	000b      	movs	r3, r1
 800385c:	0010      	movs	r0, r2
 800385e:	0019      	movs	r1, r3
 8003860:	2200      	movs	r2, #0
 8003862:	4b60      	ldr	r3, [pc, #384]	; (80039e4 <max2871CalculateRegisterValues+0x5ac>)
 8003864:	f7fd fd14 	bl	8001290 <__aeabi_dmul>
 8003868:	0002      	movs	r2, r0
 800386a:	000b      	movs	r3, r1
 800386c:	0010      	movs	r0, r2
 800386e:	0019      	movs	r1, r3
 8003870:	f7fc fddc 	bl	800042c <__aeabi_d2uiz>
 8003874:	0002      	movs	r2, r0
 8003876:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003878:	641a      	str	r2, [r3, #64]	; 0x40
 800387a:	e0ab      	b.n	80039d4 <max2871CalculateRegisterValues+0x59c>
	} else if ((ppl->FreqOut < 93750000) && (ppl->FreqOut >= 46875000)) {
 800387c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d159      	bne.n	800393a <max2871CalculateRegisterValues+0x502>
 8003886:	d102      	bne.n	800388e <max2871CalculateRegisterValues+0x456>
 8003888:	4957      	ldr	r1, [pc, #348]	; (80039e8 <max2871CalculateRegisterValues+0x5b0>)
 800388a:	428a      	cmp	r2, r1
 800388c:	d855      	bhi.n	800393a <max2871CalculateRegisterValues+0x502>
 800388e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003890:	681a      	ldr	r2, [r3, #0]
 8003892:	685b      	ldr	r3, [r3, #4]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d103      	bne.n	80038a0 <max2871CalculateRegisterValues+0x468>
 8003898:	d14f      	bne.n	800393a <max2871CalculateRegisterValues+0x502>
 800389a:	4954      	ldr	r1, [pc, #336]	; (80039ec <max2871CalculateRegisterValues+0x5b4>)
 800389c:	428a      	cmp	r2, r1
 800389e:	d94c      	bls.n	800393a <max2871CalculateRegisterValues+0x502>
		ppl->DIVA = 6;
 80038a0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80038a2:	2206      	movs	r2, #6
 80038a4:	635a      	str	r2, [r3, #52]	; 0x34
		ppl->register0.NDIV = ppl->FreqOut * 64 / FREQREF;
 80038a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	0e91      	lsrs	r1, r2, #26
 80038ae:	0198      	lsls	r0, r3, #6
 80038b0:	61f8      	str	r0, [r7, #28]
 80038b2:	69f8      	ldr	r0, [r7, #28]
 80038b4:	4308      	orrs	r0, r1
 80038b6:	61f8      	str	r0, [r7, #28]
 80038b8:	0193      	lsls	r3, r2, #6
 80038ba:	61bb      	str	r3, [r7, #24]
 80038bc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80038be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80038c0:	69b8      	ldr	r0, [r7, #24]
 80038c2:	69f9      	ldr	r1, [r7, #28]
 80038c4:	f7fc fd92 	bl	80003ec <__aeabi_uldivmod>
 80038c8:	0002      	movs	r2, r0
 80038ca:	000b      	movs	r3, r1
 80038cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80038ce:	63da      	str	r2, [r3, #60]	; 0x3c
		rest = ppl->FreqOut * 64 % FREQREF;
 80038d0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80038d2:	681a      	ldr	r2, [r3, #0]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	0e91      	lsrs	r1, r2, #26
 80038d8:	0198      	lsls	r0, r3, #6
 80038da:	6178      	str	r0, [r7, #20]
 80038dc:	6978      	ldr	r0, [r7, #20]
 80038de:	4308      	orrs	r0, r1
 80038e0:	6178      	str	r0, [r7, #20]
 80038e2:	0193      	lsls	r3, r2, #6
 80038e4:	613b      	str	r3, [r7, #16]
 80038e6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80038e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80038ea:	6938      	ldr	r0, [r7, #16]
 80038ec:	6979      	ldr	r1, [r7, #20]
 80038ee:	f7fc fd7d 	bl	80003ec <__aeabi_uldivmod>
 80038f2:	0010      	movs	r0, r2
 80038f4:	0019      	movs	r1, r3
 80038f6:	f7fc fdb7 	bl	8000468 <__aeabi_ul2d>
 80038fa:	0002      	movs	r2, r0
 80038fc:	000b      	movs	r3, r1
 80038fe:	663a      	str	r2, [r7, #96]	; 0x60
 8003900:	667b      	str	r3, [r7, #100]	; 0x64
		ppl->register0.FRAC = rest / (FREQREF) * 4000.0;
 8003902:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8003904:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8003906:	f7fc fdaf 	bl	8000468 <__aeabi_ul2d>
 800390a:	0002      	movs	r2, r0
 800390c:	000b      	movs	r3, r1
 800390e:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8003910:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8003912:	f7fd f9c7 	bl	8000ca4 <__aeabi_ddiv>
 8003916:	0002      	movs	r2, r0
 8003918:	000b      	movs	r3, r1
 800391a:	0010      	movs	r0, r2
 800391c:	0019      	movs	r1, r3
 800391e:	2200      	movs	r2, #0
 8003920:	4b30      	ldr	r3, [pc, #192]	; (80039e4 <max2871CalculateRegisterValues+0x5ac>)
 8003922:	f7fd fcb5 	bl	8001290 <__aeabi_dmul>
 8003926:	0002      	movs	r2, r0
 8003928:	000b      	movs	r3, r1
 800392a:	0010      	movs	r0, r2
 800392c:	0019      	movs	r1, r3
 800392e:	f7fc fd7d 	bl	800042c <__aeabi_d2uiz>
 8003932:	0002      	movs	r2, r0
 8003934:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003936:	641a      	str	r2, [r3, #64]	; 0x40
 8003938:	e04c      	b.n	80039d4 <max2871CalculateRegisterValues+0x59c>
		ppl->DIVA = 7;
 800393a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800393c:	2207      	movs	r2, #7
 800393e:	635a      	str	r2, [r3, #52]	; 0x34
		ppl->register0.NDIV = ppl->FreqOut * 128 / FREQREF;
 8003940:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003942:	681a      	ldr	r2, [r3, #0]
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	0e51      	lsrs	r1, r2, #25
 8003948:	01d8      	lsls	r0, r3, #7
 800394a:	60f8      	str	r0, [r7, #12]
 800394c:	68f8      	ldr	r0, [r7, #12]
 800394e:	4308      	orrs	r0, r1
 8003950:	60f8      	str	r0, [r7, #12]
 8003952:	01d3      	lsls	r3, r2, #7
 8003954:	60bb      	str	r3, [r7, #8]
 8003956:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003958:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800395a:	68b8      	ldr	r0, [r7, #8]
 800395c:	68f9      	ldr	r1, [r7, #12]
 800395e:	f7fc fd45 	bl	80003ec <__aeabi_uldivmod>
 8003962:	0002      	movs	r2, r0
 8003964:	000b      	movs	r3, r1
 8003966:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003968:	63da      	str	r2, [r3, #60]	; 0x3c
		rest = ppl->FreqOut * 128 % FREQREF;
 800396a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800396c:	681a      	ldr	r2, [r3, #0]
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	0e51      	lsrs	r1, r2, #25
 8003972:	01d8      	lsls	r0, r3, #7
 8003974:	6078      	str	r0, [r7, #4]
 8003976:	6878      	ldr	r0, [r7, #4]
 8003978:	4308      	orrs	r0, r1
 800397a:	6078      	str	r0, [r7, #4]
 800397c:	01d3      	lsls	r3, r2, #7
 800397e:	603b      	str	r3, [r7, #0]
 8003980:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003982:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003984:	6838      	ldr	r0, [r7, #0]
 8003986:	6879      	ldr	r1, [r7, #4]
 8003988:	f7fc fd30 	bl	80003ec <__aeabi_uldivmod>
 800398c:	0010      	movs	r0, r2
 800398e:	0019      	movs	r1, r3
 8003990:	f7fc fd6a 	bl	8000468 <__aeabi_ul2d>
 8003994:	0002      	movs	r2, r0
 8003996:	000b      	movs	r3, r1
 8003998:	663a      	str	r2, [r7, #96]	; 0x60
 800399a:	667b      	str	r3, [r7, #100]	; 0x64
		ppl->register0.FRAC = rest / (FREQREF) * 4000.0;
 800399c:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800399e:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 80039a0:	f7fc fd62 	bl	8000468 <__aeabi_ul2d>
 80039a4:	0002      	movs	r2, r0
 80039a6:	000b      	movs	r3, r1
 80039a8:	6e38      	ldr	r0, [r7, #96]	; 0x60
 80039aa:	6e79      	ldr	r1, [r7, #100]	; 0x64
 80039ac:	f7fd f97a 	bl	8000ca4 <__aeabi_ddiv>
 80039b0:	0002      	movs	r2, r0
 80039b2:	000b      	movs	r3, r1
 80039b4:	0010      	movs	r0, r2
 80039b6:	0019      	movs	r1, r3
 80039b8:	2200      	movs	r2, #0
 80039ba:	4b0a      	ldr	r3, [pc, #40]	; (80039e4 <max2871CalculateRegisterValues+0x5ac>)
 80039bc:	f7fd fc68 	bl	8001290 <__aeabi_dmul>
 80039c0:	0002      	movs	r2, r0
 80039c2:	000b      	movs	r3, r1
 80039c4:	0010      	movs	r0, r2
 80039c6:	0019      	movs	r1, r3
 80039c8:	f7fc fd30 	bl	800042c <__aeabi_d2uiz>
 80039cc:	0002      	movs	r2, r0
 80039ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80039d0:	641a      	str	r2, [r3, #64]	; 0x40
}
 80039d2:	e7ff      	b.n	80039d4 <max2871CalculateRegisterValues+0x59c>
 80039d4:	46c0      	nop			; (mov r8, r8)
 80039d6:	46bd      	mov	sp, r7
 80039d8:	b01c      	add	sp, #112	; 0x70
 80039da:	bdb0      	pop	{r4, r5, r7, pc}
 80039dc:	165a0bbf 	.word	0x165a0bbf
 80039e0:	0b2d05df 	.word	0x0b2d05df
 80039e4:	40af4000 	.word	0x40af4000
 80039e8:	059682ef 	.word	0x059682ef
 80039ec:	02cb4177 	.word	0x02cb4177

080039f0 <max2871RegisterInit>:

unsigned long max2871RegisterInit(SPI_HandleTypeDef *hspi2, MAX2871_t *ppl) {
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b084      	sub	sp, #16
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
 80039f8:	6039      	str	r1, [r7, #0]

	unsigned long composedRegisterValue;

	for (int i = 0; i < 2; i++) {
 80039fa:	2300      	movs	r3, #0
 80039fc:	60bb      	str	r3, [r7, #8]
 80039fe:	e046      	b.n	8003a8e <max2871RegisterInit+0x9e>
		composedRegisterValue = VAS_DLY << 29| SDPLL << 25 | F01 << 24
 8003a00:	4b27      	ldr	r3, [pc, #156]	; (8003aa0 <max2871RegisterInit+0xb0>)
 8003a02:	60fb      	str	r3, [r7, #12]
		| LD << 22 | MUX << 18 | ADCS << 6 | ADCM << 3 | ADDR5;

		max2871Write(hspi2, composedRegisterValue);
 8003a04:	68fa      	ldr	r2, [r7, #12]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	0011      	movs	r1, r2
 8003a0a:	0018      	movs	r0, r3
 8003a0c:	f7ff fcc8 	bl	80033a0 <max2871Write>
		HAL_Delay(20);
 8003a10:	2014      	movs	r0, #20
 8003a12:	f000 fab5 	bl	8003f80 <HAL_Delay>

		composedRegisterValue = RES << 29| SDLDO << 28 | SDDIV << 27
		| SDREF << 26 | FB << 23 | ppl->DIVA << 20 | BS << 12 | SDVCO << 11
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a1a:	051b      	lsls	r3, r3, #20
		composedRegisterValue = RES << 29| SDLDO << 28 | SDDIV << 27
 8003a1c:	4a21      	ldr	r2, [pc, #132]	; (8003aa4 <max2871RegisterInit+0xb4>)
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	60fb      	str	r3, [r7, #12]
		| MTLD << 10 | BDIV << 9 | RFB_EN << 8 | BPWR << 6 | RFA_EN << 5
		| APWR << 3 | ADDR4;

		max2871Write(hspi2, composedRegisterValue);
 8003a22:	68fa      	ldr	r2, [r7, #12]
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	0011      	movs	r1, r2
 8003a28:	0018      	movs	r0, r3
 8003a2a:	f7ff fcb9 	bl	80033a0 <max2871Write>

		composedRegisterValue = VCO_MS << 26| VAS_SHDN << 25 | VAS_TEMP << 24
 8003a2e:	4b1e      	ldr	r3, [pc, #120]	; (8003aa8 <max2871RegisterInit+0xb8>)
 8003a30:	60fb      	str	r3, [r7, #12]
		| CSM << 18 | MUTEDEL << 17 | CDM << 15 | CDIV << 3 | ADDR3;

		max2871Write(hspi2, composedRegisterValue);
 8003a32:	68fa      	ldr	r2, [r7, #12]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	0011      	movs	r1, r2
 8003a38:	0018      	movs	r0, r3
 8003a3a:	f7ff fcb1 	bl	80033a0 <max2871Write>

		composedRegisterValue = LDS << 31| SDN << 29 | MUX << 26 | DBR << 25
 8003a3e:	4b1b      	ldr	r3, [pc, #108]	; (8003aac <max2871RegisterInit+0xbc>)
 8003a40:	60fb      	str	r3, [r7, #12]
		| RDIV2 << 24 | RCNT << 14 | REG4DB << 13 | CP << 9 | LDF << 8
		| LDP << 7 | PDP << 6 | SHDN << 5 | TRI << 4 | RST << 3 | ADDR2;

		max2871Write(hspi2, composedRegisterValue);
 8003a42:	68fa      	ldr	r2, [r7, #12]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	0011      	movs	r1, r2
 8003a48:	0018      	movs	r0, r3
 8003a4a:	f7ff fca9 	bl	80033a0 <max2871Write>
		composedRegisterValue = CPL << 29| CPT << 27 | PHASE << 15
 8003a4e:	4b18      	ldr	r3, [pc, #96]	; (8003ab0 <max2871RegisterInit+0xc0>)
 8003a50:	60fb      	str	r3, [r7, #12]
		| MODULUS << 3 | ADDR1;

		max2871Write(hspi2, composedRegisterValue);
 8003a52:	68fa      	ldr	r2, [r7, #12]
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	0011      	movs	r1, r2
 8003a58:	0018      	movs	r0, r3
 8003a5a:	f7ff fca1 	bl	80033a0 <max2871Write>

		composedRegisterValue = ppl->register0.INT << 31
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a62:	07da      	lsls	r2, r3, #31
				| ppl->register0.NDIV << 15 | ppl->register0.FRAC << 3
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a68:	03db      	lsls	r3, r3, #15
 8003a6a:	431a      	orrs	r2, r3
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a70:	00db      	lsls	r3, r3, #3
 8003a72:	431a      	orrs	r2, r3
				| ppl->register0.ADDR0;
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
		composedRegisterValue = ppl->register0.INT << 31
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	60fb      	str	r3, [r7, #12]
		max2871Write(hspi2, composedRegisterValue);
 8003a7c:	68fa      	ldr	r2, [r7, #12]
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	0011      	movs	r1, r2
 8003a82:	0018      	movs	r0, r3
 8003a84:	f7ff fc8c 	bl	80033a0 <max2871Write>
	for (int i = 0; i < 2; i++) {
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	3301      	adds	r3, #1
 8003a8c:	60bb      	str	r3, [r7, #8]
 8003a8e:	68bb      	ldr	r3, [r7, #8]
 8003a90:	2b01      	cmp	r3, #1
 8003a92:	ddb5      	ble.n	8003a00 <max2871RegisterInit+0x10>

	}

	return composedRegisterValue;
 8003a94:	68fb      	ldr	r3, [r7, #12]
}
 8003a96:	0018      	movs	r0, r3
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	b004      	add	sp, #16
 8003a9c:	bd80      	pop	{r7, pc}
 8003a9e:	46c0      	nop			; (mov r8, r8)
 8003aa0:	61d80005 	.word	0x61d80005
 8003aa4:	638ff1fc 	.word	0x638ff1fc
 8003aa8:	01008003 	.word	0x01008003
 8003aac:	98000042 	.word	0x98000042
 8003ab0:	6000fd01 	.word	0x6000fd01

08003ab4 <max2871Program>:
void max2871Program(SPI_HandleTypeDef *hspi2, MAX2871_t *ppl) // compose register value of register 0 and 4
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b084      	sub	sp, #16
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
 8003abc:	6039      	str	r1, [r7, #0]

	unsigned long composedRegisterValue = 0;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	60fb      	str	r3, [r7, #12]
	max2871CalculateRegisterValues(ppl);
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	0018      	movs	r0, r3
 8003ac6:	f7ff fcb7 	bl	8003438 <max2871CalculateRegisterValues>

	composedRegisterValue = ppl->register0.INT << 31 | ppl->register0.NDIV << 15
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ace:	07da      	lsls	r2, r3, #31
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ad4:	03db      	lsls	r3, r3, #15
 8003ad6:	431a      	orrs	r2, r3
			| ppl->register0.FRAC << 3 | ppl->register0.ADDR0;
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003adc:	00db      	lsls	r3, r3, #3
 8003ade:	431a      	orrs	r2, r3
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
	composedRegisterValue = ppl->register0.INT << 31 | ppl->register0.NDIV << 15
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	60fb      	str	r3, [r7, #12]

	max2871Write(hspi2, composedRegisterValue);
 8003ae8:	68fa      	ldr	r2, [r7, #12]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	0011      	movs	r1, r2
 8003aee:	0018      	movs	r0, r3
 8003af0:	f7ff fc56 	bl	80033a0 <max2871Write>



	composedRegisterValue = RES << 29|SDLDO << 28|SDDIV << 27
	| SDREF << 26|FB << 23|ppl->DIVA << 20|BS << 12
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003af8:	051b      	lsls	r3, r3, #20
	composedRegisterValue = RES << 29|SDLDO << 28|SDDIV << 27
 8003afa:	4a06      	ldr	r2, [pc, #24]	; (8003b14 <max2871Program+0x60>)
 8003afc:	4313      	orrs	r3, r2
 8003afe:	60fb      	str	r3, [r7, #12]
	|SDVCO << 11|MTLD << 10|BDIV << 9|RFB_EN << 8
	|BPWR << 6|RFA_EN << 5|APWR << 3|ADDR4;

	max2871Write(hspi2, composedRegisterValue);
 8003b00:	68fa      	ldr	r2, [r7, #12]
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	0011      	movs	r1, r2
 8003b06:	0018      	movs	r0, r3
 8003b08:	f7ff fc4a 	bl	80033a0 <max2871Write>


}
 8003b0c:	46c0      	nop			; (mov r8, r8)
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	b004      	add	sp, #16
 8003b12:	bd80      	pop	{r7, pc}
 8003b14:	638ff1fc 	.word	0x638ff1fc

08003b18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b082      	sub	sp, #8
 8003b1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b1e:	4b0f      	ldr	r3, [pc, #60]	; (8003b5c <HAL_MspInit+0x44>)
 8003b20:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b22:	4b0e      	ldr	r3, [pc, #56]	; (8003b5c <HAL_MspInit+0x44>)
 8003b24:	2101      	movs	r1, #1
 8003b26:	430a      	orrs	r2, r1
 8003b28:	641a      	str	r2, [r3, #64]	; 0x40
 8003b2a:	4b0c      	ldr	r3, [pc, #48]	; (8003b5c <HAL_MspInit+0x44>)
 8003b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b2e:	2201      	movs	r2, #1
 8003b30:	4013      	ands	r3, r2
 8003b32:	607b      	str	r3, [r7, #4]
 8003b34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003b36:	4b09      	ldr	r3, [pc, #36]	; (8003b5c <HAL_MspInit+0x44>)
 8003b38:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b3a:	4b08      	ldr	r3, [pc, #32]	; (8003b5c <HAL_MspInit+0x44>)
 8003b3c:	2180      	movs	r1, #128	; 0x80
 8003b3e:	0549      	lsls	r1, r1, #21
 8003b40:	430a      	orrs	r2, r1
 8003b42:	63da      	str	r2, [r3, #60]	; 0x3c
 8003b44:	4b05      	ldr	r3, [pc, #20]	; (8003b5c <HAL_MspInit+0x44>)
 8003b46:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b48:	2380      	movs	r3, #128	; 0x80
 8003b4a:	055b      	lsls	r3, r3, #21
 8003b4c:	4013      	ands	r3, r2
 8003b4e:	603b      	str	r3, [r7, #0]
 8003b50:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003b52:	46c0      	nop			; (mov r8, r8)
 8003b54:	46bd      	mov	sp, r7
 8003b56:	b002      	add	sp, #8
 8003b58:	bd80      	pop	{r7, pc}
 8003b5a:	46c0      	nop			; (mov r8, r8)
 8003b5c:	40021000 	.word	0x40021000

08003b60 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b084      	sub	sp, #16
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4a0a      	ldr	r2, [pc, #40]	; (8003b98 <HAL_CRC_MspInit+0x38>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d10d      	bne.n	8003b8e <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8003b72:	4b0a      	ldr	r3, [pc, #40]	; (8003b9c <HAL_CRC_MspInit+0x3c>)
 8003b74:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b76:	4b09      	ldr	r3, [pc, #36]	; (8003b9c <HAL_CRC_MspInit+0x3c>)
 8003b78:	2180      	movs	r1, #128	; 0x80
 8003b7a:	0149      	lsls	r1, r1, #5
 8003b7c:	430a      	orrs	r2, r1
 8003b7e:	639a      	str	r2, [r3, #56]	; 0x38
 8003b80:	4b06      	ldr	r3, [pc, #24]	; (8003b9c <HAL_CRC_MspInit+0x3c>)
 8003b82:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b84:	2380      	movs	r3, #128	; 0x80
 8003b86:	015b      	lsls	r3, r3, #5
 8003b88:	4013      	ands	r3, r2
 8003b8a:	60fb      	str	r3, [r7, #12]
 8003b8c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8003b8e:	46c0      	nop			; (mov r8, r8)
 8003b90:	46bd      	mov	sp, r7
 8003b92:	b004      	add	sp, #16
 8003b94:	bd80      	pop	{r7, pc}
 8003b96:	46c0      	nop			; (mov r8, r8)
 8003b98:	40023000 	.word	0x40023000
 8003b9c:	40021000 	.word	0x40021000

08003ba0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003ba0:	b590      	push	{r4, r7, lr}
 8003ba2:	b091      	sub	sp, #68	; 0x44
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ba8:	232c      	movs	r3, #44	; 0x2c
 8003baa:	18fb      	adds	r3, r7, r3
 8003bac:	0018      	movs	r0, r3
 8003bae:	2314      	movs	r3, #20
 8003bb0:	001a      	movs	r2, r3
 8003bb2:	2100      	movs	r1, #0
 8003bb4:	f002 fcd6 	bl	8006564 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003bb8:	2414      	movs	r4, #20
 8003bba:	193b      	adds	r3, r7, r4
 8003bbc:	0018      	movs	r0, r3
 8003bbe:	2318      	movs	r3, #24
 8003bc0:	001a      	movs	r2, r3
 8003bc2:	2100      	movs	r1, #0
 8003bc4:	f002 fcce 	bl	8006564 <memset>
  if(hi2c->Instance==I2C1)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a22      	ldr	r2, [pc, #136]	; (8003c58 <HAL_I2C_MspInit+0xb8>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d13d      	bne.n	8003c4e <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003bd2:	193b      	adds	r3, r7, r4
 8003bd4:	2220      	movs	r2, #32
 8003bd6:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003bd8:	193b      	adds	r3, r7, r4
 8003bda:	2200      	movs	r2, #0
 8003bdc:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003bde:	193b      	adds	r3, r7, r4
 8003be0:	0018      	movs	r0, r3
 8003be2:	f001 fb4b 	bl	800527c <HAL_RCCEx_PeriphCLKConfig>
 8003be6:	1e03      	subs	r3, r0, #0
 8003be8:	d001      	beq.n	8003bee <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8003bea:	f7ff fb81 	bl	80032f0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003bee:	4b1b      	ldr	r3, [pc, #108]	; (8003c5c <HAL_I2C_MspInit+0xbc>)
 8003bf0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003bf2:	4b1a      	ldr	r3, [pc, #104]	; (8003c5c <HAL_I2C_MspInit+0xbc>)
 8003bf4:	2102      	movs	r1, #2
 8003bf6:	430a      	orrs	r2, r1
 8003bf8:	635a      	str	r2, [r3, #52]	; 0x34
 8003bfa:	4b18      	ldr	r3, [pc, #96]	; (8003c5c <HAL_I2C_MspInit+0xbc>)
 8003bfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bfe:	2202      	movs	r2, #2
 8003c00:	4013      	ands	r3, r2
 8003c02:	613b      	str	r3, [r7, #16]
 8003c04:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003c06:	212c      	movs	r1, #44	; 0x2c
 8003c08:	187b      	adds	r3, r7, r1
 8003c0a:	22c0      	movs	r2, #192	; 0xc0
 8003c0c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003c0e:	187b      	adds	r3, r7, r1
 8003c10:	2212      	movs	r2, #18
 8003c12:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c14:	187b      	adds	r3, r7, r1
 8003c16:	2200      	movs	r2, #0
 8003c18:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c1a:	187b      	adds	r3, r7, r1
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8003c20:	187b      	adds	r3, r7, r1
 8003c22:	2206      	movs	r2, #6
 8003c24:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c26:	187b      	adds	r3, r7, r1
 8003c28:	4a0d      	ldr	r2, [pc, #52]	; (8003c60 <HAL_I2C_MspInit+0xc0>)
 8003c2a:	0019      	movs	r1, r3
 8003c2c:	0010      	movs	r0, r2
 8003c2e:	f000 fb53 	bl	80042d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003c32:	4b0a      	ldr	r3, [pc, #40]	; (8003c5c <HAL_I2C_MspInit+0xbc>)
 8003c34:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003c36:	4b09      	ldr	r3, [pc, #36]	; (8003c5c <HAL_I2C_MspInit+0xbc>)
 8003c38:	2180      	movs	r1, #128	; 0x80
 8003c3a:	0389      	lsls	r1, r1, #14
 8003c3c:	430a      	orrs	r2, r1
 8003c3e:	63da      	str	r2, [r3, #60]	; 0x3c
 8003c40:	4b06      	ldr	r3, [pc, #24]	; (8003c5c <HAL_I2C_MspInit+0xbc>)
 8003c42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003c44:	2380      	movs	r3, #128	; 0x80
 8003c46:	039b      	lsls	r3, r3, #14
 8003c48:	4013      	ands	r3, r2
 8003c4a:	60fb      	str	r3, [r7, #12]
 8003c4c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003c4e:	46c0      	nop			; (mov r8, r8)
 8003c50:	46bd      	mov	sp, r7
 8003c52:	b011      	add	sp, #68	; 0x44
 8003c54:	bd90      	pop	{r4, r7, pc}
 8003c56:	46c0      	nop			; (mov r8, r8)
 8003c58:	40005400 	.word	0x40005400
 8003c5c:	40021000 	.word	0x40021000
 8003c60:	50000400 	.word	0x50000400

08003c64 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003c64:	b590      	push	{r4, r7, lr}
 8003c66:	b08b      	sub	sp, #44	; 0x2c
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c6c:	2414      	movs	r4, #20
 8003c6e:	193b      	adds	r3, r7, r4
 8003c70:	0018      	movs	r0, r3
 8003c72:	2314      	movs	r3, #20
 8003c74:	001a      	movs	r2, r3
 8003c76:	2100      	movs	r1, #0
 8003c78:	f002 fc74 	bl	8006564 <memset>
  if(hspi->Instance==SPI2)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a26      	ldr	r2, [pc, #152]	; (8003d1c <HAL_SPI_MspInit+0xb8>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d146      	bne.n	8003d14 <HAL_SPI_MspInit+0xb0>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003c86:	4b26      	ldr	r3, [pc, #152]	; (8003d20 <HAL_SPI_MspInit+0xbc>)
 8003c88:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003c8a:	4b25      	ldr	r3, [pc, #148]	; (8003d20 <HAL_SPI_MspInit+0xbc>)
 8003c8c:	2180      	movs	r1, #128	; 0x80
 8003c8e:	01c9      	lsls	r1, r1, #7
 8003c90:	430a      	orrs	r2, r1
 8003c92:	63da      	str	r2, [r3, #60]	; 0x3c
 8003c94:	4b22      	ldr	r3, [pc, #136]	; (8003d20 <HAL_SPI_MspInit+0xbc>)
 8003c96:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003c98:	2380      	movs	r3, #128	; 0x80
 8003c9a:	01db      	lsls	r3, r3, #7
 8003c9c:	4013      	ands	r3, r2
 8003c9e:	613b      	str	r3, [r7, #16]
 8003ca0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ca2:	4b1f      	ldr	r3, [pc, #124]	; (8003d20 <HAL_SPI_MspInit+0xbc>)
 8003ca4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003ca6:	4b1e      	ldr	r3, [pc, #120]	; (8003d20 <HAL_SPI_MspInit+0xbc>)
 8003ca8:	2101      	movs	r1, #1
 8003caa:	430a      	orrs	r2, r1
 8003cac:	635a      	str	r2, [r3, #52]	; 0x34
 8003cae:	4b1c      	ldr	r3, [pc, #112]	; (8003d20 <HAL_SPI_MspInit+0xbc>)
 8003cb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	4013      	ands	r3, r2
 8003cb6:	60fb      	str	r3, [r7, #12]
 8003cb8:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PA0     ------> SPI2_SCK
    PA4     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = MAX_SCK_Pin;
 8003cba:	193b      	adds	r3, r7, r4
 8003cbc:	2201      	movs	r2, #1
 8003cbe:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cc0:	193b      	adds	r3, r7, r4
 8003cc2:	2202      	movs	r2, #2
 8003cc4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cc6:	193b      	adds	r3, r7, r4
 8003cc8:	2200      	movs	r2, #0
 8003cca:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ccc:	193b      	adds	r3, r7, r4
 8003cce:	2200      	movs	r2, #0
 8003cd0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8003cd2:	193b      	adds	r3, r7, r4
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(MAX_SCK_GPIO_Port, &GPIO_InitStruct);
 8003cd8:	193a      	adds	r2, r7, r4
 8003cda:	23a0      	movs	r3, #160	; 0xa0
 8003cdc:	05db      	lsls	r3, r3, #23
 8003cde:	0011      	movs	r1, r2
 8003ce0:	0018      	movs	r0, r3
 8003ce2:	f000 faf9 	bl	80042d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MAX_DATA_Pin;
 8003ce6:	0021      	movs	r1, r4
 8003ce8:	187b      	adds	r3, r7, r1
 8003cea:	2210      	movs	r2, #16
 8003cec:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cee:	187b      	adds	r3, r7, r1
 8003cf0:	2202      	movs	r2, #2
 8003cf2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cf4:	187b      	adds	r3, r7, r1
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cfa:	187b      	adds	r3, r7, r1
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 8003d00:	187b      	adds	r3, r7, r1
 8003d02:	2201      	movs	r2, #1
 8003d04:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(MAX_DATA_GPIO_Port, &GPIO_InitStruct);
 8003d06:	187a      	adds	r2, r7, r1
 8003d08:	23a0      	movs	r3, #160	; 0xa0
 8003d0a:	05db      	lsls	r3, r3, #23
 8003d0c:	0011      	movs	r1, r2
 8003d0e:	0018      	movs	r0, r3
 8003d10:	f000 fae2 	bl	80042d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003d14:	46c0      	nop			; (mov r8, r8)
 8003d16:	46bd      	mov	sp, r7
 8003d18:	b00b      	add	sp, #44	; 0x2c
 8003d1a:	bd90      	pop	{r4, r7, pc}
 8003d1c:	40003800 	.word	0x40003800
 8003d20:	40021000 	.word	0x40021000

08003d24 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003d24:	b590      	push	{r4, r7, lr}
 8003d26:	b091      	sub	sp, #68	; 0x44
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d2c:	232c      	movs	r3, #44	; 0x2c
 8003d2e:	18fb      	adds	r3, r7, r3
 8003d30:	0018      	movs	r0, r3
 8003d32:	2314      	movs	r3, #20
 8003d34:	001a      	movs	r2, r3
 8003d36:	2100      	movs	r1, #0
 8003d38:	f002 fc14 	bl	8006564 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003d3c:	2414      	movs	r4, #20
 8003d3e:	193b      	adds	r3, r7, r4
 8003d40:	0018      	movs	r0, r3
 8003d42:	2318      	movs	r3, #24
 8003d44:	001a      	movs	r2, r3
 8003d46:	2100      	movs	r1, #0
 8003d48:	f002 fc0c 	bl	8006564 <memset>
  if(huart->Instance==USART1)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a23      	ldr	r2, [pc, #140]	; (8003de0 <HAL_UART_MspInit+0xbc>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d13f      	bne.n	8003dd6 <HAL_UART_MspInit+0xb2>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003d56:	193b      	adds	r3, r7, r4
 8003d58:	2201      	movs	r2, #1
 8003d5a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8003d5c:	193b      	adds	r3, r7, r4
 8003d5e:	2200      	movs	r2, #0
 8003d60:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003d62:	193b      	adds	r3, r7, r4
 8003d64:	0018      	movs	r0, r3
 8003d66:	f001 fa89 	bl	800527c <HAL_RCCEx_PeriphCLKConfig>
 8003d6a:	1e03      	subs	r3, r0, #0
 8003d6c:	d001      	beq.n	8003d72 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003d6e:	f7ff fabf 	bl	80032f0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003d72:	4b1c      	ldr	r3, [pc, #112]	; (8003de4 <HAL_UART_MspInit+0xc0>)
 8003d74:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d76:	4b1b      	ldr	r3, [pc, #108]	; (8003de4 <HAL_UART_MspInit+0xc0>)
 8003d78:	2180      	movs	r1, #128	; 0x80
 8003d7a:	01c9      	lsls	r1, r1, #7
 8003d7c:	430a      	orrs	r2, r1
 8003d7e:	641a      	str	r2, [r3, #64]	; 0x40
 8003d80:	4b18      	ldr	r3, [pc, #96]	; (8003de4 <HAL_UART_MspInit+0xc0>)
 8003d82:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d84:	2380      	movs	r3, #128	; 0x80
 8003d86:	01db      	lsls	r3, r3, #7
 8003d88:	4013      	ands	r3, r2
 8003d8a:	613b      	str	r3, [r7, #16]
 8003d8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d8e:	4b15      	ldr	r3, [pc, #84]	; (8003de4 <HAL_UART_MspInit+0xc0>)
 8003d90:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d92:	4b14      	ldr	r3, [pc, #80]	; (8003de4 <HAL_UART_MspInit+0xc0>)
 8003d94:	2101      	movs	r1, #1
 8003d96:	430a      	orrs	r2, r1
 8003d98:	635a      	str	r2, [r3, #52]	; 0x34
 8003d9a:	4b12      	ldr	r3, [pc, #72]	; (8003de4 <HAL_UART_MspInit+0xc0>)
 8003d9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d9e:	2201      	movs	r2, #1
 8003da0:	4013      	ands	r3, r2
 8003da2:	60fb      	str	r3, [r7, #12]
 8003da4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003da6:	212c      	movs	r1, #44	; 0x2c
 8003da8:	187b      	adds	r3, r7, r1
 8003daa:	22c0      	movs	r2, #192	; 0xc0
 8003dac:	00d2      	lsls	r2, r2, #3
 8003dae:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003db0:	187b      	adds	r3, r7, r1
 8003db2:	2202      	movs	r2, #2
 8003db4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003db6:	187b      	adds	r3, r7, r1
 8003db8:	2200      	movs	r2, #0
 8003dba:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dbc:	187b      	adds	r3, r7, r1
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8003dc2:	187b      	adds	r3, r7, r1
 8003dc4:	2201      	movs	r2, #1
 8003dc6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003dc8:	187a      	adds	r2, r7, r1
 8003dca:	23a0      	movs	r3, #160	; 0xa0
 8003dcc:	05db      	lsls	r3, r3, #23
 8003dce:	0011      	movs	r1, r2
 8003dd0:	0018      	movs	r0, r3
 8003dd2:	f000 fa81 	bl	80042d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003dd6:	46c0      	nop			; (mov r8, r8)
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	b011      	add	sp, #68	; 0x44
 8003ddc:	bd90      	pop	{r4, r7, pc}
 8003dde:	46c0      	nop			; (mov r8, r8)
 8003de0:	40013800 	.word	0x40013800
 8003de4:	40021000 	.word	0x40021000

08003de8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003dec:	e7fe      	b.n	8003dec <NMI_Handler+0x4>

08003dee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003dee:	b580      	push	{r7, lr}
 8003df0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003df2:	e7fe      	b.n	8003df2 <HardFault_Handler+0x4>

08003df4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003df8:	46c0      	nop			; (mov r8, r8)
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}

08003dfe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003dfe:	b580      	push	{r7, lr}
 8003e00:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003e02:	46c0      	nop			; (mov r8, r8)
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}

08003e08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003e0c:	f000 f89c 	bl	8003f48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003e10:	46c0      	nop			; (mov r8, r8)
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bd80      	pop	{r7, pc}

08003e16 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003e16:	b580      	push	{r7, lr}
 8003e18:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003e1a:	46c0      	nop			; (mov r8, r8)
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	bd80      	pop	{r7, pc}

08003e20 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003e20:	480d      	ldr	r0, [pc, #52]	; (8003e58 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003e22:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003e24:	f7ff fff7 	bl	8003e16 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003e28:	480c      	ldr	r0, [pc, #48]	; (8003e5c <LoopForever+0x6>)
  ldr r1, =_edata
 8003e2a:	490d      	ldr	r1, [pc, #52]	; (8003e60 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003e2c:	4a0d      	ldr	r2, [pc, #52]	; (8003e64 <LoopForever+0xe>)
  movs r3, #0
 8003e2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003e30:	e002      	b.n	8003e38 <LoopCopyDataInit>

08003e32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003e32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003e34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003e36:	3304      	adds	r3, #4

08003e38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003e38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003e3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003e3c:	d3f9      	bcc.n	8003e32 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003e3e:	4a0a      	ldr	r2, [pc, #40]	; (8003e68 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003e40:	4c0a      	ldr	r4, [pc, #40]	; (8003e6c <LoopForever+0x16>)
  movs r3, #0
 8003e42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003e44:	e001      	b.n	8003e4a <LoopFillZerobss>

08003e46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003e46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003e48:	3204      	adds	r2, #4

08003e4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003e4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003e4c:	d3fb      	bcc.n	8003e46 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003e4e:	f002 fb65 	bl	800651c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8003e52:	f7fe fd5b 	bl	800290c <main>

08003e56 <LoopForever>:

LoopForever:
  b LoopForever
 8003e56:	e7fe      	b.n	8003e56 <LoopForever>
  ldr   r0, =_estack
 8003e58:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8003e5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003e60:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8003e64:	080066d0 	.word	0x080066d0
  ldr r2, =_sbss
 8003e68:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8003e6c:	20000284 	.word	0x20000284

08003e70 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003e70:	e7fe      	b.n	8003e70 <ADC1_IRQHandler>
	...

08003e74 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b082      	sub	sp, #8
 8003e78:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003e7a:	1dfb      	adds	r3, r7, #7
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003e80:	4b0b      	ldr	r3, [pc, #44]	; (8003eb0 <HAL_Init+0x3c>)
 8003e82:	681a      	ldr	r2, [r3, #0]
 8003e84:	4b0a      	ldr	r3, [pc, #40]	; (8003eb0 <HAL_Init+0x3c>)
 8003e86:	2180      	movs	r1, #128	; 0x80
 8003e88:	0049      	lsls	r1, r1, #1
 8003e8a:	430a      	orrs	r2, r1
 8003e8c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003e8e:	2003      	movs	r0, #3
 8003e90:	f000 f810 	bl	8003eb4 <HAL_InitTick>
 8003e94:	1e03      	subs	r3, r0, #0
 8003e96:	d003      	beq.n	8003ea0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8003e98:	1dfb      	adds	r3, r7, #7
 8003e9a:	2201      	movs	r2, #1
 8003e9c:	701a      	strb	r2, [r3, #0]
 8003e9e:	e001      	b.n	8003ea4 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8003ea0:	f7ff fe3a 	bl	8003b18 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003ea4:	1dfb      	adds	r3, r7, #7
 8003ea6:	781b      	ldrb	r3, [r3, #0]
}
 8003ea8:	0018      	movs	r0, r3
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	b002      	add	sp, #8
 8003eae:	bd80      	pop	{r7, pc}
 8003eb0:	40022000 	.word	0x40022000

08003eb4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003eb4:	b590      	push	{r4, r7, lr}
 8003eb6:	b085      	sub	sp, #20
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003ebc:	230f      	movs	r3, #15
 8003ebe:	18fb      	adds	r3, r7, r3
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8003ec4:	4b1d      	ldr	r3, [pc, #116]	; (8003f3c <HAL_InitTick+0x88>)
 8003ec6:	781b      	ldrb	r3, [r3, #0]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d02b      	beq.n	8003f24 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8003ecc:	4b1c      	ldr	r3, [pc, #112]	; (8003f40 <HAL_InitTick+0x8c>)
 8003ece:	681c      	ldr	r4, [r3, #0]
 8003ed0:	4b1a      	ldr	r3, [pc, #104]	; (8003f3c <HAL_InitTick+0x88>)
 8003ed2:	781b      	ldrb	r3, [r3, #0]
 8003ed4:	0019      	movs	r1, r3
 8003ed6:	23fa      	movs	r3, #250	; 0xfa
 8003ed8:	0098      	lsls	r0, r3, #2
 8003eda:	f7fc f911 	bl	8000100 <__udivsi3>
 8003ede:	0003      	movs	r3, r0
 8003ee0:	0019      	movs	r1, r3
 8003ee2:	0020      	movs	r0, r4
 8003ee4:	f7fc f90c 	bl	8000100 <__udivsi3>
 8003ee8:	0003      	movs	r3, r0
 8003eea:	0018      	movs	r0, r3
 8003eec:	f000 f913 	bl	8004116 <HAL_SYSTICK_Config>
 8003ef0:	1e03      	subs	r3, r0, #0
 8003ef2:	d112      	bne.n	8003f1a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2b03      	cmp	r3, #3
 8003ef8:	d80a      	bhi.n	8003f10 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003efa:	6879      	ldr	r1, [r7, #4]
 8003efc:	2301      	movs	r3, #1
 8003efe:	425b      	negs	r3, r3
 8003f00:	2200      	movs	r2, #0
 8003f02:	0018      	movs	r0, r3
 8003f04:	f000 f8f2 	bl	80040ec <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003f08:	4b0e      	ldr	r3, [pc, #56]	; (8003f44 <HAL_InitTick+0x90>)
 8003f0a:	687a      	ldr	r2, [r7, #4]
 8003f0c:	601a      	str	r2, [r3, #0]
 8003f0e:	e00d      	b.n	8003f2c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8003f10:	230f      	movs	r3, #15
 8003f12:	18fb      	adds	r3, r7, r3
 8003f14:	2201      	movs	r2, #1
 8003f16:	701a      	strb	r2, [r3, #0]
 8003f18:	e008      	b.n	8003f2c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003f1a:	230f      	movs	r3, #15
 8003f1c:	18fb      	adds	r3, r7, r3
 8003f1e:	2201      	movs	r2, #1
 8003f20:	701a      	strb	r2, [r3, #0]
 8003f22:	e003      	b.n	8003f2c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003f24:	230f      	movs	r3, #15
 8003f26:	18fb      	adds	r3, r7, r3
 8003f28:	2201      	movs	r2, #1
 8003f2a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8003f2c:	230f      	movs	r3, #15
 8003f2e:	18fb      	adds	r3, r7, r3
 8003f30:	781b      	ldrb	r3, [r3, #0]
}
 8003f32:	0018      	movs	r0, r3
 8003f34:	46bd      	mov	sp, r7
 8003f36:	b005      	add	sp, #20
 8003f38:	bd90      	pop	{r4, r7, pc}
 8003f3a:	46c0      	nop			; (mov r8, r8)
 8003f3c:	20000008 	.word	0x20000008
 8003f40:	20000000 	.word	0x20000000
 8003f44:	20000004 	.word	0x20000004

08003f48 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003f4c:	4b05      	ldr	r3, [pc, #20]	; (8003f64 <HAL_IncTick+0x1c>)
 8003f4e:	781b      	ldrb	r3, [r3, #0]
 8003f50:	001a      	movs	r2, r3
 8003f52:	4b05      	ldr	r3, [pc, #20]	; (8003f68 <HAL_IncTick+0x20>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	18d2      	adds	r2, r2, r3
 8003f58:	4b03      	ldr	r3, [pc, #12]	; (8003f68 <HAL_IncTick+0x20>)
 8003f5a:	601a      	str	r2, [r3, #0]
}
 8003f5c:	46c0      	nop			; (mov r8, r8)
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}
 8003f62:	46c0      	nop			; (mov r8, r8)
 8003f64:	20000008 	.word	0x20000008
 8003f68:	20000280 	.word	0x20000280

08003f6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	af00      	add	r7, sp, #0
  return uwTick;
 8003f70:	4b02      	ldr	r3, [pc, #8]	; (8003f7c <HAL_GetTick+0x10>)
 8003f72:	681b      	ldr	r3, [r3, #0]
}
 8003f74:	0018      	movs	r0, r3
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}
 8003f7a:	46c0      	nop			; (mov r8, r8)
 8003f7c:	20000280 	.word	0x20000280

08003f80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b084      	sub	sp, #16
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003f88:	f7ff fff0 	bl	8003f6c <HAL_GetTick>
 8003f8c:	0003      	movs	r3, r0
 8003f8e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	3301      	adds	r3, #1
 8003f98:	d005      	beq.n	8003fa6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003f9a:	4b0a      	ldr	r3, [pc, #40]	; (8003fc4 <HAL_Delay+0x44>)
 8003f9c:	781b      	ldrb	r3, [r3, #0]
 8003f9e:	001a      	movs	r2, r3
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	189b      	adds	r3, r3, r2
 8003fa4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003fa6:	46c0      	nop			; (mov r8, r8)
 8003fa8:	f7ff ffe0 	bl	8003f6c <HAL_GetTick>
 8003fac:	0002      	movs	r2, r0
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	1ad3      	subs	r3, r2, r3
 8003fb2:	68fa      	ldr	r2, [r7, #12]
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	d8f7      	bhi.n	8003fa8 <HAL_Delay+0x28>
  {
  }
}
 8003fb8:	46c0      	nop			; (mov r8, r8)
 8003fba:	46c0      	nop			; (mov r8, r8)
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	b004      	add	sp, #16
 8003fc0:	bd80      	pop	{r7, pc}
 8003fc2:	46c0      	nop			; (mov r8, r8)
 8003fc4:	20000008 	.word	0x20000008

08003fc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003fc8:	b590      	push	{r4, r7, lr}
 8003fca:	b083      	sub	sp, #12
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	0002      	movs	r2, r0
 8003fd0:	6039      	str	r1, [r7, #0]
 8003fd2:	1dfb      	adds	r3, r7, #7
 8003fd4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003fd6:	1dfb      	adds	r3, r7, #7
 8003fd8:	781b      	ldrb	r3, [r3, #0]
 8003fda:	2b7f      	cmp	r3, #127	; 0x7f
 8003fdc:	d828      	bhi.n	8004030 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003fde:	4a2f      	ldr	r2, [pc, #188]	; (800409c <__NVIC_SetPriority+0xd4>)
 8003fe0:	1dfb      	adds	r3, r7, #7
 8003fe2:	781b      	ldrb	r3, [r3, #0]
 8003fe4:	b25b      	sxtb	r3, r3
 8003fe6:	089b      	lsrs	r3, r3, #2
 8003fe8:	33c0      	adds	r3, #192	; 0xc0
 8003fea:	009b      	lsls	r3, r3, #2
 8003fec:	589b      	ldr	r3, [r3, r2]
 8003fee:	1dfa      	adds	r2, r7, #7
 8003ff0:	7812      	ldrb	r2, [r2, #0]
 8003ff2:	0011      	movs	r1, r2
 8003ff4:	2203      	movs	r2, #3
 8003ff6:	400a      	ands	r2, r1
 8003ff8:	00d2      	lsls	r2, r2, #3
 8003ffa:	21ff      	movs	r1, #255	; 0xff
 8003ffc:	4091      	lsls	r1, r2
 8003ffe:	000a      	movs	r2, r1
 8004000:	43d2      	mvns	r2, r2
 8004002:	401a      	ands	r2, r3
 8004004:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	019b      	lsls	r3, r3, #6
 800400a:	22ff      	movs	r2, #255	; 0xff
 800400c:	401a      	ands	r2, r3
 800400e:	1dfb      	adds	r3, r7, #7
 8004010:	781b      	ldrb	r3, [r3, #0]
 8004012:	0018      	movs	r0, r3
 8004014:	2303      	movs	r3, #3
 8004016:	4003      	ands	r3, r0
 8004018:	00db      	lsls	r3, r3, #3
 800401a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800401c:	481f      	ldr	r0, [pc, #124]	; (800409c <__NVIC_SetPriority+0xd4>)
 800401e:	1dfb      	adds	r3, r7, #7
 8004020:	781b      	ldrb	r3, [r3, #0]
 8004022:	b25b      	sxtb	r3, r3
 8004024:	089b      	lsrs	r3, r3, #2
 8004026:	430a      	orrs	r2, r1
 8004028:	33c0      	adds	r3, #192	; 0xc0
 800402a:	009b      	lsls	r3, r3, #2
 800402c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800402e:	e031      	b.n	8004094 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004030:	4a1b      	ldr	r2, [pc, #108]	; (80040a0 <__NVIC_SetPriority+0xd8>)
 8004032:	1dfb      	adds	r3, r7, #7
 8004034:	781b      	ldrb	r3, [r3, #0]
 8004036:	0019      	movs	r1, r3
 8004038:	230f      	movs	r3, #15
 800403a:	400b      	ands	r3, r1
 800403c:	3b08      	subs	r3, #8
 800403e:	089b      	lsrs	r3, r3, #2
 8004040:	3306      	adds	r3, #6
 8004042:	009b      	lsls	r3, r3, #2
 8004044:	18d3      	adds	r3, r2, r3
 8004046:	3304      	adds	r3, #4
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	1dfa      	adds	r2, r7, #7
 800404c:	7812      	ldrb	r2, [r2, #0]
 800404e:	0011      	movs	r1, r2
 8004050:	2203      	movs	r2, #3
 8004052:	400a      	ands	r2, r1
 8004054:	00d2      	lsls	r2, r2, #3
 8004056:	21ff      	movs	r1, #255	; 0xff
 8004058:	4091      	lsls	r1, r2
 800405a:	000a      	movs	r2, r1
 800405c:	43d2      	mvns	r2, r2
 800405e:	401a      	ands	r2, r3
 8004060:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	019b      	lsls	r3, r3, #6
 8004066:	22ff      	movs	r2, #255	; 0xff
 8004068:	401a      	ands	r2, r3
 800406a:	1dfb      	adds	r3, r7, #7
 800406c:	781b      	ldrb	r3, [r3, #0]
 800406e:	0018      	movs	r0, r3
 8004070:	2303      	movs	r3, #3
 8004072:	4003      	ands	r3, r0
 8004074:	00db      	lsls	r3, r3, #3
 8004076:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004078:	4809      	ldr	r0, [pc, #36]	; (80040a0 <__NVIC_SetPriority+0xd8>)
 800407a:	1dfb      	adds	r3, r7, #7
 800407c:	781b      	ldrb	r3, [r3, #0]
 800407e:	001c      	movs	r4, r3
 8004080:	230f      	movs	r3, #15
 8004082:	4023      	ands	r3, r4
 8004084:	3b08      	subs	r3, #8
 8004086:	089b      	lsrs	r3, r3, #2
 8004088:	430a      	orrs	r2, r1
 800408a:	3306      	adds	r3, #6
 800408c:	009b      	lsls	r3, r3, #2
 800408e:	18c3      	adds	r3, r0, r3
 8004090:	3304      	adds	r3, #4
 8004092:	601a      	str	r2, [r3, #0]
}
 8004094:	46c0      	nop			; (mov r8, r8)
 8004096:	46bd      	mov	sp, r7
 8004098:	b003      	add	sp, #12
 800409a:	bd90      	pop	{r4, r7, pc}
 800409c:	e000e100 	.word	0xe000e100
 80040a0:	e000ed00 	.word	0xe000ed00

080040a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b082      	sub	sp, #8
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	1e5a      	subs	r2, r3, #1
 80040b0:	2380      	movs	r3, #128	; 0x80
 80040b2:	045b      	lsls	r3, r3, #17
 80040b4:	429a      	cmp	r2, r3
 80040b6:	d301      	bcc.n	80040bc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80040b8:	2301      	movs	r3, #1
 80040ba:	e010      	b.n	80040de <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80040bc:	4b0a      	ldr	r3, [pc, #40]	; (80040e8 <SysTick_Config+0x44>)
 80040be:	687a      	ldr	r2, [r7, #4]
 80040c0:	3a01      	subs	r2, #1
 80040c2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80040c4:	2301      	movs	r3, #1
 80040c6:	425b      	negs	r3, r3
 80040c8:	2103      	movs	r1, #3
 80040ca:	0018      	movs	r0, r3
 80040cc:	f7ff ff7c 	bl	8003fc8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80040d0:	4b05      	ldr	r3, [pc, #20]	; (80040e8 <SysTick_Config+0x44>)
 80040d2:	2200      	movs	r2, #0
 80040d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80040d6:	4b04      	ldr	r3, [pc, #16]	; (80040e8 <SysTick_Config+0x44>)
 80040d8:	2207      	movs	r2, #7
 80040da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80040dc:	2300      	movs	r3, #0
}
 80040de:	0018      	movs	r0, r3
 80040e0:	46bd      	mov	sp, r7
 80040e2:	b002      	add	sp, #8
 80040e4:	bd80      	pop	{r7, pc}
 80040e6:	46c0      	nop			; (mov r8, r8)
 80040e8:	e000e010 	.word	0xe000e010

080040ec <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b084      	sub	sp, #16
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	60b9      	str	r1, [r7, #8]
 80040f4:	607a      	str	r2, [r7, #4]
 80040f6:	210f      	movs	r1, #15
 80040f8:	187b      	adds	r3, r7, r1
 80040fa:	1c02      	adds	r2, r0, #0
 80040fc:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80040fe:	68ba      	ldr	r2, [r7, #8]
 8004100:	187b      	adds	r3, r7, r1
 8004102:	781b      	ldrb	r3, [r3, #0]
 8004104:	b25b      	sxtb	r3, r3
 8004106:	0011      	movs	r1, r2
 8004108:	0018      	movs	r0, r3
 800410a:	f7ff ff5d 	bl	8003fc8 <__NVIC_SetPriority>
}
 800410e:	46c0      	nop			; (mov r8, r8)
 8004110:	46bd      	mov	sp, r7
 8004112:	b004      	add	sp, #16
 8004114:	bd80      	pop	{r7, pc}

08004116 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004116:	b580      	push	{r7, lr}
 8004118:	b082      	sub	sp, #8
 800411a:	af00      	add	r7, sp, #0
 800411c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	0018      	movs	r0, r3
 8004122:	f7ff ffbf 	bl	80040a4 <SysTick_Config>
 8004126:	0003      	movs	r3, r0
}
 8004128:	0018      	movs	r0, r3
 800412a:	46bd      	mov	sp, r7
 800412c:	b002      	add	sp, #8
 800412e:	bd80      	pop	{r7, pc}

08004130 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b082      	sub	sp, #8
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d101      	bne.n	8004142 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800413e:	2301      	movs	r3, #1
 8004140:	e056      	b.n	80041f0 <HAL_CRC_Init+0xc0>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	7f5b      	ldrb	r3, [r3, #29]
 8004146:	b2db      	uxtb	r3, r3
 8004148:	2b00      	cmp	r3, #0
 800414a:	d106      	bne.n	800415a <HAL_CRC_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2200      	movs	r2, #0
 8004150:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	0018      	movs	r0, r3
 8004156:	f7ff fd03 	bl	8003b60 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2202      	movs	r2, #2
 800415e:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	791b      	ldrb	r3, [r3, #4]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d10c      	bne.n	8004182 <HAL_CRC_Init+0x52>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	4a22      	ldr	r2, [pc, #136]	; (80041f8 <HAL_CRC_Init+0xc8>)
 800416e:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	689a      	ldr	r2, [r3, #8]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	2118      	movs	r1, #24
 800417c:	438a      	bics	r2, r1
 800417e:	609a      	str	r2, [r3, #8]
 8004180:	e00b      	b.n	800419a <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6899      	ldr	r1, [r3, #8]
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	68da      	ldr	r2, [r3, #12]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	0018      	movs	r0, r3
 800418e:	f000 f835 	bl	80041fc <HAL_CRCEx_Polynomial_Set>
 8004192:	1e03      	subs	r3, r0, #0
 8004194:	d001      	beq.n	800419a <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8004196:	2301      	movs	r3, #1
 8004198:	e02a      	b.n	80041f0 <HAL_CRC_Init+0xc0>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	795b      	ldrb	r3, [r3, #5]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d105      	bne.n	80041ae <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	2201      	movs	r2, #1
 80041a8:	4252      	negs	r2, r2
 80041aa:	611a      	str	r2, [r3, #16]
 80041ac:	e004      	b.n	80041b8 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	687a      	ldr	r2, [r7, #4]
 80041b4:	6912      	ldr	r2, [r2, #16]
 80041b6:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	689b      	ldr	r3, [r3, #8]
 80041be:	2260      	movs	r2, #96	; 0x60
 80041c0:	4393      	bics	r3, r2
 80041c2:	0019      	movs	r1, r3
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	695a      	ldr	r2, [r3, #20]
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	430a      	orrs	r2, r1
 80041ce:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	2280      	movs	r2, #128	; 0x80
 80041d8:	4393      	bics	r3, r2
 80041da:	0019      	movs	r1, r3
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	699a      	ldr	r2, [r3, #24]
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	430a      	orrs	r2, r1
 80041e6:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2201      	movs	r2, #1
 80041ec:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 80041ee:	2300      	movs	r3, #0
}
 80041f0:	0018      	movs	r0, r3
 80041f2:	46bd      	mov	sp, r7
 80041f4:	b002      	add	sp, #8
 80041f6:	bd80      	pop	{r7, pc}
 80041f8:	04c11db7 	.word	0x04c11db7

080041fc <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b086      	sub	sp, #24
 8004200:	af00      	add	r7, sp, #0
 8004202:	60f8      	str	r0, [r7, #12]
 8004204:	60b9      	str	r1, [r7, #8]
 8004206:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004208:	2317      	movs	r3, #23
 800420a:	18fb      	adds	r3, r7, r3
 800420c:	2200      	movs	r2, #0
 800420e:	701a      	strb	r2, [r3, #0]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8004210:	231f      	movs	r3, #31
 8004212:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8004214:	46c0      	nop			; (mov r8, r8)
 8004216:	693b      	ldr	r3, [r7, #16]
 8004218:	1e5a      	subs	r2, r3, #1
 800421a:	613a      	str	r2, [r7, #16]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d008      	beq.n	8004232 <HAL_CRCEx_Polynomial_Set+0x36>
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	221f      	movs	r2, #31
 8004224:	4013      	ands	r3, r2
 8004226:	68ba      	ldr	r2, [r7, #8]
 8004228:	40da      	lsrs	r2, r3
 800422a:	0013      	movs	r3, r2
 800422c:	2201      	movs	r2, #1
 800422e:	4013      	ands	r3, r2
 8004230:	d0f1      	beq.n	8004216 <HAL_CRCEx_Polynomial_Set+0x1a>
  {
  }

  switch (PolyLength)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2b18      	cmp	r3, #24
 8004236:	d00f      	beq.n	8004258 <HAL_CRCEx_Polynomial_Set+0x5c>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2b18      	cmp	r3, #24
 800423c:	d824      	bhi.n	8004288 <HAL_CRCEx_Polynomial_Set+0x8c>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2b10      	cmp	r3, #16
 8004242:	d011      	beq.n	8004268 <HAL_CRCEx_Polynomial_Set+0x6c>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2b10      	cmp	r3, #16
 8004248:	d81e      	bhi.n	8004288 <HAL_CRCEx_Polynomial_Set+0x8c>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d020      	beq.n	8004292 <HAL_CRCEx_Polynomial_Set+0x96>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2b08      	cmp	r3, #8
 8004254:	d010      	beq.n	8004278 <HAL_CRCEx_Polynomial_Set+0x7c>
 8004256:	e017      	b.n	8004288 <HAL_CRCEx_Polynomial_Set+0x8c>
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	2b06      	cmp	r3, #6
 800425c:	d91b      	bls.n	8004296 <HAL_CRCEx_Polynomial_Set+0x9a>
      {
        status =   HAL_ERROR;
 800425e:	2317      	movs	r3, #23
 8004260:	18fb      	adds	r3, r7, r3
 8004262:	2201      	movs	r2, #1
 8004264:	701a      	strb	r2, [r3, #0]
      }
      break;
 8004266:	e016      	b.n	8004296 <HAL_CRCEx_Polynomial_Set+0x9a>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	2b07      	cmp	r3, #7
 800426c:	d915      	bls.n	800429a <HAL_CRCEx_Polynomial_Set+0x9e>
      {
        status =   HAL_ERROR;
 800426e:	2317      	movs	r3, #23
 8004270:	18fb      	adds	r3, r7, r3
 8004272:	2201      	movs	r2, #1
 8004274:	701a      	strb	r2, [r3, #0]
      }
      break;
 8004276:	e010      	b.n	800429a <HAL_CRCEx_Polynomial_Set+0x9e>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8004278:	693b      	ldr	r3, [r7, #16]
 800427a:	2b0f      	cmp	r3, #15
 800427c:	d90f      	bls.n	800429e <HAL_CRCEx_Polynomial_Set+0xa2>
      {
        status =   HAL_ERROR;
 800427e:	2317      	movs	r3, #23
 8004280:	18fb      	adds	r3, r7, r3
 8004282:	2201      	movs	r2, #1
 8004284:	701a      	strb	r2, [r3, #0]
      }
      break;
 8004286:	e00a      	b.n	800429e <HAL_CRCEx_Polynomial_Set+0xa2>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8004288:	2317      	movs	r3, #23
 800428a:	18fb      	adds	r3, r7, r3
 800428c:	2201      	movs	r2, #1
 800428e:	701a      	strb	r2, [r3, #0]
      break;
 8004290:	e006      	b.n	80042a0 <HAL_CRCEx_Polynomial_Set+0xa4>
      break;
 8004292:	46c0      	nop			; (mov r8, r8)
 8004294:	e004      	b.n	80042a0 <HAL_CRCEx_Polynomial_Set+0xa4>
      break;
 8004296:	46c0      	nop			; (mov r8, r8)
 8004298:	e002      	b.n	80042a0 <HAL_CRCEx_Polynomial_Set+0xa4>
      break;
 800429a:	46c0      	nop			; (mov r8, r8)
 800429c:	e000      	b.n	80042a0 <HAL_CRCEx_Polynomial_Set+0xa4>
      break;
 800429e:	46c0      	nop			; (mov r8, r8)
  }
  if (status == HAL_OK)
 80042a0:	2317      	movs	r3, #23
 80042a2:	18fb      	adds	r3, r7, r3
 80042a4:	781b      	ldrb	r3, [r3, #0]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d10e      	bne.n	80042c8 <HAL_CRCEx_Polynomial_Set+0xcc>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	68ba      	ldr	r2, [r7, #8]
 80042b0:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	689b      	ldr	r3, [r3, #8]
 80042b8:	2218      	movs	r2, #24
 80042ba:	4393      	bics	r3, r2
 80042bc:	0019      	movs	r1, r3
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	687a      	ldr	r2, [r7, #4]
 80042c4:	430a      	orrs	r2, r1
 80042c6:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 80042c8:	2317      	movs	r3, #23
 80042ca:	18fb      	adds	r3, r7, r3
 80042cc:	781b      	ldrb	r3, [r3, #0]
}
 80042ce:	0018      	movs	r0, r3
 80042d0:	46bd      	mov	sp, r7
 80042d2:	b006      	add	sp, #24
 80042d4:	bd80      	pop	{r7, pc}
	...

080042d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b086      	sub	sp, #24
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
 80042e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80042e2:	2300      	movs	r3, #0
 80042e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80042e6:	e147      	b.n	8004578 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	2101      	movs	r1, #1
 80042ee:	697a      	ldr	r2, [r7, #20]
 80042f0:	4091      	lsls	r1, r2
 80042f2:	000a      	movs	r2, r1
 80042f4:	4013      	ands	r3, r2
 80042f6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d100      	bne.n	8004300 <HAL_GPIO_Init+0x28>
 80042fe:	e138      	b.n	8004572 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	2203      	movs	r2, #3
 8004306:	4013      	ands	r3, r2
 8004308:	2b01      	cmp	r3, #1
 800430a:	d005      	beq.n	8004318 <HAL_GPIO_Init+0x40>
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	685b      	ldr	r3, [r3, #4]
 8004310:	2203      	movs	r2, #3
 8004312:	4013      	ands	r3, r2
 8004314:	2b02      	cmp	r3, #2
 8004316:	d130      	bne.n	800437a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	689b      	ldr	r3, [r3, #8]
 800431c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800431e:	697b      	ldr	r3, [r7, #20]
 8004320:	005b      	lsls	r3, r3, #1
 8004322:	2203      	movs	r2, #3
 8004324:	409a      	lsls	r2, r3
 8004326:	0013      	movs	r3, r2
 8004328:	43da      	mvns	r2, r3
 800432a:	693b      	ldr	r3, [r7, #16]
 800432c:	4013      	ands	r3, r2
 800432e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	68da      	ldr	r2, [r3, #12]
 8004334:	697b      	ldr	r3, [r7, #20]
 8004336:	005b      	lsls	r3, r3, #1
 8004338:	409a      	lsls	r2, r3
 800433a:	0013      	movs	r3, r2
 800433c:	693a      	ldr	r2, [r7, #16]
 800433e:	4313      	orrs	r3, r2
 8004340:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	693a      	ldr	r2, [r7, #16]
 8004346:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800434e:	2201      	movs	r2, #1
 8004350:	697b      	ldr	r3, [r7, #20]
 8004352:	409a      	lsls	r2, r3
 8004354:	0013      	movs	r3, r2
 8004356:	43da      	mvns	r2, r3
 8004358:	693b      	ldr	r3, [r7, #16]
 800435a:	4013      	ands	r3, r2
 800435c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	091b      	lsrs	r3, r3, #4
 8004364:	2201      	movs	r2, #1
 8004366:	401a      	ands	r2, r3
 8004368:	697b      	ldr	r3, [r7, #20]
 800436a:	409a      	lsls	r2, r3
 800436c:	0013      	movs	r3, r2
 800436e:	693a      	ldr	r2, [r7, #16]
 8004370:	4313      	orrs	r3, r2
 8004372:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	693a      	ldr	r2, [r7, #16]
 8004378:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	2203      	movs	r2, #3
 8004380:	4013      	ands	r3, r2
 8004382:	2b03      	cmp	r3, #3
 8004384:	d017      	beq.n	80043b6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	68db      	ldr	r3, [r3, #12]
 800438a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800438c:	697b      	ldr	r3, [r7, #20]
 800438e:	005b      	lsls	r3, r3, #1
 8004390:	2203      	movs	r2, #3
 8004392:	409a      	lsls	r2, r3
 8004394:	0013      	movs	r3, r2
 8004396:	43da      	mvns	r2, r3
 8004398:	693b      	ldr	r3, [r7, #16]
 800439a:	4013      	ands	r3, r2
 800439c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	689a      	ldr	r2, [r3, #8]
 80043a2:	697b      	ldr	r3, [r7, #20]
 80043a4:	005b      	lsls	r3, r3, #1
 80043a6:	409a      	lsls	r2, r3
 80043a8:	0013      	movs	r3, r2
 80043aa:	693a      	ldr	r2, [r7, #16]
 80043ac:	4313      	orrs	r3, r2
 80043ae:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	693a      	ldr	r2, [r7, #16]
 80043b4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	2203      	movs	r2, #3
 80043bc:	4013      	ands	r3, r2
 80043be:	2b02      	cmp	r3, #2
 80043c0:	d123      	bne.n	800440a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80043c2:	697b      	ldr	r3, [r7, #20]
 80043c4:	08da      	lsrs	r2, r3, #3
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	3208      	adds	r2, #8
 80043ca:	0092      	lsls	r2, r2, #2
 80043cc:	58d3      	ldr	r3, [r2, r3]
 80043ce:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80043d0:	697b      	ldr	r3, [r7, #20]
 80043d2:	2207      	movs	r2, #7
 80043d4:	4013      	ands	r3, r2
 80043d6:	009b      	lsls	r3, r3, #2
 80043d8:	220f      	movs	r2, #15
 80043da:	409a      	lsls	r2, r3
 80043dc:	0013      	movs	r3, r2
 80043de:	43da      	mvns	r2, r3
 80043e0:	693b      	ldr	r3, [r7, #16]
 80043e2:	4013      	ands	r3, r2
 80043e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	691a      	ldr	r2, [r3, #16]
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	2107      	movs	r1, #7
 80043ee:	400b      	ands	r3, r1
 80043f0:	009b      	lsls	r3, r3, #2
 80043f2:	409a      	lsls	r2, r3
 80043f4:	0013      	movs	r3, r2
 80043f6:	693a      	ldr	r2, [r7, #16]
 80043f8:	4313      	orrs	r3, r2
 80043fa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80043fc:	697b      	ldr	r3, [r7, #20]
 80043fe:	08da      	lsrs	r2, r3, #3
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	3208      	adds	r2, #8
 8004404:	0092      	lsls	r2, r2, #2
 8004406:	6939      	ldr	r1, [r7, #16]
 8004408:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004410:	697b      	ldr	r3, [r7, #20]
 8004412:	005b      	lsls	r3, r3, #1
 8004414:	2203      	movs	r2, #3
 8004416:	409a      	lsls	r2, r3
 8004418:	0013      	movs	r3, r2
 800441a:	43da      	mvns	r2, r3
 800441c:	693b      	ldr	r3, [r7, #16]
 800441e:	4013      	ands	r3, r2
 8004420:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	2203      	movs	r2, #3
 8004428:	401a      	ands	r2, r3
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	005b      	lsls	r3, r3, #1
 800442e:	409a      	lsls	r2, r3
 8004430:	0013      	movs	r3, r2
 8004432:	693a      	ldr	r2, [r7, #16]
 8004434:	4313      	orrs	r3, r2
 8004436:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	693a      	ldr	r2, [r7, #16]
 800443c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	685a      	ldr	r2, [r3, #4]
 8004442:	23c0      	movs	r3, #192	; 0xc0
 8004444:	029b      	lsls	r3, r3, #10
 8004446:	4013      	ands	r3, r2
 8004448:	d100      	bne.n	800444c <HAL_GPIO_Init+0x174>
 800444a:	e092      	b.n	8004572 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800444c:	4a50      	ldr	r2, [pc, #320]	; (8004590 <HAL_GPIO_Init+0x2b8>)
 800444e:	697b      	ldr	r3, [r7, #20]
 8004450:	089b      	lsrs	r3, r3, #2
 8004452:	3318      	adds	r3, #24
 8004454:	009b      	lsls	r3, r3, #2
 8004456:	589b      	ldr	r3, [r3, r2]
 8004458:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	2203      	movs	r2, #3
 800445e:	4013      	ands	r3, r2
 8004460:	00db      	lsls	r3, r3, #3
 8004462:	220f      	movs	r2, #15
 8004464:	409a      	lsls	r2, r3
 8004466:	0013      	movs	r3, r2
 8004468:	43da      	mvns	r2, r3
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	4013      	ands	r3, r2
 800446e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8004470:	687a      	ldr	r2, [r7, #4]
 8004472:	23a0      	movs	r3, #160	; 0xa0
 8004474:	05db      	lsls	r3, r3, #23
 8004476:	429a      	cmp	r2, r3
 8004478:	d013      	beq.n	80044a2 <HAL_GPIO_Init+0x1ca>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	4a45      	ldr	r2, [pc, #276]	; (8004594 <HAL_GPIO_Init+0x2bc>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d00d      	beq.n	800449e <HAL_GPIO_Init+0x1c6>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	4a44      	ldr	r2, [pc, #272]	; (8004598 <HAL_GPIO_Init+0x2c0>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d007      	beq.n	800449a <HAL_GPIO_Init+0x1c2>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	4a43      	ldr	r2, [pc, #268]	; (800459c <HAL_GPIO_Init+0x2c4>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d101      	bne.n	8004496 <HAL_GPIO_Init+0x1be>
 8004492:	2303      	movs	r3, #3
 8004494:	e006      	b.n	80044a4 <HAL_GPIO_Init+0x1cc>
 8004496:	2305      	movs	r3, #5
 8004498:	e004      	b.n	80044a4 <HAL_GPIO_Init+0x1cc>
 800449a:	2302      	movs	r3, #2
 800449c:	e002      	b.n	80044a4 <HAL_GPIO_Init+0x1cc>
 800449e:	2301      	movs	r3, #1
 80044a0:	e000      	b.n	80044a4 <HAL_GPIO_Init+0x1cc>
 80044a2:	2300      	movs	r3, #0
 80044a4:	697a      	ldr	r2, [r7, #20]
 80044a6:	2103      	movs	r1, #3
 80044a8:	400a      	ands	r2, r1
 80044aa:	00d2      	lsls	r2, r2, #3
 80044ac:	4093      	lsls	r3, r2
 80044ae:	693a      	ldr	r2, [r7, #16]
 80044b0:	4313      	orrs	r3, r2
 80044b2:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80044b4:	4936      	ldr	r1, [pc, #216]	; (8004590 <HAL_GPIO_Init+0x2b8>)
 80044b6:	697b      	ldr	r3, [r7, #20]
 80044b8:	089b      	lsrs	r3, r3, #2
 80044ba:	3318      	adds	r3, #24
 80044bc:	009b      	lsls	r3, r3, #2
 80044be:	693a      	ldr	r2, [r7, #16]
 80044c0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80044c2:	4b33      	ldr	r3, [pc, #204]	; (8004590 <HAL_GPIO_Init+0x2b8>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	43da      	mvns	r2, r3
 80044cc:	693b      	ldr	r3, [r7, #16]
 80044ce:	4013      	ands	r3, r2
 80044d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	685a      	ldr	r2, [r3, #4]
 80044d6:	2380      	movs	r3, #128	; 0x80
 80044d8:	035b      	lsls	r3, r3, #13
 80044da:	4013      	ands	r3, r2
 80044dc:	d003      	beq.n	80044e6 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80044de:	693a      	ldr	r2, [r7, #16]
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	4313      	orrs	r3, r2
 80044e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80044e6:	4b2a      	ldr	r3, [pc, #168]	; (8004590 <HAL_GPIO_Init+0x2b8>)
 80044e8:	693a      	ldr	r2, [r7, #16]
 80044ea:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80044ec:	4b28      	ldr	r3, [pc, #160]	; (8004590 <HAL_GPIO_Init+0x2b8>)
 80044ee:	685b      	ldr	r3, [r3, #4]
 80044f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	43da      	mvns	r2, r3
 80044f6:	693b      	ldr	r3, [r7, #16]
 80044f8:	4013      	ands	r3, r2
 80044fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	685a      	ldr	r2, [r3, #4]
 8004500:	2380      	movs	r3, #128	; 0x80
 8004502:	039b      	lsls	r3, r3, #14
 8004504:	4013      	ands	r3, r2
 8004506:	d003      	beq.n	8004510 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8004508:	693a      	ldr	r2, [r7, #16]
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	4313      	orrs	r3, r2
 800450e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004510:	4b1f      	ldr	r3, [pc, #124]	; (8004590 <HAL_GPIO_Init+0x2b8>)
 8004512:	693a      	ldr	r2, [r7, #16]
 8004514:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004516:	4a1e      	ldr	r2, [pc, #120]	; (8004590 <HAL_GPIO_Init+0x2b8>)
 8004518:	2384      	movs	r3, #132	; 0x84
 800451a:	58d3      	ldr	r3, [r2, r3]
 800451c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	43da      	mvns	r2, r3
 8004522:	693b      	ldr	r3, [r7, #16]
 8004524:	4013      	ands	r3, r2
 8004526:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	685a      	ldr	r2, [r3, #4]
 800452c:	2380      	movs	r3, #128	; 0x80
 800452e:	029b      	lsls	r3, r3, #10
 8004530:	4013      	ands	r3, r2
 8004532:	d003      	beq.n	800453c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8004534:	693a      	ldr	r2, [r7, #16]
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	4313      	orrs	r3, r2
 800453a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800453c:	4914      	ldr	r1, [pc, #80]	; (8004590 <HAL_GPIO_Init+0x2b8>)
 800453e:	2284      	movs	r2, #132	; 0x84
 8004540:	693b      	ldr	r3, [r7, #16]
 8004542:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8004544:	4a12      	ldr	r2, [pc, #72]	; (8004590 <HAL_GPIO_Init+0x2b8>)
 8004546:	2380      	movs	r3, #128	; 0x80
 8004548:	58d3      	ldr	r3, [r2, r3]
 800454a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	43da      	mvns	r2, r3
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	4013      	ands	r3, r2
 8004554:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	685a      	ldr	r2, [r3, #4]
 800455a:	2380      	movs	r3, #128	; 0x80
 800455c:	025b      	lsls	r3, r3, #9
 800455e:	4013      	ands	r3, r2
 8004560:	d003      	beq.n	800456a <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8004562:	693a      	ldr	r2, [r7, #16]
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	4313      	orrs	r3, r2
 8004568:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800456a:	4909      	ldr	r1, [pc, #36]	; (8004590 <HAL_GPIO_Init+0x2b8>)
 800456c:	2280      	movs	r2, #128	; 0x80
 800456e:	693b      	ldr	r3, [r7, #16]
 8004570:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	3301      	adds	r3, #1
 8004576:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	681a      	ldr	r2, [r3, #0]
 800457c:	697b      	ldr	r3, [r7, #20]
 800457e:	40da      	lsrs	r2, r3
 8004580:	1e13      	subs	r3, r2, #0
 8004582:	d000      	beq.n	8004586 <HAL_GPIO_Init+0x2ae>
 8004584:	e6b0      	b.n	80042e8 <HAL_GPIO_Init+0x10>
  }
}
 8004586:	46c0      	nop			; (mov r8, r8)
 8004588:	46c0      	nop			; (mov r8, r8)
 800458a:	46bd      	mov	sp, r7
 800458c:	b006      	add	sp, #24
 800458e:	bd80      	pop	{r7, pc}
 8004590:	40021800 	.word	0x40021800
 8004594:	50000400 	.word	0x50000400
 8004598:	50000800 	.word	0x50000800
 800459c:	50000c00 	.word	0x50000c00

080045a0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b084      	sub	sp, #16
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
 80045a8:	000a      	movs	r2, r1
 80045aa:	1cbb      	adds	r3, r7, #2
 80045ac:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	691b      	ldr	r3, [r3, #16]
 80045b2:	1cba      	adds	r2, r7, #2
 80045b4:	8812      	ldrh	r2, [r2, #0]
 80045b6:	4013      	ands	r3, r2
 80045b8:	d004      	beq.n	80045c4 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80045ba:	230f      	movs	r3, #15
 80045bc:	18fb      	adds	r3, r7, r3
 80045be:	2201      	movs	r2, #1
 80045c0:	701a      	strb	r2, [r3, #0]
 80045c2:	e003      	b.n	80045cc <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80045c4:	230f      	movs	r3, #15
 80045c6:	18fb      	adds	r3, r7, r3
 80045c8:	2200      	movs	r2, #0
 80045ca:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80045cc:	230f      	movs	r3, #15
 80045ce:	18fb      	adds	r3, r7, r3
 80045d0:	781b      	ldrb	r3, [r3, #0]
}
 80045d2:	0018      	movs	r0, r3
 80045d4:	46bd      	mov	sp, r7
 80045d6:	b004      	add	sp, #16
 80045d8:	bd80      	pop	{r7, pc}

080045da <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80045da:	b580      	push	{r7, lr}
 80045dc:	b082      	sub	sp, #8
 80045de:	af00      	add	r7, sp, #0
 80045e0:	6078      	str	r0, [r7, #4]
 80045e2:	0008      	movs	r0, r1
 80045e4:	0011      	movs	r1, r2
 80045e6:	1cbb      	adds	r3, r7, #2
 80045e8:	1c02      	adds	r2, r0, #0
 80045ea:	801a      	strh	r2, [r3, #0]
 80045ec:	1c7b      	adds	r3, r7, #1
 80045ee:	1c0a      	adds	r2, r1, #0
 80045f0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80045f2:	1c7b      	adds	r3, r7, #1
 80045f4:	781b      	ldrb	r3, [r3, #0]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d004      	beq.n	8004604 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80045fa:	1cbb      	adds	r3, r7, #2
 80045fc:	881a      	ldrh	r2, [r3, #0]
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004602:	e003      	b.n	800460c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004604:	1cbb      	adds	r3, r7, #2
 8004606:	881a      	ldrh	r2, [r3, #0]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800460c:	46c0      	nop			; (mov r8, r8)
 800460e:	46bd      	mov	sp, r7
 8004610:	b002      	add	sp, #8
 8004612:	bd80      	pop	{r7, pc}

08004614 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b082      	sub	sp, #8
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d101      	bne.n	8004626 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004622:	2301      	movs	r3, #1
 8004624:	e082      	b.n	800472c <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2241      	movs	r2, #65	; 0x41
 800462a:	5c9b      	ldrb	r3, [r3, r2]
 800462c:	b2db      	uxtb	r3, r3
 800462e:	2b00      	cmp	r3, #0
 8004630:	d107      	bne.n	8004642 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2240      	movs	r2, #64	; 0x40
 8004636:	2100      	movs	r1, #0
 8004638:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	0018      	movs	r0, r3
 800463e:	f7ff faaf 	bl	8003ba0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2241      	movs	r2, #65	; 0x41
 8004646:	2124      	movs	r1, #36	; 0x24
 8004648:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	681a      	ldr	r2, [r3, #0]
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	2101      	movs	r1, #1
 8004656:	438a      	bics	r2, r1
 8004658:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	685a      	ldr	r2, [r3, #4]
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4934      	ldr	r1, [pc, #208]	; (8004734 <HAL_I2C_Init+0x120>)
 8004664:	400a      	ands	r2, r1
 8004666:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	689a      	ldr	r2, [r3, #8]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4931      	ldr	r1, [pc, #196]	; (8004738 <HAL_I2C_Init+0x124>)
 8004674:	400a      	ands	r2, r1
 8004676:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	68db      	ldr	r3, [r3, #12]
 800467c:	2b01      	cmp	r3, #1
 800467e:	d108      	bne.n	8004692 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	689a      	ldr	r2, [r3, #8]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	2180      	movs	r1, #128	; 0x80
 800468a:	0209      	lsls	r1, r1, #8
 800468c:	430a      	orrs	r2, r1
 800468e:	609a      	str	r2, [r3, #8]
 8004690:	e007      	b.n	80046a2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	689a      	ldr	r2, [r3, #8]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	2184      	movs	r1, #132	; 0x84
 800469c:	0209      	lsls	r1, r1, #8
 800469e:	430a      	orrs	r2, r1
 80046a0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	68db      	ldr	r3, [r3, #12]
 80046a6:	2b02      	cmp	r3, #2
 80046a8:	d104      	bne.n	80046b4 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	2280      	movs	r2, #128	; 0x80
 80046b0:	0112      	lsls	r2, r2, #4
 80046b2:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	685a      	ldr	r2, [r3, #4]
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	491f      	ldr	r1, [pc, #124]	; (800473c <HAL_I2C_Init+0x128>)
 80046c0:	430a      	orrs	r2, r1
 80046c2:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	68da      	ldr	r2, [r3, #12]
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	491a      	ldr	r1, [pc, #104]	; (8004738 <HAL_I2C_Init+0x124>)
 80046d0:	400a      	ands	r2, r1
 80046d2:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	691a      	ldr	r2, [r3, #16]
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	695b      	ldr	r3, [r3, #20]
 80046dc:	431a      	orrs	r2, r3
 80046de:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	699b      	ldr	r3, [r3, #24]
 80046e4:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	430a      	orrs	r2, r1
 80046ec:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	69d9      	ldr	r1, [r3, #28]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6a1a      	ldr	r2, [r3, #32]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	430a      	orrs	r2, r1
 80046fc:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	681a      	ldr	r2, [r3, #0]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	2101      	movs	r1, #1
 800470a:	430a      	orrs	r2, r1
 800470c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2200      	movs	r2, #0
 8004712:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2241      	movs	r2, #65	; 0x41
 8004718:	2120      	movs	r1, #32
 800471a:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2200      	movs	r2, #0
 8004720:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2242      	movs	r2, #66	; 0x42
 8004726:	2100      	movs	r1, #0
 8004728:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800472a:	2300      	movs	r3, #0
}
 800472c:	0018      	movs	r0, r3
 800472e:	46bd      	mov	sp, r7
 8004730:	b002      	add	sp, #8
 8004732:	bd80      	pop	{r7, pc}
 8004734:	f0ffffff 	.word	0xf0ffffff
 8004738:	ffff7fff 	.word	0xffff7fff
 800473c:	02008000 	.word	0x02008000

08004740 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b082      	sub	sp, #8
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
 8004748:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2241      	movs	r2, #65	; 0x41
 800474e:	5c9b      	ldrb	r3, [r3, r2]
 8004750:	b2db      	uxtb	r3, r3
 8004752:	2b20      	cmp	r3, #32
 8004754:	d138      	bne.n	80047c8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2240      	movs	r2, #64	; 0x40
 800475a:	5c9b      	ldrb	r3, [r3, r2]
 800475c:	2b01      	cmp	r3, #1
 800475e:	d101      	bne.n	8004764 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004760:	2302      	movs	r3, #2
 8004762:	e032      	b.n	80047ca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2240      	movs	r2, #64	; 0x40
 8004768:	2101      	movs	r1, #1
 800476a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2241      	movs	r2, #65	; 0x41
 8004770:	2124      	movs	r1, #36	; 0x24
 8004772:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	681a      	ldr	r2, [r3, #0]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	2101      	movs	r1, #1
 8004780:	438a      	bics	r2, r1
 8004782:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	681a      	ldr	r2, [r3, #0]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4911      	ldr	r1, [pc, #68]	; (80047d4 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8004790:	400a      	ands	r2, r1
 8004792:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	6819      	ldr	r1, [r3, #0]
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	683a      	ldr	r2, [r7, #0]
 80047a0:	430a      	orrs	r2, r1
 80047a2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	681a      	ldr	r2, [r3, #0]
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	2101      	movs	r1, #1
 80047b0:	430a      	orrs	r2, r1
 80047b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2241      	movs	r2, #65	; 0x41
 80047b8:	2120      	movs	r1, #32
 80047ba:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2240      	movs	r2, #64	; 0x40
 80047c0:	2100      	movs	r1, #0
 80047c2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80047c4:	2300      	movs	r3, #0
 80047c6:	e000      	b.n	80047ca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80047c8:	2302      	movs	r3, #2
  }
}
 80047ca:	0018      	movs	r0, r3
 80047cc:	46bd      	mov	sp, r7
 80047ce:	b002      	add	sp, #8
 80047d0:	bd80      	pop	{r7, pc}
 80047d2:	46c0      	nop			; (mov r8, r8)
 80047d4:	ffffefff 	.word	0xffffefff

080047d8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b084      	sub	sp, #16
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
 80047e0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2241      	movs	r2, #65	; 0x41
 80047e6:	5c9b      	ldrb	r3, [r3, r2]
 80047e8:	b2db      	uxtb	r3, r3
 80047ea:	2b20      	cmp	r3, #32
 80047ec:	d139      	bne.n	8004862 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2240      	movs	r2, #64	; 0x40
 80047f2:	5c9b      	ldrb	r3, [r3, r2]
 80047f4:	2b01      	cmp	r3, #1
 80047f6:	d101      	bne.n	80047fc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80047f8:	2302      	movs	r3, #2
 80047fa:	e033      	b.n	8004864 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2240      	movs	r2, #64	; 0x40
 8004800:	2101      	movs	r1, #1
 8004802:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2241      	movs	r2, #65	; 0x41
 8004808:	2124      	movs	r1, #36	; 0x24
 800480a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	681a      	ldr	r2, [r3, #0]
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	2101      	movs	r1, #1
 8004818:	438a      	bics	r2, r1
 800481a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	4a11      	ldr	r2, [pc, #68]	; (800486c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8004828:	4013      	ands	r3, r2
 800482a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	021b      	lsls	r3, r3, #8
 8004830:	68fa      	ldr	r2, [r7, #12]
 8004832:	4313      	orrs	r3, r2
 8004834:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	68fa      	ldr	r2, [r7, #12]
 800483c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	681a      	ldr	r2, [r3, #0]
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	2101      	movs	r1, #1
 800484a:	430a      	orrs	r2, r1
 800484c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2241      	movs	r2, #65	; 0x41
 8004852:	2120      	movs	r1, #32
 8004854:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2240      	movs	r2, #64	; 0x40
 800485a:	2100      	movs	r1, #0
 800485c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800485e:	2300      	movs	r3, #0
 8004860:	e000      	b.n	8004864 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004862:	2302      	movs	r3, #2
  }
}
 8004864:	0018      	movs	r0, r3
 8004866:	46bd      	mov	sp, r7
 8004868:	b004      	add	sp, #16
 800486a:	bd80      	pop	{r7, pc}
 800486c:	fffff0ff 	.word	0xfffff0ff

08004870 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b084      	sub	sp, #16
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8004878:	4b19      	ldr	r3, [pc, #100]	; (80048e0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4a19      	ldr	r2, [pc, #100]	; (80048e4 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800487e:	4013      	ands	r3, r2
 8004880:	0019      	movs	r1, r3
 8004882:	4b17      	ldr	r3, [pc, #92]	; (80048e0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004884:	687a      	ldr	r2, [r7, #4]
 8004886:	430a      	orrs	r2, r1
 8004888:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800488a:	687a      	ldr	r2, [r7, #4]
 800488c:	2380      	movs	r3, #128	; 0x80
 800488e:	009b      	lsls	r3, r3, #2
 8004890:	429a      	cmp	r2, r3
 8004892:	d11f      	bne.n	80048d4 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8004894:	4b14      	ldr	r3, [pc, #80]	; (80048e8 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	0013      	movs	r3, r2
 800489a:	005b      	lsls	r3, r3, #1
 800489c:	189b      	adds	r3, r3, r2
 800489e:	005b      	lsls	r3, r3, #1
 80048a0:	4912      	ldr	r1, [pc, #72]	; (80048ec <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80048a2:	0018      	movs	r0, r3
 80048a4:	f7fb fc2c 	bl	8000100 <__udivsi3>
 80048a8:	0003      	movs	r3, r0
 80048aa:	3301      	adds	r3, #1
 80048ac:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80048ae:	e008      	b.n	80048c2 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d003      	beq.n	80048be <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	3b01      	subs	r3, #1
 80048ba:	60fb      	str	r3, [r7, #12]
 80048bc:	e001      	b.n	80048c2 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80048be:	2303      	movs	r3, #3
 80048c0:	e009      	b.n	80048d6 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80048c2:	4b07      	ldr	r3, [pc, #28]	; (80048e0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80048c4:	695a      	ldr	r2, [r3, #20]
 80048c6:	2380      	movs	r3, #128	; 0x80
 80048c8:	00db      	lsls	r3, r3, #3
 80048ca:	401a      	ands	r2, r3
 80048cc:	2380      	movs	r3, #128	; 0x80
 80048ce:	00db      	lsls	r3, r3, #3
 80048d0:	429a      	cmp	r2, r3
 80048d2:	d0ed      	beq.n	80048b0 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80048d4:	2300      	movs	r3, #0
}
 80048d6:	0018      	movs	r0, r3
 80048d8:	46bd      	mov	sp, r7
 80048da:	b004      	add	sp, #16
 80048dc:	bd80      	pop	{r7, pc}
 80048de:	46c0      	nop			; (mov r8, r8)
 80048e0:	40007000 	.word	0x40007000
 80048e4:	fffff9ff 	.word	0xfffff9ff
 80048e8:	20000000 	.word	0x20000000
 80048ec:	000f4240 	.word	0x000f4240

080048f0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80048f4:	4b03      	ldr	r3, [pc, #12]	; (8004904 <LL_RCC_GetAPB1Prescaler+0x14>)
 80048f6:	689a      	ldr	r2, [r3, #8]
 80048f8:	23e0      	movs	r3, #224	; 0xe0
 80048fa:	01db      	lsls	r3, r3, #7
 80048fc:	4013      	ands	r3, r2
}
 80048fe:	0018      	movs	r0, r3
 8004900:	46bd      	mov	sp, r7
 8004902:	bd80      	pop	{r7, pc}
 8004904:	40021000 	.word	0x40021000

08004908 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b088      	sub	sp, #32
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d101      	bne.n	800491a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004916:	2301      	movs	r3, #1
 8004918:	e2f3      	b.n	8004f02 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	2201      	movs	r2, #1
 8004920:	4013      	ands	r3, r2
 8004922:	d100      	bne.n	8004926 <HAL_RCC_OscConfig+0x1e>
 8004924:	e07c      	b.n	8004a20 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004926:	4bc3      	ldr	r3, [pc, #780]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 8004928:	689b      	ldr	r3, [r3, #8]
 800492a:	2238      	movs	r2, #56	; 0x38
 800492c:	4013      	ands	r3, r2
 800492e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004930:	4bc0      	ldr	r3, [pc, #768]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 8004932:	68db      	ldr	r3, [r3, #12]
 8004934:	2203      	movs	r2, #3
 8004936:	4013      	ands	r3, r2
 8004938:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800493a:	69bb      	ldr	r3, [r7, #24]
 800493c:	2b10      	cmp	r3, #16
 800493e:	d102      	bne.n	8004946 <HAL_RCC_OscConfig+0x3e>
 8004940:	697b      	ldr	r3, [r7, #20]
 8004942:	2b03      	cmp	r3, #3
 8004944:	d002      	beq.n	800494c <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8004946:	69bb      	ldr	r3, [r7, #24]
 8004948:	2b08      	cmp	r3, #8
 800494a:	d10b      	bne.n	8004964 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800494c:	4bb9      	ldr	r3, [pc, #740]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 800494e:	681a      	ldr	r2, [r3, #0]
 8004950:	2380      	movs	r3, #128	; 0x80
 8004952:	029b      	lsls	r3, r3, #10
 8004954:	4013      	ands	r3, r2
 8004956:	d062      	beq.n	8004a1e <HAL_RCC_OscConfig+0x116>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d15e      	bne.n	8004a1e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8004960:	2301      	movs	r3, #1
 8004962:	e2ce      	b.n	8004f02 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	685a      	ldr	r2, [r3, #4]
 8004968:	2380      	movs	r3, #128	; 0x80
 800496a:	025b      	lsls	r3, r3, #9
 800496c:	429a      	cmp	r2, r3
 800496e:	d107      	bne.n	8004980 <HAL_RCC_OscConfig+0x78>
 8004970:	4bb0      	ldr	r3, [pc, #704]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 8004972:	681a      	ldr	r2, [r3, #0]
 8004974:	4baf      	ldr	r3, [pc, #700]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 8004976:	2180      	movs	r1, #128	; 0x80
 8004978:	0249      	lsls	r1, r1, #9
 800497a:	430a      	orrs	r2, r1
 800497c:	601a      	str	r2, [r3, #0]
 800497e:	e020      	b.n	80049c2 <HAL_RCC_OscConfig+0xba>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	685a      	ldr	r2, [r3, #4]
 8004984:	23a0      	movs	r3, #160	; 0xa0
 8004986:	02db      	lsls	r3, r3, #11
 8004988:	429a      	cmp	r2, r3
 800498a:	d10e      	bne.n	80049aa <HAL_RCC_OscConfig+0xa2>
 800498c:	4ba9      	ldr	r3, [pc, #676]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 800498e:	681a      	ldr	r2, [r3, #0]
 8004990:	4ba8      	ldr	r3, [pc, #672]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 8004992:	2180      	movs	r1, #128	; 0x80
 8004994:	02c9      	lsls	r1, r1, #11
 8004996:	430a      	orrs	r2, r1
 8004998:	601a      	str	r2, [r3, #0]
 800499a:	4ba6      	ldr	r3, [pc, #664]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 800499c:	681a      	ldr	r2, [r3, #0]
 800499e:	4ba5      	ldr	r3, [pc, #660]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 80049a0:	2180      	movs	r1, #128	; 0x80
 80049a2:	0249      	lsls	r1, r1, #9
 80049a4:	430a      	orrs	r2, r1
 80049a6:	601a      	str	r2, [r3, #0]
 80049a8:	e00b      	b.n	80049c2 <HAL_RCC_OscConfig+0xba>
 80049aa:	4ba2      	ldr	r3, [pc, #648]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 80049ac:	681a      	ldr	r2, [r3, #0]
 80049ae:	4ba1      	ldr	r3, [pc, #644]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 80049b0:	49a1      	ldr	r1, [pc, #644]	; (8004c38 <HAL_RCC_OscConfig+0x330>)
 80049b2:	400a      	ands	r2, r1
 80049b4:	601a      	str	r2, [r3, #0]
 80049b6:	4b9f      	ldr	r3, [pc, #636]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	4b9e      	ldr	r3, [pc, #632]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 80049bc:	499f      	ldr	r1, [pc, #636]	; (8004c3c <HAL_RCC_OscConfig+0x334>)
 80049be:	400a      	ands	r2, r1
 80049c0:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d014      	beq.n	80049f4 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049ca:	f7ff facf 	bl	8003f6c <HAL_GetTick>
 80049ce:	0003      	movs	r3, r0
 80049d0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80049d2:	e008      	b.n	80049e6 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049d4:	f7ff faca 	bl	8003f6c <HAL_GetTick>
 80049d8:	0002      	movs	r2, r0
 80049da:	693b      	ldr	r3, [r7, #16]
 80049dc:	1ad3      	subs	r3, r2, r3
 80049de:	2b64      	cmp	r3, #100	; 0x64
 80049e0:	d901      	bls.n	80049e6 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80049e2:	2303      	movs	r3, #3
 80049e4:	e28d      	b.n	8004f02 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80049e6:	4b93      	ldr	r3, [pc, #588]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 80049e8:	681a      	ldr	r2, [r3, #0]
 80049ea:	2380      	movs	r3, #128	; 0x80
 80049ec:	029b      	lsls	r3, r3, #10
 80049ee:	4013      	ands	r3, r2
 80049f0:	d0f0      	beq.n	80049d4 <HAL_RCC_OscConfig+0xcc>
 80049f2:	e015      	b.n	8004a20 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049f4:	f7ff faba 	bl	8003f6c <HAL_GetTick>
 80049f8:	0003      	movs	r3, r0
 80049fa:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80049fc:	e008      	b.n	8004a10 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049fe:	f7ff fab5 	bl	8003f6c <HAL_GetTick>
 8004a02:	0002      	movs	r2, r0
 8004a04:	693b      	ldr	r3, [r7, #16]
 8004a06:	1ad3      	subs	r3, r2, r3
 8004a08:	2b64      	cmp	r3, #100	; 0x64
 8004a0a:	d901      	bls.n	8004a10 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8004a0c:	2303      	movs	r3, #3
 8004a0e:	e278      	b.n	8004f02 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004a10:	4b88      	ldr	r3, [pc, #544]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 8004a12:	681a      	ldr	r2, [r3, #0]
 8004a14:	2380      	movs	r3, #128	; 0x80
 8004a16:	029b      	lsls	r3, r3, #10
 8004a18:	4013      	ands	r3, r2
 8004a1a:	d1f0      	bne.n	80049fe <HAL_RCC_OscConfig+0xf6>
 8004a1c:	e000      	b.n	8004a20 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a1e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	2202      	movs	r2, #2
 8004a26:	4013      	ands	r3, r2
 8004a28:	d100      	bne.n	8004a2c <HAL_RCC_OscConfig+0x124>
 8004a2a:	e099      	b.n	8004b60 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a2c:	4b81      	ldr	r3, [pc, #516]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	2238      	movs	r2, #56	; 0x38
 8004a32:	4013      	ands	r3, r2
 8004a34:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a36:	4b7f      	ldr	r3, [pc, #508]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 8004a38:	68db      	ldr	r3, [r3, #12]
 8004a3a:	2203      	movs	r2, #3
 8004a3c:	4013      	ands	r3, r2
 8004a3e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8004a40:	69bb      	ldr	r3, [r7, #24]
 8004a42:	2b10      	cmp	r3, #16
 8004a44:	d102      	bne.n	8004a4c <HAL_RCC_OscConfig+0x144>
 8004a46:	697b      	ldr	r3, [r7, #20]
 8004a48:	2b02      	cmp	r3, #2
 8004a4a:	d002      	beq.n	8004a52 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8004a4c:	69bb      	ldr	r3, [r7, #24]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d135      	bne.n	8004abe <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004a52:	4b78      	ldr	r3, [pc, #480]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 8004a54:	681a      	ldr	r2, [r3, #0]
 8004a56:	2380      	movs	r3, #128	; 0x80
 8004a58:	00db      	lsls	r3, r3, #3
 8004a5a:	4013      	ands	r3, r2
 8004a5c:	d005      	beq.n	8004a6a <HAL_RCC_OscConfig+0x162>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	68db      	ldr	r3, [r3, #12]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d101      	bne.n	8004a6a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8004a66:	2301      	movs	r3, #1
 8004a68:	e24b      	b.n	8004f02 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a6a:	4b72      	ldr	r3, [pc, #456]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	4a74      	ldr	r2, [pc, #464]	; (8004c40 <HAL_RCC_OscConfig+0x338>)
 8004a70:	4013      	ands	r3, r2
 8004a72:	0019      	movs	r1, r3
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	695b      	ldr	r3, [r3, #20]
 8004a78:	021a      	lsls	r2, r3, #8
 8004a7a:	4b6e      	ldr	r3, [pc, #440]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 8004a7c:	430a      	orrs	r2, r1
 8004a7e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004a80:	69bb      	ldr	r3, [r7, #24]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d112      	bne.n	8004aac <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004a86:	4b6b      	ldr	r3, [pc, #428]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4a6e      	ldr	r2, [pc, #440]	; (8004c44 <HAL_RCC_OscConfig+0x33c>)
 8004a8c:	4013      	ands	r3, r2
 8004a8e:	0019      	movs	r1, r3
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	691a      	ldr	r2, [r3, #16]
 8004a94:	4b67      	ldr	r3, [pc, #412]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 8004a96:	430a      	orrs	r2, r1
 8004a98:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8004a9a:	4b66      	ldr	r3, [pc, #408]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	0adb      	lsrs	r3, r3, #11
 8004aa0:	2207      	movs	r2, #7
 8004aa2:	4013      	ands	r3, r2
 8004aa4:	4a68      	ldr	r2, [pc, #416]	; (8004c48 <HAL_RCC_OscConfig+0x340>)
 8004aa6:	40da      	lsrs	r2, r3
 8004aa8:	4b68      	ldr	r3, [pc, #416]	; (8004c4c <HAL_RCC_OscConfig+0x344>)
 8004aaa:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004aac:	4b68      	ldr	r3, [pc, #416]	; (8004c50 <HAL_RCC_OscConfig+0x348>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	0018      	movs	r0, r3
 8004ab2:	f7ff f9ff 	bl	8003eb4 <HAL_InitTick>
 8004ab6:	1e03      	subs	r3, r0, #0
 8004ab8:	d051      	beq.n	8004b5e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8004aba:	2301      	movs	r3, #1
 8004abc:	e221      	b.n	8004f02 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	68db      	ldr	r3, [r3, #12]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d030      	beq.n	8004b28 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004ac6:	4b5b      	ldr	r3, [pc, #364]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4a5e      	ldr	r2, [pc, #376]	; (8004c44 <HAL_RCC_OscConfig+0x33c>)
 8004acc:	4013      	ands	r3, r2
 8004ace:	0019      	movs	r1, r3
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	691a      	ldr	r2, [r3, #16]
 8004ad4:	4b57      	ldr	r3, [pc, #348]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 8004ad6:	430a      	orrs	r2, r1
 8004ad8:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8004ada:	4b56      	ldr	r3, [pc, #344]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 8004adc:	681a      	ldr	r2, [r3, #0]
 8004ade:	4b55      	ldr	r3, [pc, #340]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 8004ae0:	2180      	movs	r1, #128	; 0x80
 8004ae2:	0049      	lsls	r1, r1, #1
 8004ae4:	430a      	orrs	r2, r1
 8004ae6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ae8:	f7ff fa40 	bl	8003f6c <HAL_GetTick>
 8004aec:	0003      	movs	r3, r0
 8004aee:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004af0:	e008      	b.n	8004b04 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004af2:	f7ff fa3b 	bl	8003f6c <HAL_GetTick>
 8004af6:	0002      	movs	r2, r0
 8004af8:	693b      	ldr	r3, [r7, #16]
 8004afa:	1ad3      	subs	r3, r2, r3
 8004afc:	2b02      	cmp	r3, #2
 8004afe:	d901      	bls.n	8004b04 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8004b00:	2303      	movs	r3, #3
 8004b02:	e1fe      	b.n	8004f02 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004b04:	4b4b      	ldr	r3, [pc, #300]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 8004b06:	681a      	ldr	r2, [r3, #0]
 8004b08:	2380      	movs	r3, #128	; 0x80
 8004b0a:	00db      	lsls	r3, r3, #3
 8004b0c:	4013      	ands	r3, r2
 8004b0e:	d0f0      	beq.n	8004af2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b10:	4b48      	ldr	r3, [pc, #288]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 8004b12:	685b      	ldr	r3, [r3, #4]
 8004b14:	4a4a      	ldr	r2, [pc, #296]	; (8004c40 <HAL_RCC_OscConfig+0x338>)
 8004b16:	4013      	ands	r3, r2
 8004b18:	0019      	movs	r1, r3
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	695b      	ldr	r3, [r3, #20]
 8004b1e:	021a      	lsls	r2, r3, #8
 8004b20:	4b44      	ldr	r3, [pc, #272]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 8004b22:	430a      	orrs	r2, r1
 8004b24:	605a      	str	r2, [r3, #4]
 8004b26:	e01b      	b.n	8004b60 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8004b28:	4b42      	ldr	r3, [pc, #264]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 8004b2a:	681a      	ldr	r2, [r3, #0]
 8004b2c:	4b41      	ldr	r3, [pc, #260]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 8004b2e:	4949      	ldr	r1, [pc, #292]	; (8004c54 <HAL_RCC_OscConfig+0x34c>)
 8004b30:	400a      	ands	r2, r1
 8004b32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b34:	f7ff fa1a 	bl	8003f6c <HAL_GetTick>
 8004b38:	0003      	movs	r3, r0
 8004b3a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004b3c:	e008      	b.n	8004b50 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b3e:	f7ff fa15 	bl	8003f6c <HAL_GetTick>
 8004b42:	0002      	movs	r2, r0
 8004b44:	693b      	ldr	r3, [r7, #16]
 8004b46:	1ad3      	subs	r3, r2, r3
 8004b48:	2b02      	cmp	r3, #2
 8004b4a:	d901      	bls.n	8004b50 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8004b4c:	2303      	movs	r3, #3
 8004b4e:	e1d8      	b.n	8004f02 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004b50:	4b38      	ldr	r3, [pc, #224]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 8004b52:	681a      	ldr	r2, [r3, #0]
 8004b54:	2380      	movs	r3, #128	; 0x80
 8004b56:	00db      	lsls	r3, r3, #3
 8004b58:	4013      	ands	r3, r2
 8004b5a:	d1f0      	bne.n	8004b3e <HAL_RCC_OscConfig+0x236>
 8004b5c:	e000      	b.n	8004b60 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004b5e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	2208      	movs	r2, #8
 8004b66:	4013      	ands	r3, r2
 8004b68:	d047      	beq.n	8004bfa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004b6a:	4b32      	ldr	r3, [pc, #200]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 8004b6c:	689b      	ldr	r3, [r3, #8]
 8004b6e:	2238      	movs	r2, #56	; 0x38
 8004b70:	4013      	ands	r3, r2
 8004b72:	2b18      	cmp	r3, #24
 8004b74:	d10a      	bne.n	8004b8c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8004b76:	4b2f      	ldr	r3, [pc, #188]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 8004b78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b7a:	2202      	movs	r2, #2
 8004b7c:	4013      	ands	r3, r2
 8004b7e:	d03c      	beq.n	8004bfa <HAL_RCC_OscConfig+0x2f2>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	699b      	ldr	r3, [r3, #24]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d138      	bne.n	8004bfa <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8004b88:	2301      	movs	r3, #1
 8004b8a:	e1ba      	b.n	8004f02 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	699b      	ldr	r3, [r3, #24]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d019      	beq.n	8004bc8 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8004b94:	4b27      	ldr	r3, [pc, #156]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 8004b96:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004b98:	4b26      	ldr	r3, [pc, #152]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 8004b9a:	2101      	movs	r1, #1
 8004b9c:	430a      	orrs	r2, r1
 8004b9e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ba0:	f7ff f9e4 	bl	8003f6c <HAL_GetTick>
 8004ba4:	0003      	movs	r3, r0
 8004ba6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004ba8:	e008      	b.n	8004bbc <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004baa:	f7ff f9df 	bl	8003f6c <HAL_GetTick>
 8004bae:	0002      	movs	r2, r0
 8004bb0:	693b      	ldr	r3, [r7, #16]
 8004bb2:	1ad3      	subs	r3, r2, r3
 8004bb4:	2b02      	cmp	r3, #2
 8004bb6:	d901      	bls.n	8004bbc <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8004bb8:	2303      	movs	r3, #3
 8004bba:	e1a2      	b.n	8004f02 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004bbc:	4b1d      	ldr	r3, [pc, #116]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 8004bbe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004bc0:	2202      	movs	r2, #2
 8004bc2:	4013      	ands	r3, r2
 8004bc4:	d0f1      	beq.n	8004baa <HAL_RCC_OscConfig+0x2a2>
 8004bc6:	e018      	b.n	8004bfa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8004bc8:	4b1a      	ldr	r3, [pc, #104]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 8004bca:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004bcc:	4b19      	ldr	r3, [pc, #100]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 8004bce:	2101      	movs	r1, #1
 8004bd0:	438a      	bics	r2, r1
 8004bd2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bd4:	f7ff f9ca 	bl	8003f6c <HAL_GetTick>
 8004bd8:	0003      	movs	r3, r0
 8004bda:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004bdc:	e008      	b.n	8004bf0 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004bde:	f7ff f9c5 	bl	8003f6c <HAL_GetTick>
 8004be2:	0002      	movs	r2, r0
 8004be4:	693b      	ldr	r3, [r7, #16]
 8004be6:	1ad3      	subs	r3, r2, r3
 8004be8:	2b02      	cmp	r3, #2
 8004bea:	d901      	bls.n	8004bf0 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8004bec:	2303      	movs	r3, #3
 8004bee:	e188      	b.n	8004f02 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004bf0:	4b10      	ldr	r3, [pc, #64]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 8004bf2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004bf4:	2202      	movs	r2, #2
 8004bf6:	4013      	ands	r3, r2
 8004bf8:	d1f1      	bne.n	8004bde <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	2204      	movs	r2, #4
 8004c00:	4013      	ands	r3, r2
 8004c02:	d100      	bne.n	8004c06 <HAL_RCC_OscConfig+0x2fe>
 8004c04:	e0c6      	b.n	8004d94 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c06:	231f      	movs	r3, #31
 8004c08:	18fb      	adds	r3, r7, r3
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004c0e:	4b09      	ldr	r3, [pc, #36]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 8004c10:	689b      	ldr	r3, [r3, #8]
 8004c12:	2238      	movs	r2, #56	; 0x38
 8004c14:	4013      	ands	r3, r2
 8004c16:	2b20      	cmp	r3, #32
 8004c18:	d11e      	bne.n	8004c58 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8004c1a:	4b06      	ldr	r3, [pc, #24]	; (8004c34 <HAL_RCC_OscConfig+0x32c>)
 8004c1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c1e:	2202      	movs	r2, #2
 8004c20:	4013      	ands	r3, r2
 8004c22:	d100      	bne.n	8004c26 <HAL_RCC_OscConfig+0x31e>
 8004c24:	e0b6      	b.n	8004d94 <HAL_RCC_OscConfig+0x48c>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	689b      	ldr	r3, [r3, #8]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d000      	beq.n	8004c30 <HAL_RCC_OscConfig+0x328>
 8004c2e:	e0b1      	b.n	8004d94 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8004c30:	2301      	movs	r3, #1
 8004c32:	e166      	b.n	8004f02 <HAL_RCC_OscConfig+0x5fa>
 8004c34:	40021000 	.word	0x40021000
 8004c38:	fffeffff 	.word	0xfffeffff
 8004c3c:	fffbffff 	.word	0xfffbffff
 8004c40:	ffff80ff 	.word	0xffff80ff
 8004c44:	ffffc7ff 	.word	0xffffc7ff
 8004c48:	00f42400 	.word	0x00f42400
 8004c4c:	20000000 	.word	0x20000000
 8004c50:	20000004 	.word	0x20000004
 8004c54:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004c58:	4bac      	ldr	r3, [pc, #688]	; (8004f0c <HAL_RCC_OscConfig+0x604>)
 8004c5a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004c5c:	2380      	movs	r3, #128	; 0x80
 8004c5e:	055b      	lsls	r3, r3, #21
 8004c60:	4013      	ands	r3, r2
 8004c62:	d101      	bne.n	8004c68 <HAL_RCC_OscConfig+0x360>
 8004c64:	2301      	movs	r3, #1
 8004c66:	e000      	b.n	8004c6a <HAL_RCC_OscConfig+0x362>
 8004c68:	2300      	movs	r3, #0
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d011      	beq.n	8004c92 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004c6e:	4ba7      	ldr	r3, [pc, #668]	; (8004f0c <HAL_RCC_OscConfig+0x604>)
 8004c70:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004c72:	4ba6      	ldr	r3, [pc, #664]	; (8004f0c <HAL_RCC_OscConfig+0x604>)
 8004c74:	2180      	movs	r1, #128	; 0x80
 8004c76:	0549      	lsls	r1, r1, #21
 8004c78:	430a      	orrs	r2, r1
 8004c7a:	63da      	str	r2, [r3, #60]	; 0x3c
 8004c7c:	4ba3      	ldr	r3, [pc, #652]	; (8004f0c <HAL_RCC_OscConfig+0x604>)
 8004c7e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004c80:	2380      	movs	r3, #128	; 0x80
 8004c82:	055b      	lsls	r3, r3, #21
 8004c84:	4013      	ands	r3, r2
 8004c86:	60fb      	str	r3, [r7, #12]
 8004c88:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8004c8a:	231f      	movs	r3, #31
 8004c8c:	18fb      	adds	r3, r7, r3
 8004c8e:	2201      	movs	r2, #1
 8004c90:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c92:	4b9f      	ldr	r3, [pc, #636]	; (8004f10 <HAL_RCC_OscConfig+0x608>)
 8004c94:	681a      	ldr	r2, [r3, #0]
 8004c96:	2380      	movs	r3, #128	; 0x80
 8004c98:	005b      	lsls	r3, r3, #1
 8004c9a:	4013      	ands	r3, r2
 8004c9c:	d11a      	bne.n	8004cd4 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004c9e:	4b9c      	ldr	r3, [pc, #624]	; (8004f10 <HAL_RCC_OscConfig+0x608>)
 8004ca0:	681a      	ldr	r2, [r3, #0]
 8004ca2:	4b9b      	ldr	r3, [pc, #620]	; (8004f10 <HAL_RCC_OscConfig+0x608>)
 8004ca4:	2180      	movs	r1, #128	; 0x80
 8004ca6:	0049      	lsls	r1, r1, #1
 8004ca8:	430a      	orrs	r2, r1
 8004caa:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8004cac:	f7ff f95e 	bl	8003f6c <HAL_GetTick>
 8004cb0:	0003      	movs	r3, r0
 8004cb2:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004cb4:	e008      	b.n	8004cc8 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cb6:	f7ff f959 	bl	8003f6c <HAL_GetTick>
 8004cba:	0002      	movs	r2, r0
 8004cbc:	693b      	ldr	r3, [r7, #16]
 8004cbe:	1ad3      	subs	r3, r2, r3
 8004cc0:	2b02      	cmp	r3, #2
 8004cc2:	d901      	bls.n	8004cc8 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8004cc4:	2303      	movs	r3, #3
 8004cc6:	e11c      	b.n	8004f02 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004cc8:	4b91      	ldr	r3, [pc, #580]	; (8004f10 <HAL_RCC_OscConfig+0x608>)
 8004cca:	681a      	ldr	r2, [r3, #0]
 8004ccc:	2380      	movs	r3, #128	; 0x80
 8004cce:	005b      	lsls	r3, r3, #1
 8004cd0:	4013      	ands	r3, r2
 8004cd2:	d0f0      	beq.n	8004cb6 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	689b      	ldr	r3, [r3, #8]
 8004cd8:	2b01      	cmp	r3, #1
 8004cda:	d106      	bne.n	8004cea <HAL_RCC_OscConfig+0x3e2>
 8004cdc:	4b8b      	ldr	r3, [pc, #556]	; (8004f0c <HAL_RCC_OscConfig+0x604>)
 8004cde:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004ce0:	4b8a      	ldr	r3, [pc, #552]	; (8004f0c <HAL_RCC_OscConfig+0x604>)
 8004ce2:	2101      	movs	r1, #1
 8004ce4:	430a      	orrs	r2, r1
 8004ce6:	65da      	str	r2, [r3, #92]	; 0x5c
 8004ce8:	e01c      	b.n	8004d24 <HAL_RCC_OscConfig+0x41c>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	689b      	ldr	r3, [r3, #8]
 8004cee:	2b05      	cmp	r3, #5
 8004cf0:	d10c      	bne.n	8004d0c <HAL_RCC_OscConfig+0x404>
 8004cf2:	4b86      	ldr	r3, [pc, #536]	; (8004f0c <HAL_RCC_OscConfig+0x604>)
 8004cf4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004cf6:	4b85      	ldr	r3, [pc, #532]	; (8004f0c <HAL_RCC_OscConfig+0x604>)
 8004cf8:	2104      	movs	r1, #4
 8004cfa:	430a      	orrs	r2, r1
 8004cfc:	65da      	str	r2, [r3, #92]	; 0x5c
 8004cfe:	4b83      	ldr	r3, [pc, #524]	; (8004f0c <HAL_RCC_OscConfig+0x604>)
 8004d00:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004d02:	4b82      	ldr	r3, [pc, #520]	; (8004f0c <HAL_RCC_OscConfig+0x604>)
 8004d04:	2101      	movs	r1, #1
 8004d06:	430a      	orrs	r2, r1
 8004d08:	65da      	str	r2, [r3, #92]	; 0x5c
 8004d0a:	e00b      	b.n	8004d24 <HAL_RCC_OscConfig+0x41c>
 8004d0c:	4b7f      	ldr	r3, [pc, #508]	; (8004f0c <HAL_RCC_OscConfig+0x604>)
 8004d0e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004d10:	4b7e      	ldr	r3, [pc, #504]	; (8004f0c <HAL_RCC_OscConfig+0x604>)
 8004d12:	2101      	movs	r1, #1
 8004d14:	438a      	bics	r2, r1
 8004d16:	65da      	str	r2, [r3, #92]	; 0x5c
 8004d18:	4b7c      	ldr	r3, [pc, #496]	; (8004f0c <HAL_RCC_OscConfig+0x604>)
 8004d1a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004d1c:	4b7b      	ldr	r3, [pc, #492]	; (8004f0c <HAL_RCC_OscConfig+0x604>)
 8004d1e:	2104      	movs	r1, #4
 8004d20:	438a      	bics	r2, r1
 8004d22:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	689b      	ldr	r3, [r3, #8]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d014      	beq.n	8004d56 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d2c:	f7ff f91e 	bl	8003f6c <HAL_GetTick>
 8004d30:	0003      	movs	r3, r0
 8004d32:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004d34:	e009      	b.n	8004d4a <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d36:	f7ff f919 	bl	8003f6c <HAL_GetTick>
 8004d3a:	0002      	movs	r2, r0
 8004d3c:	693b      	ldr	r3, [r7, #16]
 8004d3e:	1ad3      	subs	r3, r2, r3
 8004d40:	4a74      	ldr	r2, [pc, #464]	; (8004f14 <HAL_RCC_OscConfig+0x60c>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d901      	bls.n	8004d4a <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8004d46:	2303      	movs	r3, #3
 8004d48:	e0db      	b.n	8004f02 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004d4a:	4b70      	ldr	r3, [pc, #448]	; (8004f0c <HAL_RCC_OscConfig+0x604>)
 8004d4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d4e:	2202      	movs	r2, #2
 8004d50:	4013      	ands	r3, r2
 8004d52:	d0f0      	beq.n	8004d36 <HAL_RCC_OscConfig+0x42e>
 8004d54:	e013      	b.n	8004d7e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d56:	f7ff f909 	bl	8003f6c <HAL_GetTick>
 8004d5a:	0003      	movs	r3, r0
 8004d5c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004d5e:	e009      	b.n	8004d74 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d60:	f7ff f904 	bl	8003f6c <HAL_GetTick>
 8004d64:	0002      	movs	r2, r0
 8004d66:	693b      	ldr	r3, [r7, #16]
 8004d68:	1ad3      	subs	r3, r2, r3
 8004d6a:	4a6a      	ldr	r2, [pc, #424]	; (8004f14 <HAL_RCC_OscConfig+0x60c>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d901      	bls.n	8004d74 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8004d70:	2303      	movs	r3, #3
 8004d72:	e0c6      	b.n	8004f02 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004d74:	4b65      	ldr	r3, [pc, #404]	; (8004f0c <HAL_RCC_OscConfig+0x604>)
 8004d76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d78:	2202      	movs	r2, #2
 8004d7a:	4013      	ands	r3, r2
 8004d7c:	d1f0      	bne.n	8004d60 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004d7e:	231f      	movs	r3, #31
 8004d80:	18fb      	adds	r3, r7, r3
 8004d82:	781b      	ldrb	r3, [r3, #0]
 8004d84:	2b01      	cmp	r3, #1
 8004d86:	d105      	bne.n	8004d94 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8004d88:	4b60      	ldr	r3, [pc, #384]	; (8004f0c <HAL_RCC_OscConfig+0x604>)
 8004d8a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004d8c:	4b5f      	ldr	r3, [pc, #380]	; (8004f0c <HAL_RCC_OscConfig+0x604>)
 8004d8e:	4962      	ldr	r1, [pc, #392]	; (8004f18 <HAL_RCC_OscConfig+0x610>)
 8004d90:	400a      	ands	r2, r1
 8004d92:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	69db      	ldr	r3, [r3, #28]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d100      	bne.n	8004d9e <HAL_RCC_OscConfig+0x496>
 8004d9c:	e0b0      	b.n	8004f00 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004d9e:	4b5b      	ldr	r3, [pc, #364]	; (8004f0c <HAL_RCC_OscConfig+0x604>)
 8004da0:	689b      	ldr	r3, [r3, #8]
 8004da2:	2238      	movs	r2, #56	; 0x38
 8004da4:	4013      	ands	r3, r2
 8004da6:	2b10      	cmp	r3, #16
 8004da8:	d100      	bne.n	8004dac <HAL_RCC_OscConfig+0x4a4>
 8004daa:	e078      	b.n	8004e9e <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	69db      	ldr	r3, [r3, #28]
 8004db0:	2b02      	cmp	r3, #2
 8004db2:	d153      	bne.n	8004e5c <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004db4:	4b55      	ldr	r3, [pc, #340]	; (8004f0c <HAL_RCC_OscConfig+0x604>)
 8004db6:	681a      	ldr	r2, [r3, #0]
 8004db8:	4b54      	ldr	r3, [pc, #336]	; (8004f0c <HAL_RCC_OscConfig+0x604>)
 8004dba:	4958      	ldr	r1, [pc, #352]	; (8004f1c <HAL_RCC_OscConfig+0x614>)
 8004dbc:	400a      	ands	r2, r1
 8004dbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dc0:	f7ff f8d4 	bl	8003f6c <HAL_GetTick>
 8004dc4:	0003      	movs	r3, r0
 8004dc6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004dc8:	e008      	b.n	8004ddc <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dca:	f7ff f8cf 	bl	8003f6c <HAL_GetTick>
 8004dce:	0002      	movs	r2, r0
 8004dd0:	693b      	ldr	r3, [r7, #16]
 8004dd2:	1ad3      	subs	r3, r2, r3
 8004dd4:	2b02      	cmp	r3, #2
 8004dd6:	d901      	bls.n	8004ddc <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8004dd8:	2303      	movs	r3, #3
 8004dda:	e092      	b.n	8004f02 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ddc:	4b4b      	ldr	r3, [pc, #300]	; (8004f0c <HAL_RCC_OscConfig+0x604>)
 8004dde:	681a      	ldr	r2, [r3, #0]
 8004de0:	2380      	movs	r3, #128	; 0x80
 8004de2:	049b      	lsls	r3, r3, #18
 8004de4:	4013      	ands	r3, r2
 8004de6:	d1f0      	bne.n	8004dca <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004de8:	4b48      	ldr	r3, [pc, #288]	; (8004f0c <HAL_RCC_OscConfig+0x604>)
 8004dea:	68db      	ldr	r3, [r3, #12]
 8004dec:	4a4c      	ldr	r2, [pc, #304]	; (8004f20 <HAL_RCC_OscConfig+0x618>)
 8004dee:	4013      	ands	r3, r2
 8004df0:	0019      	movs	r1, r3
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6a1a      	ldr	r2, [r3, #32]
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dfa:	431a      	orrs	r2, r3
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e00:	021b      	lsls	r3, r3, #8
 8004e02:	431a      	orrs	r2, r3
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e08:	431a      	orrs	r2, r3
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e0e:	431a      	orrs	r2, r3
 8004e10:	4b3e      	ldr	r3, [pc, #248]	; (8004f0c <HAL_RCC_OscConfig+0x604>)
 8004e12:	430a      	orrs	r2, r1
 8004e14:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e16:	4b3d      	ldr	r3, [pc, #244]	; (8004f0c <HAL_RCC_OscConfig+0x604>)
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	4b3c      	ldr	r3, [pc, #240]	; (8004f0c <HAL_RCC_OscConfig+0x604>)
 8004e1c:	2180      	movs	r1, #128	; 0x80
 8004e1e:	0449      	lsls	r1, r1, #17
 8004e20:	430a      	orrs	r2, r1
 8004e22:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8004e24:	4b39      	ldr	r3, [pc, #228]	; (8004f0c <HAL_RCC_OscConfig+0x604>)
 8004e26:	68da      	ldr	r2, [r3, #12]
 8004e28:	4b38      	ldr	r3, [pc, #224]	; (8004f0c <HAL_RCC_OscConfig+0x604>)
 8004e2a:	2180      	movs	r1, #128	; 0x80
 8004e2c:	0549      	lsls	r1, r1, #21
 8004e2e:	430a      	orrs	r2, r1
 8004e30:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e32:	f7ff f89b 	bl	8003f6c <HAL_GetTick>
 8004e36:	0003      	movs	r3, r0
 8004e38:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e3a:	e008      	b.n	8004e4e <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e3c:	f7ff f896 	bl	8003f6c <HAL_GetTick>
 8004e40:	0002      	movs	r2, r0
 8004e42:	693b      	ldr	r3, [r7, #16]
 8004e44:	1ad3      	subs	r3, r2, r3
 8004e46:	2b02      	cmp	r3, #2
 8004e48:	d901      	bls.n	8004e4e <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8004e4a:	2303      	movs	r3, #3
 8004e4c:	e059      	b.n	8004f02 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e4e:	4b2f      	ldr	r3, [pc, #188]	; (8004f0c <HAL_RCC_OscConfig+0x604>)
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	2380      	movs	r3, #128	; 0x80
 8004e54:	049b      	lsls	r3, r3, #18
 8004e56:	4013      	ands	r3, r2
 8004e58:	d0f0      	beq.n	8004e3c <HAL_RCC_OscConfig+0x534>
 8004e5a:	e051      	b.n	8004f00 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e5c:	4b2b      	ldr	r3, [pc, #172]	; (8004f0c <HAL_RCC_OscConfig+0x604>)
 8004e5e:	681a      	ldr	r2, [r3, #0]
 8004e60:	4b2a      	ldr	r3, [pc, #168]	; (8004f0c <HAL_RCC_OscConfig+0x604>)
 8004e62:	492e      	ldr	r1, [pc, #184]	; (8004f1c <HAL_RCC_OscConfig+0x614>)
 8004e64:	400a      	ands	r2, r1
 8004e66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e68:	f7ff f880 	bl	8003f6c <HAL_GetTick>
 8004e6c:	0003      	movs	r3, r0
 8004e6e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e70:	e008      	b.n	8004e84 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e72:	f7ff f87b 	bl	8003f6c <HAL_GetTick>
 8004e76:	0002      	movs	r2, r0
 8004e78:	693b      	ldr	r3, [r7, #16]
 8004e7a:	1ad3      	subs	r3, r2, r3
 8004e7c:	2b02      	cmp	r3, #2
 8004e7e:	d901      	bls.n	8004e84 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8004e80:	2303      	movs	r3, #3
 8004e82:	e03e      	b.n	8004f02 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e84:	4b21      	ldr	r3, [pc, #132]	; (8004f0c <HAL_RCC_OscConfig+0x604>)
 8004e86:	681a      	ldr	r2, [r3, #0]
 8004e88:	2380      	movs	r3, #128	; 0x80
 8004e8a:	049b      	lsls	r3, r3, #18
 8004e8c:	4013      	ands	r3, r2
 8004e8e:	d1f0      	bne.n	8004e72 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8004e90:	4b1e      	ldr	r3, [pc, #120]	; (8004f0c <HAL_RCC_OscConfig+0x604>)
 8004e92:	68da      	ldr	r2, [r3, #12]
 8004e94:	4b1d      	ldr	r3, [pc, #116]	; (8004f0c <HAL_RCC_OscConfig+0x604>)
 8004e96:	4923      	ldr	r1, [pc, #140]	; (8004f24 <HAL_RCC_OscConfig+0x61c>)
 8004e98:	400a      	ands	r2, r1
 8004e9a:	60da      	str	r2, [r3, #12]
 8004e9c:	e030      	b.n	8004f00 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	69db      	ldr	r3, [r3, #28]
 8004ea2:	2b01      	cmp	r3, #1
 8004ea4:	d101      	bne.n	8004eaa <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	e02b      	b.n	8004f02 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8004eaa:	4b18      	ldr	r3, [pc, #96]	; (8004f0c <HAL_RCC_OscConfig+0x604>)
 8004eac:	68db      	ldr	r3, [r3, #12]
 8004eae:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004eb0:	697b      	ldr	r3, [r7, #20]
 8004eb2:	2203      	movs	r2, #3
 8004eb4:	401a      	ands	r2, r3
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6a1b      	ldr	r3, [r3, #32]
 8004eba:	429a      	cmp	r2, r3
 8004ebc:	d11e      	bne.n	8004efc <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004ebe:	697b      	ldr	r3, [r7, #20]
 8004ec0:	2270      	movs	r2, #112	; 0x70
 8004ec2:	401a      	ands	r2, r3
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ec8:	429a      	cmp	r2, r3
 8004eca:	d117      	bne.n	8004efc <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004ecc:	697a      	ldr	r2, [r7, #20]
 8004ece:	23fe      	movs	r3, #254	; 0xfe
 8004ed0:	01db      	lsls	r3, r3, #7
 8004ed2:	401a      	ands	r2, r3
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ed8:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004eda:	429a      	cmp	r2, r3
 8004edc:	d10e      	bne.n	8004efc <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004ede:	697a      	ldr	r2, [r7, #20]
 8004ee0:	23f8      	movs	r3, #248	; 0xf8
 8004ee2:	039b      	lsls	r3, r3, #14
 8004ee4:	401a      	ands	r2, r3
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004eea:	429a      	cmp	r2, r3
 8004eec:	d106      	bne.n	8004efc <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	0f5b      	lsrs	r3, r3, #29
 8004ef2:	075a      	lsls	r2, r3, #29
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004ef8:	429a      	cmp	r2, r3
 8004efa:	d001      	beq.n	8004f00 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8004efc:	2301      	movs	r3, #1
 8004efe:	e000      	b.n	8004f02 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8004f00:	2300      	movs	r3, #0
}
 8004f02:	0018      	movs	r0, r3
 8004f04:	46bd      	mov	sp, r7
 8004f06:	b008      	add	sp, #32
 8004f08:	bd80      	pop	{r7, pc}
 8004f0a:	46c0      	nop			; (mov r8, r8)
 8004f0c:	40021000 	.word	0x40021000
 8004f10:	40007000 	.word	0x40007000
 8004f14:	00001388 	.word	0x00001388
 8004f18:	efffffff 	.word	0xefffffff
 8004f1c:	feffffff 	.word	0xfeffffff
 8004f20:	1fc1808c 	.word	0x1fc1808c
 8004f24:	effefffc 	.word	0xeffefffc

08004f28 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b084      	sub	sp, #16
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
 8004f30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d101      	bne.n	8004f3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f38:	2301      	movs	r3, #1
 8004f3a:	e0e9      	b.n	8005110 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004f3c:	4b76      	ldr	r3, [pc, #472]	; (8005118 <HAL_RCC_ClockConfig+0x1f0>)
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	2207      	movs	r2, #7
 8004f42:	4013      	ands	r3, r2
 8004f44:	683a      	ldr	r2, [r7, #0]
 8004f46:	429a      	cmp	r2, r3
 8004f48:	d91e      	bls.n	8004f88 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f4a:	4b73      	ldr	r3, [pc, #460]	; (8005118 <HAL_RCC_ClockConfig+0x1f0>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	2207      	movs	r2, #7
 8004f50:	4393      	bics	r3, r2
 8004f52:	0019      	movs	r1, r3
 8004f54:	4b70      	ldr	r3, [pc, #448]	; (8005118 <HAL_RCC_ClockConfig+0x1f0>)
 8004f56:	683a      	ldr	r2, [r7, #0]
 8004f58:	430a      	orrs	r2, r1
 8004f5a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004f5c:	f7ff f806 	bl	8003f6c <HAL_GetTick>
 8004f60:	0003      	movs	r3, r0
 8004f62:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004f64:	e009      	b.n	8004f7a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f66:	f7ff f801 	bl	8003f6c <HAL_GetTick>
 8004f6a:	0002      	movs	r2, r0
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	1ad3      	subs	r3, r2, r3
 8004f70:	4a6a      	ldr	r2, [pc, #424]	; (800511c <HAL_RCC_ClockConfig+0x1f4>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d901      	bls.n	8004f7a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004f76:	2303      	movs	r3, #3
 8004f78:	e0ca      	b.n	8005110 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004f7a:	4b67      	ldr	r3, [pc, #412]	; (8005118 <HAL_RCC_ClockConfig+0x1f0>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	2207      	movs	r2, #7
 8004f80:	4013      	ands	r3, r2
 8004f82:	683a      	ldr	r2, [r7, #0]
 8004f84:	429a      	cmp	r2, r3
 8004f86:	d1ee      	bne.n	8004f66 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	2202      	movs	r2, #2
 8004f8e:	4013      	ands	r3, r2
 8004f90:	d015      	beq.n	8004fbe <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	2204      	movs	r2, #4
 8004f98:	4013      	ands	r3, r2
 8004f9a:	d006      	beq.n	8004faa <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004f9c:	4b60      	ldr	r3, [pc, #384]	; (8005120 <HAL_RCC_ClockConfig+0x1f8>)
 8004f9e:	689a      	ldr	r2, [r3, #8]
 8004fa0:	4b5f      	ldr	r3, [pc, #380]	; (8005120 <HAL_RCC_ClockConfig+0x1f8>)
 8004fa2:	21e0      	movs	r1, #224	; 0xe0
 8004fa4:	01c9      	lsls	r1, r1, #7
 8004fa6:	430a      	orrs	r2, r1
 8004fa8:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004faa:	4b5d      	ldr	r3, [pc, #372]	; (8005120 <HAL_RCC_ClockConfig+0x1f8>)
 8004fac:	689b      	ldr	r3, [r3, #8]
 8004fae:	4a5d      	ldr	r2, [pc, #372]	; (8005124 <HAL_RCC_ClockConfig+0x1fc>)
 8004fb0:	4013      	ands	r3, r2
 8004fb2:	0019      	movs	r1, r3
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	689a      	ldr	r2, [r3, #8]
 8004fb8:	4b59      	ldr	r3, [pc, #356]	; (8005120 <HAL_RCC_ClockConfig+0x1f8>)
 8004fba:	430a      	orrs	r2, r1
 8004fbc:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	4013      	ands	r3, r2
 8004fc6:	d057      	beq.n	8005078 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	685b      	ldr	r3, [r3, #4]
 8004fcc:	2b01      	cmp	r3, #1
 8004fce:	d107      	bne.n	8004fe0 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004fd0:	4b53      	ldr	r3, [pc, #332]	; (8005120 <HAL_RCC_ClockConfig+0x1f8>)
 8004fd2:	681a      	ldr	r2, [r3, #0]
 8004fd4:	2380      	movs	r3, #128	; 0x80
 8004fd6:	029b      	lsls	r3, r3, #10
 8004fd8:	4013      	ands	r3, r2
 8004fda:	d12b      	bne.n	8005034 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004fdc:	2301      	movs	r3, #1
 8004fde:	e097      	b.n	8005110 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	685b      	ldr	r3, [r3, #4]
 8004fe4:	2b02      	cmp	r3, #2
 8004fe6:	d107      	bne.n	8004ff8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004fe8:	4b4d      	ldr	r3, [pc, #308]	; (8005120 <HAL_RCC_ClockConfig+0x1f8>)
 8004fea:	681a      	ldr	r2, [r3, #0]
 8004fec:	2380      	movs	r3, #128	; 0x80
 8004fee:	049b      	lsls	r3, r3, #18
 8004ff0:	4013      	ands	r3, r2
 8004ff2:	d11f      	bne.n	8005034 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	e08b      	b.n	8005110 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	685b      	ldr	r3, [r3, #4]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d107      	bne.n	8005010 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005000:	4b47      	ldr	r3, [pc, #284]	; (8005120 <HAL_RCC_ClockConfig+0x1f8>)
 8005002:	681a      	ldr	r2, [r3, #0]
 8005004:	2380      	movs	r3, #128	; 0x80
 8005006:	00db      	lsls	r3, r3, #3
 8005008:	4013      	ands	r3, r2
 800500a:	d113      	bne.n	8005034 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800500c:	2301      	movs	r3, #1
 800500e:	e07f      	b.n	8005110 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	685b      	ldr	r3, [r3, #4]
 8005014:	2b03      	cmp	r3, #3
 8005016:	d106      	bne.n	8005026 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005018:	4b41      	ldr	r3, [pc, #260]	; (8005120 <HAL_RCC_ClockConfig+0x1f8>)
 800501a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800501c:	2202      	movs	r2, #2
 800501e:	4013      	ands	r3, r2
 8005020:	d108      	bne.n	8005034 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005022:	2301      	movs	r3, #1
 8005024:	e074      	b.n	8005110 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005026:	4b3e      	ldr	r3, [pc, #248]	; (8005120 <HAL_RCC_ClockConfig+0x1f8>)
 8005028:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800502a:	2202      	movs	r2, #2
 800502c:	4013      	ands	r3, r2
 800502e:	d101      	bne.n	8005034 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005030:	2301      	movs	r3, #1
 8005032:	e06d      	b.n	8005110 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005034:	4b3a      	ldr	r3, [pc, #232]	; (8005120 <HAL_RCC_ClockConfig+0x1f8>)
 8005036:	689b      	ldr	r3, [r3, #8]
 8005038:	2207      	movs	r2, #7
 800503a:	4393      	bics	r3, r2
 800503c:	0019      	movs	r1, r3
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	685a      	ldr	r2, [r3, #4]
 8005042:	4b37      	ldr	r3, [pc, #220]	; (8005120 <HAL_RCC_ClockConfig+0x1f8>)
 8005044:	430a      	orrs	r2, r1
 8005046:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005048:	f7fe ff90 	bl	8003f6c <HAL_GetTick>
 800504c:	0003      	movs	r3, r0
 800504e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005050:	e009      	b.n	8005066 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005052:	f7fe ff8b 	bl	8003f6c <HAL_GetTick>
 8005056:	0002      	movs	r2, r0
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	1ad3      	subs	r3, r2, r3
 800505c:	4a2f      	ldr	r2, [pc, #188]	; (800511c <HAL_RCC_ClockConfig+0x1f4>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d901      	bls.n	8005066 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8005062:	2303      	movs	r3, #3
 8005064:	e054      	b.n	8005110 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005066:	4b2e      	ldr	r3, [pc, #184]	; (8005120 <HAL_RCC_ClockConfig+0x1f8>)
 8005068:	689b      	ldr	r3, [r3, #8]
 800506a:	2238      	movs	r2, #56	; 0x38
 800506c:	401a      	ands	r2, r3
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	00db      	lsls	r3, r3, #3
 8005074:	429a      	cmp	r2, r3
 8005076:	d1ec      	bne.n	8005052 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005078:	4b27      	ldr	r3, [pc, #156]	; (8005118 <HAL_RCC_ClockConfig+0x1f0>)
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	2207      	movs	r2, #7
 800507e:	4013      	ands	r3, r2
 8005080:	683a      	ldr	r2, [r7, #0]
 8005082:	429a      	cmp	r2, r3
 8005084:	d21e      	bcs.n	80050c4 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005086:	4b24      	ldr	r3, [pc, #144]	; (8005118 <HAL_RCC_ClockConfig+0x1f0>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	2207      	movs	r2, #7
 800508c:	4393      	bics	r3, r2
 800508e:	0019      	movs	r1, r3
 8005090:	4b21      	ldr	r3, [pc, #132]	; (8005118 <HAL_RCC_ClockConfig+0x1f0>)
 8005092:	683a      	ldr	r2, [r7, #0]
 8005094:	430a      	orrs	r2, r1
 8005096:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005098:	f7fe ff68 	bl	8003f6c <HAL_GetTick>
 800509c:	0003      	movs	r3, r0
 800509e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80050a0:	e009      	b.n	80050b6 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050a2:	f7fe ff63 	bl	8003f6c <HAL_GetTick>
 80050a6:	0002      	movs	r2, r0
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	1ad3      	subs	r3, r2, r3
 80050ac:	4a1b      	ldr	r2, [pc, #108]	; (800511c <HAL_RCC_ClockConfig+0x1f4>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d901      	bls.n	80050b6 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80050b2:	2303      	movs	r3, #3
 80050b4:	e02c      	b.n	8005110 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80050b6:	4b18      	ldr	r3, [pc, #96]	; (8005118 <HAL_RCC_ClockConfig+0x1f0>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	2207      	movs	r2, #7
 80050bc:	4013      	ands	r3, r2
 80050be:	683a      	ldr	r2, [r7, #0]
 80050c0:	429a      	cmp	r2, r3
 80050c2:	d1ee      	bne.n	80050a2 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	2204      	movs	r2, #4
 80050ca:	4013      	ands	r3, r2
 80050cc:	d009      	beq.n	80050e2 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80050ce:	4b14      	ldr	r3, [pc, #80]	; (8005120 <HAL_RCC_ClockConfig+0x1f8>)
 80050d0:	689b      	ldr	r3, [r3, #8]
 80050d2:	4a15      	ldr	r2, [pc, #84]	; (8005128 <HAL_RCC_ClockConfig+0x200>)
 80050d4:	4013      	ands	r3, r2
 80050d6:	0019      	movs	r1, r3
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	68da      	ldr	r2, [r3, #12]
 80050dc:	4b10      	ldr	r3, [pc, #64]	; (8005120 <HAL_RCC_ClockConfig+0x1f8>)
 80050de:	430a      	orrs	r2, r1
 80050e0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80050e2:	f000 f829 	bl	8005138 <HAL_RCC_GetSysClockFreq>
 80050e6:	0001      	movs	r1, r0
 80050e8:	4b0d      	ldr	r3, [pc, #52]	; (8005120 <HAL_RCC_ClockConfig+0x1f8>)
 80050ea:	689b      	ldr	r3, [r3, #8]
 80050ec:	0a1b      	lsrs	r3, r3, #8
 80050ee:	220f      	movs	r2, #15
 80050f0:	401a      	ands	r2, r3
 80050f2:	4b0e      	ldr	r3, [pc, #56]	; (800512c <HAL_RCC_ClockConfig+0x204>)
 80050f4:	0092      	lsls	r2, r2, #2
 80050f6:	58d3      	ldr	r3, [r2, r3]
 80050f8:	221f      	movs	r2, #31
 80050fa:	4013      	ands	r3, r2
 80050fc:	000a      	movs	r2, r1
 80050fe:	40da      	lsrs	r2, r3
 8005100:	4b0b      	ldr	r3, [pc, #44]	; (8005130 <HAL_RCC_ClockConfig+0x208>)
 8005102:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005104:	4b0b      	ldr	r3, [pc, #44]	; (8005134 <HAL_RCC_ClockConfig+0x20c>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	0018      	movs	r0, r3
 800510a:	f7fe fed3 	bl	8003eb4 <HAL_InitTick>
 800510e:	0003      	movs	r3, r0
}
 8005110:	0018      	movs	r0, r3
 8005112:	46bd      	mov	sp, r7
 8005114:	b004      	add	sp, #16
 8005116:	bd80      	pop	{r7, pc}
 8005118:	40022000 	.word	0x40022000
 800511c:	00001388 	.word	0x00001388
 8005120:	40021000 	.word	0x40021000
 8005124:	fffff0ff 	.word	0xfffff0ff
 8005128:	ffff8fff 	.word	0xffff8fff
 800512c:	08006638 	.word	0x08006638
 8005130:	20000000 	.word	0x20000000
 8005134:	20000004 	.word	0x20000004

08005138 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b086      	sub	sp, #24
 800513c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800513e:	4b3c      	ldr	r3, [pc, #240]	; (8005230 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005140:	689b      	ldr	r3, [r3, #8]
 8005142:	2238      	movs	r2, #56	; 0x38
 8005144:	4013      	ands	r3, r2
 8005146:	d10f      	bne.n	8005168 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8005148:	4b39      	ldr	r3, [pc, #228]	; (8005230 <HAL_RCC_GetSysClockFreq+0xf8>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	0adb      	lsrs	r3, r3, #11
 800514e:	2207      	movs	r2, #7
 8005150:	4013      	ands	r3, r2
 8005152:	2201      	movs	r2, #1
 8005154:	409a      	lsls	r2, r3
 8005156:	0013      	movs	r3, r2
 8005158:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800515a:	6839      	ldr	r1, [r7, #0]
 800515c:	4835      	ldr	r0, [pc, #212]	; (8005234 <HAL_RCC_GetSysClockFreq+0xfc>)
 800515e:	f7fa ffcf 	bl	8000100 <__udivsi3>
 8005162:	0003      	movs	r3, r0
 8005164:	613b      	str	r3, [r7, #16]
 8005166:	e05d      	b.n	8005224 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005168:	4b31      	ldr	r3, [pc, #196]	; (8005230 <HAL_RCC_GetSysClockFreq+0xf8>)
 800516a:	689b      	ldr	r3, [r3, #8]
 800516c:	2238      	movs	r2, #56	; 0x38
 800516e:	4013      	ands	r3, r2
 8005170:	2b08      	cmp	r3, #8
 8005172:	d102      	bne.n	800517a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005174:	4b30      	ldr	r3, [pc, #192]	; (8005238 <HAL_RCC_GetSysClockFreq+0x100>)
 8005176:	613b      	str	r3, [r7, #16]
 8005178:	e054      	b.n	8005224 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800517a:	4b2d      	ldr	r3, [pc, #180]	; (8005230 <HAL_RCC_GetSysClockFreq+0xf8>)
 800517c:	689b      	ldr	r3, [r3, #8]
 800517e:	2238      	movs	r2, #56	; 0x38
 8005180:	4013      	ands	r3, r2
 8005182:	2b10      	cmp	r3, #16
 8005184:	d138      	bne.n	80051f8 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8005186:	4b2a      	ldr	r3, [pc, #168]	; (8005230 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005188:	68db      	ldr	r3, [r3, #12]
 800518a:	2203      	movs	r2, #3
 800518c:	4013      	ands	r3, r2
 800518e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005190:	4b27      	ldr	r3, [pc, #156]	; (8005230 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005192:	68db      	ldr	r3, [r3, #12]
 8005194:	091b      	lsrs	r3, r3, #4
 8005196:	2207      	movs	r2, #7
 8005198:	4013      	ands	r3, r2
 800519a:	3301      	adds	r3, #1
 800519c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2b03      	cmp	r3, #3
 80051a2:	d10d      	bne.n	80051c0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80051a4:	68b9      	ldr	r1, [r7, #8]
 80051a6:	4824      	ldr	r0, [pc, #144]	; (8005238 <HAL_RCC_GetSysClockFreq+0x100>)
 80051a8:	f7fa ffaa 	bl	8000100 <__udivsi3>
 80051ac:	0003      	movs	r3, r0
 80051ae:	0019      	movs	r1, r3
 80051b0:	4b1f      	ldr	r3, [pc, #124]	; (8005230 <HAL_RCC_GetSysClockFreq+0xf8>)
 80051b2:	68db      	ldr	r3, [r3, #12]
 80051b4:	0a1b      	lsrs	r3, r3, #8
 80051b6:	227f      	movs	r2, #127	; 0x7f
 80051b8:	4013      	ands	r3, r2
 80051ba:	434b      	muls	r3, r1
 80051bc:	617b      	str	r3, [r7, #20]
        break;
 80051be:	e00d      	b.n	80051dc <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80051c0:	68b9      	ldr	r1, [r7, #8]
 80051c2:	481c      	ldr	r0, [pc, #112]	; (8005234 <HAL_RCC_GetSysClockFreq+0xfc>)
 80051c4:	f7fa ff9c 	bl	8000100 <__udivsi3>
 80051c8:	0003      	movs	r3, r0
 80051ca:	0019      	movs	r1, r3
 80051cc:	4b18      	ldr	r3, [pc, #96]	; (8005230 <HAL_RCC_GetSysClockFreq+0xf8>)
 80051ce:	68db      	ldr	r3, [r3, #12]
 80051d0:	0a1b      	lsrs	r3, r3, #8
 80051d2:	227f      	movs	r2, #127	; 0x7f
 80051d4:	4013      	ands	r3, r2
 80051d6:	434b      	muls	r3, r1
 80051d8:	617b      	str	r3, [r7, #20]
        break;
 80051da:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80051dc:	4b14      	ldr	r3, [pc, #80]	; (8005230 <HAL_RCC_GetSysClockFreq+0xf8>)
 80051de:	68db      	ldr	r3, [r3, #12]
 80051e0:	0f5b      	lsrs	r3, r3, #29
 80051e2:	2207      	movs	r2, #7
 80051e4:	4013      	ands	r3, r2
 80051e6:	3301      	adds	r3, #1
 80051e8:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80051ea:	6879      	ldr	r1, [r7, #4]
 80051ec:	6978      	ldr	r0, [r7, #20]
 80051ee:	f7fa ff87 	bl	8000100 <__udivsi3>
 80051f2:	0003      	movs	r3, r0
 80051f4:	613b      	str	r3, [r7, #16]
 80051f6:	e015      	b.n	8005224 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80051f8:	4b0d      	ldr	r3, [pc, #52]	; (8005230 <HAL_RCC_GetSysClockFreq+0xf8>)
 80051fa:	689b      	ldr	r3, [r3, #8]
 80051fc:	2238      	movs	r2, #56	; 0x38
 80051fe:	4013      	ands	r3, r2
 8005200:	2b20      	cmp	r3, #32
 8005202:	d103      	bne.n	800520c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8005204:	2380      	movs	r3, #128	; 0x80
 8005206:	021b      	lsls	r3, r3, #8
 8005208:	613b      	str	r3, [r7, #16]
 800520a:	e00b      	b.n	8005224 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800520c:	4b08      	ldr	r3, [pc, #32]	; (8005230 <HAL_RCC_GetSysClockFreq+0xf8>)
 800520e:	689b      	ldr	r3, [r3, #8]
 8005210:	2238      	movs	r2, #56	; 0x38
 8005212:	4013      	ands	r3, r2
 8005214:	2b18      	cmp	r3, #24
 8005216:	d103      	bne.n	8005220 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8005218:	23fa      	movs	r3, #250	; 0xfa
 800521a:	01db      	lsls	r3, r3, #7
 800521c:	613b      	str	r3, [r7, #16]
 800521e:	e001      	b.n	8005224 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8005220:	2300      	movs	r3, #0
 8005222:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005224:	693b      	ldr	r3, [r7, #16]
}
 8005226:	0018      	movs	r0, r3
 8005228:	46bd      	mov	sp, r7
 800522a:	b006      	add	sp, #24
 800522c:	bd80      	pop	{r7, pc}
 800522e:	46c0      	nop			; (mov r8, r8)
 8005230:	40021000 	.word	0x40021000
 8005234:	00f42400 	.word	0x00f42400
 8005238:	007a1200 	.word	0x007a1200

0800523c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005240:	4b02      	ldr	r3, [pc, #8]	; (800524c <HAL_RCC_GetHCLKFreq+0x10>)
 8005242:	681b      	ldr	r3, [r3, #0]
}
 8005244:	0018      	movs	r0, r3
 8005246:	46bd      	mov	sp, r7
 8005248:	bd80      	pop	{r7, pc}
 800524a:	46c0      	nop			; (mov r8, r8)
 800524c:	20000000 	.word	0x20000000

08005250 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005250:	b5b0      	push	{r4, r5, r7, lr}
 8005252:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8005254:	f7ff fff2 	bl	800523c <HAL_RCC_GetHCLKFreq>
 8005258:	0004      	movs	r4, r0
 800525a:	f7ff fb49 	bl	80048f0 <LL_RCC_GetAPB1Prescaler>
 800525e:	0003      	movs	r3, r0
 8005260:	0b1a      	lsrs	r2, r3, #12
 8005262:	4b05      	ldr	r3, [pc, #20]	; (8005278 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005264:	0092      	lsls	r2, r2, #2
 8005266:	58d3      	ldr	r3, [r2, r3]
 8005268:	221f      	movs	r2, #31
 800526a:	4013      	ands	r3, r2
 800526c:	40dc      	lsrs	r4, r3
 800526e:	0023      	movs	r3, r4
}
 8005270:	0018      	movs	r0, r3
 8005272:	46bd      	mov	sp, r7
 8005274:	bdb0      	pop	{r4, r5, r7, pc}
 8005276:	46c0      	nop			; (mov r8, r8)
 8005278:	08006678 	.word	0x08006678

0800527c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b086      	sub	sp, #24
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8005284:	2313      	movs	r3, #19
 8005286:	18fb      	adds	r3, r7, r3
 8005288:	2200      	movs	r2, #0
 800528a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800528c:	2312      	movs	r3, #18
 800528e:	18fb      	adds	r3, r7, r3
 8005290:	2200      	movs	r2, #0
 8005292:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681a      	ldr	r2, [r3, #0]
 8005298:	2380      	movs	r3, #128	; 0x80
 800529a:	029b      	lsls	r3, r3, #10
 800529c:	4013      	ands	r3, r2
 800529e:	d100      	bne.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0x26>
 80052a0:	e0a3      	b.n	80053ea <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80052a2:	2011      	movs	r0, #17
 80052a4:	183b      	adds	r3, r7, r0
 80052a6:	2200      	movs	r2, #0
 80052a8:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80052aa:	4b7f      	ldr	r3, [pc, #508]	; (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80052ac:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80052ae:	2380      	movs	r3, #128	; 0x80
 80052b0:	055b      	lsls	r3, r3, #21
 80052b2:	4013      	ands	r3, r2
 80052b4:	d110      	bne.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052b6:	4b7c      	ldr	r3, [pc, #496]	; (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80052b8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80052ba:	4b7b      	ldr	r3, [pc, #492]	; (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80052bc:	2180      	movs	r1, #128	; 0x80
 80052be:	0549      	lsls	r1, r1, #21
 80052c0:	430a      	orrs	r2, r1
 80052c2:	63da      	str	r2, [r3, #60]	; 0x3c
 80052c4:	4b78      	ldr	r3, [pc, #480]	; (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80052c6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80052c8:	2380      	movs	r3, #128	; 0x80
 80052ca:	055b      	lsls	r3, r3, #21
 80052cc:	4013      	ands	r3, r2
 80052ce:	60bb      	str	r3, [r7, #8]
 80052d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80052d2:	183b      	adds	r3, r7, r0
 80052d4:	2201      	movs	r2, #1
 80052d6:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80052d8:	4b74      	ldr	r3, [pc, #464]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80052da:	681a      	ldr	r2, [r3, #0]
 80052dc:	4b73      	ldr	r3, [pc, #460]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80052de:	2180      	movs	r1, #128	; 0x80
 80052e0:	0049      	lsls	r1, r1, #1
 80052e2:	430a      	orrs	r2, r1
 80052e4:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80052e6:	f7fe fe41 	bl	8003f6c <HAL_GetTick>
 80052ea:	0003      	movs	r3, r0
 80052ec:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80052ee:	e00b      	b.n	8005308 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052f0:	f7fe fe3c 	bl	8003f6c <HAL_GetTick>
 80052f4:	0002      	movs	r2, r0
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	1ad3      	subs	r3, r2, r3
 80052fa:	2b02      	cmp	r3, #2
 80052fc:	d904      	bls.n	8005308 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80052fe:	2313      	movs	r3, #19
 8005300:	18fb      	adds	r3, r7, r3
 8005302:	2203      	movs	r2, #3
 8005304:	701a      	strb	r2, [r3, #0]
        break;
 8005306:	e005      	b.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005308:	4b68      	ldr	r3, [pc, #416]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800530a:	681a      	ldr	r2, [r3, #0]
 800530c:	2380      	movs	r3, #128	; 0x80
 800530e:	005b      	lsls	r3, r3, #1
 8005310:	4013      	ands	r3, r2
 8005312:	d0ed      	beq.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8005314:	2313      	movs	r3, #19
 8005316:	18fb      	adds	r3, r7, r3
 8005318:	781b      	ldrb	r3, [r3, #0]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d154      	bne.n	80053c8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800531e:	4b62      	ldr	r3, [pc, #392]	; (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005320:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005322:	23c0      	movs	r3, #192	; 0xc0
 8005324:	009b      	lsls	r3, r3, #2
 8005326:	4013      	ands	r3, r2
 8005328:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d019      	beq.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	695b      	ldr	r3, [r3, #20]
 8005334:	697a      	ldr	r2, [r7, #20]
 8005336:	429a      	cmp	r2, r3
 8005338:	d014      	beq.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800533a:	4b5b      	ldr	r3, [pc, #364]	; (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800533c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800533e:	4a5c      	ldr	r2, [pc, #368]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8005340:	4013      	ands	r3, r2
 8005342:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005344:	4b58      	ldr	r3, [pc, #352]	; (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005346:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005348:	4b57      	ldr	r3, [pc, #348]	; (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800534a:	2180      	movs	r1, #128	; 0x80
 800534c:	0249      	lsls	r1, r1, #9
 800534e:	430a      	orrs	r2, r1
 8005350:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005352:	4b55      	ldr	r3, [pc, #340]	; (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005354:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005356:	4b54      	ldr	r3, [pc, #336]	; (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005358:	4956      	ldr	r1, [pc, #344]	; (80054b4 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 800535a:	400a      	ands	r2, r1
 800535c:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800535e:	4b52      	ldr	r3, [pc, #328]	; (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005360:	697a      	ldr	r2, [r7, #20]
 8005362:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005364:	697b      	ldr	r3, [r7, #20]
 8005366:	2201      	movs	r2, #1
 8005368:	4013      	ands	r3, r2
 800536a:	d016      	beq.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800536c:	f7fe fdfe 	bl	8003f6c <HAL_GetTick>
 8005370:	0003      	movs	r3, r0
 8005372:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005374:	e00c      	b.n	8005390 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005376:	f7fe fdf9 	bl	8003f6c <HAL_GetTick>
 800537a:	0002      	movs	r2, r0
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	1ad3      	subs	r3, r2, r3
 8005380:	4a4d      	ldr	r2, [pc, #308]	; (80054b8 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005382:	4293      	cmp	r3, r2
 8005384:	d904      	bls.n	8005390 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8005386:	2313      	movs	r3, #19
 8005388:	18fb      	adds	r3, r7, r3
 800538a:	2203      	movs	r2, #3
 800538c:	701a      	strb	r2, [r3, #0]
            break;
 800538e:	e004      	b.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005390:	4b45      	ldr	r3, [pc, #276]	; (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005392:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005394:	2202      	movs	r2, #2
 8005396:	4013      	ands	r3, r2
 8005398:	d0ed      	beq.n	8005376 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800539a:	2313      	movs	r3, #19
 800539c:	18fb      	adds	r3, r7, r3
 800539e:	781b      	ldrb	r3, [r3, #0]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d10a      	bne.n	80053ba <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80053a4:	4b40      	ldr	r3, [pc, #256]	; (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80053a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053a8:	4a41      	ldr	r2, [pc, #260]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80053aa:	4013      	ands	r3, r2
 80053ac:	0019      	movs	r1, r3
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	695a      	ldr	r2, [r3, #20]
 80053b2:	4b3d      	ldr	r3, [pc, #244]	; (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80053b4:	430a      	orrs	r2, r1
 80053b6:	65da      	str	r2, [r3, #92]	; 0x5c
 80053b8:	e00c      	b.n	80053d4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80053ba:	2312      	movs	r3, #18
 80053bc:	18fb      	adds	r3, r7, r3
 80053be:	2213      	movs	r2, #19
 80053c0:	18ba      	adds	r2, r7, r2
 80053c2:	7812      	ldrb	r2, [r2, #0]
 80053c4:	701a      	strb	r2, [r3, #0]
 80053c6:	e005      	b.n	80053d4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053c8:	2312      	movs	r3, #18
 80053ca:	18fb      	adds	r3, r7, r3
 80053cc:	2213      	movs	r2, #19
 80053ce:	18ba      	adds	r2, r7, r2
 80053d0:	7812      	ldrb	r2, [r2, #0]
 80053d2:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80053d4:	2311      	movs	r3, #17
 80053d6:	18fb      	adds	r3, r7, r3
 80053d8:	781b      	ldrb	r3, [r3, #0]
 80053da:	2b01      	cmp	r3, #1
 80053dc:	d105      	bne.n	80053ea <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053de:	4b32      	ldr	r3, [pc, #200]	; (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80053e0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80053e2:	4b31      	ldr	r3, [pc, #196]	; (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80053e4:	4935      	ldr	r1, [pc, #212]	; (80054bc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80053e6:	400a      	ands	r2, r1
 80053e8:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	2201      	movs	r2, #1
 80053f0:	4013      	ands	r3, r2
 80053f2:	d009      	beq.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80053f4:	4b2c      	ldr	r3, [pc, #176]	; (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80053f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053f8:	2203      	movs	r2, #3
 80053fa:	4393      	bics	r3, r2
 80053fc:	0019      	movs	r1, r3
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	685a      	ldr	r2, [r3, #4]
 8005402:	4b29      	ldr	r3, [pc, #164]	; (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005404:	430a      	orrs	r2, r1
 8005406:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	2220      	movs	r2, #32
 800540e:	4013      	ands	r3, r2
 8005410:	d009      	beq.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005412:	4b25      	ldr	r3, [pc, #148]	; (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005414:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005416:	4a2a      	ldr	r2, [pc, #168]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8005418:	4013      	ands	r3, r2
 800541a:	0019      	movs	r1, r3
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	689a      	ldr	r2, [r3, #8]
 8005420:	4b21      	ldr	r3, [pc, #132]	; (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005422:	430a      	orrs	r2, r1
 8005424:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681a      	ldr	r2, [r3, #0]
 800542a:	2380      	movs	r3, #128	; 0x80
 800542c:	01db      	lsls	r3, r3, #7
 800542e:	4013      	ands	r3, r2
 8005430:	d015      	beq.n	800545e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005432:	4b1d      	ldr	r3, [pc, #116]	; (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005434:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005436:	009b      	lsls	r3, r3, #2
 8005438:	0899      	lsrs	r1, r3, #2
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	691a      	ldr	r2, [r3, #16]
 800543e:	4b1a      	ldr	r3, [pc, #104]	; (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005440:	430a      	orrs	r2, r1
 8005442:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	691a      	ldr	r2, [r3, #16]
 8005448:	2380      	movs	r3, #128	; 0x80
 800544a:	05db      	lsls	r3, r3, #23
 800544c:	429a      	cmp	r2, r3
 800544e:	d106      	bne.n	800545e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005450:	4b15      	ldr	r3, [pc, #84]	; (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005452:	68da      	ldr	r2, [r3, #12]
 8005454:	4b14      	ldr	r3, [pc, #80]	; (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005456:	2180      	movs	r1, #128	; 0x80
 8005458:	0249      	lsls	r1, r1, #9
 800545a:	430a      	orrs	r2, r1
 800545c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681a      	ldr	r2, [r3, #0]
 8005462:	2380      	movs	r3, #128	; 0x80
 8005464:	011b      	lsls	r3, r3, #4
 8005466:	4013      	ands	r3, r2
 8005468:	d016      	beq.n	8005498 <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800546a:	4b0f      	ldr	r3, [pc, #60]	; (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800546c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800546e:	4a15      	ldr	r2, [pc, #84]	; (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005470:	4013      	ands	r3, r2
 8005472:	0019      	movs	r1, r3
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	68da      	ldr	r2, [r3, #12]
 8005478:	4b0b      	ldr	r3, [pc, #44]	; (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800547a:	430a      	orrs	r2, r1
 800547c:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	68da      	ldr	r2, [r3, #12]
 8005482:	2380      	movs	r3, #128	; 0x80
 8005484:	01db      	lsls	r3, r3, #7
 8005486:	429a      	cmp	r2, r3
 8005488:	d106      	bne.n	8005498 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800548a:	4b07      	ldr	r3, [pc, #28]	; (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800548c:	68da      	ldr	r2, [r3, #12]
 800548e:	4b06      	ldr	r3, [pc, #24]	; (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005490:	2180      	movs	r1, #128	; 0x80
 8005492:	0249      	lsls	r1, r1, #9
 8005494:	430a      	orrs	r2, r1
 8005496:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8005498:	2312      	movs	r3, #18
 800549a:	18fb      	adds	r3, r7, r3
 800549c:	781b      	ldrb	r3, [r3, #0]
}
 800549e:	0018      	movs	r0, r3
 80054a0:	46bd      	mov	sp, r7
 80054a2:	b006      	add	sp, #24
 80054a4:	bd80      	pop	{r7, pc}
 80054a6:	46c0      	nop			; (mov r8, r8)
 80054a8:	40021000 	.word	0x40021000
 80054ac:	40007000 	.word	0x40007000
 80054b0:	fffffcff 	.word	0xfffffcff
 80054b4:	fffeffff 	.word	0xfffeffff
 80054b8:	00001388 	.word	0x00001388
 80054bc:	efffffff 	.word	0xefffffff
 80054c0:	ffffcfff 	.word	0xffffcfff
 80054c4:	ffff3fff 	.word	0xffff3fff

080054c8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b084      	sub	sp, #16
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d101      	bne.n	80054da <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80054d6:	2301      	movs	r3, #1
 80054d8:	e0a8      	b.n	800562c <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d109      	bne.n	80054f6 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	685a      	ldr	r2, [r3, #4]
 80054e6:	2382      	movs	r3, #130	; 0x82
 80054e8:	005b      	lsls	r3, r3, #1
 80054ea:	429a      	cmp	r2, r3
 80054ec:	d009      	beq.n	8005502 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2200      	movs	r2, #0
 80054f2:	61da      	str	r2, [r3, #28]
 80054f4:	e005      	b.n	8005502 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2200      	movs	r2, #0
 80054fa:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2200      	movs	r2, #0
 8005500:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2200      	movs	r2, #0
 8005506:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	225d      	movs	r2, #93	; 0x5d
 800550c:	5c9b      	ldrb	r3, [r3, r2]
 800550e:	b2db      	uxtb	r3, r3
 8005510:	2b00      	cmp	r3, #0
 8005512:	d107      	bne.n	8005524 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	225c      	movs	r2, #92	; 0x5c
 8005518:	2100      	movs	r1, #0
 800551a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	0018      	movs	r0, r3
 8005520:	f7fe fba0 	bl	8003c64 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	225d      	movs	r2, #93	; 0x5d
 8005528:	2102      	movs	r1, #2
 800552a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	681a      	ldr	r2, [r3, #0]
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	2140      	movs	r1, #64	; 0x40
 8005538:	438a      	bics	r2, r1
 800553a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	68da      	ldr	r2, [r3, #12]
 8005540:	23e0      	movs	r3, #224	; 0xe0
 8005542:	00db      	lsls	r3, r3, #3
 8005544:	429a      	cmp	r2, r3
 8005546:	d902      	bls.n	800554e <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005548:	2300      	movs	r3, #0
 800554a:	60fb      	str	r3, [r7, #12]
 800554c:	e002      	b.n	8005554 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800554e:	2380      	movs	r3, #128	; 0x80
 8005550:	015b      	lsls	r3, r3, #5
 8005552:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	68da      	ldr	r2, [r3, #12]
 8005558:	23f0      	movs	r3, #240	; 0xf0
 800555a:	011b      	lsls	r3, r3, #4
 800555c:	429a      	cmp	r2, r3
 800555e:	d008      	beq.n	8005572 <HAL_SPI_Init+0xaa>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	68da      	ldr	r2, [r3, #12]
 8005564:	23e0      	movs	r3, #224	; 0xe0
 8005566:	00db      	lsls	r3, r3, #3
 8005568:	429a      	cmp	r2, r3
 800556a:	d002      	beq.n	8005572 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2200      	movs	r2, #0
 8005570:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	685a      	ldr	r2, [r3, #4]
 8005576:	2382      	movs	r3, #130	; 0x82
 8005578:	005b      	lsls	r3, r3, #1
 800557a:	401a      	ands	r2, r3
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6899      	ldr	r1, [r3, #8]
 8005580:	2384      	movs	r3, #132	; 0x84
 8005582:	021b      	lsls	r3, r3, #8
 8005584:	400b      	ands	r3, r1
 8005586:	431a      	orrs	r2, r3
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	691b      	ldr	r3, [r3, #16]
 800558c:	2102      	movs	r1, #2
 800558e:	400b      	ands	r3, r1
 8005590:	431a      	orrs	r2, r3
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	695b      	ldr	r3, [r3, #20]
 8005596:	2101      	movs	r1, #1
 8005598:	400b      	ands	r3, r1
 800559a:	431a      	orrs	r2, r3
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6999      	ldr	r1, [r3, #24]
 80055a0:	2380      	movs	r3, #128	; 0x80
 80055a2:	009b      	lsls	r3, r3, #2
 80055a4:	400b      	ands	r3, r1
 80055a6:	431a      	orrs	r2, r3
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	69db      	ldr	r3, [r3, #28]
 80055ac:	2138      	movs	r1, #56	; 0x38
 80055ae:	400b      	ands	r3, r1
 80055b0:	431a      	orrs	r2, r3
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6a1b      	ldr	r3, [r3, #32]
 80055b6:	2180      	movs	r1, #128	; 0x80
 80055b8:	400b      	ands	r3, r1
 80055ba:	431a      	orrs	r2, r3
 80055bc:	0011      	movs	r1, r2
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80055c2:	2380      	movs	r3, #128	; 0x80
 80055c4:	019b      	lsls	r3, r3, #6
 80055c6:	401a      	ands	r2, r3
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	430a      	orrs	r2, r1
 80055ce:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	699b      	ldr	r3, [r3, #24]
 80055d4:	0c1b      	lsrs	r3, r3, #16
 80055d6:	2204      	movs	r2, #4
 80055d8:	401a      	ands	r2, r3
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055de:	2110      	movs	r1, #16
 80055e0:	400b      	ands	r3, r1
 80055e2:	431a      	orrs	r2, r3
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055e8:	2108      	movs	r1, #8
 80055ea:	400b      	ands	r3, r1
 80055ec:	431a      	orrs	r2, r3
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	68d9      	ldr	r1, [r3, #12]
 80055f2:	23f0      	movs	r3, #240	; 0xf0
 80055f4:	011b      	lsls	r3, r3, #4
 80055f6:	400b      	ands	r3, r1
 80055f8:	431a      	orrs	r2, r3
 80055fa:	0011      	movs	r1, r2
 80055fc:	68fa      	ldr	r2, [r7, #12]
 80055fe:	2380      	movs	r3, #128	; 0x80
 8005600:	015b      	lsls	r3, r3, #5
 8005602:	401a      	ands	r2, r3
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	430a      	orrs	r2, r1
 800560a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	69da      	ldr	r2, [r3, #28]
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	4907      	ldr	r1, [pc, #28]	; (8005634 <HAL_SPI_Init+0x16c>)
 8005618:	400a      	ands	r2, r1
 800561a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2200      	movs	r2, #0
 8005620:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	225d      	movs	r2, #93	; 0x5d
 8005626:	2101      	movs	r1, #1
 8005628:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800562a:	2300      	movs	r3, #0
}
 800562c:	0018      	movs	r0, r3
 800562e:	46bd      	mov	sp, r7
 8005630:	b004      	add	sp, #16
 8005632:	bd80      	pop	{r7, pc}
 8005634:	fffff7ff 	.word	0xfffff7ff

08005638 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b088      	sub	sp, #32
 800563c:	af00      	add	r7, sp, #0
 800563e:	60f8      	str	r0, [r7, #12]
 8005640:	60b9      	str	r1, [r7, #8]
 8005642:	603b      	str	r3, [r7, #0]
 8005644:	1dbb      	adds	r3, r7, #6
 8005646:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005648:	231f      	movs	r3, #31
 800564a:	18fb      	adds	r3, r7, r3
 800564c:	2200      	movs	r2, #0
 800564e:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	225c      	movs	r2, #92	; 0x5c
 8005654:	5c9b      	ldrb	r3, [r3, r2]
 8005656:	2b01      	cmp	r3, #1
 8005658:	d101      	bne.n	800565e <HAL_SPI_Transmit+0x26>
 800565a:	2302      	movs	r3, #2
 800565c:	e140      	b.n	80058e0 <HAL_SPI_Transmit+0x2a8>
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	225c      	movs	r2, #92	; 0x5c
 8005662:	2101      	movs	r1, #1
 8005664:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005666:	f7fe fc81 	bl	8003f6c <HAL_GetTick>
 800566a:	0003      	movs	r3, r0
 800566c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800566e:	2316      	movs	r3, #22
 8005670:	18fb      	adds	r3, r7, r3
 8005672:	1dba      	adds	r2, r7, #6
 8005674:	8812      	ldrh	r2, [r2, #0]
 8005676:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	225d      	movs	r2, #93	; 0x5d
 800567c:	5c9b      	ldrb	r3, [r3, r2]
 800567e:	b2db      	uxtb	r3, r3
 8005680:	2b01      	cmp	r3, #1
 8005682:	d004      	beq.n	800568e <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8005684:	231f      	movs	r3, #31
 8005686:	18fb      	adds	r3, r7, r3
 8005688:	2202      	movs	r2, #2
 800568a:	701a      	strb	r2, [r3, #0]
    goto error;
 800568c:	e11d      	b.n	80058ca <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d003      	beq.n	800569c <HAL_SPI_Transmit+0x64>
 8005694:	1dbb      	adds	r3, r7, #6
 8005696:	881b      	ldrh	r3, [r3, #0]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d104      	bne.n	80056a6 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 800569c:	231f      	movs	r3, #31
 800569e:	18fb      	adds	r3, r7, r3
 80056a0:	2201      	movs	r2, #1
 80056a2:	701a      	strb	r2, [r3, #0]
    goto error;
 80056a4:	e111      	b.n	80058ca <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	225d      	movs	r2, #93	; 0x5d
 80056aa:	2103      	movs	r1, #3
 80056ac:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2200      	movs	r2, #0
 80056b2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	68ba      	ldr	r2, [r7, #8]
 80056b8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	1dba      	adds	r2, r7, #6
 80056be:	8812      	ldrh	r2, [r2, #0]
 80056c0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	1dba      	adds	r2, r7, #6
 80056c6:	8812      	ldrh	r2, [r2, #0]
 80056c8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	2200      	movs	r2, #0
 80056ce:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	2244      	movs	r2, #68	; 0x44
 80056d4:	2100      	movs	r1, #0
 80056d6:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	2246      	movs	r2, #70	; 0x46
 80056dc:	2100      	movs	r1, #0
 80056de:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	2200      	movs	r2, #0
 80056e4:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	2200      	movs	r2, #0
 80056ea:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	689a      	ldr	r2, [r3, #8]
 80056f0:	2380      	movs	r3, #128	; 0x80
 80056f2:	021b      	lsls	r3, r3, #8
 80056f4:	429a      	cmp	r2, r3
 80056f6:	d110      	bne.n	800571a <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	681a      	ldr	r2, [r3, #0]
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	2140      	movs	r1, #64	; 0x40
 8005704:	438a      	bics	r2, r1
 8005706:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	681a      	ldr	r2, [r3, #0]
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	2180      	movs	r1, #128	; 0x80
 8005714:	01c9      	lsls	r1, r1, #7
 8005716:	430a      	orrs	r2, r1
 8005718:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	2240      	movs	r2, #64	; 0x40
 8005722:	4013      	ands	r3, r2
 8005724:	2b40      	cmp	r3, #64	; 0x40
 8005726:	d007      	beq.n	8005738 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	681a      	ldr	r2, [r3, #0]
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	2140      	movs	r1, #64	; 0x40
 8005734:	430a      	orrs	r2, r1
 8005736:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	68da      	ldr	r2, [r3, #12]
 800573c:	23e0      	movs	r3, #224	; 0xe0
 800573e:	00db      	lsls	r3, r3, #3
 8005740:	429a      	cmp	r2, r3
 8005742:	d94e      	bls.n	80057e2 <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d004      	beq.n	8005756 <HAL_SPI_Transmit+0x11e>
 800574c:	2316      	movs	r3, #22
 800574e:	18fb      	adds	r3, r7, r3
 8005750:	881b      	ldrh	r3, [r3, #0]
 8005752:	2b01      	cmp	r3, #1
 8005754:	d13f      	bne.n	80057d6 <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800575a:	881a      	ldrh	r2, [r3, #0]
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005766:	1c9a      	adds	r2, r3, #2
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005770:	b29b      	uxth	r3, r3
 8005772:	3b01      	subs	r3, #1
 8005774:	b29a      	uxth	r2, r3
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800577a:	e02c      	b.n	80057d6 <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	689b      	ldr	r3, [r3, #8]
 8005782:	2202      	movs	r2, #2
 8005784:	4013      	ands	r3, r2
 8005786:	2b02      	cmp	r3, #2
 8005788:	d112      	bne.n	80057b0 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800578e:	881a      	ldrh	r2, [r3, #0]
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800579a:	1c9a      	adds	r2, r3, #2
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057a4:	b29b      	uxth	r3, r3
 80057a6:	3b01      	subs	r3, #1
 80057a8:	b29a      	uxth	r2, r3
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	87da      	strh	r2, [r3, #62]	; 0x3e
 80057ae:	e012      	b.n	80057d6 <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80057b0:	f7fe fbdc 	bl	8003f6c <HAL_GetTick>
 80057b4:	0002      	movs	r2, r0
 80057b6:	69bb      	ldr	r3, [r7, #24]
 80057b8:	1ad3      	subs	r3, r2, r3
 80057ba:	683a      	ldr	r2, [r7, #0]
 80057bc:	429a      	cmp	r2, r3
 80057be:	d802      	bhi.n	80057c6 <HAL_SPI_Transmit+0x18e>
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	3301      	adds	r3, #1
 80057c4:	d102      	bne.n	80057cc <HAL_SPI_Transmit+0x194>
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d104      	bne.n	80057d6 <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 80057cc:	231f      	movs	r3, #31
 80057ce:	18fb      	adds	r3, r7, r3
 80057d0:	2203      	movs	r2, #3
 80057d2:	701a      	strb	r2, [r3, #0]
          goto error;
 80057d4:	e079      	b.n	80058ca <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057da:	b29b      	uxth	r3, r3
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d1cd      	bne.n	800577c <HAL_SPI_Transmit+0x144>
 80057e0:	e04f      	b.n	8005882 <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	685b      	ldr	r3, [r3, #4]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d004      	beq.n	80057f4 <HAL_SPI_Transmit+0x1bc>
 80057ea:	2316      	movs	r3, #22
 80057ec:	18fb      	adds	r3, r7, r3
 80057ee:	881b      	ldrh	r3, [r3, #0]
 80057f0:	2b01      	cmp	r3, #1
 80057f2:	d141      	bne.n	8005878 <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	330c      	adds	r3, #12
 80057fe:	7812      	ldrb	r2, [r2, #0]
 8005800:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005806:	1c5a      	adds	r2, r3, #1
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005810:	b29b      	uxth	r3, r3
 8005812:	3b01      	subs	r3, #1
 8005814:	b29a      	uxth	r2, r3
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 800581a:	e02d      	b.n	8005878 <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	689b      	ldr	r3, [r3, #8]
 8005822:	2202      	movs	r2, #2
 8005824:	4013      	ands	r3, r2
 8005826:	2b02      	cmp	r3, #2
 8005828:	d113      	bne.n	8005852 <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	330c      	adds	r3, #12
 8005834:	7812      	ldrb	r2, [r2, #0]
 8005836:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800583c:	1c5a      	adds	r2, r3, #1
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005846:	b29b      	uxth	r3, r3
 8005848:	3b01      	subs	r3, #1
 800584a:	b29a      	uxth	r2, r3
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005850:	e012      	b.n	8005878 <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005852:	f7fe fb8b 	bl	8003f6c <HAL_GetTick>
 8005856:	0002      	movs	r2, r0
 8005858:	69bb      	ldr	r3, [r7, #24]
 800585a:	1ad3      	subs	r3, r2, r3
 800585c:	683a      	ldr	r2, [r7, #0]
 800585e:	429a      	cmp	r2, r3
 8005860:	d802      	bhi.n	8005868 <HAL_SPI_Transmit+0x230>
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	3301      	adds	r3, #1
 8005866:	d102      	bne.n	800586e <HAL_SPI_Transmit+0x236>
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d104      	bne.n	8005878 <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 800586e:	231f      	movs	r3, #31
 8005870:	18fb      	adds	r3, r7, r3
 8005872:	2203      	movs	r2, #3
 8005874:	701a      	strb	r2, [r3, #0]
          goto error;
 8005876:	e028      	b.n	80058ca <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800587c:	b29b      	uxth	r3, r3
 800587e:	2b00      	cmp	r3, #0
 8005880:	d1cc      	bne.n	800581c <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005882:	69ba      	ldr	r2, [r7, #24]
 8005884:	6839      	ldr	r1, [r7, #0]
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	0018      	movs	r0, r3
 800588a:	f000 f95d 	bl	8005b48 <SPI_EndRxTxTransaction>
 800588e:	1e03      	subs	r3, r0, #0
 8005890:	d002      	beq.n	8005898 <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	2220      	movs	r2, #32
 8005896:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	689b      	ldr	r3, [r3, #8]
 800589c:	2b00      	cmp	r3, #0
 800589e:	d10a      	bne.n	80058b6 <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80058a0:	2300      	movs	r3, #0
 80058a2:	613b      	str	r3, [r7, #16]
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	68db      	ldr	r3, [r3, #12]
 80058aa:	613b      	str	r3, [r7, #16]
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	689b      	ldr	r3, [r3, #8]
 80058b2:	613b      	str	r3, [r7, #16]
 80058b4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d004      	beq.n	80058c8 <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 80058be:	231f      	movs	r3, #31
 80058c0:	18fb      	adds	r3, r7, r3
 80058c2:	2201      	movs	r2, #1
 80058c4:	701a      	strb	r2, [r3, #0]
 80058c6:	e000      	b.n	80058ca <HAL_SPI_Transmit+0x292>
  }

error:
 80058c8:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	225d      	movs	r2, #93	; 0x5d
 80058ce:	2101      	movs	r1, #1
 80058d0:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	225c      	movs	r2, #92	; 0x5c
 80058d6:	2100      	movs	r1, #0
 80058d8:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80058da:	231f      	movs	r3, #31
 80058dc:	18fb      	adds	r3, r7, r3
 80058de:	781b      	ldrb	r3, [r3, #0]
}
 80058e0:	0018      	movs	r0, r3
 80058e2:	46bd      	mov	sp, r7
 80058e4:	b008      	add	sp, #32
 80058e6:	bd80      	pop	{r7, pc}

080058e8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b088      	sub	sp, #32
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	60f8      	str	r0, [r7, #12]
 80058f0:	60b9      	str	r1, [r7, #8]
 80058f2:	603b      	str	r3, [r7, #0]
 80058f4:	1dfb      	adds	r3, r7, #7
 80058f6:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80058f8:	f7fe fb38 	bl	8003f6c <HAL_GetTick>
 80058fc:	0002      	movs	r2, r0
 80058fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005900:	1a9b      	subs	r3, r3, r2
 8005902:	683a      	ldr	r2, [r7, #0]
 8005904:	18d3      	adds	r3, r2, r3
 8005906:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005908:	f7fe fb30 	bl	8003f6c <HAL_GetTick>
 800590c:	0003      	movs	r3, r0
 800590e:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005910:	4b3a      	ldr	r3, [pc, #232]	; (80059fc <SPI_WaitFlagStateUntilTimeout+0x114>)
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	015b      	lsls	r3, r3, #5
 8005916:	0d1b      	lsrs	r3, r3, #20
 8005918:	69fa      	ldr	r2, [r7, #28]
 800591a:	4353      	muls	r3, r2
 800591c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800591e:	e058      	b.n	80059d2 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	3301      	adds	r3, #1
 8005924:	d055      	beq.n	80059d2 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005926:	f7fe fb21 	bl	8003f6c <HAL_GetTick>
 800592a:	0002      	movs	r2, r0
 800592c:	69bb      	ldr	r3, [r7, #24]
 800592e:	1ad3      	subs	r3, r2, r3
 8005930:	69fa      	ldr	r2, [r7, #28]
 8005932:	429a      	cmp	r2, r3
 8005934:	d902      	bls.n	800593c <SPI_WaitFlagStateUntilTimeout+0x54>
 8005936:	69fb      	ldr	r3, [r7, #28]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d142      	bne.n	80059c2 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	685a      	ldr	r2, [r3, #4]
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	21e0      	movs	r1, #224	; 0xe0
 8005948:	438a      	bics	r2, r1
 800594a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	685a      	ldr	r2, [r3, #4]
 8005950:	2382      	movs	r3, #130	; 0x82
 8005952:	005b      	lsls	r3, r3, #1
 8005954:	429a      	cmp	r2, r3
 8005956:	d113      	bne.n	8005980 <SPI_WaitFlagStateUntilTimeout+0x98>
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	689a      	ldr	r2, [r3, #8]
 800595c:	2380      	movs	r3, #128	; 0x80
 800595e:	021b      	lsls	r3, r3, #8
 8005960:	429a      	cmp	r2, r3
 8005962:	d005      	beq.n	8005970 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	689a      	ldr	r2, [r3, #8]
 8005968:	2380      	movs	r3, #128	; 0x80
 800596a:	00db      	lsls	r3, r3, #3
 800596c:	429a      	cmp	r2, r3
 800596e:	d107      	bne.n	8005980 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	681a      	ldr	r2, [r3, #0]
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	2140      	movs	r1, #64	; 0x40
 800597c:	438a      	bics	r2, r1
 800597e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005984:	2380      	movs	r3, #128	; 0x80
 8005986:	019b      	lsls	r3, r3, #6
 8005988:	429a      	cmp	r2, r3
 800598a:	d110      	bne.n	80059ae <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	681a      	ldr	r2, [r3, #0]
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	491a      	ldr	r1, [pc, #104]	; (8005a00 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8005998:	400a      	ands	r2, r1
 800599a:	601a      	str	r2, [r3, #0]
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	681a      	ldr	r2, [r3, #0]
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	2180      	movs	r1, #128	; 0x80
 80059a8:	0189      	lsls	r1, r1, #6
 80059aa:	430a      	orrs	r2, r1
 80059ac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	225d      	movs	r2, #93	; 0x5d
 80059b2:	2101      	movs	r1, #1
 80059b4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	225c      	movs	r2, #92	; 0x5c
 80059ba:	2100      	movs	r1, #0
 80059bc:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80059be:	2303      	movs	r3, #3
 80059c0:	e017      	b.n	80059f2 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80059c2:	697b      	ldr	r3, [r7, #20]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d101      	bne.n	80059cc <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 80059c8:	2300      	movs	r3, #0
 80059ca:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80059cc:	697b      	ldr	r3, [r7, #20]
 80059ce:	3b01      	subs	r3, #1
 80059d0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	689b      	ldr	r3, [r3, #8]
 80059d8:	68ba      	ldr	r2, [r7, #8]
 80059da:	4013      	ands	r3, r2
 80059dc:	68ba      	ldr	r2, [r7, #8]
 80059de:	1ad3      	subs	r3, r2, r3
 80059e0:	425a      	negs	r2, r3
 80059e2:	4153      	adcs	r3, r2
 80059e4:	b2db      	uxtb	r3, r3
 80059e6:	001a      	movs	r2, r3
 80059e8:	1dfb      	adds	r3, r7, #7
 80059ea:	781b      	ldrb	r3, [r3, #0]
 80059ec:	429a      	cmp	r2, r3
 80059ee:	d197      	bne.n	8005920 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80059f0:	2300      	movs	r3, #0
}
 80059f2:	0018      	movs	r0, r3
 80059f4:	46bd      	mov	sp, r7
 80059f6:	b008      	add	sp, #32
 80059f8:	bd80      	pop	{r7, pc}
 80059fa:	46c0      	nop			; (mov r8, r8)
 80059fc:	20000000 	.word	0x20000000
 8005a00:	ffffdfff 	.word	0xffffdfff

08005a04 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b08a      	sub	sp, #40	; 0x28
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	60f8      	str	r0, [r7, #12]
 8005a0c:	60b9      	str	r1, [r7, #8]
 8005a0e:	607a      	str	r2, [r7, #4]
 8005a10:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005a12:	2317      	movs	r3, #23
 8005a14:	18fb      	adds	r3, r7, r3
 8005a16:	2200      	movs	r2, #0
 8005a18:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005a1a:	f7fe faa7 	bl	8003f6c <HAL_GetTick>
 8005a1e:	0002      	movs	r2, r0
 8005a20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a22:	1a9b      	subs	r3, r3, r2
 8005a24:	683a      	ldr	r2, [r7, #0]
 8005a26:	18d3      	adds	r3, r2, r3
 8005a28:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8005a2a:	f7fe fa9f 	bl	8003f6c <HAL_GetTick>
 8005a2e:	0003      	movs	r3, r0
 8005a30:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	330c      	adds	r3, #12
 8005a38:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005a3a:	4b41      	ldr	r3, [pc, #260]	; (8005b40 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8005a3c:	681a      	ldr	r2, [r3, #0]
 8005a3e:	0013      	movs	r3, r2
 8005a40:	009b      	lsls	r3, r3, #2
 8005a42:	189b      	adds	r3, r3, r2
 8005a44:	00da      	lsls	r2, r3, #3
 8005a46:	1ad3      	subs	r3, r2, r3
 8005a48:	0d1b      	lsrs	r3, r3, #20
 8005a4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a4c:	4353      	muls	r3, r2
 8005a4e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005a50:	e068      	b.n	8005b24 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005a52:	68ba      	ldr	r2, [r7, #8]
 8005a54:	23c0      	movs	r3, #192	; 0xc0
 8005a56:	00db      	lsls	r3, r3, #3
 8005a58:	429a      	cmp	r2, r3
 8005a5a:	d10a      	bne.n	8005a72 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d107      	bne.n	8005a72 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005a62:	69fb      	ldr	r3, [r7, #28]
 8005a64:	781b      	ldrb	r3, [r3, #0]
 8005a66:	b2da      	uxtb	r2, r3
 8005a68:	2117      	movs	r1, #23
 8005a6a:	187b      	adds	r3, r7, r1
 8005a6c:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005a6e:	187b      	adds	r3, r7, r1
 8005a70:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005a72:	683b      	ldr	r3, [r7, #0]
 8005a74:	3301      	adds	r3, #1
 8005a76:	d055      	beq.n	8005b24 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005a78:	f7fe fa78 	bl	8003f6c <HAL_GetTick>
 8005a7c:	0002      	movs	r2, r0
 8005a7e:	6a3b      	ldr	r3, [r7, #32]
 8005a80:	1ad3      	subs	r3, r2, r3
 8005a82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a84:	429a      	cmp	r2, r3
 8005a86:	d902      	bls.n	8005a8e <SPI_WaitFifoStateUntilTimeout+0x8a>
 8005a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d142      	bne.n	8005b14 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	685a      	ldr	r2, [r3, #4]
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	21e0      	movs	r1, #224	; 0xe0
 8005a9a:	438a      	bics	r2, r1
 8005a9c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	685a      	ldr	r2, [r3, #4]
 8005aa2:	2382      	movs	r3, #130	; 0x82
 8005aa4:	005b      	lsls	r3, r3, #1
 8005aa6:	429a      	cmp	r2, r3
 8005aa8:	d113      	bne.n	8005ad2 <SPI_WaitFifoStateUntilTimeout+0xce>
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	689a      	ldr	r2, [r3, #8]
 8005aae:	2380      	movs	r3, #128	; 0x80
 8005ab0:	021b      	lsls	r3, r3, #8
 8005ab2:	429a      	cmp	r2, r3
 8005ab4:	d005      	beq.n	8005ac2 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	689a      	ldr	r2, [r3, #8]
 8005aba:	2380      	movs	r3, #128	; 0x80
 8005abc:	00db      	lsls	r3, r3, #3
 8005abe:	429a      	cmp	r2, r3
 8005ac0:	d107      	bne.n	8005ad2 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	681a      	ldr	r2, [r3, #0]
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	2140      	movs	r1, #64	; 0x40
 8005ace:	438a      	bics	r2, r1
 8005ad0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005ad6:	2380      	movs	r3, #128	; 0x80
 8005ad8:	019b      	lsls	r3, r3, #6
 8005ada:	429a      	cmp	r2, r3
 8005adc:	d110      	bne.n	8005b00 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	681a      	ldr	r2, [r3, #0]
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4916      	ldr	r1, [pc, #88]	; (8005b44 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8005aea:	400a      	ands	r2, r1
 8005aec:	601a      	str	r2, [r3, #0]
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	681a      	ldr	r2, [r3, #0]
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	2180      	movs	r1, #128	; 0x80
 8005afa:	0189      	lsls	r1, r1, #6
 8005afc:	430a      	orrs	r2, r1
 8005afe:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	225d      	movs	r2, #93	; 0x5d
 8005b04:	2101      	movs	r1, #1
 8005b06:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	225c      	movs	r2, #92	; 0x5c
 8005b0c:	2100      	movs	r1, #0
 8005b0e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005b10:	2303      	movs	r3, #3
 8005b12:	e010      	b.n	8005b36 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005b14:	69bb      	ldr	r3, [r7, #24]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d101      	bne.n	8005b1e <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8005b1e:	69bb      	ldr	r3, [r7, #24]
 8005b20:	3b01      	subs	r3, #1
 8005b22:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	689b      	ldr	r3, [r3, #8]
 8005b2a:	68ba      	ldr	r2, [r7, #8]
 8005b2c:	4013      	ands	r3, r2
 8005b2e:	687a      	ldr	r2, [r7, #4]
 8005b30:	429a      	cmp	r2, r3
 8005b32:	d18e      	bne.n	8005a52 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8005b34:	2300      	movs	r3, #0
}
 8005b36:	0018      	movs	r0, r3
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	b00a      	add	sp, #40	; 0x28
 8005b3c:	bd80      	pop	{r7, pc}
 8005b3e:	46c0      	nop			; (mov r8, r8)
 8005b40:	20000000 	.word	0x20000000
 8005b44:	ffffdfff 	.word	0xffffdfff

08005b48 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b086      	sub	sp, #24
 8005b4c:	af02      	add	r7, sp, #8
 8005b4e:	60f8      	str	r0, [r7, #12]
 8005b50:	60b9      	str	r1, [r7, #8]
 8005b52:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005b54:	68ba      	ldr	r2, [r7, #8]
 8005b56:	23c0      	movs	r3, #192	; 0xc0
 8005b58:	0159      	lsls	r1, r3, #5
 8005b5a:	68f8      	ldr	r0, [r7, #12]
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	9300      	str	r3, [sp, #0]
 8005b60:	0013      	movs	r3, r2
 8005b62:	2200      	movs	r2, #0
 8005b64:	f7ff ff4e 	bl	8005a04 <SPI_WaitFifoStateUntilTimeout>
 8005b68:	1e03      	subs	r3, r0, #0
 8005b6a:	d007      	beq.n	8005b7c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b70:	2220      	movs	r2, #32
 8005b72:	431a      	orrs	r2, r3
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005b78:	2303      	movs	r3, #3
 8005b7a:	e027      	b.n	8005bcc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005b7c:	68ba      	ldr	r2, [r7, #8]
 8005b7e:	68f8      	ldr	r0, [r7, #12]
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	9300      	str	r3, [sp, #0]
 8005b84:	0013      	movs	r3, r2
 8005b86:	2200      	movs	r2, #0
 8005b88:	2180      	movs	r1, #128	; 0x80
 8005b8a:	f7ff fead 	bl	80058e8 <SPI_WaitFlagStateUntilTimeout>
 8005b8e:	1e03      	subs	r3, r0, #0
 8005b90:	d007      	beq.n	8005ba2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b96:	2220      	movs	r2, #32
 8005b98:	431a      	orrs	r2, r3
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005b9e:	2303      	movs	r3, #3
 8005ba0:	e014      	b.n	8005bcc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005ba2:	68ba      	ldr	r2, [r7, #8]
 8005ba4:	23c0      	movs	r3, #192	; 0xc0
 8005ba6:	00d9      	lsls	r1, r3, #3
 8005ba8:	68f8      	ldr	r0, [r7, #12]
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	9300      	str	r3, [sp, #0]
 8005bae:	0013      	movs	r3, r2
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	f7ff ff27 	bl	8005a04 <SPI_WaitFifoStateUntilTimeout>
 8005bb6:	1e03      	subs	r3, r0, #0
 8005bb8:	d007      	beq.n	8005bca <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005bbe:	2220      	movs	r2, #32
 8005bc0:	431a      	orrs	r2, r3
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005bc6:	2303      	movs	r3, #3
 8005bc8:	e000      	b.n	8005bcc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005bca:	2300      	movs	r3, #0
}
 8005bcc:	0018      	movs	r0, r3
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	b004      	add	sp, #16
 8005bd2:	bd80      	pop	{r7, pc}

08005bd4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b082      	sub	sp, #8
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d101      	bne.n	8005be6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005be2:	2301      	movs	r3, #1
 8005be4:	e046      	b.n	8005c74 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2288      	movs	r2, #136	; 0x88
 8005bea:	589b      	ldr	r3, [r3, r2]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d107      	bne.n	8005c00 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2284      	movs	r2, #132	; 0x84
 8005bf4:	2100      	movs	r1, #0
 8005bf6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	0018      	movs	r0, r3
 8005bfc:	f7fe f892 	bl	8003d24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2288      	movs	r2, #136	; 0x88
 8005c04:	2124      	movs	r1, #36	; 0x24
 8005c06:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	681a      	ldr	r2, [r3, #0]
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	2101      	movs	r1, #1
 8005c14:	438a      	bics	r2, r1
 8005c16:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	0018      	movs	r0, r3
 8005c1c:	f000 f830 	bl	8005c80 <UART_SetConfig>
 8005c20:	0003      	movs	r3, r0
 8005c22:	2b01      	cmp	r3, #1
 8005c24:	d101      	bne.n	8005c2a <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8005c26:	2301      	movs	r3, #1
 8005c28:	e024      	b.n	8005c74 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d003      	beq.n	8005c3a <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	0018      	movs	r0, r3
 8005c36:	f000 f98d 	bl	8005f54 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	685a      	ldr	r2, [r3, #4]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	490d      	ldr	r1, [pc, #52]	; (8005c7c <HAL_UART_Init+0xa8>)
 8005c46:	400a      	ands	r2, r1
 8005c48:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	689a      	ldr	r2, [r3, #8]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	212a      	movs	r1, #42	; 0x2a
 8005c56:	438a      	bics	r2, r1
 8005c58:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	681a      	ldr	r2, [r3, #0]
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	2101      	movs	r1, #1
 8005c66:	430a      	orrs	r2, r1
 8005c68:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	0018      	movs	r0, r3
 8005c6e:	f000 fa25 	bl	80060bc <UART_CheckIdleState>
 8005c72:	0003      	movs	r3, r0
}
 8005c74:	0018      	movs	r0, r3
 8005c76:	46bd      	mov	sp, r7
 8005c78:	b002      	add	sp, #8
 8005c7a:	bd80      	pop	{r7, pc}
 8005c7c:	ffffb7ff 	.word	0xffffb7ff

08005c80 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b088      	sub	sp, #32
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005c88:	231a      	movs	r3, #26
 8005c8a:	18fb      	adds	r3, r7, r3
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	689a      	ldr	r2, [r3, #8]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	691b      	ldr	r3, [r3, #16]
 8005c98:	431a      	orrs	r2, r3
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	695b      	ldr	r3, [r3, #20]
 8005c9e:	431a      	orrs	r2, r3
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	69db      	ldr	r3, [r3, #28]
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	4aa1      	ldr	r2, [pc, #644]	; (8005f34 <UART_SetConfig+0x2b4>)
 8005cb0:	4013      	ands	r3, r2
 8005cb2:	0019      	movs	r1, r3
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	69fa      	ldr	r2, [r7, #28]
 8005cba:	430a      	orrs	r2, r1
 8005cbc:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	4a9c      	ldr	r2, [pc, #624]	; (8005f38 <UART_SetConfig+0x2b8>)
 8005cc6:	4013      	ands	r3, r2
 8005cc8:	0019      	movs	r1, r3
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	68da      	ldr	r2, [r3, #12]
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	430a      	orrs	r2, r1
 8005cd4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	699b      	ldr	r3, [r3, #24]
 8005cda:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	6a1b      	ldr	r3, [r3, #32]
 8005ce0:	69fa      	ldr	r2, [r7, #28]
 8005ce2:	4313      	orrs	r3, r2
 8005ce4:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	689b      	ldr	r3, [r3, #8]
 8005cec:	4a93      	ldr	r2, [pc, #588]	; (8005f3c <UART_SetConfig+0x2bc>)
 8005cee:	4013      	ands	r3, r2
 8005cf0:	0019      	movs	r1, r3
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	69fa      	ldr	r2, [r7, #28]
 8005cf8:	430a      	orrs	r2, r1
 8005cfa:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d02:	220f      	movs	r2, #15
 8005d04:	4393      	bics	r3, r2
 8005d06:	0019      	movs	r1, r3
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	430a      	orrs	r2, r1
 8005d12:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	4a89      	ldr	r2, [pc, #548]	; (8005f40 <UART_SetConfig+0x2c0>)
 8005d1a:	4293      	cmp	r3, r2
 8005d1c:	d127      	bne.n	8005d6e <UART_SetConfig+0xee>
 8005d1e:	4b89      	ldr	r3, [pc, #548]	; (8005f44 <UART_SetConfig+0x2c4>)
 8005d20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d22:	2203      	movs	r2, #3
 8005d24:	4013      	ands	r3, r2
 8005d26:	2b03      	cmp	r3, #3
 8005d28:	d017      	beq.n	8005d5a <UART_SetConfig+0xda>
 8005d2a:	d81b      	bhi.n	8005d64 <UART_SetConfig+0xe4>
 8005d2c:	2b02      	cmp	r3, #2
 8005d2e:	d00a      	beq.n	8005d46 <UART_SetConfig+0xc6>
 8005d30:	d818      	bhi.n	8005d64 <UART_SetConfig+0xe4>
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d002      	beq.n	8005d3c <UART_SetConfig+0xbc>
 8005d36:	2b01      	cmp	r3, #1
 8005d38:	d00a      	beq.n	8005d50 <UART_SetConfig+0xd0>
 8005d3a:	e013      	b.n	8005d64 <UART_SetConfig+0xe4>
 8005d3c:	231b      	movs	r3, #27
 8005d3e:	18fb      	adds	r3, r7, r3
 8005d40:	2200      	movs	r2, #0
 8005d42:	701a      	strb	r2, [r3, #0]
 8005d44:	e021      	b.n	8005d8a <UART_SetConfig+0x10a>
 8005d46:	231b      	movs	r3, #27
 8005d48:	18fb      	adds	r3, r7, r3
 8005d4a:	2202      	movs	r2, #2
 8005d4c:	701a      	strb	r2, [r3, #0]
 8005d4e:	e01c      	b.n	8005d8a <UART_SetConfig+0x10a>
 8005d50:	231b      	movs	r3, #27
 8005d52:	18fb      	adds	r3, r7, r3
 8005d54:	2204      	movs	r2, #4
 8005d56:	701a      	strb	r2, [r3, #0]
 8005d58:	e017      	b.n	8005d8a <UART_SetConfig+0x10a>
 8005d5a:	231b      	movs	r3, #27
 8005d5c:	18fb      	adds	r3, r7, r3
 8005d5e:	2208      	movs	r2, #8
 8005d60:	701a      	strb	r2, [r3, #0]
 8005d62:	e012      	b.n	8005d8a <UART_SetConfig+0x10a>
 8005d64:	231b      	movs	r3, #27
 8005d66:	18fb      	adds	r3, r7, r3
 8005d68:	2210      	movs	r2, #16
 8005d6a:	701a      	strb	r2, [r3, #0]
 8005d6c:	e00d      	b.n	8005d8a <UART_SetConfig+0x10a>
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	4a75      	ldr	r2, [pc, #468]	; (8005f48 <UART_SetConfig+0x2c8>)
 8005d74:	4293      	cmp	r3, r2
 8005d76:	d104      	bne.n	8005d82 <UART_SetConfig+0x102>
 8005d78:	231b      	movs	r3, #27
 8005d7a:	18fb      	adds	r3, r7, r3
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	701a      	strb	r2, [r3, #0]
 8005d80:	e003      	b.n	8005d8a <UART_SetConfig+0x10a>
 8005d82:	231b      	movs	r3, #27
 8005d84:	18fb      	adds	r3, r7, r3
 8005d86:	2210      	movs	r2, #16
 8005d88:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	69da      	ldr	r2, [r3, #28]
 8005d8e:	2380      	movs	r3, #128	; 0x80
 8005d90:	021b      	lsls	r3, r3, #8
 8005d92:	429a      	cmp	r2, r3
 8005d94:	d000      	beq.n	8005d98 <UART_SetConfig+0x118>
 8005d96:	e065      	b.n	8005e64 <UART_SetConfig+0x1e4>
  {
    switch (clocksource)
 8005d98:	231b      	movs	r3, #27
 8005d9a:	18fb      	adds	r3, r7, r3
 8005d9c:	781b      	ldrb	r3, [r3, #0]
 8005d9e:	2b08      	cmp	r3, #8
 8005da0:	d015      	beq.n	8005dce <UART_SetConfig+0x14e>
 8005da2:	dc18      	bgt.n	8005dd6 <UART_SetConfig+0x156>
 8005da4:	2b04      	cmp	r3, #4
 8005da6:	d00d      	beq.n	8005dc4 <UART_SetConfig+0x144>
 8005da8:	dc15      	bgt.n	8005dd6 <UART_SetConfig+0x156>
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d002      	beq.n	8005db4 <UART_SetConfig+0x134>
 8005dae:	2b02      	cmp	r3, #2
 8005db0:	d005      	beq.n	8005dbe <UART_SetConfig+0x13e>
 8005db2:	e010      	b.n	8005dd6 <UART_SetConfig+0x156>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005db4:	f7ff fa4c 	bl	8005250 <HAL_RCC_GetPCLK1Freq>
 8005db8:	0003      	movs	r3, r0
 8005dba:	617b      	str	r3, [r7, #20]
        break;
 8005dbc:	e012      	b.n	8005de4 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005dbe:	4b63      	ldr	r3, [pc, #396]	; (8005f4c <UART_SetConfig+0x2cc>)
 8005dc0:	617b      	str	r3, [r7, #20]
        break;
 8005dc2:	e00f      	b.n	8005de4 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005dc4:	f7ff f9b8 	bl	8005138 <HAL_RCC_GetSysClockFreq>
 8005dc8:	0003      	movs	r3, r0
 8005dca:	617b      	str	r3, [r7, #20]
        break;
 8005dcc:	e00a      	b.n	8005de4 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005dce:	2380      	movs	r3, #128	; 0x80
 8005dd0:	021b      	lsls	r3, r3, #8
 8005dd2:	617b      	str	r3, [r7, #20]
        break;
 8005dd4:	e006      	b.n	8005de4 <UART_SetConfig+0x164>
      default:
        pclk = 0U;
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005dda:	231a      	movs	r3, #26
 8005ddc:	18fb      	adds	r3, r7, r3
 8005dde:	2201      	movs	r2, #1
 8005de0:	701a      	strb	r2, [r3, #0]
        break;
 8005de2:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005de4:	697b      	ldr	r3, [r7, #20]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d100      	bne.n	8005dec <UART_SetConfig+0x16c>
 8005dea:	e08d      	b.n	8005f08 <UART_SetConfig+0x288>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005df0:	4b57      	ldr	r3, [pc, #348]	; (8005f50 <UART_SetConfig+0x2d0>)
 8005df2:	0052      	lsls	r2, r2, #1
 8005df4:	5ad3      	ldrh	r3, [r2, r3]
 8005df6:	0019      	movs	r1, r3
 8005df8:	6978      	ldr	r0, [r7, #20]
 8005dfa:	f7fa f981 	bl	8000100 <__udivsi3>
 8005dfe:	0003      	movs	r3, r0
 8005e00:	005a      	lsls	r2, r3, #1
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	685b      	ldr	r3, [r3, #4]
 8005e06:	085b      	lsrs	r3, r3, #1
 8005e08:	18d2      	adds	r2, r2, r3
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	0019      	movs	r1, r3
 8005e10:	0010      	movs	r0, r2
 8005e12:	f7fa f975 	bl	8000100 <__udivsi3>
 8005e16:	0003      	movs	r3, r0
 8005e18:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e1a:	693b      	ldr	r3, [r7, #16]
 8005e1c:	2b0f      	cmp	r3, #15
 8005e1e:	d91c      	bls.n	8005e5a <UART_SetConfig+0x1da>
 8005e20:	693a      	ldr	r2, [r7, #16]
 8005e22:	2380      	movs	r3, #128	; 0x80
 8005e24:	025b      	lsls	r3, r3, #9
 8005e26:	429a      	cmp	r2, r3
 8005e28:	d217      	bcs.n	8005e5a <UART_SetConfig+0x1da>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005e2a:	693b      	ldr	r3, [r7, #16]
 8005e2c:	b29a      	uxth	r2, r3
 8005e2e:	200e      	movs	r0, #14
 8005e30:	183b      	adds	r3, r7, r0
 8005e32:	210f      	movs	r1, #15
 8005e34:	438a      	bics	r2, r1
 8005e36:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005e38:	693b      	ldr	r3, [r7, #16]
 8005e3a:	085b      	lsrs	r3, r3, #1
 8005e3c:	b29b      	uxth	r3, r3
 8005e3e:	2207      	movs	r2, #7
 8005e40:	4013      	ands	r3, r2
 8005e42:	b299      	uxth	r1, r3
 8005e44:	183b      	adds	r3, r7, r0
 8005e46:	183a      	adds	r2, r7, r0
 8005e48:	8812      	ldrh	r2, [r2, #0]
 8005e4a:	430a      	orrs	r2, r1
 8005e4c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	183a      	adds	r2, r7, r0
 8005e54:	8812      	ldrh	r2, [r2, #0]
 8005e56:	60da      	str	r2, [r3, #12]
 8005e58:	e056      	b.n	8005f08 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 8005e5a:	231a      	movs	r3, #26
 8005e5c:	18fb      	adds	r3, r7, r3
 8005e5e:	2201      	movs	r2, #1
 8005e60:	701a      	strb	r2, [r3, #0]
 8005e62:	e051      	b.n	8005f08 <UART_SetConfig+0x288>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005e64:	231b      	movs	r3, #27
 8005e66:	18fb      	adds	r3, r7, r3
 8005e68:	781b      	ldrb	r3, [r3, #0]
 8005e6a:	2b08      	cmp	r3, #8
 8005e6c:	d015      	beq.n	8005e9a <UART_SetConfig+0x21a>
 8005e6e:	dc18      	bgt.n	8005ea2 <UART_SetConfig+0x222>
 8005e70:	2b04      	cmp	r3, #4
 8005e72:	d00d      	beq.n	8005e90 <UART_SetConfig+0x210>
 8005e74:	dc15      	bgt.n	8005ea2 <UART_SetConfig+0x222>
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d002      	beq.n	8005e80 <UART_SetConfig+0x200>
 8005e7a:	2b02      	cmp	r3, #2
 8005e7c:	d005      	beq.n	8005e8a <UART_SetConfig+0x20a>
 8005e7e:	e010      	b.n	8005ea2 <UART_SetConfig+0x222>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005e80:	f7ff f9e6 	bl	8005250 <HAL_RCC_GetPCLK1Freq>
 8005e84:	0003      	movs	r3, r0
 8005e86:	617b      	str	r3, [r7, #20]
        break;
 8005e88:	e012      	b.n	8005eb0 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005e8a:	4b30      	ldr	r3, [pc, #192]	; (8005f4c <UART_SetConfig+0x2cc>)
 8005e8c:	617b      	str	r3, [r7, #20]
        break;
 8005e8e:	e00f      	b.n	8005eb0 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e90:	f7ff f952 	bl	8005138 <HAL_RCC_GetSysClockFreq>
 8005e94:	0003      	movs	r3, r0
 8005e96:	617b      	str	r3, [r7, #20]
        break;
 8005e98:	e00a      	b.n	8005eb0 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e9a:	2380      	movs	r3, #128	; 0x80
 8005e9c:	021b      	lsls	r3, r3, #8
 8005e9e:	617b      	str	r3, [r7, #20]
        break;
 8005ea0:	e006      	b.n	8005eb0 <UART_SetConfig+0x230>
      default:
        pclk = 0U;
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005ea6:	231a      	movs	r3, #26
 8005ea8:	18fb      	adds	r3, r7, r3
 8005eaa:	2201      	movs	r2, #1
 8005eac:	701a      	strb	r2, [r3, #0]
        break;
 8005eae:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d028      	beq.n	8005f08 <UART_SetConfig+0x288>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005eba:	4b25      	ldr	r3, [pc, #148]	; (8005f50 <UART_SetConfig+0x2d0>)
 8005ebc:	0052      	lsls	r2, r2, #1
 8005ebe:	5ad3      	ldrh	r3, [r2, r3]
 8005ec0:	0019      	movs	r1, r3
 8005ec2:	6978      	ldr	r0, [r7, #20]
 8005ec4:	f7fa f91c 	bl	8000100 <__udivsi3>
 8005ec8:	0003      	movs	r3, r0
 8005eca:	001a      	movs	r2, r3
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	685b      	ldr	r3, [r3, #4]
 8005ed0:	085b      	lsrs	r3, r3, #1
 8005ed2:	18d2      	adds	r2, r2, r3
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	685b      	ldr	r3, [r3, #4]
 8005ed8:	0019      	movs	r1, r3
 8005eda:	0010      	movs	r0, r2
 8005edc:	f7fa f910 	bl	8000100 <__udivsi3>
 8005ee0:	0003      	movs	r3, r0
 8005ee2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005ee4:	693b      	ldr	r3, [r7, #16]
 8005ee6:	2b0f      	cmp	r3, #15
 8005ee8:	d90a      	bls.n	8005f00 <UART_SetConfig+0x280>
 8005eea:	693a      	ldr	r2, [r7, #16]
 8005eec:	2380      	movs	r3, #128	; 0x80
 8005eee:	025b      	lsls	r3, r3, #9
 8005ef0:	429a      	cmp	r2, r3
 8005ef2:	d205      	bcs.n	8005f00 <UART_SetConfig+0x280>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005ef4:	693b      	ldr	r3, [r7, #16]
 8005ef6:	b29a      	uxth	r2, r3
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	60da      	str	r2, [r3, #12]
 8005efe:	e003      	b.n	8005f08 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 8005f00:	231a      	movs	r3, #26
 8005f02:	18fb      	adds	r3, r7, r3
 8005f04:	2201      	movs	r2, #1
 8005f06:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	226a      	movs	r2, #106	; 0x6a
 8005f0c:	2101      	movs	r1, #1
 8005f0e:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2268      	movs	r2, #104	; 0x68
 8005f14:	2101      	movs	r1, #1
 8005f16:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2200      	movs	r2, #0
 8005f22:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8005f24:	231a      	movs	r3, #26
 8005f26:	18fb      	adds	r3, r7, r3
 8005f28:	781b      	ldrb	r3, [r3, #0]
}
 8005f2a:	0018      	movs	r0, r3
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	b008      	add	sp, #32
 8005f30:	bd80      	pop	{r7, pc}
 8005f32:	46c0      	nop			; (mov r8, r8)
 8005f34:	cfff69f3 	.word	0xcfff69f3
 8005f38:	ffffcfff 	.word	0xffffcfff
 8005f3c:	11fff4ff 	.word	0x11fff4ff
 8005f40:	40013800 	.word	0x40013800
 8005f44:	40021000 	.word	0x40021000
 8005f48:	40004400 	.word	0x40004400
 8005f4c:	00f42400 	.word	0x00f42400
 8005f50:	08006698 	.word	0x08006698

08005f54 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b082      	sub	sp, #8
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f60:	2201      	movs	r2, #1
 8005f62:	4013      	ands	r3, r2
 8005f64:	d00b      	beq.n	8005f7e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	685b      	ldr	r3, [r3, #4]
 8005f6c:	4a4a      	ldr	r2, [pc, #296]	; (8006098 <UART_AdvFeatureConfig+0x144>)
 8005f6e:	4013      	ands	r3, r2
 8005f70:	0019      	movs	r1, r3
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	430a      	orrs	r2, r1
 8005f7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f82:	2202      	movs	r2, #2
 8005f84:	4013      	ands	r3, r2
 8005f86:	d00b      	beq.n	8005fa0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	685b      	ldr	r3, [r3, #4]
 8005f8e:	4a43      	ldr	r2, [pc, #268]	; (800609c <UART_AdvFeatureConfig+0x148>)
 8005f90:	4013      	ands	r3, r2
 8005f92:	0019      	movs	r1, r3
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	430a      	orrs	r2, r1
 8005f9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fa4:	2204      	movs	r2, #4
 8005fa6:	4013      	ands	r3, r2
 8005fa8:	d00b      	beq.n	8005fc2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	685b      	ldr	r3, [r3, #4]
 8005fb0:	4a3b      	ldr	r2, [pc, #236]	; (80060a0 <UART_AdvFeatureConfig+0x14c>)
 8005fb2:	4013      	ands	r3, r2
 8005fb4:	0019      	movs	r1, r3
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	430a      	orrs	r2, r1
 8005fc0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fc6:	2208      	movs	r2, #8
 8005fc8:	4013      	ands	r3, r2
 8005fca:	d00b      	beq.n	8005fe4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	685b      	ldr	r3, [r3, #4]
 8005fd2:	4a34      	ldr	r2, [pc, #208]	; (80060a4 <UART_AdvFeatureConfig+0x150>)
 8005fd4:	4013      	ands	r3, r2
 8005fd6:	0019      	movs	r1, r3
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	430a      	orrs	r2, r1
 8005fe2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fe8:	2210      	movs	r2, #16
 8005fea:	4013      	ands	r3, r2
 8005fec:	d00b      	beq.n	8006006 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	689b      	ldr	r3, [r3, #8]
 8005ff4:	4a2c      	ldr	r2, [pc, #176]	; (80060a8 <UART_AdvFeatureConfig+0x154>)
 8005ff6:	4013      	ands	r3, r2
 8005ff8:	0019      	movs	r1, r3
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	430a      	orrs	r2, r1
 8006004:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800600a:	2220      	movs	r2, #32
 800600c:	4013      	ands	r3, r2
 800600e:	d00b      	beq.n	8006028 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	689b      	ldr	r3, [r3, #8]
 8006016:	4a25      	ldr	r2, [pc, #148]	; (80060ac <UART_AdvFeatureConfig+0x158>)
 8006018:	4013      	ands	r3, r2
 800601a:	0019      	movs	r1, r3
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	430a      	orrs	r2, r1
 8006026:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800602c:	2240      	movs	r2, #64	; 0x40
 800602e:	4013      	ands	r3, r2
 8006030:	d01d      	beq.n	800606e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	685b      	ldr	r3, [r3, #4]
 8006038:	4a1d      	ldr	r2, [pc, #116]	; (80060b0 <UART_AdvFeatureConfig+0x15c>)
 800603a:	4013      	ands	r3, r2
 800603c:	0019      	movs	r1, r3
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	430a      	orrs	r2, r1
 8006048:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800604e:	2380      	movs	r3, #128	; 0x80
 8006050:	035b      	lsls	r3, r3, #13
 8006052:	429a      	cmp	r2, r3
 8006054:	d10b      	bne.n	800606e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	685b      	ldr	r3, [r3, #4]
 800605c:	4a15      	ldr	r2, [pc, #84]	; (80060b4 <UART_AdvFeatureConfig+0x160>)
 800605e:	4013      	ands	r3, r2
 8006060:	0019      	movs	r1, r3
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	430a      	orrs	r2, r1
 800606c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006072:	2280      	movs	r2, #128	; 0x80
 8006074:	4013      	ands	r3, r2
 8006076:	d00b      	beq.n	8006090 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	685b      	ldr	r3, [r3, #4]
 800607e:	4a0e      	ldr	r2, [pc, #56]	; (80060b8 <UART_AdvFeatureConfig+0x164>)
 8006080:	4013      	ands	r3, r2
 8006082:	0019      	movs	r1, r3
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	430a      	orrs	r2, r1
 800608e:	605a      	str	r2, [r3, #4]
  }
}
 8006090:	46c0      	nop			; (mov r8, r8)
 8006092:	46bd      	mov	sp, r7
 8006094:	b002      	add	sp, #8
 8006096:	bd80      	pop	{r7, pc}
 8006098:	fffdffff 	.word	0xfffdffff
 800609c:	fffeffff 	.word	0xfffeffff
 80060a0:	fffbffff 	.word	0xfffbffff
 80060a4:	ffff7fff 	.word	0xffff7fff
 80060a8:	ffffefff 	.word	0xffffefff
 80060ac:	ffffdfff 	.word	0xffffdfff
 80060b0:	ffefffff 	.word	0xffefffff
 80060b4:	ff9fffff 	.word	0xff9fffff
 80060b8:	fff7ffff 	.word	0xfff7ffff

080060bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b086      	sub	sp, #24
 80060c0:	af02      	add	r7, sp, #8
 80060c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2290      	movs	r2, #144	; 0x90
 80060c8:	2100      	movs	r1, #0
 80060ca:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80060cc:	f7fd ff4e 	bl	8003f6c <HAL_GetTick>
 80060d0:	0003      	movs	r3, r0
 80060d2:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	2208      	movs	r2, #8
 80060dc:	4013      	ands	r3, r2
 80060de:	2b08      	cmp	r3, #8
 80060e0:	d10c      	bne.n	80060fc <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	2280      	movs	r2, #128	; 0x80
 80060e6:	0391      	lsls	r1, r2, #14
 80060e8:	6878      	ldr	r0, [r7, #4]
 80060ea:	4a1a      	ldr	r2, [pc, #104]	; (8006154 <UART_CheckIdleState+0x98>)
 80060ec:	9200      	str	r2, [sp, #0]
 80060ee:	2200      	movs	r2, #0
 80060f0:	f000 f832 	bl	8006158 <UART_WaitOnFlagUntilTimeout>
 80060f4:	1e03      	subs	r3, r0, #0
 80060f6:	d001      	beq.n	80060fc <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80060f8:	2303      	movs	r3, #3
 80060fa:	e026      	b.n	800614a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	2204      	movs	r2, #4
 8006104:	4013      	ands	r3, r2
 8006106:	2b04      	cmp	r3, #4
 8006108:	d10c      	bne.n	8006124 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	2280      	movs	r2, #128	; 0x80
 800610e:	03d1      	lsls	r1, r2, #15
 8006110:	6878      	ldr	r0, [r7, #4]
 8006112:	4a10      	ldr	r2, [pc, #64]	; (8006154 <UART_CheckIdleState+0x98>)
 8006114:	9200      	str	r2, [sp, #0]
 8006116:	2200      	movs	r2, #0
 8006118:	f000 f81e 	bl	8006158 <UART_WaitOnFlagUntilTimeout>
 800611c:	1e03      	subs	r3, r0, #0
 800611e:	d001      	beq.n	8006124 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006120:	2303      	movs	r3, #3
 8006122:	e012      	b.n	800614a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2288      	movs	r2, #136	; 0x88
 8006128:	2120      	movs	r1, #32
 800612a:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	228c      	movs	r2, #140	; 0x8c
 8006130:	2120      	movs	r1, #32
 8006132:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2200      	movs	r2, #0
 8006138:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2200      	movs	r2, #0
 800613e:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2284      	movs	r2, #132	; 0x84
 8006144:	2100      	movs	r1, #0
 8006146:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006148:	2300      	movs	r3, #0
}
 800614a:	0018      	movs	r0, r3
 800614c:	46bd      	mov	sp, r7
 800614e:	b004      	add	sp, #16
 8006150:	bd80      	pop	{r7, pc}
 8006152:	46c0      	nop			; (mov r8, r8)
 8006154:	01ffffff 	.word	0x01ffffff

08006158 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006158:	b580      	push	{r7, lr}
 800615a:	b094      	sub	sp, #80	; 0x50
 800615c:	af00      	add	r7, sp, #0
 800615e:	60f8      	str	r0, [r7, #12]
 8006160:	60b9      	str	r1, [r7, #8]
 8006162:	603b      	str	r3, [r7, #0]
 8006164:	1dfb      	adds	r3, r7, #7
 8006166:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006168:	e0a7      	b.n	80062ba <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800616a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800616c:	3301      	adds	r3, #1
 800616e:	d100      	bne.n	8006172 <UART_WaitOnFlagUntilTimeout+0x1a>
 8006170:	e0a3      	b.n	80062ba <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006172:	f7fd fefb 	bl	8003f6c <HAL_GetTick>
 8006176:	0002      	movs	r2, r0
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	1ad3      	subs	r3, r2, r3
 800617c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800617e:	429a      	cmp	r2, r3
 8006180:	d302      	bcc.n	8006188 <UART_WaitOnFlagUntilTimeout+0x30>
 8006182:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006184:	2b00      	cmp	r3, #0
 8006186:	d13f      	bne.n	8006208 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006188:	f3ef 8310 	mrs	r3, PRIMASK
 800618c:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800618e:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006190:	647b      	str	r3, [r7, #68]	; 0x44
 8006192:	2301      	movs	r3, #1
 8006194:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006196:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006198:	f383 8810 	msr	PRIMASK, r3
}
 800619c:	46c0      	nop			; (mov r8, r8)
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	681a      	ldr	r2, [r3, #0]
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	494e      	ldr	r1, [pc, #312]	; (80062e4 <UART_WaitOnFlagUntilTimeout+0x18c>)
 80061aa:	400a      	ands	r2, r1
 80061ac:	601a      	str	r2, [r3, #0]
 80061ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80061b0:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061b4:	f383 8810 	msr	PRIMASK, r3
}
 80061b8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80061ba:	f3ef 8310 	mrs	r3, PRIMASK
 80061be:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80061c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061c2:	643b      	str	r3, [r7, #64]	; 0x40
 80061c4:	2301      	movs	r3, #1
 80061c6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061ca:	f383 8810 	msr	PRIMASK, r3
}
 80061ce:	46c0      	nop			; (mov r8, r8)
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	689a      	ldr	r2, [r3, #8]
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	2101      	movs	r1, #1
 80061dc:	438a      	bics	r2, r1
 80061de:	609a      	str	r2, [r3, #8]
 80061e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80061e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80061e6:	f383 8810 	msr	PRIMASK, r3
}
 80061ea:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	2288      	movs	r2, #136	; 0x88
 80061f0:	2120      	movs	r1, #32
 80061f2:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	228c      	movs	r2, #140	; 0x8c
 80061f8:	2120      	movs	r1, #32
 80061fa:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	2284      	movs	r2, #132	; 0x84
 8006200:	2100      	movs	r1, #0
 8006202:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006204:	2303      	movs	r3, #3
 8006206:	e069      	b.n	80062dc <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	2204      	movs	r2, #4
 8006210:	4013      	ands	r3, r2
 8006212:	d052      	beq.n	80062ba <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	69da      	ldr	r2, [r3, #28]
 800621a:	2380      	movs	r3, #128	; 0x80
 800621c:	011b      	lsls	r3, r3, #4
 800621e:	401a      	ands	r2, r3
 8006220:	2380      	movs	r3, #128	; 0x80
 8006222:	011b      	lsls	r3, r3, #4
 8006224:	429a      	cmp	r2, r3
 8006226:	d148      	bne.n	80062ba <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	2280      	movs	r2, #128	; 0x80
 800622e:	0112      	lsls	r2, r2, #4
 8006230:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006232:	f3ef 8310 	mrs	r3, PRIMASK
 8006236:	613b      	str	r3, [r7, #16]
  return(result);
 8006238:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800623a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800623c:	2301      	movs	r3, #1
 800623e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006240:	697b      	ldr	r3, [r7, #20]
 8006242:	f383 8810 	msr	PRIMASK, r3
}
 8006246:	46c0      	nop			; (mov r8, r8)
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	681a      	ldr	r2, [r3, #0]
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	4924      	ldr	r1, [pc, #144]	; (80062e4 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8006254:	400a      	ands	r2, r1
 8006256:	601a      	str	r2, [r3, #0]
 8006258:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800625a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800625c:	69bb      	ldr	r3, [r7, #24]
 800625e:	f383 8810 	msr	PRIMASK, r3
}
 8006262:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006264:	f3ef 8310 	mrs	r3, PRIMASK
 8006268:	61fb      	str	r3, [r7, #28]
  return(result);
 800626a:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800626c:	64bb      	str	r3, [r7, #72]	; 0x48
 800626e:	2301      	movs	r3, #1
 8006270:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006272:	6a3b      	ldr	r3, [r7, #32]
 8006274:	f383 8810 	msr	PRIMASK, r3
}
 8006278:	46c0      	nop			; (mov r8, r8)
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	689a      	ldr	r2, [r3, #8]
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	2101      	movs	r1, #1
 8006286:	438a      	bics	r2, r1
 8006288:	609a      	str	r2, [r3, #8]
 800628a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800628c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800628e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006290:	f383 8810 	msr	PRIMASK, r3
}
 8006294:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	2288      	movs	r2, #136	; 0x88
 800629a:	2120      	movs	r1, #32
 800629c:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	228c      	movs	r2, #140	; 0x8c
 80062a2:	2120      	movs	r1, #32
 80062a4:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	2290      	movs	r2, #144	; 0x90
 80062aa:	2120      	movs	r1, #32
 80062ac:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	2284      	movs	r2, #132	; 0x84
 80062b2:	2100      	movs	r1, #0
 80062b4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80062b6:	2303      	movs	r3, #3
 80062b8:	e010      	b.n	80062dc <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	69db      	ldr	r3, [r3, #28]
 80062c0:	68ba      	ldr	r2, [r7, #8]
 80062c2:	4013      	ands	r3, r2
 80062c4:	68ba      	ldr	r2, [r7, #8]
 80062c6:	1ad3      	subs	r3, r2, r3
 80062c8:	425a      	negs	r2, r3
 80062ca:	4153      	adcs	r3, r2
 80062cc:	b2db      	uxtb	r3, r3
 80062ce:	001a      	movs	r2, r3
 80062d0:	1dfb      	adds	r3, r7, #7
 80062d2:	781b      	ldrb	r3, [r3, #0]
 80062d4:	429a      	cmp	r2, r3
 80062d6:	d100      	bne.n	80062da <UART_WaitOnFlagUntilTimeout+0x182>
 80062d8:	e747      	b.n	800616a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80062da:	2300      	movs	r3, #0
}
 80062dc:	0018      	movs	r0, r3
 80062de:	46bd      	mov	sp, r7
 80062e0:	b014      	add	sp, #80	; 0x50
 80062e2:	bd80      	pop	{r7, pc}
 80062e4:	fffffe5f 	.word	0xfffffe5f

080062e8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b084      	sub	sp, #16
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2284      	movs	r2, #132	; 0x84
 80062f4:	5c9b      	ldrb	r3, [r3, r2]
 80062f6:	2b01      	cmp	r3, #1
 80062f8:	d101      	bne.n	80062fe <HAL_UARTEx_DisableFifoMode+0x16>
 80062fa:	2302      	movs	r3, #2
 80062fc:	e027      	b.n	800634e <HAL_UARTEx_DisableFifoMode+0x66>
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2284      	movs	r2, #132	; 0x84
 8006302:	2101      	movs	r1, #1
 8006304:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2288      	movs	r2, #136	; 0x88
 800630a:	2124      	movs	r1, #36	; 0x24
 800630c:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	681a      	ldr	r2, [r3, #0]
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	2101      	movs	r1, #1
 8006322:	438a      	bics	r2, r1
 8006324:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	4a0b      	ldr	r2, [pc, #44]	; (8006358 <HAL_UARTEx_DisableFifoMode+0x70>)
 800632a:	4013      	ands	r3, r2
 800632c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	2200      	movs	r2, #0
 8006332:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	68fa      	ldr	r2, [r7, #12]
 800633a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2288      	movs	r2, #136	; 0x88
 8006340:	2120      	movs	r1, #32
 8006342:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2284      	movs	r2, #132	; 0x84
 8006348:	2100      	movs	r1, #0
 800634a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800634c:	2300      	movs	r3, #0
}
 800634e:	0018      	movs	r0, r3
 8006350:	46bd      	mov	sp, r7
 8006352:	b004      	add	sp, #16
 8006354:	bd80      	pop	{r7, pc}
 8006356:	46c0      	nop			; (mov r8, r8)
 8006358:	dfffffff 	.word	0xdfffffff

0800635c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800635c:	b580      	push	{r7, lr}
 800635e:	b084      	sub	sp, #16
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
 8006364:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2284      	movs	r2, #132	; 0x84
 800636a:	5c9b      	ldrb	r3, [r3, r2]
 800636c:	2b01      	cmp	r3, #1
 800636e:	d101      	bne.n	8006374 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006370:	2302      	movs	r3, #2
 8006372:	e02e      	b.n	80063d2 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2284      	movs	r2, #132	; 0x84
 8006378:	2101      	movs	r1, #1
 800637a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2288      	movs	r2, #136	; 0x88
 8006380:	2124      	movs	r1, #36	; 0x24
 8006382:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	681a      	ldr	r2, [r3, #0]
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	2101      	movs	r1, #1
 8006398:	438a      	bics	r2, r1
 800639a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	689b      	ldr	r3, [r3, #8]
 80063a2:	00db      	lsls	r3, r3, #3
 80063a4:	08d9      	lsrs	r1, r3, #3
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	683a      	ldr	r2, [r7, #0]
 80063ac:	430a      	orrs	r2, r1
 80063ae:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	0018      	movs	r0, r3
 80063b4:	f000 f854 	bl	8006460 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	68fa      	ldr	r2, [r7, #12]
 80063be:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2288      	movs	r2, #136	; 0x88
 80063c4:	2120      	movs	r1, #32
 80063c6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2284      	movs	r2, #132	; 0x84
 80063cc:	2100      	movs	r1, #0
 80063ce:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80063d0:	2300      	movs	r3, #0
}
 80063d2:	0018      	movs	r0, r3
 80063d4:	46bd      	mov	sp, r7
 80063d6:	b004      	add	sp, #16
 80063d8:	bd80      	pop	{r7, pc}
	...

080063dc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b084      	sub	sp, #16
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
 80063e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2284      	movs	r2, #132	; 0x84
 80063ea:	5c9b      	ldrb	r3, [r3, r2]
 80063ec:	2b01      	cmp	r3, #1
 80063ee:	d101      	bne.n	80063f4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80063f0:	2302      	movs	r3, #2
 80063f2:	e02f      	b.n	8006454 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2284      	movs	r2, #132	; 0x84
 80063f8:	2101      	movs	r1, #1
 80063fa:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2288      	movs	r2, #136	; 0x88
 8006400:	2124      	movs	r1, #36	; 0x24
 8006402:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	681a      	ldr	r2, [r3, #0]
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	2101      	movs	r1, #1
 8006418:	438a      	bics	r2, r1
 800641a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	689b      	ldr	r3, [r3, #8]
 8006422:	4a0e      	ldr	r2, [pc, #56]	; (800645c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8006424:	4013      	ands	r3, r2
 8006426:	0019      	movs	r1, r3
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	683a      	ldr	r2, [r7, #0]
 800642e:	430a      	orrs	r2, r1
 8006430:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	0018      	movs	r0, r3
 8006436:	f000 f813 	bl	8006460 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	68fa      	ldr	r2, [r7, #12]
 8006440:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2288      	movs	r2, #136	; 0x88
 8006446:	2120      	movs	r1, #32
 8006448:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2284      	movs	r2, #132	; 0x84
 800644e:	2100      	movs	r1, #0
 8006450:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006452:	2300      	movs	r3, #0
}
 8006454:	0018      	movs	r0, r3
 8006456:	46bd      	mov	sp, r7
 8006458:	b004      	add	sp, #16
 800645a:	bd80      	pop	{r7, pc}
 800645c:	f1ffffff 	.word	0xf1ffffff

08006460 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006460:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006462:	b085      	sub	sp, #20
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800646c:	2b00      	cmp	r3, #0
 800646e:	d108      	bne.n	8006482 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	226a      	movs	r2, #106	; 0x6a
 8006474:	2101      	movs	r1, #1
 8006476:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2268      	movs	r2, #104	; 0x68
 800647c:	2101      	movs	r1, #1
 800647e:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006480:	e043      	b.n	800650a <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006482:	260f      	movs	r6, #15
 8006484:	19bb      	adds	r3, r7, r6
 8006486:	2208      	movs	r2, #8
 8006488:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800648a:	200e      	movs	r0, #14
 800648c:	183b      	adds	r3, r7, r0
 800648e:	2208      	movs	r2, #8
 8006490:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	689b      	ldr	r3, [r3, #8]
 8006498:	0e5b      	lsrs	r3, r3, #25
 800649a:	b2da      	uxtb	r2, r3
 800649c:	240d      	movs	r4, #13
 800649e:	193b      	adds	r3, r7, r4
 80064a0:	2107      	movs	r1, #7
 80064a2:	400a      	ands	r2, r1
 80064a4:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	689b      	ldr	r3, [r3, #8]
 80064ac:	0f5b      	lsrs	r3, r3, #29
 80064ae:	b2da      	uxtb	r2, r3
 80064b0:	250c      	movs	r5, #12
 80064b2:	197b      	adds	r3, r7, r5
 80064b4:	2107      	movs	r1, #7
 80064b6:	400a      	ands	r2, r1
 80064b8:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80064ba:	183b      	adds	r3, r7, r0
 80064bc:	781b      	ldrb	r3, [r3, #0]
 80064be:	197a      	adds	r2, r7, r5
 80064c0:	7812      	ldrb	r2, [r2, #0]
 80064c2:	4914      	ldr	r1, [pc, #80]	; (8006514 <UARTEx_SetNbDataToProcess+0xb4>)
 80064c4:	5c8a      	ldrb	r2, [r1, r2]
 80064c6:	435a      	muls	r2, r3
 80064c8:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80064ca:	197b      	adds	r3, r7, r5
 80064cc:	781b      	ldrb	r3, [r3, #0]
 80064ce:	4a12      	ldr	r2, [pc, #72]	; (8006518 <UARTEx_SetNbDataToProcess+0xb8>)
 80064d0:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80064d2:	0019      	movs	r1, r3
 80064d4:	f7f9 fe9e 	bl	8000214 <__divsi3>
 80064d8:	0003      	movs	r3, r0
 80064da:	b299      	uxth	r1, r3
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	226a      	movs	r2, #106	; 0x6a
 80064e0:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80064e2:	19bb      	adds	r3, r7, r6
 80064e4:	781b      	ldrb	r3, [r3, #0]
 80064e6:	193a      	adds	r2, r7, r4
 80064e8:	7812      	ldrb	r2, [r2, #0]
 80064ea:	490a      	ldr	r1, [pc, #40]	; (8006514 <UARTEx_SetNbDataToProcess+0xb4>)
 80064ec:	5c8a      	ldrb	r2, [r1, r2]
 80064ee:	435a      	muls	r2, r3
 80064f0:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 80064f2:	193b      	adds	r3, r7, r4
 80064f4:	781b      	ldrb	r3, [r3, #0]
 80064f6:	4a08      	ldr	r2, [pc, #32]	; (8006518 <UARTEx_SetNbDataToProcess+0xb8>)
 80064f8:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80064fa:	0019      	movs	r1, r3
 80064fc:	f7f9 fe8a 	bl	8000214 <__divsi3>
 8006500:	0003      	movs	r3, r0
 8006502:	b299      	uxth	r1, r3
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2268      	movs	r2, #104	; 0x68
 8006508:	5299      	strh	r1, [r3, r2]
}
 800650a:	46c0      	nop			; (mov r8, r8)
 800650c:	46bd      	mov	sp, r7
 800650e:	b005      	add	sp, #20
 8006510:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006512:	46c0      	nop			; (mov r8, r8)
 8006514:	080066b0 	.word	0x080066b0
 8006518:	080066b8 	.word	0x080066b8

0800651c <__libc_init_array>:
 800651c:	b570      	push	{r4, r5, r6, lr}
 800651e:	2600      	movs	r6, #0
 8006520:	4d0c      	ldr	r5, [pc, #48]	; (8006554 <__libc_init_array+0x38>)
 8006522:	4c0d      	ldr	r4, [pc, #52]	; (8006558 <__libc_init_array+0x3c>)
 8006524:	1b64      	subs	r4, r4, r5
 8006526:	10a4      	asrs	r4, r4, #2
 8006528:	42a6      	cmp	r6, r4
 800652a:	d109      	bne.n	8006540 <__libc_init_array+0x24>
 800652c:	2600      	movs	r6, #0
 800652e:	f000 f833 	bl	8006598 <_init>
 8006532:	4d0a      	ldr	r5, [pc, #40]	; (800655c <__libc_init_array+0x40>)
 8006534:	4c0a      	ldr	r4, [pc, #40]	; (8006560 <__libc_init_array+0x44>)
 8006536:	1b64      	subs	r4, r4, r5
 8006538:	10a4      	asrs	r4, r4, #2
 800653a:	42a6      	cmp	r6, r4
 800653c:	d105      	bne.n	800654a <__libc_init_array+0x2e>
 800653e:	bd70      	pop	{r4, r5, r6, pc}
 8006540:	00b3      	lsls	r3, r6, #2
 8006542:	58eb      	ldr	r3, [r5, r3]
 8006544:	4798      	blx	r3
 8006546:	3601      	adds	r6, #1
 8006548:	e7ee      	b.n	8006528 <__libc_init_array+0xc>
 800654a:	00b3      	lsls	r3, r6, #2
 800654c:	58eb      	ldr	r3, [r5, r3]
 800654e:	4798      	blx	r3
 8006550:	3601      	adds	r6, #1
 8006552:	e7f2      	b.n	800653a <__libc_init_array+0x1e>
 8006554:	080066c8 	.word	0x080066c8
 8006558:	080066c8 	.word	0x080066c8
 800655c:	080066c8 	.word	0x080066c8
 8006560:	080066cc 	.word	0x080066cc

08006564 <memset>:
 8006564:	0003      	movs	r3, r0
 8006566:	1882      	adds	r2, r0, r2
 8006568:	4293      	cmp	r3, r2
 800656a:	d100      	bne.n	800656e <memset+0xa>
 800656c:	4770      	bx	lr
 800656e:	7019      	strb	r1, [r3, #0]
 8006570:	3301      	adds	r3, #1
 8006572:	e7f9      	b.n	8006568 <memset+0x4>

08006574 <strncmp>:
 8006574:	b530      	push	{r4, r5, lr}
 8006576:	0005      	movs	r5, r0
 8006578:	1e10      	subs	r0, r2, #0
 800657a:	d008      	beq.n	800658e <strncmp+0x1a>
 800657c:	2400      	movs	r4, #0
 800657e:	3a01      	subs	r2, #1
 8006580:	5d2b      	ldrb	r3, [r5, r4]
 8006582:	5d08      	ldrb	r0, [r1, r4]
 8006584:	4283      	cmp	r3, r0
 8006586:	d101      	bne.n	800658c <strncmp+0x18>
 8006588:	4294      	cmp	r4, r2
 800658a:	d101      	bne.n	8006590 <strncmp+0x1c>
 800658c:	1a18      	subs	r0, r3, r0
 800658e:	bd30      	pop	{r4, r5, pc}
 8006590:	3401      	adds	r4, #1
 8006592:	2b00      	cmp	r3, #0
 8006594:	d1f4      	bne.n	8006580 <strncmp+0xc>
 8006596:	e7f9      	b.n	800658c <strncmp+0x18>

08006598 <_init>:
 8006598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800659a:	46c0      	nop			; (mov r8, r8)
 800659c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800659e:	bc08      	pop	{r3}
 80065a0:	469e      	mov	lr, r3
 80065a2:	4770      	bx	lr

080065a4 <_fini>:
 80065a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065a6:	46c0      	nop			; (mov r8, r8)
 80065a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065aa:	bc08      	pop	{r3}
 80065ac:	469e      	mov	lr, r3
 80065ae:	4770      	bx	lr
