Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Oct  8 16:24:39 2024
| Host         : Lolo running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_control_sets -verbose -file picoblaze_example_top_control_sets_placed.rpt
| Design       : picoblaze_example_top
| Device       : xc7s50
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              58 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              14 |            8 |
| Yes          | No                    | No                     |               8 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+----------------------------+------------------+----------------+--------------+
|  Clock Signal  |       Enable Signal       |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------+----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | processor/flag_enable     | processor/internal_reset   |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG |                           | processor/internal_reset   |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG |                           | program_rom/instruction[7] |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | processor/E[0]            |                            |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | processor/spm_enable      |                            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | processor/WE              | processor/internal_reset   |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | processor/register_enable |                            |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | processor/WE              |                            |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG |                           |                            |               15 |             58 |         3.87 |
+----------------+---------------------------+----------------------------+------------------+----------------+--------------+


