Starting Vivado...

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source {C:\Users\darry\Documents\alchitry\16BIT_ALU_CHECKOFF\work\project.tcl}
# set projDir "C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado"
# set projName "16BIT_ALU_CHECKOFF"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF'
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/verilog/au_top_0.v" "C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/verilog/reset_conditioner_1.v" "C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/verilog/button_conditioner_2.v" "C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/verilog/edge_detector_3.v" "C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/verilog/fsm_COMBINE_4.v" "C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/verilog/multi_seven_seg_5.v" "C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/verilog/pipeline_6.v" "C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/verilog/fsm_MANUAL_7.v" "C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/verilog/fsm_AUTO_8.v" "C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/verilog/counter_9.v" "C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/verilog/seven_seg_10.v" "C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/verilog/decoder_11.v" "C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/verilog/alu16bit_12.v" "C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/verilog/counter_13.v" "C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/verilog/adder16bit_14.v" "C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/verilog/shifter16bit_15.v" "C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/verilog/compare16bit_16.v" "C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/verilog/bool16bit_17.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/constraint/custom.xdc" "C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/constraint/forBR.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 8

[Tue Nov  3 20:13:18 2020] Launched synth_1...
Run output will be captured here: C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.runs/synth_1/runme.log
# wait_on_run synth_1
[Tue Nov  3 20:13:18 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13292
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1013.215 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_2' [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_6' [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/pipeline_6.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_6' (1#1) [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/pipeline_6.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_2' (2#1) [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_3' [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_3' (3#1) [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (4#1) [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'fsm_COMBINE_4' [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/fsm_COMBINE_4.v:7]
	Parameter MANUAL_brain bound to: 1'b0 
	Parameter AUTO_brain bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'fsm_MANUAL_7' [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/fsm_MANUAL_7.v:7]
	Parameter FIRSTINPUT_brain bound to: 3'b000 
	Parameter SECONDINPUT_brain bound to: 3'b001 
	Parameter ALUFN_brain bound to: 3'b010 
	Parameter RESULT_brain bound to: 3'b011 
	Parameter AUTO_brain bound to: 3'b100 
	Parameter ILLEGAL_brain bound to: 3'b101 
	Parameter ADDOP bound to: 6'b000000 
	Parameter SUBOP bound to: 6'b000001 
	Parameter MULOP bound to: 6'b001000 
	Parameter DIVOP bound to: 6'b001001 
	Parameter ANDOP bound to: 6'b011000 
	Parameter NANDOP bound to: 6'b010111 
	Parameter OROP bound to: 6'b011110 
	Parameter NOROP bound to: 6'b010001 
	Parameter XOROP bound to: 6'b010110 
	Parameter XNOROP bound to: 6'b011001 
	Parameter ALDROP bound to: 6'b011010 
	Parameter SHLOP bound to: 6'b100000 
	Parameter SHROP bound to: 6'b100001 
	Parameter SRAOP bound to: 6'b100011 
	Parameter SLAOP bound to: 6'b100010 
	Parameter CMPEQOP bound to: 6'b110011 
	Parameter CMPLTOP bound to: 6'b110101 
	Parameter CMPLEOP bound to: 6'b110111 
INFO: [Synth 8-6157] synthesizing module 'alu16bit_12' [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/alu16bit_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder16bit_14' [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/adder16bit_14.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/adder16bit_14.v:29]
INFO: [Synth 8-6155] done synthesizing module 'adder16bit_14' (5#1) [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/adder16bit_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter16bit_15' [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/shifter16bit_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter16bit_15' (6#1) [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/shifter16bit_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare16bit_16' [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/compare16bit_16.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/compare16bit_16.v:20]
INFO: [Synth 8-6155] done synthesizing module 'compare16bit_16' (7#1) [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/compare16bit_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'bool16bit_17' [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/bool16bit_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bool16bit_17' (8#1) [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/bool16bit_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu16bit_12' (9#1) [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/alu16bit_12.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/fsm_MANUAL_7.v:110]
INFO: [Synth 8-6155] done synthesizing module 'fsm_MANUAL_7' (10#1) [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/fsm_MANUAL_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'fsm_AUTO_8' [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/fsm_AUTO_8.v:7]
	Parameter MANUAL_brain bound to: 2'b00 
	Parameter IDLE_brain bound to: 2'b01 
	Parameter TESTAUTO_brain bound to: 2'b10 
	Parameter TESTAUTOINPUT_brain bound to: 2'b11 
	Parameter ADD_autoBrain bound to: 5'b00000 
	Parameter SUB_autoBrain bound to: 5'b00001 
	Parameter AND_autoBrain bound to: 5'b00010 
	Parameter OR_autoBrain bound to: 5'b00011 
	Parameter XOR_autoBrain bound to: 5'b00100 
	Parameter ALDR_autoBrain bound to: 5'b00101 
	Parameter SHL_autoBrain bound to: 5'b00110 
	Parameter SHR_autoBrain bound to: 5'b00111 
	Parameter SRA_autoBrain bound to: 5'b01000 
	Parameter CMPEQ_autoBrain bound to: 5'b01001 
	Parameter CMPLT_autoBrain bound to: 5'b01010 
	Parameter CMPLE_autoBrain bound to: 5'b01011 
	Parameter MUL_autoBrain bound to: 5'b01100 
	Parameter DIV_autoBrain bound to: 5'b01101 
	Parameter NAND_autoBrain bound to: 5'b01110 
	Parameter NOR_autoBrain bound to: 5'b01111 
	Parameter XNOR_autoBrain bound to: 5'b10000 
	Parameter INPUTA_autoInputBrain bound to: 2'b00 
	Parameter INPUTB_autoInputBrain bound to: 2'b01 
	Parameter RUN_autoInputBrain bound to: 2'b10 
	Parameter ADDOP bound to: 6'b000000 
	Parameter ADDTESTA bound to: 16'b0100000000000000 
	Parameter ADDTESTB bound to: 16'b0100000000000000 
	Parameter ADDCORRECT bound to: 16'b1000000000000000 
	Parameter ADDCORRECTZVN bound to: 3'b011 
	Parameter SUBOP bound to: 6'b000001 
	Parameter SUBTESTA bound to: 16'b1000000000000000 
	Parameter SUBTESTB bound to: 16'b0000000000000001 
	Parameter SUBCORRECT bound to: 16'b0111111111111111 
	Parameter SUBCORRECTZVN bound to: 3'b010 
	Parameter MULOP bound to: 6'b001000 
	Parameter MULTESTA bound to: 16'b0100000000000000 
	Parameter MULTESTB bound to: 16'b0000000000000010 
	Parameter MULCORRECT bound to: 16'b1000000000000000 
	Parameter MULCORRECTZVN bound to: 3'b011 
	Parameter DIVOP bound to: 6'b001001 
	Parameter DIVTESTA bound to: 16'b0111111111111111 
	Parameter DIVTESTB bound to: 16'b1111111111111111 
	Parameter DIVCORRECT bound to: 16'b1000000000000001 
	Parameter DIVCORRECTZVN bound to: 3'b001 
	Parameter ANDOP bound to: 6'b011000 
	Parameter ANDTESTA bound to: 16'b0000000000000011 
	Parameter ANDTESTB bound to: 16'b0000000000000101 
	Parameter ANDCORRECT bound to: 16'b0000000000000001 
	Parameter NANDOP bound to: 6'b010111 
	Parameter NANDTESTA bound to: 16'b1111111111110011 
	Parameter NANDTESTB bound to: 16'b1111111111110101 
	Parameter NANDCORRECT bound to: 16'b0000000000001110 
	Parameter OROP bound to: 6'b011110 
	Parameter ORTESTA bound to: 16'b0000000000000011 
	Parameter ORTESTB bound to: 16'b0000000000000101 
	Parameter ORCORRECT bound to: 16'b0000000000000111 
	Parameter NOROP bound to: 6'b010001 
	Parameter NORTESTA bound to: 16'b1111111111110011 
	Parameter NORTESTB bound to: 16'b1111111111110101 
	Parameter NORCORRECT bound to: 16'b0000000000001000 
	Parameter XOROP bound to: 6'b010110 
	Parameter XORTESTA bound to: 16'b0000000000000011 
	Parameter XORTESTB bound to: 16'b0000000000000101 
	Parameter XORCORRECT bound to: 16'b0000000000000110 
	Parameter XNOROP bound to: 6'b011001 
	Parameter XNORTESTA bound to: 16'b1111111111110011 
	Parameter XNORTESTB bound to: 16'b0000000000000101 
	Parameter XNORCORRECT bound to: 16'b0000000000001001 
	Parameter ALDROP bound to: 6'b011010 
	Parameter ALDRTESTA bound to: 16'b0000000000000011 
	Parameter ALDRTESTB bound to: 16'b0000000000000101 
	Parameter ALDRCORRECT bound to: 16'b0000000000000011 
	Parameter SHLOP bound to: 6'b100000 
	Parameter SHLTESTA bound to: 16'b0111000000000000 
	Parameter SHLTESTB bound to: 16'b0000000000000001 
	Parameter SHLCORRECT bound to: 16'b1000000000000000 
	Parameter SHROP bound to: 6'b100001 
	Parameter SHRTESTA bound to: 16'b0000000010000000 
	Parameter SHRTESTB bound to: 16'b0000000000000100 
	Parameter SHRCORRECT bound to: 16'b0000000000001000 
	Parameter SRAOP bound to: 6'b100011 
	Parameter SRATESTA bound to: 16'b1000000000000000 
	Parameter SRATESTB bound to: 16'b0000000000000100 
	Parameter SRACORRECT bound to: 16'b1111100000000000 
	Parameter CMPEQOP bound to: 6'b110011 
	Parameter CMPEQTESTA bound to: 16'b1111111111111111 
	Parameter CMPEQTESTB bound to: 16'b1111111111111111 
	Parameter CMPEQCORRECT bound to: 16'b0000000000000001 
	Parameter CMPEQCORRECTZVN bound to: 3'b110 
	Parameter CMPLTOP bound to: 6'b110101 
	Parameter CMPLTTESTA bound to: 16'b1111111111111111 
	Parameter CMPLTTESTB bound to: 16'b0111111111111111 
	Parameter CMPLTCORRECT bound to: 16'b0000000000000001 
	Parameter CMPLTCORRECTZVN bound to: 3'b001 
	Parameter CMPLEOP bound to: 6'b110111 
	Parameter CMPLETESTA bound to: 16'b1000000000000000 
	Parameter CMPLETESTB bound to: 16'b0000000000000001 
	Parameter CMPLECORRECT bound to: 16'b0000000000000001 
	Parameter CMPLECORRECTZVN bound to: 3'b011 
	Parameter SLOWCLOCK_SIZE bound to: 5'b11101 
INFO: [Synth 8-6157] synthesizing module 'counter_13' [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/counter_13.v:14]
	Parameter SIZE bound to: 5'b11101 
	Parameter DIV bound to: 1'b0 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'counter_13' (11#1) [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/counter_13.v:14]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/fsm_AUTO_8.v:356]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/fsm_AUTO_8.v:313]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/fsm_AUTO_8.v:516]
INFO: [Synth 8-6155] done synthesizing module 'fsm_AUTO_8' (12#1) [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/fsm_AUTO_8.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fsm_COMBINE_4' (13#1) [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/fsm_COMBINE_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_5' [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/multi_seven_seg_5.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_9' [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/counter_9.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_9' (14#1) [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/counter_9.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_10' [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/seven_seg_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_10' (15#1) [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/seven_seg_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_11' [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/decoder_11.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_11' (16#1) [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/decoder_11.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_5' (17#1) [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/multi_seven_seg_5.v:12]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (18#1) [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.215 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.215 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.215 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1013.215 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/constraint/forBR.xdc]
Finished Parsing XDC File [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/constraint/forBR.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/constraint/forBR.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1013.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1013.215 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1013.215 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1013.215 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1013.215 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_brain_q_reg' in module 'fsm_MANUAL_7'
INFO: [Synth 8-802] inferred FSM for state register 'M_brain_q_reg' in module 'fsm_AUTO_8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        FIRSTINPUT_brain |                              000 |                              000
       SECONDINPUT_brain |                              001 |                              001
             ALUFN_brain |                              010 |                              010
           ILLEGAL_brain |                              011 |                              101
            RESULT_brain |                              100 |                              011
              AUTO_brain |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_brain_q_reg' using encoding 'sequential' in module 'fsm_MANUAL_7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            MANUAL_brain |                               00 |                               00
              IDLE_brain |                               01 |                               01
     TESTAUTOINPUT_brain |                               10 |                               11
          TESTAUTO_brain |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_brain_q_reg' using encoding 'sequential' in module 'fsm_AUTO_8'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1013.215 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 6     
	   3 Input   16 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   6 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 3     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 8     
	   4 Input   16 Bit        Muxes := 16    
	   6 Input   16 Bit        Muxes := 3     
	  18 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   6 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 7     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 13    
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 16    
	   2 Input    2 Bit        Muxes := 11    
	   6 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 51    
	   2 Input    1 Bit        Muxes := 19    
	   6 Input    1 Bit        Muxes := 10    
	  18 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP alu/adder/sum0, operation Mode is: A2*B2.
DSP Report: register M_second_q_reg is absorbed into DSP alu/adder/sum0.
DSP Report: register M_first_q_reg is absorbed into DSP alu/adder/sum0.
DSP Report: operator alu/adder/sum0 is absorbed into DSP alu/adder/sum0.
DSP Report: Generating DSP adder/sum0, operation Mode is: A*B.
DSP Report: operator adder/sum0 is absorbed into DSP adder/sum0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1013.215 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------------+---------------+----------------+
|Module Name | RTL Object       | Depth x Width | Implemented As | 
+------------+------------------+---------------+----------------+
|fsm_AUTO_8  | M_aluFN_d        | 32x6          | LUT            | 
|fsm_AUTO_8  | M_second_d       | 32x7          | LUT            | 
|fsm_AUTO_8  | M_first_d        | 32x7          | LUT            | 
|fsm_AUTO_8  | M_aluFN_d        | 32x6          | LUT            | 
|fsm_AUTO_8  | M_first_d        | 32x7          | LUT            | 
|fsm_AUTO_8  | M_second_d       | 32x7          | LUT            | 
|au_top_0    | seg/seg_dec/segs | 32x7          | LUT            | 
+------------+------------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fsm_MANUAL_7  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|adder16bit_14 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1013.215 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1069.461 ; gain = 56.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1087.559 ; gain = 74.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1087.559 ; gain = 74.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1087.559 ; gain = 74.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1087.559 ; gain = 74.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1087.559 ; gain = 74.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1087.559 ; gain = 74.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1087.559 ; gain = 74.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   215|
|3     |DSP48E1 |     2|
|4     |LUT1    |   109|
|5     |LUT2    |   126|
|6     |LUT3    |   160|
|7     |LUT4    |   168|
|8     |LUT5    |   625|
|9     |LUT6    |   302|
|10    |FDRE    |   289|
|11    |FDSE    |     4|
|12    |IBUF    |    28|
|13    |OBUF    |    44|
|14    |OBUFT   |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1087.559 ; gain = 74.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1087.559 ; gain = 74.344
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1087.559 ; gain = 74.344
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1090.371 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 217 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1090.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1090.371 ; gain = 77.156
INFO: [Common 17-1381] The checkpoint 'C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov  3 20:14:11 2020...
[Tue Nov  3 20:14:14 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:55 . Memory (MB): peak = 1013.863 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  3 20:14:14 2020] Launched impl_1...
Run output will be captured here: C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.runs/impl_1/runme.log
# wait_on_run impl_1
[Tue Nov  3 20:14:14 2020] Waiting for impl_1 to finish...


*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1013.305 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 217 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/constraint/custom.xdc]
Parsing XDC File [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/constraint/forBR.xdc]
Finished Parsing XDC File [C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/constraint/forBR.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1013.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1013.305 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.935 . Memory (MB): peak = 1013.305 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10d9ada6d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1174.371 ; gain = 161.066

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 200765c71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1381.652 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 200765c71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 1381.652 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2353d5286

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.200 . Memory (MB): peak = 1381.652 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2353d5286

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.247 . Memory (MB): peak = 1381.652 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2353d5286

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.271 . Memory (MB): peak = 1381.652 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2353d5286

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.280 . Memory (MB): peak = 1381.652 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1381.652 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1aa0eb190

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.373 . Memory (MB): peak = 1381.652 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1aa0eb190

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1381.652 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1aa0eb190

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1381.652 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1381.652 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1aa0eb190

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1381.652 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1381.652 ; gain = 368.348
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1381.652 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1397.602 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1596b21ed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1397.602 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1397.602 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cef0da37

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1400.695 ; gain = 3.094

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1adcaed93

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1400.695 ; gain = 3.094

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1adcaed93

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1400.695 ; gain = 3.094
Phase 1 Placer Initialization | Checksum: 1adcaed93

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1400.695 ; gain = 3.094

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 151128624

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1400.695 ; gain = 3.094

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 70 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 33 nets or cells. Created 0 new cell, deleted 33 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1400.695 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             33  |                    33  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             33  |                    33  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: d47de8ac

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1400.695 ; gain = 3.094
Phase 2.2 Global Placement Core | Checksum: 10eb7f783

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1400.695 ; gain = 3.094
Phase 2 Global Placement | Checksum: 10eb7f783

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1400.695 ; gain = 3.094

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 181f9b035

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1400.695 ; gain = 3.094

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bab0af0e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1400.695 ; gain = 3.094

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1cd7f3bcc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1400.695 ; gain = 3.094

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ca81b059

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1400.695 ; gain = 3.094

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 261d9cb94

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1400.695 ; gain = 3.094

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 21a5508d0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1400.695 ; gain = 3.094

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1c9cd85ff

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1400.695 ; gain = 3.094

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: f0305213

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1400.695 ; gain = 3.094

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 17e402129

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1400.695 ; gain = 3.094
Phase 3 Detail Placement | Checksum: 17e402129

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1400.695 ; gain = 3.094

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15f159996

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.160 | TNS=-1127.563 |
Phase 1 Physical Synthesis Initialization | Checksum: 191e1addb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1416.367 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 11b834df6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1416.367 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 15f159996

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1416.367 ; gain = 18.766
INFO: [Place 30-746] Post Placement Timing Summary WNS=-30.447. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1da95d871

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1416.367 ; gain = 18.766
Phase 4.1 Post Commit Optimization | Checksum: 1da95d871

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1416.367 ; gain = 18.766

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1da95d871

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1416.367 ; gain = 18.766

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1da95d871

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1416.367 ; gain = 18.766

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1416.367 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 13716a49b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1416.367 ; gain = 18.766
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13716a49b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1416.367 ; gain = 18.766
Ending Placer Task | Checksum: fd15109c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1416.367 ; gain = 18.766
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1416.367 ; gain = 19.758
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.205 . Memory (MB): peak = 1416.414 ; gain = 0.047
INFO: [Common 17-1381] The checkpoint 'C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1416.414 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1416.414 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1416.414 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.447 | TNS=-1112.905 |
Phase 1 Physical Synthesis Initialization | Checksum: dea2f667

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1416.414 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.447 | TNS=-1112.905 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: dea2f667

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1416.414 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.447 | TNS=-1112.905 |
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_auto_aluOut[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net fsmRUN/auto/M_first_q[0].  Re-placed instance fsmRUN/auto/M_first_q_reg[0]
INFO: [Physopt 32-735] Processed net fsmRUN/auto/M_first_q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.366 | TNS=-1111.366 |
INFO: [Physopt 32-662] Processed net fsmRUN/auto/M_first_q[0].  Did not re-place instance fsmRUN/auto/M_first_q_reg[0]
INFO: [Physopt 32-572] Net fsmRUN/auto/M_first_q[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_first_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fsmRUN/auto/alu/adder/M_result_q[0]_i_3__0_n_0.  Did not re-place instance fsmRUN/auto/alu/adder/M_result_q[0]_i_3__0
INFO: [Physopt 32-735] Processed net fsmRUN/auto/alu/adder/M_result_q[0]_i_3__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.325 | TNS=-1111.325 |
INFO: [Physopt 32-662] Processed net fsmRUN/auto/alu/adder/M_result_q[0]_i_3__0_n_0.  Did not re-place instance fsmRUN/auto/alu/adder/M_result_q[0]_i_3__0
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/M_result_q[0]_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fsmRUN/auto/alu/adder/M_z_q[0]_i_5_n_0.  Did not re-place instance fsmRUN/auto/alu/adder/M_z_q[0]_i_5
INFO: [Physopt 32-572] Net fsmRUN/auto/alu/adder/M_z_q[0]_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/M_z_q[0]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fsmRUN/auto/alu/adder/M_result_q[4]_i_8__0_n_0.  Did not re-place instance fsmRUN/auto/alu/adder/M_result_q[4]_i_8__0
INFO: [Physopt 32-710] Processed net fsmRUN/auto/alu/adder/M_z_q[0]_i_5_n_0. Critical path length was reduced through logic transformation on cell fsmRUN/auto/alu/adder/M_z_q[0]_i_5_comp.
INFO: [Physopt 32-735] Processed net fsmRUN/auto/alu/adder/M_result_q[4]_i_8__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.321 | TNS=-1111.321 |
INFO: [Physopt 32-663] Processed net fsmRUN/auto/alu/adder/M_result_q[0]_i_7__0_n_0.  Re-placed instance fsmRUN/auto/alu/adder/M_result_q[0]_i_7__0
INFO: [Physopt 32-735] Processed net fsmRUN/auto/alu/adder/M_result_q[0]_i_7__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.314 | TNS=-1111.314 |
INFO: [Physopt 32-662] Processed net fsmRUN/auto/alu/adder/M_result_q[12]_i_4__0_n_0.  Did not re-place instance fsmRUN/auto/alu/adder/M_result_q[12]_i_4__0
INFO: [Physopt 32-710] Processed net fsmRUN/auto/alu/adder/M_z_q[0]_i_5_n_0. Critical path length was reduced through logic transformation on cell fsmRUN/auto/alu/adder/M_z_q[0]_i_5_comp_1.
INFO: [Physopt 32-735] Processed net fsmRUN/auto/alu/adder/M_result_q[12]_i_4__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.306 | TNS=-1111.306 |
INFO: [Physopt 32-663] Processed net fsmRUN/auto/alu/adder/M_z_q[0]_i_7_n_0.  Re-placed instance fsmRUN/auto/alu/adder/M_z_q[0]_i_7
INFO: [Physopt 32-735] Processed net fsmRUN/auto/alu/adder/M_z_q[0]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.262 | TNS=-1111.262 |
INFO: [Physopt 32-662] Processed net fsmRUN/auto/alu/adder/M_result_q[0]_i_7__0_n_0.  Did not re-place instance fsmRUN/auto/alu/adder/M_result_q[0]_i_7__0
INFO: [Physopt 32-735] Processed net fsmRUN/auto/alu/adder/M_result_q[0]_i_7__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.246 | TNS=-1111.246 |
INFO: [Physopt 32-662] Processed net fsmRUN/auto/alu/adder/M_result_q[3]_i_6__0_n_0.  Did not re-place instance fsmRUN/auto/alu/adder/M_result_q[3]_i_6__0
INFO: [Physopt 32-710] Processed net fsmRUN/auto/alu/adder/M_z_q[0]_i_5_n_0. Critical path length was reduced through logic transformation on cell fsmRUN/auto/alu/adder/M_z_q[0]_i_5_comp.
INFO: [Physopt 32-735] Processed net fsmRUN/auto/alu/adder/M_result_q[3]_i_6__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.221 | TNS=-1111.221 |
INFO: [Physopt 32-662] Processed net fsmRUN/auto/alu/adder/M_z_q[0]_i_6_n_0.  Did not re-place instance fsmRUN/auto/alu/adder/M_z_q[0]_i_6
INFO: [Physopt 32-572] Net fsmRUN/auto/alu/adder/M_z_q[0]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/M_z_q[0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fsmRUN/auto/alu/adder/M_result_q[8]_i_4__0_n_0.  Did not re-place instance fsmRUN/auto/alu/adder/M_result_q[8]_i_4__0
INFO: [Physopt 32-710] Processed net fsmRUN/auto/alu/adder/M_z_q[0]_i_6_n_0. Critical path length was reduced through logic transformation on cell fsmRUN/auto/alu/adder/M_z_q[0]_i_6_comp.
INFO: [Physopt 32-735] Processed net fsmRUN/auto/alu/adder/M_result_q[8]_i_4__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.185 | TNS=-1111.177 |
INFO: [Physopt 32-662] Processed net fsmRUN/auto/alu/adder/M_z_q[0]_i_7_n_0.  Did not re-place instance fsmRUN/auto/alu/adder/M_z_q[0]_i_7
INFO: [Physopt 32-572] Net fsmRUN/auto/alu/adder/M_z_q[0]_i_7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/M_z_q[0]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fsmRUN/auto/alu/adder/M_result_q[9]_i_4__0_n_0.  Did not re-place instance fsmRUN/auto/alu/adder/M_result_q[9]_i_4__0
INFO: [Physopt 32-710] Processed net fsmRUN/auto/alu/adder/M_z_q[0]_i_7_n_0. Critical path length was reduced through logic transformation on cell fsmRUN/auto/alu/adder/M_z_q[0]_i_7_comp.
INFO: [Physopt 32-735] Processed net fsmRUN/auto/alu/adder/M_result_q[9]_i_4__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.160 | TNS=-1111.152 |
INFO: [Physopt 32-662] Processed net fsmRUN/auto/alu/adder/M_result_q[13]_i_4__0_n_0.  Did not re-place instance fsmRUN/auto/alu/adder/M_result_q[13]_i_4__0
INFO: [Physopt 32-710] Processed net fsmRUN/auto/alu/adder/M_z_q[0]_i_7_n_0. Critical path length was reduced through logic transformation on cell fsmRUN/auto/alu/adder/M_z_q[0]_i_7_comp_1.
INFO: [Physopt 32-735] Processed net fsmRUN/auto/alu/adder/M_result_q[13]_i_4__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.154 | TNS=-1111.146 |
INFO: [Physopt 32-662] Processed net fsmRUN/auto/alu/adder/M_result_q[0]_i_7__0_n_0.  Did not re-place instance fsmRUN/auto/alu/adder/M_result_q[0]_i_7__0
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/M_result_q[0]_i_7__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fsmRUN/auto/alu/adder/M_v_q[0]_i_2__0_n_0.  Did not re-place instance fsmRUN/auto/alu/adder/M_v_q[0]_i_2__0
INFO: [Physopt 32-710] Processed net fsmRUN/auto/alu/adder/M_result_q[0]_i_7__0_n_0. Critical path length was reduced through logic transformation on cell fsmRUN/auto/alu/adder/M_result_q[0]_i_7__0_comp.
INFO: [Physopt 32-735] Processed net fsmRUN/auto/alu/adder/M_v_q[0]_i_2__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.141 | TNS=-1111.134 |
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_z_q_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fsmRUN/auto/alu/adder/M_z_q[0]_i_2__0_n_0.  Did not re-place instance fsmRUN/auto/alu/adder/M_z_q[0]_i_2__0
INFO: [Physopt 32-242] Processed net fsmRUN/auto/alu/adder/M_z_q[0]_i_2__0_n_0. Rewired (signal push) fsmRUN/auto/alu/adder/M_z_q[0]_i_3__0_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-735] Processed net fsmRUN/auto/alu/adder/M_z_q[0]_i_2__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.129 | TNS=-1111.108 |
INFO: [Physopt 32-662] Processed net fsmRUN/auto/alu/adder/M_result_q[14]_i_4__0_n_0.  Did not re-place instance fsmRUN/auto/alu/adder/M_result_q[14]_i_4__0
INFO: [Physopt 32-710] Processed net fsmRUN/auto/alu/adder/M_z_q[0]_i_7_n_0. Critical path length was reduced through logic transformation on cell fsmRUN/auto/alu/adder/M_z_q[0]_i_7_comp.
INFO: [Physopt 32-735] Processed net fsmRUN/auto/alu/adder/M_result_q[14]_i_4__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.118 | TNS=-1111.097 |
INFO: [Physopt 32-662] Processed net fsmRUN/auto/M_result_q[4]_i_13__0_n_0.  Did not re-place instance fsmRUN/auto/M_result_q[4]_i_13__0
INFO: [Physopt 32-710] Processed net fsmRUN/auto/alu/adder/M_z_q[0]_i_5_n_0. Critical path length was reduced through logic transformation on cell fsmRUN/auto/alu/adder/M_z_q[0]_i_5_comp_2.
INFO: [Physopt 32-735] Processed net fsmRUN/auto/M_result_q[4]_i_13__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.116 | TNS=-1111.106 |
INFO: [Physopt 32-662] Processed net fsmRUN/auto/alu/adder/M_z_q[0]_i_2__0_n_0.  Did not re-place instance fsmRUN/auto/alu/adder/M_z_q[0]_i_2__0_rewire
INFO: [Physopt 32-242] Processed net fsmRUN/auto/alu/adder/M_z_q[0]_i_2__0_n_0. Rewired (signal push) fsmRUN/auto/alu/adder/M_v_q[0]_i_2__0_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-735] Processed net fsmRUN/auto/alu/adder/M_z_q[0]_i_2__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.109 | TNS=-1111.027 |
INFO: [Physopt 32-662] Processed net fsmRUN/auto/M_result_q[8]_i_7__0_n_0.  Did not re-place instance fsmRUN/auto/M_result_q[8]_i_7__0
INFO: [Physopt 32-710] Processed net fsmRUN/auto/alu/adder/M_z_q[0]_i_6_n_0. Critical path length was reduced through logic transformation on cell fsmRUN/auto/alu/adder/M_z_q[0]_i_6_comp_1.
INFO: [Physopt 32-735] Processed net fsmRUN/auto/M_result_q[8]_i_7__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.105 | TNS=-1111.008 |
INFO: [Physopt 32-662] Processed net fsmRUN/auto/alu/adder/M_result_q[11]_i_4_n_0.  Did not re-place instance fsmRUN/auto/alu/adder/M_result_q[11]_i_4
INFO: [Physopt 32-710] Processed net fsmRUN/auto/alu/adder/M_z_q[0]_i_5_n_0. Critical path length was reduced through logic transformation on cell fsmRUN/auto/alu/adder/M_z_q[0]_i_5_comp.
INFO: [Physopt 32-735] Processed net fsmRUN/auto/alu/adder/M_result_q[11]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.102 | TNS=-1111.005 |
INFO: [Physopt 32-662] Processed net fsmRUN/auto/alu/adder/M_result_q[1]_i_4__0_n_0.  Did not re-place instance fsmRUN/auto/alu/adder/M_result_q[1]_i_4__0
INFO: [Physopt 32-710] Processed net fsmRUN/auto/alu/adder/M_z_q[0]_i_7_n_0. Critical path length was reduced through logic transformation on cell fsmRUN/auto/alu/adder/M_z_q[0]_i_7_comp_2.
INFO: [Physopt 32-735] Processed net fsmRUN/auto/alu/adder/M_result_q[1]_i_4__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.083 | TNS=-1110.986 |
INFO: [Physopt 32-662] Processed net fsmRUN/auto/alu/adder/M_result_q[0]_i_6__0_n_0.  Did not re-place instance fsmRUN/auto/alu/adder/M_result_q[0]_i_6__0
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/M_result_q[0]_i_6__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fsmRUN/auto/alu/adder/M_v_q[0]_i_2__0_n_0.  Did not re-place instance fsmRUN/auto/alu/adder/M_v_q[0]_i_2__0
INFO: [Physopt 32-710] Processed net fsmRUN/auto/alu/adder/M_result_q[0]_i_6__0_n_0. Critical path length was reduced through logic transformation on cell fsmRUN/auto/alu/adder/M_result_q[0]_i_6__0_comp.
INFO: [Physopt 32-735] Processed net fsmRUN/auto/alu/adder/M_v_q[0]_i_2__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.077 | TNS=-1110.986 |
INFO: [Physopt 32-662] Processed net fsmRUN/auto/alu/adder/M_result_q[10]_i_4__0_n_0.  Did not re-place instance fsmRUN/auto/alu/adder/M_result_q[10]_i_4__0
INFO: [Physopt 32-710] Processed net fsmRUN/auto/alu/adder/M_z_q[0]_i_6_n_0. Critical path length was reduced through logic transformation on cell fsmRUN/auto/alu/adder/M_z_q[0]_i_6_comp.
INFO: [Physopt 32-735] Processed net fsmRUN/auto/alu/adder/M_result_q[10]_i_4__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.046 | TNS=-1110.924 |
INFO: [Physopt 32-662] Processed net fsmRUN/auto/alu/adder/M_result_q[7]_i_4__0_n_0.  Did not re-place instance fsmRUN/auto/alu/adder/M_result_q[7]_i_4__0
INFO: [Physopt 32-710] Processed net fsmRUN/auto/alu/adder/M_z_q[0]_i_6_n_0. Critical path length was reduced through logic transformation on cell fsmRUN/auto/alu/adder/M_z_q[0]_i_6_comp_2.
INFO: [Physopt 32-735] Processed net fsmRUN/auto/alu/adder/M_result_q[7]_i_4__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.033 | TNS=-1110.861 |
INFO: [Physopt 32-662] Processed net fsmRUN/auto/M_result_q[12]_i_6__0_n_0.  Did not re-place instance fsmRUN/auto/M_result_q[12]_i_6__0
INFO: [Physopt 32-572] Net fsmRUN/auto/M_result_q[12]_i_6__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q[12]_i_6__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/M_z_q_reg[0]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1__972_carry__3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1__972_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1__972_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1__972_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1__972_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1__972_carry_i_6__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1__972_carry__2_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1__972_carry__1_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1__972_carry__0_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1__972_carry_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1__972_carry_i_15__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_24[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_8__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry__1_i_6__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry__0_i_6__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_11__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_29__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_22[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_17__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_20__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry__0_i_11__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_25__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_49__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_20[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_32__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_35__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_40__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_45__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_76__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_18[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_55__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_58__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_63__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_68__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_95__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_16[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[6]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_77__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_82__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_87__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_109__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_14[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[7]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[7]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_96__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_101__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_118__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_12[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[8]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[8]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[8]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_110__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_122__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_10[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[9]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[9]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[9]_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[9]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q[9]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_8[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[10]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[10]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[10]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[10]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q[10]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[11]_i_15__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[11]_i_19__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[11]_i_24__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[11]_i_29__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q[11]_i_37__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_4[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[12]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[12]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[12]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[12]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q[12]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_n_q_reg[0]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_n_q_reg[0]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_n_q_reg[0]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_n_q_reg[0]_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_n_q[0]_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/M_second_q_reg[15]_rep__0_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_n_q[0]_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1_carry__2_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1_carry_i_8__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum3[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1_carry_i_16__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1_carry_i_20__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_30__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net fsmRUN/auto/sum1__972_carry_i_50__0_n_0.  Re-placed instance fsmRUN/auto/sum1__972_carry_i_50__0
INFO: [Physopt 32-735] Processed net fsmRUN/auto/sum1__972_carry_i_50__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.022 | TNS=-1110.234 |
INFO: [Physopt 32-702] Processed net fsmRUN/manual/M_result_q_reg[15]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fsmRUN/manual/p_0_in[0].  Did not re-place instance fsmRUN/manual/M_first_q_reg[0]
INFO: [Physopt 32-572] Net fsmRUN/manual/p_0_in[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net fsmRUN/manual/p_0_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fsmRUN/manual/alu/adder/M_result_q[0]_i_3_n_0.  Did not re-place instance fsmRUN/manual/alu/adder/M_result_q[0]_i_3
INFO: [Physopt 32-710] Processed net fsmRUN/manual/alu/adder/FSM_sequential_M_brain_q_reg[2][0]. Critical path length was reduced through logic transformation on cell fsmRUN/manual/alu/adder/M_result_q[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net fsmRUN/manual/alu/adder/M_result_q[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.000 | TNS=-1110.130 |
INFO: [Physopt 32-662] Processed net fsmRUN/auto/sum1__972_carry_i_50__0_n_0.  Did not re-place instance fsmRUN/auto/sum1__972_carry_i_50__0
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_50__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_auto_aluOut[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fsmRUN/auto/M_first_q[0].  Did not re-place instance fsmRUN/auto/M_first_q_reg[0]
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_first_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fsmRUN/auto/alu/adder/M_result_q[0]_i_3__0_n_0.  Did not re-place instance fsmRUN/auto/alu/adder/M_result_q[0]_i_3__0
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/M_result_q[0]_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fsmRUN/auto/alu/adder/M_z_q[0]_i_5_n_0.  Did not re-place instance fsmRUN/auto/alu/adder/M_z_q[0]_i_5_comp
INFO: [Physopt 32-735] Processed net fsmRUN/auto/alu/adder/M_z_q[0]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.963 | TNS=-1110.093 |
INFO: [Physopt 32-662] Processed net fsmRUN/auto/alu/adder/M_z_q[0]_i_6_n_0.  Did not re-place instance fsmRUN/auto/alu/adder/M_z_q[0]_i_6_comp_2
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/M_z_q[0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fsmRUN/auto/alu/adder/M_result_q[5]_i_4__0_n_0.  Did not re-place instance fsmRUN/auto/alu/adder/M_result_q[5]_i_4__0
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/M_result_q[5]_i_4__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fsmRUN/auto/M_result_q[5]_i_7__0_n_0.  Did not re-place instance fsmRUN/auto/M_result_q[5]_i_7__0
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q[5]_i_7__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1__972_carry__3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1__972_carry_i_6__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1__972_carry_i_15__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_24[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_29__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_22[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_49__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_20[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_76__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_18[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_95__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_16[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_109__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_14[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_118__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_12[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_122__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_10[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q[9]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_8[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q[10]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q[11]_i_37__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_4[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q[12]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_n_q[0]_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/M_second_q_reg[15]_rep__0_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_n_q[0]_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1_carry__2_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1_carry_i_8__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum3[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fsmRUN/auto/sum1__972_carry_i_50__0_n_0.  Did not re-place instance fsmRUN/auto/sum1__972_carry_i_50__0
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_50__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.963 | TNS=-1110.093 |
Phase 3 Critical Path Optimization | Checksum: dea2f667

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1416.414 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.963 | TNS=-1110.093 |
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_auto_aluOut[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fsmRUN/auto/M_first_q[0].  Did not re-place instance fsmRUN/auto/M_first_q_reg[0]
INFO: [Physopt 32-81] Processed net fsmRUN/auto/M_first_q[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net fsmRUN/auto/M_first_q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.949 | TNS=-1109.428 |
INFO: [Physopt 32-702] Processed net fsmRUN/manual/M_z_q. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fsmRUN/manual/p_0_in[0].  Did not re-place instance fsmRUN/manual/M_first_q_reg[0]
INFO: [Physopt 32-572] Net fsmRUN/manual/p_0_in[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net fsmRUN/manual/p_0_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net fsmRUN/manual/alu/adder/M_z_q[0]_i_2_n_0.  Re-placed instance fsmRUN/manual/alu/adder/M_z_q[0]_i_2
INFO: [Physopt 32-735] Processed net fsmRUN/manual/alu/adder/M_z_q[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.936 | TNS=-1109.415 |
INFO: [Physopt 32-662] Processed net fsmRUN/manual/alu/adder/M_z_q[0]_i_2_n_0.  Did not re-place instance fsmRUN/manual/alu/adder/M_z_q[0]_i_2
INFO: [Physopt 32-710] Processed net fsmRUN/manual/alu/adder/M_z_d. Critical path length was reduced through logic transformation on cell fsmRUN/manual/alu/adder/M_z_q[0]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net fsmRUN/manual/alu/adder/M_z_q[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.928 | TNS=-1109.361 |
INFO: [Physopt 32-662] Processed net fsmRUN/auto/M_first_q[0]_repN.  Did not re-place instance fsmRUN/auto/M_first_q_reg[0]_replica
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_first_q[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fsmRUN/auto/alu/adder/M_result_q[0]_i_3__0_n_0.  Did not re-place instance fsmRUN/auto/alu/adder/M_result_q[0]_i_3__0
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/M_result_q[0]_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fsmRUN/auto/alu/adder/M_z_q[0]_i_6_n_0.  Did not re-place instance fsmRUN/auto/alu/adder/M_z_q[0]_i_6_comp_2
INFO: [Physopt 32-710] Processed net fsmRUN/auto/alu/adder/M_result_q[0]_i_3__0_n_0. Critical path length was reduced through logic transformation on cell fsmRUN/auto/alu/adder/M_result_q[0]_i_3__0_comp.
INFO: [Physopt 32-735] Processed net fsmRUN/auto/alu/adder/M_z_q[0]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.918 | TNS=-1109.374 |
INFO: [Physopt 32-702] Processed net fsmRUN/manual/M_result_q_reg[15]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fsmRUN/manual/alu/adder/M_result_q[0]_i_9_n_0.  Did not re-place instance fsmRUN/manual/alu/adder/M_result_q[0]_i_9
INFO: [Physopt 32-572] Net fsmRUN/manual/alu/adder/M_result_q[0]_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net fsmRUN/manual/alu/adder/M_result_q[0]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fsmRUN/manual/alu/adder/M_result_q[12]_i_4_n_0.  Did not re-place instance fsmRUN/manual/alu/adder/M_result_q[12]_i_4
INFO: [Physopt 32-710] Processed net fsmRUN/manual/alu/adder/M_result_q[0]_i_9_n_0. Critical path length was reduced through logic transformation on cell fsmRUN/manual/alu/adder/M_result_q[0]_i_9_comp.
INFO: [Physopt 32-735] Processed net fsmRUN/manual/alu/adder/M_result_q[12]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.917 | TNS=-1109.232 |
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_auto_aluOut[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fsmRUN/auto/alu/adder/M_result_q[13]_i_2_n_0.  Did not re-place instance fsmRUN/auto/alu/adder/M_result_q[13]_i_2
INFO: [Physopt 32-710] Processed net fsmRUN/auto/alu/adder/D[13]. Critical path length was reduced through logic transformation on cell fsmRUN/auto/alu/adder/M_result_q[13]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net fsmRUN/auto/alu/adder/M_result_q[13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.917 | TNS=-1108.913 |
INFO: [Physopt 32-662] Processed net fsmRUN/auto/alu/adder/M_z_q[0]_i_7_n_0.  Did not re-place instance fsmRUN/auto/alu/adder/M_z_q[0]_i_7_comp_2
INFO: [Physopt 32-572] Net fsmRUN/auto/alu/adder/M_z_q[0]_i_7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/M_z_q[0]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fsmRUN/auto/M_result_q[9]_i_7__0_n_0.  Did not re-place instance fsmRUN/auto/M_result_q[9]_i_7__0
INFO: [Physopt 32-710] Processed net fsmRUN/auto/alu/adder/M_z_q[0]_i_7_n_0. Critical path length was reduced through logic transformation on cell fsmRUN/auto/alu/adder/M_z_q[0]_i_7_comp.
INFO: [Physopt 32-735] Processed net fsmRUN/auto/M_result_q[9]_i_7__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.908 | TNS=-1108.922 |
INFO: [Physopt 32-662] Processed net fsmRUN/auto/M_result_q[14]_i_7__0_n_0.  Did not re-place instance fsmRUN/auto/M_result_q[14]_i_7__0
INFO: [Physopt 32-572] Net fsmRUN/auto/M_result_q[14]_i_7__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q[14]_i_7__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_6__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/M_z_q_reg[0]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1__972_carry__3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1__972_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1__972_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1__972_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1__972_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1__972_carry_i_6__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1__972_carry__2_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1__972_carry__1_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1__972_carry__0_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1__972_carry_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1__972_carry_i_15__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_24[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_8__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry__1_i_6__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry__0_i_6__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_11__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_29__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_22[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_17__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_20__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry__0_i_11__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_25__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_49__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_20[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_32__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_35__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_40__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_45__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_76__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_18[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_55__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_58__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_63__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_68__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_95__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_16[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[6]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_77__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_82__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_87__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_109__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_14[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[7]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[7]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_96__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_101__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_118__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_12[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[8]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[8]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[8]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_110__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_122__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_10[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[9]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[9]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[9]_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[9]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q[9]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_8[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[10]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[10]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[10]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[10]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q[10]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[11]_i_15__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[11]_i_19__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[11]_i_24__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[11]_i_29__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q[11]_i_37__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_4[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[12]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[12]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[12]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q_reg[12]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q[12]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_n_q_reg[0]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_n_q_reg[0]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_n_q_reg[0]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_n_q_reg[0]_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_n_q[0]_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/M_second_q_reg[15]_rep__0_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_n_q[0]_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1_carry__2_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1_carry_i_8__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum3[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1_carry_i_16__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1_carry_i_20__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_30__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fsmRUN/auto/sum1__972_carry_i_50__0_n_0.  Did not re-place instance fsmRUN/auto/sum1__972_carry_i_50__0
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_50__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_auto_aluOut[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fsmRUN/auto/M_first_q[0]_repN.  Did not re-place instance fsmRUN/auto/M_first_q_reg[0]_replica
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_first_q[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fsmRUN/auto/alu/adder/M_result_q[0]_i_3__0_n_0.  Did not re-place instance fsmRUN/auto/alu/adder/M_result_q[0]_i_3__0_comp
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/M_result_q[0]_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fsmRUN/auto/alu/adder/M_z_q[0]_i_7_n_0.  Did not re-place instance fsmRUN/auto/alu/adder/M_z_q[0]_i_7_comp
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/M_z_q[0]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fsmRUN/auto/M_result_q[14]_i_7__0_n_0.  Did not re-place instance fsmRUN/auto/M_result_q[14]_i_7__0
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q[14]_i_7__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1__972_carry__3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1__972_carry_i_6__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1__972_carry_i_15__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_24[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_29__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_22[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_49__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_20[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_76__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_18[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_95__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_16[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_109__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_14[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_118__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_12[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_122__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_10[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q[9]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_8[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q[10]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q[11]_i_37__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_4[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_result_q[12]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_second_q_reg[15]_rep__0_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_n_q[0]_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/M_second_q_reg[15]_rep__0_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/M_n_q[0]_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1_carry__2_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/sum1_carry_i_8__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum3[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fsmRUN/auto/sum1__972_carry_i_50__0_n_0.  Did not re-place instance fsmRUN/auto/sum1__972_carry_i_50__0
INFO: [Physopt 32-702] Processed net fsmRUN/auto/sum1__972_carry_i_50__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsmRUN/auto/alu/adder/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.908 | TNS=-1108.922 |
Phase 4 Critical Path Optimization | Checksum: dea2f667

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1416.414 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1416.414 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-29.908 | TNS=-1108.922 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.539  |          3.983  |            1  |              0  |                    32  |           0  |           2  |  00:00:08  |
|  Total          |          0.539  |          3.983  |            1  |              0  |                    32  |           0  |           3  |  00:00:08  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1416.414 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 14d6504a8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1416.414 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
564 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1416.414 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.204 . Memory (MB): peak = 1424.531 ; gain = 8.117
INFO: [Common 17-1381] The checkpoint 'C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 42f445d ConstDB: 0 ShapeSum: ffe50f1a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ed38097c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1535.875 ; gain = 98.309
Post Restoration Checksum: NetGraph: 42e959b7 NumContArr: aa4eafc5 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ed38097c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1535.887 ; gain = 98.320

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ed38097c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1541.863 ; gain = 104.297

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ed38097c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1541.863 ; gain = 104.297
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17d2827cf

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1548.727 ; gain = 111.160
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-28.930| TNS=-1072.548| WHS=-0.112 | THS=-2.262 |

Phase 2 Router Initialization | Checksum: 1e2bd2467

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1554.371 ; gain = 116.805

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1826
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1826
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1574b31f5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1555.090 ; gain = 117.523

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 617
 Number of Nodes with overlaps = 161
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-30.893| TNS=-1145.300| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 10270147b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1555.094 ; gain = 117.527

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 160
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-31.044| TNS=-1149.333| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 92bcc45b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 1555.094 ; gain = 117.527
Phase 4 Rip-up And Reroute | Checksum: 92bcc45b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 1555.094 ; gain = 117.527

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: e4cdd111

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 1555.094 ; gain = 117.527
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-30.893| TNS=-1143.658| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2690224ae

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1572.379 ; gain = 134.812

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2690224ae

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1572.379 ; gain = 134.812
Phase 5 Delay and Skew Optimization | Checksum: 2690224ae

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1572.379 ; gain = 134.812

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 286bb49b3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1572.379 ; gain = 134.812
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-30.760| TNS=-1138.968| WHS=0.127  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 286bb49b3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1572.379 ; gain = 134.812
Phase 6 Post Hold Fix | Checksum: 286bb49b3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1572.379 ; gain = 134.812

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.36969 %
  Global Horizontal Routing Utilization  = 0.99076 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 43.2432%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 69.3694%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 41.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 48.5294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 222e78f4e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 1572.379 ; gain = 134.812

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 222e78f4e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 1572.379 ; gain = 134.812

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 23056f204

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 1572.379 ; gain = 134.812

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-30.760| TNS=-1138.968| WHS=0.127  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 23056f204

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 1572.379 ; gain = 134.812
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 1572.379 ; gain = 134.812

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
582 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1572.379 ; gain = 147.848
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.245 . Memory (MB): peak = 1572.379 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
594 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fsmRUN/auto/alu/adder/sum0 output fsmRUN/auto/alu/adder/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fsmRUN/manual/alu/adder/sum0 output fsmRUN/manual/alu/adder/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fsmRUN/auto/alu/adder/sum0 multiplier stage fsmRUN/auto/alu/adder/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fsmRUN/manual/alu/adder/sum0 multiplier stage fsmRUN/manual/alu/adder/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13302720 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/darry/Documents/alchitry/16BIT_ALU_CHECKOFF/work/vivado/16BIT_ALU_CHECKOFF/16BIT_ALU_CHECKOFF.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Nov  3 20:16:06 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
614 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2010.570 ; gain = 415.734
INFO: [Common 17-206] Exiting Vivado at Tue Nov  3 20:16:06 2020...
[Tue Nov  3 20:16:10 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:56 . Memory (MB): peak = 1013.863 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov  3 20:16:10 2020...

Finished building project.
