[13:11:04.558] <TB0>     INFO: *** Welcome to pxar ***
[13:11:04.558] <TB0>     INFO: *** Today: 2016/07/27
[13:11:04.564] <TB0>     INFO: *** Version: b2a7-dirty
[13:11:04.564] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters_C15.dat
[13:11:04.565] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:11:04.565] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//defaultMaskFile.dat
[13:11:04.565] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//trimParameters_C15.dat
[13:11:04.640] <TB0>     INFO:         clk: 4
[13:11:04.640] <TB0>     INFO:         ctr: 4
[13:11:04.640] <TB0>     INFO:         sda: 19
[13:11:04.640] <TB0>     INFO:         tin: 9
[13:11:04.640] <TB0>     INFO:         level: 15
[13:11:04.640] <TB0>     INFO:         triggerdelay: 0
[13:11:04.641] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:11:04.641] <TB0>     INFO: Log level: DEBUG
[13:11:04.647] <TB0>     INFO: Found DTB DTB_WWXGRB
[13:11:04.655] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[13:11:04.660] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[13:11:04.662] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[13:11:06.212] <TB0>     INFO: DUT info: 
[13:11:06.212] <TB0>     INFO: The DUT currently contains the following objects:
[13:11:06.213] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:11:06.213] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[13:11:06.213] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[13:11:06.213] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:11:06.213] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:06.213] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:06.213] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:06.213] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:06.213] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:06.213] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:06.213] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:06.213] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:06.213] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:06.213] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:06.213] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:06.213] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:06.213] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:06.213] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:06.213] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:06.213] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:06.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:11:06.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:11:06.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:11:06.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:11:06.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:11:06.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:11:06.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:06.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:11:06.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:11:06.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:11:06.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:11:06.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:11:06.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:11:06.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:11:06.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:11:06.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:11:06.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:11:06.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:11:06.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:11:06.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:11:06.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:11:06.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:11:06.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:11:06.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:11:06.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:11:06.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:11:06.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:11:06.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:11:06.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:11:06.215] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:11:06.226] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30867456
[13:11:06.226] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x29d4050
[13:11:06.226] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x294a770
[13:11:06.226] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f8da5d94010
[13:11:06.226] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f8dabfff510
[13:11:06.226] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30932992 fPxarMemory = 0x7f8da5d94010
[13:11:06.227] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 393.1mA
[13:11:06.228] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 471.9mA
[13:11:06.228] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.0 C
[13:11:06.228] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:11:06.628] <TB0>     INFO: enter 'restricted' command line mode
[13:11:06.628] <TB0>     INFO: enter test to run
[13:11:06.628] <TB0>     INFO:   test: FPIXTest no parameter change
[13:11:06.628] <TB0>     INFO:   running: fpixtest
[13:11:06.629] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:11:06.632] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:11:06.632] <TB0>     INFO: ######################################################################
[13:11:06.632] <TB0>     INFO: PixTestFPIXTest::doTest()
[13:11:06.632] <TB0>     INFO: ######################################################################
[13:11:06.635] <TB0>     INFO: ######################################################################
[13:11:06.635] <TB0>     INFO: PixTestPretest::doTest()
[13:11:06.635] <TB0>     INFO: ######################################################################
[13:11:06.638] <TB0>     INFO:    ----------------------------------------------------------------------
[13:11:06.638] <TB0>     INFO:    PixTestPretest::programROC() 
[13:11:06.638] <TB0>     INFO:    ----------------------------------------------------------------------
[13:11:24.655] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:11:24.655] <TB0>     INFO: IA differences per ROC:  18.5 20.1 18.5 20.1 19.3 18.5 20.1 19.3 22.5 20.1 21.7 19.3 20.1 20.1 19.3 20.9
[13:11:24.722] <TB0>     INFO:    ----------------------------------------------------------------------
[13:11:24.722] <TB0>     INFO:    PixTestPretest::checkIdig() 
[13:11:24.722] <TB0>     INFO:    ----------------------------------------------------------------------
[13:11:25.975] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:11:26.477] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[13:11:26.979] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[13:11:27.481] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[13:11:27.982] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[13:11:28.484] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:11:28.986] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[13:11:29.488] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 3.2 mA
[13:11:29.989] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 0.8 mA
[13:11:30.491] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[13:11:30.993] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 3.2 mA
[13:11:31.495] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 0 mA
[13:11:31.996] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[13:11:32.498] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 0.8 mA
[13:11:32.000] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:11:33.502] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[13:11:33.755] <TB0>     INFO: Idig [mA/ROC]: 1.6 1.6 2.4 2.4 2.4 2.4 2.4 3.2 0.8 1.6 3.2 0.0 1.6 0.8 2.4 1.6 
[13:11:33.755] <TB0>     INFO: Test took 9036 ms.
[13:11:33.755] <TB0>     INFO: PixTestPretest::checkIdig() done.
[13:11:33.785] <TB0>     INFO:    ----------------------------------------------------------------------
[13:11:33.785] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:11:33.785] <TB0>     INFO:    ----------------------------------------------------------------------
[13:11:33.887] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 72.2813 mA
[13:11:33.989] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.3187 mA
[13:11:34.090] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  82 Ia 24.9187 mA
[13:11:34.190] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  78 Ia 24.1187 mA
[13:11:34.292] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 24.9187 mA
[13:11:34.392] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  74 Ia 24.1187 mA
[13:11:34.495] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.3187 mA
[13:11:34.595] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  82 Ia 24.9187 mA
[13:11:34.696] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  78 Ia 23.3187 mA
[13:11:34.796] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  82 Ia 24.1187 mA
[13:11:34.898] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 25.7187 mA
[13:11:34.999] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  69 Ia 23.3187 mA
[13:11:35.100] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  73 Ia 24.1187 mA
[13:11:35.202] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 24.1187 mA
[13:11:35.303] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 24.1187 mA
[13:11:35.404] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 24.9187 mA
[13:11:35.505] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  74 Ia 24.1187 mA
[13:11:35.607] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 24.9187 mA
[13:11:35.708] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  74 Ia 23.3187 mA
[13:11:35.809] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  78 Ia 24.9187 mA
[13:11:35.909] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  74 Ia 23.3187 mA
[13:11:36.010] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  78 Ia 24.9187 mA
[13:11:36.111] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  74 Ia 23.3187 mA
[13:11:36.212] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  78 Ia 24.9187 mA
[13:11:36.312] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  74 Ia 24.1187 mA
[13:11:36.414] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 27.3187 mA
[13:11:36.514] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  59 Ia 22.5187 mA
[13:11:36.615] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  68 Ia 24.9187 mA
[13:11:36.715] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  64 Ia 24.1187 mA
[13:11:36.816] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 24.9187 mA
[13:11:36.917] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  74 Ia 24.1187 mA
[13:11:37.024] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 26.5187 mA
[13:11:37.124] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  64 Ia 23.3187 mA
[13:11:37.224] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  68 Ia 24.1187 mA
[13:11:37.326] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 24.1187 mA
[13:11:37.428] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 24.1187 mA
[13:11:37.530] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 25.7187 mA
[13:11:37.630] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  69 Ia 23.3187 mA
[13:11:37.731] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  73 Ia 24.1187 mA
[13:11:37.832] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 24.1187 mA
[13:11:37.934] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 25.7187 mA
[13:11:38.037] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  69 Ia 24.1187 mA
[13:11:38.065] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  78
[13:11:38.065] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  74
[13:11:38.065] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  82
[13:11:38.066] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  73
[13:11:38.068] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  78
[13:11:38.068] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  78
[13:11:38.069] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  74
[13:11:38.069] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  74
[13:11:38.069] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  64
[13:11:38.069] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  74
[13:11:38.069] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  68
[13:11:38.069] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  78
[13:11:38.069] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  78
[13:11:38.069] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  73
[13:11:38.069] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  78
[13:11:38.069] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  69
[13:11:39.896] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 382.7 mA = 23.9187 mA/ROC
[13:11:39.896] <TB0>     INFO: i(loss) [mA/ROC]:     18.5  18.5  19.3  19.3  19.3  18.5  19.3  18.5  19.3  18.5  19.3  18.5  19.3  18.5  19.3  19.3
[13:11:39.930] <TB0>     INFO:    ----------------------------------------------------------------------
[13:11:39.931] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[13:11:39.931] <TB0>     INFO:    ----------------------------------------------------------------------
[13:11:40.066] <TB0>     INFO: Expecting 231680 events.
[13:11:48.143] <TB0>     INFO: 231680 events read in total (7360ms).
[13:11:48.301] <TB0>     INFO: Test took 8368ms.
[13:11:48.503] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 88 and Delta(CalDel) = 60
[13:11:48.508] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 81 and Delta(CalDel) = 58
[13:11:48.511] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 81 and Delta(CalDel) = 63
[13:11:48.515] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 105 and Delta(CalDel) = 63
[13:11:48.520] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 90 and Delta(CalDel) = 61
[13:11:48.524] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 68 and Delta(CalDel) = 63
[13:11:48.527] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 100 and Delta(CalDel) = 62
[13:11:48.535] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 68 and Delta(CalDel) = 61
[13:11:48.539] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 91 and Delta(CalDel) = 64
[13:11:48.542] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 77 and Delta(CalDel) = 64
[13:11:48.549] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 121 and Delta(CalDel) = 61
[13:11:48.553] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 62 and Delta(CalDel) = 64
[13:11:48.556] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 78 and Delta(CalDel) = 64
[13:11:48.560] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 95 and Delta(CalDel) = 61
[13:11:48.564] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 89 and Delta(CalDel) = 60
[13:11:48.567] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 68 and Delta(CalDel) = 66
[13:11:48.613] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:11:48.646] <TB0>     INFO:    ----------------------------------------------------------------------
[13:11:48.646] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:11:48.647] <TB0>     INFO:    ----------------------------------------------------------------------
[13:11:48.783] <TB0>     INFO: Expecting 231680 events.
[13:11:57.021] <TB0>     INFO: 231680 events read in total (7523ms).
[13:11:57.025] <TB0>     INFO: Test took 8374ms.
[13:11:57.047] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 30
[13:11:57.361] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 29
[13:11:57.365] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[13:11:57.369] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 31.5
[13:11:57.372] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 30.5
[13:11:57.376] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31.5
[13:11:57.380] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 30.5
[13:11:57.384] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 30.5
[13:11:57.388] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 170 +/- 33
[13:11:57.391] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 146 +/- 32
[13:11:57.395] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31
[13:11:57.400] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 156 +/- 32
[13:11:57.403] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 153 +/- 32
[13:11:57.407] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 31
[13:11:57.416] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30.5
[13:11:57.419] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 162 +/- 33.5
[13:11:57.455] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:11:57.455] <TB0>     INFO: CalDel:      126   133   143   140   137   144   134   144   170   146   137   156   153   127   128   162
[13:11:57.455] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:11:57.460] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters_C0.dat
[13:11:57.460] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters_C1.dat
[13:11:57.461] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters_C2.dat
[13:11:57.461] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters_C3.dat
[13:11:57.461] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters_C4.dat
[13:11:57.461] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters_C5.dat
[13:11:57.461] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters_C6.dat
[13:11:57.461] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters_C7.dat
[13:11:57.461] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters_C8.dat
[13:11:57.461] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters_C9.dat
[13:11:57.462] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters_C10.dat
[13:11:57.462] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters_C11.dat
[13:11:57.462] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters_C12.dat
[13:11:57.462] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters_C13.dat
[13:11:57.462] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters_C14.dat
[13:11:57.462] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters_C15.dat
[13:11:57.462] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:11:57.462] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:11:57.462] <TB0>     INFO: PixTestPretest::doTest() done, duration: 50 seconds
[13:11:57.462] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:11:57.549] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:11:57.549] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:11:57.549] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:11:57.549] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:11:57.552] <TB0>     INFO: ######################################################################
[13:11:57.552] <TB0>     INFO: PixTestTiming::doTest()
[13:11:57.552] <TB0>     INFO: ######################################################################
[13:11:57.552] <TB0>     INFO:    ----------------------------------------------------------------------
[13:11:57.552] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[13:11:57.552] <TB0>     INFO:    ----------------------------------------------------------------------
[13:11:57.553] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:11:59.454] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:12:01.728] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:12:03.001] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:12:16.171] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:12:18.444] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:12:20.717] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:12:22.990] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:12:25.263] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:12:27.536] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:12:29.809] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:12:32.081] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:12:34.356] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:12:36.637] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:12:38.916] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:12:41.200] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:12:43.480] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:12:44.001] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:12:46.521] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:12:48.041] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:12:49.560] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:12:51.082] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:12:52.601] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:12:54.121] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:12:55.641] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:12:59.671] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:13:03.070] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:13:06.475] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:13:09.881] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:13:13.282] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:13:16.682] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:13:20.081] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:13:23.480] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:13:34.943] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:13:47.280] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:13:59.539] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:14:11.835] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:14:24.151] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:14:29.618] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:14:41.925] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:14:54.234] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:14:56.506] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:14:58.025] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:14:59.545] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:15:01.065] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:15:14.107] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:15:15.627] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:15:17.146] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:15:18.666] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:15:20.939] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:15:23.212] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:15:25.486] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:15:27.759] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:15:30.032] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:15:32.305] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:15:34.578] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:15:36.851] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:15:39.123] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:15:41.396] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:15:43.672] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:15:45.945] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:15:48.218] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:15:50.496] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:15:52.769] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:15:55.042] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:15:57.314] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:15:59.587] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:16:01.860] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:16:04.133] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:16:06.408] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:16:08.680] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:16:10.953] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:16:13.229] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:16:15.502] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:16:17.775] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:16:20.048] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:16:22.322] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:16:24.595] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:16:26.868] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:16:29.141] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:16:31.414] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:16:36.320] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:16:37.839] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:16:39.360] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:16:40.881] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:16:42.400] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:16:43.919] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:16:45.438] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:16:46.957] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:16:48.481] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:16:49.000] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:16:51.708] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:16:53.227] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:16:54.746] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:16:56.265] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:16:57.784] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:16:59.304] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:17:00.823] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:17:02.343] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:17:03.863] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:17:05.383] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:17:06.906] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:17:08.426] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:17:09.946] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:17:11.467] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:17:13.741] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:17:26.103] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:17:28.376] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:17:30.649] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:17:32.922] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:17:35.195] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:17:47.544] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:17:49.818] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:17:52.091] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:17:54.364] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:17:56.637] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:17:58.910] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:18:01.183] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:18:03.455] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:18:05.728] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:18:07.001] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:18:10.274] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:18:12.548] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:18:14.822] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:18:17.095] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:18:19.368] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:18:21.641] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:18:23.914] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:18:26.571] <TB0>     INFO: TBM Phase Settings: 252
[13:18:26.571] <TB0>     INFO: 400MHz Phase: 7
[13:18:26.571] <TB0>     INFO: 160MHz Phase: 7
[13:18:26.571] <TB0>     INFO: Functional Phase Area: 4
[13:18:26.576] <TB0>     INFO: Test took 389024 ms.
[13:18:26.576] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:18:26.576] <TB0>     INFO:    ----------------------------------------------------------------------
[13:18:26.576] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[13:18:26.576] <TB0>     INFO:    ----------------------------------------------------------------------
[13:18:26.576] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:18:29.597] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:18:31.493] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:18:33.387] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:18:35.283] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:18:37.178] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:18:39.074] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:18:40.969] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:18:44.369] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:18:46.076] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:18:47.783] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:18:49.302] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:18:50.826] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:18:52.347] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:18:54.696] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:18:56.405] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:18:58.759] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:19:00.283] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:19:01.798] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:19:04.071] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:19:06.343] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:19:08.618] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:19:10.891] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:19:13.164] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:19:14.685] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:19:16.205] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:19:17.724] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:19:19.998] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:19:22.270] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:19:24.544] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:19:26.817] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:19:29.090] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:19:30.611] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:19:32.131] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:19:33.651] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:19:35.924] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:19:38.198] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:19:40.470] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:19:42.743] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:19:45.016] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:19:46.536] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:19:48.056] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:19:49.576] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:19:51.849] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:19:54.121] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:19:56.395] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:19:58.668] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:20:00.940] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:20:02.462] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:20:03.981] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:20:05.501] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:20:07.774] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:20:10.047] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:20:12.320] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:20:14.593] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:20:16.866] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:20:18.387] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:20:19.907] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:20:21.427] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:20:22.946] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:20:24.465] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:20:25.985] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:20:27.504] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:20:29.212] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:20:31.113] <TB0>     INFO: ROC Delay Settings: 228
[13:20:31.113] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[13:20:31.113] <TB0>     INFO: ROC Port 0 Delay: 4
[13:20:31.113] <TB0>     INFO: ROC Port 1 Delay: 4
[13:20:31.113] <TB0>     INFO: Functional ROC Area: 5
[13:20:31.116] <TB0>     INFO: Test took 124540 ms.
[13:20:31.116] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[13:20:31.116] <TB0>     INFO:    ----------------------------------------------------------------------
[13:20:31.116] <TB0>     INFO:    PixTestTiming::TimingTest()
[13:20:31.116] <TB0>     INFO:    ----------------------------------------------------------------------
[13:20:32.255] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4028 4029 4028 4028 4028 4029 4028 4029 e062 c000 a101 8000 4029 4029 4029 4029 4029 4029 4029 4029 e062 c000 
[13:20:32.255] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4028 4028 4028 4028 4028 4028 4028 4028 e022 c000 a102 8040 402b 4028 402b 402b 402b 402b 402b 402b e022 c000 
[13:20:32.255] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4028 4028 4028 4028 4028 4028 4028 4028 e022 c000 a103 80b1 4029 4028 4029 4029 4029 4029 4029 4029 e022 c000 
[13:20:32.255] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:20:46.737] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:20:46.737] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:21:00.878] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:21:00.879] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:21:15.152] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:21:15.152] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:21:29.371] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:21:29.371] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:21:43.546] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:21:43.546] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:21:57.751] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:21:57.752] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:22:11.912] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:22:11.912] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:22:26.140] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:22:26.141] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:22:40.327] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:22:40.327] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:22:54.638] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:22:55.023] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:22:55.036] <TB0>     INFO: Decoding statistics:
[13:22:55.036] <TB0>     INFO:   General information:
[13:22:55.036] <TB0>     INFO: 	 16bit words read:         240000000
[13:22:55.036] <TB0>     INFO: 	 valid events total:       20000000
[13:22:55.036] <TB0>     INFO: 	 empty events:             20000000
[13:22:55.037] <TB0>     INFO: 	 valid events with pixels: 0
[13:22:55.037] <TB0>     INFO: 	 valid pixel hits:         0
[13:22:55.037] <TB0>     INFO:   Event errors: 	           0
[13:22:55.037] <TB0>     INFO: 	 start marker:             0
[13:22:55.037] <TB0>     INFO: 	 stop marker:              0
[13:22:55.037] <TB0>     INFO: 	 overflow:                 0
[13:22:55.037] <TB0>     INFO: 	 invalid 5bit words:       0
[13:22:55.037] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[13:22:55.037] <TB0>     INFO:   TBM errors: 		           0
[13:22:55.037] <TB0>     INFO: 	 flawed TBM headers:       0
[13:22:55.037] <TB0>     INFO: 	 flawed TBM trailers:      0
[13:22:55.037] <TB0>     INFO: 	 event ID mismatches:      0
[13:22:55.037] <TB0>     INFO:   ROC errors: 		           0
[13:22:55.037] <TB0>     INFO: 	 missing ROC header(s):    0
[13:22:55.037] <TB0>     INFO: 	 misplaced readback start: 0
[13:22:55.037] <TB0>     INFO:   Pixel decoding errors:	   0
[13:22:55.037] <TB0>     INFO: 	 pixel data incomplete:    0
[13:22:55.037] <TB0>     INFO: 	 pixel address:            0
[13:22:55.037] <TB0>     INFO: 	 pulse height fill bit:    0
[13:22:55.037] <TB0>     INFO: 	 buffer corruption:        0
[13:22:55.037] <TB0>     INFO:    ----------------------------------------------------------------------
[13:22:55.037] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:22:55.037] <TB0>     INFO:    ----------------------------------------------------------------------
[13:22:55.037] <TB0>     INFO:    ----------------------------------------------------------------------
[13:22:55.037] <TB0>     INFO:    Read back bit status: 1
[13:22:55.037] <TB0>     INFO:    ----------------------------------------------------------------------
[13:22:55.037] <TB0>     INFO:    ----------------------------------------------------------------------
[13:22:55.037] <TB0>     INFO:    Timings are good!
[13:22:55.037] <TB0>     INFO:    ----------------------------------------------------------------------
[13:22:55.037] <TB0>     INFO: Test took 143921 ms.
[13:22:55.037] <TB0>     INFO: PixTestTiming::TimingTest() done.
[13:22:55.037] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:22:55.037] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:22:55.038] <TB0>     INFO: PixTestTiming::doTest took 657489 ms.
[13:22:55.038] <TB0>     INFO: PixTestTiming::doTest() done
[13:22:55.038] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:22:55.038] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[13:22:55.038] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[13:22:55.038] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[13:22:55.038] <TB0>     INFO: Write out ROCDelayScan3_V0
[13:22:55.039] <TB0>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:22:55.039] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:22:55.388] <TB0>     INFO: ######################################################################
[13:22:55.388] <TB0>     INFO: PixTestAlive::doTest()
[13:22:55.388] <TB0>     INFO: ######################################################################
[13:22:55.391] <TB0>     INFO:    ----------------------------------------------------------------------
[13:22:55.391] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:22:55.391] <TB0>     INFO:    ----------------------------------------------------------------------
[13:22:55.393] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:22:55.736] <TB0>     INFO: Expecting 41600 events.
[13:22:59.837] <TB0>     INFO: 41600 events read in total (3386ms).
[13:22:59.837] <TB0>     INFO: Test took 4444ms.
[13:22:59.846] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:22:59.846] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:22:59.846] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:23:00.219] <TB0>     INFO: PixTestAlive::aliveTest() done
[13:23:00.219] <TB0>     INFO: number of dead pixels (per ROC):     1    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:23:00.219] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     1    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:23:00.222] <TB0>     INFO:    ----------------------------------------------------------------------
[13:23:00.222] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:23:00.222] <TB0>     INFO:    ----------------------------------------------------------------------
[13:23:00.224] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:23:00.570] <TB0>     INFO: Expecting 41600 events.
[13:23:03.556] <TB0>     INFO: 41600 events read in total (2271ms).
[13:23:03.556] <TB0>     INFO: Test took 3332ms.
[13:23:03.556] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:03.556] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:23:03.556] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:23:03.556] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:23:03.963] <TB0>     INFO: PixTestAlive::maskTest() done
[13:23:03.963] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:23:03.967] <TB0>     INFO:    ----------------------------------------------------------------------
[13:23:03.967] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:23:03.967] <TB0>     INFO:    ----------------------------------------------------------------------
[13:23:03.968] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:23:04.315] <TB0>     INFO: Expecting 41600 events.
[13:23:08.407] <TB0>     INFO: 41600 events read in total (3377ms).
[13:23:08.408] <TB0>     INFO: Test took 4439ms.
[13:23:08.416] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:08.416] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:23:08.416] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:23:08.792] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[13:23:08.792] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:23:08.792] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:23:08.793] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:23:08.801] <TB0>     INFO: ######################################################################
[13:23:08.801] <TB0>     INFO: PixTestTrim::doTest()
[13:23:08.801] <TB0>     INFO: ######################################################################
[13:23:08.805] <TB0>     INFO:    ----------------------------------------------------------------------
[13:23:08.805] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:23:08.805] <TB0>     INFO:    ----------------------------------------------------------------------
[13:23:08.882] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:23:08.882] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:23:08.908] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:23:08.908] <TB0>     INFO:     run 1 of 1
[13:23:08.908] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:23:09.250] <TB0>     INFO: Expecting 5025280 events.
[13:23:55.105] <TB0>     INFO: 1430120 events read in total (45140ms).
[13:24:40.073] <TB0>     INFO: 2845424 events read in total (90108ms).
[13:25:24.996] <TB0>     INFO: 4273848 events read in total (135031ms).
[13:25:48.966] <TB0>     INFO: 5025280 events read in total (159001ms).
[13:25:48.003] <TB0>     INFO: Test took 160095ms.
[13:25:49.057] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:49.154] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:25:50.490] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:25:51.791] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:25:53.092] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:25:54.433] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:25:55.728] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:25:56.985] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:25:58.331] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:25:59.588] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:26:00.962] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:26:02.255] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:26:03.661] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:26:04.940] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:26:06.242] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:26:07.569] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:26:08.874] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:26:10.134] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 228544512
[13:26:10.138] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.4289 minThrLimit = 82.422 minThrNLimit = 102.95 -> result = 82.4289 -> 82
[13:26:10.139] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.0273 minThrLimit = 84.0007 minThrNLimit = 106.665 -> result = 84.0273 -> 84
[13:26:10.139] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.5347 minThrLimit = 89.5261 minThrNLimit = 109.7 -> result = 89.5347 -> 89
[13:26:10.139] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.9035 minThrLimit = 95.7872 minThrNLimit = 117.308 -> result = 95.9035 -> 95
[13:26:10.140] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.8257 minThrLimit = 87.7525 minThrNLimit = 108.735 -> result = 87.8257 -> 87
[13:26:10.140] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.6965 minThrLimit = 84.6801 minThrNLimit = 104.054 -> result = 84.6965 -> 84
[13:26:10.140] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.9242 minThrLimit = 98.9118 minThrNLimit = 119.74 -> result = 98.9242 -> 98
[13:26:10.141] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 78.0078 minThrLimit = 77.9783 minThrNLimit = 100.146 -> result = 78.0078 -> 78
[13:26:10.141] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.684 minThrLimit = 100.645 minThrNLimit = 123.38 -> result = 100.684 -> 100
[13:26:10.142] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.1191 minThrLimit = 91.0379 minThrNLimit = 109.873 -> result = 91.1191 -> 91
[13:26:10.142] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.325 minThrLimit = 94.3183 minThrNLimit = 120.944 -> result = 94.325 -> 94
[13:26:10.142] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.7986 minThrLimit = 80.7848 minThrNLimit = 100.747 -> result = 80.7986 -> 80
[13:26:10.143] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.2005 minThrLimit = 89.0649 minThrNLimit = 109.496 -> result = 89.2005 -> 89
[13:26:10.143] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.4505 minThrLimit = 92.3411 minThrNLimit = 114.22 -> result = 92.4505 -> 92
[13:26:10.143] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.2334 minThrLimit = 95.2265 minThrNLimit = 113.144 -> result = 95.2334 -> 95
[13:26:10.144] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.3432 minThrLimit = 88.2385 minThrNLimit = 104.976 -> result = 88.3432 -> 88
[13:26:10.144] <TB0>     INFO: ROC 0 VthrComp = 82
[13:26:10.144] <TB0>     INFO: ROC 1 VthrComp = 84
[13:26:10.144] <TB0>     INFO: ROC 2 VthrComp = 89
[13:26:10.144] <TB0>     INFO: ROC 3 VthrComp = 95
[13:26:10.145] <TB0>     INFO: ROC 4 VthrComp = 87
[13:26:10.145] <TB0>     INFO: ROC 5 VthrComp = 84
[13:26:10.145] <TB0>     INFO: ROC 6 VthrComp = 98
[13:26:10.145] <TB0>     INFO: ROC 7 VthrComp = 78
[13:26:10.145] <TB0>     INFO: ROC 8 VthrComp = 100
[13:26:10.145] <TB0>     INFO: ROC 9 VthrComp = 91
[13:26:10.145] <TB0>     INFO: ROC 10 VthrComp = 94
[13:26:10.145] <TB0>     INFO: ROC 11 VthrComp = 80
[13:26:10.145] <TB0>     INFO: ROC 12 VthrComp = 89
[13:26:10.146] <TB0>     INFO: ROC 13 VthrComp = 92
[13:26:10.146] <TB0>     INFO: ROC 14 VthrComp = 95
[13:26:10.146] <TB0>     INFO: ROC 15 VthrComp = 88
[13:26:10.146] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:26:10.146] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:26:10.159] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:26:10.159] <TB0>     INFO:     run 1 of 1
[13:26:10.159] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:26:10.503] <TB0>     INFO: Expecting 5025280 events.
[13:26:45.866] <TB0>     INFO: 889312 events read in total (34648ms).
[13:27:21.695] <TB0>     INFO: 1776176 events read in total (70477ms).
[13:27:57.478] <TB0>     INFO: 2661736 events read in total (106261ms).
[13:28:33.146] <TB0>     INFO: 3537920 events read in total (141928ms).
[13:29:08.741] <TB0>     INFO: 4409664 events read in total (177523ms).
[13:29:33.935] <TB0>     INFO: 5025280 events read in total (202717ms).
[13:29:34.006] <TB0>     INFO: Test took 203847ms.
[13:29:34.172] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:29:34.522] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:29:36.086] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:29:37.633] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:29:39.221] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:29:40.807] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:29:42.383] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:29:43.972] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:29:45.565] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:29:47.180] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:29:48.824] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:29:50.442] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:29:52.007] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:29:53.580] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:29:55.129] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:29:56.714] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:29:58.314] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:29:59.925] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 279089152
[13:29:59.928] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.352 for pixel 14/79 mean/min/max = 44.6449/32.8311/56.4587
[13:29:59.929] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 54.8447 for pixel 5/79 mean/min/max = 43.6037/32.1103/55.0971
[13:29:59.929] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 59.1249 for pixel 23/3 mean/min/max = 46.4355/33.728/59.143
[13:29:59.929] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 60.8217 for pixel 34/7 mean/min/max = 46.6548/32.4619/60.8477
[13:29:59.930] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 58.3502 for pixel 20/24 mean/min/max = 45.3751/32.359/58.3912
[13:29:59.930] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.4238 for pixel 24/72 mean/min/max = 44.7442/33.0457/56.4426
[13:29:59.930] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 59.8968 for pixel 8/30 mean/min/max = 46.2233/32.5366/59.91
[13:29:59.931] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.8296 for pixel 19/78 mean/min/max = 46.5591/35.2362/57.882
[13:29:59.931] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 60.3905 for pixel 26/2 mean/min/max = 46.2075/31.8953/60.5196
[13:29:59.931] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.8178 for pixel 7/22 mean/min/max = 45.1297/33.3954/56.864
[13:29:59.932] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.7188 for pixel 37/13 mean/min/max = 45.2495/32.7281/57.771
[13:29:59.932] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.9388 for pixel 32/1 mean/min/max = 45.364/33.6741/57.054
[13:29:59.932] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.706 for pixel 20/3 mean/min/max = 44.624/34.1408/55.1073
[13:29:59.933] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.9204 for pixel 11/1 mean/min/max = 45.3007/33.264/57.3374
[13:29:59.933] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 62.7694 for pixel 12/3 mean/min/max = 47.3139/31.7023/62.9254
[13:29:59.933] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 64.7969 for pixel 24/2 mean/min/max = 48.8452/32.7768/64.9136
[13:29:59.934] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:30:00.069] <TB0>     INFO: Expecting 411648 events.
[13:30:07.757] <TB0>     INFO: 411648 events read in total (6973ms).
[13:30:07.762] <TB0>     INFO: Expecting 411648 events.
[13:30:15.400] <TB0>     INFO: 411648 events read in total (6965ms).
[13:30:15.408] <TB0>     INFO: Expecting 411648 events.
[13:30:22.990] <TB0>     INFO: 411648 events read in total (6917ms).
[13:30:22.000] <TB0>     INFO: Expecting 411648 events.
[13:30:30.472] <TB0>     INFO: 411648 events read in total (6803ms).
[13:30:30.484] <TB0>     INFO: Expecting 411648 events.
[13:30:37.952] <TB0>     INFO: 411648 events read in total (6808ms).
[13:30:37.967] <TB0>     INFO: Expecting 411648 events.
[13:30:45.392] <TB0>     INFO: 411648 events read in total (6766ms).
[13:30:45.411] <TB0>     INFO: Expecting 411648 events.
[13:30:53.068] <TB0>     INFO: 411648 events read in total (6997ms).
[13:30:53.088] <TB0>     INFO: Expecting 411648 events.
[13:31:00.723] <TB0>     INFO: 411648 events read in total (6981ms).
[13:31:00.745] <TB0>     INFO: Expecting 411648 events.
[13:31:08.404] <TB0>     INFO: 411648 events read in total (7008ms).
[13:31:08.428] <TB0>     INFO: Expecting 411648 events.
[13:31:16.066] <TB0>     INFO: 411648 events read in total (6988ms).
[13:31:16.092] <TB0>     INFO: Expecting 411648 events.
[13:31:23.825] <TB0>     INFO: 411648 events read in total (7084ms).
[13:31:23.855] <TB0>     INFO: Expecting 411648 events.
[13:31:31.513] <TB0>     INFO: 411648 events read in total (7020ms).
[13:31:31.545] <TB0>     INFO: Expecting 411648 events.
[13:31:39.208] <TB0>     INFO: 411648 events read in total (7020ms).
[13:31:39.242] <TB0>     INFO: Expecting 411648 events.
[13:31:46.909] <TB0>     INFO: 411648 events read in total (7028ms).
[13:31:46.944] <TB0>     INFO: Expecting 411648 events.
[13:31:54.617] <TB0>     INFO: 411648 events read in total (7032ms).
[13:31:54.657] <TB0>     INFO: Expecting 411648 events.
[13:32:02.294] <TB0>     INFO: 411648 events read in total (7004ms).
[13:32:02.335] <TB0>     INFO: Test took 122402ms.
[13:32:02.816] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4106 < 35 for itrim = 85; old thr = 34.4429 ... break
[13:32:02.849] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1043 < 35 for itrim = 90; old thr = 34.673 ... break
[13:32:02.880] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1229 < 35 for itrim = 90; old thr = 34.4985 ... break
[13:32:02.915] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.641 < 35 for itrim = 117; old thr = 34.259 ... break
[13:32:02.950] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.303 < 35 for itrim = 104; old thr = 34.0075 ... break
[13:32:02.978] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2005 < 35 for itrim+1 = 90; old thr = 34.9268 ... break
[13:32:03.014] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0425 < 35 for itrim = 111; old thr = 34.2967 ... break
[13:32:03.049] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0317 < 35 for itrim = 98; old thr = 33.8617 ... break
[13:32:03.083] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9947 < 35 for itrim+1 = 103; old thr = 34.8989 ... break
[13:32:03.114] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0423 < 35 for itrim = 94; old thr = 34.5079 ... break
[13:32:03.156] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3524 < 35 for itrim+1 = 102; old thr = 34.8456 ... break
[13:32:03.188] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0813 < 35 for itrim = 92; old thr = 34.5691 ... break
[13:32:03.222] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6925 < 35 for itrim+1 = 90; old thr = 34.7626 ... break
[13:32:03.253] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.279 < 35 for itrim = 102; old thr = 33.6599 ... break
[13:32:03.276] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5799 < 35 for itrim = 112; old thr = 34.3 ... break
[13:32:03.300] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1342 < 35 for itrim = 113; old thr = 33.3417 ... break
[13:32:03.378] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:32:03.388] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:32:03.388] <TB0>     INFO:     run 1 of 1
[13:32:03.388] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:32:03.734] <TB0>     INFO: Expecting 5025280 events.
[13:32:39.802] <TB0>     INFO: 869584 events read in total (35353ms).
[13:33:15.229] <TB0>     INFO: 1737600 events read in total (70780ms).
[13:33:50.743] <TB0>     INFO: 2605288 events read in total (106294ms).
[13:34:26.103] <TB0>     INFO: 3462832 events read in total (141654ms).
[13:35:01.389] <TB0>     INFO: 4315776 events read in total (176941ms).
[13:35:30.837] <TB0>     INFO: 5025280 events read in total (206388ms).
[13:35:30.920] <TB0>     INFO: Test took 207532ms.
[13:35:31.104] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:31.469] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:35:33.042] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:35:34.600] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:35:36.180] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:35:37.757] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:35:39.325] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:35:40.915] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:35:42.499] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:35:44.071] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:35:45.637] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:35:47.192] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:35:48.712] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:35:50.271] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:35:51.798] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:35:53.348] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:35:54.925] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:35:56.498] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 274096128
[13:35:56.500] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 5.500000 .. 52.623204
[13:35:56.575] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 5 .. 62 (-1/-1) hits flags = 528 (plus default)
[13:35:56.585] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:35:56.585] <TB0>     INFO:     run 1 of 1
[13:35:56.585] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:35:56.933] <TB0>     INFO: Expecting 1930240 events.
[13:36:35.419] <TB0>     INFO: 1113832 events read in total (37771ms).
[13:37:05.117] <TB0>     INFO: 1930240 events read in total (67469ms).
[13:37:05.146] <TB0>     INFO: Test took 68562ms.
[13:37:05.192] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:37:05.293] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:37:06.335] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:37:07.383] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:37:08.423] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:37:09.463] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:37:10.506] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:37:11.528] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:37:12.546] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:37:13.558] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:37:14.572] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:37:15.599] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:37:16.644] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:37:17.677] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:37:18.709] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:37:19.742] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:37:20.769] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:37:21.804] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 228700160
[13:37:21.886] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 14.992288 .. 45.308848
[13:37:21.961] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 4 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:37:21.971] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:37:21.971] <TB0>     INFO:     run 1 of 1
[13:37:21.971] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:37:22.314] <TB0>     INFO: Expecting 1730560 events.
[13:38:04.116] <TB0>     INFO: 1172968 events read in total (41087ms).
[13:38:23.850] <TB0>     INFO: 1730560 events read in total (60821ms).
[13:38:23.867] <TB0>     INFO: Test took 61896ms.
[13:38:23.901] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:23.975] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:38:24.964] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:38:25.954] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:38:26.936] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:38:27.919] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:38:28.895] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:38:29.856] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:38:30.817] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:38:31.778] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:38:32.735] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:38:33.696] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:38:34.654] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:38:35.609] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:38:36.564] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:38:37.519] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:38:38.470] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:38:39.424] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 297877504
[13:38:39.506] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 18.786074 .. 40.910663
[13:38:39.581] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 8 .. 50 (-1/-1) hits flags = 528 (plus default)
[13:38:39.591] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:38:39.591] <TB0>     INFO:     run 1 of 1
[13:38:39.591] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:38:39.933] <TB0>     INFO: Expecting 1431040 events.
[13:39:22.739] <TB0>     INFO: 1213776 events read in total (42091ms).
[13:39:30.613] <TB0>     INFO: 1431040 events read in total (49966ms).
[13:39:30.631] <TB0>     INFO: Test took 51041ms.
[13:39:30.662] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:30.721] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:39:31.637] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:39:32.554] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:39:33.464] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:39:34.376] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:39:35.293] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:39:36.203] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:39:37.112] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:39:38.025] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:39:38.934] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:39:39.846] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:39:40.762] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:39:41.675] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:39:42.596] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:39:43.515] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:39:44.429] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:39:45.349] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 302194688
[13:39:45.430] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 21.899638 .. 40.853247
[13:39:45.504] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 11 .. 50 (-1/-1) hits flags = 528 (plus default)
[13:39:45.515] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:39:45.515] <TB0>     INFO:     run 1 of 1
[13:39:45.515] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:39:45.857] <TB0>     INFO: Expecting 1331200 events.
[13:40:28.222] <TB0>     INFO: 1185600 events read in total (41650ms).
[13:40:33.657] <TB0>     INFO: 1331200 events read in total (47085ms).
[13:40:33.668] <TB0>     INFO: Test took 48153ms.
[13:40:33.694] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:33.751] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:40:34.693] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:40:35.629] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:40:36.539] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:40:37.451] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:40:38.368] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:40:39.272] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:40:40.179] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:40:41.088] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:40:41.995] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:40:42.903] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:40:43.819] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:40:44.727] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:40:45.637] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:40:46.548] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:40:47.452] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:40:48.359] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 334573568
[13:40:48.442] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:40:48.442] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:40:48.453] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:40:48.453] <TB0>     INFO:     run 1 of 1
[13:40:48.453] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:40:48.798] <TB0>     INFO: Expecting 1364480 events.
[13:41:29.251] <TB0>     INFO: 1076576 events read in total (39739ms).
[13:41:40.113] <TB0>     INFO: 1364480 events read in total (50601ms).
[13:41:40.127] <TB0>     INFO: Test took 51674ms.
[13:41:40.163] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:40.233] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:41:41.223] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:41:42.218] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:41:43.211] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:41:44.205] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:41:45.199] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:41:46.188] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:41:47.181] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:41:48.174] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:41:49.164] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:41:50.156] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:41:51.152] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:41:52.146] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:41:53.141] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:41:54.120] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:41:55.081] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:41:56.043] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 287318016
[13:41:56.077] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C0.dat
[13:41:56.077] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C1.dat
[13:41:56.077] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C2.dat
[13:41:56.078] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C3.dat
[13:41:56.078] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C4.dat
[13:41:56.078] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C5.dat
[13:41:56.078] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C6.dat
[13:41:56.078] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C7.dat
[13:41:56.078] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C8.dat
[13:41:56.078] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C9.dat
[13:41:56.078] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C10.dat
[13:41:56.078] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C11.dat
[13:41:56.078] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C12.dat
[13:41:56.078] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C13.dat
[13:41:56.079] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C14.dat
[13:41:56.079] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C15.dat
[13:41:56.079] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//trimParameters35_C0.dat
[13:41:56.086] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//trimParameters35_C1.dat
[13:41:56.093] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//trimParameters35_C2.dat
[13:41:56.100] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//trimParameters35_C3.dat
[13:41:56.107] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//trimParameters35_C4.dat
[13:41:56.114] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//trimParameters35_C5.dat
[13:41:56.121] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//trimParameters35_C6.dat
[13:41:56.128] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//trimParameters35_C7.dat
[13:41:56.135] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//trimParameters35_C8.dat
[13:41:56.142] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//trimParameters35_C9.dat
[13:41:56.149] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//trimParameters35_C10.dat
[13:41:56.155] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//trimParameters35_C11.dat
[13:41:56.162] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//trimParameters35_C12.dat
[13:41:56.169] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//trimParameters35_C13.dat
[13:41:56.176] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//trimParameters35_C14.dat
[13:41:56.183] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//trimParameters35_C15.dat
[13:41:56.190] <TB0>     INFO: PixTestTrim::trimTest() done
[13:41:56.190] <TB0>     INFO: vtrim:      85  90  90 117 104  90 111  98 103  94 102  92  90 102 112 113 
[13:41:56.190] <TB0>     INFO: vthrcomp:   82  84  89  95  87  84  98  78 100  91  94  80  89  92  95  88 
[13:41:56.190] <TB0>     INFO: vcal mean:  35.03  35.03  35.07  35.03  35.02  35.04  34.99  35.01  34.99  35.07  34.97  35.01  35.03  34.98  35.01  35.07 
[13:41:56.190] <TB0>     INFO: vcal RMS:    0.98   0.82   0.82   0.90   0.83   0.87   0.88   0.84   0.90   0.81   0.81   0.82   0.82   0.84   0.94   0.97 
[13:41:56.190] <TB0>     INFO: bits mean:   9.57  10.04   8.90   9.71   9.65   9.99   9.39   9.24   9.60   9.54   9.61   9.45   9.80   9.72   9.48   9.50 
[13:41:56.190] <TB0>     INFO: bits RMS:    2.67   2.60   2.66   2.47   2.62   2.43   2.63   2.36   2.62   2.55   2.65   2.55   2.36   2.48   2.60   2.38 
[13:41:56.200] <TB0>     INFO:    ----------------------------------------------------------------------
[13:41:56.200] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:41:56.200] <TB0>     INFO:    ----------------------------------------------------------------------
[13:41:56.203] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:41:56.203] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:41:56.213] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:41:56.213] <TB0>     INFO:     run 1 of 1
[13:41:56.213] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:41:56.556] <TB0>     INFO: Expecting 4160000 events.
[13:42:42.075] <TB0>     INFO: 1131620 events read in total (44804ms).
[13:43:27.710] <TB0>     INFO: 2251545 events read in total (90439ms).
[13:44:13.007] <TB0>     INFO: 3358165 events read in total (135736ms).
[13:44:45.748] <TB0>     INFO: 4160000 events read in total (168477ms).
[13:44:45.806] <TB0>     INFO: Test took 169593ms.
[13:44:45.931] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:46.186] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:44:48.106] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:44:50.025] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:44:51.941] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:44:53.848] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:44:55.702] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:44:57.580] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:44:59.465] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:45:01.392] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:45:03.279] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:45:05.175] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:45:07.015] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:45:08.926] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:45:10.778] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:45:12.652] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:45:14.535] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:45:16.446] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 325943296
[13:45:16.447] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:45:16.520] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:45:16.521] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 175 (-1/-1) hits flags = 528 (plus default)
[13:45:16.532] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:45:16.532] <TB0>     INFO:     run 1 of 1
[13:45:16.532] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:45:16.874] <TB0>     INFO: Expecting 3660800 events.
[13:46:03.988] <TB0>     INFO: 1153230 events read in total (46399ms).
[13:46:48.852] <TB0>     INFO: 2291415 events read in total (91263ms).
[13:47:34.678] <TB0>     INFO: 3415925 events read in total (137089ms).
[13:47:44.848] <TB0>     INFO: 3660800 events read in total (147259ms).
[13:47:44.891] <TB0>     INFO: Test took 148359ms.
[13:47:44.999] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:47:45.214] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:47:46.994] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:47:48.783] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:47:50.552] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:47:52.293] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:47:54.067] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:47:55.862] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:47:57.607] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:47:59.430] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:48:01.188] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:48:02.942] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:48:04.705] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:48:06.490] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:48:08.274] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:48:10.029] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:48:11.766] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:48:13.509] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 287326208
[13:48:13.510] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:48:13.585] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:48:13.585] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 164 (-1/-1) hits flags = 528 (plus default)
[13:48:13.595] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:48:13.595] <TB0>     INFO:     run 1 of 1
[13:48:13.595] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:48:13.940] <TB0>     INFO: Expecting 3432000 events.
[13:49:02.245] <TB0>     INFO: 1194935 events read in total (47590ms).
[13:49:49.345] <TB0>     INFO: 2368330 events read in total (94690ms).
[13:50:32.200] <TB0>     INFO: 3432000 events read in total (137545ms).
[13:50:32.242] <TB0>     INFO: Test took 138647ms.
[13:50:32.332] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:32.510] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:50:34.259] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:50:35.984] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:50:37.680] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:50:39.340] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:50:41.039] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:50:42.759] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:50:44.418] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:50:46.159] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:50:47.810] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:50:49.488] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:50:51.181] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:50:52.918] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:50:54.653] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:50:56.351] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:50:58.021] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:50:59.709] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 367230976
[13:50:59.710] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:50:59.783] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:50:59.783] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 164 (-1/-1) hits flags = 528 (plus default)
[13:50:59.794] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:50:59.794] <TB0>     INFO:     run 1 of 1
[13:50:59.794] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:51:00.138] <TB0>     INFO: Expecting 3432000 events.
[13:51:48.719] <TB0>     INFO: 1194510 events read in total (47866ms).
[13:52:35.900] <TB0>     INFO: 2366860 events read in total (95047ms).
[13:53:19.110] <TB0>     INFO: 3432000 events read in total (138257ms).
[13:53:19.156] <TB0>     INFO: Test took 139363ms.
[13:53:19.247] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:19.427] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:53:21.157] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:53:22.880] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:53:24.575] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:53:26.242] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:53:27.939] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:53:29.668] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:53:31.328] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:53:33.074] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:53:34.741] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:53:36.409] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:53:38.101] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:53:39.825] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:53:41.542] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:53:43.241] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:53:44.909] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:53:46.576] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 372047872
[13:53:46.577] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[13:53:46.651] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[13:53:46.651] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 165 (-1/-1) hits flags = 528 (plus default)
[13:53:46.661] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:53:46.661] <TB0>     INFO:     run 1 of 1
[13:53:46.662] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:53:47.006] <TB0>     INFO: Expecting 3452800 events.
[13:54:32.970] <TB0>     INFO: 1189630 events read in total (45248ms).
[13:55:19.698] <TB0>     INFO: 2358050 events read in total (91976ms).
[13:56:03.793] <TB0>     INFO: 3452800 events read in total (136071ms).
[13:56:03.835] <TB0>     INFO: Test took 137173ms.
[13:56:03.925] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:04.105] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:56:05.838] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:56:07.575] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:56:09.297] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:56:10.966] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:56:12.675] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:56:14.403] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:56:16.068] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:56:17.815] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:56:19.481] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:56:21.158] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:56:22.860] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:56:24.593] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:56:26.322] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:56:28.042] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:56:29.728] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:56:31.405] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 374784000
[13:56:31.406] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.76656, thr difference RMS: 1.30408
[13:56:31.406] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.3337, thr difference RMS: 1.21948
[13:56:31.406] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.59035, thr difference RMS: 1.68511
[13:56:31.406] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.99794, thr difference RMS: 1.66861
[13:56:31.406] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.96981, thr difference RMS: 1.65074
[13:56:31.407] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.79082, thr difference RMS: 1.47376
[13:56:31.407] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.1996, thr difference RMS: 1.41389
[13:56:31.407] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.29219, thr difference RMS: 1.31992
[13:56:31.407] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 10.8968, thr difference RMS: 1.36718
[13:56:31.407] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.90556, thr difference RMS: 1.70086
[13:56:31.408] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.77898, thr difference RMS: 1.67306
[13:56:31.408] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.43161, thr difference RMS: 1.27416
[13:56:31.408] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.82646, thr difference RMS: 1.45847
[13:56:31.408] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.53064, thr difference RMS: 1.64665
[13:56:31.408] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 10.8278, thr difference RMS: 1.38905
[13:56:31.409] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 11.0743, thr difference RMS: 1.80041
[13:56:31.409] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.70853, thr difference RMS: 1.29944
[13:56:31.409] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.25693, thr difference RMS: 1.18865
[13:56:31.409] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.55892, thr difference RMS: 1.67605
[13:56:31.410] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.84688, thr difference RMS: 1.66287
[13:56:31.410] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.85791, thr difference RMS: 1.66546
[13:56:31.410] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.84735, thr difference RMS: 1.50535
[13:56:31.410] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 10.1368, thr difference RMS: 1.39593
[13:56:31.410] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.35637, thr difference RMS: 1.31444
[13:56:31.411] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 10.8919, thr difference RMS: 1.34751
[13:56:31.411] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.84933, thr difference RMS: 1.68099
[13:56:31.411] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.81576, thr difference RMS: 1.68882
[13:56:31.411] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.40388, thr difference RMS: 1.27236
[13:56:31.412] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.92827, thr difference RMS: 1.44936
[13:56:31.412] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.45625, thr difference RMS: 1.64068
[13:56:31.412] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 10.7036, thr difference RMS: 1.38276
[13:56:31.412] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 11.0581, thr difference RMS: 1.78467
[13:56:31.413] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.7349, thr difference RMS: 1.28478
[13:56:31.413] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.32784, thr difference RMS: 1.17656
[13:56:31.413] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.59726, thr difference RMS: 1.63639
[13:56:31.413] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.83606, thr difference RMS: 1.69119
[13:56:31.413] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.91844, thr difference RMS: 1.63161
[13:56:31.414] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.0788, thr difference RMS: 1.49056
[13:56:31.414] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.1862, thr difference RMS: 1.38185
[13:56:31.414] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.51839, thr difference RMS: 1.28713
[13:56:31.414] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 11.1421, thr difference RMS: 1.35047
[13:56:31.414] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.92727, thr difference RMS: 1.66739
[13:56:31.415] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.87394, thr difference RMS: 1.68483
[13:56:31.415] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.47812, thr difference RMS: 1.28134
[13:56:31.415] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.1206, thr difference RMS: 1.44139
[13:56:31.415] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.56399, thr difference RMS: 1.66823
[13:56:31.415] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 10.8751, thr difference RMS: 1.40172
[13:56:31.416] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 11.1164, thr difference RMS: 1.79654
[13:56:31.416] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.86331, thr difference RMS: 1.28862
[13:56:31.416] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.39093, thr difference RMS: 1.19303
[13:56:31.416] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.60996, thr difference RMS: 1.65106
[13:56:31.416] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.84262, thr difference RMS: 1.71099
[13:56:31.417] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.91137, thr difference RMS: 1.61673
[13:56:31.417] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.2622, thr difference RMS: 1.46187
[13:56:31.417] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 10.1732, thr difference RMS: 1.39791
[13:56:31.417] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.70573, thr difference RMS: 1.27976
[13:56:31.417] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 11.2476, thr difference RMS: 1.36231
[13:56:31.418] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.91027, thr difference RMS: 1.66692
[13:56:31.418] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.98306, thr difference RMS: 1.67548
[13:56:31.418] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.53611, thr difference RMS: 1.26842
[13:56:31.418] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.1874, thr difference RMS: 1.4149
[13:56:31.418] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.62757, thr difference RMS: 1.66053
[13:56:31.419] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.9341, thr difference RMS: 1.40369
[13:56:31.419] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 11.1323, thr difference RMS: 1.83324
[13:56:31.529] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[13:56:31.533] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2002 seconds
[13:56:31.533] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[13:56:32.240] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[13:56:32.240] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[13:56:32.243] <TB0>     INFO: ######################################################################
[13:56:32.243] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[13:56:32.243] <TB0>     INFO: ######################################################################
[13:56:32.243] <TB0>     INFO:    ----------------------------------------------------------------------
[13:56:32.243] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[13:56:32.243] <TB0>     INFO:    ----------------------------------------------------------------------
[13:56:32.243] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[13:56:32.254] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[13:56:32.254] <TB0>     INFO:     run 1 of 1
[13:56:32.254] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:56:32.597] <TB0>     INFO: Expecting 59072000 events.
[13:57:00.937] <TB0>     INFO: 1072800 events read in total (27625ms).
[13:57:28.011] <TB0>     INFO: 2141000 events read in total (54699ms).
[13:57:56.675] <TB0>     INFO: 3208800 events read in total (83363ms).
[13:58:25.448] <TB0>     INFO: 4281800 events read in total (112136ms).
[13:58:54.032] <TB0>     INFO: 5351000 events read in total (140720ms).
[13:59:22.897] <TB0>     INFO: 6421800 events read in total (169585ms).
[13:59:50.486] <TB0>     INFO: 7492400 events read in total (197174ms).
[14:00:17.845] <TB0>     INFO: 8560800 events read in total (224533ms).
[14:00:46.617] <TB0>     INFO: 9632600 events read in total (253305ms).
[14:01:15.471] <TB0>     INFO: 10702800 events read in total (282159ms).
[14:01:44.071] <TB0>     INFO: 11772000 events read in total (310759ms).
[14:02:12.837] <TB0>     INFO: 12845000 events read in total (339525ms).
[14:02:40.302] <TB0>     INFO: 13913600 events read in total (366990ms).
[14:03:07.759] <TB0>     INFO: 14983200 events read in total (394447ms).
[14:03:36.328] <TB0>     INFO: 16055400 events read in total (423016ms).
[14:04:04.961] <TB0>     INFO: 17125200 events read in total (451649ms).
[14:04:33.659] <TB0>     INFO: 18197600 events read in total (480347ms).
[14:05:02.200] <TB0>     INFO: 19265800 events read in total (508888ms).
[14:05:30.783] <TB0>     INFO: 20334000 events read in total (537471ms).
[14:05:59.379] <TB0>     INFO: 21406800 events read in total (566067ms).
[14:06:28.007] <TB0>     INFO: 22476000 events read in total (594695ms).
[14:06:56.669] <TB0>     INFO: 23546600 events read in total (623357ms).
[14:07:25.224] <TB0>     INFO: 24617000 events read in total (651912ms).
[14:07:53.644] <TB0>     INFO: 25685400 events read in total (680332ms).
[14:08:22.191] <TB0>     INFO: 26756600 events read in total (708879ms).
[14:08:50.829] <TB0>     INFO: 27827600 events read in total (737517ms).
[14:09:19.295] <TB0>     INFO: 28896600 events read in total (765983ms).
[14:09:47.840] <TB0>     INFO: 29969000 events read in total (794528ms).
[14:10:16.388] <TB0>     INFO: 31037400 events read in total (823076ms).
[14:10:44.957] <TB0>     INFO: 32107000 events read in total (851645ms).
[14:11:13.522] <TB0>     INFO: 33179600 events read in total (880210ms).
[14:11:42.108] <TB0>     INFO: 34248200 events read in total (908796ms).
[14:12:10.646] <TB0>     INFO: 35317600 events read in total (937334ms).
[14:12:39.256] <TB0>     INFO: 36388600 events read in total (965944ms).
[14:13:07.755] <TB0>     INFO: 37456800 events read in total (994443ms).
[14:13:36.491] <TB0>     INFO: 38527600 events read in total (1023179ms).
[14:14:05.163] <TB0>     INFO: 39598400 events read in total (1051851ms).
[14:14:33.837] <TB0>     INFO: 40666600 events read in total (1080525ms).
[14:15:02.545] <TB0>     INFO: 41736200 events read in total (1109233ms).
[14:15:31.186] <TB0>     INFO: 42807600 events read in total (1137874ms).
[14:15:59.854] <TB0>     INFO: 43876400 events read in total (1166542ms).
[14:16:28.526] <TB0>     INFO: 44946400 events read in total (1195214ms).
[14:16:57.153] <TB0>     INFO: 46016600 events read in total (1223841ms).
[14:17:25.832] <TB0>     INFO: 47084600 events read in total (1252520ms).
[14:17:54.547] <TB0>     INFO: 48153600 events read in total (1281235ms).
[14:18:23.211] <TB0>     INFO: 49225000 events read in total (1309899ms).
[14:18:51.858] <TB0>     INFO: 50292800 events read in total (1338546ms).
[14:19:20.525] <TB0>     INFO: 51360600 events read in total (1367213ms).
[14:19:49.149] <TB0>     INFO: 52431000 events read in total (1395837ms).
[14:20:17.875] <TB0>     INFO: 53500800 events read in total (1424563ms).
[14:20:46.600] <TB0>     INFO: 54569400 events read in total (1453289ms).
[14:21:15.333] <TB0>     INFO: 55641200 events read in total (1482021ms).
[14:21:43.981] <TB0>     INFO: 56709600 events read in total (1510669ms).
[14:22:12.667] <TB0>     INFO: 57777600 events read in total (1539355ms).
[14:22:41.403] <TB0>     INFO: 58848000 events read in total (1568091ms).
[14:22:47.697] <TB0>     INFO: 59072000 events read in total (1574385ms).
[14:22:47.716] <TB0>     INFO: Test took 1575462ms.
[14:22:47.774] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:47.898] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:47.898] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:22:49.054] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:49.054] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:22:50.227] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:22:50.227] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:22:51.368] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:22:51.368] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:22:52.523] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:22:52.523] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:22:53.683] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:22:53.683] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:22:54.837] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:22:54.837] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:22:55.996] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:22:55.996] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:22:57.151] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:22:57.151] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:22:58.313] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:22:58.313] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:22:59.486] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:22:59.486] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:23:00.630] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:00.630] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:23:01.803] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:01.803] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:23:02.980] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:02.980] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:23:04.159] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:04.159] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:23:05.337] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:05.337] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:23:06.510] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 495718400
[14:23:06.542] <TB0>     INFO: PixTestScurves::scurves() done 
[14:23:06.542] <TB0>     INFO: Vcal mean:  35.08  35.10  35.16  35.14  35.09  35.16  35.11  35.16  35.11  35.13  35.07  35.09  35.08  35.08  35.08  35.19 
[14:23:06.542] <TB0>     INFO: Vcal RMS:    0.88   0.69   0.68   0.78   0.72   0.72   0.76   0.71   0.79   0.66   0.68   0.68   0.70   0.71   0.83   0.86 
[14:23:06.542] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:23:06.617] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:23:06.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:23:06.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:23:06.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:23:06.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:23:06.617] <TB0>     INFO: ######################################################################
[14:23:06.617] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:23:06.617] <TB0>     INFO: ######################################################################
[14:23:06.625] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:23:06.970] <TB0>     INFO: Expecting 41600 events.
[14:23:11.086] <TB0>     INFO: 41600 events read in total (3391ms).
[14:23:11.087] <TB0>     INFO: Test took 4462ms.
[14:23:11.095] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:11.095] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:23:11.095] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:23:11.099] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 49, 24] has eff 0/10
[14:23:11.099] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 49, 24]
[14:23:11.105] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[14:23:11.105] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:23:11.105] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:23:11.105] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:23:11.443] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:23:11.788] <TB0>     INFO: Expecting 41600 events.
[14:23:15.926] <TB0>     INFO: 41600 events read in total (3423ms).
[14:23:15.926] <TB0>     INFO: Test took 4483ms.
[14:23:15.934] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:15.934] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[14:23:15.934] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:23:15.939] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.039
[14:23:15.939] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 184
[14:23:15.939] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.103
[14:23:15.939] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[14:23:15.939] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.273
[14:23:15.939] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 169
[14:23:15.939] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.994
[14:23:15.939] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 189
[14:23:15.939] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.273
[14:23:15.939] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[14:23:15.939] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.664
[14:23:15.939] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 169
[14:23:15.940] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.017
[14:23:15.940] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[14:23:15.940] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.138
[14:23:15.940] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[14:23:15.940] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.103
[14:23:15.940] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,8] phvalue 175
[14:23:15.940] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.064
[14:23:15.940] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 175
[14:23:15.940] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.343
[14:23:15.940] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 173
[14:23:15.940] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.869
[14:23:15.940] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,10] phvalue 166
[14:23:15.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.287
[14:23:15.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 175
[14:23:15.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.391
[14:23:15.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 168
[14:23:15.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.618
[14:23:15.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,6] phvalue 167
[14:23:15.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 154.264
[14:23:15.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 154
[14:23:15.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:23:15.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:23:15.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:23:16.028] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:23:16.374] <TB0>     INFO: Expecting 41600 events.
[14:23:20.548] <TB0>     INFO: 41600 events read in total (3459ms).
[14:23:20.549] <TB0>     INFO: Test took 4521ms.
[14:23:20.558] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:20.558] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[14:23:20.558] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:23:20.562] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:23:20.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 47minph_roc = 15
[14:23:20.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.8206
[14:23:20.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 85
[14:23:20.564] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.3116
[14:23:20.564] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [9 ,50] phvalue 67
[14:23:20.564] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.872
[14:23:20.564] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,24] phvalue 66
[14:23:20.564] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.875
[14:23:20.564] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 88
[14:23:20.564] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.9256
[14:23:20.564] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,14] phvalue 72
[14:23:20.564] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.183
[14:23:20.564] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 60
[14:23:20.564] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.4451
[14:23:20.564] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 75
[14:23:20.565] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.9429
[14:23:20.565] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,68] phvalue 71
[14:23:20.565] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.0289
[14:23:20.565] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,60] phvalue 77
[14:23:20.565] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.1071
[14:23:20.565] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 73
[14:23:20.565] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.85
[14:23:20.565] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 70
[14:23:20.565] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.4751
[14:23:20.565] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,11] phvalue 61
[14:23:20.565] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.1279
[14:23:20.565] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,43] phvalue 76
[14:23:20.566] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.3525
[14:23:20.566] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 62
[14:23:20.566] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.3121
[14:23:20.566] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 62
[14:23:20.566] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 49.8953
[14:23:20.566] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 50
[14:23:20.568] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 0 0
[14:23:20.967] <TB0>     INFO: Expecting 2560 events.
[14:23:21.925] <TB0>     INFO: 2560 events read in total (243ms).
[14:23:21.926] <TB0>     INFO: Test took 1358ms.
[14:23:21.926] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:23:21.926] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 9, 50, 1 1
[14:23:22.433] <TB0>     INFO: Expecting 2560 events.
[14:23:23.391] <TB0>     INFO: 2560 events read in total (243ms).
[14:23:23.391] <TB0>     INFO: Test took 1465ms.
[14:23:23.391] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:23:23.391] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 24, 2 2
[14:23:23.899] <TB0>     INFO: Expecting 2560 events.
[14:23:24.855] <TB0>     INFO: 2560 events read in total (241ms).
[14:23:24.856] <TB0>     INFO: Test took 1464ms.
[14:23:24.858] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:23:24.858] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 3 3
[14:23:25.364] <TB0>     INFO: Expecting 2560 events.
[14:23:26.323] <TB0>     INFO: 2560 events read in total (244ms).
[14:23:26.323] <TB0>     INFO: Test took 1464ms.
[14:23:26.324] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:23:26.324] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 14, 4 4
[14:23:26.831] <TB0>     INFO: Expecting 2560 events.
[14:23:27.789] <TB0>     INFO: 2560 events read in total (243ms).
[14:23:27.790] <TB0>     INFO: Test took 1466ms.
[14:23:27.790] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:23:27.790] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 5 5
[14:23:28.297] <TB0>     INFO: Expecting 2560 events.
[14:23:29.255] <TB0>     INFO: 2560 events read in total (243ms).
[14:23:29.255] <TB0>     INFO: Test took 1465ms.
[14:23:29.255] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:23:29.255] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 6 6
[14:23:29.763] <TB0>     INFO: Expecting 2560 events.
[14:23:30.721] <TB0>     INFO: 2560 events read in total (243ms).
[14:23:30.721] <TB0>     INFO: Test took 1466ms.
[14:23:30.721] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:23:30.722] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 68, 7 7
[14:23:31.229] <TB0>     INFO: Expecting 2560 events.
[14:23:32.187] <TB0>     INFO: 2560 events read in total (243ms).
[14:23:32.187] <TB0>     INFO: Test took 1465ms.
[14:23:32.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:23:32.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 60, 8 8
[14:23:32.695] <TB0>     INFO: Expecting 2560 events.
[14:23:33.654] <TB0>     INFO: 2560 events read in total (244ms).
[14:23:33.656] <TB0>     INFO: Test took 1469ms.
[14:23:33.657] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:23:33.657] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 9 9
[14:23:34.161] <TB0>     INFO: Expecting 2560 events.
[14:23:35.120] <TB0>     INFO: 2560 events read in total (244ms).
[14:23:35.121] <TB0>     INFO: Test took 1464ms.
[14:23:35.121] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:23:35.122] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 10 10
[14:23:35.628] <TB0>     INFO: Expecting 2560 events.
[14:23:36.587] <TB0>     INFO: 2560 events read in total (244ms).
[14:23:36.588] <TB0>     INFO: Test took 1466ms.
[14:23:36.588] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:23:36.588] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 11, 11 11
[14:23:37.096] <TB0>     INFO: Expecting 2560 events.
[14:23:38.054] <TB0>     INFO: 2560 events read in total (243ms).
[14:23:38.054] <TB0>     INFO: Test took 1467ms.
[14:23:38.055] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:23:38.055] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 43, 12 12
[14:23:38.562] <TB0>     INFO: Expecting 2560 events.
[14:23:39.522] <TB0>     INFO: 2560 events read in total (245ms).
[14:23:39.522] <TB0>     INFO: Test took 1467ms.
[14:23:39.522] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:23:39.523] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 13 13
[14:23:40.029] <TB0>     INFO: Expecting 2560 events.
[14:23:40.988] <TB0>     INFO: 2560 events read in total (244ms).
[14:23:40.988] <TB0>     INFO: Test took 1465ms.
[14:23:40.988] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:23:40.988] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 14 14
[14:23:41.495] <TB0>     INFO: Expecting 2560 events.
[14:23:42.454] <TB0>     INFO: 2560 events read in total (244ms).
[14:23:42.455] <TB0>     INFO: Test took 1467ms.
[14:23:42.457] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:23:42.457] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 15 15
[14:23:42.962] <TB0>     INFO: Expecting 2560 events.
[14:23:43.919] <TB0>     INFO: 2560 events read in total (242ms).
[14:23:43.920] <TB0>     INFO: Test took 1463ms.
[14:23:43.920] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:23:43.920] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[14:23:43.920] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[14:23:43.920] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[14:23:43.920] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC3
[14:23:43.920] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[14:23:43.920] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[14:23:43.920] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[14:23:43.920] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[14:23:43.920] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[14:23:43.920] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC9
[14:23:43.920] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[14:23:43.920] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[14:23:43.920] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC12
[14:23:43.920] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[14:23:43.920] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[14:23:43.920] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[14:23:43.923] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:23:44.429] <TB0>     INFO: Expecting 655360 events.
[14:23:56.286] <TB0>     INFO: 655360 events read in total (11142ms).
[14:23:56.299] <TB0>     INFO: Expecting 655360 events.
[14:24:07.978] <TB0>     INFO: 655360 events read in total (11116ms).
[14:24:07.994] <TB0>     INFO: Expecting 655360 events.
[14:24:19.612] <TB0>     INFO: 655360 events read in total (11060ms).
[14:24:19.631] <TB0>     INFO: Expecting 655360 events.
[14:24:31.379] <TB0>     INFO: 655360 events read in total (11194ms).
[14:24:31.403] <TB0>     INFO: Expecting 655360 events.
[14:24:43.073] <TB0>     INFO: 655360 events read in total (11120ms).
[14:24:43.102] <TB0>     INFO: Expecting 655360 events.
[14:24:54.760] <TB0>     INFO: 655360 events read in total (11113ms).
[14:24:54.793] <TB0>     INFO: Expecting 655360 events.
[14:25:06.474] <TB0>     INFO: 655360 events read in total (11139ms).
[14:25:06.510] <TB0>     INFO: Expecting 655360 events.
[14:25:18.164] <TB0>     INFO: 655360 events read in total (11117ms).
[14:25:18.205] <TB0>     INFO: Expecting 655360 events.
[14:25:29.967] <TB0>     INFO: 655360 events read in total (11230ms).
[14:25:30.011] <TB0>     INFO: Expecting 655360 events.
[14:25:41.728] <TB0>     INFO: 655360 events read in total (11189ms).
[14:25:41.776] <TB0>     INFO: Expecting 655360 events.
[14:25:53.495] <TB0>     INFO: 655360 events read in total (11192ms).
[14:25:53.549] <TB0>     INFO: Expecting 655360 events.
[14:26:05.225] <TB0>     INFO: 655360 events read in total (11149ms).
[14:26:05.281] <TB0>     INFO: Expecting 655360 events.
[14:26:16.972] <TB0>     INFO: 655360 events read in total (11164ms).
[14:26:17.034] <TB0>     INFO: Expecting 655360 events.
[14:26:28.758] <TB0>     INFO: 655360 events read in total (11198ms).
[14:26:28.825] <TB0>     INFO: Expecting 655360 events.
[14:26:40.531] <TB0>     INFO: 655360 events read in total (11180ms).
[14:26:40.601] <TB0>     INFO: Expecting 655360 events.
[14:26:52.374] <TB0>     INFO: 655360 events read in total (11246ms).
[14:26:52.452] <TB0>     INFO: Test took 188530ms.
[14:26:52.545] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:26:52.852] <TB0>     INFO: Expecting 655360 events.
[14:27:04.681] <TB0>     INFO: 655360 events read in total (11114ms).
[14:27:04.692] <TB0>     INFO: Expecting 655360 events.
[14:27:16.357] <TB0>     INFO: 655360 events read in total (11108ms).
[14:27:16.375] <TB0>     INFO: Expecting 655360 events.
[14:27:28.057] <TB0>     INFO: 655360 events read in total (11134ms).
[14:27:28.079] <TB0>     INFO: Expecting 655360 events.
[14:27:39.635] <TB0>     INFO: 655360 events read in total (11012ms).
[14:27:39.658] <TB0>     INFO: Expecting 655360 events.
[14:27:51.391] <TB0>     INFO: 655360 events read in total (11179ms).
[14:27:51.419] <TB0>     INFO: Expecting 655360 events.
[14:28:03.049] <TB0>     INFO: 655360 events read in total (11091ms).
[14:28:03.081] <TB0>     INFO: Expecting 655360 events.
[14:28:14.745] <TB0>     INFO: 655360 events read in total (11128ms).
[14:28:14.782] <TB0>     INFO: Expecting 655360 events.
[14:28:26.428] <TB0>     INFO: 655360 events read in total (11115ms).
[14:28:26.469] <TB0>     INFO: Expecting 655360 events.
[14:28:38.155] <TB0>     INFO: 655360 events read in total (11160ms).
[14:28:38.200] <TB0>     INFO: Expecting 655360 events.
[14:28:49.957] <TB0>     INFO: 655360 events read in total (11230ms).
[14:28:50.012] <TB0>     INFO: Expecting 655360 events.
[14:29:01.735] <TB0>     INFO: 655360 events read in total (11197ms).
[14:29:01.789] <TB0>     INFO: Expecting 655360 events.
[14:29:13.464] <TB0>     INFO: 655360 events read in total (11148ms).
[14:29:13.521] <TB0>     INFO: Expecting 655360 events.
[14:29:24.834] <TB0>     INFO: 655360 events read in total (10787ms).
[14:29:24.896] <TB0>     INFO: Expecting 655360 events.
[14:29:36.245] <TB0>     INFO: 655360 events read in total (10822ms).
[14:29:36.311] <TB0>     INFO: Expecting 655360 events.
[14:29:48.040] <TB0>     INFO: 655360 events read in total (11203ms).
[14:29:48.110] <TB0>     INFO: Expecting 655360 events.
[14:29:59.872] <TB0>     INFO: 655360 events read in total (11235ms).
[14:29:59.948] <TB0>     INFO: Test took 187403ms.
[14:30:00.125] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:30:00.125] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:30:00.125] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:30:00.125] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:30:00.125] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:30:00.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:30:00.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:30:00.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:30:00.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:30:00.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:30:00.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:30:00.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:30:00.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:30:00.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:30:00.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:30:00.128] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:30:00.128] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:30:00.128] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:30:00.128] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:30:00.128] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:30:00.128] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:30:00.129] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:30:00.129] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:30:00.129] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:30:00.129] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:30:00.129] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:30:00.130] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:30:00.130] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:30:00.130] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:30:00.130] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:30:00.130] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:30:00.131] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:30:00.131] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:30:00.137] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:30:00.144] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:30:00.151] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:30:00.158] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:30:00.165] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:30:00.171] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:30:00.178] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:30:00.185] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:30:00.192] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:30:00.199] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:30:00.206] <TB0>     INFO: safety margin for low PH: adding 7, margin is now 27
[14:30:00.212] <TB0>     INFO: safety margin for low PH: adding 8, margin is now 28
[14:30:00.219] <TB0>     INFO: safety margin for low PH: adding 9, margin is now 29
[14:30:00.226] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:30:00.233] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:30:00.240] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:30:00.247] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:30:00.254] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:30:00.260] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:30:00.267] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:30:00.274] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:30:00.281] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:30:00.288] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:30:00.295] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:30:00.302] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:30:00.309] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:30:00.316] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:30:00.323] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:30:00.330] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:30:00.337] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:30:00.344] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:30:00.351] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:30:00.381] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C0.dat
[14:30:00.382] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C1.dat
[14:30:00.382] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C2.dat
[14:30:00.382] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C3.dat
[14:30:00.383] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C4.dat
[14:30:00.383] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C5.dat
[14:30:00.383] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C6.dat
[14:30:00.383] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C7.dat
[14:30:00.384] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C8.dat
[14:30:00.384] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C9.dat
[14:30:00.384] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C10.dat
[14:30:00.384] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C11.dat
[14:30:00.384] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C12.dat
[14:30:00.385] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C13.dat
[14:30:00.385] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C14.dat
[14:30:00.385] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C15.dat
[14:30:00.735] <TB0>     INFO: Expecting 41600 events.
[14:30:04.589] <TB0>     INFO: 41600 events read in total (3139ms).
[14:30:04.590] <TB0>     INFO: Test took 4201ms.
[14:30:05.238] <TB0>     INFO: Expecting 41600 events.
[14:30:09.095] <TB0>     INFO: 41600 events read in total (3142ms).
[14:30:09.096] <TB0>     INFO: Test took 4202ms.
[14:30:09.743] <TB0>     INFO: Expecting 41600 events.
[14:30:13.604] <TB0>     INFO: 41600 events read in total (3146ms).
[14:30:13.604] <TB0>     INFO: Test took 4208ms.
[14:30:13.908] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:14.039] <TB0>     INFO: Expecting 2560 events.
[14:30:14.999] <TB0>     INFO: 2560 events read in total (245ms).
[14:30:14.999] <TB0>     INFO: Test took 1091ms.
[14:30:14.001] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:15.507] <TB0>     INFO: Expecting 2560 events.
[14:30:16.465] <TB0>     INFO: 2560 events read in total (243ms).
[14:30:16.465] <TB0>     INFO: Test took 1464ms.
[14:30:16.468] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:16.974] <TB0>     INFO: Expecting 2560 events.
[14:30:17.932] <TB0>     INFO: 2560 events read in total (243ms).
[14:30:17.932] <TB0>     INFO: Test took 1464ms.
[14:30:17.934] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:18.440] <TB0>     INFO: Expecting 2560 events.
[14:30:19.400] <TB0>     INFO: 2560 events read in total (245ms).
[14:30:19.400] <TB0>     INFO: Test took 1466ms.
[14:30:19.403] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:19.908] <TB0>     INFO: Expecting 2560 events.
[14:30:20.868] <TB0>     INFO: 2560 events read in total (245ms).
[14:30:20.868] <TB0>     INFO: Test took 1465ms.
[14:30:20.870] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:21.376] <TB0>     INFO: Expecting 2560 events.
[14:30:22.334] <TB0>     INFO: 2560 events read in total (243ms).
[14:30:22.335] <TB0>     INFO: Test took 1465ms.
[14:30:22.337] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:22.844] <TB0>     INFO: Expecting 2560 events.
[14:30:23.802] <TB0>     INFO: 2560 events read in total (243ms).
[14:30:23.803] <TB0>     INFO: Test took 1466ms.
[14:30:23.807] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:24.311] <TB0>     INFO: Expecting 2560 events.
[14:30:25.271] <TB0>     INFO: 2560 events read in total (245ms).
[14:30:25.271] <TB0>     INFO: Test took 1464ms.
[14:30:25.274] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:25.780] <TB0>     INFO: Expecting 2560 events.
[14:30:26.738] <TB0>     INFO: 2560 events read in total (243ms).
[14:30:26.739] <TB0>     INFO: Test took 1466ms.
[14:30:26.740] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:27.247] <TB0>     INFO: Expecting 2560 events.
[14:30:28.206] <TB0>     INFO: 2560 events read in total (244ms).
[14:30:28.207] <TB0>     INFO: Test took 1467ms.
[14:30:28.209] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:28.715] <TB0>     INFO: Expecting 2560 events.
[14:30:29.675] <TB0>     INFO: 2560 events read in total (245ms).
[14:30:29.676] <TB0>     INFO: Test took 1467ms.
[14:30:29.678] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:30.184] <TB0>     INFO: Expecting 2560 events.
[14:30:31.143] <TB0>     INFO: 2560 events read in total (244ms).
[14:30:31.144] <TB0>     INFO: Test took 1466ms.
[14:30:31.147] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:31.652] <TB0>     INFO: Expecting 2560 events.
[14:30:32.609] <TB0>     INFO: 2560 events read in total (242ms).
[14:30:32.609] <TB0>     INFO: Test took 1462ms.
[14:30:32.612] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:33.118] <TB0>     INFO: Expecting 2560 events.
[14:30:34.076] <TB0>     INFO: 2560 events read in total (243ms).
[14:30:34.077] <TB0>     INFO: Test took 1465ms.
[14:30:34.079] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:34.585] <TB0>     INFO: Expecting 2560 events.
[14:30:35.545] <TB0>     INFO: 2560 events read in total (245ms).
[14:30:35.545] <TB0>     INFO: Test took 1467ms.
[14:30:35.548] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:36.054] <TB0>     INFO: Expecting 2560 events.
[14:30:37.013] <TB0>     INFO: 2560 events read in total (244ms).
[14:30:37.013] <TB0>     INFO: Test took 1465ms.
[14:30:37.016] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:37.522] <TB0>     INFO: Expecting 2560 events.
[14:30:38.482] <TB0>     INFO: 2560 events read in total (245ms).
[14:30:38.482] <TB0>     INFO: Test took 1467ms.
[14:30:38.484] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:38.991] <TB0>     INFO: Expecting 2560 events.
[14:30:39.949] <TB0>     INFO: 2560 events read in total (244ms).
[14:30:39.949] <TB0>     INFO: Test took 1465ms.
[14:30:39.951] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:40.458] <TB0>     INFO: Expecting 2560 events.
[14:30:41.416] <TB0>     INFO: 2560 events read in total (244ms).
[14:30:41.417] <TB0>     INFO: Test took 1466ms.
[14:30:41.419] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:41.925] <TB0>     INFO: Expecting 2560 events.
[14:30:42.884] <TB0>     INFO: 2560 events read in total (244ms).
[14:30:42.884] <TB0>     INFO: Test took 1465ms.
[14:30:42.886] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:43.393] <TB0>     INFO: Expecting 2560 events.
[14:30:44.353] <TB0>     INFO: 2560 events read in total (245ms).
[14:30:44.353] <TB0>     INFO: Test took 1467ms.
[14:30:44.357] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:44.861] <TB0>     INFO: Expecting 2560 events.
[14:30:45.819] <TB0>     INFO: 2560 events read in total (243ms).
[14:30:45.820] <TB0>     INFO: Test took 1463ms.
[14:30:45.822] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:46.328] <TB0>     INFO: Expecting 2560 events.
[14:30:47.288] <TB0>     INFO: 2560 events read in total (245ms).
[14:30:47.289] <TB0>     INFO: Test took 1467ms.
[14:30:47.291] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:47.797] <TB0>     INFO: Expecting 2560 events.
[14:30:48.756] <TB0>     INFO: 2560 events read in total (244ms).
[14:30:48.757] <TB0>     INFO: Test took 1466ms.
[14:30:48.759] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:49.265] <TB0>     INFO: Expecting 2560 events.
[14:30:50.224] <TB0>     INFO: 2560 events read in total (244ms).
[14:30:50.225] <TB0>     INFO: Test took 1466ms.
[14:30:50.227] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:50.733] <TB0>     INFO: Expecting 2560 events.
[14:30:51.693] <TB0>     INFO: 2560 events read in total (245ms).
[14:30:51.693] <TB0>     INFO: Test took 1467ms.
[14:30:51.695] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:52.202] <TB0>     INFO: Expecting 2560 events.
[14:30:53.162] <TB0>     INFO: 2560 events read in total (245ms).
[14:30:53.163] <TB0>     INFO: Test took 1468ms.
[14:30:53.165] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:53.672] <TB0>     INFO: Expecting 2560 events.
[14:30:54.630] <TB0>     INFO: 2560 events read in total (244ms).
[14:30:54.630] <TB0>     INFO: Test took 1465ms.
[14:30:54.632] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:55.138] <TB0>     INFO: Expecting 2560 events.
[14:30:56.098] <TB0>     INFO: 2560 events read in total (245ms).
[14:30:56.099] <TB0>     INFO: Test took 1467ms.
[14:30:56.101] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:56.607] <TB0>     INFO: Expecting 2560 events.
[14:30:57.566] <TB0>     INFO: 2560 events read in total (244ms).
[14:30:57.567] <TB0>     INFO: Test took 1466ms.
[14:30:57.569] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:58.076] <TB0>     INFO: Expecting 2560 events.
[14:30:59.035] <TB0>     INFO: 2560 events read in total (244ms).
[14:30:59.035] <TB0>     INFO: Test took 1467ms.
[14:30:59.037] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:59.544] <TB0>     INFO: Expecting 2560 events.
[14:31:00.502] <TB0>     INFO: 2560 events read in total (243ms).
[14:31:00.502] <TB0>     INFO: Test took 1465ms.
[14:31:01.526] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[14:31:01.526] <TB0>     INFO: PH scale (per ROC):    79  88  76  76  80  79  76  77  67  75  80  77  79  75  64  60
[14:31:01.526] <TB0>     INFO: PH offset (per ROC):  165 174 180 165 176 187 176 176 176 176 176 186 173 187 191 206
[14:31:01.700] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:31:01.703] <TB0>     INFO: ######################################################################
[14:31:01.703] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:31:01.703] <TB0>     INFO: ######################################################################
[14:31:01.703] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:31:01.714] <TB0>     INFO: scanning low vcal = 10
[14:31:02.059] <TB0>     INFO: Expecting 41600 events.
[14:31:05.789] <TB0>     INFO: 41600 events read in total (3015ms).
[14:31:05.790] <TB0>     INFO: Test took 4076ms.
[14:31:05.792] <TB0>     INFO: scanning low vcal = 20
[14:31:06.298] <TB0>     INFO: Expecting 41600 events.
[14:31:10.017] <TB0>     INFO: 41600 events read in total (3004ms).
[14:31:10.017] <TB0>     INFO: Test took 4225ms.
[14:31:10.019] <TB0>     INFO: scanning low vcal = 30
[14:31:10.526] <TB0>     INFO: Expecting 41600 events.
[14:31:14.255] <TB0>     INFO: 41600 events read in total (3014ms).
[14:31:14.257] <TB0>     INFO: Test took 4238ms.
[14:31:14.259] <TB0>     INFO: scanning low vcal = 40
[14:31:14.759] <TB0>     INFO: Expecting 41600 events.
[14:31:19.017] <TB0>     INFO: 41600 events read in total (3543ms).
[14:31:19.018] <TB0>     INFO: Test took 4759ms.
[14:31:19.021] <TB0>     INFO: scanning low vcal = 50
[14:31:19.441] <TB0>     INFO: Expecting 41600 events.
[14:31:23.714] <TB0>     INFO: 41600 events read in total (3558ms).
[14:31:23.714] <TB0>     INFO: Test took 4693ms.
[14:31:23.718] <TB0>     INFO: scanning low vcal = 60
[14:31:24.136] <TB0>     INFO: Expecting 41600 events.
[14:31:28.413] <TB0>     INFO: 41600 events read in total (3561ms).
[14:31:28.414] <TB0>     INFO: Test took 4696ms.
[14:31:28.417] <TB0>     INFO: scanning low vcal = 70
[14:31:28.836] <TB0>     INFO: Expecting 41600 events.
[14:31:33.097] <TB0>     INFO: 41600 events read in total (3546ms).
[14:31:33.098] <TB0>     INFO: Test took 4681ms.
[14:31:33.101] <TB0>     INFO: scanning low vcal = 80
[14:31:33.518] <TB0>     INFO: Expecting 41600 events.
[14:31:37.789] <TB0>     INFO: 41600 events read in total (3556ms).
[14:31:37.790] <TB0>     INFO: Test took 4689ms.
[14:31:37.793] <TB0>     INFO: scanning low vcal = 90
[14:31:38.211] <TB0>     INFO: Expecting 41600 events.
[14:31:42.489] <TB0>     INFO: 41600 events read in total (3563ms).
[14:31:42.490] <TB0>     INFO: Test took 4697ms.
[14:31:42.493] <TB0>     INFO: scanning low vcal = 100
[14:31:42.911] <TB0>     INFO: Expecting 41600 events.
[14:31:47.314] <TB0>     INFO: 41600 events read in total (3688ms).
[14:31:47.314] <TB0>     INFO: Test took 4821ms.
[14:31:47.317] <TB0>     INFO: scanning low vcal = 110
[14:31:47.736] <TB0>     INFO: Expecting 41600 events.
[14:31:52.017] <TB0>     INFO: 41600 events read in total (3566ms).
[14:31:52.018] <TB0>     INFO: Test took 4701ms.
[14:31:52.021] <TB0>     INFO: scanning low vcal = 120
[14:31:52.438] <TB0>     INFO: Expecting 41600 events.
[14:31:56.709] <TB0>     INFO: 41600 events read in total (3556ms).
[14:31:56.709] <TB0>     INFO: Test took 4688ms.
[14:31:56.713] <TB0>     INFO: scanning low vcal = 130
[14:31:57.128] <TB0>     INFO: Expecting 41600 events.
[14:32:01.391] <TB0>     INFO: 41600 events read in total (3548ms).
[14:32:01.392] <TB0>     INFO: Test took 4679ms.
[14:32:01.394] <TB0>     INFO: scanning low vcal = 140
[14:32:01.811] <TB0>     INFO: Expecting 41600 events.
[14:32:06.090] <TB0>     INFO: 41600 events read in total (3564ms).
[14:32:06.090] <TB0>     INFO: Test took 4696ms.
[14:32:06.093] <TB0>     INFO: scanning low vcal = 150
[14:32:06.511] <TB0>     INFO: Expecting 41600 events.
[14:32:10.779] <TB0>     INFO: 41600 events read in total (3553ms).
[14:32:10.780] <TB0>     INFO: Test took 4687ms.
[14:32:10.783] <TB0>     INFO: scanning low vcal = 160
[14:32:11.199] <TB0>     INFO: Expecting 41600 events.
[14:32:15.478] <TB0>     INFO: 41600 events read in total (3563ms).
[14:32:15.479] <TB0>     INFO: Test took 4696ms.
[14:32:15.482] <TB0>     INFO: scanning low vcal = 170
[14:32:15.901] <TB0>     INFO: Expecting 41600 events.
[14:32:20.164] <TB0>     INFO: 41600 events read in total (3548ms).
[14:32:20.164] <TB0>     INFO: Test took 4682ms.
[14:32:20.170] <TB0>     INFO: scanning low vcal = 180
[14:32:20.581] <TB0>     INFO: Expecting 41600 events.
[14:32:24.848] <TB0>     INFO: 41600 events read in total (3552ms).
[14:32:24.848] <TB0>     INFO: Test took 4678ms.
[14:32:24.851] <TB0>     INFO: scanning low vcal = 190
[14:32:25.271] <TB0>     INFO: Expecting 41600 events.
[14:32:29.554] <TB0>     INFO: 41600 events read in total (3568ms).
[14:32:29.554] <TB0>     INFO: Test took 4703ms.
[14:32:29.557] <TB0>     INFO: scanning low vcal = 200
[14:32:29.977] <TB0>     INFO: Expecting 41600 events.
[14:32:34.248] <TB0>     INFO: 41600 events read in total (3556ms).
[14:32:34.249] <TB0>     INFO: Test took 4691ms.
[14:32:34.252] <TB0>     INFO: scanning low vcal = 210
[14:32:34.670] <TB0>     INFO: Expecting 41600 events.
[14:32:38.953] <TB0>     INFO: 41600 events read in total (3568ms).
[14:32:38.954] <TB0>     INFO: Test took 4702ms.
[14:32:38.957] <TB0>     INFO: scanning low vcal = 220
[14:32:39.375] <TB0>     INFO: Expecting 41600 events.
[14:32:43.644] <TB0>     INFO: 41600 events read in total (3554ms).
[14:32:43.645] <TB0>     INFO: Test took 4688ms.
[14:32:43.648] <TB0>     INFO: scanning low vcal = 230
[14:32:44.066] <TB0>     INFO: Expecting 41600 events.
[14:32:48.327] <TB0>     INFO: 41600 events read in total (3546ms).
[14:32:48.328] <TB0>     INFO: Test took 4680ms.
[14:32:48.331] <TB0>     INFO: scanning low vcal = 240
[14:32:48.749] <TB0>     INFO: Expecting 41600 events.
[14:32:53.029] <TB0>     INFO: 41600 events read in total (3565ms).
[14:32:53.029] <TB0>     INFO: Test took 4698ms.
[14:32:53.033] <TB0>     INFO: scanning low vcal = 250
[14:32:53.452] <TB0>     INFO: Expecting 41600 events.
[14:32:57.720] <TB0>     INFO: 41600 events read in total (3553ms).
[14:32:57.720] <TB0>     INFO: Test took 4687ms.
[14:32:57.724] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:32:58.143] <TB0>     INFO: Expecting 41600 events.
[14:33:02.419] <TB0>     INFO: 41600 events read in total (3561ms).
[14:33:02.419] <TB0>     INFO: Test took 4694ms.
[14:33:02.422] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:33:02.839] <TB0>     INFO: Expecting 41600 events.
[14:33:07.112] <TB0>     INFO: 41600 events read in total (3558ms).
[14:33:07.112] <TB0>     INFO: Test took 4690ms.
[14:33:07.115] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:33:07.530] <TB0>     INFO: Expecting 41600 events.
[14:33:11.788] <TB0>     INFO: 41600 events read in total (3543ms).
[14:33:11.788] <TB0>     INFO: Test took 4673ms.
[14:33:11.792] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:33:12.209] <TB0>     INFO: Expecting 41600 events.
[14:33:16.493] <TB0>     INFO: 41600 events read in total (3569ms).
[14:33:16.493] <TB0>     INFO: Test took 4701ms.
[14:33:16.496] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:33:16.913] <TB0>     INFO: Expecting 41600 events.
[14:33:21.181] <TB0>     INFO: 41600 events read in total (3553ms).
[14:33:21.182] <TB0>     INFO: Test took 4686ms.
[14:33:21.736] <TB0>     INFO: PixTestGainPedestal::measure() done 
[14:33:21.739] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:33:21.740] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:33:21.740] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:33:21.740] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:33:21.740] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:33:21.741] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:33:21.741] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:33:21.741] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:33:21.741] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:33:21.742] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:33:21.742] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:33:21.742] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:33:21.743] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:33:21.743] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:33:21.743] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:33:21.743] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:33:59.532] <TB0>     INFO: PixTestGainPedestal::fit() done
[14:33:59.532] <TB0>     INFO: non-linearity mean:  0.955 0.949 0.957 0.952 0.962 0.958 0.965 0.957 0.955 0.960 0.960 0.950 0.957 0.956 0.958 0.948
[14:33:59.532] <TB0>     INFO: non-linearity RMS:   0.006 0.009 0.007 0.006 0.004 0.007 0.004 0.006 0.008 0.006 0.005 0.008 0.006 0.006 0.006 0.007
[14:33:59.532] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:33:59.557] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:33:59.579] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:33:59.602] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:33:59.624] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:33:59.646] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:33:59.669] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:33:59.691] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:33:59.713] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:33:59.736] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:33:59.758] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:33:59.781] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:33:59.803] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:33:59.826] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:33:59.848] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:33:59.871] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:33:59.893] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[14:33:59.893] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:33:59.910] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:33:59.910] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:33:59.932] <TB0>     INFO: ######################################################################
[14:33:59.932] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:33:59.932] <TB0>     INFO: ######################################################################
[14:33:59.934] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:33:59.944] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:33:59.944] <TB0>     INFO:     run 1 of 1
[14:33:59.944] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:34:00.286] <TB0>     INFO: Expecting 3120000 events.
[14:34:51.727] <TB0>     INFO: 1302605 events read in total (50726ms).
[14:35:42.545] <TB0>     INFO: 2605275 events read in total (101545ms).
[14:36:02.844] <TB0>     INFO: 3120000 events read in total (121844ms).
[14:36:02.887] <TB0>     INFO: Test took 122944ms.
[14:36:02.960] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:03.084] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:36:04.476] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:36:05.864] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:36:07.268] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:36:08.702] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:36:10.062] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:36:11.445] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:36:12.904] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:36:14.250] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:36:15.738] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:36:17.111] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:36:18.599] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:36:19.956] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:36:21.351] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:36:22.754] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:36:24.146] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:36:25.509] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 415559680
[14:36:25.568] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:36:25.568] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 67.9267, RMS = 1.71133
[14:36:25.568] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 77
[14:36:25.568] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:36:25.568] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.7737, RMS = 1.73369
[14:36:25.568] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[14:36:25.569] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:36:25.569] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.5758, RMS = 2.11856
[14:36:25.569] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:36:25.569] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:36:25.570] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.7441, RMS = 1.81899
[14:36:25.570] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:36:25.571] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:36:25.571] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.1359, RMS = 3.38976
[14:36:25.571] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:36:25.571] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:36:25.571] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.679, RMS = 2.85115
[14:36:25.571] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:36:25.572] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:36:25.572] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1198, RMS = 1.08189
[14:36:25.572] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:36:25.572] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:36:25.572] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.3839, RMS = 1.17299
[14:36:25.572] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:36:25.573] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:36:25.573] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.4064, RMS = 1.22928
[14:36:25.573] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:36:25.573] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:36:25.573] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.4791, RMS = 1.34583
[14:36:25.573] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:36:25.574] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:36:25.575] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.6081, RMS = 2.22291
[14:36:25.575] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[14:36:25.575] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:36:25.575] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.5596, RMS = 2.54339
[14:36:25.575] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:36:25.576] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:36:25.576] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8216, RMS = 1.34579
[14:36:25.576] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:36:25.576] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:36:25.576] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.224, RMS = 1.2961
[14:36:25.576] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:36:25.577] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:36:25.577] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 58.9644, RMS = 2.61681
[14:36:25.577] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 73
[14:36:25.577] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:36:25.577] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 61.3221, RMS = 2.4147
[14:36:25.577] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 74
[14:36:25.578] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:36:25.578] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.3659, RMS = 2.40972
[14:36:25.578] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[14:36:25.578] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:36:25.578] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.1345, RMS = 2.42426
[14:36:25.578] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[14:36:25.580] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:36:25.580] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.2107, RMS = 1.54072
[14:36:25.580] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:36:25.580] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:36:25.580] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.4527, RMS = 1.46929
[14:36:25.580] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:36:25.581] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:36:25.581] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.15, RMS = 1.32965
[14:36:25.581] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:36:25.581] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:36:25.581] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.5056, RMS = 1.18142
[14:36:25.581] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:36:25.582] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:36:25.582] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 64.9836, RMS = 2.99665
[14:36:25.582] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[14:36:25.582] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:36:25.582] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 65.5619, RMS = 3.01048
[14:36:25.582] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[14:36:25.583] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:36:25.583] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.0495, RMS = 2.21529
[14:36:25.583] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:36:25.583] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:36:25.583] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.9576, RMS = 1.95545
[14:36:25.583] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:36:25.584] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:36:25.584] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.2736, RMS = 1.14119
[14:36:25.584] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:36:25.584] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:36:25.584] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.6534, RMS = 1.29115
[14:36:25.585] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:36:25.586] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:36:25.586] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4962, RMS = 1.36683
[14:36:25.586] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:36:25.586] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:36:25.586] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.865, RMS = 1.68734
[14:36:25.586] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:36:25.587] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:36:25.587] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.9304, RMS = 2.24849
[14:36:25.587] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:36:25.587] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:36:25.587] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.084, RMS = 2.41836
[14:36:25.587] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:36:25.591] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 145 seconds
[14:36:25.591] <TB0>     INFO: number of dead bumps (per ROC):     0    0    1    0    0    0    2    0    0    0    0    0    0    0    0    0
[14:36:25.591] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:36:25.689] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:36:25.689] <TB0>     INFO: enter test to run
[14:36:25.689] <TB0>     INFO:   test:  no parameter change
[14:36:25.690] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.1mA
[14:36:25.690] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 472.7mA
[14:36:25.690] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.2 C
[14:36:25.690] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:36:26.175] <TB0>    QUIET: Connection to board 133 closed.
[14:36:26.176] <TB0>     INFO: pXar: this is the end, my friend
[14:36:26.176] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
