WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500063 heartbeat IPC: 3.99991 cumulative IPC: 3.99991 (Simulation time: 0 hr 2 min 17 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2500064 cumulative IPC: 3.9999 (Simulation time: 0 hr 2 min 17 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2500064 (Simulation time: 0 hr 2 min 17 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 10086027 heartbeat IPC: 1.31823 cumulative IPC: 1.31823 (Simulation time: 0 hr 6 min 32 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 17630806 heartbeat IPC: 1.32542 cumulative IPC: 1.32182 (Simulation time: 0 hr 10 min 43 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 25193413 heartbeat IPC: 1.3223 cumulative IPC: 1.32198 (Simulation time: 0 hr 14 min 38 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 32741760 heartbeat IPC: 1.3248 cumulative IPC: 1.32268 (Simulation time: 0 hr 17 min 41 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 40503844 heartbeat IPC: 1.28832 cumulative IPC: 1.31566 (Simulation time: 0 hr 19 min 50 sec) 
Simulation finished CPU 0 instructions: 50000001 cycles: 38003781 cumulative IPC: 1.31566 (Simulation time: 0 hr 19 min 50 sec) 

Simulation complete CPU 0 instructions: 50000001 cycles: 38003781 (Simulation time: 0 hr 19 min 50 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/631.deepsjeng_s-928B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.31566 instructions: 50000001 cycles: 38003781
CPU 0 Branch Prediction Accuracy: 89.1569% MPKI: 16.1133 Average ROB Occupancy at Mispredict: 27.7166
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01754
BRANCH_INDIRECT: 0.01102
BRANCH_CONDITIONAL: 15.5915
BRANCH_DIRECT_CALL: 0.01738
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.47578

LLC TOTAL       ACCESS:      36574  HIT:       9480  MISS:      27094
LLC LOAD         ACCESS:      14716  HIT:        490  MISS:      14226
LLC RFO          ACCESS:        443  HIT:        106  MISS:        337
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:       8562  HIT:       8558  MISS:          4
LLC TRANSLATION  ACCESS:      12853  HIT:        326  MISS:      12527
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 122.179 cycles
cpu0_DTLB TOTAL       ACCESS:   13070108  HIT:   13005581  MISS:      64527
cpu0_DTLB LOAD         ACCESS:   13070108  HIT:   13005581  MISS:      64527
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 91.8328 cycles
cpu0_ITLB TOTAL       ACCESS:    3544612  HIT:    3544612  MISS:          0
cpu0_ITLB LOAD         ACCESS:    3544612  HIT:    3544612  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   15808348  HIT:   15668881  MISS:     139467
cpu0_L1D LOAD         ACCESS:    9780076  HIT:    9700285  MISS:      79791
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    6009793  HIT:    5967616  MISS:      42177
cpu0_L1D TRANSLATION  ACCESS:      18479  HIT:        980  MISS:      17499
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 32.3914 cycles
cpu0_L1I TOTAL       ACCESS:    4203709  HIT:    4142221  MISS:      61488
cpu0_L1I LOAD         ACCESS:    4203709  HIT:    4142221  MISS:      61488
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 7.42814 cycles
cpu0_L2C TOTAL       ACCESS:     120222  HIT:      92209  MISS:      28013
cpu0_L2C LOAD         ACCESS:      73637  HIT:      58921  MISS:      14716
cpu0_L2C RFO          ACCESS:      13463  HIT:      13020  MISS:        443
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:      15664  HIT:      15663  MISS:          1
cpu0_L2C TRANSLATION  ACCESS:      17458  HIT:       4605  MISS:      12853
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 139.137 cycles
cpu0_STLB TOTAL       ACCESS:      13726  HIT:       4586  MISS:       9140
cpu0_STLB LOAD         ACCESS:      13726  HIT:       4586  MISS:       9140
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 635.308 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      11635
  ROW_BUFFER_MISS:      15455
 AVG DBUS CONGESTED CYCLE:    3.97819
 WQ ROW_BUFFER_HIT:         27
  ROW_BUFFER_MISS:       1063  FULL:          0

