$date
   Sat Jul 26 08:26:20 2025
$end

$version
  2023.2
  $dumpfile ("tb_bisr_weight_allocation.vcd") 
$end

$timescale
  1ps
$end

$scope module tb_bisr_weight_allocation $end
$var reg 1 ! clk $end
$var reg 1 " rst_n $end
$var reg 1 # envm_wr_en $end
$var reg 4 $ envm_faulty_valid_mask [3:0] $end
$var reg 1 % weight_start $end
$var reg 32 & input_weights [31:0] $end
$var reg 1 ' weight_valid $end
$var reg 2 ( read_addr [1:0] $end
$var wire 32 ) output_weights [31:0] $end
$var wire 2 * output_mapped_addr [1:0] $end
$var wire 1 + recovery_success $end
$var wire 1 , recovery_done $end
$var integer 32 - i [31:0] $end
$var integer 32 . j [31:0] $end
$scope module dut $end
$var wire 1 / clk $end
$var wire 1 0 rst_n $end
$var wire 1 1 envm_wr_en $end
$var wire 4 2 envm_faulty_valid_mask [3:0] $end
$var wire 1 3 weight_start $end
$var wire 32 4 input_weights [31:0] $end
$var wire 1 5 weight_valid $end
$var wire 2 6 read_addr [1:0] $end
$var wire 32 ) output_weights [31:0] $end
$var wire 2 * output_mapped_addr [1:0] $end
$var wire 1 + recovery_success $end
$var wire 1 , recovery_done $end
$var wire 4 7 zero_weight_flags [3:0] $end
$var wire 4 8 faulty_rows_mask [3:0] $end
$var wire 4 9 valid_bits_out [3:0] $end
$var wire 1 : all_faulty_matched $end
$var wire 1 ; allocation_failed $end
$var wire 1 < match_success $end
$var wire 1 = match_failed $end
$var wire 2 > faulty_row_addr [1:0] $end
$var wire 2 ? mapped_read_addr [1:0] $end
$var reg 2 @ faulty_pe_addr [1:0] $end
$var reg 2 A mapping_addr [1:0] $end
$var reg 1 B mapping_addr_valid $end
$scope module faulty_pe_inst $end
$var wire 1 / clk $end
$var wire 1 0 rst_n $end
$var wire 1 1 wr_en $end
$var wire 4 2 faulty_valid_mask [3:0] $end
$var wire 4 7 zero_weight_flags [3:0] $end
$var wire 1 5 weight_valid $end
$var wire 2 C current_row_addr [1:0] $end
$var reg 1 D match_success $end
$var reg 1 E match_failed $end
$var reg 2 F faulty_row_addr [1:0] $end
$var wire 4 8 faulty_rows_mask [3:0] $end
$var wire 4 9 valid_bits_out [3:0] $end
$var wire 1 : all_faulty_matched $end
$var reg 4 G valid_storage [3:0] $end
$var reg 4 H faulty_rows_info [3:0] $end
$var wire 4 I quick_candidates [3:0] $end
$var wire 4 J \cam_quick_filter[0].conflict_check  [3:0] $end
$var wire 4 K \cam_quick_filter[1].conflict_check  [3:0] $end
$var wire 4 L \cam_quick_filter[2].conflict_check  [3:0] $end
$var wire 4 M \cam_quick_filter[3].conflict_check  [3:0] $end
$var wire 4 N \precise_matching[0].match_result  [3:0] $end
$var wire 4 O \precise_matching[1].match_result  [3:0] $end
$var wire 4 P \precise_matching[2].match_result  [3:0] $end
$var wire 4 Q \precise_matching[3].match_result  [3:0] $end
$var reg 3 R max_match_count [2:0] $end
$var reg 2 S best_match_index [1:0] $end
$var reg 1 T match_found $end
$var integer 32 U j [31:0] $end
$scope begin Block116_4 $end
$var integer 32 V k [31:0] $end
$upscope $end
$scope begin Block128_5 $end
$var integer 32 W k [31:0] $end
$upscope $end
$scope begin Block136_6 $end
$var integer 32 X k [31:0] $end
$upscope $end
$upscope $end
$scope module mapping_inst $end
$var wire 1 / clk $end
$var wire 1 0 rst_n $end
$var wire 4 8 faulty_rows_mask [3:0] $end
$var wire 1 < match_success $end
$var wire 1 = match_failed $end
$var wire 2 > faulty_addr [1:0] $end
$var wire 2 Y current_row_addr [1:0] $end
$var wire 1 : all_faulty_matched $end
$var wire 1 1 envm_wr_en $end
$var wire 2 6 input_addr [1:0] $end
$var wire 2 ? mapped_addr [1:0] $end
$var wire 1 ; allocation_failed $end
$var reg 4 Z faulty_checker [3:0] $end
$var reg 4 [ allocation_checker [3:0] $end
$var reg 1 \ faulty_checker_initialized $end
$var reg 1 ] allocation_failed_reg $end
$var reg 1 ^ envm_wr_en_delayed $end
$var reg 2 _ selected_healthy_row [1:0] $end
$var reg 2 ` selected_faulty_row [1:0] $end
$var reg 1 a found_healthy_row $end
$var reg 1 b found_faulty_row $end
$var integer 32 c i [31:0] $end
$scope begin Block81_9 $end
$var integer 32 d j [31:0] $end
$upscope $end
$upscope $end
$scope module weight_storage_inst $end
$var wire 1 / clk $end
$var wire 1 0 rst_n $end
$var wire 1 5 wr_en $end
$var wire 2 e wr_addr [1:0] $end
$var wire 32 4 wr_data [31:0] $end
$var wire 2 ? rd_addr [1:0] $end
$var wire 32 ) rd_data [31:0] $end
$upscope $end
$upscope $end
$scope task display_test_setup $end
$upscope $end
$scope task execute_test_pattern $end
$upscope $end
$scope task execute_envm_initialization $end
$upscope $end
$scope task execute_weight_allocation $end
$upscope $end
$scope task execute_read_test $end
$upscope $end
$scope task display_internal_status $end
$upscope $end
$scope task check_results $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
0!
1"
0#
b111 $
0%
b0 &
0'
b0 (
bx )
bx *
x+
x,
bx -
bx .
0/
10
01
b111 2
03
b0 4
05
b0 6
b1111 7
bx 8
bx 9
x:
x;
x<
x=
bx >
bx ?
bx @
bx A
xB
bx C
xD
xE
bx F
bx G
bx H
bx I
b0 J
b0 K
b0 L
b0 M
bx N
bx O
bx P
bx Q
b0 R
b0 S
0T
b100 U
bx V
bx W
bx X
bx Y
bx Z
bx [
x\
x]
x^
bx _
bx `
xa
xb
bx c
bx d
bx e
$end

#5000
1!
1/
0;
0<
0=
0D
0E
0]
0^

#10000
0!
0"
0+
0,
0/
00
b0 8
b1111 9
0:
b0 >
b0 @
b0 A
0B
b0 C
b0 F
b1111 G
b0 H
b1111 I
b0 N
b0 O
b0 P
b0 Q
b100 U
b100 V
b0 Y
b0 Z
b0 [
0\
b0 _
b0 `
1a
0b
b100 c
b100 d
b0 e

#15000
1!
1/
b100 V
b100 d

#20000
0!
1"
1#
b100 -
0/
10
11

#25000
1!
1/
b1101 8
b111 9
b111 G
b1101 H
b111 I
b1000 N
b1010 O
b100 P
b10 R
b1 S
1T
b100 U
b100 W
b100 X
1^

#30000
0!
0#
1%
0/
01
13

#35000
1!
1/
b1101 Z
1\
0^
b1 _
1a
1b
b100 c

#40000
0!
0%
b101100010000000101010 &
1'
b0 -
0/
03
b101100010000000101010 4
15
b1000 7
b1 I
b10 K
b100 L
b1000 O
b0 P
b1 R
b0 S
1T
b100 U

#45000
1!
1/
b110 9
1<
b1 @
1B
b1 C
1D
b110 G
b0 I
b0 R
0T
b100 U
b1 e

#50000
0!
b101110000000000101011 &
b1 -
0/
b101110000000000101011 4
b1010 7
b10 I
b0 K
b1010 O
b10 R
b1 S
1T
b100 U

#55000
1!
b101100010000000101010 )
b0 *
1/
b100 9
b10 >
b0 ?
b10 @
b1 A
b10 C
b10 F
b100 G
b0 I
b0 R
b0 S
0T
b100 U
b1 Y
b1 [
b1 _
b10 `
1a
1b
b100 c
b10 e

#60000
0!
b1110000110000010001000101100 &
b10 -
0/
b1110000110000010001000101100 4
b0 7
b1000 J
b1010 K
b0 N
b0 O

#65000
1!
1/
0<
1=
b11 @
b10 A
b11 C
0D
1E
b10 Y
b101 [
b1 _
b11 `
1a
1b
b100 c
b11 e

#70000
0!
b1111000000000010001100101101 &
b11 -
0/
b1111000000000010001100101101 4
b100 7
b100 I
b0 L
b100 P
b1 R
b10 S
1T
b100 U

#75000
1!
1/
b0 9
1:
1<
0=
b11 >
b11 A
1D
0E
b11 F
b0 G
b0 I
b0 R
b0 S
0T
b100 U
b11 Y
b111 [
b0 _
b11 `
0a
1b
b100 c

#76000
b100 -

#80000
0!
0'
1+
1,
0/
05

#85000
1!
1/
0<
0D
b1111 [
b0 `
0b
b100 c

#90000
0!
0/

#95000
1!
b0 -
1/
1;
1]

#100000
0!
0/

#105000
1!
1/

#106000
b1 -

#110000
0!
b1 (
b1110000110000010001000101100 )
b10 *
0/
b1 6
b10 ?

#115000
1!
1/

#116000
b10 -

#120000
0!
b10 (
b101110000000000101011 )
b1 *
0/
b10 6
b1 ?

#125000
1!
1/

#126000
b11 -

#130000
0!
b11 (
b1111000000000010001100101101 )
b11 *
0/
b11 6
b11 ?

#135000
1!
1/

#136000
b100 -

#140000
0!
0/

#145000
1!
1/

#150000
0!
0/

#155000
1!
1/
