Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Nov 12 22:45:21 2023
| Host         : Juwan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_fpga_timing_summary_routed.rpt -pb top_module_fpga_timing_summary_routed.pb -rpx top_module_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module_fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  145         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (145)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (372)
5. checking no_input_delay (2)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (145)
--------------------------
 There are 111 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: oHz/r_clk_1Hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (372)
--------------------------------------------------
 There are 372 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  380          inf        0.000                      0                  380           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           380 Endpoints
Min Delay           380 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.295ns  (logic 5.033ns (54.143%)  route 4.262ns (45.857%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  BTN_IBUF[4]_inst/O
                         net (fo=35, routed)          4.262     5.742    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     9.295 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.295    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uat_stmch/tx_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.861ns  (logic 4.011ns (45.269%)  route 4.850ns (54.731%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDPE                         0.000     0.000 r  uat_stmch/tx_reg/C
    SLICE_X7Y97          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  uat_stmch/tx_reg/Q
                         net (fo=1, routed)           4.850     5.306    LED_OBUF[4]
    D4                   OBUF (Prop_obuf_I_O)         3.555     8.861 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     8.861    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oHz/r_clk_1Hz_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.861ns  (logic 4.107ns (52.245%)  route 3.754ns (47.755%))
  Logic Levels:           3  (BUFG=1 FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE                         0.000     0.000 r  oHz/r_clk_1Hz_reg/C
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  oHz/r_clk_1Hz_reg/Q
                         net (fo=2, routed)           0.732     1.188    LED_OBUF[7]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.284 r  LED_OBUF_BUFG[7]_inst/O
                         net (fo=35, routed)          3.022     4.306    LED_OBUF_BUFG[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555     7.861 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.861    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.018ns  (logic 5.018ns (71.497%)  route 2.000ns (28.503%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BTN_IBUF[3]_inst/O
                         net (fo=27, routed)          2.000     3.468    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551     7.018 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.018    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uat_stmch/state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.610ns  (logic 3.976ns (60.160%)  route 2.633ns (39.840%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDCE                         0.000     0.000 r  uat_stmch/state_reg[0]/C
    SLICE_X4Y81          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  uat_stmch/state_reg[0]/Q
                         net (fo=2, routed)           2.633     3.089    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     6.610 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.610    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uat_stmch/tx_reg_lopt_replica_2/C
                            (rising edge-triggered cell FDPE)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.228ns  (logic 4.070ns (65.343%)  route 2.159ns (34.657%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDPE                         0.000     0.000 r  uat_stmch/tx_reg_lopt_replica_2/C
    SLICE_X2Y78          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  uat_stmch/tx_reg_lopt_replica_2/Q
                         net (fo=1, routed)           2.159     2.677    lopt_1
    V17                  OBUF (Prop_obuf_I_O)         3.552     6.228 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.228    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uat_stmch/busy_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.167ns  (logic 4.011ns (65.035%)  route 2.156ns (34.965%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDCE                         0.000     0.000 r  uat_stmch/busy_reg/C
    SLICE_X5Y78          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  uat_stmch/busy_reg/Q
                         net (fo=4, routed)           2.156     2.612    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555     6.167 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.167    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uat_stmch/tx_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.747ns  (logic 4.070ns (70.818%)  route 1.677ns (29.182%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDPE                         0.000     0.000 r  uat_stmch/tx_reg_lopt_replica/C
    SLICE_X2Y85          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  uat_stmch/tx_reg_lopt_replica/Q
                         net (fo=1, routed)           1.677     2.195    lopt
    R18                  OBUF (Prop_obuf_I_O)         3.552     5.747 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.747    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uat_stmch/counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uat_stmch/tx_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.801ns  (logic 1.096ns (22.828%)  route 3.705ns (77.172%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDCE                         0.000     0.000 r  uat_stmch/counter_reg[1]/C
    SLICE_X7Y81          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  uat_stmch/counter_reg[1]/Q
                         net (fo=10, routed)          1.302     1.758    uat_stmch/counter_reg_n_0_[1]
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.124     1.882 r  uat_stmch/tx_i_5/O
                         net (fo=1, routed)           0.000     1.882    uat_stmch/tx_i_5_n_0
    SLICE_X9Y80          MUXF7 (Prop_muxf7_I1_O)      0.217     2.099 r  uat_stmch/tx_reg_i_3/O
                         net (fo=1, routed)           0.906     3.005    uat_stmch/tx_reg_i_3_n_0
    SLICE_X7Y80          LUT5 (Prop_lut5_I3_O)        0.299     3.304 r  uat_stmch/tx_i_1/O
                         net (fo=3, routed)           1.498     4.801    uat_stmch/tx_i_1_n_0
    SLICE_X7Y97          FDPE                                         r  uat_stmch/tx_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oHz/r_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            oHz/r_counter_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.509ns  (logic 0.828ns (18.364%)  route 3.681ns (81.636%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE                         0.000     0.000 r  oHz/r_counter_reg[4]/C
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  oHz/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.811     1.267    oHz/r_counter[4]
    SLICE_X53Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.391 f  oHz/r_counter[0]_i_7/O
                         net (fo=1, routed)           0.948     2.339    oHz/r_counter[0]_i_7_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I4_O)        0.124     2.463 f  oHz/r_counter[0]_i_2/O
                         net (fo=3, routed)           0.165     2.628    oHz/r_counter[0]_i_2_n_0
    SLICE_X53Y96         LUT2 (Prop_lut2_I1_O)        0.124     2.752 r  oHz/r_counter[25]_i_1/O
                         net (fo=25, routed)          1.757     4.509    oHz/r_clk_1Hz
    SLICE_X52Y100        FDRE                                         r  oHz/r_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_report_funct/word_report_r_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bram_Read_write_w1/memory_reg/DIADI[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.146ns (57.924%)  route 0.106ns (42.076%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDCE                         0.000     0.000 r  u_report_funct/word_report_r_reg[4]/C
    SLICE_X9Y83          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  u_report_funct/word_report_r_reg[4]/Q
                         net (fo=1, routed)           0.106     0.252    bram_Read_write_w1/Q[4]
    RAMB18_X0Y33         RAMB18E1                                     r  bram_Read_write_w1/memory_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_report_funct/word_report_r_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bram_Read_write_w1/memory_reg/DIADI[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.146ns (57.924%)  route 0.106ns (42.076%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDCE                         0.000     0.000 r  u_report_funct/word_report_r_reg[5]/C
    SLICE_X9Y83          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  u_report_funct/word_report_r_reg[5]/Q
                         net (fo=1, routed)           0.106     0.252    bram_Read_write_w1/Q[5]
    RAMB18_X0Y33         RAMB18E1                                     r  bram_Read_write_w1/memory_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_report_funct/word_report_r_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bram_Read_write_w1/memory_reg/DIADI[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.146ns (57.468%)  route 0.108ns (42.532%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDCE                         0.000     0.000 r  u_report_funct/word_report_r_reg[6]/C
    SLICE_X9Y83          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  u_report_funct/word_report_r_reg[6]/Q
                         net (fo=1, routed)           0.108     0.254    bram_Read_write_w1/Q[6]
    RAMB18_X0Y33         RAMB18E1                                     r  bram_Read_write_w1/memory_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_report_funct/word_report_r_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bram_Read_write_w1/memory_reg/DIADI[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.146ns (57.468%)  route 0.108ns (42.532%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDCE                         0.000     0.000 r  u_report_funct/word_report_r_reg[7]/C
    SLICE_X9Y83          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  u_report_funct/word_report_r_reg[7]/Q
                         net (fo=1, routed)           0.108     0.254    bram_Read_write_w1/Q[7]
    RAMB18_X0Y33         RAMB18E1                                     r  bram_Read_write_w1/memory_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_report_funct/intermediate_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_report_funct/word_report_r_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.151ns (56.980%)  route 0.114ns (43.020%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE                         0.000     0.000 r  u_report_funct/intermediate_reg_reg[5]/C
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.151     0.151 r  u_report_funct/intermediate_reg_reg[5]/Q
                         net (fo=1, routed)           0.114     0.265    u_report_funct/intermediate_reg[5]
    SLICE_X9Y83          FDCE                                         r  u_report_funct/word_report_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CA_p_v1/word_to_STE_sensed/STE_MATCH_VECTOR_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA_p_v1/STE_local_match/out_bits_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.164ns (56.388%)  route 0.127ns (43.612%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE                         0.000     0.000 r  CA_p_v1/word_to_STE_sensed/STE_MATCH_VECTOR_reg[23]/C
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CA_p_v1/word_to_STE_sensed/STE_MATCH_VECTOR_reg[23]/Q
                         net (fo=2, routed)           0.127     0.291    CA_p_v1/STE_local_match/Q[1]
    SLICE_X10Y83         FDRE                                         r  CA_p_v1/STE_local_match/out_bits_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BRAM_read_comp/read_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_report_funct/intermediate_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.117%)  route 0.128ns (43.883%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE                         0.000     0.000 r  BRAM_read_comp/read_data_reg[3]/C
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  BRAM_read_comp/read_data_reg[3]/Q
                         net (fo=6, routed)           0.128     0.292    u_report_funct/intermediate_reg_reg[7]_0[3]
    SLICE_X8Y82          FDRE                                         r  u_report_funct/intermediate_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BRAM_read_comp/read_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_report_funct/intermediate_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.148ns (50.551%)  route 0.145ns (49.449%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE                         0.000     0.000 r  BRAM_read_comp/read_data_reg[4]/C
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  BRAM_read_comp/read_data_reg[4]/Q
                         net (fo=6, routed)           0.145     0.293    u_report_funct/intermediate_reg_reg[7]_0[4]
    SLICE_X8Y82          FDRE                                         r  u_report_funct/intermediate_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_Read_write_w1/read_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uat_stmch/data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.186ns (63.444%)  route 0.107ns (36.556%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE                         0.000     0.000 r  bram_Read_write_w1/read_data_reg[2]/C
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bram_Read_write_w1/read_data_reg[2]/Q
                         net (fo=1, routed)           0.107     0.248    uut/data_reg[8][2]
    SLICE_X9Y79          LUT5 (Prop_lut5_I1_O)        0.045     0.293 r  uut/data[3]_i_1/O
                         net (fo=1, routed)           0.000     0.293    uat_stmch/D[2]
    SLICE_X9Y79          FDCE                                         r  uat_stmch/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CA_p_v1/word_to_STE_sensed/STE_MATCH_VECTOR_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA_p_v1/STE_local_match/out_bits_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.164ns (54.908%)  route 0.135ns (45.092%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE                         0.000     0.000 r  CA_p_v1/word_to_STE_sensed/STE_MATCH_VECTOR_reg[24]/C
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CA_p_v1/word_to_STE_sensed/STE_MATCH_VECTOR_reg[24]/Q
                         net (fo=4, routed)           0.135     0.299    CA_p_v1/STE_local_match/Q[2]
    SLICE_X11Y83         FDRE                                         r  CA_p_v1/STE_local_match/out_bits_reg[15]/D
  -------------------------------------------------------------------    -------------------





