<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\impl\gwsynthesis\Nano9k_lcdmic.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\Nano9k_lcdmic.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\Nano9k_lcdmic.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.07 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Nov 04 12:42:34 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>8280</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>4091</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>80</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>XTAL</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>XTAL_IN </td>
</tr>
<tr>
<td>LCD_CLK</td>
<td>Base</td>
<td>30.030</td>
<td>33.300
<td>0.000</td>
<td>15.015</td>
<td></td>
<td></td>
<td>LCD_CLK </td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.111</td>
<td>90.000
<td>0.000</td>
<td>5.556</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL</td>
<td>chip_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.111</td>
<td>90.000
<td>0.000</td>
<td>5.556</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL</td>
<td>chip_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>22.222</td>
<td>45.000
<td>0.000</td>
<td>11.111</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL</td>
<td>chip_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>33.333</td>
<td>30.000
<td>0.000</td>
<td>16.667</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL</td>
<td>chip_pll/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>90.000(MHz)</td>
<td style="color: #FF0000;">84.210(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of XTAL!</h4>
<h4>No timing paths to get frequency of LCD_CLK!</h4>
<h4>No timing paths to get frequency of chip_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of chip_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of chip_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>XTAL</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>XTAL</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LCD_CLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LCD_CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-24.842</td>
<td>80</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.764</td>
<td>D1/cscordic1/re[3]_5_s0/Q</td>
<td>D1/cscordic1/im[4]_18_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.111</td>
<td>0.000</td>
<td>11.475</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.735</td>
<td>D1/cscordic0/th[9]_21_s0/Q</td>
<td>D1/cscordic0/im[10]_18_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.111</td>
<td>0.000</td>
<td>11.446</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.712</td>
<td>D1/cscordic0/th[11]_21_s0/Q</td>
<td>D1/cscordic0/im[12]_18_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.111</td>
<td>0.000</td>
<td>11.423</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-0.707</td>
<td>D1/cscordic1/re[3]_5_s0/Q</td>
<td>D1/cscordic1/im[4]_17_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.111</td>
<td>0.000</td>
<td>11.418</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-0.678</td>
<td>D1/cscordic0/th[9]_21_s0/Q</td>
<td>D1/cscordic0/im[10]_17_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.111</td>
<td>0.000</td>
<td>11.389</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-0.663</td>
<td>D1/cscordic1/th[9]_21_s0/Q</td>
<td>D1/cscordic1/re[10]_18_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.111</td>
<td>0.000</td>
<td>11.374</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-0.655</td>
<td>D1/cscordic0/th[11]_21_s0/Q</td>
<td>D1/cscordic0/im[12]_17_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.111</td>
<td>0.000</td>
<td>11.366</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-0.650</td>
<td>D1/cscordic1/re[3]_5_s0/Q</td>
<td>D1/cscordic1/im[4]_16_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.111</td>
<td>0.000</td>
<td>11.361</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-0.621</td>
<td>D1/cscordic0/th[9]_21_s0/Q</td>
<td>D1/cscordic0/im[10]_16_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.111</td>
<td>0.000</td>
<td>11.332</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-0.606</td>
<td>D1/cscordic1/th[9]_21_s0/Q</td>
<td>D1/cscordic1/re[10]_17_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.111</td>
<td>0.000</td>
<td>11.317</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-0.598</td>
<td>D1/cscordic0/th[11]_21_s0/Q</td>
<td>D1/cscordic0/im[12]_16_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.111</td>
<td>0.000</td>
<td>11.309</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-0.593</td>
<td>D1/cscordic1/re[3]_5_s0/Q</td>
<td>D1/cscordic1/im[4]_15_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.111</td>
<td>0.000</td>
<td>11.304</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-0.564</td>
<td>D1/cscordic0/th[9]_21_s0/Q</td>
<td>D1/cscordic0/im[10]_15_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.111</td>
<td>0.000</td>
<td>11.275</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-0.549</td>
<td>D1/cscordic1/th[9]_21_s0/Q</td>
<td>D1/cscordic1/re[10]_16_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.111</td>
<td>0.000</td>
<td>11.260</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-0.541</td>
<td>D1/cscordic0/th[11]_21_s0/Q</td>
<td>D1/cscordic0/im[12]_15_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.111</td>
<td>0.000</td>
<td>11.252</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-0.536</td>
<td>D1/cscordic1/re[3]_5_s0/Q</td>
<td>D1/cscordic1/im[4]_14_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.111</td>
<td>0.000</td>
<td>11.247</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-0.507</td>
<td>D1/cscordic0/th[9]_21_s0/Q</td>
<td>D1/cscordic0/im[10]_14_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.111</td>
<td>0.000</td>
<td>11.218</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-0.498</td>
<td>D1/cscordic0/re[6]_9_s0/Q</td>
<td>D1/cscordic0/im[7]_18_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.111</td>
<td>0.000</td>
<td>11.209</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-0.492</td>
<td>D1/cscordic1/th[9]_21_s0/Q</td>
<td>D1/cscordic1/re[10]_15_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.111</td>
<td>0.000</td>
<td>11.203</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-0.484</td>
<td>D1/cscordic0/th[11]_21_s0/Q</td>
<td>D1/cscordic0/im[12]_14_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.111</td>
<td>0.000</td>
<td>11.195</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-0.479</td>
<td>D1/cscordic1/re[3]_5_s0/Q</td>
<td>D1/cscordic1/im[4]_13_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.111</td>
<td>0.000</td>
<td>11.190</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-0.450</td>
<td>D1/cscordic0/th[9]_21_s0/Q</td>
<td>D1/cscordic0/im[10]_13_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.111</td>
<td>0.000</td>
<td>11.161</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-0.441</td>
<td>D1/cscordic0/re[6]_9_s0/Q</td>
<td>D1/cscordic0/im[7]_17_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.111</td>
<td>0.000</td>
<td>11.152</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-0.435</td>
<td>D1/cscordic1/th[9]_21_s0/Q</td>
<td>D1/cscordic1/re[10]_14_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.111</td>
<td>0.000</td>
<td>11.146</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-0.427</td>
<td>D1/cscordic0/th[11]_21_s0/Q</td>
<td>D1/cscordic0/im[12]_13_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.111</td>
<td>0.000</td>
<td>11.138</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.482</td>
<td>D1/real_D1_35_s0/Q</td>
<td>D1/B1_B1_0_2_s/DI[5]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>2</td>
<td>0.557</td>
<td>mic/agc/vld4_s0/Q</td>
<td>mic/agc/g_counter_0_s0/CE</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>3</td>
<td>0.584</td>
<td>mic/lc/vld1_s0/Q</td>
<td>mic/agc/d0_4_s0/CE</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.599</td>
</tr>
<tr>
<td>4</td>
<td>0.584</td>
<td>mic/lc/vld1_s0/Q</td>
<td>mic/agc/d0_12_s0/CE</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.599</td>
</tr>
<tr>
<td>5</td>
<td>0.584</td>
<td>mic/lc/vld1_s0/Q</td>
<td>mic/agc/d0_13_s0/CE</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.599</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>D1/cscordic0/negate_0_s8/Q</td>
<td>D1/cscordic0/negate_0_s8/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>D1/theta0_16_s6/Q</td>
<td>D1/theta0_16_s6/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>mic/agc/g_counter_0_s0/Q</td>
<td>mic/agc/g_counter_0_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>D1/cscordic0/negate_0_s6/Q</td>
<td>D1/cscordic0/negate_0_s6/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>D1/adata0wadr_0_s0/Q</td>
<td>D1/adata0wadr_0_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>mic/data_count_0_s1/Q</td>
<td>mic/data_count_0_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.710</td>
<td>D1/v_count_0_s0/Q</td>
<td>D1/v_count_0_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>13</td>
<td>0.712</td>
<td>mic/mic_count_0_s0/Q</td>
<td>mic/mic_count_0_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>14</td>
<td>0.730</td>
<td>mic/agc/g_counter_3_s0/Q</td>
<td>mic/agc/g_counter_3_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>15</td>
<td>0.730</td>
<td>mic/agc/g_counter_7_s0/Q</td>
<td>mic/agc/g_counter_7_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>16</td>
<td>0.730</td>
<td>mic/agc/g_counter_9_s0/Q</td>
<td>mic/agc/g_counter_9_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>17</td>
<td>0.730</td>
<td>mic/data0I1_2_s0/Q</td>
<td>mic/data0I1_2_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>18</td>
<td>0.730</td>
<td>mic/data0I1_6_s0/Q</td>
<td>mic/data0I1_6_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>19</td>
<td>0.730</td>
<td>mic/data0I1_8_s0/Q</td>
<td>mic/data0I1_8_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>20</td>
<td>0.730</td>
<td>mic/data0I1_12_s0/Q</td>
<td>mic/data0I1_12_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>21</td>
<td>0.730</td>
<td>mic/data0I1_14_s0/Q</td>
<td>mic/data0I1_14_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>22</td>
<td>0.730</td>
<td>mic/data0I1_18_s0/Q</td>
<td>mic/data0I1_18_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>23</td>
<td>0.730</td>
<td>mic/data0I1_20_s0/Q</td>
<td>mic/data0I1_20_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>24</td>
<td>0.730</td>
<td>mic/data0I1_24_s0/Q</td>
<td>mic/data0I1_24_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>25</td>
<td>0.730</td>
<td>mic/data0I1_26_s0/Q</td>
<td>mic/data0I1_26_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.228</td>
<td>5.478</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>mic/mic_count_3_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.228</td>
<td>5.478</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>mic/mic_count_1_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.228</td>
<td>5.478</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>mic/data_count_7_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.228</td>
<td>5.478</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>mic/data0I1_30_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.228</td>
<td>5.478</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>mic/data0I1_14_s0</td>
</tr>
<tr>
<td>6</td>
<td>4.228</td>
<td>5.478</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>mic/data0I2_14_s0</td>
</tr>
<tr>
<td>7</td>
<td>4.228</td>
<td>5.478</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>mic/data0B3_14_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.228</td>
<td>5.478</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>mic/data0B1_14_s0</td>
</tr>
<tr>
<td>9</td>
<td>4.228</td>
<td>5.478</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>mic/agc/d4_4_s0</td>
</tr>
<tr>
<td>10</td>
<td>4.228</td>
<td>5.478</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>D1/cscordic0/im[5]_18_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.265</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.501</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/cscordic1/re[3]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/cscordic1/im[4]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>D1/cscordic1/re[3]_5_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R22C24[0][A]</td>
<td style=" font-weight:bold;">D1/cscordic1/re[3]_5_s0/Q</td>
</tr>
<tr>
<td>3.709</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[1][A]</td>
<td>D1/cscordic1/n1047_s2/I1</td>
</tr>
<tr>
<td>4.808</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C15[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1047_s2/F</td>
</tr>
<tr>
<td>6.107</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[2][B]</td>
<td>D1/cscordic1/n1044_s1/I1</td>
</tr>
<tr>
<td>7.206</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C24[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1044_s1/F</td>
</tr>
<tr>
<td>7.702</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[1][B]</td>
<td>D1/cscordic1/n1035_s2/I2</td>
</tr>
<tr>
<td>8.728</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R24C22[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1035_s2/F</td>
</tr>
<tr>
<td>9.154</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[1][B]</td>
<td>D1/cscordic1/n1042_s0/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C21[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1042_s0/F</td>
</tr>
<tr>
<td>11.810</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[0][A]</td>
<td>D1/cscordic1/n1062_s/I1</td>
</tr>
<tr>
<td>12.360</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C16[0][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1062_s/COUT</td>
</tr>
<tr>
<td>12.360</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C16[0][B]</td>
<td>D1/cscordic1/n1061_s/CIN</td>
</tr>
<tr>
<td>12.417</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C16[0][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1061_s/COUT</td>
</tr>
<tr>
<td>12.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][A]</td>
<td>D1/cscordic1/n1060_s/CIN</td>
</tr>
<tr>
<td>12.474</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1060_s/COUT</td>
</tr>
<tr>
<td>12.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][B]</td>
<td>D1/cscordic1/n1059_s/CIN</td>
</tr>
<tr>
<td>12.531</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1059_s/COUT</td>
</tr>
<tr>
<td>12.531</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][A]</td>
<td>D1/cscordic1/n1058_s/CIN</td>
</tr>
<tr>
<td>12.588</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1058_s/COUT</td>
</tr>
<tr>
<td>12.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][B]</td>
<td>D1/cscordic1/n1057_s/CIN</td>
</tr>
<tr>
<td>12.645</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1057_s/COUT</td>
</tr>
<tr>
<td>12.645</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[0][A]</td>
<td>D1/cscordic1/n1056_s/CIN</td>
</tr>
<tr>
<td>12.702</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[0][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1056_s/COUT</td>
</tr>
<tr>
<td>12.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[0][B]</td>
<td>D1/cscordic1/n1055_s/CIN</td>
</tr>
<tr>
<td>13.265</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[0][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1055_s/SUM</td>
</tr>
<tr>
<td>13.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[0][B]</td>
<td style=" font-weight:bold;">D1/cscordic1/im[4]_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>11.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.657</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.901</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[0][B]</td>
<td>D1/cscordic1/im[4]_18_s0/CLK</td>
</tr>
<tr>
<td>12.501</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C17[0][B]</td>
<td>D1/cscordic1/im[4]_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.711, 49.768%; route: 5.306, 46.237%; tC2Q: 0.458, 3.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.501</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/cscordic0/th[9]_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/cscordic0/im[10]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][B]</td>
<td>D1/cscordic0/th[9]_21_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>39</td>
<td>R17C43[0][B]</td>
<td style=" font-weight:bold;">D1/cscordic0/th[9]_21_s0/Q</td>
</tr>
<tr>
<td>4.696</td>
<td>2.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[3][B]</td>
<td>D1/cscordic0/n2846_s1/I3</td>
</tr>
<tr>
<td>5.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C34[3][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2846_s1/F</td>
</tr>
<tr>
<td>5.529</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[3][A]</td>
<td>D1/cscordic0/n2844_s1/I3</td>
</tr>
<tr>
<td>6.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C34[3][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2844_s1/F</td>
</tr>
<tr>
<td>8.196</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td>D1/cscordic0/n2832_s2/I3</td>
</tr>
<tr>
<td>9.018</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2832_s2/F</td>
</tr>
<tr>
<td>9.375</td>
<td>0.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td>D1/cscordic0/n2841_s0/I2</td>
</tr>
<tr>
<td>10.197</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2841_s0/F</td>
</tr>
<tr>
<td>11.667</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][A]</td>
<td>D1/cscordic0/n2861_s/I1</td>
</tr>
<tr>
<td>12.217</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2861_s/COUT</td>
</tr>
<tr>
<td>12.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C32[2][B]</td>
<td>D1/cscordic0/n2860_s/CIN</td>
</tr>
<tr>
<td>12.274</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C32[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2860_s/COUT</td>
</tr>
<tr>
<td>12.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][A]</td>
<td>D1/cscordic0/n2859_s/CIN</td>
</tr>
<tr>
<td>12.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2859_s/COUT</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][B]</td>
<td>D1/cscordic0/n2858_s/CIN</td>
</tr>
<tr>
<td>12.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2858_s/COUT</td>
</tr>
<tr>
<td>12.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][A]</td>
<td>D1/cscordic0/n2857_s/CIN</td>
</tr>
<tr>
<td>12.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2857_s/COUT</td>
</tr>
<tr>
<td>12.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][B]</td>
<td>D1/cscordic0/n2856_s/CIN</td>
</tr>
<tr>
<td>12.502</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2856_s/COUT</td>
</tr>
<tr>
<td>12.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][A]</td>
<td>D1/cscordic0/n2855_s/CIN</td>
</tr>
<tr>
<td>12.559</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2855_s/COUT</td>
</tr>
<tr>
<td>12.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][B]</td>
<td>D1/cscordic0/n2854_s/CIN</td>
</tr>
<tr>
<td>12.616</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2854_s/COUT</td>
</tr>
<tr>
<td>12.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][A]</td>
<td>D1/cscordic0/n2853_s/CIN</td>
</tr>
<tr>
<td>12.673</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2853_s/COUT</td>
</tr>
<tr>
<td>12.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][B]</td>
<td>D1/cscordic0/n2852_s/CIN</td>
</tr>
<tr>
<td>13.236</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2852_s/SUM</td>
</tr>
<tr>
<td>13.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td style=" font-weight:bold;">D1/cscordic0/im[10]_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>11.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.657</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.901</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td>D1/cscordic0/im[10]_18_s0/CLK</td>
</tr>
<tr>
<td>12.501</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C34[0][B]</td>
<td>D1/cscordic0/im[10]_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.067, 44.268%; route: 5.921, 51.727%; tC2Q: 0.458, 4.004%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.501</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/cscordic0/th[11]_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/cscordic0/im[12]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>D1/cscordic0/th[11]_21_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R16C27[1][B]</td>
<td style=" font-weight:bold;">D1/cscordic0/th[11]_21_s0/Q</td>
</tr>
<tr>
<td>5.181</td>
<td>2.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[3][A]</td>
<td>D1/cscordic0/n3448_s1/I3</td>
</tr>
<tr>
<td>6.280</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C30[3][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3448_s1/F</td>
</tr>
<tr>
<td>6.291</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[3][B]</td>
<td>D1/cscordic0/n3445_s1/I2</td>
</tr>
<tr>
<td>7.113</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C30[3][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3445_s1/F</td>
</tr>
<tr>
<td>7.614</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[3][B]</td>
<td>D1/cscordic0/n3433_s1/I3</td>
</tr>
<tr>
<td>8.713</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C30[3][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3433_s1/F</td>
</tr>
<tr>
<td>8.724</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[3][A]</td>
<td>D1/cscordic0/n3444_s0/I0</td>
</tr>
<tr>
<td>9.756</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[3][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3444_s0/F</td>
</tr>
<tr>
<td>11.530</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[1][A]</td>
<td>D1/cscordic0/n3464_s/I1</td>
</tr>
<tr>
<td>12.080</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C28[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3464_s/COUT</td>
</tr>
<tr>
<td>12.080</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C28[1][B]</td>
<td>D1/cscordic0/n3463_s/CIN</td>
</tr>
<tr>
<td>12.137</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3463_s/COUT</td>
</tr>
<tr>
<td>12.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[2][A]</td>
<td>D1/cscordic0/n3462_s/CIN</td>
</tr>
<tr>
<td>12.194</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3462_s/COUT</td>
</tr>
<tr>
<td>12.194</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[2][B]</td>
<td>D1/cscordic0/n3461_s/CIN</td>
</tr>
<tr>
<td>12.251</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3461_s/COUT</td>
</tr>
<tr>
<td>12.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[0][A]</td>
<td>D1/cscordic0/n3460_s/CIN</td>
</tr>
<tr>
<td>12.308</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[0][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3460_s/COUT</td>
</tr>
<tr>
<td>12.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[0][B]</td>
<td>D1/cscordic0/n3459_s/CIN</td>
</tr>
<tr>
<td>12.365</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3459_s/COUT</td>
</tr>
<tr>
<td>12.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[1][A]</td>
<td>D1/cscordic0/n3458_s/CIN</td>
</tr>
<tr>
<td>12.422</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3458_s/COUT</td>
</tr>
<tr>
<td>12.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[1][B]</td>
<td>D1/cscordic0/n3457_s/CIN</td>
</tr>
<tr>
<td>12.479</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3457_s/COUT</td>
</tr>
<tr>
<td>12.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[2][A]</td>
<td>D1/cscordic0/n3456_s/CIN</td>
</tr>
<tr>
<td>12.536</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3456_s/COUT</td>
</tr>
<tr>
<td>12.536</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[2][B]</td>
<td>D1/cscordic0/n3455_s/CIN</td>
</tr>
<tr>
<td>12.593</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3455_s/COUT</td>
</tr>
<tr>
<td>12.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][A]</td>
<td>D1/cscordic0/n3454_s/CIN</td>
</tr>
<tr>
<td>12.650</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3454_s/COUT</td>
</tr>
<tr>
<td>12.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][B]</td>
<td>D1/cscordic0/n3453_s/CIN</td>
</tr>
<tr>
<td>13.213</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3453_s/SUM</td>
</tr>
<tr>
<td>13.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td style=" font-weight:bold;">D1/cscordic0/im[12]_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>11.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.657</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.901</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td>D1/cscordic0/im[12]_18_s0/CLK</td>
</tr>
<tr>
<td>12.501</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C30[0][B]</td>
<td>D1/cscordic0/im[12]_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.735, 50.206%; route: 5.230, 45.781%; tC2Q: 0.458, 4.012%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.501</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/cscordic1/re[3]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/cscordic1/im[4]_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>D1/cscordic1/re[3]_5_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R22C24[0][A]</td>
<td style=" font-weight:bold;">D1/cscordic1/re[3]_5_s0/Q</td>
</tr>
<tr>
<td>3.709</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[1][A]</td>
<td>D1/cscordic1/n1047_s2/I1</td>
</tr>
<tr>
<td>4.808</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C15[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1047_s2/F</td>
</tr>
<tr>
<td>6.107</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[2][B]</td>
<td>D1/cscordic1/n1044_s1/I1</td>
</tr>
<tr>
<td>7.206</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C24[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1044_s1/F</td>
</tr>
<tr>
<td>7.702</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[1][B]</td>
<td>D1/cscordic1/n1035_s2/I2</td>
</tr>
<tr>
<td>8.728</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R24C22[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1035_s2/F</td>
</tr>
<tr>
<td>9.154</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[1][B]</td>
<td>D1/cscordic1/n1042_s0/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C21[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1042_s0/F</td>
</tr>
<tr>
<td>11.810</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[0][A]</td>
<td>D1/cscordic1/n1062_s/I1</td>
</tr>
<tr>
<td>12.360</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C16[0][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1062_s/COUT</td>
</tr>
<tr>
<td>12.360</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C16[0][B]</td>
<td>D1/cscordic1/n1061_s/CIN</td>
</tr>
<tr>
<td>12.417</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C16[0][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1061_s/COUT</td>
</tr>
<tr>
<td>12.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][A]</td>
<td>D1/cscordic1/n1060_s/CIN</td>
</tr>
<tr>
<td>12.474</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1060_s/COUT</td>
</tr>
<tr>
<td>12.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][B]</td>
<td>D1/cscordic1/n1059_s/CIN</td>
</tr>
<tr>
<td>12.531</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1059_s/COUT</td>
</tr>
<tr>
<td>12.531</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][A]</td>
<td>D1/cscordic1/n1058_s/CIN</td>
</tr>
<tr>
<td>12.588</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1058_s/COUT</td>
</tr>
<tr>
<td>12.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][B]</td>
<td>D1/cscordic1/n1057_s/CIN</td>
</tr>
<tr>
<td>12.645</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1057_s/COUT</td>
</tr>
<tr>
<td>12.645</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[0][A]</td>
<td>D1/cscordic1/n1056_s/CIN</td>
</tr>
<tr>
<td>13.208</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[0][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1056_s/SUM</td>
</tr>
<tr>
<td>13.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[0][A]</td>
<td style=" font-weight:bold;">D1/cscordic1/im[4]_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>11.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.657</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.901</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[0][A]</td>
<td>D1/cscordic1/im[4]_17_s0/CLK</td>
</tr>
<tr>
<td>12.501</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C17[0][A]</td>
<td>D1/cscordic1/im[4]_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.654, 49.518%; route: 5.306, 46.468%; tC2Q: 0.458, 4.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.501</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/cscordic0/th[9]_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/cscordic0/im[10]_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][B]</td>
<td>D1/cscordic0/th[9]_21_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>39</td>
<td>R17C43[0][B]</td>
<td style=" font-weight:bold;">D1/cscordic0/th[9]_21_s0/Q</td>
</tr>
<tr>
<td>4.696</td>
<td>2.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[3][B]</td>
<td>D1/cscordic0/n2846_s1/I3</td>
</tr>
<tr>
<td>5.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C34[3][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2846_s1/F</td>
</tr>
<tr>
<td>5.529</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[3][A]</td>
<td>D1/cscordic0/n2844_s1/I3</td>
</tr>
<tr>
<td>6.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C34[3][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2844_s1/F</td>
</tr>
<tr>
<td>8.196</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td>D1/cscordic0/n2832_s2/I3</td>
</tr>
<tr>
<td>9.018</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2832_s2/F</td>
</tr>
<tr>
<td>9.375</td>
<td>0.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td>D1/cscordic0/n2841_s0/I2</td>
</tr>
<tr>
<td>10.197</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2841_s0/F</td>
</tr>
<tr>
<td>11.667</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][A]</td>
<td>D1/cscordic0/n2861_s/I1</td>
</tr>
<tr>
<td>12.217</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2861_s/COUT</td>
</tr>
<tr>
<td>12.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C32[2][B]</td>
<td>D1/cscordic0/n2860_s/CIN</td>
</tr>
<tr>
<td>12.274</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C32[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2860_s/COUT</td>
</tr>
<tr>
<td>12.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][A]</td>
<td>D1/cscordic0/n2859_s/CIN</td>
</tr>
<tr>
<td>12.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2859_s/COUT</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][B]</td>
<td>D1/cscordic0/n2858_s/CIN</td>
</tr>
<tr>
<td>12.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2858_s/COUT</td>
</tr>
<tr>
<td>12.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][A]</td>
<td>D1/cscordic0/n2857_s/CIN</td>
</tr>
<tr>
<td>12.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2857_s/COUT</td>
</tr>
<tr>
<td>12.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][B]</td>
<td>D1/cscordic0/n2856_s/CIN</td>
</tr>
<tr>
<td>12.502</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2856_s/COUT</td>
</tr>
<tr>
<td>12.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][A]</td>
<td>D1/cscordic0/n2855_s/CIN</td>
</tr>
<tr>
<td>12.559</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2855_s/COUT</td>
</tr>
<tr>
<td>12.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][B]</td>
<td>D1/cscordic0/n2854_s/CIN</td>
</tr>
<tr>
<td>12.616</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2854_s/COUT</td>
</tr>
<tr>
<td>12.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][A]</td>
<td>D1/cscordic0/n2853_s/CIN</td>
</tr>
<tr>
<td>13.179</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2853_s/SUM</td>
</tr>
<tr>
<td>13.179</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" font-weight:bold;">D1/cscordic0/im[10]_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>11.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.657</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.901</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>D1/cscordic0/im[10]_17_s0/CLK</td>
</tr>
<tr>
<td>12.501</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>D1/cscordic0/im[10]_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.010, 43.989%; route: 5.921, 51.986%; tC2Q: 0.458, 4.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.501</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/cscordic1/th[9]_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/cscordic1/re[10]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C24[1][A]</td>
<td>D1/cscordic1/th[9]_21_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>39</td>
<td>R4C24[1][A]</td>
<td style=" font-weight:bold;">D1/cscordic1/th[9]_21_s0/Q</td>
</tr>
<tr>
<td>4.707</td>
<td>2.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>D1/cscordic1/n2749_s1/I3</td>
</tr>
<tr>
<td>5.739</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2749_s1/F</td>
</tr>
<tr>
<td>5.750</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>D1/cscordic1/n2747_s1/I3</td>
</tr>
<tr>
<td>6.572</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2747_s1/F</td>
</tr>
<tr>
<td>7.067</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][B]</td>
<td>D1/cscordic1/n2735_s2/I3</td>
</tr>
<tr>
<td>7.889</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C19[3][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2735_s2/F</td>
</tr>
<tr>
<td>9.039</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[3][A]</td>
<td>D1/cscordic1/n2746_s0/I1</td>
</tr>
<tr>
<td>9.861</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[3][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2746_s0/F</td>
</tr>
<tr>
<td>11.481</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[1][A]</td>
<td>D1/cscordic1/n2785_s/I1</td>
</tr>
<tr>
<td>12.031</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2785_s/COUT</td>
</tr>
<tr>
<td>12.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C15[1][B]</td>
<td>D1/cscordic1/n2784_s/CIN</td>
</tr>
<tr>
<td>12.088</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C15[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2784_s/COUT</td>
</tr>
<tr>
<td>12.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[2][A]</td>
<td>D1/cscordic1/n2783_s/CIN</td>
</tr>
<tr>
<td>12.145</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2783_s/COUT</td>
</tr>
<tr>
<td>12.145</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[2][B]</td>
<td>D1/cscordic1/n2782_s/CIN</td>
</tr>
<tr>
<td>12.202</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2782_s/COUT</td>
</tr>
<tr>
<td>12.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C16[0][A]</td>
<td>D1/cscordic1/n2781_s/CIN</td>
</tr>
<tr>
<td>12.259</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2781_s/COUT</td>
</tr>
<tr>
<td>12.259</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C16[0][B]</td>
<td>D1/cscordic1/n2780_s/CIN</td>
</tr>
<tr>
<td>12.316</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2780_s/COUT</td>
</tr>
<tr>
<td>12.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C16[1][A]</td>
<td>D1/cscordic1/n2779_s/CIN</td>
</tr>
<tr>
<td>12.373</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2779_s/COUT</td>
</tr>
<tr>
<td>12.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C16[1][B]</td>
<td>D1/cscordic1/n2778_s/CIN</td>
</tr>
<tr>
<td>12.430</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2778_s/COUT</td>
</tr>
<tr>
<td>12.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C16[2][A]</td>
<td>D1/cscordic1/n2777_s/CIN</td>
</tr>
<tr>
<td>12.487</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2777_s/COUT</td>
</tr>
<tr>
<td>12.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C16[2][B]</td>
<td>D1/cscordic1/n2776_s/CIN</td>
</tr>
<tr>
<td>12.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2776_s/COUT</td>
</tr>
<tr>
<td>12.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>D1/cscordic1/n2775_s/CIN</td>
</tr>
<tr>
<td>12.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2775_s/COUT</td>
</tr>
<tr>
<td>12.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>D1/cscordic1/n2774_s/CIN</td>
</tr>
<tr>
<td>13.164</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2774_s/SUM</td>
</tr>
<tr>
<td>13.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" font-weight:bold;">D1/cscordic1/re[10]_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>11.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.657</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.901</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td>D1/cscordic1/re[10]_18_s0/CLK</td>
</tr>
<tr>
<td>12.501</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C17[0][B]</td>
<td>D1/cscordic1/re[10]_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.181, 45.552%; route: 5.735, 50.419%; tC2Q: 0.458, 4.030%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.655</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.501</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/cscordic0/th[11]_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/cscordic0/im[12]_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>D1/cscordic0/th[11]_21_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R16C27[1][B]</td>
<td style=" font-weight:bold;">D1/cscordic0/th[11]_21_s0/Q</td>
</tr>
<tr>
<td>5.181</td>
<td>2.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[3][A]</td>
<td>D1/cscordic0/n3448_s1/I3</td>
</tr>
<tr>
<td>6.280</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C30[3][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3448_s1/F</td>
</tr>
<tr>
<td>6.291</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[3][B]</td>
<td>D1/cscordic0/n3445_s1/I2</td>
</tr>
<tr>
<td>7.113</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C30[3][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3445_s1/F</td>
</tr>
<tr>
<td>7.614</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[3][B]</td>
<td>D1/cscordic0/n3433_s1/I3</td>
</tr>
<tr>
<td>8.713</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C30[3][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3433_s1/F</td>
</tr>
<tr>
<td>8.724</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[3][A]</td>
<td>D1/cscordic0/n3444_s0/I0</td>
</tr>
<tr>
<td>9.756</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[3][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3444_s0/F</td>
</tr>
<tr>
<td>11.530</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[1][A]</td>
<td>D1/cscordic0/n3464_s/I1</td>
</tr>
<tr>
<td>12.080</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C28[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3464_s/COUT</td>
</tr>
<tr>
<td>12.080</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C28[1][B]</td>
<td>D1/cscordic0/n3463_s/CIN</td>
</tr>
<tr>
<td>12.137</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3463_s/COUT</td>
</tr>
<tr>
<td>12.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[2][A]</td>
<td>D1/cscordic0/n3462_s/CIN</td>
</tr>
<tr>
<td>12.194</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3462_s/COUT</td>
</tr>
<tr>
<td>12.194</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[2][B]</td>
<td>D1/cscordic0/n3461_s/CIN</td>
</tr>
<tr>
<td>12.251</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3461_s/COUT</td>
</tr>
<tr>
<td>12.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[0][A]</td>
<td>D1/cscordic0/n3460_s/CIN</td>
</tr>
<tr>
<td>12.308</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[0][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3460_s/COUT</td>
</tr>
<tr>
<td>12.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[0][B]</td>
<td>D1/cscordic0/n3459_s/CIN</td>
</tr>
<tr>
<td>12.365</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3459_s/COUT</td>
</tr>
<tr>
<td>12.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[1][A]</td>
<td>D1/cscordic0/n3458_s/CIN</td>
</tr>
<tr>
<td>12.422</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3458_s/COUT</td>
</tr>
<tr>
<td>12.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[1][B]</td>
<td>D1/cscordic0/n3457_s/CIN</td>
</tr>
<tr>
<td>12.479</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3457_s/COUT</td>
</tr>
<tr>
<td>12.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[2][A]</td>
<td>D1/cscordic0/n3456_s/CIN</td>
</tr>
<tr>
<td>12.536</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3456_s/COUT</td>
</tr>
<tr>
<td>12.536</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[2][B]</td>
<td>D1/cscordic0/n3455_s/CIN</td>
</tr>
<tr>
<td>12.593</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3455_s/COUT</td>
</tr>
<tr>
<td>12.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][A]</td>
<td>D1/cscordic0/n3454_s/CIN</td>
</tr>
<tr>
<td>13.156</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3454_s/SUM</td>
</tr>
<tr>
<td>13.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td style=" font-weight:bold;">D1/cscordic0/im[12]_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>11.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.657</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.901</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td>D1/cscordic0/im[12]_17_s0/CLK</td>
</tr>
<tr>
<td>12.501</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C30[0][A]</td>
<td>D1/cscordic0/im[12]_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.678, 49.957%; route: 5.230, 46.011%; tC2Q: 0.458, 4.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.501</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/cscordic1/re[3]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/cscordic1/im[4]_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>D1/cscordic1/re[3]_5_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R22C24[0][A]</td>
<td style=" font-weight:bold;">D1/cscordic1/re[3]_5_s0/Q</td>
</tr>
<tr>
<td>3.709</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[1][A]</td>
<td>D1/cscordic1/n1047_s2/I1</td>
</tr>
<tr>
<td>4.808</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C15[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1047_s2/F</td>
</tr>
<tr>
<td>6.107</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[2][B]</td>
<td>D1/cscordic1/n1044_s1/I1</td>
</tr>
<tr>
<td>7.206</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C24[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1044_s1/F</td>
</tr>
<tr>
<td>7.702</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[1][B]</td>
<td>D1/cscordic1/n1035_s2/I2</td>
</tr>
<tr>
<td>8.728</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R24C22[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1035_s2/F</td>
</tr>
<tr>
<td>9.154</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[1][B]</td>
<td>D1/cscordic1/n1042_s0/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C21[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1042_s0/F</td>
</tr>
<tr>
<td>11.810</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[0][A]</td>
<td>D1/cscordic1/n1062_s/I1</td>
</tr>
<tr>
<td>12.360</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C16[0][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1062_s/COUT</td>
</tr>
<tr>
<td>12.360</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C16[0][B]</td>
<td>D1/cscordic1/n1061_s/CIN</td>
</tr>
<tr>
<td>12.417</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C16[0][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1061_s/COUT</td>
</tr>
<tr>
<td>12.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][A]</td>
<td>D1/cscordic1/n1060_s/CIN</td>
</tr>
<tr>
<td>12.474</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1060_s/COUT</td>
</tr>
<tr>
<td>12.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][B]</td>
<td>D1/cscordic1/n1059_s/CIN</td>
</tr>
<tr>
<td>12.531</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1059_s/COUT</td>
</tr>
<tr>
<td>12.531</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][A]</td>
<td>D1/cscordic1/n1058_s/CIN</td>
</tr>
<tr>
<td>12.588</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1058_s/COUT</td>
</tr>
<tr>
<td>12.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][B]</td>
<td>D1/cscordic1/n1057_s/CIN</td>
</tr>
<tr>
<td>13.151</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1057_s/SUM</td>
</tr>
<tr>
<td>13.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td style=" font-weight:bold;">D1/cscordic1/im[4]_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>11.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.657</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.901</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td>D1/cscordic1/im[4]_16_s0/CLK</td>
</tr>
<tr>
<td>12.501</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C16[2][B]</td>
<td>D1/cscordic1/im[4]_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.597, 49.264%; route: 5.306, 46.701%; tC2Q: 0.458, 4.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.501</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/cscordic0/th[9]_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/cscordic0/im[10]_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][B]</td>
<td>D1/cscordic0/th[9]_21_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>39</td>
<td>R17C43[0][B]</td>
<td style=" font-weight:bold;">D1/cscordic0/th[9]_21_s0/Q</td>
</tr>
<tr>
<td>4.696</td>
<td>2.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[3][B]</td>
<td>D1/cscordic0/n2846_s1/I3</td>
</tr>
<tr>
<td>5.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C34[3][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2846_s1/F</td>
</tr>
<tr>
<td>5.529</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[3][A]</td>
<td>D1/cscordic0/n2844_s1/I3</td>
</tr>
<tr>
<td>6.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C34[3][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2844_s1/F</td>
</tr>
<tr>
<td>8.196</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td>D1/cscordic0/n2832_s2/I3</td>
</tr>
<tr>
<td>9.018</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2832_s2/F</td>
</tr>
<tr>
<td>9.375</td>
<td>0.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td>D1/cscordic0/n2841_s0/I2</td>
</tr>
<tr>
<td>10.197</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2841_s0/F</td>
</tr>
<tr>
<td>11.667</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][A]</td>
<td>D1/cscordic0/n2861_s/I1</td>
</tr>
<tr>
<td>12.217</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2861_s/COUT</td>
</tr>
<tr>
<td>12.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C32[2][B]</td>
<td>D1/cscordic0/n2860_s/CIN</td>
</tr>
<tr>
<td>12.274</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C32[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2860_s/COUT</td>
</tr>
<tr>
<td>12.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][A]</td>
<td>D1/cscordic0/n2859_s/CIN</td>
</tr>
<tr>
<td>12.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2859_s/COUT</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][B]</td>
<td>D1/cscordic0/n2858_s/CIN</td>
</tr>
<tr>
<td>12.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2858_s/COUT</td>
</tr>
<tr>
<td>12.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][A]</td>
<td>D1/cscordic0/n2857_s/CIN</td>
</tr>
<tr>
<td>12.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2857_s/COUT</td>
</tr>
<tr>
<td>12.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][B]</td>
<td>D1/cscordic0/n2856_s/CIN</td>
</tr>
<tr>
<td>12.502</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2856_s/COUT</td>
</tr>
<tr>
<td>12.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][A]</td>
<td>D1/cscordic0/n2855_s/CIN</td>
</tr>
<tr>
<td>12.559</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2855_s/COUT</td>
</tr>
<tr>
<td>12.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][B]</td>
<td>D1/cscordic0/n2854_s/CIN</td>
</tr>
<tr>
<td>13.122</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2854_s/SUM</td>
</tr>
<tr>
<td>13.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td style=" font-weight:bold;">D1/cscordic0/im[10]_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>11.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.657</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.901</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td>D1/cscordic0/im[10]_16_s0/CLK</td>
</tr>
<tr>
<td>12.501</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C33[2][B]</td>
<td>D1/cscordic0/im[10]_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.953, 43.708%; route: 5.921, 52.248%; tC2Q: 0.458, 4.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.107</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.501</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/cscordic1/th[9]_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/cscordic1/re[10]_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C24[1][A]</td>
<td>D1/cscordic1/th[9]_21_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>39</td>
<td>R4C24[1][A]</td>
<td style=" font-weight:bold;">D1/cscordic1/th[9]_21_s0/Q</td>
</tr>
<tr>
<td>4.707</td>
<td>2.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>D1/cscordic1/n2749_s1/I3</td>
</tr>
<tr>
<td>5.739</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2749_s1/F</td>
</tr>
<tr>
<td>5.750</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>D1/cscordic1/n2747_s1/I3</td>
</tr>
<tr>
<td>6.572</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2747_s1/F</td>
</tr>
<tr>
<td>7.067</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][B]</td>
<td>D1/cscordic1/n2735_s2/I3</td>
</tr>
<tr>
<td>7.889</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C19[3][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2735_s2/F</td>
</tr>
<tr>
<td>9.039</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[3][A]</td>
<td>D1/cscordic1/n2746_s0/I1</td>
</tr>
<tr>
<td>9.861</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[3][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2746_s0/F</td>
</tr>
<tr>
<td>11.481</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[1][A]</td>
<td>D1/cscordic1/n2785_s/I1</td>
</tr>
<tr>
<td>12.031</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2785_s/COUT</td>
</tr>
<tr>
<td>12.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C15[1][B]</td>
<td>D1/cscordic1/n2784_s/CIN</td>
</tr>
<tr>
<td>12.088</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C15[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2784_s/COUT</td>
</tr>
<tr>
<td>12.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[2][A]</td>
<td>D1/cscordic1/n2783_s/CIN</td>
</tr>
<tr>
<td>12.145</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2783_s/COUT</td>
</tr>
<tr>
<td>12.145</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[2][B]</td>
<td>D1/cscordic1/n2782_s/CIN</td>
</tr>
<tr>
<td>12.202</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2782_s/COUT</td>
</tr>
<tr>
<td>12.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C16[0][A]</td>
<td>D1/cscordic1/n2781_s/CIN</td>
</tr>
<tr>
<td>12.259</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2781_s/COUT</td>
</tr>
<tr>
<td>12.259</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C16[0][B]</td>
<td>D1/cscordic1/n2780_s/CIN</td>
</tr>
<tr>
<td>12.316</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2780_s/COUT</td>
</tr>
<tr>
<td>12.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C16[1][A]</td>
<td>D1/cscordic1/n2779_s/CIN</td>
</tr>
<tr>
<td>12.373</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2779_s/COUT</td>
</tr>
<tr>
<td>12.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C16[1][B]</td>
<td>D1/cscordic1/n2778_s/CIN</td>
</tr>
<tr>
<td>12.430</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2778_s/COUT</td>
</tr>
<tr>
<td>12.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C16[2][A]</td>
<td>D1/cscordic1/n2777_s/CIN</td>
</tr>
<tr>
<td>12.487</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2777_s/COUT</td>
</tr>
<tr>
<td>12.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C16[2][B]</td>
<td>D1/cscordic1/n2776_s/CIN</td>
</tr>
<tr>
<td>12.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2776_s/COUT</td>
</tr>
<tr>
<td>12.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>D1/cscordic1/n2775_s/CIN</td>
</tr>
<tr>
<td>13.107</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2775_s/SUM</td>
</tr>
<tr>
<td>13.107</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">D1/cscordic1/re[10]_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>11.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.657</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.901</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>D1/cscordic1/re[10]_17_s0/CLK</td>
</tr>
<tr>
<td>12.501</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>D1/cscordic1/re[10]_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.124, 45.277%; route: 5.735, 50.673%; tC2Q: 0.458, 4.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.099</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.501</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/cscordic0/th[11]_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/cscordic0/im[12]_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>D1/cscordic0/th[11]_21_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R16C27[1][B]</td>
<td style=" font-weight:bold;">D1/cscordic0/th[11]_21_s0/Q</td>
</tr>
<tr>
<td>5.181</td>
<td>2.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[3][A]</td>
<td>D1/cscordic0/n3448_s1/I3</td>
</tr>
<tr>
<td>6.280</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C30[3][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3448_s1/F</td>
</tr>
<tr>
<td>6.291</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[3][B]</td>
<td>D1/cscordic0/n3445_s1/I2</td>
</tr>
<tr>
<td>7.113</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C30[3][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3445_s1/F</td>
</tr>
<tr>
<td>7.614</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[3][B]</td>
<td>D1/cscordic0/n3433_s1/I3</td>
</tr>
<tr>
<td>8.713</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C30[3][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3433_s1/F</td>
</tr>
<tr>
<td>8.724</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[3][A]</td>
<td>D1/cscordic0/n3444_s0/I0</td>
</tr>
<tr>
<td>9.756</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[3][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3444_s0/F</td>
</tr>
<tr>
<td>11.530</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[1][A]</td>
<td>D1/cscordic0/n3464_s/I1</td>
</tr>
<tr>
<td>12.080</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C28[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3464_s/COUT</td>
</tr>
<tr>
<td>12.080</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C28[1][B]</td>
<td>D1/cscordic0/n3463_s/CIN</td>
</tr>
<tr>
<td>12.137</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3463_s/COUT</td>
</tr>
<tr>
<td>12.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[2][A]</td>
<td>D1/cscordic0/n3462_s/CIN</td>
</tr>
<tr>
<td>12.194</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3462_s/COUT</td>
</tr>
<tr>
<td>12.194</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[2][B]</td>
<td>D1/cscordic0/n3461_s/CIN</td>
</tr>
<tr>
<td>12.251</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3461_s/COUT</td>
</tr>
<tr>
<td>12.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[0][A]</td>
<td>D1/cscordic0/n3460_s/CIN</td>
</tr>
<tr>
<td>12.308</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[0][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3460_s/COUT</td>
</tr>
<tr>
<td>12.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[0][B]</td>
<td>D1/cscordic0/n3459_s/CIN</td>
</tr>
<tr>
<td>12.365</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3459_s/COUT</td>
</tr>
<tr>
<td>12.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[1][A]</td>
<td>D1/cscordic0/n3458_s/CIN</td>
</tr>
<tr>
<td>12.422</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3458_s/COUT</td>
</tr>
<tr>
<td>12.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[1][B]</td>
<td>D1/cscordic0/n3457_s/CIN</td>
</tr>
<tr>
<td>12.479</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3457_s/COUT</td>
</tr>
<tr>
<td>12.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[2][A]</td>
<td>D1/cscordic0/n3456_s/CIN</td>
</tr>
<tr>
<td>12.536</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3456_s/COUT</td>
</tr>
<tr>
<td>12.536</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[2][B]</td>
<td>D1/cscordic0/n3455_s/CIN</td>
</tr>
<tr>
<td>13.099</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3455_s/SUM</td>
</tr>
<tr>
<td>13.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[2][B]</td>
<td style=" font-weight:bold;">D1/cscordic0/im[12]_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>11.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.657</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.901</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[2][B]</td>
<td>D1/cscordic0/im[12]_16_s0/CLK</td>
</tr>
<tr>
<td>12.501</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C29[2][B]</td>
<td>D1/cscordic0/im[12]_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.621, 49.705%; route: 5.230, 46.243%; tC2Q: 0.458, 4.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.501</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/cscordic1/re[3]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/cscordic1/im[4]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>D1/cscordic1/re[3]_5_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R22C24[0][A]</td>
<td style=" font-weight:bold;">D1/cscordic1/re[3]_5_s0/Q</td>
</tr>
<tr>
<td>3.709</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[1][A]</td>
<td>D1/cscordic1/n1047_s2/I1</td>
</tr>
<tr>
<td>4.808</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C15[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1047_s2/F</td>
</tr>
<tr>
<td>6.107</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[2][B]</td>
<td>D1/cscordic1/n1044_s1/I1</td>
</tr>
<tr>
<td>7.206</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C24[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1044_s1/F</td>
</tr>
<tr>
<td>7.702</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[1][B]</td>
<td>D1/cscordic1/n1035_s2/I2</td>
</tr>
<tr>
<td>8.728</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R24C22[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1035_s2/F</td>
</tr>
<tr>
<td>9.154</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[1][B]</td>
<td>D1/cscordic1/n1042_s0/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C21[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1042_s0/F</td>
</tr>
<tr>
<td>11.810</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[0][A]</td>
<td>D1/cscordic1/n1062_s/I1</td>
</tr>
<tr>
<td>12.360</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C16[0][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1062_s/COUT</td>
</tr>
<tr>
<td>12.360</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C16[0][B]</td>
<td>D1/cscordic1/n1061_s/CIN</td>
</tr>
<tr>
<td>12.417</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C16[0][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1061_s/COUT</td>
</tr>
<tr>
<td>12.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][A]</td>
<td>D1/cscordic1/n1060_s/CIN</td>
</tr>
<tr>
<td>12.474</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1060_s/COUT</td>
</tr>
<tr>
<td>12.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][B]</td>
<td>D1/cscordic1/n1059_s/CIN</td>
</tr>
<tr>
<td>12.531</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1059_s/COUT</td>
</tr>
<tr>
<td>12.531</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][A]</td>
<td>D1/cscordic1/n1058_s/CIN</td>
</tr>
<tr>
<td>13.094</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1058_s/SUM</td>
</tr>
<tr>
<td>13.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][A]</td>
<td style=" font-weight:bold;">D1/cscordic1/im[4]_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>11.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.657</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.901</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C16[2][A]</td>
<td>D1/cscordic1/im[4]_15_s0/CLK</td>
</tr>
<tr>
<td>12.501</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C16[2][A]</td>
<td>D1/cscordic1/im[4]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.540, 49.009%; route: 5.306, 46.937%; tC2Q: 0.458, 4.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.564</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.501</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/cscordic0/th[9]_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/cscordic0/im[10]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][B]</td>
<td>D1/cscordic0/th[9]_21_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>39</td>
<td>R17C43[0][B]</td>
<td style=" font-weight:bold;">D1/cscordic0/th[9]_21_s0/Q</td>
</tr>
<tr>
<td>4.696</td>
<td>2.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[3][B]</td>
<td>D1/cscordic0/n2846_s1/I3</td>
</tr>
<tr>
<td>5.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C34[3][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2846_s1/F</td>
</tr>
<tr>
<td>5.529</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[3][A]</td>
<td>D1/cscordic0/n2844_s1/I3</td>
</tr>
<tr>
<td>6.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C34[3][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2844_s1/F</td>
</tr>
<tr>
<td>8.196</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td>D1/cscordic0/n2832_s2/I3</td>
</tr>
<tr>
<td>9.018</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2832_s2/F</td>
</tr>
<tr>
<td>9.375</td>
<td>0.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td>D1/cscordic0/n2841_s0/I2</td>
</tr>
<tr>
<td>10.197</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2841_s0/F</td>
</tr>
<tr>
<td>11.667</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][A]</td>
<td>D1/cscordic0/n2861_s/I1</td>
</tr>
<tr>
<td>12.217</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2861_s/COUT</td>
</tr>
<tr>
<td>12.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C32[2][B]</td>
<td>D1/cscordic0/n2860_s/CIN</td>
</tr>
<tr>
<td>12.274</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C32[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2860_s/COUT</td>
</tr>
<tr>
<td>12.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][A]</td>
<td>D1/cscordic0/n2859_s/CIN</td>
</tr>
<tr>
<td>12.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2859_s/COUT</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][B]</td>
<td>D1/cscordic0/n2858_s/CIN</td>
</tr>
<tr>
<td>12.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2858_s/COUT</td>
</tr>
<tr>
<td>12.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][A]</td>
<td>D1/cscordic0/n2857_s/CIN</td>
</tr>
<tr>
<td>12.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2857_s/COUT</td>
</tr>
<tr>
<td>12.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][B]</td>
<td>D1/cscordic0/n2856_s/CIN</td>
</tr>
<tr>
<td>12.502</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2856_s/COUT</td>
</tr>
<tr>
<td>12.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][A]</td>
<td>D1/cscordic0/n2855_s/CIN</td>
</tr>
<tr>
<td>13.065</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2855_s/SUM</td>
</tr>
<tr>
<td>13.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">D1/cscordic0/im[10]_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>11.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.657</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.901</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>D1/cscordic0/im[10]_15_s0/CLK</td>
</tr>
<tr>
<td>12.501</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>D1/cscordic0/im[10]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.896, 43.423%; route: 5.921, 52.512%; tC2Q: 0.458, 4.065%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.050</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.501</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/cscordic1/th[9]_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/cscordic1/re[10]_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C24[1][A]</td>
<td>D1/cscordic1/th[9]_21_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>39</td>
<td>R4C24[1][A]</td>
<td style=" font-weight:bold;">D1/cscordic1/th[9]_21_s0/Q</td>
</tr>
<tr>
<td>4.707</td>
<td>2.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>D1/cscordic1/n2749_s1/I3</td>
</tr>
<tr>
<td>5.739</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2749_s1/F</td>
</tr>
<tr>
<td>5.750</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>D1/cscordic1/n2747_s1/I3</td>
</tr>
<tr>
<td>6.572</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2747_s1/F</td>
</tr>
<tr>
<td>7.067</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][B]</td>
<td>D1/cscordic1/n2735_s2/I3</td>
</tr>
<tr>
<td>7.889</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C19[3][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2735_s2/F</td>
</tr>
<tr>
<td>9.039</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[3][A]</td>
<td>D1/cscordic1/n2746_s0/I1</td>
</tr>
<tr>
<td>9.861</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[3][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2746_s0/F</td>
</tr>
<tr>
<td>11.481</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[1][A]</td>
<td>D1/cscordic1/n2785_s/I1</td>
</tr>
<tr>
<td>12.031</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2785_s/COUT</td>
</tr>
<tr>
<td>12.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C15[1][B]</td>
<td>D1/cscordic1/n2784_s/CIN</td>
</tr>
<tr>
<td>12.088</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C15[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2784_s/COUT</td>
</tr>
<tr>
<td>12.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[2][A]</td>
<td>D1/cscordic1/n2783_s/CIN</td>
</tr>
<tr>
<td>12.145</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2783_s/COUT</td>
</tr>
<tr>
<td>12.145</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[2][B]</td>
<td>D1/cscordic1/n2782_s/CIN</td>
</tr>
<tr>
<td>12.202</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2782_s/COUT</td>
</tr>
<tr>
<td>12.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C16[0][A]</td>
<td>D1/cscordic1/n2781_s/CIN</td>
</tr>
<tr>
<td>12.259</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2781_s/COUT</td>
</tr>
<tr>
<td>12.259</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C16[0][B]</td>
<td>D1/cscordic1/n2780_s/CIN</td>
</tr>
<tr>
<td>12.316</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2780_s/COUT</td>
</tr>
<tr>
<td>12.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C16[1][A]</td>
<td>D1/cscordic1/n2779_s/CIN</td>
</tr>
<tr>
<td>12.373</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2779_s/COUT</td>
</tr>
<tr>
<td>12.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C16[1][B]</td>
<td>D1/cscordic1/n2778_s/CIN</td>
</tr>
<tr>
<td>12.430</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2778_s/COUT</td>
</tr>
<tr>
<td>12.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C16[2][A]</td>
<td>D1/cscordic1/n2777_s/CIN</td>
</tr>
<tr>
<td>12.487</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2777_s/COUT</td>
</tr>
<tr>
<td>12.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C16[2][B]</td>
<td>D1/cscordic1/n2776_s/CIN</td>
</tr>
<tr>
<td>13.050</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2776_s/SUM</td>
</tr>
<tr>
<td>13.050</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[2][B]</td>
<td style=" font-weight:bold;">D1/cscordic1/re[10]_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>11.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.657</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.901</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][B]</td>
<td>D1/cscordic1/re[10]_16_s0/CLK</td>
</tr>
<tr>
<td>12.501</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C16[2][B]</td>
<td>D1/cscordic1/re[10]_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.067, 45.000%; route: 5.735, 50.929%; tC2Q: 0.458, 4.070%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.501</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/cscordic0/th[11]_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/cscordic0/im[12]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>D1/cscordic0/th[11]_21_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R16C27[1][B]</td>
<td style=" font-weight:bold;">D1/cscordic0/th[11]_21_s0/Q</td>
</tr>
<tr>
<td>5.181</td>
<td>2.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[3][A]</td>
<td>D1/cscordic0/n3448_s1/I3</td>
</tr>
<tr>
<td>6.280</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C30[3][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3448_s1/F</td>
</tr>
<tr>
<td>6.291</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[3][B]</td>
<td>D1/cscordic0/n3445_s1/I2</td>
</tr>
<tr>
<td>7.113</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C30[3][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3445_s1/F</td>
</tr>
<tr>
<td>7.614</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[3][B]</td>
<td>D1/cscordic0/n3433_s1/I3</td>
</tr>
<tr>
<td>8.713</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C30[3][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3433_s1/F</td>
</tr>
<tr>
<td>8.724</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[3][A]</td>
<td>D1/cscordic0/n3444_s0/I0</td>
</tr>
<tr>
<td>9.756</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[3][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3444_s0/F</td>
</tr>
<tr>
<td>11.530</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[1][A]</td>
<td>D1/cscordic0/n3464_s/I1</td>
</tr>
<tr>
<td>12.080</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C28[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3464_s/COUT</td>
</tr>
<tr>
<td>12.080</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C28[1][B]</td>
<td>D1/cscordic0/n3463_s/CIN</td>
</tr>
<tr>
<td>12.137</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3463_s/COUT</td>
</tr>
<tr>
<td>12.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[2][A]</td>
<td>D1/cscordic0/n3462_s/CIN</td>
</tr>
<tr>
<td>12.194</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3462_s/COUT</td>
</tr>
<tr>
<td>12.194</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[2][B]</td>
<td>D1/cscordic0/n3461_s/CIN</td>
</tr>
<tr>
<td>12.251</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3461_s/COUT</td>
</tr>
<tr>
<td>12.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[0][A]</td>
<td>D1/cscordic0/n3460_s/CIN</td>
</tr>
<tr>
<td>12.308</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[0][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3460_s/COUT</td>
</tr>
<tr>
<td>12.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[0][B]</td>
<td>D1/cscordic0/n3459_s/CIN</td>
</tr>
<tr>
<td>12.365</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3459_s/COUT</td>
</tr>
<tr>
<td>12.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[1][A]</td>
<td>D1/cscordic0/n3458_s/CIN</td>
</tr>
<tr>
<td>12.422</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3458_s/COUT</td>
</tr>
<tr>
<td>12.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[1][B]</td>
<td>D1/cscordic0/n3457_s/CIN</td>
</tr>
<tr>
<td>12.479</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3457_s/COUT</td>
</tr>
<tr>
<td>12.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[2][A]</td>
<td>D1/cscordic0/n3456_s/CIN</td>
</tr>
<tr>
<td>13.042</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3456_s/SUM</td>
</tr>
<tr>
<td>13.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[2][A]</td>
<td style=" font-weight:bold;">D1/cscordic0/im[12]_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>11.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.657</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.901</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[2][A]</td>
<td>D1/cscordic0/im[12]_15_s0/CLK</td>
</tr>
<tr>
<td>12.501</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C29[2][A]</td>
<td>D1/cscordic0/im[12]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.564, 49.450%; route: 5.230, 46.477%; tC2Q: 0.458, 4.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.501</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/cscordic1/re[3]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/cscordic1/im[4]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>D1/cscordic1/re[3]_5_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R22C24[0][A]</td>
<td style=" font-weight:bold;">D1/cscordic1/re[3]_5_s0/Q</td>
</tr>
<tr>
<td>3.709</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[1][A]</td>
<td>D1/cscordic1/n1047_s2/I1</td>
</tr>
<tr>
<td>4.808</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C15[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1047_s2/F</td>
</tr>
<tr>
<td>6.107</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[2][B]</td>
<td>D1/cscordic1/n1044_s1/I1</td>
</tr>
<tr>
<td>7.206</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C24[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1044_s1/F</td>
</tr>
<tr>
<td>7.702</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[1][B]</td>
<td>D1/cscordic1/n1035_s2/I2</td>
</tr>
<tr>
<td>8.728</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R24C22[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1035_s2/F</td>
</tr>
<tr>
<td>9.154</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[1][B]</td>
<td>D1/cscordic1/n1042_s0/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C21[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1042_s0/F</td>
</tr>
<tr>
<td>11.810</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[0][A]</td>
<td>D1/cscordic1/n1062_s/I1</td>
</tr>
<tr>
<td>12.360</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C16[0][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1062_s/COUT</td>
</tr>
<tr>
<td>12.360</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C16[0][B]</td>
<td>D1/cscordic1/n1061_s/CIN</td>
</tr>
<tr>
<td>12.417</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C16[0][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1061_s/COUT</td>
</tr>
<tr>
<td>12.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][A]</td>
<td>D1/cscordic1/n1060_s/CIN</td>
</tr>
<tr>
<td>12.474</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1060_s/COUT</td>
</tr>
<tr>
<td>12.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][B]</td>
<td>D1/cscordic1/n1059_s/CIN</td>
</tr>
<tr>
<td>13.037</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1059_s/SUM</td>
</tr>
<tr>
<td>13.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][B]</td>
<td style=" font-weight:bold;">D1/cscordic1/im[4]_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>11.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.657</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.901</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C16[1][B]</td>
<td>D1/cscordic1/im[4]_14_s0/CLK</td>
</tr>
<tr>
<td>12.501</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C16[1][B]</td>
<td>D1/cscordic1/im[4]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.483, 48.750%; route: 5.306, 47.175%; tC2Q: 0.458, 4.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.501</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/cscordic0/th[9]_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/cscordic0/im[10]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][B]</td>
<td>D1/cscordic0/th[9]_21_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>39</td>
<td>R17C43[0][B]</td>
<td style=" font-weight:bold;">D1/cscordic0/th[9]_21_s0/Q</td>
</tr>
<tr>
<td>4.696</td>
<td>2.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[3][B]</td>
<td>D1/cscordic0/n2846_s1/I3</td>
</tr>
<tr>
<td>5.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C34[3][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2846_s1/F</td>
</tr>
<tr>
<td>5.529</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[3][A]</td>
<td>D1/cscordic0/n2844_s1/I3</td>
</tr>
<tr>
<td>6.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C34[3][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2844_s1/F</td>
</tr>
<tr>
<td>8.196</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td>D1/cscordic0/n2832_s2/I3</td>
</tr>
<tr>
<td>9.018</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2832_s2/F</td>
</tr>
<tr>
<td>9.375</td>
<td>0.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td>D1/cscordic0/n2841_s0/I2</td>
</tr>
<tr>
<td>10.197</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2841_s0/F</td>
</tr>
<tr>
<td>11.667</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][A]</td>
<td>D1/cscordic0/n2861_s/I1</td>
</tr>
<tr>
<td>12.217</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2861_s/COUT</td>
</tr>
<tr>
<td>12.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C32[2][B]</td>
<td>D1/cscordic0/n2860_s/CIN</td>
</tr>
<tr>
<td>12.274</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C32[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2860_s/COUT</td>
</tr>
<tr>
<td>12.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][A]</td>
<td>D1/cscordic0/n2859_s/CIN</td>
</tr>
<tr>
<td>12.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2859_s/COUT</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][B]</td>
<td>D1/cscordic0/n2858_s/CIN</td>
</tr>
<tr>
<td>12.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2858_s/COUT</td>
</tr>
<tr>
<td>12.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][A]</td>
<td>D1/cscordic0/n2857_s/CIN</td>
</tr>
<tr>
<td>12.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2857_s/COUT</td>
</tr>
<tr>
<td>12.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][B]</td>
<td>D1/cscordic0/n2856_s/CIN</td>
</tr>
<tr>
<td>13.008</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2856_s/SUM</td>
</tr>
<tr>
<td>13.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td style=" font-weight:bold;">D1/cscordic0/im[10]_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>11.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.657</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.901</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td>D1/cscordic0/im[10]_14_s0/CLK</td>
</tr>
<tr>
<td>12.501</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C33[1][B]</td>
<td>D1/cscordic0/im[10]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.839, 43.136%; route: 5.921, 52.779%; tC2Q: 0.458, 4.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.501</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/cscordic0/re[6]_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/cscordic0/im[7]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[2][A]</td>
<td>D1/cscordic0/re[6]_9_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C39[2][A]</td>
<td style=" font-weight:bold;">D1/cscordic0/re[6]_9_s0/Q</td>
</tr>
<tr>
<td>3.072</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[3][A]</td>
<td>D1/cscordic0/n1953_s1/I0</td>
</tr>
<tr>
<td>4.171</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C39[3][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n1953_s1/F</td>
</tr>
<tr>
<td>4.996</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[3][A]</td>
<td>D1/cscordic0/n1951_s1/I1</td>
</tr>
<tr>
<td>6.057</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C40[3][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n1951_s1/F</td>
</tr>
<tr>
<td>6.484</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][B]</td>
<td>D1/cscordic0/n1941_s2/I3</td>
</tr>
<tr>
<td>7.583</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R18C41[0][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n1941_s2/F</td>
</tr>
<tr>
<td>8.410</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>D1/cscordic0/n1948_s0/I1</td>
</tr>
<tr>
<td>9.442</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n1948_s0/F</td>
</tr>
<tr>
<td>11.544</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C45[0][A]</td>
<td>D1/cscordic0/n1968_s/I1</td>
</tr>
<tr>
<td>12.094</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C45[0][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n1968_s/COUT</td>
</tr>
<tr>
<td>12.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C45[0][B]</td>
<td>D1/cscordic0/n1967_s/CIN</td>
</tr>
<tr>
<td>12.151</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C45[0][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n1967_s/COUT</td>
</tr>
<tr>
<td>12.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C45[1][A]</td>
<td>D1/cscordic0/n1966_s/CIN</td>
</tr>
<tr>
<td>12.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C45[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n1966_s/COUT</td>
</tr>
<tr>
<td>12.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C45[1][B]</td>
<td>D1/cscordic0/n1965_s/CIN</td>
</tr>
<tr>
<td>12.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C45[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n1965_s/COUT</td>
</tr>
<tr>
<td>12.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C45[2][A]</td>
<td>D1/cscordic0/n1964_s/CIN</td>
</tr>
<tr>
<td>12.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C45[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n1964_s/COUT</td>
</tr>
<tr>
<td>12.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C45[2][B]</td>
<td>D1/cscordic0/n1963_s/CIN</td>
</tr>
<tr>
<td>12.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C45[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n1963_s/COUT</td>
</tr>
<tr>
<td>12.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[0][A]</td>
<td>D1/cscordic0/n1962_s/CIN</td>
</tr>
<tr>
<td>12.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[0][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n1962_s/COUT</td>
</tr>
<tr>
<td>12.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[0][B]</td>
<td>D1/cscordic0/n1961_s/CIN</td>
</tr>
<tr>
<td>12.999</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[0][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n1961_s/SUM</td>
</tr>
<tr>
<td>12.999</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C46[0][B]</td>
<td style=" font-weight:bold;">D1/cscordic0/im[7]_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>11.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.657</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.901</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C46[0][B]</td>
<td>D1/cscordic0/im[7]_18_s0/CLK</td>
</tr>
<tr>
<td>12.501</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C46[0][B]</td>
<td>D1/cscordic0/im[7]_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.746, 51.261%; route: 5.005, 44.650%; tC2Q: 0.458, 4.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.501</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/cscordic1/th[9]_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/cscordic1/re[10]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C24[1][A]</td>
<td>D1/cscordic1/th[9]_21_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>39</td>
<td>R4C24[1][A]</td>
<td style=" font-weight:bold;">D1/cscordic1/th[9]_21_s0/Q</td>
</tr>
<tr>
<td>4.707</td>
<td>2.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>D1/cscordic1/n2749_s1/I3</td>
</tr>
<tr>
<td>5.739</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2749_s1/F</td>
</tr>
<tr>
<td>5.750</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>D1/cscordic1/n2747_s1/I3</td>
</tr>
<tr>
<td>6.572</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2747_s1/F</td>
</tr>
<tr>
<td>7.067</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][B]</td>
<td>D1/cscordic1/n2735_s2/I3</td>
</tr>
<tr>
<td>7.889</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C19[3][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2735_s2/F</td>
</tr>
<tr>
<td>9.039</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[3][A]</td>
<td>D1/cscordic1/n2746_s0/I1</td>
</tr>
<tr>
<td>9.861</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[3][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2746_s0/F</td>
</tr>
<tr>
<td>11.481</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[1][A]</td>
<td>D1/cscordic1/n2785_s/I1</td>
</tr>
<tr>
<td>12.031</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2785_s/COUT</td>
</tr>
<tr>
<td>12.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C15[1][B]</td>
<td>D1/cscordic1/n2784_s/CIN</td>
</tr>
<tr>
<td>12.088</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C15[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2784_s/COUT</td>
</tr>
<tr>
<td>12.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[2][A]</td>
<td>D1/cscordic1/n2783_s/CIN</td>
</tr>
<tr>
<td>12.145</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2783_s/COUT</td>
</tr>
<tr>
<td>12.145</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[2][B]</td>
<td>D1/cscordic1/n2782_s/CIN</td>
</tr>
<tr>
<td>12.202</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2782_s/COUT</td>
</tr>
<tr>
<td>12.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C16[0][A]</td>
<td>D1/cscordic1/n2781_s/CIN</td>
</tr>
<tr>
<td>12.259</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2781_s/COUT</td>
</tr>
<tr>
<td>12.259</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C16[0][B]</td>
<td>D1/cscordic1/n2780_s/CIN</td>
</tr>
<tr>
<td>12.316</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2780_s/COUT</td>
</tr>
<tr>
<td>12.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C16[1][A]</td>
<td>D1/cscordic1/n2779_s/CIN</td>
</tr>
<tr>
<td>12.373</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2779_s/COUT</td>
</tr>
<tr>
<td>12.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C16[1][B]</td>
<td>D1/cscordic1/n2778_s/CIN</td>
</tr>
<tr>
<td>12.430</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2778_s/COUT</td>
</tr>
<tr>
<td>12.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C16[2][A]</td>
<td>D1/cscordic1/n2777_s/CIN</td>
</tr>
<tr>
<td>12.993</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2777_s/SUM</td>
</tr>
<tr>
<td>12.993</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td style=" font-weight:bold;">D1/cscordic1/re[10]_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>11.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.657</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.901</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td>D1/cscordic1/re[10]_15_s0/CLK</td>
</tr>
<tr>
<td>12.501</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C16[2][A]</td>
<td>D1/cscordic1/re[10]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.010, 44.721%; route: 5.735, 51.188%; tC2Q: 0.458, 4.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.501</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/cscordic0/th[11]_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/cscordic0/im[12]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>D1/cscordic0/th[11]_21_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R16C27[1][B]</td>
<td style=" font-weight:bold;">D1/cscordic0/th[11]_21_s0/Q</td>
</tr>
<tr>
<td>5.181</td>
<td>2.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[3][A]</td>
<td>D1/cscordic0/n3448_s1/I3</td>
</tr>
<tr>
<td>6.280</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C30[3][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3448_s1/F</td>
</tr>
<tr>
<td>6.291</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[3][B]</td>
<td>D1/cscordic0/n3445_s1/I2</td>
</tr>
<tr>
<td>7.113</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C30[3][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3445_s1/F</td>
</tr>
<tr>
<td>7.614</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[3][B]</td>
<td>D1/cscordic0/n3433_s1/I3</td>
</tr>
<tr>
<td>8.713</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C30[3][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3433_s1/F</td>
</tr>
<tr>
<td>8.724</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[3][A]</td>
<td>D1/cscordic0/n3444_s0/I0</td>
</tr>
<tr>
<td>9.756</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[3][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3444_s0/F</td>
</tr>
<tr>
<td>11.530</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[1][A]</td>
<td>D1/cscordic0/n3464_s/I1</td>
</tr>
<tr>
<td>12.080</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C28[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3464_s/COUT</td>
</tr>
<tr>
<td>12.080</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C28[1][B]</td>
<td>D1/cscordic0/n3463_s/CIN</td>
</tr>
<tr>
<td>12.137</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3463_s/COUT</td>
</tr>
<tr>
<td>12.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[2][A]</td>
<td>D1/cscordic0/n3462_s/CIN</td>
</tr>
<tr>
<td>12.194</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3462_s/COUT</td>
</tr>
<tr>
<td>12.194</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[2][B]</td>
<td>D1/cscordic0/n3461_s/CIN</td>
</tr>
<tr>
<td>12.251</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3461_s/COUT</td>
</tr>
<tr>
<td>12.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[0][A]</td>
<td>D1/cscordic0/n3460_s/CIN</td>
</tr>
<tr>
<td>12.308</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[0][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3460_s/COUT</td>
</tr>
<tr>
<td>12.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[0][B]</td>
<td>D1/cscordic0/n3459_s/CIN</td>
</tr>
<tr>
<td>12.365</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3459_s/COUT</td>
</tr>
<tr>
<td>12.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[1][A]</td>
<td>D1/cscordic0/n3458_s/CIN</td>
</tr>
<tr>
<td>12.422</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3458_s/COUT</td>
</tr>
<tr>
<td>12.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[1][B]</td>
<td>D1/cscordic0/n3457_s/CIN</td>
</tr>
<tr>
<td>12.985</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3457_s/SUM</td>
</tr>
<tr>
<td>12.985</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][B]</td>
<td style=" font-weight:bold;">D1/cscordic0/im[12]_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>11.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.657</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.901</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[1][B]</td>
<td>D1/cscordic0/im[12]_14_s0/CLK</td>
</tr>
<tr>
<td>12.501</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C29[1][B]</td>
<td>D1/cscordic0/im[12]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.507, 49.192%; route: 5.230, 46.714%; tC2Q: 0.458, 4.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.501</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/cscordic1/re[3]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/cscordic1/im[4]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>D1/cscordic1/re[3]_5_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R22C24[0][A]</td>
<td style=" font-weight:bold;">D1/cscordic1/re[3]_5_s0/Q</td>
</tr>
<tr>
<td>3.709</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[1][A]</td>
<td>D1/cscordic1/n1047_s2/I1</td>
</tr>
<tr>
<td>4.808</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C15[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1047_s2/F</td>
</tr>
<tr>
<td>6.107</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[2][B]</td>
<td>D1/cscordic1/n1044_s1/I1</td>
</tr>
<tr>
<td>7.206</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C24[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1044_s1/F</td>
</tr>
<tr>
<td>7.702</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[1][B]</td>
<td>D1/cscordic1/n1035_s2/I2</td>
</tr>
<tr>
<td>8.728</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R24C22[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1035_s2/F</td>
</tr>
<tr>
<td>9.154</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[1][B]</td>
<td>D1/cscordic1/n1042_s0/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C21[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1042_s0/F</td>
</tr>
<tr>
<td>11.810</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[0][A]</td>
<td>D1/cscordic1/n1062_s/I1</td>
</tr>
<tr>
<td>12.360</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C16[0][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1062_s/COUT</td>
</tr>
<tr>
<td>12.360</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C16[0][B]</td>
<td>D1/cscordic1/n1061_s/CIN</td>
</tr>
<tr>
<td>12.417</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C16[0][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1061_s/COUT</td>
</tr>
<tr>
<td>12.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][A]</td>
<td>D1/cscordic1/n1060_s/CIN</td>
</tr>
<tr>
<td>12.980</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n1060_s/SUM</td>
</tr>
<tr>
<td>12.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][A]</td>
<td style=" font-weight:bold;">D1/cscordic1/im[4]_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>11.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.657</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.901</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C16[1][A]</td>
<td>D1/cscordic1/im[4]_13_s0/CLK</td>
</tr>
<tr>
<td>12.501</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C16[1][A]</td>
<td>D1/cscordic1/im[4]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.426, 48.489%; route: 5.306, 47.415%; tC2Q: 0.458, 4.096%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.450</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.501</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/cscordic0/th[9]_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/cscordic0/im[10]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][B]</td>
<td>D1/cscordic0/th[9]_21_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>39</td>
<td>R17C43[0][B]</td>
<td style=" font-weight:bold;">D1/cscordic0/th[9]_21_s0/Q</td>
</tr>
<tr>
<td>4.696</td>
<td>2.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[3][B]</td>
<td>D1/cscordic0/n2846_s1/I3</td>
</tr>
<tr>
<td>5.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C34[3][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2846_s1/F</td>
</tr>
<tr>
<td>5.529</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[3][A]</td>
<td>D1/cscordic0/n2844_s1/I3</td>
</tr>
<tr>
<td>6.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C34[3][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2844_s1/F</td>
</tr>
<tr>
<td>8.196</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td>D1/cscordic0/n2832_s2/I3</td>
</tr>
<tr>
<td>9.018</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2832_s2/F</td>
</tr>
<tr>
<td>9.375</td>
<td>0.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td>D1/cscordic0/n2841_s0/I2</td>
</tr>
<tr>
<td>10.197</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2841_s0/F</td>
</tr>
<tr>
<td>11.667</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[2][A]</td>
<td>D1/cscordic0/n2861_s/I1</td>
</tr>
<tr>
<td>12.217</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2861_s/COUT</td>
</tr>
<tr>
<td>12.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C32[2][B]</td>
<td>D1/cscordic0/n2860_s/CIN</td>
</tr>
<tr>
<td>12.274</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C32[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2860_s/COUT</td>
</tr>
<tr>
<td>12.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][A]</td>
<td>D1/cscordic0/n2859_s/CIN</td>
</tr>
<tr>
<td>12.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2859_s/COUT</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[0][B]</td>
<td>D1/cscordic0/n2858_s/CIN</td>
</tr>
<tr>
<td>12.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2858_s/COUT</td>
</tr>
<tr>
<td>12.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[1][A]</td>
<td>D1/cscordic0/n2857_s/CIN</td>
</tr>
<tr>
<td>12.951</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n2857_s/SUM</td>
</tr>
<tr>
<td>12.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" font-weight:bold;">D1/cscordic0/im[10]_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>11.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.657</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.901</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td>D1/cscordic0/im[10]_13_s0/CLK</td>
</tr>
<tr>
<td>12.501</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C33[1][A]</td>
<td>D1/cscordic0/im[10]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.782, 42.845%; route: 5.921, 53.048%; tC2Q: 0.458, 4.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.441</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.501</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/cscordic0/re[6]_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/cscordic0/im[7]_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[2][A]</td>
<td>D1/cscordic0/re[6]_9_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C39[2][A]</td>
<td style=" font-weight:bold;">D1/cscordic0/re[6]_9_s0/Q</td>
</tr>
<tr>
<td>3.072</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[3][A]</td>
<td>D1/cscordic0/n1953_s1/I0</td>
</tr>
<tr>
<td>4.171</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C39[3][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n1953_s1/F</td>
</tr>
<tr>
<td>4.996</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[3][A]</td>
<td>D1/cscordic0/n1951_s1/I1</td>
</tr>
<tr>
<td>6.057</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C40[3][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n1951_s1/F</td>
</tr>
<tr>
<td>6.484</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][B]</td>
<td>D1/cscordic0/n1941_s2/I3</td>
</tr>
<tr>
<td>7.583</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R18C41[0][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n1941_s2/F</td>
</tr>
<tr>
<td>8.410</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>D1/cscordic0/n1948_s0/I1</td>
</tr>
<tr>
<td>9.442</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n1948_s0/F</td>
</tr>
<tr>
<td>11.544</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C45[0][A]</td>
<td>D1/cscordic0/n1968_s/I1</td>
</tr>
<tr>
<td>12.094</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C45[0][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n1968_s/COUT</td>
</tr>
<tr>
<td>12.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C45[0][B]</td>
<td>D1/cscordic0/n1967_s/CIN</td>
</tr>
<tr>
<td>12.151</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C45[0][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n1967_s/COUT</td>
</tr>
<tr>
<td>12.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C45[1][A]</td>
<td>D1/cscordic0/n1966_s/CIN</td>
</tr>
<tr>
<td>12.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C45[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n1966_s/COUT</td>
</tr>
<tr>
<td>12.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C45[1][B]</td>
<td>D1/cscordic0/n1965_s/CIN</td>
</tr>
<tr>
<td>12.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C45[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n1965_s/COUT</td>
</tr>
<tr>
<td>12.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C45[2][A]</td>
<td>D1/cscordic0/n1964_s/CIN</td>
</tr>
<tr>
<td>12.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C45[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n1964_s/COUT</td>
</tr>
<tr>
<td>12.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C45[2][B]</td>
<td>D1/cscordic0/n1963_s/CIN</td>
</tr>
<tr>
<td>12.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C45[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n1963_s/COUT</td>
</tr>
<tr>
<td>12.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[0][A]</td>
<td>D1/cscordic0/n1962_s/CIN</td>
</tr>
<tr>
<td>12.942</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[0][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n1962_s/SUM</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C46[0][A]</td>
<td style=" font-weight:bold;">D1/cscordic0/im[7]_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>11.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.657</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.901</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C46[0][A]</td>
<td>D1/cscordic0/im[7]_17_s0/CLK</td>
</tr>
<tr>
<td>12.501</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C46[0][A]</td>
<td>D1/cscordic0/im[7]_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.689, 51.012%; route: 5.005, 44.878%; tC2Q: 0.458, 4.110%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.435</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.501</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/cscordic1/th[9]_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/cscordic1/re[10]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C24[1][A]</td>
<td>D1/cscordic1/th[9]_21_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>39</td>
<td>R4C24[1][A]</td>
<td style=" font-weight:bold;">D1/cscordic1/th[9]_21_s0/Q</td>
</tr>
<tr>
<td>4.707</td>
<td>2.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>D1/cscordic1/n2749_s1/I3</td>
</tr>
<tr>
<td>5.739</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2749_s1/F</td>
</tr>
<tr>
<td>5.750</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>D1/cscordic1/n2747_s1/I3</td>
</tr>
<tr>
<td>6.572</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2747_s1/F</td>
</tr>
<tr>
<td>7.067</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][B]</td>
<td>D1/cscordic1/n2735_s2/I3</td>
</tr>
<tr>
<td>7.889</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C19[3][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2735_s2/F</td>
</tr>
<tr>
<td>9.039</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[3][A]</td>
<td>D1/cscordic1/n2746_s0/I1</td>
</tr>
<tr>
<td>9.861</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[3][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2746_s0/F</td>
</tr>
<tr>
<td>11.481</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[1][A]</td>
<td>D1/cscordic1/n2785_s/I1</td>
</tr>
<tr>
<td>12.031</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2785_s/COUT</td>
</tr>
<tr>
<td>12.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C15[1][B]</td>
<td>D1/cscordic1/n2784_s/CIN</td>
</tr>
<tr>
<td>12.088</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C15[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2784_s/COUT</td>
</tr>
<tr>
<td>12.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[2][A]</td>
<td>D1/cscordic1/n2783_s/CIN</td>
</tr>
<tr>
<td>12.145</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2783_s/COUT</td>
</tr>
<tr>
<td>12.145</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[2][B]</td>
<td>D1/cscordic1/n2782_s/CIN</td>
</tr>
<tr>
<td>12.202</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2782_s/COUT</td>
</tr>
<tr>
<td>12.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C16[0][A]</td>
<td>D1/cscordic1/n2781_s/CIN</td>
</tr>
<tr>
<td>12.259</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2781_s/COUT</td>
</tr>
<tr>
<td>12.259</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C16[0][B]</td>
<td>D1/cscordic1/n2780_s/CIN</td>
</tr>
<tr>
<td>12.316</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2780_s/COUT</td>
</tr>
<tr>
<td>12.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C16[1][A]</td>
<td>D1/cscordic1/n2779_s/CIN</td>
</tr>
<tr>
<td>12.373</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2779_s/COUT</td>
</tr>
<tr>
<td>12.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C16[1][B]</td>
<td>D1/cscordic1/n2778_s/CIN</td>
</tr>
<tr>
<td>12.936</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic1/n2778_s/SUM</td>
</tr>
<tr>
<td>12.936</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td style=" font-weight:bold;">D1/cscordic1/re[10]_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>11.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.657</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.901</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>D1/cscordic1/re[10]_14_s0/CLK</td>
</tr>
<tr>
<td>12.501</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>D1/cscordic1/re[10]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.953, 44.438%; route: 5.735, 51.450%; tC2Q: 0.458, 4.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.501</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/cscordic0/th[11]_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/cscordic0/im[12]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>D1/cscordic0/th[11]_21_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R16C27[1][B]</td>
<td style=" font-weight:bold;">D1/cscordic0/th[11]_21_s0/Q</td>
</tr>
<tr>
<td>5.181</td>
<td>2.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[3][A]</td>
<td>D1/cscordic0/n3448_s1/I3</td>
</tr>
<tr>
<td>6.280</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C30[3][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3448_s1/F</td>
</tr>
<tr>
<td>6.291</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[3][B]</td>
<td>D1/cscordic0/n3445_s1/I2</td>
</tr>
<tr>
<td>7.113</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C30[3][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3445_s1/F</td>
</tr>
<tr>
<td>7.614</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[3][B]</td>
<td>D1/cscordic0/n3433_s1/I3</td>
</tr>
<tr>
<td>8.713</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C30[3][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3433_s1/F</td>
</tr>
<tr>
<td>8.724</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[3][A]</td>
<td>D1/cscordic0/n3444_s0/I0</td>
</tr>
<tr>
<td>9.756</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[3][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3444_s0/F</td>
</tr>
<tr>
<td>11.530</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[1][A]</td>
<td>D1/cscordic0/n3464_s/I1</td>
</tr>
<tr>
<td>12.080</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C28[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3464_s/COUT</td>
</tr>
<tr>
<td>12.080</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C28[1][B]</td>
<td>D1/cscordic0/n3463_s/CIN</td>
</tr>
<tr>
<td>12.137</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3463_s/COUT</td>
</tr>
<tr>
<td>12.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[2][A]</td>
<td>D1/cscordic0/n3462_s/CIN</td>
</tr>
<tr>
<td>12.194</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[2][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3462_s/COUT</td>
</tr>
<tr>
<td>12.194</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[2][B]</td>
<td>D1/cscordic0/n3461_s/CIN</td>
</tr>
<tr>
<td>12.251</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[2][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3461_s/COUT</td>
</tr>
<tr>
<td>12.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[0][A]</td>
<td>D1/cscordic0/n3460_s/CIN</td>
</tr>
<tr>
<td>12.308</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[0][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3460_s/COUT</td>
</tr>
<tr>
<td>12.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[0][B]</td>
<td>D1/cscordic0/n3459_s/CIN</td>
</tr>
<tr>
<td>12.365</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3459_s/COUT</td>
</tr>
<tr>
<td>12.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[1][A]</td>
<td>D1/cscordic0/n3458_s/CIN</td>
</tr>
<tr>
<td>12.928</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/n3458_s/SUM</td>
</tr>
<tr>
<td>12.928</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td style=" font-weight:bold;">D1/cscordic0/im[12]_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>11.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.657</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.901</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td>D1/cscordic0/im[12]_13_s0/CLK</td>
</tr>
<tr>
<td>12.501</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C29[1][A]</td>
<td>D1/cscordic0/im[12]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.450, 48.932%; route: 5.230, 46.953%; tC2Q: 0.458, 4.115%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.482</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/real_D1_35_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/B1_B1_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>D1/real_D1_35_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C17[0][B]</td>
<td style=" font-weight:bold;">D1/real_D1_35_s0/Q</td>
</tr>
<tr>
<td>2.298</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">D1/B1_B1_0_2_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>D1/B1_B1_0_2_s/CLKA</td>
</tr>
<tr>
<td>1.817</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>D1/B1_B1_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>mic/agc/vld4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mic/agc/g_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C7[2][A]</td>
<td>mic/agc/vld4_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R22C7[2][A]</td>
<td style=" font-weight:bold;">mic/agc/vld4_s0/Q</td>
</tr>
<tr>
<td>2.303</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C7[1][A]</td>
<td style=" font-weight:bold;">mic/agc/g_counter_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C7[1][A]</td>
<td>mic/agc/g_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C7[1][A]</td>
<td>mic/agc/g_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 41.734%; tC2Q: 0.333, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>mic/lc/vld1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mic/agc/d0_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[0][B]</td>
<td>mic/lc/vld1_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>73</td>
<td>R18C7[0][B]</td>
<td style=" font-weight:bold;">mic/lc/vld1_s0/Q</td>
</tr>
<tr>
<td>2.330</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C5[0][A]</td>
<td style=" font-weight:bold;">mic/agc/d0_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C5[0][A]</td>
<td>mic/agc/d0_4_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C5[0][A]</td>
<td>mic/agc/d0_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 44.393%; tC2Q: 0.333, 55.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>mic/lc/vld1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mic/agc/d0_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[0][B]</td>
<td>mic/lc/vld1_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>73</td>
<td>R18C7[0][B]</td>
<td style=" font-weight:bold;">mic/lc/vld1_s0/Q</td>
</tr>
<tr>
<td>2.330</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td style=" font-weight:bold;">mic/agc/d0_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td>mic/agc/d0_12_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C6[0][A]</td>
<td>mic/agc/d0_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 44.393%; tC2Q: 0.333, 55.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>mic/lc/vld1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mic/agc/d0_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[0][B]</td>
<td>mic/lc/vld1_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>73</td>
<td>R18C7[0][B]</td>
<td style=" font-weight:bold;">mic/lc/vld1_s0/Q</td>
</tr>
<tr>
<td>2.330</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td style=" font-weight:bold;">mic/agc/d0_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>mic/agc/d0_13_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>mic/agc/d0_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 44.393%; tC2Q: 0.333, 55.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/cscordic0/negate_0_s8</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/cscordic0/negate_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>D1/cscordic0/negate_0_s8/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C30[1][A]</td>
<td style=" font-weight:bold;">D1/cscordic0/negate_0_s8/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>D1/cscordic0/negate_0_s15/I3</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/negate_0_s15/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" font-weight:bold;">D1/cscordic0/negate_0_s8/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>D1/cscordic0/negate_0_s8/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>D1/cscordic0/negate_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/theta0_16_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/theta0_16_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C44[0][A]</td>
<td>D1/theta0_16_s6/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C44[0][A]</td>
<td style=" font-weight:bold;">D1/theta0_16_s6/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C44[0][A]</td>
<td>D1/theta0_16_s10/I2</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C44[0][A]</td>
<td style=" background: #97FFFF;">D1/theta0_16_s10/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C44[0][A]</td>
<td style=" font-weight:bold;">D1/theta0_16_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C44[0][A]</td>
<td>D1/theta0_16_s6/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C44[0][A]</td>
<td>D1/theta0_16_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>mic/agc/g_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mic/agc/g_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C7[1][A]</td>
<td>mic/agc/g_counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C7[1][A]</td>
<td style=" font-weight:bold;">mic/agc/g_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C7[1][A]</td>
<td>mic/agc/n18_s2/I0</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C7[1][A]</td>
<td style=" background: #97FFFF;">mic/agc/n18_s2/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C7[1][A]</td>
<td style=" font-weight:bold;">mic/agc/g_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C7[1][A]</td>
<td>mic/agc/g_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C7[1][A]</td>
<td>mic/agc/g_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/cscordic0/negate_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/cscordic0/negate_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>D1/cscordic0/negate_0_s6/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C30[0][A]</td>
<td style=" font-weight:bold;">D1/cscordic0/negate_0_s6/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>D1/cscordic0/negate_0_s14/I2</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">D1/cscordic0/negate_0_s14/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" font-weight:bold;">D1/cscordic0/negate_0_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>D1/cscordic0/negate_0_s6/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>D1/cscordic0/negate_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/adata0wadr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/adata0wadr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td>D1/adata0wadr_0_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C11[0][A]</td>
<td style=" font-weight:bold;">D1/adata0wadr_0_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td>D1/n239_s2/I0</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td style=" background: #97FFFF;">D1/n239_s2/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td style=" font-weight:bold;">D1/adata0wadr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td>D1/adata0wadr_0_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C11[0][A]</td>
<td>D1/adata0wadr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>mic/data_count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mic/data_count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>mic/data_count_0_s1/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C9[0][A]</td>
<td style=" font-weight:bold;">mic/data_count_0_s1/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>mic/n46_s3/I0</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">mic/n46_s3/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td style=" font-weight:bold;">mic/data_count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>mic/data_count_0_s1/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>mic/data_count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/v_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/v_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[1][A]</td>
<td>D1/v_count_0_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R6C11[1][A]</td>
<td style=" font-weight:bold;">D1/v_count_0_s0/Q</td>
</tr>
<tr>
<td>2.069</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[1][A]</td>
<td>D1/n160_s2/I0</td>
</tr>
<tr>
<td>2.441</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C11[1][A]</td>
<td style=" background: #97FFFF;">D1/n160_s2/F</td>
</tr>
<tr>
<td>2.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[1][A]</td>
<td style=" font-weight:bold;">D1/v_count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[1][A]</td>
<td>D1/v_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C11[1][A]</td>
<td>D1/v_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>mic/mic_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mic/mic_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td>mic/mic_count_0_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R12C10[0][A]</td>
<td style=" font-weight:bold;">mic/mic_count_0_s0/Q</td>
</tr>
<tr>
<td>2.071</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td>mic/n23_s2/I0</td>
</tr>
<tr>
<td>2.443</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td style=" background: #97FFFF;">mic/n23_s2/F</td>
</tr>
<tr>
<td>2.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td style=" font-weight:bold;">mic/mic_count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td>mic/mic_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C10[0][A]</td>
<td>mic/mic_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>mic/agc/g_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mic/agc/g_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td>mic/agc/g_counter_3_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C7[1][A]</td>
<td style=" font-weight:bold;">mic/agc/g_counter_3_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C7[1][A]</td>
<td>mic/agc/n15_s/I1</td>
</tr>
<tr>
<td>2.460</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td style=" background: #97FFFF;">mic/agc/n15_s/SUM</td>
</tr>
<tr>
<td>2.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td style=" font-weight:bold;">mic/agc/g_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td>mic/agc/g_counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C7[1][A]</td>
<td>mic/agc/g_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>mic/agc/g_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mic/agc/g_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>mic/agc/g_counter_7_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C8[0][A]</td>
<td style=" font-weight:bold;">mic/agc/g_counter_7_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C8[0][A]</td>
<td>mic/agc/n11_s/I1</td>
</tr>
<tr>
<td>2.460</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td style=" background: #97FFFF;">mic/agc/n11_s/SUM</td>
</tr>
<tr>
<td>2.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td style=" font-weight:bold;">mic/agc/g_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>mic/agc/g_counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>mic/agc/g_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>mic/agc/g_counter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mic/agc/g_counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[1][A]</td>
<td>mic/agc/g_counter_9_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C8[1][A]</td>
<td style=" font-weight:bold;">mic/agc/g_counter_9_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C8[1][A]</td>
<td>mic/agc/n9_s/I1</td>
</tr>
<tr>
<td>2.460</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C8[1][A]</td>
<td style=" background: #97FFFF;">mic/agc/n9_s/SUM</td>
</tr>
<tr>
<td>2.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C8[1][A]</td>
<td style=" font-weight:bold;">mic/agc/g_counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[1][A]</td>
<td>mic/agc/g_counter_9_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C8[1][A]</td>
<td>mic/agc/g_counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>mic/data0I1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mic/data0I1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td>mic/data0I1_2_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C8[1][A]</td>
<td style=" font-weight:bold;">mic/data0I1_2_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C8[1][A]</td>
<td>mic/n111_s/I1</td>
</tr>
<tr>
<td>2.460</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td style=" background: #97FFFF;">mic/n111_s/SUM</td>
</tr>
<tr>
<td>2.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td style=" font-weight:bold;">mic/data0I1_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td>mic/data0I1_2_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C8[1][A]</td>
<td>mic/data0I1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>mic/data0I1_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mic/data0I1_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>mic/data0I1_6_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C9[0][A]</td>
<td style=" font-weight:bold;">mic/data0I1_6_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C9[0][A]</td>
<td>mic/n107_s/I1</td>
</tr>
<tr>
<td>2.460</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td style=" background: #97FFFF;">mic/n107_s/SUM</td>
</tr>
<tr>
<td>2.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td style=" font-weight:bold;">mic/data0I1_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>mic/data0I1_6_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>mic/data0I1_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>mic/data0I1_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mic/data0I1_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[1][A]</td>
<td>mic/data0I1_8_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C9[1][A]</td>
<td style=" font-weight:bold;">mic/data0I1_8_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C9[1][A]</td>
<td>mic/n105_s/I1</td>
</tr>
<tr>
<td>2.460</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C9[1][A]</td>
<td style=" background: #97FFFF;">mic/n105_s/SUM</td>
</tr>
<tr>
<td>2.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[1][A]</td>
<td style=" font-weight:bold;">mic/data0I1_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[1][A]</td>
<td>mic/data0I1_8_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C9[1][A]</td>
<td>mic/data0I1_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>mic/data0I1_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mic/data0I1_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][A]</td>
<td>mic/data0I1_12_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C10[0][A]</td>
<td style=" font-weight:bold;">mic/data0I1_12_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C10[0][A]</td>
<td>mic/n101_s/I1</td>
</tr>
<tr>
<td>2.460</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C10[0][A]</td>
<td style=" background: #97FFFF;">mic/n101_s/SUM</td>
</tr>
<tr>
<td>2.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[0][A]</td>
<td style=" font-weight:bold;">mic/data0I1_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][A]</td>
<td>mic/data0I1_12_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C10[0][A]</td>
<td>mic/data0I1_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>mic/data0I1_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mic/data0I1_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>mic/data0I1_14_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C10[1][A]</td>
<td style=" font-weight:bold;">mic/data0I1_14_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C10[1][A]</td>
<td>mic/n99_s/I1</td>
</tr>
<tr>
<td>2.460</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td style=" background: #97FFFF;">mic/n99_s/SUM</td>
</tr>
<tr>
<td>2.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td style=" font-weight:bold;">mic/data0I1_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>mic/data0I1_14_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>mic/data0I1_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>mic/data0I1_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mic/data0I1_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>mic/data0I1_18_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C11[0][A]</td>
<td style=" font-weight:bold;">mic/data0I1_18_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C11[0][A]</td>
<td>mic/n95_s/I1</td>
</tr>
<tr>
<td>2.460</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td style=" background: #97FFFF;">mic/n95_s/SUM</td>
</tr>
<tr>
<td>2.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td style=" font-weight:bold;">mic/data0I1_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>mic/data0I1_18_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>mic/data0I1_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>mic/data0I1_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mic/data0I1_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>mic/data0I1_20_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C11[1][A]</td>
<td style=" font-weight:bold;">mic/data0I1_20_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C11[1][A]</td>
<td>mic/n93_s/I1</td>
</tr>
<tr>
<td>2.460</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td style=" background: #97FFFF;">mic/n93_s/SUM</td>
</tr>
<tr>
<td>2.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td style=" font-weight:bold;">mic/data0I1_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>mic/data0I1_20_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>mic/data0I1_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>mic/data0I1_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mic/data0I1_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>mic/data0I1_24_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C12[0][A]</td>
<td style=" font-weight:bold;">mic/data0I1_24_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C12[0][A]</td>
<td>mic/n89_s/I1</td>
</tr>
<tr>
<td>2.460</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">mic/n89_s/SUM</td>
</tr>
<tr>
<td>2.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" font-weight:bold;">mic/data0I1_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>mic/data0I1_24_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>mic/data0I1_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>mic/data0I1_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mic/data0I1_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>mic/data0I1_26_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C12[1][A]</td>
<td style=" font-weight:bold;">mic/data0I1_26_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C12[1][A]</td>
<td>mic/n87_s/I1</td>
</tr>
<tr>
<td>2.460</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">mic/n87_s/SUM</td>
</tr>
<tr>
<td>2.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" font-weight:bold;">mic/data0I1_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>mic/data0I1_26_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>mic/data0I1_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.228</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.478</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mic/mic_count_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.102</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.364</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>mic/mic_count_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.657</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.842</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>mic/mic_count_3_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.228</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.478</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mic/mic_count_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.102</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.364</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>mic/mic_count_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.657</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.842</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>mic/mic_count_1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.228</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.478</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mic/data_count_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.102</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.364</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>mic/data_count_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.657</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.842</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>mic/data_count_7_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.228</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.478</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mic/data0I1_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.102</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.364</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>mic/data0I1_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.657</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.842</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>mic/data0I1_30_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.228</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.478</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mic/data0I1_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.102</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.364</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>mic/data0I1_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.657</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.842</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>mic/data0I1_14_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.228</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.478</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mic/data0I2_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.102</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.364</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>mic/data0I2_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.657</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.842</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>mic/data0I2_14_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.228</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.478</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mic/data0B3_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.102</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.364</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>mic/data0B3_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.657</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.842</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>mic/data0B3_14_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.228</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.478</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mic/data0B1_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.102</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.364</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>mic/data0B1_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.657</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.842</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>mic/data0B1_14_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.228</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.478</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mic/agc/d4_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.102</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.364</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>mic/agc/d4_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.657</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.842</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>mic/agc/d4_4_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.228</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.478</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/cscordic0/im[5]_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.102</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.364</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>D1/cscordic0/im[5]_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.657</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.842</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>D1/cscordic0/im[5]_18_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2454</td>
<td>CLK</td>
<td>-0.764</td>
<td>0.262</td>
</tr>
<tr>
<td>202</td>
<td>n373_5</td>
<td>3.700</td>
<td>3.112</td>
</tr>
<tr>
<td>96</td>
<td>n80_5</td>
<td>6.256</td>
<td>2.008</td>
</tr>
<tr>
<td>90</td>
<td>c_S[0]</td>
<td>5.137</td>
<td>2.769</td>
</tr>
<tr>
<td>73</td>
<td>o_low_cut_vld</td>
<td>5.371</td>
<td>4.881</td>
</tr>
<tr>
<td>54</td>
<td>th[2][21]</td>
<td>0.392</td>
<td>3.301</td>
</tr>
<tr>
<td>54</td>
<td>th[3][21]</td>
<td>-0.135</td>
<td>4.403</td>
</tr>
<tr>
<td>54</td>
<td>th[2][21]</td>
<td>0.057</td>
<td>4.106</td>
</tr>
<tr>
<td>53</td>
<td>th[3]_0[21]</td>
<td>2.973</td>
<td>2.820</td>
</tr>
<tr>
<td>52</td>
<td>th[4][21]</td>
<td>0.370</td>
<td>2.805</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R23C17</td>
<td>93.06%</td>
</tr>
<tr>
<td>R24C15</td>
<td>93.06%</td>
</tr>
<tr>
<td>R22C36</td>
<td>91.67%</td>
</tr>
<tr>
<td>R23C13</td>
<td>91.67%</td>
</tr>
<tr>
<td>R24C16</td>
<td>91.67%</td>
</tr>
<tr>
<td>R20C11</td>
<td>90.28%</td>
</tr>
<tr>
<td>R22C24</td>
<td>90.28%</td>
</tr>
<tr>
<td>R24C36</td>
<td>88.89%</td>
</tr>
<tr>
<td>R23C18</td>
<td>88.89%</td>
</tr>
<tr>
<td>R7C19</td>
<td>88.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name XTAL -period 37.037 -waveform {0 18.518} [get_ports {XTAL_IN}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name LCD_CLK -period 30.03 -waveform {0 15.015} [get_ports {LCD_CLK}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
