

================================================================
== Vivado HLS Report for 'dummy_proc_fe'
================================================================
* Date:           Fri Feb  2 16:43:26 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        fft_filter_hlsprj
* Solution:       solution3
* Product family: kintex7
* Target device:  xc7k410tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.30|      2.89|        0.41|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10241|  10241|  10241|  10241|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  10240|  10240|         5|          -|          -|  2048|    no    |
        +----------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	6  / (icmp)
	5  / (!icmp)
5 --> 
	7  / true
6 --> 
	7  / true
7 --> 
	2  / true

* FSM state operations: 

 <State 1> : 1.44ns
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([2048 x i64]* %input_xn2, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %output_xn2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str116, i32 0, i32 0, [1 x i8]* @p_str117, [1 x i8]* @p_str118, [1 x i8]* @p_str119, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str120, [1 x i8]* @p_str121)"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %output_xn1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 0, [1 x i8]* @p_str111, [1 x i8]* @p_str112, [1 x i8]* @p_str113, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str114, [1 x i8]* @p_str115)"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %config_inv_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str104, i32 0, i32 0, [1 x i8]* @p_str105, [1 x i8]* @p_str106, [1 x i8]* @p_str107, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str108, [1 x i8]* @p_str109)"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %config_fwd_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str98, i32 0, i32 0, [1 x i8]* @p_str99, [1 x i8]* @p_str100, [1 x i8]* @p_str101, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str102, [1 x i8]* @p_str103)"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_r, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([2048 x i64]* %input_xn2, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"
ST_1 : Operation 15 [1/1] (1.44ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i16P(i16* %config_fwd_data_V, i16 3135)" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_fft.h:300->fft_filter_hlsprj/src/filter_fft.cpp:8]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_1 : Operation 16 [1/1] (1.44ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i16P(i16* %config_inv_data_V, i16 2)" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_fft.h:300->fft_filter_hlsprj/src/filter_fft.cpp:9]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_1 : Operation 17 [1/1] (0.87ns)   --->   "br label %0" [fft_filter_hlsprj/src/filter_fft.cpp:10]

 <State 2> : 2.27ns
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i = phi i12 [ 0, %_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit ], [ %i_1, %5 ]"
ST_2 : Operation 19 [1/1] (1.11ns)   --->   "%exitcond = icmp eq i12 %i, -2048" [fft_filter_hlsprj/src/filter_fft.cpp:10]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048)"
ST_2 : Operation 21 [1/1] (1.35ns)   --->   "%i_1 = add i12 %i, 1" [fft_filter_hlsprj/src/filter_fft.cpp:10]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %6, label %1" [fft_filter_hlsprj/src/filter_fft.cpp:10]
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = zext i12 %i to i64" [fft_filter_hlsprj/src/filter_fft.cpp:11]
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%input_xn2_addr = getelementptr [2048 x i64]* %input_xn2, i64 0, i64 %tmp" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:11]
ST_2 : Operation 25 [2/2] (2.26ns)   --->   "%input_xn2_load = load i64* %input_xn2_addr, align 8" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:11]   --->   Core 57 'ROM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 64> <Depth = 2048> <ROM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "ret void" [fft_filter_hlsprj/src/filter_fft.cpp:20]

 <State 3> : 2.27ns
ST_3 : Operation 27 [1/2] (2.26ns)   --->   "%input_xn2_load = load i64* %input_xn2_addr, align 8" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:11]   --->   Core 57 'ROM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 64> <Depth = 2048> <ROM>

 <State 4> : 2.89ns
ST_4 : Operation 28 [1/1] (1.44ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %output_xn2, i64 %input_xn2_load)" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:11]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_1 = call i3 @_ssdm_op_PartSelect.i3.i12.i32.i32(i12 %i, i32 9, i32 11)" [fft_filter_hlsprj/src/filter_fft.cpp:12]
ST_4 : Operation 30 [1/1] (0.68ns)   --->   "%icmp = icmp eq i3 %tmp_1, 0" [fft_filter_hlsprj/src/filter_fft.cpp:12]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp, label %2, label %3" [fft_filter_hlsprj/src/filter_fft.cpp:12]
ST_4 : Operation 32 [1/1] (1.44ns)   --->   "%in_read = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %in_r)" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:15]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i64 %in_read to i32" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:15]
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%in_M_imag_V_load_ne = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %in_read, i32 32, i32 63)" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:15]
ST_4 : Operation 35 [1/1] (1.44ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %output_xn1, i64 %in_read)" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:15]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_4 : Operation 36 [1/1] (1.11ns)   --->   "%tmp_8 = icmp ugt i12 %i, 1535" [fft_filter_hlsprj/src/filter_fft.cpp:16]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %4, label %._crit_edge" [fft_filter_hlsprj/src/filter_fft.cpp:16]
ST_4 : Operation 38 [1/1] (1.35ns)   --->   "%tmp_9 = add i12 %i, -1536" [fft_filter_hlsprj/src/filter_fft.cpp:17]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%detector_tail_M_rea = getelementptr [512 x i32]* @detector_tail_M_rea, i64 0, i64 %tmp" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:13]
ST_4 : Operation 40 [2/2] (2.26ns)   --->   "%detector_tail_M_rea_1 = load i32* %detector_tail_M_rea, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:13]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%detector_tail_M_ima = getelementptr [512 x i32]* @detector_tail_M_ima, i64 0, i64 %tmp" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:13]
ST_4 : Operation 42 [2/2] (2.26ns)   --->   "%detector_tail_M_ima_1 = load i32* %detector_tail_M_ima, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:13]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

 <State 5> : 2.27ns
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_4 = zext i12 %tmp_9 to i64" [fft_filter_hlsprj/src/filter_fft.cpp:17]
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%detector_tail_M_rea_2 = getelementptr [512 x i32]* @detector_tail_M_rea, i64 0, i64 %tmp_4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:17]
ST_5 : Operation 45 [1/1] (2.26ns)   --->   "store i32 %tmp_2, i32* %detector_tail_M_rea_2, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:17]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%detector_tail_M_ima_2 = getelementptr [512 x i32]* @detector_tail_M_ima, i64 0, i64 %tmp_4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:17]
ST_5 : Operation 47 [1/1] (2.26ns)   --->   "store i32 %in_M_imag_V_load_ne, i32* %detector_tail_M_ima_2, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:17]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "br label %._crit_edge" [fft_filter_hlsprj/src/filter_fft.cpp:17]
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "br label %5"

 <State 6> : 2.27ns
ST_6 : Operation 50 [1/2] (2.26ns)   --->   "%detector_tail_M_rea_1 = load i32* %detector_tail_M_rea, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:13]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 51 [1/2] (2.26ns)   --->   "%detector_tail_M_ima_1 = load i32* %detector_tail_M_ima, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:13]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

 <State 7> : 1.44ns
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%output_xn1_M_imag_V = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %detector_tail_M_ima_1, i32 %detector_tail_M_rea_1)" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:13]
ST_7 : Operation 53 [1/1] (1.44ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %output_xn1, i64 %output_xn1_M_imag_V)" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:13]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "br label %5" [fft_filter_hlsprj/src/filter_fft.cpp:14]
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "br label %0" [fft_filter_hlsprj/src/filter_fft.cpp:10]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.3ns, clock uncertainty: 0.412ns.

 <State 1>: 1.44ns
The critical path consists of the following:
	fifo write on port 'config_fwd_data_V' (/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_fft.h:300->fft_filter_hlsprj/src/filter_fft.cpp:8) [16]  (1.44 ns)

 <State 2>: 2.27ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fft_filter_hlsprj/src/filter_fft.cpp:10) [20]  (0 ns)
	'getelementptr' operation ('input_xn2_addr', /opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:11) [27]  (0 ns)
	'load' operation ('input_xn2_load', /opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:11) on array 'input_xn2' [28]  (2.27 ns)

 <State 3>: 2.27ns
The critical path consists of the following:
	'load' operation ('input_xn2_load', /opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:11) on array 'input_xn2' [28]  (2.27 ns)

 <State 4>: 2.89ns
The critical path consists of the following:
	fifo read on port 'in_r' (/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:15) [34]  (1.44 ns)
	fifo write on port 'output_xn1' (/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:15) [37]  (1.44 ns)

 <State 5>: 2.27ns
The critical path consists of the following:
	'getelementptr' operation ('detector_tail_M_rea_2', /opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:17) [43]  (0 ns)
	'store' operation (/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:17) of variable 'tmp_2', /opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:15 on array 'detector_tail_M_rea' [44]  (2.27 ns)

 <State 6>: 2.27ns
The critical path consists of the following:
	'load' operation ('detector_tail_M_rea_1', /opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:13) on array 'detector_tail_M_rea' [52]  (2.27 ns)

 <State 7>: 1.44ns
The critical path consists of the following:
	fifo write on port 'output_xn1' (/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:13) [56]  (1.44 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
