
# <img width="50" height="50" alt="image" src="https://github.com/user-attachments/assets/6803e97a-8754-4074-94e0-87d9c8fb43bd" /> Day 5: Optimization in Synthesis 

ðŸš€ Welcome to Day 5 of the RTL-to-GDSII SoC Tapeout Program! ðŸŽ‰


By now, youâ€™ve explored simulation, synthesis, and verification techniques that form the backbone of digital design. Today, we shift our focus toward optimization in Verilog synthesisâ€”a key step in writing efficient, area- and power-friendly RTL.

```

ðŸ”¹ Weâ€™ll dive deep into how if-else statements, for loops, and generate blocks impact synthesized hardware.

ðŸ”¹ Weâ€™ll also uncover a common trapâ€”inferred latchesâ€”that often sneak into designs when coding is careless or incomplete.

ðŸ”¹ To strengthen your understanding, hands-on labs will let you observe how different coding styles directly affect the synthesized circuit.

```

âœ¨ By mastering these techniques, youâ€™ll learn not just to make your design work, but to make it work better, faster, and smarter.


# Contents of the day



- [1. If-Else Statements in Verilog](#1-if-else-statements-in-verilog)
- [2. Inferred Latches in Verilog](#2-inferred-latches-in-verilog)
- [3. Labs for If-Else and Case Statements](#3-labs-for-if-else-and-case-statements)
  - [Lab 1: Incomplete If Statement](#lab-1-incomplete-if-statement)
  - [Lab 2: Synthesis Result of Lab 1](#lab-2-synthesis-result-of-lab-1)
  - [Lab 3: Nested If-Else](#lab-3-nested-if-else)
  - [Lab 4: Synthesis Result of Lab 3](#lab-4-synthesis-result-of-lab-3)
  - [Lab 5: InComplete Case Statement](#lab-5-incomplete-case-statement)
  - [Lab 6: Synthesis Result of Lab 5](#lab-6-synthesis-result-of-lab-5)
  - [Lab 7: Complete Case Statement](#lab-7-complete-case-statement)
  - [Lab 8: Synthesis Result of Lab 7](#lab-8-synthesis-result-of-lab-7)
  - [Lab 9: Partial Assignments in Case](#lab-9-partial-assignments-in-case)
  - [Lab 10: Synthesis Result of Lab 9](#lab-10-synthesis-result-of-lab-9)
- [4. For Loops in Verilog](#4-for-loops-in-verilog)
- [5. Generate Blocks in Verilog](#5-generate-blocks-in-verilog)
- [6. What is an RCA (Ripple Carry Adder)?](#6-what-is-an-rca-ripple-carry-adder)
- [7. Labs on Loops and Generate Blocks](#7-labs-on-loops-and-generate-blocks)
  - [Lab 11: 4-to-1 MUX Using For Loop](#lab-11-4-to-1-mux-using-for-loop)
  - [Lab 12: 8-to-1 Demux Using Case](#lab-12-8-to-1-demux-using-case)
  - [Lab 13: 8-to-1 Demux Using For Loop](#lab-13-8-to-1-demux-using-for-loop)
  - [Lab 14: 8-bit Ripple Carry Adder with Generate Block](#lab-14-8-bit-ripple-carry-adder-with-generate-block)
- [Summary](#summary)


## 1. If-Else Statements in Verilog

In Verilog, **if-else** statements are widely used for decision-making logic. They are placed inside procedural blocks like always to describe combinational or sequential behavior.

### 1. If-Else in Combinational Logic

```verilog

always @(*) begin
    if (sel)
        y = a;
    else
        y = b;
end

```

### âœ… Explanation:

- If `sel=1`, output `y=a`.

- If `sel=0`, output `y=b`.

- This is a clean multiplexer (MUX).

- No storage element is created because `y` is always assigned.

âš¡ Rule: For combinational logic, all conditions must assign a value to the output.

### 2. If-Else in Sequential Logic

```verilog

always @(posedge clk) begin
    if (reset)
        q <= 0;
    else
        q <= d;
end

```

### âœ… Explanation:

- This creates a D flip-flop with synchronous reset.

- At every rising edge of `clk`, `q` is updated.

- `<=` (non-blocking) is required for sequential logic.

âš¡ Rule: In sequential logic, `<=` (non-blocking assignment) should be used.


# 2. Inferred Latches in Verilog

### What is an Inferred Latch?

- A latch is level-sensitive storage (unlike flip-flops, which are edge-triggered).

- Synthesis tools infer a latch when an output is not assigned in all conditions of a combinational block.

### Example â€“ Inferred Latch

```verilog

always @(*) begin
    if (sel)
        y = a;
    // No else branch!
end

```

### âŒ Problem:

- When `sel=1`, `y=a`.

- But when `sel=0`, `y` is not assigned.

- Synthesis tool thinks: â€œI need to remember the last value of `y` when `sel=0`.â€

- A latch is created to hold the old value.

## Why Inferred Latches Are a Problem

1. Unintended Storage

    - Often, designers want purely combinational logic, but a latch gets added.

    - Extra area and power consumption.

2. Timing Issues

    - Latches are level-sensitive (transparent while enable=1).

    - This can cause glitches and race conditions.

3. Simulation-Synthesis Mismatch

    - Simulation may pass (since RTL simulator holds values automatically).

    - Synthesized hardware behaves differently.

## Solution for Inferred Latches

âœ”ï¸ **Method 1** â€“ Add an Else

```verilog

always @(*) begin
    if (sel)
        y = a;
    else
        y = b;  // ensures y always assigned
end

```

âœ”ï¸ **Method 2** â€“ Use a Default Assignment

```verilog

always @(*) begin
    y = b;       // default
    if (sel)
        y = a;
end

```
- Both approaches guarantee that `y` is assigned for all conditions, so no latch is inferred.

## 3. Labs for If-Else and Case Statements

### Lab 1: Incomplete If Statement

```verilog

module incomp_if (input i0, input i1, input i2, output reg y);
always @(*) begin
    if (i0)
        y <= i1;
end
endmodule

```

 <div align="center"><img width="700" height="700" alt="gtkwaveincomp_if" src="https://github.com/user-attachments/assets/4ca7ca22-0331-4f79-b4a0-9e58b2eb3fa7" /> </div>


### Lab 2: Synthesis Result of Lab 1

 <div align="center"> <img width="700" height="700" alt="incomp_ifsynth" src="https://github.com/user-attachments/assets/1cebde1f-f5e3-482d-bd3b-6ff4829c34bc" /> </div>

### Lab 3: Nested If-Else

```verilog

module incomp_if2 (input i0, input i1, input i2, input i3, output reg y);
always @(*) begin
    if (i0)
        y <= i1;
    else if (i2)
        y <= i3;
end
endmodule

```

 <div align="center"> <img width="700" height="700" alt="gtkwaveincomp_if2" src="https://github.com/user-attachments/assets/2bbcbe13-552f-4a02-aba7-ff446a4aec64" /> </div>

 
### Lab 4: Synthesis Result of Lab 3

 <div align="center"><img width="700" height="700" alt="incomp_if2synth" src="https://github.com/user-attachments/assets/ecb5efe8-9419-4a34-8bce-d22a5a968a7f" /> </div>


### Lab 5: InComplete Case Statement

```verilog

module incomp_case (input i0, input i1, input i2, input [1:0] sel, output reg y);
always @(*) begin
    case(sel)
        2'b00 : y = i0;
        2'b01 : y = i1;
    endcase
end
endmodule

```
  <div align="center"> <img width="700" height="700" alt="gtkwaveincomp_case" src="https://github.com/user-attachments/assets/b736d67b-16ea-4445-bf05-161471638766" /> </div>

### Lab 6: Synthesis Result of Lab 5

 <div align="center"> <img width="700" height="700" alt="incomp_casesynth" src="https://github.com/user-attachments/assets/6de953d6-59db-4966-b37e-f72080514d0b" /> </div>



 ### Lab 7: Complete Case Statement

```verilog

module comp_case (input i0, input i1, input i2, input [1:0] sel, output reg y);
always @(*) begin
    case(sel)
        2'b00 : y = i0;
        2'b01 : y = i1;
        default : y = i2;
    endcase
end
endmodule

```
  <div align="center"> <img width="700" height="700" alt="gtkwavecomp_case" src="https://github.com/user-attachments/assets/de70110d-c492-4f84-9c40-329c056c0a62" /> </div>


### Lab 8: Synthesis Result of Lab 7

<div align="center"><img width="700" height="700" alt="comp_casesynth" src="https://github.com/user-attachments/assets/4a03d1be-1982-460c-97b5-00f136087098" /> </div>

### Lab 9: Partial Assignments in Case

```verilog

module partial_case_assign (
    input i0, input i1, input i2,
    input [1:0] sel,
    output reg y, output reg x
);
always @(*) begin
    case(sel)
        2'b00: begin
            y = i0;
            x = i2;
        end
        2'b01: y = i1;
        default: begin
            x = i1;
            y = i2;
        end
    endcase
end
endmodule

```
<div align="center"> <img width="700" height="700" alt="gtkwavepartial" src="https://github.com/user-attachments/assets/26c321c0-73fc-44ef-ab2f-c58fa3a36e79" /> </div>

### Lab 10: Synthesis Result of Lab 9
<div align="center"> <img width="700" height="700" alt="partialcasesynth" src="https://github.com/user-attachments/assets/79a89d33-9bae-400f-9def-607c82fb3d05" /> </div>


# 4. For Loops in Verilog

Unlike C/C++, where **for loops** execute sequentially at runtime, in Verilog, for loops are mostly used in RTL coding to replicate hardware. Think of them as code generators for creating repeated hardware structures, not as instructions that execute one-by-one during simulation.

## 1. Syntax of For Loop

```verilog

for (init; condition; update) begin
    // statements
end

```

Example:

```verilog

integer i;
always @(*) begin
    sum = 0;
    for (i = 0; i < 8; i = i + 1)
        sum = sum + data[i];
end

```

- âœ… Here, synthesis will create an 8-input adder â€“ not a single adder looping 8 times.

##  2. Uses of For Loops in Verilog

### (a) Combinational Logic

```verilog

always @(*) begin
    parity = 0;
    for (i = 0; i < 8; i = i + 1)
        parity = parity ^ data[i];   // XOR of all bits
end

```

- Used to reduce repetitive code.

- Synthesized into parallel XOR gates.

### (b) Sequential Logic

```verilog
always @(posedge clk) begin
    for (i = 0; i < 8; i = i + 1)
        shift_reg[i+1] <= shift_reg[i];  // shift register
end

```

- Describes multiple flip-flops updating in parallel.

### (c) Generate Loops (for hardware replication)

```verilog

genvar i;
generate
    for (i = 0; i < 4; i = i + 1) begin : mux_array
        mux2 U1 (.a(a[i]), .b(b[i]), .sel(sel), .y(y[i]));
    end
endgenerate

```

- Creates 4 instances of a 2-to-1 multiplexer.

- Great for scalable designs (arrays of adders, multiplexers, flip-flops).

## âœ¨ 3. Key Points about For Loops

- Synthesis expands them â†’ Loops are â€œunrolledâ€ into hardware.

  - for (i=0; i<8; i++) â†’ creates 8 copies of the logic.

- Loop bounds must be static (known at compile time).

  - Dynamic bounds (based on signals) are not synthesizable.

- Difference from Software Loops

  - Software: Executes instructions sequentially at runtime.

  - Verilog: Creates parallel hardware during synthesis.

## 4. Common Mistakes

### âŒ Wrong (not synthesizable):

```verilog

for (i = 0; i < variable; i = i + 1)   // variable is signal
    y = y + i;

```

- Loop bound depends on a runtime signal â†’ cannot synthesize.

### âœ… Correct (synthesizable):

```verilog

for (i = 0; i < 8; i = i + 1)   // 8 is constant
    y = y + data[i];
```

## 5. Benefits of Using For Loops

- Cleaner code â†’ avoid writing repetitive logic.

- Scalable design â†’ easy to change size (e.g., 8-bit â†’ 16-bit).

- Readability â†’ simplifies RTL.

- Maintainability â†’ fewer chances of manual coding errors.


# 5. Generate Blocks in Verilog

## What are Generate Blocks?

- Special Verilog construct used for code repetition and conditional instantiation.

- Useful in structural coding (when building hardware by instantiating sub-modules, gates, or blocks).

- Unlike for loops in procedural blocks, generate blocks are evaluated at compile/elaboration time, not at runtime.

**Basic Syntax**

```verilog

generate
    genvar i;
    for (i=0; i<4; i=i+1) begin : gen_loop
        full_adder FA (
            .a(a[i]),
            .b(b[i]),
            .cin(c[i]),
            .sum(sum[i]),
            .cout(c[i+1])
        );
    end
endgenerate

```

âœ… This creates 4 instances of full_adder.

âœ… The compiler expands it just like copy-pasting those modules.

## Types of Generate Constructs

1. For-generate â†’ repeat blocks of hardware (like in an N-bit adder).

2. If-generate â†’ instantiate hardware conditionally.

```verilog

generate
    if (WIDTH == 8) begin
        adder8 U1 (...);
    end else begin
        adder16 U2 (...);
    end
endgenerate
```

3. Case-generate â†’ select block of hardware from multiple options.

## Key Points

- Generate blocks reduce code duplication.

- They are synthesizable (since they are resolved before synthesis).

- Best suited for parameterized designs (like adders, multipliers, ALUs, etc.).


# 6. What is an RCA (Ripple Carry Adder)?

## What is RCA?

- A simple N-bit binary adder made by cascading 1-bit full adders.

- Each adder adds two input bits + carry-in â†’ produces sum and carry-out.

- The carry â€œripplesâ€ through each stage â†’ hence the name.

## Structure

- Each bit has a Full Adder (FA):

  - Inputs: `a[i]`, `b[i]`, `carry_in`

  - Outputs: `sum[i]`, `carry_out`

- carry_out of one FA connects to carry_in of the next FA.

##  Example â€“ 1-bit Full Adder

```verilog

module full_adder (
    input  a, b, cin,
    output sum, cout
);
    assign sum  = a ^ b ^ cin;
    assign cout = (a & b) | (b & cin) | (a & cin);
endmodule

```

## Advantages

- Easy to design.

- Regular structure â†’ good for teaching and small designs.

- Parameterizable with generate loops.

## Limitations

- Slow for large N (carry propagation delay).

- Not suitable for high-performance processors â†’ replaced by faster adders (CLA, CSA, etc.).


# 7. Labs on Loops and Generate Blocks

## Lab 11: 4-to-1 MUX Using For Loop

```verilog
module mux_generate (
    input i0, input i1, input i2, input i3,
    input [1:0] sel,
    output reg y
);
wire [3:0] i_int;
assign i_int = {i3, i2, i1, i0};
integer k;
always @(*) begin
    for (k = 0; k < 4; k = k + 1) begin
        if (k == sel)
            y = i_int[k];
    end
end
endmodule
```

<div align="center"> <img width="700" height="700" alt="gtkwavemuxgenerate" src="https://github.com/user-attachments/assets/cdfb4435-d987-4538-bd2a-ab1c2a77d5cc" /></div>

## Lab 12: 8-to-1 Demux Using Case

```verilog
module demux_case (
    output o0, output o1, output o2, output o3,
    output o4, output o5, output o6, output o7,
    input [2:0] sel,
    input i
);
reg [7:0] y_int;
assign {o7, o6, o5, o4, o3, o2, o1, o0} = y_int;
always @(*) begin
    y_int = 8'b0;
    case(sel)
        3'b000 : y_int[0] = i;
        3'b001 : y_int[1] = i;
        3'b010 : y_int[2] = i;
        3'b011 : y_int[3] = i;
        3'b100 : y_int[4] = i;
        3'b101 : y_int[5] = i;
        3'b110 : y_int[6] = i;
        3'b111 : y_int[7] = i;
    endcase
end
endmodule
```
<div align="center"> <img width="700" height="700" alt="gtkwavedemuxcase" src="https://github.com/user-attachments/assets/ce39e5c6-f06c-4ea6-a98c-aefb3d1c1e1e" /> </div>

## Lab 13: 8-to-1 Demux Using For Loop

```verilog
module demux_generate (
    output o0, output o1, output o2, output o3,
    output o4, output o5, output o6, output o7,
    input [2:0] sel,
    input i
);
reg [7:0] y_int;
assign {o7, o6, o5, o4, o3, o2, o1, o0} = y_int;
integer k;
always @(*) begin
    y_int = 8'b0;
    for (k = 0; k < 8; k = k + 1) begin
        if (k == sel)
            y_int[k] = i;
    end
end
endmodule
```
<div align="center"> <img width="700" height="700" alt="gtkwavedemux" src="https://github.com/user-attachments/assets/8a83f004-88ab-4120-901e-7c575b64c141" /> </div>

## Lab 14: 8-bit Ripple Carry Adder with Generate Block

```verilog

module rca (
    input [7:0] num1,
    input [7:0] num2,
    output [8:0] sum
);
wire [7:0] int_sum;
wire [7:0] int_co;

genvar i;
generate
    for (i = 1; i < 8; i = i + 1) begin
        fa u_fa_1 (.a(num1[i]), .b(num2[i]), .c(int_co[i-1]), .co(int_co[i]), .sum(int_sum[i]));
    end
endgenerate

fa u_fa_0 (.a(num1[0]), .b(num2[0]), .c(1'b0), .co(int_co[0]), .sum(int_sum[0]));

assign sum[7:0] = int_sum;
assign sum[8] = int_co[7];
endmodule

```

**Full Adder Module:**

```verilog

module fa (input a, input b, input c, output co, output sum);
    assign {co, sum} = a + b + c;
endmodule

```
<div align="center"> <img width="700" height="700" alt="gtkwaverca" src="https://github.com/user-attachments/assets/9ddde02d-44f6-44cf-8e35-fbdcdd8074e4" /> </div>

# Summary

Completing Day 5 of your journey toward mastering the RTL-to-GDSII flow! ðŸŽ‰

Today, you gained insights into:

- How coding style influences optimization during synthesis.

- The correct use of if-else, for loops, and generate blocks for clean, predictable hardware.

- The dangers of inferred latches, and how to avoid them with disciplined RTL practices.

ðŸ’¡ Remember: a good designer doesnâ€™t just write codeâ€”they write code that synthesizes into efficient hardware. Every line you write shapes area, speed, and power in silicon.


