#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Jun 28 19:10:37 2025
# Process ID: 20200
# Current directory: C:/Users/VICTUS/Desktop/FPGAthi/Câu3/uart_hienthi_led
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9944 C:\Users\VICTUS\Desktop\FPGAthi\Câu3\uart_hienthi_led\uart_loopback.xpr
# Log file: C:/Users/VICTUS/Desktop/FPGAthi/Câu3/uart_hienthi_led/vivado.log
# Journal file: C:/Users/VICTUS/Desktop/FPGAthi/Câu3/uart_hienthi_led\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/VICTUS/Desktop/FPGAthi/Câu3/uart_hienthi_led/uart_loopback.xpr
INFO: [Project 1-313] Project file moved from 'D:/FPGA thi/Câu3/uart_hienthi_led' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'uart_loopback.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Jun 28 19:12:10 2025] Launched synth_1...
Run output will be captured here: C:/Users/VICTUS/Desktop/FPGAthi/Câu3/uart_hienthi_led/uart_loopback.runs/synth_1/runme.log
[Sat Jun 28 19:12:10 2025] Launched impl_1...
Run output will be captured here: C:/Users/VICTUS/Desktop/FPGAthi/Câu3/uart_hienthi_led/uart_loopback.runs/impl_1/runme.log
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Jun 28 19:12:49 2025] Launched synth_1...
Run output will be captured here: C:/Users/VICTUS/Desktop/FPGAthi/Câu3/uart_hienthi_led/uart_loopback.runs/synth_1/runme.log
[Sat Jun 28 19:12:49 2025] Launched impl_1...
Run output will be captured here: C:/Users/VICTUS/Desktop/FPGAthi/Câu3/uart_hienthi_led/uart_loopback.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Jun 28 19:20:38 2025] Launched synth_1...
Run output will be captured here: C:/Users/VICTUS/Desktop/FPGAthi/Câu3/uart_hienthi_led/uart_loopback.runs/synth_1/runme.log
[Sat Jun 28 19:20:38 2025] Launched impl_1...
Run output will be captured here: C:/Users/VICTUS/Desktop/FPGAthi/Câu3/uart_hienthi_led/uart_loopback.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Jun 28 19:25:13 2025] Launched synth_1...
Run output will be captured here: C:/Users/VICTUS/Desktop/FPGAthi/Câu3/uart_hienthi_led/uart_loopback.runs/synth_1/runme.log
[Sat Jun 28 19:25:13 2025] Launched impl_1...
Run output will be captured here: C:/Users/VICTUS/Desktop/FPGAthi/Câu3/uart_hienthi_led/uart_loopback.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Jun 28 19:26:33 2025] Launched synth_1...
Run output will be captured here: C:/Users/VICTUS/Desktop/FPGAthi/Câu3/uart_hienthi_led/uart_loopback.runs/synth_1/runme.log
[Sat Jun 28 19:26:33 2025] Launched impl_1...
Run output will be captured here: C:/Users/VICTUS/Desktop/FPGAthi/Câu3/uart_hienthi_led/uart_loopback.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Jun 28 19:27:51 2025] Launched synth_1...
Run output will be captured here: C:/Users/VICTUS/Desktop/FPGAthi/Câu3/uart_hienthi_led/uart_loopback.runs/synth_1/runme.log
[Sat Jun 28 19:27:51 2025] Launched impl_1...
Run output will be captured here: C:/Users/VICTUS/Desktop/FPGAthi/Câu3/uart_hienthi_led/uart_loopback.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Jun 28 19:28:16 2025] Launched synth_1...
Run output will be captured here: C:/Users/VICTUS/Desktop/FPGAthi/Câu3/uart_hienthi_led/uart_loopback.runs/synth_1/runme.log
[Sat Jun 28 19:28:16 2025] Launched impl_1...
Run output will be captured here: C:/Users/VICTUS/Desktop/FPGAthi/Câu3/uart_hienthi_led/uart_loopback.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Jun 28 19:33:52 2025] Launched synth_1...
Run output will be captured here: C:/Users/VICTUS/Desktop/FPGAthi/Câu3/uart_hienthi_led/uart_loopback.runs/synth_1/runme.log
[Sat Jun 28 19:33:52 2025] Launched impl_1...
Run output will be captured here: C:/Users/VICTUS/Desktop/FPGAthi/Câu3/uart_hienthi_led/uart_loopback.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Jun 28 19:34:58 2025] Launched synth_1...
Run output will be captured here: C:/Users/VICTUS/Desktop/FPGAthi/Câu3/uart_hienthi_led/uart_loopback.runs/synth_1/runme.log
[Sat Jun 28 19:34:58 2025] Launched impl_1...
Run output will be captured here: C:/Users/VICTUS/Desktop/FPGAthi/Câu3/uart_hienthi_led/uart_loopback.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun 28 19:36:32 2025...
