INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVALDO/Task1/DAY 2/Wire/Wire.srcs/sources_1/new/Wire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wire
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVALDO/Task1/DAY 2/Wire/Wire.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
