$date
  Mon Mar 28 22:03:34 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module comparador_tb $end
$var reg 16 ! a_t[15:0] $end
$var reg 16 " b_t[15:0] $end
$var reg 1 # amenorb_t $end
$var reg 1 $ aigualb_t $end
$var reg 1 % amayorb_t $end
$scope module dut $end
$var reg 16 & a_i[15:0] $end
$var reg 16 ' b_i[15:0] $end
$var reg 1 ( amenorb $end
$var reg 1 ) aigualb $end
$var reg 1 * amayorb $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b1111111111111111 !
b0000000000000000 "
0#
0$
1%
b1111111111111111 &
b0000000000000000 '
0(
0)
1*
#1000000
b1111111111111111 "
1$
0%
b1111111111111111 '
1)
0*
#2000000
b0000000000000000 !
1#
0$
b0000000000000000 &
1(
0)
#3000000
