Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 300dfdc5400c46ff9b3e0c33943ac0ac --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_2_APB_TestBench_behav xil_defaultlib.AXI_2_APB_TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port ARSIZE [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sim_1/imports/new/AXI_2_APB_TestBench.v:79]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port AWSIZE [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sim_1/imports/new/AXI_2_APB_TestBench.v:85]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AXI_to_APB
Compiling module xil_defaultlib.AXI_2_APB_TestBench
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot AXI_2_APB_TestBench_behav
