VCD info: dumpfile wave.vcd opened for output.
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob115_shift18_test.sv:75: $finish called at 20206 (1ps)
Hint: Output 'q' has no mismatches.
Hint: Total mismatched samples is 0 out of 4041 samples

Simulation finished at 20206 ps
Mismatches: 0 in 4041 samples
