#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Feb 29 01:16:11 2020
# Process ID: 20061
# Current directory: /home/gsaied/Desktop/old_rtl/fire2_squeeze
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/old_rtl/fire2_squeeze/vivado.log
# Journal file: /home/gsaied/Desktop/old_rtl/fire2_squeeze/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# read_verilog -sv [ glob *.sv ] 
# create_fileset -constrset constr
# add_files -fileset constr squeeze_fire2.xdc
# synth_design -top fire2_squeeze -part xc7vx690t -keep_equivalent_registers  -constrset constr
Command: synth_design -top fire2_squeeze -part xc7vx690t -keep_equivalent_registers -constrset constr
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20069 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1425.461 ; gain = 70.000 ; free physical = 4003 ; free virtual = 7264
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fire2_squeeze' [/home/gsaied/Desktop/old_rtl/fire2_squeeze/fire2_squeeze.sv:2]
	Parameter WOUT bound to: 64 - type: integer 
	Parameter DSP_NO bound to: 16 - type: integer 
	Parameter W_IN bound to: 128 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter CHIN bound to: 64 - type: integer 
	Parameter KERNEL_DIM bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/gsaied/Desktop/old_rtl/fire2_squeeze/mac.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mac' (1#1) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/mac.sv:1]
INFO: [Synth 8-6157] synthesizing module 'biasing_fire2_squeeze' [/home/gsaied/Desktop/old_rtl/fire2_squeeze/biasing_fire2_squeeze.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_fire2_squeeze' (2#1) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/biasing_fire2_squeeze.sv:2]
INFO: [Synth 8-6157] synthesizing module 'rom_fire2_squeeze' [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 10 - type: integer 
	Parameter NUM bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:16]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:19]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:22]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:25]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:28]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:31]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:34]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:37]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:40]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:43]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:46]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:49]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:52]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:55]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:58]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:61]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:63]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:64]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:65]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:66]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:67]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:68]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:69]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:70]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:71]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:72]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:73]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:74]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:75]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:76]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:77]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:78]
INFO: [Synth 8-6155] done synthesizing module 'rom_fire2_squeeze' (3#1) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:3]
WARNING: [Synth 8-3936] Found unconnected internal register 'ofmw2_reg[0]' and it is trimmed from '33' to '32' bits. [/home/gsaied/Desktop/old_rtl/fire2_squeeze/fire2_squeeze.sv:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'ofmw2_reg[1]' and it is trimmed from '33' to '32' bits. [/home/gsaied/Desktop/old_rtl/fire2_squeeze/fire2_squeeze.sv:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'ofmw2_reg[2]' and it is trimmed from '33' to '32' bits. [/home/gsaied/Desktop/old_rtl/fire2_squeeze/fire2_squeeze.sv:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'ofmw2_reg[3]' and it is trimmed from '33' to '32' bits. [/home/gsaied/Desktop/old_rtl/fire2_squeeze/fire2_squeeze.sv:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'ofmw2_reg[4]' and it is trimmed from '33' to '32' bits. [/home/gsaied/Desktop/old_rtl/fire2_squeeze/fire2_squeeze.sv:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'ofmw2_reg[5]' and it is trimmed from '33' to '32' bits. [/home/gsaied/Desktop/old_rtl/fire2_squeeze/fire2_squeeze.sv:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'ofmw2_reg[6]' and it is trimmed from '33' to '32' bits. [/home/gsaied/Desktop/old_rtl/fire2_squeeze/fire2_squeeze.sv:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'ofmw2_reg[7]' and it is trimmed from '33' to '32' bits. [/home/gsaied/Desktop/old_rtl/fire2_squeeze/fire2_squeeze.sv:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'ofmw2_reg[8]' and it is trimmed from '33' to '32' bits. [/home/gsaied/Desktop/old_rtl/fire2_squeeze/fire2_squeeze.sv:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'ofmw2_reg[9]' and it is trimmed from '33' to '32' bits. [/home/gsaied/Desktop/old_rtl/fire2_squeeze/fire2_squeeze.sv:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'ofmw2_reg[10]' and it is trimmed from '33' to '32' bits. [/home/gsaied/Desktop/old_rtl/fire2_squeeze/fire2_squeeze.sv:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'ofmw2_reg[11]' and it is trimmed from '33' to '32' bits. [/home/gsaied/Desktop/old_rtl/fire2_squeeze/fire2_squeeze.sv:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'ofmw2_reg[12]' and it is trimmed from '33' to '32' bits. [/home/gsaied/Desktop/old_rtl/fire2_squeeze/fire2_squeeze.sv:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'ofmw2_reg[13]' and it is trimmed from '33' to '32' bits. [/home/gsaied/Desktop/old_rtl/fire2_squeeze/fire2_squeeze.sv:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'ofmw2_reg[14]' and it is trimmed from '33' to '32' bits. [/home/gsaied/Desktop/old_rtl/fire2_squeeze/fire2_squeeze.sv:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'ofmw2_reg[15]' and it is trimmed from '33' to '32' bits. [/home/gsaied/Desktop/old_rtl/fire2_squeeze/fire2_squeeze.sv:107]
INFO: [Synth 8-6155] done synthesizing module 'fire2_squeeze' (4#1) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/fire2_squeeze.sv:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1472.211 ; gain = 116.750 ; free physical = 4000 ; free virtual = 7270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1472.211 ; gain = 116.750 ; free physical = 4003 ; free virtual = 7272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1472.211 ; gain = 116.750 ; free physical = 4003 ; free virtual = 7272
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire2_squeeze/squeeze_fire2.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire2_squeeze/squeeze_fire2.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1988.828 ; gain = 0.000 ; free physical = 3599 ; free virtual = 6868
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1988.828 ; gain = 0.000 ; free physical = 3598 ; free virtual = 6867
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1988.828 ; gain = 0.000 ; free physical = 3598 ; free virtual = 6867
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1988.828 ; gain = 633.367 ; free physical = 3698 ; free virtual = 6961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1988.828 ; gain = 633.367 ; free physical = 3698 ; free virtual = 6961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1988.828 ; gain = 633.367 ; free physical = 3694 ; free virtual = 6963
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rom_6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fire2_squeeze_end" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1988.828 ; gain = 633.367 ; free physical = 3678 ; free virtual = 6948
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 16    
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 16    
	               16 Bit    Registers := 48    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---ROMs : 
	                              ROMs := 15    
+---Muxes : 
	 577 Input     16 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fire2_squeeze 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 16    
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 32    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module rom_fire2_squeeze 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 16    
+---ROMs : 
	                              ROMs := 15    
+---Muxes : 
	 577 Input     16 Bit        Muxes := 1     
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "fire2_squeeze_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP genblk1[0].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[0] is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register genblk1[0].mac_i/mul_out_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed0 is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[1].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[1] is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register genblk1[1].mac_i/mul_out_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed0 is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[2].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[2] is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register genblk1[2].mac_i/mul_out_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed0 is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[3].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[3] is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register genblk1[3].mac_i/mul_out_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed0 is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[4].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[4] is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register genblk1[4].mac_i/mul_out_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed0 is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[5].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[5] is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register genblk1[5].mac_i/mul_out_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed0 is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[6].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[6] is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register genblk1[6].mac_i/mul_out_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed0 is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[7].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[7] is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register genblk1[7].mac_i/mul_out_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed0 is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[8].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[8] is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register genblk1[8].mac_i/mul_out_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed0 is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[9].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[9] is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register genblk1[9].mac_i/mul_out_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed0 is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[10].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[10] is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register genblk1[10].mac_i/mul_out_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed0 is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[11].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[11] is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register genblk1[11].mac_i/mul_out_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed0 is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[12].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[12] is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register genblk1[12].mac_i/mul_out_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed0 is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[13].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[13] is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register genblk1[13].mac_i/mul_out_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed0 is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[14].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[14] is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register genblk1[14].mac_i/mul_out_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed0 is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[15].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[15] is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register genblk1[15].mac_i/mul_out_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed0 is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1988.828 ; gain = 633.367 ; free physical = 3659 ; free virtual = 6934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+-----------------+---------------+----------------+
|Module Name       | RTL Object      | Depth x Width | Implemented As | 
+------------------+-----------------+---------------+----------------+
|rom_fire2_squeeze | rom_out_reg[0]  | 1024x16       | Block RAM      | 
|rom_fire2_squeeze | rom_out_reg[1]  | 1024x16       | Block RAM      | 
|rom_fire2_squeeze | rom_out_reg[2]  | 1024x16       | Block RAM      | 
|rom_fire2_squeeze | rom_out_reg[3]  | 1024x16       | Block RAM      | 
|rom_fire2_squeeze | rom_out_reg[4]  | 1024x16       | Block RAM      | 
|rom_fire2_squeeze | rom_out_reg[6]  | 1024x16       | Block RAM      | 
|rom_fire2_squeeze | rom_out_reg[7]  | 1024x16       | Block RAM      | 
|rom_fire2_squeeze | rom_out_reg[8]  | 1024x16       | Block RAM      | 
|rom_fire2_squeeze | rom_out_reg[9]  | 1024x16       | Block RAM      | 
|rom_fire2_squeeze | rom_out_reg[10] | 1024x16       | Block RAM      | 
|rom_fire2_squeeze | rom_out_reg[11] | 1024x16       | Block RAM      | 
|rom_fire2_squeeze | rom_out_reg[12] | 1024x16       | Block RAM      | 
|rom_fire2_squeeze | rom_out_reg[13] | 1024x16       | Block RAM      | 
|rom_fire2_squeeze | rom_out_reg[14] | 1024x16       | Block RAM      | 
|rom_fire2_squeeze | rom_out_reg[15] | 1024x16       | Block RAM      | 
+------------------+-----------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fire2_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 33     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire2_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 33     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire2_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 33     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire2_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 33     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire2_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 33     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire2_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 33     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire2_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 33     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire2_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 33     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire2_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 33     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire2_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 33     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire2_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 33     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire2_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 33     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire2_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 33     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire2_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 33     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire2_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 33     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire2_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 33     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_1/u_2/rom_out_reg[0] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/u_2/rom_out_reg[1] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/rom_out_reg[2] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_4/u_2/rom_out_reg[3] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_5/u_2/rom_out_reg[4] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_6/u_2/rom_out_reg[6] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_7/u_2/rom_out_reg[7] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/u_2/rom_out_reg[8] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_9/u_2/rom_out_reg[9] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_10/u_2/rom_out_reg[10] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_11/u_2/rom_out_reg[11] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_12/u_2/rom_out_reg[12] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_13/u_2/rom_out_reg[13] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_14/u_2/rom_out_reg[14] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_15/u_2/rom_out_reg[15] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1988.828 ; gain = 633.367 ; free physical = 3505 ; free virtual = 6775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 2006.844 ; gain = 651.383 ; free physical = 3500 ; free virtual = 6769
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[0] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[1] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[2] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[3] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[4] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[6] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[7] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[8] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[9] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[10] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[11] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[12] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[13] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[14] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[15] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2006.844 ; gain = 651.383 ; free physical = 3497 ; free virtual = 6767
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 2006.844 ; gain = 651.383 ; free physical = 3496 ; free virtual = 6766
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 2006.844 ; gain = 651.383 ; free physical = 3496 ; free virtual = 6766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 2006.844 ; gain = 651.383 ; free physical = 3496 ; free virtual = 6766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 2006.844 ; gain = 651.383 ; free physical = 3496 ; free virtual = 6766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 2006.844 ; gain = 651.383 ; free physical = 3496 ; free virtual = 6766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 2006.844 ; gain = 651.383 ; free physical = 3496 ; free virtual = 6766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     1|
|2     |CARRY4      |    99|
|3     |DSP48E1     |    15|
|4     |DSP48E1_1   |     1|
|5     |LUT1        |   180|
|6     |LUT2        |     7|
|7     |LUT3        |     6|
|8     |LUT4        |    21|
|9     |LUT5        |    10|
|10    |LUT6        |    27|
|11    |MUXF7       |     6|
|12    |RAMB18E1    |     1|
|13    |RAMB18E1_1  |     1|
|14    |RAMB18E1_10 |     1|
|15    |RAMB18E1_11 |     1|
|16    |RAMB18E1_12 |     1|
|17    |RAMB18E1_13 |     1|
|18    |RAMB18E1_14 |     1|
|19    |RAMB18E1_2  |     1|
|20    |RAMB18E1_3  |     1|
|21    |RAMB18E1_4  |     1|
|22    |RAMB18E1_5  |     1|
|23    |RAMB18E1_6  |     1|
|24    |RAMB18E1_7  |     1|
|25    |RAMB18E1_8  |     1|
|26    |RAMB18E1_9  |     1|
|27    |FDCE        |    37|
|28    |FDRE        |   258|
|29    |IBUF        |    20|
|30    |OBUF        |   258|
+------+------------+------+

Report Instance Areas: 
+------+----------------------+------------------+------+
|      |Instance              |Module            |Cells |
+------+----------------------+------------------+------+
|1     |top                   |                  |   961|
|2     |  \genblk1[0].mac_i   |mac               |     2|
|3     |  \genblk1[10].mac_i  |mac_0             |    13|
|4     |  \genblk1[11].mac_i  |mac_1             |     2|
|5     |  \genblk1[12].mac_i  |mac_2             |    16|
|6     |  \genblk1[13].mac_i  |mac_3             |    13|
|7     |  \genblk1[14].mac_i  |mac_4             |    15|
|8     |  \genblk1[15].mac_i  |mac_5             |    41|
|9     |  \genblk1[1].mac_i   |mac_6             |    14|
|10    |  \genblk1[2].mac_i   |mac_7             |    14|
|11    |  \genblk1[3].mac_i   |mac_8             |    32|
|12    |  \genblk1[4].mac_i   |mac_9             |    13|
|13    |  \genblk1[5].mac_i   |mac_10            |    61|
|14    |  \genblk1[6].mac_i   |mac_11            |     2|
|15    |  \genblk1[7].mac_i   |mac_12            |    40|
|16    |  \genblk1[8].mac_i   |mac_13            |     2|
|17    |  \genblk1[9].mac_i   |mac_14            |    35|
|18    |  u_2                 |rom_fire2_squeeze |    15|
+------+----------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 2006.844 ; gain = 651.383 ; free physical = 3496 ; free virtual = 6766
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2006.844 ; gain = 134.766 ; free physical = 3564 ; free virtual = 6834
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 2006.852 ; gain = 651.383 ; free physical = 3564 ; free virtual = 6834
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 136 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire2_squeeze/squeeze_fire2.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire2_squeeze/squeeze_fire2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2012.844 ; gain = 0.000 ; free physical = 3488 ; free virtual = 6759
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2012.844 ; gain = 665.387 ; free physical = 3555 ; free virtual = 6825
# write_checkpoint -force post_synth.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2012.844 ; gain = 0.000 ; free physical = 3555 ; free virtual = 6825
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2044.859 ; gain = 0.000 ; free physical = 3554 ; free virtual = 6827
INFO: [Common 17-1381] The checkpoint '/home/gsaied/Desktop/old_rtl/fire2_squeeze/post_synth.dcp' has been generated.
# report_utilization -file utiliziation.rpt
# report_utilization -hierarchical -file hierarchical_utilization.rpt
# report_timing -max_paths 50 -file timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 50 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2534.855 ; gain = 489.996 ; free physical = 3049 ; free virtual = 6322
# report_design_analysis -file design.rpt
vi utiliziation.rpt 
WARNING: [Common 17-259] Unknown Tcl command 'vi utiliziation.rpt' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
opt_design -ExploreArea
ERROR: [Common 17-170] Unknown option '-ExploreArea', please type 'opt_design -help' for usage info.
opt_design -directive ExploreArea
Command: opt_design -directive ExploreArea
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreArea
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2581.871 ; gain = 44.016 ; free physical = 3029 ; free virtual = 6303

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 3f038a78

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2581.871 ; gain = 0.000 ; free physical = 3029 ; free virtual = 6303

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 3f038a78

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2635.871 ; gain = 0.000 ; free physical = 2994 ; free virtual = 6268
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 363e1be2

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2635.871 ; gain = 0.000 ; free physical = 2994 ; free virtual = 6267
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d571c605

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2635.871 ; gain = 0.000 ; free physical = 2993 ; free virtual = 6268
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d571c605

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2635.871 ; gain = 0.000 ; free physical = 2993 ; free virtual = 6268
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 9c3bc43c

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2635.871 ; gain = 0.000 ; free physical = 2992 ; free virtual = 6267
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Constant propagation | Checksum: 9c3bc43c

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2635.871 ; gain = 0.000 ; free physical = 2992 ; free virtual = 6267
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 7 Sweep
Phase 7 Sweep | Checksum: 9c3bc43c

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2635.871 ; gain = 0.000 ; free physical = 2992 ; free virtual = 6266
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 8 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-74] Optimized 1 modules.
INFO: [Opt 31-75] Optimized module 'fire2_squeeze'.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 8 Resynthesis | Checksum: 12ee2d3b4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2643.699 ; gain = 7.828 ; free physical = 2988 ; free virtual = 6263
INFO: [Opt 31-389] Phase Resynthesis created 51 cells and removed 53 cells

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: 12ee2d3b4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2643.699 ; gain = 7.828 ; free physical = 2988 ; free virtual = 6263
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Resynthesis                  |              51  |              53  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2643.699 ; gain = 0.000 ; free physical = 2988 ; free virtual = 6263
Ending Logic Optimization Task | Checksum: 13aecb98b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2643.699 ; gain = 7.828 ; free physical = 2988 ; free virtual = 6263

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.281 | TNS=0.000 |
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 15 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 15 Total Ports: 30
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 1748c10f2

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2970 ; free virtual = 6254
Ending Power Optimization Task | Checksum: 1748c10f2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2828.961 ; gain = 185.262 ; free physical = 2974 ; free virtual = 6258

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 19027b4eb

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2981 ; free virtual = 6256
Ending Final Cleanup Task | Checksum: 19027b4eb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2981 ; free virtual = 6256

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2981 ; free virtual = 6256
Ending Netlist Obfuscation Task | Checksum: 19027b4eb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2981 ; free virtual = 6256
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2828.961 ; gain = 293.105 ; free physical = 2981 ; free virtual = 6256
0
report_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Feb 29 01:18:01 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization
| Design       : fire2_squeeze
| Device       : 7vx690tffg1157-3
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             |  264 |     0 |    433200 |  0.06 |
|   LUT as Logic          |  264 |     0 |    433200 |  0.06 |
|   LUT as Memory         |    0 |     0 |    174200 |  0.00 |
| Slice Registers         |  296 |     0 |    866400 |  0.03 |
|   Register as Flip Flop |  296 |     0 |    866400 |  0.03 |
|   Register as Latch     |    0 |     0 |    866400 |  0.00 |
| F7 Muxes                |    6 |     0 |    216600 | <0.01 |
| F8 Muxes                |    0 |     0 |    108300 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 38    |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 258   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  7.5 |     0 |      1470 |  0.51 |
|   RAMB36/FIFO*    |    0 |     0 |      1470 |  0.00 |
|   RAMB18          |   15 |     0 |      2940 |  0.51 |
|     RAMB18E1 only |   15 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   16 |     0 |      3600 |  0.44 |
|   DSP48E1 only |   16 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |  278 |     0 |       600 | 46.33 |
| Bonded IPADs                |    0 |     0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFDS                      |    0 |     0 |       576 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |       600 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| OBUF     |  258 |                  IO |
| FDRE     |  258 |        Flop & Latch |
| LUT1     |  180 |                 LUT |
| CARRY4   |   99 |          CarryLogic |
| FDCE     |   38 |        Flop & Latch |
| LUT2     |   37 |                 LUT |
| LUT6     |   24 |                 LUT |
| IBUF     |   20 |                  IO |
| DSP48E1  |   16 |    Block Arithmetic |
| RAMB18E1 |   15 |        Block Memory |
| LUT4     |   10 |                 LUT |
| LUT5     |    7 |                 LUT |
| MUXF7    |    6 |               MuxFx |
| LUT3     |    6 |                 LUT |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


opt_design -resynth_area 
Command: opt_design -resynth_area
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2965 ; free virtual = 6244

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-74] Optimized 1 modules.
INFO: [Opt 31-75] Optimized module 'fire2_squeeze'.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 1 Resynthesis | Checksum: 18d8bebdf

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2872 ; free virtual = 6164
INFO: [Opt 31-389] Phase Resynthesis created 50 cells and removed 51 cells

Phase 2 Post Processing Netlist
Phase 2 Post Processing Netlist | Checksum: 18d8bebdf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2872 ; free virtual = 6165
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Resynthesis              |              50  |              51  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 11e0c3400

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2870 ; free virtual = 6163

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2870 ; free virtual = 6163
Ending Netlist Obfuscation Task | Checksum: 11e0c3400

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2870 ; free virtual = 6163
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2870 ; free virtual = 6163
0
report_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Feb 29 01:18:41 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization
| Design       : fire2_squeeze
| Device       : 7vx690tffg1157-3
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             |  263 |     0 |    433200 |  0.06 |
|   LUT as Logic          |  263 |     0 |    433200 |  0.06 |
|   LUT as Memory         |    0 |     0 |    174200 |  0.00 |
| Slice Registers         |  296 |     0 |    866400 |  0.03 |
|   Register as Flip Flop |  296 |     0 |    866400 |  0.03 |
|   Register as Latch     |    0 |     0 |    866400 |  0.00 |
| F7 Muxes                |    6 |     0 |    216600 | <0.01 |
| F8 Muxes                |    0 |     0 |    108300 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 38    |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 258   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  7.5 |     0 |      1470 |  0.51 |
|   RAMB36/FIFO*    |    0 |     0 |      1470 |  0.00 |
|   RAMB18          |   15 |     0 |      2940 |  0.51 |
|     RAMB18E1 only |   15 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   16 |     0 |      3600 |  0.44 |
|   DSP48E1 only |   16 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |  278 |     0 |       600 | 46.33 |
| Bonded IPADs                |    0 |     0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFDS                      |    0 |     0 |       576 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |       600 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| OBUF     |  258 |                  IO |
| FDRE     |  258 |        Flop & Latch |
| LUT1     |  180 |                 LUT |
| CARRY4   |   99 |          CarryLogic |
| FDCE     |   38 |        Flop & Latch |
| LUT2     |   37 |                 LUT |
| LUT6     |   26 |                 LUT |
| IBUF     |   20 |                  IO |
| DSP48E1  |   16 |    Block Arithmetic |
| RAMB18E1 |   15 |        Block Memory |
| LUT4     |    9 |                 LUT |
| MUXF7    |    6 |               MuxFx |
| LUT5     |    6 |                 LUT |
| LUT3     |    5 |                 LUT |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


opt_design -merge_equivalent_drivers 
Command: opt_design -merge_equivalent_drivers
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2910 ; free virtual = 6178

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Merging equivalent drivers
Phase 1 Merging equivalent drivers | Checksum: d282b02f

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2908 ; free virtual = 6176
INFO: [Opt 31-389] Phase Merging equivalent drivers created 0 cells and removed 14 cells

Phase 2 Post Processing Netlist
Phase 2 Post Processing Netlist | Checksum: d282b02f

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2908 ; free virtual = 6176
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


------------------------------------------------------------------------------------------------------------------------
|  Phase                       |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
------------------------------------------------------------------------------------------------------------------------
|  Merging equivalent drivers  |               0  |              14  |                                              0  |
|  Post Processing Netlist     |               0  |               0  |                                              0  |
------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 58581723

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2908 ; free virtual = 6176

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2908 ; free virtual = 6176
Ending Netlist Obfuscation Task | Checksum: 58581723

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2908 ; free virtual = 6176
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
0
report_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Feb 29 01:19:03 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization
| Design       : fire2_squeeze
| Device       : 7vx690tffg1157-3
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             |  249 |     0 |    433200 |  0.06 |
|   LUT as Logic          |  249 |     0 |    433200 |  0.06 |
|   LUT as Memory         |    0 |     0 |    174200 |  0.00 |
| Slice Registers         |  296 |     0 |    866400 |  0.03 |
|   Register as Flip Flop |  296 |     0 |    866400 |  0.03 |
|   Register as Latch     |    0 |     0 |    866400 |  0.00 |
| F7 Muxes                |    6 |     0 |    216600 | <0.01 |
| F8 Muxes                |    0 |     0 |    108300 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 38    |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 258   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  7.5 |     0 |      1470 |  0.51 |
|   RAMB36/FIFO*    |    0 |     0 |      1470 |  0.00 |
|   RAMB18          |   15 |     0 |      2940 |  0.51 |
|     RAMB18E1 only |   15 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   16 |     0 |      3600 |  0.44 |
|   DSP48E1 only |   16 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |  278 |     0 |       600 | 46.33 |
| Bonded IPADs                |    0 |     0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFDS                      |    0 |     0 |       576 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |       600 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| OBUF     |  258 |                  IO |
| FDRE     |  258 |        Flop & Latch |
| LUT1     |  180 |                 LUT |
| CARRY4   |   99 |          CarryLogic |
| FDCE     |   38 |        Flop & Latch |
| LUT6     |   26 |                 LUT |
| LUT2     |   23 |                 LUT |
| IBUF     |   20 |                  IO |
| DSP48E1  |   16 |    Block Arithmetic |
| RAMB18E1 |   15 |        Block Memory |
| LUT4     |    9 |                 LUT |
| MUXF7    |    6 |               MuxFx |
| LUT5     |    6 |                 LUT |
| LUT3     |    5 |                 LUT |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


opt_design -aggressive_remap 
Command: opt_design -aggressive_remap
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2960 ; free virtual = 6228

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Remap
Phase 1 Remap | Checksum: 58581723

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2959 ; free virtual = 6226
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 2 Post Processing Netlist
Phase 2 Post Processing Netlist | Checksum: 58581723

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2959 ; free virtual = 6226
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 58581723

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2959 ; free virtual = 6227

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2959 ; free virtual = 6227
Ending Netlist Obfuscation Task | Checksum: 58581723

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2959 ; free virtual = 6227
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
0
opt_design -propconst
Command: opt_design -propconst
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2943 ; free virtual = 6215

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 1 Constant propagation | Checksum: 58581723

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2942 ; free virtual = 6214
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 2 Post Processing Netlist
Phase 2 Post Processing Netlist | Checksum: 58581723

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2942 ; free virtual = 6215
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Constant propagation     |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 58581723

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2942 ; free virtual = 6215

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2942 ; free virtual = 6215
Ending Netlist Obfuscation Task | Checksum: 58581723

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2942 ; free virtual = 6215
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
0
opt_design -muxf_remap 
Command: opt_design -muxf_remap
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2939 ; free virtual = 6211

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 MUXFX optimization
INFO: [Opt 31-235] Transformed 6 MUXFX primitives into LUT3
Phase 1 MUXFX optimization | Checksum: 13f0ea17d

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2941 ; free virtual = 6214
INFO: [Opt 31-389] Phase MUXFX conversion created 6 cells and removed 6 cells

Phase 2 Post Processing Netlist
Phase 2 Post Processing Netlist | Checksum: 13f0ea17d

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2941 ; free virtual = 6214
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  MUXFX conversion         |               6  |               6  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: ffa5b21b

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2941 ; free virtual = 6214

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2941 ; free virtual = 6214
Ending Netlist Obfuscation Task | Checksum: ffa5b21b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2941 ; free virtual = 6214
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
0
report_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Feb 29 01:20:23 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization
| Design       : fire2_squeeze
| Device       : 7vx690tffg1157-3
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             |  255 |     0 |    433200 |  0.06 |
|   LUT as Logic          |  255 |     0 |    433200 |  0.06 |
|   LUT as Memory         |    0 |     0 |    174200 |  0.00 |
| Slice Registers         |  296 |     0 |    866400 |  0.03 |
|   Register as Flip Flop |  296 |     0 |    866400 |  0.03 |
|   Register as Latch     |    0 |     0 |    866400 |  0.00 |
| F7 Muxes                |    0 |     0 |    216600 |  0.00 |
| F8 Muxes                |    0 |     0 |    108300 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 38    |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 258   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  7.5 |     0 |      1470 |  0.51 |
|   RAMB36/FIFO*    |    0 |     0 |      1470 |  0.00 |
|   RAMB18          |   15 |     0 |      2940 |  0.51 |
|     RAMB18E1 only |   15 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   16 |     0 |      3600 |  0.44 |
|   DSP48E1 only |   16 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |  278 |     0 |       600 | 46.33 |
| Bonded IPADs                |    0 |     0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFDS                      |    0 |     0 |       576 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |       600 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| OBUF     |  258 |                  IO |
| FDRE     |  258 |        Flop & Latch |
| LUT1     |  180 |                 LUT |
| CARRY4   |   99 |          CarryLogic |
| FDCE     |   38 |        Flop & Latch |
| LUT6     |   26 |                 LUT |
| LUT2     |   23 |                 LUT |
| IBUF     |   20 |                  IO |
| DSP48E1  |   16 |    Block Arithmetic |
| RAMB18E1 |   15 |        Block Memory |
| LUT3     |   11 |                 LUT |
| LUT4     |    9 |                 LUT |
| LUT5     |    6 |                 LUT |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


opt_design -directive ExploreArea
Command: opt_design -directive ExploreArea
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreArea
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2957 ; free virtual = 6229

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ffa5b21b

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2957 ; free virtual = 6229

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ffa5b21b

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2958 ; free virtual = 6230
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ffa5b21b

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2958 ; free virtual = 6230
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ffa5b21b

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2958 ; free virtual = 6230
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: ffa5b21b

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2958 ; free virtual = 6230
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: ffa5b21b

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2957 ; free virtual = 6230
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Constant propagation | Checksum: ffa5b21b

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2957 ; free virtual = 6230
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 7 Sweep
Phase 7 Sweep | Checksum: ffa5b21b

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2957 ; free virtual = 6230
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 8 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-74] Optimized 1 modules.
INFO: [Opt 31-75] Optimized module 'fire2_squeeze'.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 8 Resynthesis | Checksum: 64303582

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2961 ; free virtual = 6234
INFO: [Opt 31-389] Phase Resynthesis created 49 cells and removed 50 cells

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: 64303582

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2961 ; free virtual = 6234
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Resynthesis                  |              49  |              50  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2961 ; free virtual = 6234
Ending Logic Optimization Task | Checksum: 85c5c283

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2961 ; free virtual = 6234

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.228 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 15 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 30
Ending PowerOpt Patch Enables Task | Checksum: 85c5c283

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2957 ; free virtual = 6230
Ending Power Optimization Task | Checksum: 85c5c283

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2961 ; free virtual = 6234

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 85c5c283

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2961 ; free virtual = 6234

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2961 ; free virtual = 6234
Ending Netlist Obfuscation Task | Checksum: 85c5c283

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2961 ; free virtual = 6234
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2961 ; free virtual = 6234
0
report_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Feb 29 01:21:01 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization
| Design       : fire2_squeeze
| Device       : 7vx690tffg1157-3
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             |  254 |     0 |    433200 |  0.06 |
|   LUT as Logic          |  254 |     0 |    433200 |  0.06 |
|   LUT as Memory         |    0 |     0 |    174200 |  0.00 |
| Slice Registers         |  296 |     0 |    866400 |  0.03 |
|   Register as Flip Flop |  296 |     0 |    866400 |  0.03 |
|   Register as Latch     |    0 |     0 |    866400 |  0.00 |
| F7 Muxes                |    0 |     0 |    216600 |  0.00 |
| F8 Muxes                |    0 |     0 |    108300 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 38    |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 258   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  7.5 |     0 |      1470 |  0.51 |
|   RAMB36/FIFO*    |    0 |     0 |      1470 |  0.00 |
|   RAMB18          |   15 |     0 |      2940 |  0.51 |
|     RAMB18E1 only |   15 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   16 |     0 |      3600 |  0.44 |
|   DSP48E1 only |   16 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |  278 |     0 |       600 | 46.33 |
| Bonded IPADs                |    0 |     0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFDS                      |    0 |     0 |       576 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |       600 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| OBUF     |  258 |                  IO |
| FDRE     |  258 |        Flop & Latch |
| LUT1     |  180 |                 LUT |
| CARRY4   |   99 |          CarryLogic |
| FDCE     |   38 |        Flop & Latch |
| LUT6     |   26 |                 LUT |
| LUT2     |   21 |                 LUT |
| IBUF     |   20 |                  IO |
| DSP48E1  |   16 |    Block Arithmetic |
| RAMB18E1 |   15 |        Block Memory |
| LUT3     |   11 |                 LUT |
| LUT5     |    8 |                 LUT |
| LUT4     |    8 |                 LUT |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


report_timing
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Feb 29 01:21:09 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing
| Design       : fire2_squeeze
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[5].mac_i/mul_out_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 0.474ns (20.463%)  route 1.842ns (79.537%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, unplaced)       0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  weight_rom_address_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 f  weight_rom_address_reg[9]/Q
                         net (fo=24, unplaced)        0.565     2.448    genblk1[5].mac_i/Q[9]
                         LUT6 (Prop_lut6_I0_O)        0.119     2.567 r  genblk1[5].mac_i/mul_out_reg_i_13/O
                         net (fo=1, unplaced)         0.244     2.811    genblk1[5].mac_i/mul_out_reg_i_13_n_0
                         LUT3 (Prop_lut3_I1_O)        0.043     2.854 r  genblk1[5].mac_i/mul_out_reg_i_4/O
                         net (fo=1, unplaced)         0.377     3.231    genblk1[5].mac_i/mul_out_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.274 r  genblk1[5].mac_i/mul_out_reg_i_2/O
                         net (fo=1, unplaced)         0.222     3.496    genblk1[5].mac_i/mul_out_reg_i_2_n_0
                         LUT3 (Prop_lut3_I0_O)        0.043     3.539 r  genblk1[5].mac_i/mul_out_reg_i_1/O
                         net (fo=18, unplaced)        0.434     3.973    genblk1[5].mac_i/mul_out_reg_i_1_n_0
                         DSP48E1                                      r  genblk1[5].mac_i/mul_out_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, unplaced)       0.439     6.368    genblk1[5].mac_i/clk
                         DSP48E1                                      r  genblk1[5].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.275     6.202    genblk1[5].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -3.973    
  -------------------------------------------------------------------
                         slack                                  2.228    




place_design -post_place_opt 
Command: place_design -post_place_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[10] (net: u_2/Q[6]) which is driven by a register (weight_rom_address_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[11] (net: u_2/Q[7]) which is driven by a register (weight_rom_address_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[12] (net: u_2/Q[8]) which is driven by a register (weight_rom_address_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[13] (net: u_2/Q[9]) which is driven by a register (weight_rom_address_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[4] (net: u_2/Q[0]) which is driven by a register (weight_rom_address_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[5] (net: u_2/Q[1]) which is driven by a register (weight_rom_address_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[6] (net: u_2/Q[2]) which is driven by a register (weight_rom_address_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[7] (net: u_2/Q[3]) which is driven by a register (weight_rom_address_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[8] (net: u_2/Q[4]) which is driven by a register (weight_rom_address_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[9] (net: u_2/Q[5]) which is driven by a register (weight_rom_address_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[10] (net: u_2/Q[6]) which is driven by a register (weight_rom_address_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[11] (net: u_2/Q[7]) which is driven by a register (weight_rom_address_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[12] (net: u_2/Q[8]) which is driven by a register (weight_rom_address_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[13] (net: u_2/Q[9]) which is driven by a register (weight_rom_address_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[4] (net: u_2/Q[0]) which is driven by a register (weight_rom_address_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[5] (net: u_2/Q[1]) which is driven by a register (weight_rom_address_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[6] (net: u_2/Q[2]) which is driven by a register (weight_rom_address_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[7] (net: u_2/Q[3]) which is driven by a register (weight_rom_address_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[8] (net: u_2/Q[4]) which is driven by a register (weight_rom_address_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[9] (net: u_2/Q[5]) which is driven by a register (weight_rom_address_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs
ERROR: [Place 30-433] Unplaced instances found. If the tcl command place_design -verbose is used, all unplaced instances will be shown below. Otherwise, only 1 example instance will be shown.
clk_IBUF_BUFG_inst
Resolution: For technical support on this issue, please visit http://www.xilinx.com/support
ERROR: [Place 30-99] Placer failed with error: 'Found unplaced instances. All instances are required to be placed when running place_design with the '-post_place_opt' option'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: 33281dc4

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2947 ; free virtual = 6220
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 21 Warnings, 0 Critical Warnings and 3 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
place_design 
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[10] (net: u_2/Q[6]) which is driven by a register (weight_rom_address_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[11] (net: u_2/Q[7]) which is driven by a register (weight_rom_address_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[12] (net: u_2/Q[8]) which is driven by a register (weight_rom_address_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[13] (net: u_2/Q[9]) which is driven by a register (weight_rom_address_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[4] (net: u_2/Q[0]) which is driven by a register (weight_rom_address_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[5] (net: u_2/Q[1]) which is driven by a register (weight_rom_address_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[6] (net: u_2/Q[2]) which is driven by a register (weight_rom_address_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[7] (net: u_2/Q[3]) which is driven by a register (weight_rom_address_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[8] (net: u_2/Q[4]) which is driven by a register (weight_rom_address_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[9] (net: u_2/Q[5]) which is driven by a register (weight_rom_address_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[10] (net: u_2/Q[6]) which is driven by a register (weight_rom_address_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[11] (net: u_2/Q[7]) which is driven by a register (weight_rom_address_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[12] (net: u_2/Q[8]) which is driven by a register (weight_rom_address_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[13] (net: u_2/Q[9]) which is driven by a register (weight_rom_address_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[4] (net: u_2/Q[0]) which is driven by a register (weight_rom_address_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[5] (net: u_2/Q[1]) which is driven by a register (weight_rom_address_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[6] (net: u_2/Q[2]) which is driven by a register (weight_rom_address_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[7] (net: u_2/Q[3]) which is driven by a register (weight_rom_address_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[8] (net: u_2/Q[4]) which is driven by a register (weight_rom_address_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[9] (net: u_2/Q[5]) which is driven by a register (weight_rom_address_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2946 ; free virtual = 6216
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 33281dc4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2946 ; free virtual = 6216
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2946 ; free virtual = 6216

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14e564830

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2917 ; free virtual = 6188

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 20d230b68

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2905 ; free virtual = 6184

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20d230b68

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2905 ; free virtual = 6184
Phase 1 Placer Initialization | Checksum: 20d230b68

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2905 ; free virtual = 6184

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 23e91c9ae

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2894 ; free virtual = 6172

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2851 ; free virtual = 6131

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1fb589551

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2851 ; free virtual = 6131
Phase 2 Global Placement | Checksum: 132f2d6e8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2851 ; free virtual = 6132

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 132f2d6e8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2851 ; free virtual = 6132

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14b373e06

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2845 ; free virtual = 6125

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 195ba1127

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2844 ; free virtual = 6124

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e8a20167

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2844 ; free virtual = 6124

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: edda2e0b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2821 ; free virtual = 6107

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 119e86f37

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2821 ; free virtual = 6107

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c7113ef7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2821 ; free virtual = 6107
Phase 3 Detail Placement | Checksum: 1c7113ef7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2821 ; free virtual = 6107

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 138060c0c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 138060c0c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2816 ; free virtual = 6102
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.101. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 133577ad4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2818 ; free virtual = 6104
Phase 4.1 Post Commit Optimization | Checksum: 133577ad4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2818 ; free virtual = 6104

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 133577ad4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2834 ; free virtual = 6120

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 133577ad4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2834 ; free virtual = 6120

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2842 ; free virtual = 6119
Phase 4.4 Final Placement Cleanup | Checksum: b732286d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2842 ; free virtual = 6119
Phase 4 Post Placement Optimization and Clean-Up | Checksum: b732286d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2842 ; free virtual = 6119
Ending Placer Task | Checksum: 65e00462

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2918 ; free virtual = 6196
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2918 ; free virtual = 6196
report_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Feb 29 01:22:08 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization
| Design       : fire2_squeeze
| Device       : 7vx690tffg1157-3
| Design State : Fully Placed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              |  253 |     0 |    433200 |  0.06 |
|   LUT as Logic          |  253 |     0 |    433200 |  0.06 |
|   LUT as Memory         |    0 |     0 |    174200 |  0.00 |
| Slice Registers         |  296 |     0 |    866400 |  0.03 |
|   Register as Flip Flop |  296 |     0 |    866400 |  0.03 |
|   Register as Latch     |    0 |     0 |    866400 |  0.00 |
| F7 Muxes                |    0 |     0 |    216600 |  0.00 |
| F8 Muxes                |    0 |     0 |    108300 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 38    |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 258   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |  143 |     0 |    108300 |  0.13 |
|   SLICEL                                   |   64 |     0 |           |       |
|   SLICEM                                   |   79 |     0 |           |       |
| LUT as Logic                               |  253 |     0 |    433200 |  0.06 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     |  252 |       |           |       |
|   using O5 and O6                          |    1 |       |           |       |
| LUT as Memory                              |    0 |     0 |    174200 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            |  296 |     0 |    866400 |  0.03 |
|   Register driven from within the Slice    |  228 |       |           |       |
|   Register driven from outside the Slice   |   68 |       |           |       |
|     LUT in front of the register is unused |   38 |       |           |       |
|     LUT in front of the register is used   |   30 |       |           |       |
| Unique Control Sets                        |   22 |       |    108300 |  0.02 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  7.5 |     0 |      1470 |  0.51 |
|   RAMB36/FIFO*    |    0 |     0 |      1470 |  0.00 |
|   RAMB18          |   15 |     0 |      2940 |  0.51 |
|     RAMB18E1 only |   15 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   16 |     0 |      3600 |  0.44 |
|   DSP48E1 only |   16 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |  278 |     0 |       600 | 46.33 |
|   IOB Master Pads           |  134 |       |           |       |
|   IOB Slave Pads            |  137 |       |           |       |
| Bonded IPADs                |    0 |     0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFDS                      |    0 |     0 |       576 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |       600 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| OBUF     |  258 |                  IO |
| FDRE     |  258 |        Flop & Latch |
| LUT1     |  180 |                 LUT |
| CARRY4   |   99 |          CarryLogic |
| FDCE     |   38 |        Flop & Latch |
| LUT6     |   26 |                 LUT |
| LUT2     |   21 |                 LUT |
| IBUF     |   20 |                  IO |
| DSP48E1  |   16 |    Block Arithmetic |
| RAMB18E1 |   15 |        Block Memory |
| LUT3     |   11 |                 LUT |
| LUT5     |    8 |                 LUT |
| LUT4     |    8 |                 LUT |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


opt_design -directive ExploreArea
Command: opt_design -directive ExploreArea
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreArea
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2904 ; free virtual = 6185

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: b87da921

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2904 ; free virtual = 6185

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b87da921

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2905 ; free virtual = 6186
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b87da921

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2905 ; free virtual = 6186
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: b87da921

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2905 ; free virtual = 6186
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: b87da921

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2905 ; free virtual = 6186
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: b87da921

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2905 ; free virtual = 6185
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Constant propagation | Checksum: b87da921

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2905 ; free virtual = 6185
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 7 Sweep
Phase 7 Sweep | Checksum: b87da921

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2905 ; free virtual = 6185
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 8 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-74] Optimized 0 modules.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 8 Resynthesis | Checksum: b87da921

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2903 ; free virtual = 6183
INFO: [Opt 31-389] Phase Resynthesis created 0 cells and removed 0 cells

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: b87da921

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2903 ; free virtual = 6183
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Resynthesis                  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2903 ; free virtual = 6183
Ending Logic Optimization Task | Checksum: b87da921

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2828.961 ; gain = 0.000 ; free physical = 2903 ; free virtual = 6183

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.101 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 15 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 30
Ending PowerOpt Patch Enables Task | Checksum: c427bb1d

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2861.980 ; gain = 0.000 ; free physical = 2878 ; free virtual = 6158
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2861.980 ; gain = 0.000 ; free physical = 2878 ; free virtual = 6158
Ending Power Optimization Task | Checksum: c427bb1d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2861.980 ; gain = 33.020 ; free physical = 2900 ; free virtual = 6180

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c427bb1d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2861.980 ; gain = 0.000 ; free physical = 2900 ; free virtual = 6180

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2861.980 ; gain = 0.000 ; free physical = 2900 ; free virtual = 6180
Ending Netlist Obfuscation Task | Checksum: c427bb1d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2861.980 ; gain = 0.000 ; free physical = 2900 ; free virtual = 6180
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2861.980 ; gain = 33.020 ; free physical = 2900 ; free virtual = 6180
0
phys_opt_design 
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
report_timing -hold 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type min -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Feb 29 01:23:22 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing -hold
| Design       : fire2_squeeze
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 weight_rom_address_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_2/rom_out_reg[7]/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.100ns (25.191%)  route 0.297ns (74.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.852     1.015    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.041 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, estimated)      0.703     1.744    clk_IBUF_BUFG
    SLICE_X41Y326        FDCE                                         r  weight_rom_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y326        FDCE (Prop_fdce_C_Q)         0.100     1.844 r  weight_rom_address_reg[8]/Q
                         net (fo=30, estimated)       0.297     2.141    u_2/Q[8]
    RAMB18_X3Y130        RAMB18E1                                     r  u_2/rom_out_reg[7]/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.897     1.227    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.257 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, estimated)      0.956     2.213    u_2/clk
    RAMB18_X3Y130        RAMB18E1                                     r  u_2/rom_out_reg[7]/CLKARDCLK
                         clock pessimism             -0.408     1.804    
    RAMB18_X3Y130        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.987    u_2/rom_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.154    




route_design -finalize
Command: route_design -finalize
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'

Starting Interactive Router Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a79c7a57

Time (s): cpu = 00:01:33 ; elapsed = 00:00:46 . Memory (MB): peak = 3207.762 ; gain = 345.781 ; free physical = 2421 ; free virtual = 5718
Post Restoration Checksum: NetGraph: 9c693ff6 NumContArr: b333a61 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: a79c7a57

Time (s): cpu = 00:01:33 ; elapsed = 00:00:47 . Memory (MB): peak = 3218.508 ; gain = 356.527 ; free physical = 2377 ; free virtual = 5681
Phase 2 Router Initialization | Checksum: 179a5538e

Time (s): cpu = 00:01:33 ; elapsed = 00:00:47 . Memory (MB): peak = 3218.508 ; gain = 356.527 ; free physical = 2377 ; free virtual = 5681

Phase 3 Route finalize
Phase 3 Route finalize | Checksum: 179a5538e

Time (s): cpu = 00:01:33 ; elapsed = 00:00:47 . Memory (MB): peak = 3218.508 ; gain = 356.527 ; free physical = 2377 ; free virtual = 5681
Ending Interactive Router Task | Checksum: 179a5538e

Time (s): cpu = 00:01:33 ; elapsed = 00:00:47 . Memory (MB): peak = 3218.508 ; gain = 356.527 ; free physical = 2409 ; free virtual = 5714
INFO: [Common 17-83] Releasing license: Implementation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:34 ; elapsed = 00:00:47 . Memory (MB): peak = 3218.508 ; gain = 356.527 ; free physical = 2409 ; free virtual = 5714
report_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Feb 29 01:26:27 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization
| Design       : fire2_squeeze
| Device       : 7vx690tffg1157-3
| Design State : Fully Placed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              |  253 |     0 |    433200 |  0.06 |
|   LUT as Logic          |  253 |     0 |    433200 |  0.06 |
|   LUT as Memory         |    0 |     0 |    174200 |  0.00 |
| Slice Registers         |  296 |     0 |    866400 |  0.03 |
|   Register as Flip Flop |  296 |     0 |    866400 |  0.03 |
|   Register as Latch     |    0 |     0 |    866400 |  0.00 |
| F7 Muxes                |    0 |     0 |    216600 |  0.00 |
| F8 Muxes                |    0 |     0 |    108300 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 38    |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 258   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |  143 |     0 |    108300 |  0.13 |
|   SLICEL                                   |   64 |     0 |           |       |
|   SLICEM                                   |   79 |     0 |           |       |
| LUT as Logic                               |  253 |     0 |    433200 |  0.06 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     |  252 |       |           |       |
|   using O5 and O6                          |    1 |       |           |       |
| LUT as Memory                              |    0 |     0 |    174200 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            |  296 |     0 |    866400 |  0.03 |
|   Register driven from within the Slice    |  228 |       |           |       |
|   Register driven from outside the Slice   |   68 |       |           |       |
|     LUT in front of the register is unused |   38 |       |           |       |
|     LUT in front of the register is used   |   30 |       |           |       |
| Unique Control Sets                        |   22 |       |    108300 |  0.02 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  7.5 |     0 |      1470 |  0.51 |
|   RAMB36/FIFO*    |    0 |     0 |      1470 |  0.00 |
|   RAMB18          |   15 |     0 |      2940 |  0.51 |
|     RAMB18E1 only |   15 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   16 |     0 |      3600 |  0.44 |
|   DSP48E1 only |   16 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |  278 |     0 |       600 | 46.33 |
|   IOB Master Pads           |  134 |       |           |       |
|   IOB Slave Pads            |  137 |       |           |       |
| Bonded IPADs                |    0 |     0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFDS                      |    0 |     0 |       576 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |       600 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| OBUF     |  258 |                  IO |
| FDRE     |  258 |        Flop & Latch |
| LUT1     |  180 |                 LUT |
| CARRY4   |   99 |          CarryLogic |
| FDCE     |   38 |        Flop & Latch |
| LUT6     |   26 |                 LUT |
| LUT2     |   21 |                 LUT |
| IBUF     |   20 |                  IO |
| DSP48E1  |   16 |    Block Arithmetic |
| RAMB18E1 |   15 |        Block Memory |
| LUT3     |   11 |                 LUT |
| LUT5     |    8 |                 LUT |
| LUT4     |    8 |                 LUT |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3218.512 ; gain = 0.000 ; free physical = 2375 ; free virtual = 5681

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: c427bb1d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3218.512 ; gain = 0.000 ; free physical = 2375 ; free virtual = 5681

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 166fd5424

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3218.512 ; gain = 0.000 ; free physical = 2382 ; free virtual = 5688
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 166fd5424

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3218.512 ; gain = 0.000 ; free physical = 2382 ; free virtual = 5688
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 166fd5424

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.40 . Memory (MB): peak = 3218.512 ; gain = 0.000 ; free physical = 2399 ; free virtual = 5705
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 166fd5424

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3218.512 ; gain = 0.000 ; free physical = 2426 ; free virtual = 5732
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 220a2374d

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3218.512 ; gain = 0.000 ; free physical = 2439 ; free virtual = 5745
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 220a2374d

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3218.512 ; gain = 0.000 ; free physical = 2439 ; free virtual = 5745
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3218.512 ; gain = 0.000 ; free physical = 2439 ; free virtual = 5746
Ending Logic Optimization Task | Checksum: 220a2374d

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3218.512 ; gain = 0.000 ; free physical = 2440 ; free virtual = 5747

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.862 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 15 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 30
Ending PowerOpt Patch Enables Task | Checksum: 160e74206

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3334.980 ; gain = 0.000 ; free physical = 2405 ; free virtual = 5712
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3334.980 ; gain = 0.000 ; free physical = 2405 ; free virtual = 5712
Ending Power Optimization Task | Checksum: 160e74206

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3334.980 ; gain = 116.469 ; free physical = 2427 ; free virtual = 5734

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 160e74206

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3334.980 ; gain = 0.000 ; free physical = 2427 ; free virtual = 5734

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3334.980 ; gain = 0.000 ; free physical = 2427 ; free virtual = 5734
Ending Netlist Obfuscation Task | Checksum: 160e74206

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3334.980 ; gain = 0.000 ; free physical = 2427 ; free virtual = 5734
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3334.980 ; gain = 116.473 ; free physical = 2427 ; free virtual = 5734
0
report_timing
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Feb 29 01:27:20 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing
| Design       : fire2_squeeze
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.862ns  (required time - arrival time)
  Source:                 genblk1[4].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[4][0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 1.394ns (52.132%)  route 1.280ns (47.868%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.196ns = ( 8.196 - 5.000 ) 
    Source Clock Delay      (SCD):    3.642ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.625     0.625 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.461     2.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.166 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, estimated)      1.476     3.642    genblk1[4].mac_i/clk
    DSP48_X1Y128         DSP48E1                                      r  genblk1[4].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y128         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     3.966 r  genblk1[4].mac_i/mul_out_reg/P[1]
                         net (fo=1, estimated)        0.398     4.364    genblk1[4].mac_i/mul_out_reg_n_104
    SLICE_X34Y319        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.281     4.645 r  genblk1[4].mac_i/ofm_reg[4][2]_i_6/CO[3]
                         net (fo=1, estimated)        0.000     4.645    genblk1[4].mac_i/ofm_reg[4][2]_i_6_n_0
    SLICE_X34Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.695 r  genblk1[4].mac_i/ofm_reg[4][2]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     4.695    genblk1[4].mac_i/ofm_reg[4][2]_i_3_n_0
    SLICE_X34Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.745 r  genblk1[4].mac_i/ofm_reg[4][2]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     4.745    genblk1[4].mac_i/ofm_reg[4][2]_i_2_n_0
    SLICE_X34Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.795 r  genblk1[4].mac_i/ofm_reg[4][2]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     4.795    genblk1[4].mac_i/ofm_reg[4][2]_i_1_n_0
    SLICE_X34Y323        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     5.084 r  genblk1[4].mac_i/ofm_reg[4][6]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     5.084    genblk1[4].mac_i/ofm_reg[4][6]_i_1_n_0
    SLICE_X34Y324        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.134 r  genblk1[4].mac_i/ofm_reg[4][10]_i_1/CO[3]
                         net (fo=1, estimated)        0.007     5.141    genblk1[4].mac_i/ofm_reg[4][10]_i_1_n_0
    SLICE_X34Y325        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.191 r  genblk1[4].mac_i/ofm_reg[4][14]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     5.191    genblk1[4].mac_i/ofm_reg[4][14]_i_1_n_0
    SLICE_X34Y326        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     5.307 r  genblk1[4].mac_i/ofm_reg[4][15]_i_2/O[2]
                         net (fo=2, estimated)        0.427     5.734    ofmw2[4][31]
    SLICE_X37Y326        LUT2 (Prop_lut2_I0_O)        0.134     5.868 r  fire2_squeeze_LUT2_11/O
                         net (fo=16, estimated)       0.448     6.316    ofm[4][15]_i_1_n_0
    SLICE_X34Y322        FDRE                                         r  ofm_reg[4][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AF30                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.510     5.510 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.388     6.898    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.970 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, estimated)      1.226     8.196    clk_IBUF_BUFG
    SLICE_X34Y322        FDRE                                         r  ofm_reg[4][0]/C
                         clock pessimism              0.374     8.570    
                         clock uncertainty           -0.035     8.534    
    SLICE_X34Y322        FDRE (Setup_fdre_C_R)       -0.357     8.177    ofm_reg[4][0]
  -------------------------------------------------------------------
                         required time                          8.177    
                         arrival time                          -6.316    
  -------------------------------------------------------------------
                         slack                                  1.862    




report_timing -hold
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type min -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Feb 29 01:27:42 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing -hold
| Design       : fire2_squeeze
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 weight_rom_address_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_2/rom_out_reg[7]/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.100ns (25.191%)  route 0.297ns (74.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.852     1.015    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.041 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, estimated)      0.703     1.744    clk_IBUF_BUFG
    SLICE_X41Y326        FDCE                                         r  weight_rom_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y326        FDCE (Prop_fdce_C_Q)         0.100     1.844 r  weight_rom_address_reg[8]/Q
                         net (fo=30, estimated)       0.297     2.141    u_2/Q[8]
    RAMB18_X3Y130        RAMB18E1                                     r  u_2/rom_out_reg[7]/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.897     1.227    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.257 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, estimated)      0.956     2.213    u_2/clk
    RAMB18_X3Y130        RAMB18E1                                     r  u_2/rom_out_reg[7]/CLKARDCLK
                         clock pessimism             -0.408     1.804    
    RAMB18_X3Y130        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.987    u_2/rom_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.154    




report_clock_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Feb 29 01:27:52 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_clock_utilization
| Design       : fire2_squeeze
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions: Key Resource Utilization
5. Clock Regions : Global Clock Summary
6. Device Cell Placement Summary for Global Clock g0
7. Clock Region Cell Placement per Global Clock: Region X0Y6

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    1 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |       240 |   0 |            0 |      0 |
| BUFIO    |    0 |        80 |   0 |            0 |      0 |
| BUFMR    |    0 |        40 |   0 |            0 |      0 |
| BUFR     |    0 |        80 |   0 |            0 |      0 |
| MMCM     |    0 |        20 |   0 |            0 |      0 |
| PLL      |    0 |        20 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+-------+----------------------+---------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site           | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin           | Net           |
+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+-------+----------------------+---------------+
| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y16 | n/a          |                 1 |         327 |               0 |        5.000 | clk   | clk_IBUF_BUFG_inst/O | clk_IBUF_BUFG |
+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+-------+----------------------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+-----------------+------------+------------+--------------+-------------+-----------------+---------------------+--------------+-----------------+----------+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site       | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin      | Net      |
+-----------+-----------+-----------------+------------+------------+--------------+-------------+-----------------+---------------------+--------------+-----------------+----------+
| src0      | g0        | IBUF/O          | None       | IOB_X0Y278 | X0Y5         |           1 |               0 |               5.000 | clk          | clk_IBUF_inst/O | clk_IBUF |
+-----------+-----------+-----------------+------------+------------+--------------+-------------+-----------------+---------------------+--------------+-----------------+----------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  5300 |    0 |  1850 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  5800 |    0 |  2550 |    0 |   160 |    0 |    80 |    0 |   220 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  5300 |    0 |  1850 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  5550 |    0 |  2475 |    0 |   150 |    0 |    75 |    0 |   220 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  5300 |    0 |  1850 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     1 |    0 |    50 |    0 |    50 |    0 |  5550 |    0 |  2475 |    0 |   150 |    0 |    75 |    0 |   220 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  5300 |    0 |  1850 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  5800 |    0 |  2550 |    0 |   160 |    0 |    80 |    0 |   220 |
| X0Y4              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  4700 |    0 |  1850 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y4              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  5550 |    0 |  2475 |    0 |   150 |    0 |    75 |    0 |   220 |
| X0Y5              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  4700 |    0 |  1850 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y5              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     1 |    0 |    50 |    0 |    50 |    0 |  5550 |    0 |  2475 |    0 |   150 |    0 |    75 |    0 |   220 |
| X0Y6              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |  296 |  5300 |  157 |  1850 |    5 |   140 |    0 |    70 |   16 |   140 |
| X1Y6              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  5800 |    0 |  2550 |    0 |   160 |    0 |    80 |    0 |   220 |
| X0Y7              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  5300 |    0 |  1850 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y7              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  5550 |    0 |  2475 |    0 |   150 |    0 |    75 |    0 |   220 |
| X0Y8              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  5300 |    0 |  1850 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y8              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     1 |    0 |    50 |    0 |    50 |    0 |  5550 |    0 |  2475 |    0 |   150 |    0 |    75 |    0 |   220 |
| X0Y9              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  5300 |    0 |  1850 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y9              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  5800 |    0 |  2550 |    0 |   160 |    0 |    80 |    0 |   220 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y9 |  0 |  0 |
| Y8 |  0 |  0 |
| Y7 |  0 |  0 |
| Y6 |  1 |  0 |
| Y5 |  0 |  0 |
| Y4 |  0 |  0 |
| Y3 |  0 |  0 |
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


6. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+---------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net           |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+---------------+
| g0        | BUFG/O          | n/a               | clk   |       5.000 | {0.000 2.500} |         327 |        0 |              0 |        0 | clk_IBUF_BUFG |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+---------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+----+
|    | X0   | X1 |
+----+------+----+
| Y9 |    0 |  0 |
| Y8 |    0 |  0 |
| Y7 |    0 |  0 |
| Y6 |  327 |  0 |
| Y5 |    0 |  0 |
| Y4 |    0 |  0 |
| Y3 |    0 |  0 |
| Y2 |    0 |  0 |
| Y1 |    0 |  0 |
| Y0 |    0 |  0 |
+----+------+----+


7. Clock Region Cell Placement per Global Clock: Region X0Y6
------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------+
| g0        | n/a   | BUFG/O          | None       |         327 |               0 | 296 |      0 |    5 |  16 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y16 [get_cells clk_IBUF_BUFG_inst]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X0Y278 [get_ports clk]

# Clock net "clk_IBUF_BUFG" driven by instance "clk_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_clk_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clk_IBUF_BUFG}] -add {CLOCKREGION_X0Y6:CLOCKREGION_X0Y6}
#endgroup
synth_design -incremental 
ERROR: [Common 17-157] Error parsing command line options, please type 'synth_design -help' for usage info.
synth_design -help
synth_design

Description: 
Synthesize a design using Vivado Synthesis and open that design

Syntax: 
synth_design  [-name <arg>] [-part <arg>] [-constrset <arg>] [-top <arg>]
              [-include_dirs <args>] [-generic <args>] [-verilog_define <args>]
              [-flatten_hierarchy <arg>] [-gated_clock_conversion <arg>]
              [-directive <arg>] [-rtl] [-bufg <arg>] [-no_lc]
              [-fanout_limit <arg>] [-shreg_min_size <arg>] [-mode <arg>]
              [-fsm_extraction <arg>] [-rtl_skip_ip] [-rtl_skip_constraints]
              [-keep_equivalent_registers] [-resource_sharing <arg>]
              [-cascade_dsp <arg>] [-control_set_opt_threshold <arg>]
              [-incremental <arg>] [-max_bram <arg>] [-max_uram <arg>]
              [-max_dsp <arg>] [-max_bram_cascade_height <arg>]
              [-max_uram_cascade_height <arg>] [-retiming] [-no_srlextract]
              [-assert] [-no_timing_driven] [-sfcu] [-quiet] [-verbose]

Returns: 
design object

Usage: 
  Name                          Description
  -----------------------------------------
  [-name]                       Design name
  [-part]                       Target part
  [-constrset]                  Constraint fileset to use
  [-top]                        Specify the top module name
  [-include_dirs]               Specify verilog search directories
  [-generic]                    Specify generic parameters. Syntax: -generic 
                                <name>=<value> -generic <name>=<value> ...
  [-verilog_define]             Specify verilog defines. Syntax: 
                                -verilog_define <macro_name>[=<macro_text>] 
                                -verilog_define <macro_name>[=<macro_text>] 
                                ...
  [-flatten_hierarchy]          Flatten hierarchy during LUT mapping. Values:
                                full, none, rebuilt
                                Default: rebuilt
  [-gated_clock_conversion]     Convert clock gating logic to flop enable. 
                                Values: off, on, auto
                                Default: off
  [-directive]                  Synthesis directive. Values: default, 
                                RuntimeOptimized, AreaOptimized_high, 
                                AreaOptimized_medium, AlternateRoutability, 
                                AreaMapLargeShiftRegToBRAM, 
                                AreaMultThresholdDSP, FewerCarryChains
                                Default: default
  [-rtl]                        Elaborate and open an rtl design
  [-bufg]                       Max number of global clock buffers used by 
                                synthesis
                                Default: 12
  [-no_lc]                      Disable LUT combining. Do not allow combining
                                LUT pairs into single dual output LUTs.
  [-fanout_limit]               Fanout limit. This switch does not impact 
                                control signals (such as set,reset, clock 
                                enable) use MAX_FANOUT to replicate these 
                                signals if needed. 
                                Default: 10000
  [-shreg_min_size]             Minimum length for chain of registers to be 
                                mapped onto SRL
                                Default: 3
  [-mode]                       The design mode. Values: default, 
                                out_of_context
                                Default: default
  [-fsm_extraction]             FSM Extraction Encoding. Values: off, 
                                one_hot, sequential, johnson, gray, 
                                user_encoding, auto
                                Default: auto
  [-rtl_skip_ip]                Exclude subdesign checkpoints in the RTL 
                                elaboration of the design; requires -rtl 
                                option.
  [-rtl_skip_constraints]       Do not load and validate constraints against 
                                elaborated design; requires -rtl option.
  [-keep_equivalent_registers]  Prevents registers sourced by the same logic 
                                from being merged. (Note that the merging can
                                otherwise be prevented using the synthesis 
                                KEEP attribute)
  [-resource_sharing]           Sharing arithmetic operators. Value: auto, 
                                on, off
                                Default: auto
  [-cascade_dsp]                Controls how adders summing DSP block outputs
                                will be implemented. Value: auto, tree, force
                                Default: auto
  [-control_set_opt_threshold]  Threshold for synchronous control set 
                                optimization to lower number of control sets.
                                Valid values are 'auto' and non-negative 
                                integers. The higher the number, the more 
                                control set optimization will be performed 
                                and fewer control sets will result. To 
                                disable control set optimization completely, 
                                set to 0.
                                Default: auto
  [-incremental]                dcp file for incremental flowvalue of this is
                                the file name
  [-max_bram]                   Maximum number of block RAM allowed in 
                                design. (Note -1 means that the tool will 
                                choose the max number allowed for the part in
                                question)
                                Default: -1
  [-max_uram]                   Maximum number of Ultra RAM blocks allowed in
                                design. (Note -1 means that the tool will 
                                choose the max number allowed for the part in
                                question)
                                Default: -1
  [-max_dsp]                    Maximum number of block DSP allowed in 
                                design. (Note -1 means that the tool will 
                                choose the max number allowed for the part in
                                question)
                                Default: -1
  [-max_bram_cascade_height]    Controls the maximum number of BRAM that can 
                                be cascaded by the tool. (Note -1 means that 
                                the tool will choose the max number allowed 
                                for the part in question)
                                Default: -1
  [-max_uram_cascade_height]    Controls the maximum number of URAM that can 
                                be cascaded by the tool. (Note -1 means that 
                                the tool will choose the max number allowed 
                                for the part in question)
                                Default: -1
  [-retiming]                   Seeks to improve circuit performance for 
                                intra-clock sequential paths by automatically
                                moving registers (register balancing) across 
                                combinatorial gates or LUTs.  It maintains 
                                the original behavior and latency of the 
                                circuit and does not require changes to the 
                                RTL sources.
  [-no_srlextract]              Prevents the extraction of shift registers so
                                that they get implemented as simple registers
  [-assert]                     Enable VHDL assert statements to be 
                                evaluated. A severity level of failure will 
                                stop the synthesis flow and produce an error.
  [-no_timing_driven]           Do not run in timing driven mode
  [-sfcu]                       Run in single-file compilation unit mode
  [-quiet]                      Ignore command errors
  [-verbose]                    Suspend message limits during command 
                                execution

Categories: 
Tools

Description:

  Directly launches the Vivado synthesis engine to compile and synthesize a
  design in either Project Mode or Non-Project Mode in the Vivado Design
  Suite. Refer to the Vivado Design Suite User Guide: Design Flows Overview
  (UG892) for a complete description of Project Mode and Non-Project Mode.

  Vivado synthesis can be launched directly with the synth_design command in
  the Non-Project Mode of the Vivado Design Suite.

  Note: The synth_design can be multi-threaded to speed the process. Refer to
  the set_param command for more information on setting the
  general.maxThreads parameter.

  In Project Mode, synthesis should be launched from an existing synthesis
  run created with the create_run command. The run is launched using the
  launch_runs command, and this in turn calls synth_design for Vivado
  synthesis.

  You can also use the synth_design command to elaborate RTL source files,
  and open an elaborated design:

    synth_design -rtl -name rtl_1 
    

  This command returns a transcript of the synthesis process, or returns an
  error if it fails.

Arguments:

  -name <arg> - (Optional) This is the name assigned to the synthesized
  design when it is opened by the Vivado tool after synthesis has completed.
  This name is for reference purposes, and has nothing to do with the
  top-level of the design or any logic contained within.

  -part <arg> - (Optional) The target Xilinx device to use for the design. If
  the part is not specified the default part assigned to the project will be
  used.

  -constrset <arg> - (Optional) The name of the XDC constraints to use when
  synthesizing the design. Vivado synthesis requires the use of XDC, and does
  not support UCF. The -constrset argument must refer to a constraint fileset
  that exists. It cannot be used to create a new fileset. Use the
  create_fileset command for that purpose.

  -top <arg> - (Optional) The top module of the design hierarchy.

  Note: If you use the find_top command to define the -top option, be sure to
  specify only one top if find_top returns multiple prospects. See the
  examples below.

  -include_dirs <args> - (Optional) The directories to search for Verilog
  `include files. You can specify multiple directories by creating a list to
  contain them:

    -include_dirs {C:/data/include1 C:/data/include2} 
    

  -generic <name>=<value> - (Optional) The value of a VHDL generic entity, or
  of a Verilog parameter. The -generic option can be used to override the
  assigned values of parameters in the RTL design sources. However it can
  only override parameters at the top level of the design. The parameters of
  lower-level modules can only be overridden at the time of instantiation and
  not by the -generic option. The syntax for the -generic argument is
  <name>=<value>, specifying the name of the generic or parameter, and the
  value to be assigned. Repeat the -generic option multiple times in the
  synth_design command for each generic or parameter value to be defined:

    synth_design -generic width=32 -generic depth=512 ...  
    

  Note: When specifying binary values for boolean or std_logic VHDL generic
  types, you must specify the value using the Verilog bit format, rather than
  standard VHDL format:

    0 = 1`b0  
    01010000 = 8`b01010000 
    

  -verilog_define <name>=<text> - (Optional) Set values for Verilog `define,
  and `ifdef, statements. The syntax for the -verilog_define argument is
  <name>=<text>, specifying the name of the define directive, and the value
  to be assigned. The argument can be reused multiple times in a single
  synth_design command.

    synth_design -verilog_define <name>=<value> -verilog_define <name>=<value> ...  
    

  -flatten_hierarchy <arg> - (Optional) Flatten the hierarchy of the design
  during LUT mapping. The valid values are:

   *  rebuilt - This will attempt to rebuild the original hierarchy of the
      RTL design after synthesis has completed. This is the default setting.

   *  full - Flatten the hierarchy of the design.

   *  none - Do not flatten the hierarchy of the design. This will preserve
      the hierarchy of the design, but will also limit the design
      optimization that can be performed by the synthesis tool.

  -gated_clock_conversion <arg> - (Optional) Convert clock gating logic to
  use the flop enable pins when available. This optimization can eliminate
  logic and simplify the netlist. Refer to the GATED_CLOCK property in the
  Vivado Design Suite User Guide: Synthesis (UG901) for more information.
  Valid values for this option are:

   *  off - Disables the conversion of clock gating logic during synthesis,
      regardless of the use of the GATED_CLOCK property in the RTL design.

   *  on - Converts clock gating logic based on the use of the GATED_CLOCK
      property in the RTL design.

   *  auto - lets Vivado synthesis perform gated clock conversion if either
      the GATED_CLOCK property is present in the RTL, or if the Vivado tool
      detects a gate with a valid clock constraint.

  -directive <arg> - (Optional) Direct synthesis to achieve specific design
  objectives. Only one directive can be specified for a single synth_design
  command, and values are case-sensitive. Valid values are:

   *  default - Run the default synthesis process.

   *  runtimeoptimized - Perform fewer timing optimizations and eliminate
      some RTL optimizations to reduce synthesis run time.

   *  AreaOptimized_high - Perform general area optimizations including
      AreaMapLargeShiftRegToBRAM, AreaThresholdUseDSP directives.

   *  AreaOptimized_medium - Perform general area optimizations including
      forcing ternary adder implementation, applying new thresholds for use
      of carry chain in comparators, and implementing area optimized
      multiplexers.

   *  AlternateRoutability - Algorithms to improve routability with reduced
      use of MUXFs and CARRYs.

   *  AreaMapLargeShiftRegToBRAM - Detects large shift registers and
      implements them using dedicated blocks of RAM.

   *  AreaMultThresholdDSP - Lower threshold for dedicated DSP block
      inference for packing multipliers.

   *  FewerCarryChains - Higher operand size threshold to use LUTs instead of
      the carry chain.

  -rtl - (Optional) Elaborate the HDL source files and open the RTL design.
  In designs that use out-of-context (OOC) modules, such as IP from the
  Xilinx IP catalog, the Vivado Design Suite will import synthesized design
  checkpoints (DCP) for the OOC modules in the design, and import associated
  constraint files (XDC) into the elaborated design. However, you can disable
  the default behavior using the -rtl_skip_ip and -rtl_skip_constraints
  options.

  -rtl_skip_ip - (Optional) This option requires the use of the -rtl option.
  When elaborating the RTL design, this option causes the Vivado Design Suite
  to skip loading the DCP files for OOC modules in the design, and instead
  load a stub file to treat the OOC modules as black boxes. This can
  significantly speed elaboration of the design.

  Note: An OOC synthesis run will be needed in either case to generate the
  DCP file that is loaded during elaboration, or to generate the stub file
  needed for the black box.

  -rtl_skip_constraints - (Optional) This option requires the use of the -rtl
  option. When elaborating the RTL design, this option causes the Vivado
  Design Suite to skip loading any design constraints (XDC) into the
  elaborated design. This can significantly speed elaboration of the design.

  -bufg <arg> - (Optional) Specify the maximum number of global clock buffers
  to be used on clock nets during synthesis. Specified as a value >= 1, which
  should not exceed the BUFG count on the target device. The default value is
  12.

  Note: Vivado synthesis infers up to the number of BUFGs specified,
  including those instantiated in the RTL source. For example, with the
  default setting of -bufg 12, if there are three BUFGs instantiated in the
  RTL, the tool infers up to nine more for a total of 12.

  -no_lc - (Optional) Disable the default LUT combining feature of Vivado
  synthesis.

  -fanout_limit <arg> - (Optional) Specify a target limit for the maximum net
  fanout applied during synthesis. The default value is 10,000. This option
  is applied by Vivado synthesis when the number of loads exceeds an internal
  limit, and is only a guideline for the tool, not a strict requirement. When
  strict fanout control is required for specific signals, use the MAX_FANOUT
  property instead.

  Note: -fanout_limit does not affect control signals (such as set, reset,
  clock enable). Use the MAX_FANOUT property to replicate these signals as
  needed.

  -shreg_min_size <arg> - (Optional) Specified as an integer, this is the
  minimum length for a chain of registers to be mapped onto SRL. The default
  is three.

  -mode [ default | out_of_context ] - (Optional) Out of Context mode
  specifies the synthesis of an IP module, or block module, for use in an
  out-of-context design flow. This mode turns off I/O buffer insertion for
  the module, and marks the module as OOC, to facilitate its use in the tool
  flow. The block can also be implemented for analysis purposes. Refer to the
  Vivado Design Suite User Guide: Designing with IP (UG896) or the Vivado
  Design Suite User Guide: Hierarchical Design (UG905) for more information.

  -fsm_extraction <arg> - (Optional) Finite state machine (FSM) encoding is
  automatic (auto) in Vivado synthesis by default. This option enables state
  machine identification and specifies the type of encoding that should be
  applied. Valid values are: off, one_hot, sequential, johnson, gray, auto.
  Automatic encoding (auto) allows the tool to choose the best encoding for
  each state machine identified. In this case, the tool may use different
  encoding styles for different FSMs in the same design.

  Note: Use -fsm_extraction off to disable finite state machine extraction in
  Vivado synthesis. This will override the FSM_ENCODING property when
  specified.

  -keep_equivalent_registers - (Optional) Works like the KEEP property to
  prevent the merging of registers during optimization.

  -resource_sharing <arg> - (Optional) Share arithmetic operators like adders
  or subtractors between different signals, rather than creating new
  operators. This can result in better area usage when it is turned on. Valid
  values are: auto, on, off. The default is auto.

  -cascade_dsp [ auto | tree | force ] - (Optional) Specifies how to
  implement adders that add DSP block outputs. Valid values include auto,
  tree, force. The default setting is auto.

  -control_set_opt_threshold <arg> - (Optional) Threshold for synchronous
  control set optimization to decrease the number of control sets. Specifies
  how large the fanout of a control set should be before it starts using it
  as a control set. For example, if -control_set_opt_threshold is set to 10,
  a synchronous reset that only fans out to 5 registers would be moved to the
  D input logic, rather than using the reset line of a register. However, if
  -control_set_opt_threshold is set to 4, then the reset line is used. This
  option can be specified as "auto", or as an integer from 0 to 16. The
  default setting is "auto", and the actual threshold used under "auto" can
  vary depending on the selected device architecture.

  -max_bram <arg> - (Optional) Specify the maximum number of Block RAM to add
  to the design during synthesis. Specify a value >= 1, which should not
  exceed the available BRAM count on the target device. If a value of -1 is
  used, the Vivado synthesis tool will not exceed the available Block RAM
  limit of the device. The default value is -1.

  Note: A value of 0 directs Vivado synthesis to not infer BRAMs in the
  design, but is not a recommended value.

  -max_uram <arg> - (Optional) Specify the maximum number of Ultra RAM blocks
  (URAM) to add to the design during synthesis. Specify a value >= 1, which
  should not exceed the available URAM count on the target device. If a value
  of -1 is used, the Vivado synthesis tool will not exceed the available URAM
  block limit of the device. The default value is -1.

  Note: A value of 0 directs Vivado synthesis to not infer URAM in the
  design, but is not a recommended value.

  -max_dsp <arg> - (Optional) Specify the maximum number of DSPs to add to
  the design during synthesis. Specify a value >= 1, which should not exceed
  the available DSP count on the target device. If a value of -1 is used, the
  Vivado synthesis tool will not exceed the available limit of the device.
  The default value is -1.

  Note: A value of 0 directs Vivado synthesis to not infer DSPs in the
  design, but is not a recommended value.

  -max_bram_cascade_height <arg> - (Optional) Controls the maximum number of
  BRAM that can be cascaded by the tool. A value of -1 lets Vivado synthesis
  choose up to the maximum number allowed for the target part. The default
  value is -1.

  -max_uram_cascade_height <arg> - (Optional) Controls the maximum number of
  URAM that can be cascaded by the tool. A value of -1 lets Vivado synthesis
  choose up to the maximum number allowed for the target part. The default
  value is -1.

  -retiming - (Optional) Seeks to improve circuit performance for intra-clock
  sequential paths by automatically moving registers (register balancing)
  across combinatorial gates or LUTs. It maintains the original behavior and
  latency of the circuit and does not require changes to the RTL sources.

  -no_srlextract - (Optional) Prevents the extraction of shift registers so
  that they get implemented as simple registers.

  -assert - (Optional) Enable VHDL assert statements to be evaluated. A
  severity level of failure will stop the synthesis flow and produce an
  error.

  -no_timing_driven - (Optional) Disables the default timing driven synthesis
  algorithm. This results in a reduced synthesis runtime, but ignores the
  effect of timing on synthesis.

  -quiet - (Optional) Execute the command quietly, returning no messages from
  the command. The command also returns TCL_OK regardless of any errors
  encountered during execution.

  Note: Any errors encountered on the command-line, while launching the
  command, will be returned. Only errors occurring inside the command will be
  trapped.

  -verbose - (Optional) Temporarily override any message limits and return
  all messages from this command.

  Note: Message limits can be defined with the set_msg_config command.

Examples:

  The following example uses the set_property command to define the target
  part for the active project, then elaborates the source files and opens an
  RTL design:

    set_property part xc7vx485tffg1158-1 [current_project]  
    synth_design -rtl -name rtl_1  
    

  Note: The default source set, constraint set, and part will be used in this
  example.

  The following example uses the find_top command to define the top of the
  current design for synthesis:

    
    synth_design -top [lindex [find_top] 0]  
    

  Note: Since find_top returns multiple possible candidates, choosing index 0
  chooses the best top candidate for synthesis.

  The following example runs synthesis on the current design, defining the
  top module and the target part, and specifying no flattening of the
  hierarchy. The results of the synthesis run are then opened in a netlist
  design:

    synth_design -top top -part xc7k70tfbg676-2 -flatten_hierarchy none  
    open_run synth_1 -name netlist_1  
    

See Also:

   *  create_ip_run
   *  create_run
   *  current_design
   *  current_project
   *  find_top
   *  open_run
   *  opt_design
   *  report_seu
   *  set_property
synth_design -directive AreaOptimized_high
Command: synth_design -directive AreaOptimized_high
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: fire2_squeeze
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21505 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3334.980 ; gain = 0.000 ; free physical = 2329 ; free virtual = 5638
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fire2_squeeze' [/home/gsaied/Desktop/old_rtl/fire2_squeeze/fire2_squeeze.sv:2]
	Parameter WOUT bound to: 64 - type: integer 
	Parameter DSP_NO bound to: 16 - type: integer 
	Parameter W_IN bound to: 128 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter CHIN bound to: 64 - type: integer 
	Parameter KERNEL_DIM bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/gsaied/Desktop/old_rtl/fire2_squeeze/mac.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mac' (1#1) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/mac.sv:1]
INFO: [Synth 8-6157] synthesizing module 'biasing_fire2_squeeze' [/home/gsaied/Desktop/old_rtl/fire2_squeeze/biasing_fire2_squeeze.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_fire2_squeeze' (2#1) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/biasing_fire2_squeeze.sv:2]
INFO: [Synth 8-6157] synthesizing module 'rom_fire2_squeeze' [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 10 - type: integer 
	Parameter NUM bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:16]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:19]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:22]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:25]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:28]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:31]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:34]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:37]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:40]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:43]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:46]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:49]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:52]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:55]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:58]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:61]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:63]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:64]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:65]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:66]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:67]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:68]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:69]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:70]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:71]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:72]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:73]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:74]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:75]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:76]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:77]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:78]
INFO: [Synth 8-6155] done synthesizing module 'rom_fire2_squeeze' (3#1) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:3]
WARNING: [Synth 8-3936] Found unconnected internal register 'ofmw2_reg[0]' and it is trimmed from '33' to '32' bits. [/home/gsaied/Desktop/old_rtl/fire2_squeeze/fire2_squeeze.sv:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'ofmw2_reg[1]' and it is trimmed from '33' to '32' bits. [/home/gsaied/Desktop/old_rtl/fire2_squeeze/fire2_squeeze.sv:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'ofmw2_reg[2]' and it is trimmed from '33' to '32' bits. [/home/gsaied/Desktop/old_rtl/fire2_squeeze/fire2_squeeze.sv:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'ofmw2_reg[3]' and it is trimmed from '33' to '32' bits. [/home/gsaied/Desktop/old_rtl/fire2_squeeze/fire2_squeeze.sv:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'ofmw2_reg[4]' and it is trimmed from '33' to '32' bits. [/home/gsaied/Desktop/old_rtl/fire2_squeeze/fire2_squeeze.sv:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'ofmw2_reg[5]' and it is trimmed from '33' to '32' bits. [/home/gsaied/Desktop/old_rtl/fire2_squeeze/fire2_squeeze.sv:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'ofmw2_reg[6]' and it is trimmed from '33' to '32' bits. [/home/gsaied/Desktop/old_rtl/fire2_squeeze/fire2_squeeze.sv:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'ofmw2_reg[7]' and it is trimmed from '33' to '32' bits. [/home/gsaied/Desktop/old_rtl/fire2_squeeze/fire2_squeeze.sv:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'ofmw2_reg[8]' and it is trimmed from '33' to '32' bits. [/home/gsaied/Desktop/old_rtl/fire2_squeeze/fire2_squeeze.sv:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'ofmw2_reg[9]' and it is trimmed from '33' to '32' bits. [/home/gsaied/Desktop/old_rtl/fire2_squeeze/fire2_squeeze.sv:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'ofmw2_reg[10]' and it is trimmed from '33' to '32' bits. [/home/gsaied/Desktop/old_rtl/fire2_squeeze/fire2_squeeze.sv:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'ofmw2_reg[11]' and it is trimmed from '33' to '32' bits. [/home/gsaied/Desktop/old_rtl/fire2_squeeze/fire2_squeeze.sv:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'ofmw2_reg[12]' and it is trimmed from '33' to '32' bits. [/home/gsaied/Desktop/old_rtl/fire2_squeeze/fire2_squeeze.sv:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'ofmw2_reg[13]' and it is trimmed from '33' to '32' bits. [/home/gsaied/Desktop/old_rtl/fire2_squeeze/fire2_squeeze.sv:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'ofmw2_reg[14]' and it is trimmed from '33' to '32' bits. [/home/gsaied/Desktop/old_rtl/fire2_squeeze/fire2_squeeze.sv:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'ofmw2_reg[15]' and it is trimmed from '33' to '32' bits. [/home/gsaied/Desktop/old_rtl/fire2_squeeze/fire2_squeeze.sv:107]
INFO: [Synth 8-6155] done synthesizing module 'fire2_squeeze' (4#1) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/fire2_squeeze.sv:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3334.980 ; gain = 0.000 ; free physical = 2327 ; free virtual = 5645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3334.980 ; gain = 0.000 ; free physical = 2334 ; free virtual = 5651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3334.980 ; gain = 0.000 ; free physical = 2334 ; free virtual = 5651
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rom_6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fire2_squeeze_end" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3334.980 ; gain = 0.000 ; free physical = 2222 ; free virtual = 5542
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 16    
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 16    
	               16 Bit    Registers := 48    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---ROMs : 
	                              ROMs := 15    
+---Muxes : 
	 577 Input     16 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fire2_squeeze 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 16    
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 32    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module rom_fire2_squeeze 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 16    
+---ROMs : 
	                              ROMs := 15    
+---Muxes : 
	 577 Input     16 Bit        Muxes := 1     
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "fire2_squeeze_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP genblk1[0].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[0] is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register genblk1[0].mac_i/mul_out_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed0 is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[1].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[1] is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register genblk1[1].mac_i/mul_out_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed0 is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[2].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[2] is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register genblk1[2].mac_i/mul_out_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed0 is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[3].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[3] is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register genblk1[3].mac_i/mul_out_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed0 is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[4].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[4] is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register genblk1[4].mac_i/mul_out_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed0 is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[5].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[5] is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register genblk1[5].mac_i/mul_out_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed0 is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[6].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[6] is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register genblk1[6].mac_i/mul_out_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed0 is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[7].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[7] is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register genblk1[7].mac_i/mul_out_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed0 is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[8].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[8] is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register genblk1[8].mac_i/mul_out_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed0 is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[9].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[9] is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register genblk1[9].mac_i/mul_out_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed0 is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[10].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[10] is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register genblk1[10].mac_i/mul_out_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed0 is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[11].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[11] is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register genblk1[11].mac_i/mul_out_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed0 is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[12].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[12] is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register genblk1[12].mac_i/mul_out_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed0 is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[13].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[13] is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register genblk1[13].mac_i/mul_out_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed0 is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[14].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[14] is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register genblk1[14].mac_i/mul_out_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed0 is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[15].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[15] is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register genblk1[15].mac_i/mul_out_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed0 is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
INFO: [Synth 8-3886] merging instance 'u_2/rom_out_reg[5][0]' (FD) to 'u_2/rom_out_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'u_2/rom_out_reg[5][1]' (FD) to 'u_2/rom_out_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'u_2/rom_out_reg[5][2]' (FD) to 'u_2/rom_out_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'u_2/rom_out_reg[5][3]' (FD) to 'u_2/rom_out_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'u_2/rom_out_reg[5][4]' (FD) to 'u_2/rom_out_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'u_2/rom_out_reg[5][5]' (FD) to 'u_2/rom_out_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'u_2/rom_out_reg[5][6]' (FD) to 'u_2/rom_out_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'u_2/rom_out_reg[5][7]' (FD) to 'u_2/rom_out_reg[5][8]'
INFO: [Synth 8-3886] merging instance 'u_2/rom_out_reg[5][8]' (FD) to 'u_2/rom_out_reg[5][9]'
INFO: [Synth 8-3886] merging instance 'u_2/rom_out_reg[5][9]' (FD) to 'u_2/rom_out_reg[5][10]'
INFO: [Synth 8-3886] merging instance 'u_2/rom_out_reg[5][10]' (FD) to 'u_2/rom_out_reg[5][11]'
INFO: [Synth 8-3886] merging instance 'u_2/rom_out_reg[5][11]' (FD) to 'u_2/rom_out_reg[5][12]'
INFO: [Synth 8-3886] merging instance 'u_2/rom_out_reg[5][12]' (FD) to 'u_2/rom_out_reg[5][13]'
INFO: [Synth 8-3886] merging instance 'u_2/rom_out_reg[5][13]' (FD) to 'u_2/rom_out_reg[5][14]'
INFO: [Synth 8-3886] merging instance 'u_2/rom_out_reg[5][14]' (FD) to 'u_2/rom_out_reg[5][15]'
