Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/David/Documents/LabsFPGADigital/LabFPGA4/X7Seg/X7Seg_tb_isim_beh.exe -prj C:/Users/David/Documents/LabsFPGADigital/LabFPGA4/X7Seg/X7Seg_tb_beh.prj work.X7Seg_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/David/Documents/LabsFPGADigital/LabFPGA4/X7Seg/X7Seg.vhd" into library work
Parsing VHDL file "C:/Users/David/Documents/LabsFPGADigital/LabFPGA4/X7Seg/X7Seg_tb.vhd" into library work
Starting static elaboration
ERROR:HDLCompiler:410 - "C:/Users/David/Documents/LabsFPGADigital/LabFPGA4/X7Seg/X7Seg_tb.vhd" Line 96: Expression has 4 elements ; expected 16
ERROR:Simulator:777 - Static elaboration of top level VHDL design unit x7seg_tb in library work failed
