<def f='llvm/llvm/include/llvm/Support/MathExtras.h' l='422' ll='424' type='bool llvm::isShiftedMask_64(uint64_t Value)'/>
<use f='llvm/llvm/include/llvm/ADT/APInt.h' l='518' u='c' c='_ZNK4llvm5APInt13isShiftedMaskEv'/>
<doc f='llvm/llvm/include/llvm/Support/MathExtras.h' l='420'>/// Return true if the argument contains a non-empty sequence of ones with the
/// remainder zero (64 bit version.)</doc>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64AddressingModes.h' l='238' u='c' c='_ZN4llvm10AArch64_AML23processLogicalImmediateEmjRm'/>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64AddressingModes.h' l='244' u='c' c='_ZN4llvm10AArch64_AML23processLogicalImmediateEmjRm'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp' l='2142' u='c' c='_ZL23isBitfieldPositioningOpPN4llvm12SelectionDAGENS_7SDValueEbRS2_RiS4_'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp' l='2164' u='c' c='_ZL13isShiftedMaskmN4llvm3EVTE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='913' u='c' c='_ZL18optimizeLogicalImmN4llvm7SDValueEjmRKNS_5APIntERNS_14TargetLowering17TargetLoweringOptEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='913' u='c' c='_ZL18optimizeLogicalImmN4llvm7SDValueEjmRKNS_5APIntERNS_14TargetLowering17TargetLoweringOptEj'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='130' u='c' c='_ZL13isShiftedMaskmRmS_'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelDAGToDAG.cpp' l='3473' u='c' c='_ZN4llvm17NVPTXDAGToDAGISel6tryBFEEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetTransformInfo.cpp' l='190' u='c' c='_ZN4llvm10PPCTTIImpl13getIntImmCostEjjRKNS_5APIntEPNS_4TypeE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetTransformInfo.cpp' l='191' u='c' c='_ZN4llvm10PPCTTIImpl13getIntImmCostEjjRKNS_5APIntEPNS_4TypeE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelDAGToDAG.cpp' l='1686' u='c' c='_ZL22foldMaskedShiftToBEXTRRN4llvm12SelectionDAGENS_7SDValueEmS2_S2_RN12_GLOBAL__N_118X86ISelAddressModeERKNS_12X86SubtargetE'/>
