<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
rc: 0 (means success: 1)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_array_concentrate_static.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_array_concentrate_static.v</a>
defines: 
time_elapsed: 0.497s
ram usage: 35576 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -e bsg_array_concentrate_static <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_array_concentrate_static.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_array_concentrate_static.v</a>
entity @bsg_array_concentrate_static ([24 x i6909558]$ %i) -&gt; ([14 x i6909558]$ %o) {
    %0 = extf i6909558$, [14 x i6909558]$ %o, 0
    %i.prb = prb [24 x i6909558]$ %i
    %1 = const i6909558 0
    %2 = [24 x i6909558 %1]
    %3 = exts [1 x i6909558], [24 x i6909558] %2, 0, 1
    %4 = exts [23 x i6909558], [24 x i6909558] %i.prb, 1, 23
    %5 = inss [24 x i6909558] %2, [1 x i6909558] %3, 23, 1
    %6 = inss [24 x i6909558] %5, [23 x i6909558] %4, 0, 23
    %7 = extf i6909558, [24 x i6909558] %6, 0
    %8 = const time 0s 1e
    drv i6909558$ %0, %7, %8
    %9 = const i2 1
    %10 = [14 x i6909558 %1]
    %11 = sig [14 x i6909558] %10
    %12 = shr [14 x i6909558]$ %o, [14 x i6909558]$ %11, i2 %9
    %13 = extf i6909558$, [14 x i6909558]$ %12, 0
    %14 = exts [2 x i6909558], [24 x i6909558] %2, 0, 2
    %15 = exts [22 x i6909558], [24 x i6909558] %i.prb, 2, 22
    %16 = inss [24 x i6909558] %2, [2 x i6909558] %14, 22, 2
    %17 = inss [24 x i6909558] %16, [22 x i6909558] %15, 0, 22
    %18 = extf i6909558, [24 x i6909558] %17, 0
    drv i6909558$ %13, %18, %8
    %19 = const i4 2
    %20 = sig [14 x i6909558] %10
    %21 = shr [14 x i6909558]$ %o, [14 x i6909558]$ %20, i4 %19
    %22 = extf i6909558$, [14 x i6909558]$ %21, 0
    %23 = exts [4 x i6909558], [24 x i6909558] %2, 0, 4
    %24 = exts [20 x i6909558], [24 x i6909558] %i.prb, 4, 20
    %25 = inss [24 x i6909558] %2, [4 x i6909558] %23, 20, 4
    %26 = inss [24 x i6909558] %25, [20 x i6909558] %24, 0, 20
    %27 = extf i6909558, [24 x i6909558] %26, 0
    drv i6909558$ %22, %27, %8
    %28 = const i5 3
    %29 = sig [14 x i6909558] %10
    %30 = shr [14 x i6909558]$ %o, [14 x i6909558]$ %29, i5 %28
    %31 = extf i6909558$, [14 x i6909558]$ %30, 0
    %32 = exts [5 x i6909558], [24 x i6909558] %2, 0, 5
    %33 = exts [19 x i6909558], [24 x i6909558] %i.prb, 5, 19
    %34 = inss [24 x i6909558] %2, [5 x i6909558] %32, 19, 5
    %35 = inss [24 x i6909558] %34, [19 x i6909558] %33, 0, 19
    %36 = extf i6909558, [24 x i6909558] %35, 0
    drv i6909558$ %31, %36, %8
    %37 = const i6 4
    %38 = sig [14 x i6909558] %10
    %39 = shr [14 x i6909558]$ %o, [14 x i6909558]$ %38, i6 %37
    %40 = extf i6909558$, [14 x i6909558]$ %39, 0
    %41 = exts [6 x i6909558], [24 x i6909558] %2, 0, 6
    %42 = exts [18 x i6909558], [24 x i6909558] %i.prb, 6, 18
    %43 = inss [24 x i6909558] %2, [6 x i6909558] %41, 18, 6
    %44 = inss [24 x i6909558] %43, [18 x i6909558] %42, 0, 18
    %45 = extf i6909558, [24 x i6909558] %44, 0
    drv i6909558$ %40, %45, %8
    %46 = const i9 5
    %47 = sig [14 x i6909558] %10
    %48 = shr [14 x i6909558]$ %o, [14 x i6909558]$ %47, i9 %46
    %49 = extf i6909558$, [14 x i6909558]$ %48, 0
    %50 = exts [9 x i6909558], [24 x i6909558] %2, 0, 9
    %51 = exts [15 x i6909558], [24 x i6909558] %i.prb, 9, 15
    %52 = inss [24 x i6909558] %2, [9 x i6909558] %50, 15, 9
    %53 = inss [24 x i6909558] %52, [15 x i6909558] %51, 0, 15
    %54 = extf i6909558, [24 x i6909558] %53, 0
    drv i6909558$ %49, %54, %8
    %55 = const i10 6
    %56 = sig [14 x i6909558] %10
    %57 = shr [14 x i6909558]$ %o, [14 x i6909558]$ %56, i10 %55
    %58 = extf i6909558$, [14 x i6909558]$ %57, 0
    %59 = exts [10 x i6909558], [24 x i6909558] %2, 0, 10
    %60 = exts [14 x i6909558], [24 x i6909558] %i.prb, 10, 14
    %61 = inss [24 x i6909558] %2, [10 x i6909558] %59, 14, 10
    %62 = inss [24 x i6909558] %61, [14 x i6909558] %60, 0, 14
    %63 = extf i6909558, [24 x i6909558] %62, 0
    drv i6909558$ %58, %63, %8
    %64 = const i11 7
    %65 = sig [14 x i6909558] %10
    %66 = shr [14 x i6909558]$ %o, [14 x i6909558]$ %65, i11 %64
    %67 = extf i6909558$, [14 x i6909558]$ %66, 0
    %68 = exts [11 x i6909558], [24 x i6909558] %2, 0, 11
    %69 = exts [13 x i6909558], [24 x i6909558] %i.prb, 11, 13
    %70 = inss [24 x i6909558] %2, [11 x i6909558] %68, 13, 11
    %71 = inss [24 x i6909558] %70, [13 x i6909558] %69, 0, 13
    %72 = extf i6909558, [24 x i6909558] %71, 0
    drv i6909558$ %67, %72, %8
    %73 = const i13 8
    %74 = sig [14 x i6909558] %10
    %75 = shr [14 x i6909558]$ %o, [14 x i6909558]$ %74, i13 %73
    %76 = extf i6909558$, [14 x i6909558]$ %75, 0
    %77 = exts [13 x i6909558], [24 x i6909558] %2, 0, 13
    %78 = exts [11 x i6909558], [24 x i6909558] %i.prb, 13, 11
    %79 = inss [24 x i6909558] %2, [13 x i6909558] %77, 11, 13
    %80 = inss [24 x i6909558] %79, [11 x i6909558] %78, 0, 11
    %81 = extf i6909558, [24 x i6909558] %80, 0
    drv i6909558$ %76, %81, %8
    %82 = const i14 9
    %83 = sig [14 x i6909558] %10
    %84 = shr [14 x i6909558]$ %o, [14 x i6909558]$ %83, i14 %82
    %85 = extf i6909558$, [14 x i6909558]$ %84, 0
    %86 = exts [14 x i6909558], [24 x i6909558] %2, 0, 14
    %87 = exts [10 x i6909558], [24 x i6909558] %i.prb, 14, 10
    %88 = inss [24 x i6909558] %2, [14 x i6909558] %86, 10, 14
    %89 = inss [24 x i6909558] %88, [10 x i6909558] %87, 0, 10
    %90 = extf i6909558, [24 x i6909558] %89, 0
    drv i6909558$ %85, %90, %8
    %91 = const i16 10
    %92 = sig [14 x i6909558] %10
    %93 = shr [14 x i6909558]$ %o, [14 x i6909558]$ %92, i16 %91
    %94 = extf i6909558$, [14 x i6909558]$ %93, 0
    %95 = exts [16 x i6909558], [24 x i6909558] %2, 0, 16
    %96 = exts [8 x i6909558], [24 x i6909558] %i.prb, 16, 8
    %97 = inss [24 x i6909558] %2, [16 x i6909558] %95, 8, 16
    %98 = inss [24 x i6909558] %97, [8 x i6909558] %96, 0, 8
    %99 = extf i6909558, [24 x i6909558] %98, 0
    drv i6909558$ %94, %99, %8
    %100 = const i19 11
    %101 = sig [14 x i6909558] %10
    %102 = shr [14 x i6909558]$ %o, [14 x i6909558]$ %101, i19 %100
    %103 = extf i6909558$, [14 x i6909558]$ %102, 0
    %104 = exts [19 x i6909558], [24 x i6909558] %2, 0, 19
    %105 = exts [5 x i6909558], [24 x i6909558] %i.prb, 19, 5
    %106 = inss [24 x i6909558] %2, [19 x i6909558] %104, 5, 19
    %107 = inss [24 x i6909558] %106, [5 x i6909558] %105, 0, 5
    %108 = extf i6909558, [24 x i6909558] %107, 0
    drv i6909558$ %103, %108, %8
    %109 = const i21 12
    %110 = sig [14 x i6909558] %10
    %111 = shr [14 x i6909558]$ %o, [14 x i6909558]$ %110, i21 %109
    %112 = extf i6909558$, [14 x i6909558]$ %111, 0
    %113 = exts [21 x i6909558], [24 x i6909558] %2, 0, 21
    %114 = exts [3 x i6909558], [24 x i6909558] %i.prb, 21, 3
    %115 = inss [24 x i6909558] %2, [21 x i6909558] %113, 3, 21
    %116 = inss [24 x i6909558] %115, [3 x i6909558] %114, 0, 3
    %117 = extf i6909558, [24 x i6909558] %116, 0
    drv i6909558$ %112, %117, %8
    %118 = const i22 13
    %119 = sig [14 x i6909558] %10
    %120 = shr [14 x i6909558]$ %o, [14 x i6909558]$ %119, i22 %118
    %121 = extf i6909558$, [14 x i6909558]$ %120, 0
    %122 = exts [22 x i6909558], [24 x i6909558] %2, 0, 22
    %123 = exts [2 x i6909558], [24 x i6909558] %i.prb, 22, 2
    %124 = inss [24 x i6909558] %2, [22 x i6909558] %122, 2, 22
    %125 = inss [24 x i6909558] %124, [2 x i6909558] %123, 0, 2
    %126 = extf i6909558, [24 x i6909558] %125, 0
    drv i6909558$ %121, %126, %8
    %127 = [i6909558 %1, %1, %1, %1, %1, %1, %1, %1, %1, %1, %1, %1, %1, %1]
    %128 = const time 0s
    drv [14 x i6909558]$ %o, %127, %128
}

</pre>
</body>