// Seed: 3645886157
module module_0;
  reg id_2;
  reg id_3;
  assign id_3 = id_1 > 1 * 1 - 1;
  wire id_4;
  always @(posedge 1 or posedge 1) begin
    return id_3;
  end
  assign id_2 = id_1;
  always
    repeat (id_3) begin
      id_1 <= id_3;
    end
  assign id_3 = ~id_4;
endmodule
module module_1 (
    input wand id_0,
    output uwire id_1,
    output tri1 id_2,
    input wor id_3,
    output uwire id_4,
    input supply1 id_5,
    input tri id_6,
    input wor id_7,
    input tri1 id_8,
    input supply1 id_9,
    input wand id_10,
    input wor id_11,
    input supply0 id_12,
    input wand id_13,
    output wor id_14
);
  assign id_1 = 1;
  module_0();
endmodule
