<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3"/>
<title>spi: Spi_v4_8</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">spi
   </div>
   <div id="projectbrief">Xilinx Vitis Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="pages.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__spi__v4__8.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Spi_v4_8</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga5e55891344ab473841b6eefc2bda35a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga5e55891344ab473841b6eefc2bda35a2">XSpi_ReadReg</a>(BaseAddress, RegOffset)&#160;&#160;&#160;XSpi_In32((BaseAddress) + (RegOffset))</td></tr>
<tr class="memdesc:ga5e55891344ab473841b6eefc2bda35a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read from the specified Spi device register.  <a href="#ga5e55891344ab473841b6eefc2bda35a2"></a><br/></td></tr>
<tr class="separator:ga5e55891344ab473841b6eefc2bda35a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32e741800118678aa060ef2a13661e31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga32e741800118678aa060ef2a13661e31">XSpi_WriteReg</a>(BaseAddress, RegOffset, RegisterValue)&#160;&#160;&#160;XSpi_Out32((BaseAddress) + (RegOffset), (RegisterValue))</td></tr>
<tr class="memdesc:ga32e741800118678aa060ef2a13661e31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write to the specified Spi device register.  <a href="#ga32e741800118678aa060ef2a13661e31"></a><br/></td></tr>
<tr class="separator:ga32e741800118678aa060ef2a13661e31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48fdfb116f37c7f14403bed57b556c4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga48fdfb116f37c7f14403bed57b556c4c">XSP_SRR_RESET_MASK</a>&#160;&#160;&#160;0x0000000A</td></tr>
<tr class="memdesc:ga48fdfb116f37c7f14403bed57b556c4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Software Reset Register (SRR) mask.  <a href="#ga48fdfb116f37c7f14403bed57b556c4c"></a><br/></td></tr>
<tr class="separator:ga48fdfb116f37c7f14403bed57b556c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Register Map</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp092729737d14686054aa21531a3582c6"></a>XSPI register offsets</p>
<p>Register offsets for the <a class="el" href="struct_x_spi.html" title="The XSpi driver instance data.">XSpi</a> device. </p>
</td></tr>
<tr class="memitem:ga3a66b8345fe53a19c2da1a8162dc366d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga3a66b8345fe53a19c2da1a8162dc366d">XSP_DGIER_OFFSET</a>&#160;&#160;&#160;0x1C</td></tr>
<tr class="memdesc:ga3a66b8345fe53a19c2da1a8162dc366d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global Intr Enable Reg.  <a href="#ga3a66b8345fe53a19c2da1a8162dc366d"></a><br/></td></tr>
<tr class="separator:ga3a66b8345fe53a19c2da1a8162dc366d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bc4dc18547b8bdd05c5eb2b73c9ff7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga2bc4dc18547b8bdd05c5eb2b73c9ff7d">XSP_IISR_OFFSET</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="memdesc:ga2bc4dc18547b8bdd05c5eb2b73c9ff7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt status Reg.  <a href="#ga2bc4dc18547b8bdd05c5eb2b73c9ff7d"></a><br/></td></tr>
<tr class="separator:ga2bc4dc18547b8bdd05c5eb2b73c9ff7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace876b867131a62e5407d440c73d6693"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#gace876b867131a62e5407d440c73d6693">XSP_IIER_OFFSET</a>&#160;&#160;&#160;0x28</td></tr>
<tr class="memdesc:gace876b867131a62e5407d440c73d6693"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Enable Reg.  <a href="#gace876b867131a62e5407d440c73d6693"></a><br/></td></tr>
<tr class="separator:gace876b867131a62e5407d440c73d6693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa82028ecd15bcffd8ab361c0c523a7a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#gaa82028ecd15bcffd8ab361c0c523a7a9">XSP_SRR_OFFSET</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="memdesc:gaa82028ecd15bcffd8ab361c0c523a7a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Reset register.  <a href="#gaa82028ecd15bcffd8ab361c0c523a7a9"></a><br/></td></tr>
<tr class="separator:gaa82028ecd15bcffd8ab361c0c523a7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a63aa98328d40e3221901143e128da1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga3a63aa98328d40e3221901143e128da1">XSP_CR_OFFSET</a>&#160;&#160;&#160;0x60</td></tr>
<tr class="memdesc:ga3a63aa98328d40e3221901143e128da1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register.  <a href="#ga3a63aa98328d40e3221901143e128da1"></a><br/></td></tr>
<tr class="separator:ga3a63aa98328d40e3221901143e128da1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4915bf726554a2abf5922129f88542b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#gae4915bf726554a2abf5922129f88542b">XSP_SR_OFFSET</a>&#160;&#160;&#160;0x64</td></tr>
<tr class="memdesc:gae4915bf726554a2abf5922129f88542b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status Register.  <a href="#gae4915bf726554a2abf5922129f88542b"></a><br/></td></tr>
<tr class="separator:gae4915bf726554a2abf5922129f88542b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02929309d91a658ac28746aee48d0c04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga02929309d91a658ac28746aee48d0c04">XSP_DTR_OFFSET</a>&#160;&#160;&#160;0x68</td></tr>
<tr class="memdesc:ga02929309d91a658ac28746aee48d0c04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data transmit.  <a href="#ga02929309d91a658ac28746aee48d0c04"></a><br/></td></tr>
<tr class="separator:ga02929309d91a658ac28746aee48d0c04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga078846fea7538049312959d15b44a9dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga078846fea7538049312959d15b44a9dd">XSP_DRR_OFFSET</a>&#160;&#160;&#160;0x6C</td></tr>
<tr class="memdesc:ga078846fea7538049312959d15b44a9dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data receive.  <a href="#ga078846fea7538049312959d15b44a9dd"></a><br/></td></tr>
<tr class="separator:ga078846fea7538049312959d15b44a9dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34c2ab4de85d2a3a5659e5446235942c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga34c2ab4de85d2a3a5659e5446235942c">XSP_SSR_OFFSET</a>&#160;&#160;&#160;0x70</td></tr>
<tr class="memdesc:ga34c2ab4de85d2a3a5659e5446235942c"><td class="mdescLeft">&#160;</td><td class="mdescRight">32-bit slave select  <a href="#ga34c2ab4de85d2a3a5659e5446235942c"></a><br/></td></tr>
<tr class="separator:ga34c2ab4de85d2a3a5659e5446235942c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf06c80c0767e40c86b2e3fc18457d680"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#gaf06c80c0767e40c86b2e3fc18457d680">XSP_TFO_OFFSET</a>&#160;&#160;&#160;0x74</td></tr>
<tr class="memdesc:gaf06c80c0767e40c86b2e3fc18457d680"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx FIFO occupancy.  <a href="#gaf06c80c0767e40c86b2e3fc18457d680"></a><br/></td></tr>
<tr class="separator:gaf06c80c0767e40c86b2e3fc18457d680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e120064bd2a34a145d54608ccef4107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga4e120064bd2a34a145d54608ccef4107">XSP_RFO_OFFSET</a>&#160;&#160;&#160;0x78</td></tr>
<tr class="memdesc:ga4e120064bd2a34a145d54608ccef4107"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx FIFO occupancy.  <a href="#ga4e120064bd2a34a145d54608ccef4107"></a><br/></td></tr>
<tr class="separator:ga4e120064bd2a34a145d54608ccef4107"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Global Interrupt Enable Register (GIER) mask(s)</h2></td></tr>
<tr class="memitem:ga492a1b3f6bb367fbb9e88b514722b13c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga492a1b3f6bb367fbb9e88b514722b13c">XSP_GINTR_ENABLE_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="memdesc:ga492a1b3f6bb367fbb9e88b514722b13c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global interrupt enable.  <a href="#ga492a1b3f6bb367fbb9e88b514722b13c"></a><br/></td></tr>
<tr class="separator:ga492a1b3f6bb367fbb9e88b514722b13c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SPI Device Interrupt Status/Enable Registers</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpbaf2f743fc5f6a2c54559ec53730d8bb"></a><b> Interrupt Status Register (IPISR) </b></p>
<p>This register holds the interrupt status flags for the Spi device.</p>
<p><b> Interrupt Enable Register (IPIER) </b></p>
<p>This register is used to enable interrupt sources for the Spi device. Writing a '1' to a bit in this register enables the corresponding Interrupt. Writing a '0' to a bit in this register disables the corresponding Interrupt.</p>
<p>ISR/IER registers have the same bit definitions and are only defined once. </p>
</td></tr>
<tr class="memitem:gae1c1ffa1846ef388873861bf017aec7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#gae1c1ffa1846ef388873861bf017aec7a">XSP_INTR_MODE_FAULT_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:gae1c1ffa1846ef388873861bf017aec7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode fault error.  <a href="#gae1c1ffa1846ef388873861bf017aec7a"></a><br/></td></tr>
<tr class="separator:gae1c1ffa1846ef388873861bf017aec7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8f8c52684a188989df6463cfa44e90f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#gad8f8c52684a188989df6463cfa44e90f">XSP_INTR_SLAVE_MODE_FAULT_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:gad8f8c52684a188989df6463cfa44e90f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selected as slave while disabled.  <a href="#gad8f8c52684a188989df6463cfa44e90f"></a><br/></td></tr>
<tr class="separator:gad8f8c52684a188989df6463cfa44e90f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8ec3c2cf6ffb5824012e63935fe94cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#gaa8ec3c2cf6ffb5824012e63935fe94cf">XSP_INTR_TX_EMPTY_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:gaa8ec3c2cf6ffb5824012e63935fe94cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">DTR/TxFIFO is empty.  <a href="#gaa8ec3c2cf6ffb5824012e63935fe94cf"></a><br/></td></tr>
<tr class="separator:gaa8ec3c2cf6ffb5824012e63935fe94cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a7a08185e86401169c2f810642f08ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga9a7a08185e86401169c2f810642f08ec">XSP_INTR_TX_UNDERRUN_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga9a7a08185e86401169c2f810642f08ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">DTR/TxFIFO underrun.  <a href="#ga9a7a08185e86401169c2f810642f08ec"></a><br/></td></tr>
<tr class="separator:ga9a7a08185e86401169c2f810642f08ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga154fc50d2dfa52ec08b03a202484f8b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga154fc50d2dfa52ec08b03a202484f8b0">XSP_INTR_RX_FULL_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga154fc50d2dfa52ec08b03a202484f8b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRR/RxFIFO is full.  <a href="#ga154fc50d2dfa52ec08b03a202484f8b0"></a><br/></td></tr>
<tr class="separator:ga154fc50d2dfa52ec08b03a202484f8b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4313597b27da75830905e5510d6c7ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#gae4313597b27da75830905e5510d6c7ba">XSP_INTR_RX_OVERRUN_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:gae4313597b27da75830905e5510d6c7ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRR/RxFIFO overrun.  <a href="#gae4313597b27da75830905e5510d6c7ba"></a><br/></td></tr>
<tr class="separator:gae4313597b27da75830905e5510d6c7ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17b6c5a44bb267e1d71293adfc225cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga17b6c5a44bb267e1d71293adfc225cc4">XSP_INTR_TX_HALF_EMPTY_MASK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:ga17b6c5a44bb267e1d71293adfc225cc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TxFIFO is half empty.  <a href="#ga17b6c5a44bb267e1d71293adfc225cc4"></a><br/></td></tr>
<tr class="separator:ga17b6c5a44bb267e1d71293adfc225cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaac9322f55b43ad653b2dd630df73ac6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#gaaac9322f55b43ad653b2dd630df73ac6">XSP_INTR_SLAVE_MODE_MASK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:gaaac9322f55b43ad653b2dd630df73ac6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave select mode.  <a href="#gaaac9322f55b43ad653b2dd630df73ac6"></a><br/></td></tr>
<tr class="separator:gaaac9322f55b43ad653b2dd630df73ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4fa2bf85266797c3806a885144f0a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#gaf4fa2bf85266797c3806a885144f0a67">XSP_INTR_RX_NOT_EMPTY_MASK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="memdesc:gaf4fa2bf85266797c3806a885144f0a67"><td class="mdescLeft">&#160;</td><td class="mdescRight">RxFIFO not empty.  <a href="#gaf4fa2bf85266797c3806a885144f0a67"></a><br/></td></tr>
<tr class="separator:gaf4fa2bf85266797c3806a885144f0a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4411b96eab10163334a172e8c7fff16e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga4411b96eab10163334a172e8c7fff16e">XSP_INTR_CPOL_CPHA_ERR_MASK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="memdesc:ga4411b96eab10163334a172e8c7fff16e"><td class="mdescLeft">&#160;</td><td class="mdescRight">The following bits are available only in axi_qspi Interrupt Status and Interrupt Enable registers.  <a href="#ga4411b96eab10163334a172e8c7fff16e"></a><br/></td></tr>
<tr class="separator:ga4411b96eab10163334a172e8c7fff16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02214d826551eaa28053bbe31961d7d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga02214d826551eaa28053bbe31961d7d8">XSP_INTR_SLAVE_MODE_ERR_MASK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="memdesc:ga02214d826551eaa28053bbe31961d7d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave mode error.  <a href="#ga02214d826551eaa28053bbe31961d7d8"></a><br/></td></tr>
<tr class="separator:ga02214d826551eaa28053bbe31961d7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadab0807b07832514f750466433646109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#gadab0807b07832514f750466433646109">XSP_INTR_MSB_ERR_MASK</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="memdesc:gadab0807b07832514f750466433646109"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSB Error.  <a href="#gadab0807b07832514f750466433646109"></a><br/></td></tr>
<tr class="separator:gadab0807b07832514f750466433646109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab391120a5227047af0568687b386bee9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#gab391120a5227047af0568687b386bee9">XSP_INTR_LOOP_BACK_ERR_MASK</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="memdesc:gab391120a5227047af0568687b386bee9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Loop back error.  <a href="#gab391120a5227047af0568687b386bee9"></a><br/></td></tr>
<tr class="separator:gab391120a5227047af0568687b386bee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78efad507778d0d5fe669486d4ac8558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga78efad507778d0d5fe669486d4ac8558">XSP_INTR_CMD_ERR_MASK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="memdesc:ga78efad507778d0d5fe669486d4ac8558"><td class="mdescLeft">&#160;</td><td class="mdescRight">'Invalid cmd' error  <a href="#ga78efad507778d0d5fe669486d4ac8558"></a><br/></td></tr>
<tr class="separator:ga78efad507778d0d5fe669486d4ac8558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c321040c3a93daa19aa3fcc77c86e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#gaf2c321040c3a93daa19aa3fcc77c86e8">XSP_INTR_ALL</a></td></tr>
<tr class="memdesc:gaf2c321040c3a93daa19aa3fcc77c86e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for all the interrupts in the IP Interrupt Registers.  <a href="#gaf2c321040c3a93daa19aa3fcc77c86e8"></a><br/></td></tr>
<tr class="separator:gaf2c321040c3a93daa19aa3fcc77c86e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99707579afa353242a403526ddebcb6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga99707579afa353242a403526ddebcb6d">XSP_INTR_DFT_MASK</a></td></tr>
<tr class="memdesc:ga99707579afa353242a403526ddebcb6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The interrupts we want at startup.  <a href="#ga99707579afa353242a403526ddebcb6d"></a><br/></td></tr>
<tr class="separator:ga99707579afa353242a403526ddebcb6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SPI Control Register (CR) masks</h2></td></tr>
<tr class="memitem:ga6a060df48208ca7e56572762233ceadb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga6a060df48208ca7e56572762233ceadb">XSP_CR_LOOPBACK_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga6a060df48208ca7e56572762233ceadb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Local loopback mode.  <a href="#ga6a060df48208ca7e56572762233ceadb"></a><br/></td></tr>
<tr class="separator:ga6a060df48208ca7e56572762233ceadb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c10904273bbeb8fb8fc502c5cc9cdf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga1c10904273bbeb8fb8fc502c5cc9cdf6">XSP_CR_ENABLE_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga1c10904273bbeb8fb8fc502c5cc9cdf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">System enable.  <a href="#ga1c10904273bbeb8fb8fc502c5cc9cdf6"></a><br/></td></tr>
<tr class="separator:ga1c10904273bbeb8fb8fc502c5cc9cdf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25aabcaa1db090de7cf4aaf3cb05ea6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga25aabcaa1db090de7cf4aaf3cb05ea6b">XSP_CR_MASTER_MODE_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga25aabcaa1db090de7cf4aaf3cb05ea6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable master mode.  <a href="#ga25aabcaa1db090de7cf4aaf3cb05ea6b"></a><br/></td></tr>
<tr class="separator:ga25aabcaa1db090de7cf4aaf3cb05ea6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga522187d5fb382dfa512f02be7fe0068b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga522187d5fb382dfa512f02be7fe0068b">XSP_CR_CLK_POLARITY_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga522187d5fb382dfa512f02be7fe0068b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock polarity high or low.  <a href="#ga522187d5fb382dfa512f02be7fe0068b"></a><br/></td></tr>
<tr class="separator:ga522187d5fb382dfa512f02be7fe0068b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87d555bd447b511847632a2fe19b8b04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga87d555bd447b511847632a2fe19b8b04">XSP_CR_CLK_PHASE_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga87d555bd447b511847632a2fe19b8b04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock phase 0 or 1.  <a href="#ga87d555bd447b511847632a2fe19b8b04"></a><br/></td></tr>
<tr class="separator:ga87d555bd447b511847632a2fe19b8b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7796329c185988f906256394bc9372f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#gab7796329c185988f906256394bc9372f">XSP_CR_TXFIFO_RESET_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:gab7796329c185988f906256394bc9372f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset transmit FIFO.  <a href="#gab7796329c185988f906256394bc9372f"></a><br/></td></tr>
<tr class="separator:gab7796329c185988f906256394bc9372f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b5e5793f12d648025e58f716862bb3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga5b5e5793f12d648025e58f716862bb3e">XSP_CR_RXFIFO_RESET_MASK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:ga5b5e5793f12d648025e58f716862bb3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset receive FIFO.  <a href="#ga5b5e5793f12d648025e58f716862bb3e"></a><br/></td></tr>
<tr class="separator:ga5b5e5793f12d648025e58f716862bb3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b5a025e603ab87d7987e2220507e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga68b5a025e603ab87d7987e2220507e6c">XSP_CR_MANUAL_SS_MASK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:ga68b5a025e603ab87d7987e2220507e6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Manual slave select assert.  <a href="#ga68b5a025e603ab87d7987e2220507e6c"></a><br/></td></tr>
<tr class="separator:ga68b5a025e603ab87d7987e2220507e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d045067441152dbf5729d4dce64032b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga2d045067441152dbf5729d4dce64032b">XSP_CR_TRANS_INHIBIT_MASK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="memdesc:ga2d045067441152dbf5729d4dce64032b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master transaction inhibit.  <a href="#ga2d045067441152dbf5729d4dce64032b"></a><br/></td></tr>
<tr class="separator:ga2d045067441152dbf5729d4dce64032b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9af1189aa0cf7ba871c47201d0721683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga9af1189aa0cf7ba871c47201d0721683">XSP_CR_LSB_MSB_FIRST_MASK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="memdesc:ga9af1189aa0cf7ba871c47201d0721683"><td class="mdescLeft">&#160;</td><td class="mdescRight">LSB/MSB first data format select.  <a href="#ga9af1189aa0cf7ba871c47201d0721683"></a><br/></td></tr>
<tr class="separator:ga9af1189aa0cf7ba871c47201d0721683"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SPI Control Register (CR) masks for XIP Mode</h2></td></tr>
<tr class="memitem:ga8b1a0aa05d64095856c125f38acb55bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga8b1a0aa05d64095856c125f38acb55bf">XSP_CR_XIP_CLK_PHASE_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga8b1a0aa05d64095856c125f38acb55bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock phase 0 or 1.  <a href="#ga8b1a0aa05d64095856c125f38acb55bf"></a><br/></td></tr>
<tr class="separator:ga8b1a0aa05d64095856c125f38acb55bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e07ebf282cf0dee542bd5a3b9f41641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga9e07ebf282cf0dee542bd5a3b9f41641">XSP_CR_XIP_CLK_POLARITY_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga9e07ebf282cf0dee542bd5a3b9f41641"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock polarity high or low.  <a href="#ga9e07ebf282cf0dee542bd5a3b9f41641"></a><br/></td></tr>
<tr class="separator:ga9e07ebf282cf0dee542bd5a3b9f41641"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Status Register (SR) masks</h2></td></tr>
<tr class="memitem:ga25dfccf25bae24caa237ec3b75825438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga25dfccf25bae24caa237ec3b75825438">XSP_SR_RX_EMPTY_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga25dfccf25bae24caa237ec3b75825438"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Reg/FIFO is empty.  <a href="#ga25dfccf25bae24caa237ec3b75825438"></a><br/></td></tr>
<tr class="separator:ga25dfccf25bae24caa237ec3b75825438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3c8077ca32c93bbd7ee52a6a9ab33e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#gaf3c8077ca32c93bbd7ee52a6a9ab33e1">XSP_SR_RX_FULL_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:gaf3c8077ca32c93bbd7ee52a6a9ab33e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Reg/FIFO is full.  <a href="#gaf3c8077ca32c93bbd7ee52a6a9ab33e1"></a><br/></td></tr>
<tr class="separator:gaf3c8077ca32c93bbd7ee52a6a9ab33e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa5946629075b285ce0c4b90a87f4fec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#gaaa5946629075b285ce0c4b90a87f4fec">XSP_SR_TX_EMPTY_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:gaaa5946629075b285ce0c4b90a87f4fec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Reg/FIFO is empty.  <a href="#gaaa5946629075b285ce0c4b90a87f4fec"></a><br/></td></tr>
<tr class="separator:gaaa5946629075b285ce0c4b90a87f4fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2666d211089b037853ee6d1f80130ae7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga2666d211089b037853ee6d1f80130ae7">XSP_SR_TX_FULL_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga2666d211089b037853ee6d1f80130ae7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Reg/FIFO is full.  <a href="#ga2666d211089b037853ee6d1f80130ae7"></a><br/></td></tr>
<tr class="separator:ga2666d211089b037853ee6d1f80130ae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab61ff6d56a82f18573abe33958b27e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga5ab61ff6d56a82f18573abe33958b27e">XSP_SR_MODE_FAULT_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga5ab61ff6d56a82f18573abe33958b27e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode fault error.  <a href="#ga5ab61ff6d56a82f18573abe33958b27e"></a><br/></td></tr>
<tr class="separator:ga5ab61ff6d56a82f18573abe33958b27e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ed84865dc8c3e3d2cb7835b4007159"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#gaf6ed84865dc8c3e3d2cb7835b4007159">XSP_SR_SLAVE_MODE_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:gaf6ed84865dc8c3e3d2cb7835b4007159"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave mode select.  <a href="#gaf6ed84865dc8c3e3d2cb7835b4007159"></a><br/></td></tr>
<tr class="separator:gaf6ed84865dc8c3e3d2cb7835b4007159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aeb63586150ee640f93d38bf611e583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga2aeb63586150ee640f93d38bf611e583">XSP_SR_CPOL_CPHA_ERR_MASK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:ga2aeb63586150ee640f93d38bf611e583"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPOL/CPHA error.  <a href="#ga2aeb63586150ee640f93d38bf611e583"></a><br/></td></tr>
<tr class="separator:ga2aeb63586150ee640f93d38bf611e583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d08afc5481f3746c444b682aa7b1de1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga5d08afc5481f3746c444b682aa7b1de1">XSP_SR_SLAVE_MODE_ERR_MASK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:ga5d08afc5481f3746c444b682aa7b1de1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave mode error.  <a href="#ga5d08afc5481f3746c444b682aa7b1de1"></a><br/></td></tr>
<tr class="separator:ga5d08afc5481f3746c444b682aa7b1de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3da5f67ae5a952127614beec3b1556eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga3da5f67ae5a952127614beec3b1556eb">XSP_SR_MSB_ERR_MASK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="memdesc:ga3da5f67ae5a952127614beec3b1556eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSB Error.  <a href="#ga3da5f67ae5a952127614beec3b1556eb"></a><br/></td></tr>
<tr class="separator:ga3da5f67ae5a952127614beec3b1556eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5affffc9ae318a0d1187235d4df45d3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga5affffc9ae318a0d1187235d4df45d3b">XSP_SR_LOOP_BACK_ERR_MASK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="memdesc:ga5affffc9ae318a0d1187235d4df45d3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Loop back error.  <a href="#ga5affffc9ae318a0d1187235d4df45d3b"></a><br/></td></tr>
<tr class="separator:ga5affffc9ae318a0d1187235d4df45d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05d94bc7a9205d80dd3024783f0cde82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga05d94bc7a9205d80dd3024783f0cde82">XSP_SR_CMD_ERR_MASK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="memdesc:ga05d94bc7a9205d80dd3024783f0cde82"><td class="mdescLeft">&#160;</td><td class="mdescRight">'Invalid cmd' error  <a href="#ga05d94bc7a9205d80dd3024783f0cde82"></a><br/></td></tr>
<tr class="separator:ga05d94bc7a9205d80dd3024783f0cde82"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Status Register (SR) masks for XIP Mode</h2></td></tr>
<tr class="memitem:ga03c4fc141be312d0f92ea72ba89cac12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga03c4fc141be312d0f92ea72ba89cac12">XSP_SR_XIP_RX_EMPTY_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga03c4fc141be312d0f92ea72ba89cac12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Reg/FIFO is empty.  <a href="#ga03c4fc141be312d0f92ea72ba89cac12"></a><br/></td></tr>
<tr class="separator:ga03c4fc141be312d0f92ea72ba89cac12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cbb3b1a05ab5e38813e5ba66f63b751"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga9cbb3b1a05ab5e38813e5ba66f63b751">XSP_SR_XIP_RX_FULL_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga9cbb3b1a05ab5e38813e5ba66f63b751"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Reg/FIFO is full.  <a href="#ga9cbb3b1a05ab5e38813e5ba66f63b751"></a><br/></td></tr>
<tr class="separator:ga9cbb3b1a05ab5e38813e5ba66f63b751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82d05e2bede7d12b74e6994d8bfaaab8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga82d05e2bede7d12b74e6994d8bfaaab8">XSP_SR_XIP_MASTER_MODF_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga82d05e2bede7d12b74e6994d8bfaaab8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Reg/FIFO is full.  <a href="#ga82d05e2bede7d12b74e6994d8bfaaab8"></a><br/></td></tr>
<tr class="separator:ga82d05e2bede7d12b74e6994d8bfaaab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga894c3b5bd8cd47deb1aa84303733d97c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga894c3b5bd8cd47deb1aa84303733d97c">XSP_SR_XIP_CPHPL_ERROR_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga894c3b5bd8cd47deb1aa84303733d97c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Phase,Clock Polarity Error.  <a href="#ga894c3b5bd8cd47deb1aa84303733d97c"></a><br/></td></tr>
<tr class="separator:ga894c3b5bd8cd47deb1aa84303733d97c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cabf5324694e10915a45cabf9872a28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga7cabf5324694e10915a45cabf9872a28">XSP_SR_XIP_AXI_ERROR_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga7cabf5324694e10915a45cabf9872a28"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI Transaction Error.  <a href="#ga7cabf5324694e10915a45cabf9872a28"></a><br/></td></tr>
<tr class="separator:ga7cabf5324694e10915a45cabf9872a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SPI Transmit FIFO Occupancy (TFO) mask</h2></td></tr>
<tr class="memitem:ga44ccf60002ad8192685bdbb409b1eac5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga44ccf60002ad8192685bdbb409b1eac5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XSP_TFO_MASK</b>&#160;&#160;&#160;0x0000001F</td></tr>
<tr class="separator:ga44ccf60002ad8192685bdbb409b1eac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SPI Receive FIFO Occupancy (RFO) mask</h2></td></tr>
<tr class="memitem:gaac20d42377c8de368527a37e39121666"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaac20d42377c8de368527a37e39121666"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XSP_RFO_MASK</b>&#160;&#160;&#160;0x0000001F</td></tr>
<tr class="separator:gaac20d42377c8de368527a37e39121666"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Data Width Definitions</h2></td></tr>
<tr class="memitem:ga7c85879d831cff400f3919c3283089dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#ga7c85879d831cff400f3919c3283089dc">XSP_DATAWIDTH_BYTE</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga7c85879d831cff400f3919c3283089dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx/Rx Reg is Byte Wide.  <a href="#ga7c85879d831cff400f3919c3283089dc"></a><br/></td></tr>
<tr class="separator:ga7c85879d831cff400f3919c3283089dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd886cf61eba8074e747ebec9df258dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#gabd886cf61eba8074e747ebec9df258dd">XSP_DATAWIDTH_HALF_WORD</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gabd886cf61eba8074e747ebec9df258dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx/Rx Reg is Half Word (16 bit) Wide.  <a href="#gabd886cf61eba8074e747ebec9df258dd"></a><br/></td></tr>
<tr class="separator:gabd886cf61eba8074e747ebec9df258dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace732a635dfcd0b6258449945444b31c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__v4__8.html#gace732a635dfcd0b6258449945444b31c">XSP_DATAWIDTH_WORD</a>&#160;&#160;&#160;32</td></tr>
<tr class="memdesc:gace732a635dfcd0b6258449945444b31c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx/Rx Reg is Word (32 bit) Wide.  <a href="#gace732a635dfcd0b6258449945444b31c"></a><br/></td></tr>
<tr class="separator:gace732a635dfcd0b6258449945444b31c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SPI Modes</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9125cd2d61f5f9c6e2b02a67707ed944"></a>The following constants define the modes in which qxi_qspi operates. </p>
</td></tr>
<tr class="memitem:gadb9526c0fe208894f41ac9a75a4ae33b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadb9526c0fe208894f41ac9a75a4ae33b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XSP_STANDARD_MODE</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gadb9526c0fe208894f41ac9a75a4ae33b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ffc4a0643a5b408ddc5865cd932679b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2ffc4a0643a5b408ddc5865cd932679b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XSP_DUAL_MODE</b>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga2ffc4a0643a5b408ddc5865cd932679b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65123199589f10eb456ffc73a0473d10"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga65123199589f10eb456ffc73a0473d10"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XSP_QUAD_MODE</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga65123199589f10eb456ffc73a0473d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga87d555bd447b511847632a2fe19b8b04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_CR_CLK_PHASE_MASK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock phase 0 or 1. </p>

</div>
</div>
<a class="anchor" id="ga522187d5fb382dfa512f02be7fe0068b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_CR_CLK_POLARITY_MASK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock polarity high or low. </p>

</div>
</div>
<a class="anchor" id="ga1c10904273bbeb8fb8fc502c5cc9cdf6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_CR_ENABLE_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System enable. </p>

<p>Referenced by <a class="el" href="group__spi__v4__9.html#ga858155b42d5a1da8efe06c9098e40b2d">XSpi_CfgInitialize()</a>, <a class="el" href="xspi__low__level__example_8c.html#a84062f5eec2674a89353f5679b0928a2">XSpi_LowLevelExample()</a>, <a class="el" href="group__spi__v4__9.html#ga87fdaad742a2669200c9b2617e5c86ea">XSpi_Start()</a>, and <a class="el" href="group__spi__v4__9.html#gad4bb67cfcfe73844ffb1917b11d5284c">XSpi_Stop()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a060df48208ca7e56572762233ceadb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_CR_LOOPBACK_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Local loopback mode. </p>

<p>Referenced by <a class="el" href="xspi__low__level__example_8c.html#a84062f5eec2674a89353f5679b0928a2">XSpi_LowLevelExample()</a>, and <a class="el" href="group__spi__v4__9.html#ga4c44c082ef2d2b9cf4ba3db8bcebd954">XSpi_Transfer()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9af1189aa0cf7ba871c47201d0721683"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_CR_LSB_MSB_FIRST_MASK&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LSB/MSB first data format select. </p>
<p>The default data format is MSB first. The LSB first data format is not available in all versions of the Xilinx Spi Device whereas the MSB first data format is supported by all the versions of the Xilinx Spi Devices. Please check the HW specification to see if this feature is supported or not. </p>

</div>
</div>
<a class="anchor" id="ga68b5a025e603ab87d7987e2220507e6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_CR_MANUAL_SS_MASK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Manual slave select assert. </p>

</div>
</div>
<a class="anchor" id="ga25aabcaa1db090de7cf4aaf3cb05ea6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_CR_MASTER_MODE_MASK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable master mode. </p>

<p>Referenced by <a class="el" href="group__spi__v4__9.html#ga858155b42d5a1da8efe06c9098e40b2d">XSpi_CfgInitialize()</a>, <a class="el" href="xspi__low__level__example_8c.html#a84062f5eec2674a89353f5679b0928a2">XSpi_LowLevelExample()</a>, and <a class="el" href="group__spi__v4__9.html#ga4c44c082ef2d2b9cf4ba3db8bcebd954">XSpi_Transfer()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3a63aa98328d40e3221901143e128da1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_CR_OFFSET&#160;&#160;&#160;0x60</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control register. </p>

<p>Referenced by <a class="el" href="xspi__low__level__example_8c.html#a84062f5eec2674a89353f5679b0928a2">XSpi_LowLevelExample()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5b5e5793f12d648025e58f716862bb3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_CR_RXFIFO_RESET_MASK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset receive FIFO. </p>

<p>Referenced by <a class="el" href="group__spi__v4__9.html#ga44a2dc795761b35ed0ebdd6989675022">XSpi_Abort()</a>, <a class="el" href="group__spi__v4__9.html#ga858155b42d5a1da8efe06c9098e40b2d">XSpi_CfgInitialize()</a>, and <a class="el" href="group__spi__v4__9.html#ga87fdaad742a2669200c9b2617e5c86ea">XSpi_Start()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2d045067441152dbf5729d4dce64032b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_CR_TRANS_INHIBIT_MASK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master transaction inhibit. </p>

<p>Referenced by <a class="el" href="group__spi__v4__9.html#ga44a2dc795761b35ed0ebdd6989675022">XSpi_Abort()</a>, <a class="el" href="group__spi__v4__9.html#ga858155b42d5a1da8efe06c9098e40b2d">XSpi_CfgInitialize()</a>, <a class="el" href="xspi__low__level__example_8c.html#a84062f5eec2674a89353f5679b0928a2">XSpi_LowLevelExample()</a>, and <a class="el" href="group__spi__v4__9.html#ga4c44c082ef2d2b9cf4ba3db8bcebd954">XSpi_Transfer()</a>.</p>

</div>
</div>
<a class="anchor" id="gab7796329c185988f906256394bc9372f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_CR_TXFIFO_RESET_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset transmit FIFO. </p>

<p>Referenced by <a class="el" href="group__spi__v4__9.html#ga44a2dc795761b35ed0ebdd6989675022">XSpi_Abort()</a>, <a class="el" href="group__spi__v4__9.html#ga858155b42d5a1da8efe06c9098e40b2d">XSpi_CfgInitialize()</a>, and <a class="el" href="group__spi__v4__9.html#ga87fdaad742a2669200c9b2617e5c86ea">XSpi_Start()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8b1a0aa05d64095856c125f38acb55bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_CR_XIP_CLK_PHASE_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock phase 0 or 1. </p>

</div>
</div>
<a class="anchor" id="ga9e07ebf282cf0dee542bd5a3b9f41641"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_CR_XIP_CLK_POLARITY_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock polarity high or low. </p>

</div>
</div>
<a class="anchor" id="ga7c85879d831cff400f3919c3283089dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_DATAWIDTH_BYTE&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx/Rx Reg is Byte Wide. </p>

<p>Referenced by <a class="el" href="group__spi__v4__9.html#ga858155b42d5a1da8efe06c9098e40b2d">XSpi_CfgInitialize()</a>, <a class="el" href="group__spi__v4__9.html#gaf3863f11d27469d8797424319601c980">XSpi_InterruptHandler()</a>, and <a class="el" href="group__spi__v4__9.html#ga4c44c082ef2d2b9cf4ba3db8bcebd954">XSpi_Transfer()</a>.</p>

</div>
</div>
<a class="anchor" id="gabd886cf61eba8074e747ebec9df258dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_DATAWIDTH_HALF_WORD&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx/Rx Reg is Half Word (16 bit) Wide. </p>

<p>Referenced by <a class="el" href="group__spi__v4__9.html#gaf3863f11d27469d8797424319601c980">XSpi_InterruptHandler()</a>, and <a class="el" href="group__spi__v4__9.html#ga4c44c082ef2d2b9cf4ba3db8bcebd954">XSpi_Transfer()</a>.</p>

</div>
</div>
<a class="anchor" id="gace732a635dfcd0b6258449945444b31c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_DATAWIDTH_WORD&#160;&#160;&#160;32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx/Rx Reg is Word (32 bit) Wide. </p>

<p>Referenced by <a class="el" href="group__spi__v4__9.html#gaf3863f11d27469d8797424319601c980">XSpi_InterruptHandler()</a>, and <a class="el" href="group__spi__v4__9.html#ga4c44c082ef2d2b9cf4ba3db8bcebd954">XSpi_Transfer()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3a66b8345fe53a19c2da1a8162dc366d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_DGIER_OFFSET&#160;&#160;&#160;0x1C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Global Intr Enable Reg. </p>

</div>
</div>
<a class="anchor" id="ga078846fea7538049312959d15b44a9dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_DRR_OFFSET&#160;&#160;&#160;0x6C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data receive. </p>

<p>Referenced by <a class="el" href="group__spi__v4__9.html#ga858155b42d5a1da8efe06c9098e40b2d">XSpi_CfgInitialize()</a>, <a class="el" href="group__spi__v4__9.html#gaf3863f11d27469d8797424319601c980">XSpi_InterruptHandler()</a>, <a class="el" href="xspi__low__level__example_8c.html#a84062f5eec2674a89353f5679b0928a2">XSpi_LowLevelExample()</a>, and <a class="el" href="group__spi__v4__9.html#ga4c44c082ef2d2b9cf4ba3db8bcebd954">XSpi_Transfer()</a>.</p>

</div>
</div>
<a class="anchor" id="ga02929309d91a658ac28746aee48d0c04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_DTR_OFFSET&#160;&#160;&#160;0x68</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data transmit. </p>

<p>Referenced by <a class="el" href="group__spi__v4__9.html#ga858155b42d5a1da8efe06c9098e40b2d">XSpi_CfgInitialize()</a>, <a class="el" href="group__spi__v4__9.html#gaf3863f11d27469d8797424319601c980">XSpi_InterruptHandler()</a>, <a class="el" href="xspi__low__level__example_8c.html#a84062f5eec2674a89353f5679b0928a2">XSpi_LowLevelExample()</a>, and <a class="el" href="group__spi__v4__9.html#ga4c44c082ef2d2b9cf4ba3db8bcebd954">XSpi_Transfer()</a>.</p>

</div>
</div>
<a class="anchor" id="ga492a1b3f6bb367fbb9e88b514722b13c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_GINTR_ENABLE_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Global interrupt enable. </p>

</div>
</div>
<a class="anchor" id="gace876b867131a62e5407d440c73d6693"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_IIER_OFFSET&#160;&#160;&#160;0x28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Enable Reg. </p>

</div>
</div>
<a class="anchor" id="ga2bc4dc18547b8bdd05c5eb2b73c9ff7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_IISR_OFFSET&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt status Reg. </p>

</div>
</div>
<a class="anchor" id="gaf2c321040c3a93daa19aa3fcc77c86e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_INTR_ALL</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__spi__v4__8.html#gae1c1ffa1846ef388873861bf017aec7a" title="Mode fault error.">XSP_INTR_MODE_FAULT_MASK</a> | \</div>
<div class="line">                                 XSP_INTR_SLAVE_MODE_FAULT_MASK | \</div>
<div class="line">                                 XSP_INTR_TX_EMPTY_MASK | \</div>
<div class="line">                                 XSP_INTR_TX_UNDERRUN_MASK | \</div>
<div class="line">                                 XSP_INTR_RX_FULL_MASK | \</div>
<div class="line">                                 XSP_INTR_TX_HALF_EMPTY_MASK | \</div>
<div class="line">                                 XSP_INTR_RX_OVERRUN_MASK | \</div>
<div class="line">                                 XSP_INTR_SLAVE_MODE_MASK | \</div>
<div class="line">                                 XSP_INTR_RX_NOT_EMPTY_MASK | \</div>
<div class="line">                                 XSP_INTR_CMD_ERR_MASK | \</div>
<div class="line">                                 XSP_INTR_LOOP_BACK_ERR_MASK | \</div>
<div class="line">                                 XSP_INTR_MSB_ERR_MASK | \</div>
<div class="line">                                 XSP_INTR_SLAVE_MODE_ERR_MASK | \</div>
<div class="line">                                 XSP_INTR_CPOL_CPHA_ERR_MASK)</div>
</div><!-- fragment -->
<p>Mask for all the interrupts in the IP Interrupt Registers. </p>

</div>
</div>
<a class="anchor" id="ga78efad507778d0d5fe669486d4ac8558"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_INTR_CMD_ERR_MASK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>'Invalid cmd' error </p>

<p>Referenced by <a class="el" href="group__spi__v4__9.html#gaf3863f11d27469d8797424319601c980">XSpi_InterruptHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4411b96eab10163334a172e8c7fff16e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_INTR_CPOL_CPHA_ERR_MASK&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The following bits are available only in axi_qspi Interrupt Status and Interrupt Enable registers. </p>
<p>CPOL/CPHA error </p>

</div>
</div>
<a class="anchor" id="ga99707579afa353242a403526ddebcb6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_INTR_DFT_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__spi__v4__8.html#gae1c1ffa1846ef388873861bf017aec7a" title="Mode fault error.">XSP_INTR_MODE_FAULT_MASK</a> |     \</div>
<div class="line">                                 XSP_INTR_TX_UNDERRUN_MASK |    \</div>
<div class="line">                                 XSP_INTR_RX_OVERRUN_MASK |     \</div>
<div class="line">                                 XSP_INTR_SLAVE_MODE_FAULT_MASK | \</div>
<div class="line">                                 XSP_INTR_CMD_ERR_MASK)</div>
</div><!-- fragment -->
<p>The interrupts we want at startup. </p>
<p>We add the TX_EMPTY interrupt in later when we're getting ready to transfer data. The others we don't care about for now. </p>

<p>Referenced by <a class="el" href="group__spi__v4__9.html#ga87fdaad742a2669200c9b2617e5c86ea">XSpi_Start()</a>.</p>

</div>
</div>
<a class="anchor" id="gab391120a5227047af0568687b386bee9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_INTR_LOOP_BACK_ERR_MASK&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Loop back error. </p>

</div>
</div>
<a class="anchor" id="gae1c1ffa1846ef388873861bf017aec7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_INTR_MODE_FAULT_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode fault error. </p>

<p>Referenced by <a class="el" href="group__spi__v4__9.html#gaf3863f11d27469d8797424319601c980">XSpi_InterruptHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="gadab0807b07832514f750466433646109"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_INTR_MSB_ERR_MASK&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MSB Error. </p>

</div>
</div>
<a class="anchor" id="ga154fc50d2dfa52ec08b03a202484f8b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_INTR_RX_FULL_MASK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DRR/RxFIFO is full. </p>

</div>
</div>
<a class="anchor" id="gaf4fa2bf85266797c3806a885144f0a67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_INTR_RX_NOT_EMPTY_MASK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RxFIFO not empty. </p>

<p>Referenced by <a class="el" href="group__spi__v4__9.html#gaf3863f11d27469d8797424319601c980">XSpi_InterruptHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="gae4313597b27da75830905e5510d6c7ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_INTR_RX_OVERRUN_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DRR/RxFIFO overrun. </p>

<p>Referenced by <a class="el" href="group__spi__v4__9.html#gaf3863f11d27469d8797424319601c980">XSpi_InterruptHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="ga02214d826551eaa28053bbe31961d7d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_INTR_SLAVE_MODE_ERR_MASK&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave mode error. </p>

</div>
</div>
<a class="anchor" id="gad8f8c52684a188989df6463cfa44e90f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_INTR_SLAVE_MODE_FAULT_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selected as slave while disabled. </p>

<p>Referenced by <a class="el" href="group__spi__v4__9.html#gaf3863f11d27469d8797424319601c980">XSpi_InterruptHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="gaaac9322f55b43ad653b2dd630df73ac6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_INTR_SLAVE_MODE_MASK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave select mode. </p>

<p>Referenced by <a class="el" href="group__spi__v4__9.html#gaf3863f11d27469d8797424319601c980">XSpi_InterruptHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa8ec3c2cf6ffb5824012e63935fe94cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_INTR_TX_EMPTY_MASK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DTR/TxFIFO is empty. </p>

<p>Referenced by <a class="el" href="group__spi__v4__9.html#gaf3863f11d27469d8797424319601c980">XSpi_InterruptHandler()</a>, and <a class="el" href="group__spi__v4__9.html#ga4c44c082ef2d2b9cf4ba3db8bcebd954">XSpi_Transfer()</a>.</p>

</div>
</div>
<a class="anchor" id="ga17b6c5a44bb267e1d71293adfc225cc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_INTR_TX_HALF_EMPTY_MASK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TxFIFO is half empty. </p>

<p>Referenced by <a class="el" href="group__spi__v4__9.html#gaf3863f11d27469d8797424319601c980">XSpi_InterruptHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9a7a08185e86401169c2f810642f08ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_INTR_TX_UNDERRUN_MASK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DTR/TxFIFO underrun. </p>

<p>Referenced by <a class="el" href="group__spi__v4__9.html#gaf3863f11d27469d8797424319601c980">XSpi_InterruptHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4e120064bd2a34a145d54608ccef4107"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_RFO_OFFSET&#160;&#160;&#160;0x78</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx FIFO occupancy. </p>

<p>Referenced by <a class="el" href="group__spi__v4__9.html#ga11b6ebdb6f69c6939176e05600b10e3e">XSpi_SelfTest()</a>.</p>

</div>
</div>
<a class="anchor" id="ga05d94bc7a9205d80dd3024783f0cde82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SR_CMD_ERR_MASK&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>'Invalid cmd' error </p>

</div>
</div>
<a class="anchor" id="ga2aeb63586150ee640f93d38bf611e583"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SR_CPOL_CPHA_ERR_MASK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPOL/CPHA error. </p>

</div>
</div>
<a class="anchor" id="ga5affffc9ae318a0d1187235d4df45d3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SR_LOOP_BACK_ERR_MASK&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Loop back error. </p>

</div>
</div>
<a class="anchor" id="ga5ab61ff6d56a82f18573abe33958b27e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SR_MODE_FAULT_MASK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode fault error. </p>

</div>
</div>
<a class="anchor" id="ga3da5f67ae5a952127614beec3b1556eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SR_MSB_ERR_MASK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MSB Error. </p>

</div>
</div>
<a class="anchor" id="gae4915bf726554a2abf5922129f88542b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SR_OFFSET&#160;&#160;&#160;0x64</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Status Register. </p>

<p>Referenced by <a class="el" href="xspi__low__level__example_8c.html#a84062f5eec2674a89353f5679b0928a2">XSpi_LowLevelExample()</a>.</p>

</div>
</div>
<a class="anchor" id="ga25dfccf25bae24caa237ec3b75825438"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SR_RX_EMPTY_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive Reg/FIFO is empty. </p>

<p>Referenced by <a class="el" href="group__spi__v4__9.html#ga858155b42d5a1da8efe06c9098e40b2d">XSpi_CfgInitialize()</a>, <a class="el" href="group__spi__v4__9.html#gaf3863f11d27469d8797424319601c980">XSpi_InterruptHandler()</a>, <a class="el" href="xspi__low__level__example_8c.html#a84062f5eec2674a89353f5679b0928a2">XSpi_LowLevelExample()</a>, and <a class="el" href="group__spi__v4__9.html#ga4c44c082ef2d2b9cf4ba3db8bcebd954">XSpi_Transfer()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf3c8077ca32c93bbd7ee52a6a9ab33e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SR_RX_FULL_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive Reg/FIFO is full. </p>

</div>
</div>
<a class="anchor" id="ga5d08afc5481f3746c444b682aa7b1de1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SR_SLAVE_MODE_ERR_MASK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave mode error. </p>

</div>
</div>
<a class="anchor" id="gaf6ed84865dc8c3e3d2cb7835b4007159"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SR_SLAVE_MODE_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave mode select. </p>

</div>
</div>
<a class="anchor" id="gaaa5946629075b285ce0c4b90a87f4fec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SR_TX_EMPTY_MASK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit Reg/FIFO is empty. </p>

<p>Referenced by <a class="el" href="xspi__low__level__example_8c.html#a84062f5eec2674a89353f5679b0928a2">XSpi_LowLevelExample()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2666d211089b037853ee6d1f80130ae7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SR_TX_FULL_MASK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit Reg/FIFO is full. </p>

<p>Referenced by <a class="el" href="xspi__low__level__example_8c.html#a84062f5eec2674a89353f5679b0928a2">XSpi_LowLevelExample()</a>, and <a class="el" href="group__spi__v4__9.html#ga4c44c082ef2d2b9cf4ba3db8bcebd954">XSpi_Transfer()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7cabf5324694e10915a45cabf9872a28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SR_XIP_AXI_ERROR_MASK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AXI Transaction Error. </p>

</div>
</div>
<a class="anchor" id="ga894c3b5bd8cd47deb1aa84303733d97c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SR_XIP_CPHPL_ERROR_MASK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock Phase,Clock Polarity Error. </p>

</div>
</div>
<a class="anchor" id="ga82d05e2bede7d12b74e6994d8bfaaab8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SR_XIP_MASTER_MODF_MASK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive Reg/FIFO is full. </p>

</div>
</div>
<a class="anchor" id="ga03c4fc141be312d0f92ea72ba89cac12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SR_XIP_RX_EMPTY_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive Reg/FIFO is empty. </p>

</div>
</div>
<a class="anchor" id="ga9cbb3b1a05ab5e38813e5ba66f63b751"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SR_XIP_RX_FULL_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive Reg/FIFO is full. </p>

</div>
</div>
<a class="anchor" id="gaa82028ecd15bcffd8ab361c0c523a7a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SRR_OFFSET&#160;&#160;&#160;0x40</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Software Reset register. </p>

<p>Referenced by <a class="el" href="group__spi__v4__9.html#ga343938fcdf672bec329d876a146178cd">XSpi_Reset()</a>.</p>

</div>
</div>
<a class="anchor" id="ga48fdfb116f37c7f14403bed57b556c4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SRR_RESET_MASK&#160;&#160;&#160;0x0000000A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Software Reset Register (SRR) mask. </p>

<p>Referenced by <a class="el" href="group__spi__v4__9.html#ga343938fcdf672bec329d876a146178cd">XSpi_Reset()</a>.</p>

</div>
</div>
<a class="anchor" id="ga34c2ab4de85d2a3a5659e5446235942c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SSR_OFFSET&#160;&#160;&#160;0x70</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>32-bit slave select </p>

</div>
</div>
<a class="anchor" id="gaf06c80c0767e40c86b2e3fc18457d680"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_TFO_OFFSET&#160;&#160;&#160;0x74</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx FIFO occupancy. </p>

<p>Referenced by <a class="el" href="group__spi__v4__9.html#ga11b6ebdb6f69c6939176e05600b10e3e">XSpi_SelfTest()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5e55891344ab473841b6eefc2bda35a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSpi_ReadReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;XSpi_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read from the specified Spi device register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>contains the base address of the device. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>contains the offset from the 1st register of the device to select the specific register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value read from the register.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: u32 <a class="el" href="group__spi__v4__8.html#ga5e55891344ab473841b6eefc2bda35a2" title="Read from the specified Spi device register.">XSpi_ReadReg(u32 BaseAddress, u32 RegOffset)</a>; </dd></dl>

<p>Referenced by <a class="el" href="group__spi__v4__9.html#ga858155b42d5a1da8efe06c9098e40b2d">XSpi_CfgInitialize()</a>, <a class="el" href="group__spi__v4__9.html#gaf3863f11d27469d8797424319601c980">XSpi_InterruptHandler()</a>, <a class="el" href="xspi__low__level__example_8c.html#a84062f5eec2674a89353f5679b0928a2">XSpi_LowLevelExample()</a>, <a class="el" href="group__spi__v4__9.html#ga11b6ebdb6f69c6939176e05600b10e3e">XSpi_SelfTest()</a>, and <a class="el" href="group__spi__v4__9.html#ga4c44c082ef2d2b9cf4ba3db8bcebd954">XSpi_Transfer()</a>.</p>

</div>
</div>
<a class="anchor" id="ga32e741800118678aa060ef2a13661e31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSpi_WriteReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegisterValue&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;XSpi_Out32((BaseAddress) + (RegOffset), (RegisterValue))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write to the specified Spi device register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>contains the base address of the device. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>contains the offset from the 1st register of the device to select the specific register. </td></tr>
    <tr><td class="paramname">RegisterValue</td><td>is the value to be written to the register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: void XSpi_WriteReg(u32 BaseAddress, u32 RegOffset, u32 RegisterValue); </dd></dl>

<p>Referenced by <a class="el" href="group__spi__v4__9.html#ga858155b42d5a1da8efe06c9098e40b2d">XSpi_CfgInitialize()</a>, <a class="el" href="group__spi__v4__9.html#gaf3863f11d27469d8797424319601c980">XSpi_InterruptHandler()</a>, <a class="el" href="xspi__low__level__example_8c.html#a84062f5eec2674a89353f5679b0928a2">XSpi_LowLevelExample()</a>, <a class="el" href="group__spi__v4__9.html#ga343938fcdf672bec329d876a146178cd">XSpi_Reset()</a>, and <a class="el" href="group__spi__v4__9.html#ga4c44c082ef2d2b9cf4ba3db8bcebd954">XSpi_Transfer()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
