\hypertarget{stm32f4xx__hal__rcc_8h_source}{}\doxysection{stm32f4xx\+\_\+hal\+\_\+rcc.\+h}
\label{stm32f4xx__hal__rcc_8h_source}\index{C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 4/Code4/mbed/TARGET\_NUCLEO\_F401RE/stm32f4xx\_hal\_rcc.h@{C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 4/Code4/mbed/TARGET\_NUCLEO\_F401RE/stm32f4xx\_hal\_rcc.h}}
\mbox{\hyperlink{stm32f4xx__hal__rcc_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 }
\DoxyCodeLine{38 \textcolor{comment}{/* Define to prevent recursive inclusion -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{39 \textcolor{preprocessor}{\#ifndef \_\_STM32F4xx\_HAL\_RCC\_H}}
\DoxyCodeLine{40 \textcolor{preprocessor}{\#define \_\_STM32F4xx\_HAL\_RCC\_H}}
\DoxyCodeLine{41 }
\DoxyCodeLine{42 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{43  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{44 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{45 }
\DoxyCodeLine{46 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{47 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{stm32f4xx__hal__def_8h}{stm32f4xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{48 }
\DoxyCodeLine{57 \textcolor{comment}{/* Exported types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/} }
\DoxyCodeLine{58 }
\DoxyCodeLine{62 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{63 \{}
\DoxyCodeLine{64   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a6cbaf84f6566af15e6e4f97a339d5759}{PLLState}};   }
\DoxyCodeLine{67   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a72806832a179af8756b9330de7f7c6a8}{PLLSource}};  }
\DoxyCodeLine{70   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_af8ae37696b35fd358c1ec1f6391158a4}{PLLM}};       }
\DoxyCodeLine{73   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a2482608639ebfffc51a41135c979369b}{PLLN}};       }
\DoxyCodeLine{76   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a4ecedf3ef401fa564aa636824fc3ded0}{PLLP}};       }
\DoxyCodeLine{79   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a2b69dfec4b8ab52d649a71d141892691}{PLLQ}};       }
\DoxyCodeLine{82 \}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{RCC\_PLLInitTypeDef}};}
\DoxyCodeLine{83 }
\DoxyCodeLine{87 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{88 \{}
\DoxyCodeLine{89   uint32\_t \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_af9e7bc89cab81c1705d94c74c7a81088}{OscillatorType}};       }
\DoxyCodeLine{92   uint32\_t \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7e05d6eec98ed8cdaba00ca3d167ff72}{HSEState}};             }
\DoxyCodeLine{95   uint32\_t \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7c1294e9407e69e80fe034caf35fe7ea}{LSEState}};             }
\DoxyCodeLine{98   uint32\_t \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a39b62cae65fe7a251000354e5bba8cb6}{HSIState}};             }
\DoxyCodeLine{101   uint32\_t \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a9b2e48e452d0c334f2b9473216064560}{HSICalibrationValue}};  }
\DoxyCodeLine{104   uint32\_t \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a955de90db8882fde02c4fb59c7c000f0}{LSIState}};             }
\DoxyCodeLine{107   \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{RCC\_PLLInitTypeDef}} \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_af76de5ee86798f0c3a4c83c84dfa58be}{PLL}};        }
\DoxyCodeLine{109 \}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\_OscInitTypeDef}};}
\DoxyCodeLine{110 }
\DoxyCodeLine{114 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{115 \{}
\DoxyCodeLine{116   uint32\_t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a93a53676a1cfc5b55b8b990e7ff4dac5}{ClockType}};             }
\DoxyCodeLine{119   uint32\_t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a4ceff1fdbf423e347c63052ca2c1d7e1}{SYSCLKSource}};          }
\DoxyCodeLine{122   uint32\_t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_abd9bcaa8dcf4b816462ee2930ab3e993}{AHBCLKDivider}};         }
\DoxyCodeLine{125   uint32\_t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a21ceb024102adc3c4dc7eb270cf02ebd}{APB1CLKDivider}};        }
\DoxyCodeLine{128   uint32\_t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_aa75c110cd93855d49249f38da8cf94f7}{APB2CLKDivider}};        }
\DoxyCodeLine{131 \}\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\_ClkInitTypeDef}};}
\DoxyCodeLine{132 }
\DoxyCodeLine{133 \textcolor{comment}{/* Exported constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{142 \textcolor{preprocessor}{\#define RCC\_OFFSET                (RCC\_BASE -\/ PERIPH\_BASE)}}
\DoxyCodeLine{143 \textcolor{comment}{/* -\/-\/-\/ CR Register -\/-\/-\/*/}}
\DoxyCodeLine{144 \textcolor{comment}{/* Alias word address of HSION bit */}}
\DoxyCodeLine{145 \textcolor{preprocessor}{\#define RCC\_CR\_OFFSET             (RCC\_OFFSET + 0x00)}}
\DoxyCodeLine{146 \textcolor{preprocessor}{\#define HSION\_BitNumber           0x00}}
\DoxyCodeLine{147 \textcolor{preprocessor}{\#define CR\_HSION\_BB               (PERIPH\_BB\_BASE + (RCC\_CR\_OFFSET * 32) + (HSION\_BitNumber * 4))}}
\DoxyCodeLine{148 \textcolor{comment}{/* Alias word address of CSSON bit */}}
\DoxyCodeLine{149 \textcolor{preprocessor}{\#define CSSON\_BitNumber           0x13}}
\DoxyCodeLine{150 \textcolor{preprocessor}{\#define CR\_CSSON\_BB               (PERIPH\_BB\_BASE + (RCC\_CR\_OFFSET * 32) + (CSSON\_BitNumber * 4))}}
\DoxyCodeLine{151 \textcolor{comment}{/* Alias word address of PLLON bit */}}
\DoxyCodeLine{152 \textcolor{preprocessor}{\#define PLLON\_BitNumber           0x18}}
\DoxyCodeLine{153 \textcolor{preprocessor}{\#define CR\_PLLON\_BB               (PERIPH\_BB\_BASE + (RCC\_CR\_OFFSET * 32) + (PLLON\_BitNumber * 4))}}
\DoxyCodeLine{154 \textcolor{comment}{/* Alias word address of PLLI2SON bit */}}
\DoxyCodeLine{155 \textcolor{preprocessor}{\#define PLLI2SON\_BitNumber        0x1A}}
\DoxyCodeLine{156 \textcolor{preprocessor}{\#define CR\_PLLI2SON\_BB            (PERIPH\_BB\_BASE + (RCC\_CR\_OFFSET * 32) + (PLLI2SON\_BitNumber * 4))}}
\DoxyCodeLine{157 }
\DoxyCodeLine{158 \textcolor{comment}{/* -\/-\/-\/ CFGR Register -\/-\/-\/*/}}
\DoxyCodeLine{159 \textcolor{comment}{/* Alias word address of I2SSRC bit */}}
\DoxyCodeLine{160 \textcolor{preprocessor}{\#define RCC\_CFGR\_OFFSET           (RCC\_OFFSET + 0x08)}}
\DoxyCodeLine{161 \textcolor{preprocessor}{\#define I2SSRC\_BitNumber          0x17}}
\DoxyCodeLine{162 \textcolor{preprocessor}{\#define CFGR\_I2SSRC\_BB            (PERIPH\_BB\_BASE + (RCC\_CFGR\_OFFSET * 32) + (I2SSRC\_BitNumber * 4))}}
\DoxyCodeLine{163 }
\DoxyCodeLine{164 \textcolor{comment}{/* -\/-\/-\/ BDCR Register -\/-\/-\/*/}}
\DoxyCodeLine{165 \textcolor{comment}{/* Alias word address of RTCEN bit */}}
\DoxyCodeLine{166 \textcolor{preprocessor}{\#define RCC\_BDCR\_OFFSET           (RCC\_OFFSET + 0x70)}}
\DoxyCodeLine{167 \textcolor{preprocessor}{\#define RTCEN\_BitNumber           0x0F}}
\DoxyCodeLine{168 \textcolor{preprocessor}{\#define BDCR\_RTCEN\_BB             (PERIPH\_BB\_BASE + (RCC\_BDCR\_OFFSET * 32) + (RTCEN\_BitNumber * 4))}}
\DoxyCodeLine{169 \textcolor{comment}{/* Alias word address of BDRST bit */}}
\DoxyCodeLine{170 \textcolor{preprocessor}{\#define BDRST\_BitNumber           0x10}}
\DoxyCodeLine{171 \textcolor{preprocessor}{\#define BDCR\_BDRST\_BB             (PERIPH\_BB\_BASE + (RCC\_BDCR\_OFFSET * 32) + (BDRST\_BitNumber * 4))}}
\DoxyCodeLine{172 }
\DoxyCodeLine{173 \textcolor{comment}{/* -\/-\/-\/ CSR Register -\/-\/-\/*/}}
\DoxyCodeLine{174 \textcolor{comment}{/* Alias word address of LSION bit */}}
\DoxyCodeLine{175 \textcolor{preprocessor}{\#define RCC\_CSR\_OFFSET            (RCC\_OFFSET + 0x74)}}
\DoxyCodeLine{176 \textcolor{preprocessor}{\#define LSION\_BitNumber           0x00}}
\DoxyCodeLine{177 \textcolor{preprocessor}{\#define CSR\_LSION\_BB              (PERIPH\_BB\_BASE + (RCC\_CSR\_OFFSET * 32) + (LSION\_BitNumber * 4))}}
\DoxyCodeLine{178 }
\DoxyCodeLine{179 \textcolor{comment}{/* CR register byte 3 (Bits[23:16]) base address */}}
\DoxyCodeLine{180 \textcolor{preprocessor}{\#define CR\_BYTE2\_ADDRESS          ((uint32\_t)0x40023802)}}
\DoxyCodeLine{181 }
\DoxyCodeLine{182 \textcolor{comment}{/* CIR register byte 2 (Bits[15:8]) base address */}}
\DoxyCodeLine{183 \textcolor{preprocessor}{\#define CIR\_BYTE1\_ADDRESS         ((uint32\_t)(RCC\_BASE + 0x0C + 0x01))}}
\DoxyCodeLine{184 }
\DoxyCodeLine{185 \textcolor{comment}{/* CIR register byte 3 (Bits[23:16]) base address */}}
\DoxyCodeLine{186 \textcolor{preprocessor}{\#define CIR\_BYTE2\_ADDRESS         ((uint32\_t)(RCC\_BASE + 0x0C + 0x02))}}
\DoxyCodeLine{187 }
\DoxyCodeLine{188 \textcolor{comment}{/* BDCR register base address */}}
\DoxyCodeLine{189 \textcolor{preprocessor}{\#define BDCR\_BYTE0\_ADDRESS        (PERIPH\_BASE + RCC\_BDCR\_OFFSET)}}
\DoxyCodeLine{190 }
\DoxyCodeLine{191 }
\DoxyCodeLine{192 \textcolor{preprocessor}{\#define DBP\_TIMEOUT\_VALUE          ((uint32\_t)100)}}
\DoxyCodeLine{193 \textcolor{preprocessor}{\#define LSE\_TIMEOUT\_VALUE          ((uint32\_t)500)}}
\DoxyCodeLine{201 \textcolor{preprocessor}{\#define RCC\_OSCILLATORTYPE\_NONE            ((uint32\_t)0x00000000)}}
\DoxyCodeLine{202 \textcolor{preprocessor}{\#define RCC\_OSCILLATORTYPE\_HSE             ((uint32\_t)0x00000001)}}
\DoxyCodeLine{203 \textcolor{preprocessor}{\#define RCC\_OSCILLATORTYPE\_HSI             ((uint32\_t)0x00000002)}}
\DoxyCodeLine{204 \textcolor{preprocessor}{\#define RCC\_OSCILLATORTYPE\_LSE             ((uint32\_t)0x00000004)}}
\DoxyCodeLine{205 \textcolor{preprocessor}{\#define RCC\_OSCILLATORTYPE\_LSI             ((uint32\_t)0x00000008)}}
\DoxyCodeLine{206 }
\DoxyCodeLine{207 \textcolor{preprocessor}{\#define IS\_RCC\_OSCILLATORTYPE(OSCILLATOR) ((OSCILLATOR) <= 15)}}
\DoxyCodeLine{215 \textcolor{preprocessor}{\#define RCC\_HSE\_OFF                      ((uint8\_t)0x00)}}
\DoxyCodeLine{216 \textcolor{preprocessor}{\#define RCC\_HSE\_ON                       ((uint8\_t)0x01)}}
\DoxyCodeLine{217 \textcolor{preprocessor}{\#define RCC\_HSE\_BYPASS                   ((uint8\_t)0x05)}}
\DoxyCodeLine{218 }
\DoxyCodeLine{219 \textcolor{preprocessor}{\#define IS\_RCC\_HSE(HSE) (((HSE) == RCC\_HSE\_OFF) || ((HSE) == RCC\_HSE\_ON) || \(\backslash\)}}
\DoxyCodeLine{220 \textcolor{preprocessor}{                         ((HSE) == RCC\_HSE\_BYPASS))}}
\DoxyCodeLine{228 \textcolor{preprocessor}{\#define RCC\_LSE\_OFF                      ((uint8\_t)0x00)}}
\DoxyCodeLine{229 \textcolor{preprocessor}{\#define RCC\_LSE\_ON                       ((uint8\_t)0x01)}}
\DoxyCodeLine{230 \textcolor{preprocessor}{\#define RCC\_LSE\_BYPASS                   ((uint8\_t)0x05)}}
\DoxyCodeLine{231 }
\DoxyCodeLine{232 \textcolor{preprocessor}{\#define IS\_RCC\_LSE(LSE) (((LSE) == RCC\_LSE\_OFF) || ((LSE) == RCC\_LSE\_ON) || \(\backslash\)}}
\DoxyCodeLine{233 \textcolor{preprocessor}{                         ((LSE) == RCC\_LSE\_BYPASS))}}
\DoxyCodeLine{241 \textcolor{preprocessor}{\#define RCC\_HSI\_OFF                      ((uint8\_t)0x00)}}
\DoxyCodeLine{242 \textcolor{preprocessor}{\#define RCC\_HSI\_ON                       ((uint8\_t)0x01)}}
\DoxyCodeLine{243 }
\DoxyCodeLine{244 \textcolor{preprocessor}{\#define IS\_RCC\_HSI(HSI) (((HSI) == RCC\_HSI\_OFF) || ((HSI) == RCC\_HSI\_ON))}}
\DoxyCodeLine{252 \textcolor{preprocessor}{\#define RCC\_LSI\_OFF                      ((uint8\_t)0x00)}}
\DoxyCodeLine{253 \textcolor{preprocessor}{\#define RCC\_LSI\_ON                       ((uint8\_t)0x01)}}
\DoxyCodeLine{254 }
\DoxyCodeLine{255 \textcolor{preprocessor}{\#define IS\_RCC\_LSI(LSI) (((LSI) == RCC\_LSI\_OFF) || ((LSI) == RCC\_LSI\_ON))}}
\DoxyCodeLine{263 \textcolor{preprocessor}{\#define RCC\_PLL\_NONE                      ((uint8\_t)0x00)}}
\DoxyCodeLine{264 \textcolor{preprocessor}{\#define RCC\_PLL\_OFF                       ((uint8\_t)0x01)}}
\DoxyCodeLine{265 \textcolor{preprocessor}{\#define RCC\_PLL\_ON                        ((uint8\_t)0x02)}}
\DoxyCodeLine{266 }
\DoxyCodeLine{267 \textcolor{preprocessor}{\#define IS\_RCC\_PLL(PLL) (((PLL) == RCC\_PLL\_NONE) ||((PLL) == RCC\_PLL\_OFF) || ((PLL) == RCC\_PLL\_ON))}}
\DoxyCodeLine{275 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV2                  ((uint32\_t)0x00000002)}}
\DoxyCodeLine{276 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV4                  ((uint32\_t)0x00000004)}}
\DoxyCodeLine{277 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV6                  ((uint32\_t)0x00000006)}}
\DoxyCodeLine{278 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV8                  ((uint32\_t)0x00000008)}}
\DoxyCodeLine{286 \textcolor{preprocessor}{\#define RCC\_PLLSOURCE\_HSI                RCC\_PLLCFGR\_PLLSRC\_HSI}}
\DoxyCodeLine{287 \textcolor{preprocessor}{\#define RCC\_PLLSOURCE\_HSE                RCC\_PLLCFGR\_PLLSRC\_HSE}}
\DoxyCodeLine{288 }
\DoxyCodeLine{289 \textcolor{preprocessor}{\#define IS\_RCC\_PLLSOURCE(SOURCE) (((SOURCE) == RCC\_PLLSOURCE\_HSI) || \(\backslash\)}}
\DoxyCodeLine{290 \textcolor{preprocessor}{                                  ((SOURCE) == RCC\_PLLSOURCE\_HSE))}}
\DoxyCodeLine{291 \textcolor{preprocessor}{\#define IS\_RCC\_PLLM\_VALUE(VALUE) ((VALUE) <= 63)}}
\DoxyCodeLine{292 \textcolor{preprocessor}{\#define IS\_RCC\_PLLN\_VALUE(VALUE) ((192 <= (VALUE)) \&\& ((VALUE) <= 432))}}
\DoxyCodeLine{293 \textcolor{preprocessor}{\#define IS\_RCC\_PLLP\_VALUE(VALUE) (((VALUE) == 2) || ((VALUE) == 4) || ((VALUE) == 6) || ((VALUE) == 8))}}
\DoxyCodeLine{294 \textcolor{preprocessor}{\#define IS\_RCC\_PLLQ\_VALUE(VALUE) ((4 <= (VALUE)) \&\& ((VALUE) <= 15))}}
\DoxyCodeLine{295 }
\DoxyCodeLine{296 \textcolor{preprocessor}{\#define IS\_RCC\_PLLI2SN\_VALUE(VALUE) ((192 <= (VALUE)) \&\& ((VALUE) <= 432))}}
\DoxyCodeLine{297 \textcolor{preprocessor}{\#define IS\_RCC\_PLLI2SR\_VALUE(VALUE) ((2 <= (VALUE)) \&\& ((VALUE) <= 7))  }}
\DoxyCodeLine{298 }
\DoxyCodeLine{306 \textcolor{preprocessor}{\#define RCC\_CLOCKTYPE\_SYSCLK             ((uint32\_t)0x00000001)}}
\DoxyCodeLine{307 \textcolor{preprocessor}{\#define RCC\_CLOCKTYPE\_HCLK               ((uint32\_t)0x00000002)}}
\DoxyCodeLine{308 \textcolor{preprocessor}{\#define RCC\_CLOCKTYPE\_PCLK1              ((uint32\_t)0x00000004)}}
\DoxyCodeLine{309 \textcolor{preprocessor}{\#define RCC\_CLOCKTYPE\_PCLK2              ((uint32\_t)0x00000008)}}
\DoxyCodeLine{310 }
\DoxyCodeLine{311 \textcolor{preprocessor}{\#define IS\_RCC\_CLOCKTYPE(CLK) ((1 <= (CLK)) \&\& ((CLK) <= 15))}}
\DoxyCodeLine{319 \textcolor{preprocessor}{\#define RCC\_SYSCLKSOURCE\_HSI             RCC\_CFGR\_SW\_HSI}}
\DoxyCodeLine{320 \textcolor{preprocessor}{\#define RCC\_SYSCLKSOURCE\_HSE             RCC\_CFGR\_SW\_HSE}}
\DoxyCodeLine{321 \textcolor{preprocessor}{\#define RCC\_SYSCLKSOURCE\_PLLCLK          RCC\_CFGR\_SW\_PLL}}
\DoxyCodeLine{322 }
\DoxyCodeLine{323 \textcolor{preprocessor}{\#define IS\_RCC\_SYSCLKSOURCE(SOURCE) (((SOURCE) == RCC\_SYSCLKSOURCE\_HSI) || \(\backslash\)}}
\DoxyCodeLine{324 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_SYSCLKSOURCE\_HSE) || \(\backslash\)}}
\DoxyCodeLine{325 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_SYSCLKSOURCE\_PLLCLK))}}
\DoxyCodeLine{333 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV1                  RCC\_CFGR\_HPRE\_DIV1}}
\DoxyCodeLine{334 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV2                  RCC\_CFGR\_HPRE\_DIV2}}
\DoxyCodeLine{335 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV4                  RCC\_CFGR\_HPRE\_DIV4}}
\DoxyCodeLine{336 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV8                  RCC\_CFGR\_HPRE\_DIV8}}
\DoxyCodeLine{337 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV16                 RCC\_CFGR\_HPRE\_DIV16}}
\DoxyCodeLine{338 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV64                 RCC\_CFGR\_HPRE\_DIV64}}
\DoxyCodeLine{339 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV128                RCC\_CFGR\_HPRE\_DIV128}}
\DoxyCodeLine{340 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV256                RCC\_CFGR\_HPRE\_DIV256}}
\DoxyCodeLine{341 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV512                RCC\_CFGR\_HPRE\_DIV512}}
\DoxyCodeLine{342 }
\DoxyCodeLine{343 \textcolor{preprocessor}{\#define IS\_RCC\_HCLK(HCLK) (((HCLK) == RCC\_SYSCLK\_DIV1)   || ((HCLK) == RCC\_SYSCLK\_DIV2)   || \(\backslash\)}}
\DoxyCodeLine{344 \textcolor{preprocessor}{                           ((HCLK) == RCC\_SYSCLK\_DIV4)   || ((HCLK) == RCC\_SYSCLK\_DIV8)   || \(\backslash\)}}
\DoxyCodeLine{345 \textcolor{preprocessor}{                           ((HCLK) == RCC\_SYSCLK\_DIV16)  || ((HCLK) == RCC\_SYSCLK\_DIV64)  || \(\backslash\)}}
\DoxyCodeLine{346 \textcolor{preprocessor}{                           ((HCLK) == RCC\_SYSCLK\_DIV128) || ((HCLK) == RCC\_SYSCLK\_DIV256) || \(\backslash\)}}
\DoxyCodeLine{347 \textcolor{preprocessor}{                           ((HCLK) == RCC\_SYSCLK\_DIV512))}}
\DoxyCodeLine{355 \textcolor{preprocessor}{\#define RCC\_HCLK\_DIV1                    RCC\_CFGR\_PPRE1\_DIV1}}
\DoxyCodeLine{356 \textcolor{preprocessor}{\#define RCC\_HCLK\_DIV2                    RCC\_CFGR\_PPRE1\_DIV2}}
\DoxyCodeLine{357 \textcolor{preprocessor}{\#define RCC\_HCLK\_DIV4                    RCC\_CFGR\_PPRE1\_DIV4}}
\DoxyCodeLine{358 \textcolor{preprocessor}{\#define RCC\_HCLK\_DIV8                    RCC\_CFGR\_PPRE1\_DIV8}}
\DoxyCodeLine{359 \textcolor{preprocessor}{\#define RCC\_HCLK\_DIV16                   RCC\_CFGR\_PPRE1\_DIV16}}
\DoxyCodeLine{360 }
\DoxyCodeLine{361 \textcolor{preprocessor}{\#define IS\_RCC\_PCLK(PCLK) (((PCLK) == RCC\_HCLK\_DIV1) || ((PCLK) == RCC\_HCLK\_DIV2) || \(\backslash\)}}
\DoxyCodeLine{362 \textcolor{preprocessor}{                           ((PCLK) == RCC\_HCLK\_DIV4) || ((PCLK) == RCC\_HCLK\_DIV8) || \(\backslash\)}}
\DoxyCodeLine{363 \textcolor{preprocessor}{                           ((PCLK) == RCC\_HCLK\_DIV16))}}
\DoxyCodeLine{371 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_LSE             ((uint32\_t)0x00000100)}}
\DoxyCodeLine{372 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_LSI             ((uint32\_t)0x00000200)}}
\DoxyCodeLine{373 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV2        ((uint32\_t)0x00020300)}}
\DoxyCodeLine{374 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV3        ((uint32\_t)0x00030300)}}
\DoxyCodeLine{375 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV4        ((uint32\_t)0x00040300)}}
\DoxyCodeLine{376 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV5        ((uint32\_t)0x00050300)}}
\DoxyCodeLine{377 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV6        ((uint32\_t)0x00060300)}}
\DoxyCodeLine{378 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV7        ((uint32\_t)0x00070300)}}
\DoxyCodeLine{379 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV8        ((uint32\_t)0x00080300)}}
\DoxyCodeLine{380 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV9        ((uint32\_t)0x00090300)}}
\DoxyCodeLine{381 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV10       ((uint32\_t)0x000A0300)}}
\DoxyCodeLine{382 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV11       ((uint32\_t)0x000B0300)}}
\DoxyCodeLine{383 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV12       ((uint32\_t)0x000C0300)}}
\DoxyCodeLine{384 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV13       ((uint32\_t)0x000D0300)}}
\DoxyCodeLine{385 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV14       ((uint32\_t)0x000E0300)}}
\DoxyCodeLine{386 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV15       ((uint32\_t)0x000F0300)}}
\DoxyCodeLine{387 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV16       ((uint32\_t)0x00100300)}}
\DoxyCodeLine{388 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV17       ((uint32\_t)0x00110300)}}
\DoxyCodeLine{389 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV18       ((uint32\_t)0x00120300)}}
\DoxyCodeLine{390 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV19       ((uint32\_t)0x00130300)}}
\DoxyCodeLine{391 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV20       ((uint32\_t)0x00140300)}}
\DoxyCodeLine{392 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV21       ((uint32\_t)0x00150300)}}
\DoxyCodeLine{393 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV22       ((uint32\_t)0x00160300)}}
\DoxyCodeLine{394 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV23       ((uint32\_t)0x00170300)}}
\DoxyCodeLine{395 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV24       ((uint32\_t)0x00180300)}}
\DoxyCodeLine{396 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV25       ((uint32\_t)0x00190300)}}
\DoxyCodeLine{397 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV26       ((uint32\_t)0x001A0300)}}
\DoxyCodeLine{398 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV27       ((uint32\_t)0x001B0300)}}
\DoxyCodeLine{399 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV28       ((uint32\_t)0x001C0300)}}
\DoxyCodeLine{400 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV29       ((uint32\_t)0x001D0300)}}
\DoxyCodeLine{401 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV30       ((uint32\_t)0x001E0300)}}
\DoxyCodeLine{402 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV31       ((uint32\_t)0x001F0300)}}
\DoxyCodeLine{410 \textcolor{preprocessor}{\#define RCC\_I2SCLKSOURCE\_PLLI2S         ((uint32\_t)0x00000000)}}
\DoxyCodeLine{411 \textcolor{preprocessor}{\#define RCC\_I2SCLKSOURCE\_EXT            ((uint32\_t)0x00000001)}}
\DoxyCodeLine{419 \textcolor{preprocessor}{\#define RCC\_MCO1                         ((uint32\_t)0x00000000)}}
\DoxyCodeLine{420 \textcolor{preprocessor}{\#define RCC\_MCO2                         ((uint32\_t)0x00000001)}}
\DoxyCodeLine{421 }
\DoxyCodeLine{422 \textcolor{preprocessor}{\#define IS\_RCC\_MCO(MCOx) (((MCOx) == RCC\_MCO1) || ((MCOx) == RCC\_MCO2))}}
\DoxyCodeLine{430 \textcolor{preprocessor}{\#define RCC\_MCO1SOURCE\_HSI               ((uint32\_t)0x00000000)}}
\DoxyCodeLine{431 \textcolor{preprocessor}{\#define RCC\_MCO1SOURCE\_LSE               RCC\_CFGR\_MCO1\_0}}
\DoxyCodeLine{432 \textcolor{preprocessor}{\#define RCC\_MCO1SOURCE\_HSE               RCC\_CFGR\_MCO1\_1}}
\DoxyCodeLine{433 \textcolor{preprocessor}{\#define RCC\_MCO1SOURCE\_PLLCLK            RCC\_CFGR\_MCO1}}
\DoxyCodeLine{434 }
\DoxyCodeLine{435 \textcolor{preprocessor}{\#define IS\_RCC\_MCO1SOURCE(SOURCE) (((SOURCE) == RCC\_MCO1SOURCE\_HSI) || ((SOURCE) == RCC\_MCO1SOURCE\_LSE) || \(\backslash\)}}
\DoxyCodeLine{436 \textcolor{preprocessor}{                                   ((SOURCE) == RCC\_MCO1SOURCE\_HSE) || ((SOURCE) == RCC\_MCO1SOURCE\_PLLCLK))}}
\DoxyCodeLine{444 \textcolor{preprocessor}{\#define RCC\_MCO2SOURCE\_SYSCLK            ((uint32\_t)0x00000000)}}
\DoxyCodeLine{445 \textcolor{preprocessor}{\#define RCC\_MCO2SOURCE\_PLLI2SCLK         RCC\_CFGR\_MCO2\_0}}
\DoxyCodeLine{446 \textcolor{preprocessor}{\#define RCC\_MCO2SOURCE\_HSE               RCC\_CFGR\_MCO2\_1}}
\DoxyCodeLine{447 \textcolor{preprocessor}{\#define RCC\_MCO2SOURCE\_PLLCLK            RCC\_CFGR\_MCO2}}
\DoxyCodeLine{448 }
\DoxyCodeLine{449 \textcolor{preprocessor}{\#define IS\_RCC\_MCO2SOURCE(SOURCE) (((SOURCE) == RCC\_MCO2SOURCE\_SYSCLK) || ((SOURCE) == RCC\_MCO2SOURCE\_PLLI2SCLK)|| \(\backslash\)}}
\DoxyCodeLine{450 \textcolor{preprocessor}{                                   ((SOURCE) == RCC\_MCO2SOURCE\_HSE)    || ((SOURCE) == RCC\_MCO2SOURCE\_PLLCLK))}}
\DoxyCodeLine{458 \textcolor{preprocessor}{\#define RCC\_MCODIV\_1                    ((uint32\_t)0x00000000)}}
\DoxyCodeLine{459 \textcolor{preprocessor}{\#define RCC\_MCODIV\_2                    RCC\_CFGR\_MCO1PRE\_2}}
\DoxyCodeLine{460 \textcolor{preprocessor}{\#define RCC\_MCODIV\_3                    ((uint32\_t)RCC\_CFGR\_MCO1PRE\_0 | RCC\_CFGR\_MCO1PRE\_2)}}
\DoxyCodeLine{461 \textcolor{preprocessor}{\#define RCC\_MCODIV\_4                    ((uint32\_t)RCC\_CFGR\_MCO1PRE\_1 | RCC\_CFGR\_MCO1PRE\_2)}}
\DoxyCodeLine{462 \textcolor{preprocessor}{\#define RCC\_MCODIV\_5                    RCC\_CFGR\_MCO1PRE}}
\DoxyCodeLine{463 }
\DoxyCodeLine{464 \textcolor{preprocessor}{\#define IS\_RCC\_MCODIV(DIV) (((DIV) == RCC\_MCODIV\_1)  || ((DIV) == RCC\_MCODIV\_2) || \(\backslash\)}}
\DoxyCodeLine{465 \textcolor{preprocessor}{                             ((DIV) == RCC\_MCODIV\_3) || ((DIV) == RCC\_MCODIV\_4) || \(\backslash\)}}
\DoxyCodeLine{466 \textcolor{preprocessor}{                             ((DIV) == RCC\_MCODIV\_5)) }}
\DoxyCodeLine{474 \textcolor{preprocessor}{\#define RCC\_IT\_LSIRDY                    ((uint8\_t)0x01)}}
\DoxyCodeLine{475 \textcolor{preprocessor}{\#define RCC\_IT\_LSERDY                    ((uint8\_t)0x02)}}
\DoxyCodeLine{476 \textcolor{preprocessor}{\#define RCC\_IT\_HSIRDY                    ((uint8\_t)0x04)}}
\DoxyCodeLine{477 \textcolor{preprocessor}{\#define RCC\_IT\_HSERDY                    ((uint8\_t)0x08)}}
\DoxyCodeLine{478 \textcolor{preprocessor}{\#define RCC\_IT\_PLLRDY                    ((uint8\_t)0x10)}}
\DoxyCodeLine{479 \textcolor{preprocessor}{\#define RCC\_IT\_PLLI2SRDY                 ((uint8\_t)0x20)}}
\DoxyCodeLine{480 \textcolor{preprocessor}{\#define RCC\_IT\_CSS                       ((uint8\_t)0x80)}}
\DoxyCodeLine{494 \textcolor{comment}{/* Flags in the CR register */}}
\DoxyCodeLine{495 \textcolor{preprocessor}{\#define RCC\_FLAG\_HSIRDY                  ((uint8\_t)0x21)}}
\DoxyCodeLine{496 \textcolor{preprocessor}{\#define RCC\_FLAG\_HSERDY                  ((uint8\_t)0x31)}}
\DoxyCodeLine{497 \textcolor{preprocessor}{\#define RCC\_FLAG\_PLLRDY                  ((uint8\_t)0x39)}}
\DoxyCodeLine{498 \textcolor{preprocessor}{\#define RCC\_FLAG\_PLLI2SRDY               ((uint8\_t)0x3B)}}
\DoxyCodeLine{499 }
\DoxyCodeLine{500 \textcolor{comment}{/* Flags in the BDCR register */}}
\DoxyCodeLine{501 \textcolor{preprocessor}{\#define RCC\_FLAG\_LSERDY                  ((uint8\_t)0x41)}}
\DoxyCodeLine{502 }
\DoxyCodeLine{503 \textcolor{comment}{/* Flags in the CSR register */}}
\DoxyCodeLine{504 \textcolor{preprocessor}{\#define RCC\_FLAG\_LSIRDY                  ((uint8\_t)0x61)}}
\DoxyCodeLine{505 \textcolor{preprocessor}{\#define RCC\_FLAG\_BORRST                  ((uint8\_t)0x79)}}
\DoxyCodeLine{506 \textcolor{preprocessor}{\#define RCC\_FLAG\_PINRST                  ((uint8\_t)0x7A)}}
\DoxyCodeLine{507 \textcolor{preprocessor}{\#define RCC\_FLAG\_PORRST                  ((uint8\_t)0x7B)}}
\DoxyCodeLine{508 \textcolor{preprocessor}{\#define RCC\_FLAG\_SFTRST                  ((uint8\_t)0x7C)}}
\DoxyCodeLine{509 \textcolor{preprocessor}{\#define RCC\_FLAG\_IWDGRST                 ((uint8\_t)0x7D)}}
\DoxyCodeLine{510 \textcolor{preprocessor}{\#define RCC\_FLAG\_WWDGRST                 ((uint8\_t)0x7E)}}
\DoxyCodeLine{511 \textcolor{preprocessor}{\#define RCC\_FLAG\_LPWRRST                 ((uint8\_t)0x7F)}}
\DoxyCodeLine{512 }
\DoxyCodeLine{513 \textcolor{preprocessor}{\#define IS\_RCC\_CALIBRATION\_VALUE(VALUE) ((VALUE) <= 0x1F)}}
\DoxyCodeLine{521 \textcolor{comment}{/* Exported macro -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{522 }
\DoxyCodeLine{528 \textcolor{preprocessor}{\#define \_\_GPIOA\_CLK\_ENABLE()         (RCC-\/>AHB1ENR |= (RCC\_AHB1ENR\_GPIOAEN))}}
\DoxyCodeLine{529 \textcolor{preprocessor}{\#define \_\_GPIOB\_CLK\_ENABLE()         (RCC-\/>AHB1ENR |= (RCC\_AHB1ENR\_GPIOBEN))}}
\DoxyCodeLine{530 \textcolor{preprocessor}{\#define \_\_GPIOC\_CLK\_ENABLE()         (RCC-\/>AHB1ENR |= (RCC\_AHB1ENR\_GPIOCEN))}}
\DoxyCodeLine{531 \textcolor{preprocessor}{\#define \_\_GPIOD\_CLK\_ENABLE()         (RCC-\/>AHB1ENR |= (RCC\_AHB1ENR\_GPIODEN))}}
\DoxyCodeLine{532 \textcolor{preprocessor}{\#define \_\_GPIOE\_CLK\_ENABLE()         (RCC-\/>AHB1ENR |= (RCC\_AHB1ENR\_GPIOEEN))}}
\DoxyCodeLine{533 \textcolor{preprocessor}{\#define \_\_GPIOH\_CLK\_ENABLE()         (RCC-\/>AHB1ENR |= (RCC\_AHB1ENR\_GPIOHEN))}}
\DoxyCodeLine{534 \textcolor{preprocessor}{\#define \_\_CRC\_CLK\_ENABLE()           (RCC-\/>AHB1ENR |= (RCC\_AHB1ENR\_CRCEN))}}
\DoxyCodeLine{535 \textcolor{preprocessor}{\#define \_\_BKPSRAM\_CLK\_ENABLE()       (RCC-\/>AHB1ENR |= (RCC\_AHB1ENR\_BKPSRAMEN))}}
\DoxyCodeLine{536 \textcolor{preprocessor}{\#define \_\_CCMDATARAMEN\_CLK\_ENABLE()  (RCC-\/>AHB1ENR |= (RCC\_AHB1ENR\_CCMDATARAMEN))}}
\DoxyCodeLine{537 \textcolor{preprocessor}{\#define \_\_DMA1\_CLK\_ENABLE()          (RCC-\/>AHB1ENR |= (RCC\_AHB1ENR\_DMA1EN))}}
\DoxyCodeLine{538 \textcolor{preprocessor}{\#define \_\_DMA2\_CLK\_ENABLE()          (RCC-\/>AHB1ENR |= (RCC\_AHB1ENR\_DMA2EN))}}
\DoxyCodeLine{539 }
\DoxyCodeLine{540 \textcolor{preprocessor}{\#define \_\_GPIOA\_CLK\_DISABLE()        (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIOAEN))}}
\DoxyCodeLine{541 \textcolor{preprocessor}{\#define \_\_GPIOB\_CLK\_DISABLE()        (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIOBEN))}}
\DoxyCodeLine{542 \textcolor{preprocessor}{\#define \_\_GPIOC\_CLK\_DISABLE()        (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIOCEN))}}
\DoxyCodeLine{543 \textcolor{preprocessor}{\#define \_\_GPIOD\_CLK\_DISABLE()        (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIODEN))}}
\DoxyCodeLine{544 \textcolor{preprocessor}{\#define \_\_GPIOE\_CLK\_DISABLE()        (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIOEEN))}}
\DoxyCodeLine{545 \textcolor{preprocessor}{\#define \_\_GPIOH\_CLK\_DISABLE()        (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIOHEN))}}
\DoxyCodeLine{546 \textcolor{preprocessor}{\#define \_\_CRC\_CLK\_DISABLE()          (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_CRCEN))}}
\DoxyCodeLine{547 \textcolor{preprocessor}{\#define \_\_BKPSRAM\_CLK\_DISABLE()      (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_BKPSRAMEN))}}
\DoxyCodeLine{548 \textcolor{preprocessor}{\#define \_\_CCMDATARAMEN\_CLK\_DISABLE() (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_CCMDATARAMEN))}}
\DoxyCodeLine{549 \textcolor{preprocessor}{\#define \_\_DMA1\_CLK\_DISABLE()         (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_DMA1EN))}}
\DoxyCodeLine{550 \textcolor{preprocessor}{\#define \_\_DMA2\_CLK\_DISABLE()         (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_DMA2EN))}}
\DoxyCodeLine{551 }
\DoxyCodeLine{557 \textcolor{preprocessor}{\#define \_\_USB\_OTG\_FS\_CLK\_ENABLE()  do \{(RCC-\/>AHB2ENR |= (RCC\_AHB2ENR\_OTGFSEN));\(\backslash\)}}
\DoxyCodeLine{558 \textcolor{preprocessor}{                                       \_\_SYSCFG\_CLK\_ENABLE();\(\backslash\)}}
\DoxyCodeLine{559 \textcolor{preprocessor}{                                    \}while(0)}}
\DoxyCodeLine{560                                         }
\DoxyCodeLine{561 }
\DoxyCodeLine{562 \textcolor{preprocessor}{\#define \_\_USB\_OTG\_FS\_CLK\_DISABLE() do \{ (RCC-\/>AHB2ENR \&= \string~(RCC\_AHB2ENR\_OTGFSEN));\(\backslash\)}}
\DoxyCodeLine{563 \textcolor{preprocessor}{                                         \_\_SYSCFG\_CLK\_DISABLE();\(\backslash\)}}
\DoxyCodeLine{564 \textcolor{preprocessor}{                                    \}while(0)}}
\DoxyCodeLine{565 }
\DoxyCodeLine{566 \textcolor{preprocessor}{\#define \_\_RNG\_CLK\_ENABLE()    (RCC-\/>AHB2ENR |= (RCC\_AHB2ENR\_RNGEN))}}
\DoxyCodeLine{567 \textcolor{preprocessor}{\#define \_\_RNG\_CLK\_DISABLE()   (RCC-\/>AHB2ENR \&= \string~(RCC\_AHB2ENR\_RNGEN))}}
\DoxyCodeLine{573 \textcolor{preprocessor}{\#define \_\_TIM2\_CLK\_ENABLE()    (RCC-\/>APB1ENR |= (RCC\_APB1ENR\_TIM2EN))}}
\DoxyCodeLine{574 \textcolor{preprocessor}{\#define \_\_TIM3\_CLK\_ENABLE()    (RCC-\/>APB1ENR |= (RCC\_APB1ENR\_TIM3EN))}}
\DoxyCodeLine{575 \textcolor{preprocessor}{\#define \_\_TIM4\_CLK\_ENABLE()    (RCC-\/>APB1ENR |= (RCC\_APB1ENR\_TIM4EN))}}
\DoxyCodeLine{576 \textcolor{preprocessor}{\#define \_\_TIM5\_CLK\_ENABLE()    (RCC-\/>APB1ENR |= (RCC\_APB1ENR\_TIM5EN))}}
\DoxyCodeLine{577 \textcolor{preprocessor}{\#define \_\_WWDG\_CLK\_ENABLE()    (RCC-\/>APB1ENR |= (RCC\_APB1ENR\_WWDGEN))}}
\DoxyCodeLine{578 \textcolor{preprocessor}{\#define \_\_SPI2\_CLK\_ENABLE()    (RCC-\/>APB1ENR |= (RCC\_APB1ENR\_SPI2EN))}}
\DoxyCodeLine{579 \textcolor{preprocessor}{\#define \_\_SPI3\_CLK\_ENABLE()    (RCC-\/>APB1ENR |= (RCC\_APB1ENR\_SPI3EN))}}
\DoxyCodeLine{580 \textcolor{preprocessor}{\#define \_\_USART2\_CLK\_ENABLE()  (RCC-\/>APB1ENR |= (RCC\_APB1ENR\_USART2EN))}}
\DoxyCodeLine{581 \textcolor{preprocessor}{\#define \_\_I2C1\_CLK\_ENABLE()    (RCC-\/>APB1ENR |= (RCC\_APB1ENR\_I2C1EN))}}
\DoxyCodeLine{582 \textcolor{preprocessor}{\#define \_\_I2C2\_CLK\_ENABLE()    (RCC-\/>APB1ENR |= (RCC\_APB1ENR\_I2C2EN))}}
\DoxyCodeLine{583 \textcolor{preprocessor}{\#define \_\_I2C3\_CLK\_ENABLE()    (RCC-\/>APB1ENR |= (RCC\_APB1ENR\_I2C3EN))}}
\DoxyCodeLine{584 \textcolor{preprocessor}{\#define \_\_PWR\_CLK\_ENABLE()     (RCC-\/>APB1ENR |= (RCC\_APB1ENR\_PWREN))}}
\DoxyCodeLine{585 }
\DoxyCodeLine{586 \textcolor{preprocessor}{\#define \_\_TIM2\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM2EN))}}
\DoxyCodeLine{587 \textcolor{preprocessor}{\#define \_\_TIM3\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM3EN))}}
\DoxyCodeLine{588 \textcolor{preprocessor}{\#define \_\_TIM4\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM4EN))}}
\DoxyCodeLine{589 \textcolor{preprocessor}{\#define \_\_TIM5\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM5EN))}}
\DoxyCodeLine{590 \textcolor{preprocessor}{\#define \_\_WWDG\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_WWDGEN))}}
\DoxyCodeLine{591 \textcolor{preprocessor}{\#define \_\_SPI2\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_SPI2EN))}}
\DoxyCodeLine{592 \textcolor{preprocessor}{\#define \_\_SPI3\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_SPI3EN))}}
\DoxyCodeLine{593 \textcolor{preprocessor}{\#define \_\_USART2\_CLK\_DISABLE() (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_USART2EN))}}
\DoxyCodeLine{594 \textcolor{preprocessor}{\#define \_\_I2C1\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_I2C1EN))}}
\DoxyCodeLine{595 \textcolor{preprocessor}{\#define \_\_I2C2\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_I2C2EN))}}
\DoxyCodeLine{596 \textcolor{preprocessor}{\#define \_\_I2C3\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_I2C3EN))}}
\DoxyCodeLine{597 \textcolor{preprocessor}{\#define \_\_PWR\_CLK\_DISABLE()    (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_PWREN)) }}
\DoxyCodeLine{598 }
\DoxyCodeLine{604 \textcolor{preprocessor}{\#define \_\_TIM1\_CLK\_ENABLE()    (RCC-\/>APB2ENR |= (RCC\_APB2ENR\_TIM1EN))}}
\DoxyCodeLine{605 \textcolor{preprocessor}{\#define \_\_USART1\_CLK\_ENABLE()  (RCC-\/>APB2ENR |= (RCC\_APB2ENR\_USART1EN))}}
\DoxyCodeLine{606 \textcolor{preprocessor}{\#define \_\_USART6\_CLK\_ENABLE()  (RCC-\/>APB2ENR |= (RCC\_APB2ENR\_USART6EN))}}
\DoxyCodeLine{607 \textcolor{preprocessor}{\#define \_\_ADC1\_CLK\_ENABLE()    (RCC-\/>APB2ENR |= (RCC\_APB2ENR\_ADC1EN))}}
\DoxyCodeLine{608 \textcolor{preprocessor}{\#define \_\_SDIO\_CLK\_ENABLE()    (RCC-\/>APB2ENR |= (RCC\_APB2ENR\_SDIOEN))}}
\DoxyCodeLine{609 \textcolor{preprocessor}{\#define \_\_SPI1\_CLK\_ENABLE()    (RCC-\/>APB2ENR |= (RCC\_APB2ENR\_SPI1EN))}}
\DoxyCodeLine{610 \textcolor{preprocessor}{\#define \_\_SPI4\_CLK\_ENABLE()    (RCC-\/>APB2ENR |= (RCC\_APB2ENR\_SPI4EN))}}
\DoxyCodeLine{611 \textcolor{preprocessor}{\#define \_\_SYSCFG\_CLK\_ENABLE()  (RCC-\/>APB2ENR |= (RCC\_APB2ENR\_SYSCFGEN))}}
\DoxyCodeLine{612 \textcolor{preprocessor}{\#define \_\_TIM9\_CLK\_ENABLE()    (RCC-\/>APB2ENR |= (RCC\_APB2ENR\_TIM9EN))}}
\DoxyCodeLine{613 \textcolor{preprocessor}{\#define \_\_TIM10\_CLK\_ENABLE()   (RCC-\/>APB2ENR |= (RCC\_APB2ENR\_TIM10EN))}}
\DoxyCodeLine{614 \textcolor{preprocessor}{\#define \_\_TIM11\_CLK\_ENABLE()   (RCC-\/>APB2ENR |= (RCC\_APB2ENR\_TIM11EN))}}
\DoxyCodeLine{615 }
\DoxyCodeLine{616 \textcolor{preprocessor}{\#define \_\_TIM1\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_TIM1EN))}}
\DoxyCodeLine{617 \textcolor{preprocessor}{\#define \_\_USART1\_CLK\_DISABLE() (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_USART1EN))}}
\DoxyCodeLine{618 \textcolor{preprocessor}{\#define \_\_USART6\_CLK\_DISABLE() (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_USART6EN))}}
\DoxyCodeLine{619 \textcolor{preprocessor}{\#define \_\_ADC1\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_ADC1EN))}}
\DoxyCodeLine{620 \textcolor{preprocessor}{\#define \_\_SDIO\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_SDIOEN))}}
\DoxyCodeLine{621 \textcolor{preprocessor}{\#define \_\_SPI1\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_SPI1EN))}}
\DoxyCodeLine{622 \textcolor{preprocessor}{\#define \_\_SPI4\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_SPI4EN))}}
\DoxyCodeLine{623 \textcolor{preprocessor}{\#define \_\_SYSCFG\_CLK\_DISABLE() (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_SYSCFGEN))}}
\DoxyCodeLine{624 \textcolor{preprocessor}{\#define \_\_TIM9\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_TIM9EN))}}
\DoxyCodeLine{625 \textcolor{preprocessor}{\#define \_\_TIM10\_CLK\_DISABLE()  (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_TIM10EN))}}
\DoxyCodeLine{626 \textcolor{preprocessor}{\#define \_\_TIM11\_CLK\_DISABLE()  (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_TIM11EN))}}
\DoxyCodeLine{627 }
\DoxyCodeLine{630 \textcolor{preprocessor}{\#define \_\_AHB1\_FORCE\_RESET()    (RCC-\/>AHB1RSTR = 0xFFFFFFFF)}}
\DoxyCodeLine{631 \textcolor{preprocessor}{\#define \_\_GPIOA\_FORCE\_RESET()   (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIOARST))}}
\DoxyCodeLine{632 \textcolor{preprocessor}{\#define \_\_GPIOB\_FORCE\_RESET()   (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIOBRST))}}
\DoxyCodeLine{633 \textcolor{preprocessor}{\#define \_\_GPIOC\_FORCE\_RESET()   (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIOCRST))}}
\DoxyCodeLine{634 \textcolor{preprocessor}{\#define \_\_GPIOD\_FORCE\_RESET()   (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{635 \textcolor{preprocessor}{\#define \_\_GPIOE\_FORCE\_RESET()   (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{636 \textcolor{preprocessor}{\#define \_\_GPIOH\_FORCE\_RESET()   (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIOHRST))}}
\DoxyCodeLine{637 \textcolor{preprocessor}{\#define \_\_CRC\_FORCE\_RESET()     (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{638 \textcolor{preprocessor}{\#define \_\_DMA1\_FORCE\_RESET()    (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_DMA1RST))}}
\DoxyCodeLine{639 \textcolor{preprocessor}{\#define \_\_DMA2\_FORCE\_RESET()    (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_DMA2RST))}}
\DoxyCodeLine{640 }
\DoxyCodeLine{641 \textcolor{preprocessor}{\#define \_\_AHB1\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR = 0x00)}}
\DoxyCodeLine{642 \textcolor{preprocessor}{\#define \_\_GPIOA\_RELEASE\_RESET() (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOARST))}}
\DoxyCodeLine{643 \textcolor{preprocessor}{\#define \_\_GPIOB\_RELEASE\_RESET() (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOBRST))}}
\DoxyCodeLine{644 \textcolor{preprocessor}{\#define \_\_GPIOC\_RELEASE\_RESET() (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOCRST))}}
\DoxyCodeLine{645 \textcolor{preprocessor}{\#define \_\_GPIOD\_RELEASE\_RESET() (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{646 \textcolor{preprocessor}{\#define \_\_GPIOE\_RELEASE\_RESET() (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{647 \textcolor{preprocessor}{\#define \_\_GPIOF\_RELEASE\_RESET() (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOFRST))}}
\DoxyCodeLine{648 \textcolor{preprocessor}{\#define \_\_GPIOG\_RELEASE\_RESET() (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOGRST))}}
\DoxyCodeLine{649 \textcolor{preprocessor}{\#define \_\_GPIOH\_RELEASE\_RESET() (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOHRST))}}
\DoxyCodeLine{650 \textcolor{preprocessor}{\#define \_\_GPIOI\_RELEASE\_RESET() (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOIRST))}}
\DoxyCodeLine{651 \textcolor{preprocessor}{\#define \_\_CRC\_RELEASE\_RESET()   (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{652 \textcolor{preprocessor}{\#define \_\_DMA1\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_DMA1RST))}}
\DoxyCodeLine{653 \textcolor{preprocessor}{\#define \_\_DMA2\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_DMA2RST))}}
\DoxyCodeLine{654 }
\DoxyCodeLine{657 \textcolor{preprocessor}{\#define \_\_AHB2\_FORCE\_RESET()    (RCC-\/>AHB2RSTR = 0xFFFFFFFF) }}
\DoxyCodeLine{658 \textcolor{preprocessor}{\#define \_\_OTGFS\_FORCE\_RESET()   (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_OTGFSRST))}}
\DoxyCodeLine{659 }
\DoxyCodeLine{660 \textcolor{preprocessor}{\#define \_\_AHB2\_RELEASE\_RESET()  (RCC-\/>AHB2RSTR = 0x00)}}
\DoxyCodeLine{661 \textcolor{preprocessor}{\#define \_\_OTGFS\_RELEASE\_RESET() (RCC-\/>AHB2RSTR \&= \string~(RCC\_AHB2RSTR\_OTGFSRST))}}
\DoxyCodeLine{662 }
\DoxyCodeLine{663 \textcolor{preprocessor}{\#define \_\_RNG\_FORCE\_RESET()    (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_RNGRST))}}
\DoxyCodeLine{664 \textcolor{preprocessor}{\#define \_\_RNG\_RELEASE\_RESET()  (RCC-\/>AHB2RSTR \&= \string~(RCC\_AHB2RSTR\_RNGRST))}}
\DoxyCodeLine{665 }
\DoxyCodeLine{668 \textcolor{preprocessor}{\#define \_\_APB1\_FORCE\_RESET()     (RCC-\/>APB1RSTR = 0xFFFFFFFF)  }}
\DoxyCodeLine{669 \textcolor{preprocessor}{\#define \_\_TIM2\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{670 \textcolor{preprocessor}{\#define \_\_TIM3\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{671 \textcolor{preprocessor}{\#define \_\_TIM4\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM4RST))}}
\DoxyCodeLine{672 \textcolor{preprocessor}{\#define \_\_TIM5\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM5RST))}}
\DoxyCodeLine{673 \textcolor{preprocessor}{\#define \_\_WWDG\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_WWDGRST))}}
\DoxyCodeLine{674 \textcolor{preprocessor}{\#define \_\_SPI2\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_SPI2RST))}}
\DoxyCodeLine{675 \textcolor{preprocessor}{\#define \_\_SPI3\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_SPI3RST))}}
\DoxyCodeLine{676 \textcolor{preprocessor}{\#define \_\_USART2\_FORCE\_RESET()   (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_USART2RST))}}
\DoxyCodeLine{677 \textcolor{preprocessor}{\#define \_\_I2C1\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_I2C1RST))}}
\DoxyCodeLine{678 \textcolor{preprocessor}{\#define \_\_I2C2\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_I2C2RST))}}
\DoxyCodeLine{679 \textcolor{preprocessor}{\#define \_\_I2C3\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_I2C3RST))}}
\DoxyCodeLine{680 \textcolor{preprocessor}{\#define \_\_PWR\_FORCE\_RESET()      (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_PWRRST))}}
\DoxyCodeLine{681 }
\DoxyCodeLine{682 \textcolor{preprocessor}{\#define \_\_APB1\_RELEASE\_RESET()   (RCC-\/>APB1RSTR = 0x00) }}
\DoxyCodeLine{683 \textcolor{preprocessor}{\#define \_\_TIM2\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{684 \textcolor{preprocessor}{\#define \_\_TIM3\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{685 \textcolor{preprocessor}{\#define \_\_TIM4\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM4RST))}}
\DoxyCodeLine{686 \textcolor{preprocessor}{\#define \_\_TIM5\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM5RST))}}
\DoxyCodeLine{687 \textcolor{preprocessor}{\#define \_\_WWDG\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_WWDGRST))}}
\DoxyCodeLine{688 \textcolor{preprocessor}{\#define \_\_SPI2\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_SPI2RST))}}
\DoxyCodeLine{689 \textcolor{preprocessor}{\#define \_\_SPI3\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_SPI3RST))}}
\DoxyCodeLine{690 \textcolor{preprocessor}{\#define \_\_USART2\_RELEASE\_RESET() (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_USART2RST))}}
\DoxyCodeLine{691 \textcolor{preprocessor}{\#define \_\_I2C1\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_I2C1RST))}}
\DoxyCodeLine{692 \textcolor{preprocessor}{\#define \_\_I2C2\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_I2C2RST))}}
\DoxyCodeLine{693 \textcolor{preprocessor}{\#define \_\_I2C3\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_I2C3RST))}}
\DoxyCodeLine{694 \textcolor{preprocessor}{\#define \_\_PWR\_RELEASE\_RESET()    (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_PWRRST))}}
\DoxyCodeLine{695 }
\DoxyCodeLine{698 \textcolor{preprocessor}{\#define \_\_APB2\_FORCE\_RESET()     (RCC-\/>APB2RSTR = 0xFFFFFFFF)  }}
\DoxyCodeLine{699 \textcolor{preprocessor}{\#define \_\_TIM1\_FORCE\_RESET()     (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_TIM1RST))}}
\DoxyCodeLine{700 \textcolor{preprocessor}{\#define \_\_USART1\_FORCE\_RESET()   (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_USART1RST))}}
\DoxyCodeLine{701 \textcolor{preprocessor}{\#define \_\_USART6\_FORCE\_RESET()   (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_USART6RST))}}
\DoxyCodeLine{702 \textcolor{preprocessor}{\#define \_\_ADC\_FORCE\_RESET()      (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_ADCRST))}}
\DoxyCodeLine{703 \textcolor{preprocessor}{\#define \_\_SDIO\_FORCE\_RESET()     (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_SDIORST))}}
\DoxyCodeLine{704 \textcolor{preprocessor}{\#define \_\_SPI1\_FORCE\_RESET()     (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_SPI1RST))}}
\DoxyCodeLine{705 \textcolor{preprocessor}{\#define \_\_SPI4\_FORCE\_RESET()     (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{706 \textcolor{preprocessor}{\#define \_\_SYSCFG\_FORCE\_RESET()   (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_SYSCFGRST))}}
\DoxyCodeLine{707 \textcolor{preprocessor}{\#define \_\_TIM9\_FORCE\_RESET()     (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_TIM9RST))}}
\DoxyCodeLine{708 \textcolor{preprocessor}{\#define \_\_TIM10\_FORCE\_RESET()    (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_TIM10RST))}}
\DoxyCodeLine{709 \textcolor{preprocessor}{\#define \_\_TIM11\_FORCE\_RESET()    (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_TIM11RST))}}
\DoxyCodeLine{710 }
\DoxyCodeLine{711 \textcolor{preprocessor}{\#define \_\_APB2\_RELEASE\_RESET()   (RCC-\/>APB2RSTR = 0x00)}}
\DoxyCodeLine{712 \textcolor{preprocessor}{\#define \_\_TIM1\_RELEASE\_RESET()   (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_TIM1RST))}}
\DoxyCodeLine{713 \textcolor{preprocessor}{\#define \_\_USART1\_RELEASE\_RESET() (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_USART1RST))}}
\DoxyCodeLine{714 \textcolor{preprocessor}{\#define \_\_USART6\_RELEASE\_RESET() (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_USART6RST))}}
\DoxyCodeLine{715 \textcolor{preprocessor}{\#define \_\_ADC\_RELEASE\_RESET()    (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_ADCRST))}}
\DoxyCodeLine{716 \textcolor{preprocessor}{\#define \_\_SDIO\_RELEASE\_RESET()   (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_SDIORST))}}
\DoxyCodeLine{717 \textcolor{preprocessor}{\#define \_\_SPI1\_RELEASE\_RESET()   (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_SPI1RST))}}
\DoxyCodeLine{718 \textcolor{preprocessor}{\#define \_\_SPI4\_RELEASE\_RESET()   (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{719 \textcolor{preprocessor}{\#define \_\_SYSCFG\_RELEASE\_RESET() (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_SYSCFGRST))}}
\DoxyCodeLine{720 \textcolor{preprocessor}{\#define \_\_TIM9\_RELEASE\_RESET()   (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_TIM9RST))}}
\DoxyCodeLine{721 \textcolor{preprocessor}{\#define \_\_TIM10\_RELEASE\_RESET()  (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_TIM10RST))}}
\DoxyCodeLine{722 \textcolor{preprocessor}{\#define \_\_TIM11\_RELEASE\_RESET()  (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_TIM11RST))}}
\DoxyCodeLine{723 }
\DoxyCodeLine{726 \textcolor{preprocessor}{\#define \_\_AHB3\_FORCE\_RESET() (RCC-\/>AHB3RSTR = 0xFFFFFFFF)}}
\DoxyCodeLine{727 \textcolor{preprocessor}{\#define \_\_AHB3\_RELEASE\_RESET() (RCC-\/>AHB3RSTR = 0x00) }}
\DoxyCodeLine{728 }
\DoxyCodeLine{735 \textcolor{preprocessor}{\#define \_\_GPIOA\_CLK\_SLEEP\_ENABLE()    (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIOALPEN))}}
\DoxyCodeLine{736 \textcolor{preprocessor}{\#define \_\_GPIOB\_CLK\_SLEEP\_ENABLE()    (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIOBLPEN))}}
\DoxyCodeLine{737 \textcolor{preprocessor}{\#define \_\_GPIOC\_CLK\_SLEEP\_ENABLE()    (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIOCLPEN))}}
\DoxyCodeLine{738 \textcolor{preprocessor}{\#define \_\_GPIOD\_CLK\_SLEEP\_ENABLE()    (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIODLPEN))}}
\DoxyCodeLine{739 \textcolor{preprocessor}{\#define \_\_GPIOE\_CLK\_SLEEP\_ENABLE()    (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{740 \textcolor{preprocessor}{\#define \_\_GPIOH\_CLK\_SLEEP\_ENABLE()    (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIOHLPEN))}}
\DoxyCodeLine{741 \textcolor{preprocessor}{\#define \_\_CRC\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{742 \textcolor{preprocessor}{\#define \_\_FLITF\_CLK\_SLEEP\_ENABLE()    (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{743 \textcolor{preprocessor}{\#define \_\_SRAM1\_CLK\_SLEEP\_ENABLE()    (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{744 \textcolor{preprocessor}{\#define \_\_BKPSRAM\_CLK\_SLEEP\_ENABLE()  (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_BKPSRAMLPEN))}}
\DoxyCodeLine{745 \textcolor{preprocessor}{\#define \_\_DMA1\_CLK\_SLEEP\_ENABLE()     (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_DMA1LPEN))}}
\DoxyCodeLine{746 \textcolor{preprocessor}{\#define \_\_DMA2\_CLK\_SLEEP\_ENABLE()     (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_DMA2LPEN))}}
\DoxyCodeLine{747 }
\DoxyCodeLine{748 \textcolor{preprocessor}{\#define \_\_GPIOA\_CLK\_SLEEP\_DISABLE()   (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIOALPEN))}}
\DoxyCodeLine{749 \textcolor{preprocessor}{\#define \_\_GPIOB\_CLK\_SLEEP\_DISABLE()   (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIOBLPEN))}}
\DoxyCodeLine{750 \textcolor{preprocessor}{\#define \_\_GPIOC\_CLK\_SLEEP\_DISABLE()   (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIOCLPEN))}}
\DoxyCodeLine{751 \textcolor{preprocessor}{\#define \_\_GPIOD\_CLK\_SLEEP\_DISABLE()   (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIODLPEN))}}
\DoxyCodeLine{752 \textcolor{preprocessor}{\#define \_\_GPIOE\_CLK\_SLEEP\_DISABLE()   (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{753 \textcolor{preprocessor}{\#define \_\_GPIOH\_CLK\_SLEEP\_DISABLE()   (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIOHLPEN))}}
\DoxyCodeLine{754 \textcolor{preprocessor}{\#define \_\_CRC\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{755 \textcolor{preprocessor}{\#define \_\_FLITF\_CLK\_SLEEP\_DISABLE()   (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{756 \textcolor{preprocessor}{\#define \_\_SRAM1\_CLK\_SLEEP\_DISABLE()   (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{757 \textcolor{preprocessor}{\#define \_\_BKPSRAM\_CLK\_SLEEP\_DISABLE() (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_BKPSRAMLPEN))}}
\DoxyCodeLine{758 \textcolor{preprocessor}{\#define \_\_DMA1\_CLK\_SLEEP\_DISABLE()    (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_DMA1LPEN))}}
\DoxyCodeLine{759 \textcolor{preprocessor}{\#define \_\_DMA2\_CLK\_SLEEP\_DISABLE()    (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_DMA2LPEN))}}
\DoxyCodeLine{760 }
\DoxyCodeLine{767 \textcolor{preprocessor}{\#define \_\_OTGFS\_CLK\_SLEEP\_ENABLE()  (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_OTGFSLPEN))}}
\DoxyCodeLine{768 }
\DoxyCodeLine{769 \textcolor{preprocessor}{\#define \_\_OTGFS\_CLK\_SLEEP\_DISABLE() (RCC-\/>AHB2LPENR \&= \string~(RCC\_AHB2LPENR\_OTGFSLPEN))}}
\DoxyCodeLine{770 }
\DoxyCodeLine{771 \textcolor{preprocessor}{\#define \_\_RNG\_CLK\_SLEEP\_ENABLE()   (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_RNGLPEN))}}
\DoxyCodeLine{772 \textcolor{preprocessor}{\#define \_\_RNG\_CLK\_SLEEP\_DISABLE()  (RCC-\/>AHB2LPENR \&= \string~(RCC\_AHB2LPENR\_RNGLPEN))}}
\DoxyCodeLine{773 }
\DoxyCodeLine{780 \textcolor{preprocessor}{\#define \_\_TIM2\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{781 \textcolor{preprocessor}{\#define \_\_TIM3\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{782 \textcolor{preprocessor}{\#define \_\_TIM4\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM4LPEN))}}
\DoxyCodeLine{783 \textcolor{preprocessor}{\#define \_\_TIM5\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM5LPEN))}}
\DoxyCodeLine{784 \textcolor{preprocessor}{\#define \_\_WWDG\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_WWDGLPEN))}}
\DoxyCodeLine{785 \textcolor{preprocessor}{\#define \_\_SPI2\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_SPI2LPEN))}}
\DoxyCodeLine{786 \textcolor{preprocessor}{\#define \_\_SPI3\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_SPI3LPEN))}}
\DoxyCodeLine{787 \textcolor{preprocessor}{\#define \_\_USART2\_CLK\_SLEEP\_ENABLE()  (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_USART2LPEN))}}
\DoxyCodeLine{788 \textcolor{preprocessor}{\#define \_\_I2C1\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_I2C1LPEN))}}
\DoxyCodeLine{789 \textcolor{preprocessor}{\#define \_\_I2C2\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_I2C2LPEN))}}
\DoxyCodeLine{790 \textcolor{preprocessor}{\#define \_\_I2C3\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_I2C3LPEN))}}
\DoxyCodeLine{791 \textcolor{preprocessor}{\#define \_\_PWR\_CLK\_SLEEP\_ENABLE()     (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_PWRLPEN))}}
\DoxyCodeLine{792 }
\DoxyCodeLine{793 \textcolor{preprocessor}{\#define \_\_TIM2\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{794 \textcolor{preprocessor}{\#define \_\_TIM3\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{795 \textcolor{preprocessor}{\#define \_\_TIM4\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM4LPEN))}}
\DoxyCodeLine{796 \textcolor{preprocessor}{\#define \_\_TIM5\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM5LPEN))}}
\DoxyCodeLine{797 \textcolor{preprocessor}{\#define \_\_WWDG\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_WWDGLPEN))}}
\DoxyCodeLine{798 \textcolor{preprocessor}{\#define \_\_SPI2\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_SPI2LPEN))}}
\DoxyCodeLine{799 \textcolor{preprocessor}{\#define \_\_SPI3\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_SPI3LPEN))}}
\DoxyCodeLine{800 \textcolor{preprocessor}{\#define \_\_USART2\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_USART2LPEN))}}
\DoxyCodeLine{801 \textcolor{preprocessor}{\#define \_\_I2C1\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_I2C1LPEN))}}
\DoxyCodeLine{802 \textcolor{preprocessor}{\#define \_\_I2C2\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_I2C2LPEN))}}
\DoxyCodeLine{803 \textcolor{preprocessor}{\#define \_\_I2C3\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_I2C3LPEN))}}
\DoxyCodeLine{804 \textcolor{preprocessor}{\#define \_\_PWR\_CLK\_SLEEP\_DISABLE()    (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_PWRLPEN))}}
\DoxyCodeLine{805 }
\DoxyCodeLine{812 \textcolor{preprocessor}{\#define \_\_TIM1\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_TIM1LPEN))}}
\DoxyCodeLine{813 \textcolor{preprocessor}{\#define \_\_USART1\_CLK\_SLEEP\_ENABLE()  (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_USART1LPEN))}}
\DoxyCodeLine{814 \textcolor{preprocessor}{\#define \_\_USART6\_CLK\_SLEEP\_ENABLE()  (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_USART6LPEN))}}
\DoxyCodeLine{815 \textcolor{preprocessor}{\#define \_\_ADC1\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_ADC1LPEN))}}
\DoxyCodeLine{816 \textcolor{preprocessor}{\#define \_\_SDIO\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_SDIOLPEN))}}
\DoxyCodeLine{817 \textcolor{preprocessor}{\#define \_\_SPI1\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_SPI1LPEN))}}
\DoxyCodeLine{818 \textcolor{preprocessor}{\#define \_\_SPI4\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_SPI4LPEN))}}
\DoxyCodeLine{819 \textcolor{preprocessor}{\#define \_\_SYSCFG\_CLK\_SLEEP\_ENABLE()  (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_SYSCFGLPEN))}}
\DoxyCodeLine{820 \textcolor{preprocessor}{\#define \_\_TIM9\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_TIM9LPEN))}}
\DoxyCodeLine{821 \textcolor{preprocessor}{\#define \_\_TIM10\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_TIM10LPEN))}}
\DoxyCodeLine{822 \textcolor{preprocessor}{\#define \_\_TIM11\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_TIM11LPEN))}}
\DoxyCodeLine{823 }
\DoxyCodeLine{824 \textcolor{preprocessor}{\#define \_\_TIM1\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_TIM1LPEN))}}
\DoxyCodeLine{825 \textcolor{preprocessor}{\#define \_\_USART1\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_USART1LPEN))}}
\DoxyCodeLine{826 \textcolor{preprocessor}{\#define \_\_USART6\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_USART6LPEN))}}
\DoxyCodeLine{827 \textcolor{preprocessor}{\#define \_\_ADC1\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_ADC1LPEN))}}
\DoxyCodeLine{828 \textcolor{preprocessor}{\#define \_\_SDIO\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_SDIOLPEN))}}
\DoxyCodeLine{829 \textcolor{preprocessor}{\#define \_\_SPI1\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_SPI1LPEN))}}
\DoxyCodeLine{830 \textcolor{preprocessor}{\#define \_\_SPI4\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_SPI4LPEN))}}
\DoxyCodeLine{831 \textcolor{preprocessor}{\#define \_\_SYSCFG\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_SYSCFGLPEN))}}
\DoxyCodeLine{832 \textcolor{preprocessor}{\#define \_\_TIM9\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_TIM9LPEN))}}
\DoxyCodeLine{833 \textcolor{preprocessor}{\#define \_\_TIM10\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_TIM10LPEN))}}
\DoxyCodeLine{834 \textcolor{preprocessor}{\#define \_\_TIM11\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_TIM11LPEN))}}
\DoxyCodeLine{835 }
\DoxyCodeLine{851 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSI\_ENABLE() (*(\_\_IO uint32\_t *) CR\_HSION\_BB = ENABLE)}}
\DoxyCodeLine{852 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSI\_DISABLE() (*(\_\_IO uint32\_t *) CR\_HSION\_BB = DISABLE)}}
\DoxyCodeLine{853 }
\DoxyCodeLine{860 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST(\_\_HSICalibrationValue\_\_) (MODIFY\_REG(RCC-\/>CR,\(\backslash\)}}
\DoxyCodeLine{861 \textcolor{preprocessor}{        RCC\_CR\_HSITRIM, (uint32\_t)(\_\_HSICalibrationValue\_\_) << POSITION\_VAL(RCC\_CR\_HSITRIM)))}}
\DoxyCodeLine{862 }
\DoxyCodeLine{871 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LSI\_ENABLE() (*(\_\_IO uint32\_t *) CSR\_LSION\_BB = ENABLE)}}
\DoxyCodeLine{872 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LSI\_DISABLE() (*(\_\_IO uint32\_t *) CSR\_LSION\_BB = DISABLE)}}
\DoxyCodeLine{873 }
\DoxyCodeLine{893 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSE\_CONFIG(\_\_STATE\_\_) (*(\_\_IO uint8\_t *) CR\_BYTE2\_ADDRESS = (\_\_STATE\_\_))}}
\DoxyCodeLine{894 }
\DoxyCodeLine{911 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LSE\_CONFIG(\_\_STATE\_\_)  (*(\_\_IO uint8\_t *) BDCR\_BYTE0\_ADDRESS = (\_\_STATE\_\_))}}
\DoxyCodeLine{912 }
\DoxyCodeLine{916 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTC\_ENABLE() (*(\_\_IO uint32\_t *) BDCR\_RTCEN\_BB = ENABLE)}}
\DoxyCodeLine{917 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTC\_DISABLE() (*(\_\_IO uint32\_t *) BDCR\_RTCEN\_BB = DISABLE)}}
\DoxyCodeLine{918 }
\DoxyCodeLine{940 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTC\_CLKPRESCALER(\_\_RTCCLKSource\_\_) (((\_\_RTCCLKSource\_\_) \& RCC\_BDCR\_RTCSEL) == RCC\_BDCR\_RTCSEL) ?    \(\backslash\)}}
\DoxyCodeLine{941 \textcolor{preprocessor}{                                                 MODIFY\_REG(RCC-\/>CFGR, RCC\_CFGR\_RTCPRE, ((\_\_RTCCLKSource\_\_) \& 0xFFFFCFF)) : CLEAR\_BIT(RCC-\/>CFGR, RCC\_CFGR\_RTCPRE)}}
\DoxyCodeLine{942                                                    }
\DoxyCodeLine{943 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTC\_CONFIG(\_\_RTCCLKSource\_\_) do \{ \_\_HAL\_RCC\_RTC\_CLKPRESCALER(\_\_RTCCLKSource\_\_);    \(\backslash\)}}
\DoxyCodeLine{944 \textcolor{preprocessor}{                                                    RCC-\/>BDCR |= ((\_\_RTCCLKSource\_\_) \& 0x00000FFF);  \(\backslash\)}}
\DoxyCodeLine{945 \textcolor{preprocessor}{                                                   \} while (0)}}
\DoxyCodeLine{946 }
\DoxyCodeLine{952 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BACKUPRESET\_FORCE() (*(\_\_IO uint32\_t *) BDCR\_BDRST\_BB = ENABLE)}}
\DoxyCodeLine{953 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BACKUPRESET\_RELEASE() (*(\_\_IO uint32\_t *) BDCR\_BDRST\_BB = DISABLE)}}
\DoxyCodeLine{954 }
\DoxyCodeLine{962 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL\_ENABLE() (*(\_\_IO uint32\_t *) CR\_PLLON\_BB = ENABLE)}}
\DoxyCodeLine{963 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL\_DISABLE() (*(\_\_IO uint32\_t *) CR\_PLLON\_BB = DISABLE)}}
\DoxyCodeLine{964 }
\DoxyCodeLine{992 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL\_CONFIG(\_\_RCC\_PLLSource\_\_, \_\_PLLM\_\_, \_\_PLLN\_\_, \_\_PLLP\_\_, \_\_PLLQ\_\_)\(\backslash\)}}
\DoxyCodeLine{993 \textcolor{preprocessor}{                            (RCC-\/>PLLCFGR = (0x20000000 | (\_\_PLLM\_\_) | ((\_\_PLLN\_\_) << POSITION\_VAL(RCC\_PLLCFGR\_PLLN)) | \(\backslash\)}}
\DoxyCodeLine{994 \textcolor{preprocessor}{                            ((((\_\_PLLP\_\_) >> 1) -\/1) << POSITION\_VAL(RCC\_PLLCFGR\_PLLP)) | (\_\_RCC\_PLLSource\_\_) | \(\backslash\)}}
\DoxyCodeLine{995 \textcolor{preprocessor}{                            ((\_\_PLLQ\_\_) << POSITION\_VAL(RCC\_PLLCFGR\_PLLQ))))}}
\DoxyCodeLine{996 }
\DoxyCodeLine{1005 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2SCLK(\_\_SOURCE\_\_) (*(\_\_IO uint32\_t *) CFGR\_I2SSRC\_BB = (\_\_SOURCE\_\_))}}
\DoxyCodeLine{1006 }
\DoxyCodeLine{1010 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLI2S\_ENABLE() (*(\_\_IO uint32\_t *) CR\_PLLI2SON\_BB = ENABLE)}}
\DoxyCodeLine{1011 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLI2S\_DISABLE() (*(\_\_IO uint32\_t *) CR\_PLLI2SON\_BB = DISABLE)}}
\DoxyCodeLine{1012 }
\DoxyCodeLine{1026 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLI2S\_CONFIG(\_\_PLLI2SN\_\_, \_\_PLLI2SR\_\_) (RCC-\/>PLLI2SCFGR = ((\_\_PLLI2SN\_\_) << POSITION\_VAL(RCC\_PLLI2SCFGR\_PLLI2SN)) | ((\_\_PLLI2SR\_\_) << POSITION\_VAL(RCC\_PLLI2SCFGR\_PLLI2SR)))}}
\DoxyCodeLine{1027 }
\DoxyCodeLine{1035 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE() ((uint32\_t)(RCC-\/>CFGR \& RCC\_CFGR\_SWS))}}
\DoxyCodeLine{1036 }
\DoxyCodeLine{1043 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE() ((uint32\_t)(RCC-\/>PLLCFGR \& RCC\_PLLCFGR\_PLLSRC))}}
\DoxyCodeLine{1044 }
\DoxyCodeLine{1056 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ENABLE\_IT(\_\_INTERRUPT\_\_) (*(\_\_IO uint8\_t *) CIR\_BYTE1\_ADDRESS |= (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{1057 }
\DoxyCodeLine{1069 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DISABLE\_IT(\_\_INTERRUPT\_\_) (*(\_\_IO uint8\_t *) CIR\_BYTE1\_ADDRESS \&= \string~(\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{1070 }
\DoxyCodeLine{1083 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CLEAR\_IT(\_\_INTERRUPT\_\_) (*(\_\_IO uint8\_t *) CIR\_BYTE2\_ADDRESS = (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{1084 }
\DoxyCodeLine{1097 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_IT(\_\_INTERRUPT\_\_) ((RCC-\/>CIR \& (\_\_INTERRUPT\_\_)) == (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{1098 }
\DoxyCodeLine{1102 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CLEAR\_RESET\_FLAGS() (RCC-\/>CSR |= RCC\_CSR\_RMVF)}}
\DoxyCodeLine{1103 }
\DoxyCodeLine{1122 \textcolor{preprocessor}{\#define RCC\_FLAG\_MASK  ((uint8\_t)0x1F)}}
\DoxyCodeLine{1123 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_FLAG(\_\_FLAG\_\_) (((((((\_\_FLAG\_\_) >> 5) == 1)? RCC-\/>CR :((((\_\_FLAG\_\_) >> 5) == 2) ? RCC-\/>BDCR :((((\_\_FLAG\_\_) >> 5) == 3)? RCC-\/>CSR :RCC-\/>CIR))) \& ((uint32\_t)1 << ((\_\_FLAG\_\_) \& RCC\_FLAG\_MASK)))!= 0)? 1 : 0)}}
\DoxyCodeLine{1124 }
\DoxyCodeLine{1125 \textcolor{preprocessor}{\#define \_\_RCC\_PLLSRC() ((RCC-\/>PLLCFGR \& RCC\_PLLCFGR\_PLLSRC) >> POSITION\_VAL(RCC\_PLLCFGR\_PLLSRC))}}
\DoxyCodeLine{1126 }
\DoxyCodeLine{1127 }
\DoxyCodeLine{1128 \textcolor{comment}{/* Include RCC HAL Extension module */}}
\DoxyCodeLine{1129 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{stm32f4xx__hal__rcc__ex_8h}{stm32f4xx\_hal\_rcc\_ex.h}}"{}}}
\DoxyCodeLine{1130 }
\DoxyCodeLine{1131 \textcolor{comment}{/* Exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{1132                               }
\DoxyCodeLine{1133 \textcolor{comment}{/* Initialization and de-\/initialization functions  ******************************/}}
\DoxyCodeLine{1134 \textcolor{keywordtype}{void} HAL\_RCC\_DeInit(\textcolor{keywordtype}{void});}
\DoxyCodeLine{1135 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_RCC\_OscConfig(\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\_OscInitTypeDef}} *RCC\_OscInitStruct);}
\DoxyCodeLine{1136 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_RCC\_ClockConfig(\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\_ClkInitTypeDef}} *RCC\_ClkInitStruct, uint32\_t FLatency);}
\DoxyCodeLine{1137 }
\DoxyCodeLine{1138 \textcolor{comment}{/* Peripheral Control functions  ************************************************/}}
\DoxyCodeLine{1139 \textcolor{keywordtype}{void}     HAL\_RCC\_MCOConfig(uint32\_t RCC\_MCOx, uint32\_t RCC\_MCOSource, uint32\_t RCC\_MCODiv);}
\DoxyCodeLine{1140 \textcolor{keywordtype}{void}     HAL\_RCC\_EnableCSS(\textcolor{keywordtype}{void});}
\DoxyCodeLine{1141 \textcolor{keywordtype}{void}     HAL\_RCC\_DisableCSS(\textcolor{keywordtype}{void});}
\DoxyCodeLine{1142 uint32\_t HAL\_RCC\_GetSysClockFreq(\textcolor{keywordtype}{void});}
\DoxyCodeLine{1143 uint32\_t HAL\_RCC\_GetHCLKFreq(\textcolor{keywordtype}{void});}
\DoxyCodeLine{1144 uint32\_t HAL\_RCC\_GetPCLK1Freq(\textcolor{keywordtype}{void});}
\DoxyCodeLine{1145 uint32\_t HAL\_RCC\_GetPCLK2Freq(\textcolor{keywordtype}{void});}
\DoxyCodeLine{1146 \textcolor{keywordtype}{void}     HAL\_RCC\_GetOscConfig(\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\_OscInitTypeDef}} *RCC\_OscInitStruct);}
\DoxyCodeLine{1147 \textcolor{keywordtype}{void}     HAL\_RCC\_GetClockConfig(\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\_ClkInitTypeDef}} *RCC\_ClkInitStruct, uint32\_t *pFLatency);}
\DoxyCodeLine{1148 }
\DoxyCodeLine{1149 \textcolor{comment}{/* CSS NMI IRQ handler */}}
\DoxyCodeLine{1150 \textcolor{keywordtype}{void} HAL\_RCC\_NMI\_IRQHandler(\textcolor{keywordtype}{void});}
\DoxyCodeLine{1151 }
\DoxyCodeLine{1152 \textcolor{comment}{/* User Callbacks in non blocking mode (IT mode) */} }
\DoxyCodeLine{1153 \textcolor{keywordtype}{void} HAL\_RCC\_CCSCallback(\textcolor{keywordtype}{void});}
\DoxyCodeLine{1154 }
\DoxyCodeLine{1163 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{1164 \}}
\DoxyCodeLine{1165 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1166 }
\DoxyCodeLine{1167 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_STM32F4xx\_HAL\_RCC\_H */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1168 }
\DoxyCodeLine{1169 \textcolor{comment}{/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/}}

\end{DoxyCode}
