// Seed: 1625358823
module module_0 (
    output wire id_0
    , id_8,
    output wire id_1,
    input tri0 id_2,
    input wor id_3,
    input wand id_4,
    output supply0 id_5,
    input wand id_6
    , id_9
);
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    input wor id_2,
    input wor id_3,
    output uwire id_4,
    input uwire id_5,
    output tri id_6,
    input wand id_7,
    input uwire id_8,
    input supply0 id_9,
    output tri id_10,
    input tri id_11,
    output supply1 id_12,
    output wire id_13,
    output wire id_14,
    output tri1 id_15,
    input supply1 id_16
);
  always release id_6;
  wire id_18;
  module_0(
      id_4, id_15, id_8, id_2, id_2, id_13, id_3
  );
  assign id_6 = 1;
  assign id_0 = id_3;
endmodule
