-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\zynqRadioHWSWLTEMIBDetectorRFSoC2x2\ltehdlResourceGrid\LTE_MIB_H_ip_src_ltehdlResourceGrid_MemoryBank_Write_Controller.vhd
-- Created: 2022-05-23 17:26:46
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: LTE_MIB_H_ip_src_ltehdlResourceGrid_MemoryBank_Write_Controller
-- Source Path: ltehdlResourceGrid/MemoryBank Write Controller
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
LIBRARY work_ltehdlResourceGrid;

ENTITY LTE_MIB_H_ip_src_ltehdlResourceGrid_MemoryBank_Write_Controller IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb_1_2_0                         :   IN    std_logic;
        rst                               :   IN    std_logic;
        ofdmData_gridData_re              :   IN    std_logic_vector(15 DOWNTO 0);  -- record {sfix16_En15 (c),boolean}
        ofdmData_gridData_im              :   IN    std_logic_vector(15 DOWNTO 0);  -- record {sfix16_En15 (c),boolean}
        ofdmData_gridDataValid            :   IN    std_logic;  -- record {sfix16_En15 (c),boolean}
        writeSubframe                     :   IN    std_logic;
        data_in_mem_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
        data_in_mem_im                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
        wr_addr                           :   OUT   std_logic_vector(10 DOWNTO 0);  -- ufix11
        wr_en_flag                        :   OUT   std_logic_vector(13 DOWNTO 0);  -- ufix14
        wr_done                           :   OUT   std_logic
        );
END LTE_MIB_H_ip_src_ltehdlResourceGrid_MemoryBank_Write_Controller;


ARCHITECTURE rtl OF LTE_MIB_H_ip_src_ltehdlResourceGrid_MemoryBank_Write_Controller IS

  -- Component Declarations
  COMPONENT LTE_MIB_H_ip_src_ltehdlResourceGrid_LTE_Memory_Bank_Write_Controller
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb_1_2_0                       :   IN    std_logic;
          rst                             :   IN    std_logic;
          data_re                         :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          data_im                         :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          enb_1                           :   IN    std_logic;
          data_in_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          data_in_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          wr_addr                         :   OUT   std_logic_vector(10 DOWNTO 0);  -- ufix11
          wr_en_flag                      :   OUT   std_logic_vector(13 DOWNTO 0);  -- ufix14
          writeDone                       :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT LTE_MIB_H_ip_src_ltehdlResourceGrid_Detect_Rise_Positive
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb_1_2_0                       :   IN    std_logic;
          U                               :   IN    std_logic;
          Y                               :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : LTE_MIB_H_ip_src_ltehdlResourceGrid_LTE_Memory_Bank_Write_Controller
    USE ENTITY work_ltehdlResourceGrid.LTE_MIB_H_ip_src_ltehdlResourceGrid_LTE_Memory_Bank_Write_Controller(rtl);

  FOR ALL : LTE_MIB_H_ip_src_ltehdlResourceGrid_Detect_Rise_Positive
    USE ENTITY work_ltehdlResourceGrid.LTE_MIB_H_ip_src_ltehdlResourceGrid_Detect_Rise_Positive(rtl);

  -- Signals
  SIGNAL Data_Type_Conversion_out1        : std_logic;
  SIGNAL gridData_re                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL gridData_im                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL gridData_re_1                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL gridData_im_1                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL gridDataValid                    : std_logic;
  SIGNAL gridWrtCtrlEn                    : std_logic;
  SIGNAL LTE_Memory_Bank_Write_Controller_out1_re : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL LTE_Memory_Bank_Write_Controller_out1_im : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL LTE_Memory_Bank_Write_Controller_out2 : std_logic_vector(10 DOWNTO 0);  -- ufix11
  SIGNAL LTE_Memory_Bank_Write_Controller_out3 : std_logic_vector(13 DOWNTO 0);  -- ufix14
  SIGNAL wrtDonePulse                     : std_logic;
  SIGNAL wrtReset                         : std_logic;
  SIGNAL Detect_Rise_Positive_out1        : std_logic;
  SIGNAL Constant_out1                    : std_logic;
  SIGNAL Delay_iv                         : std_logic;
  SIGNAL Delay_out1                       : std_logic;
  SIGNAL Delay_ectrl                      : std_logic;
  SIGNAL Delay_toDelay                    : std_logic;

BEGIN
  u_LTE_Memory_Bank_Write_Controller : LTE_MIB_H_ip_src_ltehdlResourceGrid_LTE_Memory_Bank_Write_Controller
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb_1_2_0 => enb_1_2_0,
              rst => Data_Type_Conversion_out1,
              data_re => gridData_re_1,  -- sfix16_En15
              data_im => gridData_im_1,  -- sfix16_En15
              enb_1 => gridWrtCtrlEn,
              data_in_re => LTE_Memory_Bank_Write_Controller_out1_re,  -- sfix16_En15
              data_in_im => LTE_Memory_Bank_Write_Controller_out1_im,  -- sfix16_En15
              wr_addr => LTE_Memory_Bank_Write_Controller_out2,  -- ufix11
              wr_en_flag => LTE_Memory_Bank_Write_Controller_out3,  -- ufix14
              writeDone => wrtDonePulse
              );

  u_Detect_Rise_Positive : LTE_MIB_H_ip_src_ltehdlResourceGrid_Detect_Rise_Positive
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb_1_2_0 => enb_1_2_0,
              U => wrtReset,
              Y => Detect_Rise_Positive_out1
              );

  
  Data_Type_Conversion_out1 <= '1' WHEN rst /= '0' ELSE
      '0';

  gridData_re <= signed(ofdmData_gridData_re);

  gridData_re_1 <= std_logic_vector(gridData_re);

  gridData_im <= signed(ofdmData_gridData_im);

  gridData_im_1 <= std_logic_vector(gridData_im);

  gridDataValid <= ofdmData_gridDataValid;

  gridWrtCtrlEn <= gridDataValid AND writeSubframe;

  wrtReset <= Data_Type_Conversion_out1 OR writeSubframe;

  Constant_out1 <= '1';

  Delay_iv <= '0';

  
  Delay_ectrl <= Delay_out1 WHEN wrtDonePulse = '0' ELSE
      Constant_out1;

  
  Delay_toDelay <= Delay_ectrl WHEN Detect_Rise_Positive_out1 = '0' ELSE
      Delay_iv;

  Delay_lowered_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay_out1 <= '0';
      ELSIF enb_1_2_0 = '1' THEN
        Delay_out1 <= Delay_toDelay;
      END IF;
    END IF;
  END PROCESS Delay_lowered_process;


  data_in_mem_re <= LTE_Memory_Bank_Write_Controller_out1_re;

  data_in_mem_im <= LTE_Memory_Bank_Write_Controller_out1_im;

  wr_addr <= LTE_Memory_Bank_Write_Controller_out2;

  wr_en_flag <= LTE_Memory_Bank_Write_Controller_out3;

  wr_done <= Delay_out1;

END rtl;

