<stg><name>blur_Filter2D</name>


<trans_list>

<trans id="316" from="1" to="2">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="2" to="2">
<condition id="192">
<or_exp><and_exp><literal name="tmp_3_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="2" to="3">
<condition id="194">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="3" to="4">
<condition id="195">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="4" to="5">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="5" to="6">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="6" to="7">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="7" to="12">
<condition id="227">
<or_exp><and_exp><literal name="tmp_16_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="7" to="8">
<condition id="232">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="8" to="9">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="9" to="10">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="10" to="11">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="11" to="5">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="12" to="3">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:2  %p_kernel_val_2_2_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_kernel_val_2_2_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_2_2_read_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:3  %p_kernel_val_2_1_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_kernel_val_2_1_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_2_1_read_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:4  %p_kernel_val_2_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_kernel_val_2_0_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_2_0_read_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:5  %p_kernel_val_1_2_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_kernel_val_1_2_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_1_2_read_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:6  %p_kernel_val_1_1_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_kernel_val_1_1_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_1_1_read_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:7  %p_kernel_val_1_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_kernel_val_1_0_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_1_0_read_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:8  %p_kernel_val_0_2_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_kernel_val_0_2_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_0_2_read_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:9  %p_kernel_val_0_1_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_kernel_val_0_1_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_0_1_read_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:10  %p_kernel_val_0_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_kernel_val_0_0_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_0_0_read_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="8" op_0_bw="64">
<![CDATA[
entry:11  %k_buf_0_val_3 = alloca [1920 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_3"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="8" op_0_bw="64">
<![CDATA[
entry:12  %k_buf_0_val_4 = alloca [1920 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_4"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="8" op_0_bw="64">
<![CDATA[
entry:13  %k_buf_0_val_5 = alloca [1920 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_5"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
entry:14  call void (...)* @_ssdm_op_SpecInterface(i12* %p_src_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
entry:15  call void (...)* @_ssdm_op_SpecInterface(i12* %p_src_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:16  %p_src_rows_V_read = call i12 @_ssdm_op_Read.ap_fifo.i12P(i12* %p_src_rows_V)

]]></node>
<StgValue><ssdm name="p_src_rows_V_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="13" op_0_bw="12">
<![CDATA[
entry:17  %rows_cast_i = zext i12 %p_src_rows_V_read to i13

]]></node>
<StgValue><ssdm name="rows_cast_i"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:18  %p_src_cols_V_read = call i12 @_ssdm_op_Read.ap_fifo.i12P(i12* %p_src_cols_V)

]]></node>
<StgValue><ssdm name="p_src_cols_V_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="13" op_0_bw="12">
<![CDATA[
entry:19  %cols_cast_i = zext i12 %p_src_cols_V_read to i13

]]></node>
<StgValue><ssdm name="cols_cast_i"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0">
<![CDATA[
entry:20  br label %arrayctor.loop1.i.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
arrayctor.loop1.i.i:0  %tmp_3_i = phi i1 [ %tmp_4_i, %arrayctor.loop1.i.i ], [ false, %entry ]

]]></node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.i.i:1  %tmp_4_i = xor i1 %tmp_3_i, true

]]></node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop1.i.i:2  %rbegin_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffer_MD_6_MC_s) nounwind

]]></node>
<StgValue><ssdm name="rbegin_i_i_i"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
arrayctor.loop1.i.i:3  %rend_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffer_MD_6_MC_s, i32 %rbegin_i_i_i) nounwind

]]></node>
<StgValue><ssdm name="rend_i_i_i"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop1.i.i:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop1.i.i:5  br i1 %tmp_3_i, label %arrayctor.loop1.i.i, label %._crit_edge.i.i.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i:0  %src_kernel_win_0_val_0_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i:1  %src_kernel_win_0_val_0_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_1_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i:2  %src_kernel_win_0_val_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i:3  %src_kernel_win_0_val_1_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_1_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i:4  %src_kernel_win_0_val_2_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i:5  %src_kernel_win_0_val_2_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i:6  %right_border_buf_0_val_0_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i:7  %right_border_buf_0_val_0_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_1_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i:8  %right_border_buf_0_val_2_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i:9  %right_border_buf_0_val_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i:10  %right_border_buf_0_val_1_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_1_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i:11  %right_border_buf_0_val_2_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_1_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.i.i.i:12  %heightloop = add i13 2, %rows_cast_i

]]></node>
<StgValue><ssdm name="heightloop"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.i.i.i:13  %widthloop = add i13 2, %cols_cast_i

]]></node>
<StgValue><ssdm name="widthloop"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="2" op_0_bw="12">
<![CDATA[
._crit_edge.i.i.i:14  %tmp = trunc i12 %p_src_rows_V_read to i2

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge.i.i.i:15  %p_neg392_i_cast_i = add i2 -1, %tmp

]]></node>
<StgValue><ssdm name="p_neg392_i_cast_i"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="2" op_0_bw="12">
<![CDATA[
._crit_edge.i.i.i:16  %tmp_11 = trunc i12 %p_src_cols_V_read to i2

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.i.i.i:17  %not_tmp_76_i = icmp ne i12 %p_src_rows_V_read, 1

]]></node>
<StgValue><ssdm name="not_tmp_76_i"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="13" op_0_bw="1">
<![CDATA[
._crit_edge.i.i.i:18  %p_anchor_2_1_cast_i = zext i1 %not_tmp_76_i to i13

]]></node>
<StgValue><ssdm name="p_anchor_2_1_cast_i"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.i.i.i:19  %tmp_129_i = icmp eq i12 %p_src_rows_V_read, 1

]]></node>
<StgValue><ssdm name="tmp_129_i"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
._crit_edge.i.i.i:20  %tmp_139_i = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %p_src_rows_V_read, i1 false)

]]></node>
<StgValue><ssdm name="tmp_139_i"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="14" op_0_bw="13">
<![CDATA[
._crit_edge.i.i.i:21  %tmp_139_cast_i = zext i13 %tmp_139_i to i14

]]></node>
<StgValue><ssdm name="tmp_139_cast_i"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge.i.i.i:22  %tmp_140_i = add i14 2, %tmp_139_cast_i

]]></node>
<StgValue><ssdm name="tmp_140_i"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.i.i.i:23  %tmp_22_i = icmp eq i12 %p_src_cols_V_read, 1

]]></node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
._crit_edge.i.i.i:24  %tmp_25_i = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %p_src_cols_V_read, i1 false)

]]></node>
<StgValue><ssdm name="tmp_25_i"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="14" op_0_bw="13">
<![CDATA[
._crit_edge.i.i.i:25  %tmp_25_cast_i = zext i13 %tmp_25_i to i14

]]></node>
<StgValue><ssdm name="tmp_25_cast_i"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge.i.i.i:26  %tmp_26_i = add i14 -2, %tmp_25_cast_i

]]></node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge.i.i.i:27  %tmp_5 = add i2 -1, %tmp_11

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge.i.i.i:28  %OP2_V_0_i = sext i8 %p_kernel_val_0_0_read_1 to i16

]]></node>
<StgValue><ssdm name="OP2_V_0_i"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge.i.i.i:29  %OP2_V_0_1_i = sext i8 %p_kernel_val_0_1_read_1 to i16

]]></node>
<StgValue><ssdm name="OP2_V_0_1_i"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge.i.i.i:30  %OP2_V_0_2_i = sext i8 %p_kernel_val_0_2_read_1 to i16

]]></node>
<StgValue><ssdm name="OP2_V_0_2_i"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge.i.i.i:31  %OP2_V_1_i = sext i8 %p_kernel_val_1_0_read_1 to i16

]]></node>
<StgValue><ssdm name="OP2_V_1_i"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge.i.i.i:32  %OP2_V_1_1_i = sext i8 %p_kernel_val_1_1_read_1 to i16

]]></node>
<StgValue><ssdm name="OP2_V_1_1_i"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge.i.i.i:33  %OP2_V_1_2_i = sext i8 %p_kernel_val_1_2_read_1 to i16

]]></node>
<StgValue><ssdm name="OP2_V_1_2_i"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge.i.i.i:34  %OP2_V_2_i = sext i8 %p_kernel_val_2_0_read_1 to i16

]]></node>
<StgValue><ssdm name="OP2_V_2_i"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge.i.i.i:35  %OP2_V_2_1_i = sext i8 %p_kernel_val_2_1_read_1 to i16

]]></node>
<StgValue><ssdm name="OP2_V_2_1_i"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge.i.i.i:36  %OP2_V_2_2_i = sext i8 %p_kernel_val_2_2_read_1 to i16

]]></node>
<StgValue><ssdm name="OP2_V_2_2_i"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.i:37  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0  %p_014_0_i_i = phi i12 [ 0, %._crit_edge.i.i.i ], [ %i_V, %5 ]

]]></node>
<StgValue><ssdm name="p_014_0_i_i"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="13" op_0_bw="12">
<![CDATA[
:1  %tmp_11_cast_i = zext i12 %p_014_0_i_i to i13

]]></node>
<StgValue><ssdm name="tmp_11_cast_i"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %tmp_12_i = icmp ult i13 %tmp_11_cast_i, %heightloop

]]></node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 1083, i64 0)

]]></node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %i_V = add i12 %p_014_0_i_i, 1

]]></node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_12_i, label %1, label %.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp_14_i = icmp ult i12 %p_014_0_i_i, %p_src_rows_V_read

]]></node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %ult = icmp ult i12 %p_014_0_i_i, %p_src_rows_V_read

]]></node>
<StgValue><ssdm name="ult"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="11" op_0_bw="11" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_12 = call i11 @_ssdm_op_PartSelect.i11.i12.i32.i32(i12 %p_014_0_i_i, i32 1, i32 11)

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %icmp = icmp ne i11 %tmp_12, 0

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %tmp_98_i = icmp eq i13 %p_anchor_2_1_cast_i, %tmp_11_cast_i

]]></node>
<StgValue><ssdm name="tmp_98_i"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %tmp_98_1_i = icmp eq i12 %p_014_0_i_i, 0

]]></node>
<StgValue><ssdm name="tmp_98_1_i"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:9  %tmp_98_2_i = icmp eq i12 %p_014_0_i_i, 1

]]></node>
<StgValue><ssdm name="tmp_98_2_i"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:10  %tmp_120_i = icmp ugt i12 %p_014_0_i_i, %p_src_rows_V_read

]]></node>
<StgValue><ssdm name="tmp_120_i"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %tmp_123_i = add i13 -1, %tmp_11_cast_i

]]></node>
<StgValue><ssdm name="tmp_123_i"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
:12  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %tmp_123_i, i32 12)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %rev1 = xor i1 %tmp_16, true

]]></node>
<StgValue><ssdm name="rev1"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:14  %tmp_125_i = icmp slt i13 %tmp_123_i, %rows_cast_i

]]></node>
<StgValue><ssdm name="tmp_125_i"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15  %or_cond_i412_i_i = and i1 %tmp_125_i, %rev1

]]></node>
<StgValue><ssdm name="or_cond_i412_i_i"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
:16  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %tmp_123_i, i32 12)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:17  %p_assign_7_i = sub i13 1, %tmp_11_cast_i

]]></node>
<StgValue><ssdm name="p_assign_7_i"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
:18  %p_p2_i413_i_i = select i1 %tmp_18, i13 %p_assign_7_i, i13 %tmp_123_i

]]></node>
<StgValue><ssdm name="p_p2_i413_i_i"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:19  %tmp_137_i = icmp slt i13 %p_p2_i413_i_i, %rows_cast_i

]]></node>
<StgValue><ssdm name="tmp_137_i"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="2" op_0_bw="14">
<![CDATA[
:20  %tmp_21 = trunc i14 %tmp_140_i to i2

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="2" op_0_bw="13">
<![CDATA[
:21  %tmp_23 = trunc i13 %p_p2_i413_i_i to i2

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:22  %p_assign_6_1_i = add i13 -2, %tmp_11_cast_i

]]></node>
<StgValue><ssdm name="p_assign_6_1_i"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
:23  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_assign_6_1_i, i32 12)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:24  %rev2 = xor i1 %tmp_27, true

]]></node>
<StgValue><ssdm name="rev2"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:25  %tmp_125_1_i = icmp slt i13 %p_assign_6_1_i, %rows_cast_i

]]></node>
<StgValue><ssdm name="tmp_125_1_i"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:26  %or_cond_i412_i_1_i = and i1 %tmp_125_1_i, %rev2

]]></node>
<StgValue><ssdm name="or_cond_i412_i_1_i"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
:27  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_assign_6_1_i, i32 12)

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:28  %p_assign_7_1_i = sub i13 2, %tmp_11_cast_i

]]></node>
<StgValue><ssdm name="p_assign_7_1_i"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
:29  %p_p2_i413_i_1_i = select i1 %tmp_28, i13 %p_assign_7_1_i, i13 %p_assign_6_1_i

]]></node>
<StgValue><ssdm name="p_p2_i413_i_1_i"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:30  %tmp_137_1_i = icmp slt i13 %p_p2_i413_i_1_i, %rows_cast_i

]]></node>
<StgValue><ssdm name="tmp_137_1_i"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="2" op_0_bw="14">
<![CDATA[
:31  %tmp_30 = trunc i14 %tmp_140_i to i2

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="2" op_0_bw="13">
<![CDATA[
:32  %tmp_31 = trunc i13 %p_p2_i413_i_1_i to i2

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:33  %p_assign_6_2_i = add i13 -3, %tmp_11_cast_i

]]></node>
<StgValue><ssdm name="p_assign_6_2_i"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
:34  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_assign_6_2_i, i32 12)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:35  %rev3 = xor i1 %tmp_32, true

]]></node>
<StgValue><ssdm name="rev3"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:36  %tmp_125_2_i = icmp slt i13 %p_assign_6_2_i, %rows_cast_i

]]></node>
<StgValue><ssdm name="tmp_125_2_i"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:37  %or_cond_i412_i_2_i = and i1 %tmp_125_2_i, %rev3

]]></node>
<StgValue><ssdm name="or_cond_i412_i_2_i"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
:38  %tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_assign_6_2_i, i32 12)

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:39  %p_assign_7_2_i = sub i13 3, %tmp_11_cast_i

]]></node>
<StgValue><ssdm name="p_assign_7_2_i"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
:40  %p_p2_i413_i_2_i = select i1 %tmp_33, i13 %p_assign_7_2_i, i13 %p_assign_6_2_i

]]></node>
<StgValue><ssdm name="p_p2_i413_i_2_i"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:41  %tmp_137_2_i = icmp slt i13 %p_p2_i413_i_2_i, %rows_cast_i

]]></node>
<StgValue><ssdm name="tmp_137_2_i"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="2" op_0_bw="14">
<![CDATA[
:42  %tmp_34 = trunc i14 %tmp_140_i to i2

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="2" op_0_bw="13">
<![CDATA[
:43  %tmp_35 = trunc i13 %p_p2_i413_i_2_i to i2

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:44  %brmerge1 = or i1 %or_cond_i412_i_i, %tmp_129_i

]]></node>
<StgValue><ssdm name="brmerge1"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="2" op_0_bw="13">
<![CDATA[
:45  %tmp_36 = trunc i13 %tmp_123_i to i2

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:46  %tmp_1 = select i1 %or_cond_i412_i_i, i2 %tmp_36, i2 0

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="2" op_0_bw="13">
<![CDATA[
:47  %tmp_37 = trunc i13 %p_p2_i413_i_i to i2

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:48  %tmp_38 = sub i2 %tmp_21, %tmp_23

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:49  %tmp_s = select i1 %tmp_137_i, i2 %tmp_37, i2 %tmp_38

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:50  %tmp_2 = select i1 %brmerge1, i2 %tmp_1, i2 %tmp_s

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:52  %brmerge2 = or i1 %or_cond_i412_i_1_i, %tmp_129_i

]]></node>
<StgValue><ssdm name="brmerge2"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="2" op_0_bw="13">
<![CDATA[
:53  %tmp_39 = trunc i13 %p_assign_6_1_i to i2

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:54  %tmp_3 = select i1 %or_cond_i412_i_1_i, i2 %tmp_39, i2 0

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="2" op_0_bw="13">
<![CDATA[
:55  %tmp_40 = trunc i13 %p_p2_i413_i_1_i to i2

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:56  %tmp_41 = sub i2 %tmp_30, %tmp_31

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:57  %tmp_4 = select i1 %tmp_137_1_i, i2 %tmp_40, i2 %tmp_41

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:58  %tmp_6 = select i1 %brmerge2, i2 %tmp_3, i2 %tmp_4

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:60  %brmerge3 = or i1 %or_cond_i412_i_2_i, %tmp_129_i

]]></node>
<StgValue><ssdm name="brmerge3"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="2" op_0_bw="13">
<![CDATA[
:61  %tmp_42 = trunc i13 %p_assign_6_2_i to i2

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:62  %tmp_7 = select i1 %or_cond_i412_i_2_i, i2 %tmp_42, i2 0

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="2" op_0_bw="13">
<![CDATA[
:63  %tmp_43 = trunc i13 %p_p2_i413_i_2_i to i2

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:64  %tmp_44 = sub i2 %tmp_34, %tmp_35

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:65  %tmp_13 = select i1 %tmp_137_2_i, i2 %tmp_43, i2 %tmp_44

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_12_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:66  %tmp_14 = select i1 %brmerge3, i2 %tmp_7, i2 %tmp_13

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="tmp_12_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="0">
<![CDATA[
.exit:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1835) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_13_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1835)

]]></node>
<StgValue><ssdm name="tmp_13_i"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %rev = xor i1 %ult, true

]]></node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="tmp_120_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:51  %row_assign_8_i = sub i2 %p_neg392_i_cast_i, %tmp_2

]]></node>
<StgValue><ssdm name="row_assign_8_i"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="tmp_120_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:59  %row_assign_8_1_t_i = sub i2 %p_neg392_i_cast_i, %tmp_6

]]></node>
<StgValue><ssdm name="row_assign_8_1_t_i"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="tmp_120_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:67  %row_assign_8_2_t_i = sub i2 %p_neg392_i_cast_i, %tmp_14

]]></node>
<StgValue><ssdm name="row_assign_8_2_t_i"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="0" op_0_bw="0">
<![CDATA[
:68  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0  %p_027_0_i_i = phi i12 [ 0, %1 ], [ %j_V, %._crit_edge401.i.i ]

]]></node>
<StgValue><ssdm name="p_027_0_i_i"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="13" op_0_bw="12">
<![CDATA[
:2  %tmp_15_cast_i = zext i12 %p_027_0_i_i to i13

]]></node>
<StgValue><ssdm name="tmp_15_cast_i"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %tmp_16_i = icmp ult i13 %tmp_15_cast_i, %widthloop

]]></node>
<StgValue><ssdm name="tmp_16_i"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5  %j_V = add i12 %p_027_0_i_i, 1

]]></node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_16_i, label %.critedge.i.i_ifconv, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="11" op_0_bw="11" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge.i.i_ifconv:8  %tmp_45 = call i11 @_ssdm_op_PartSelect.i11.i12.i32.i32(i12 %p_027_0_i_i, i32 1, i32 11)

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.critedge.i.i_ifconv:9  %icmp1 = icmp ne i11 %tmp_45, 0

]]></node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.critedge.i.i_ifconv:11  %ImagLoc_x = add i13 -1, %tmp_15_cast_i

]]></node>
<StgValue><ssdm name="ImagLoc_x"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
.critedge.i.i_ifconv:12  %tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ImagLoc_x, i32 12)

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i_ifconv:13  %rev4 = xor i1 %tmp_46, true

]]></node>
<StgValue><ssdm name="rev4"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.critedge.i.i_ifconv:14  %tmp_21_i = icmp slt i13 %ImagLoc_x, %cols_cast_i

]]></node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i_ifconv:15  %or_cond_i_i_i = and i1 %tmp_21_i, %rev4

]]></node>
<StgValue><ssdm name="or_cond_i_i_i"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i_ifconv:16  %brmerge = or i1 %or_cond_i_i_i, %tmp_22_i

]]></node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.critedge.i.i_ifconv:17  %ImagLoc_x_cast_i_mux = select i1 %or_cond_i_i_i, i13 %ImagLoc_x, i13 0

]]></node>
<StgValue><ssdm name="ImagLoc_x_cast_i_mux"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
.critedge.i.i_ifconv:19  %tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ImagLoc_x, i32 12)

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.critedge.i.i_ifconv:20  %p_assign_1 = sub i13 1, %tmp_15_cast_i

]]></node>
<StgValue><ssdm name="p_assign_1"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.critedge.i.i_ifconv:21  %p_p2_i_i_i = select i1 %tmp_47, i13 %p_assign_1, i13 %ImagLoc_x

]]></node>
<StgValue><ssdm name="p_p2_i_i_i"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.critedge.i.i_ifconv:23  %tmp_24_i = icmp slt i13 %p_p2_i_i_i, %cols_cast_i

]]></node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i_ifconv:31  %brmerge_i = or i1 %rev, %tmp_21_i

]]></node>
<StgValue><ssdm name="brmerge_i"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge.i.i_ifconv:46  br i1 %or_cond_i_i_i, label %3, label %._crit_edge394.i.i_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp, label %4, label %borderInterpolate.exit411.i.0.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="or_cond_i_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
borderInterpolate.exit411.i.0.i:1  br i1 %tmp_98_i, label %"operator().exit454.i.0.i", label %._crit_edge396.i.0.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="or_cond_i_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge396.i.0.i:0  br i1 %tmp_98_1_i, label %"operator().exit454.i.1.i", label %._crit_edge396.i.1.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="or_cond_i_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge396.i.1.i:0  br i1 %tmp_98_2_i, label %"operator().exit454.i.2.i", label %._crit_edge396.i.2.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="or_cond_i_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge396.i.2.i:0  br label %._crit_edge394.i.i_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="or_cond_i_i_i" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_14_i, label %.preheader388.i.preheader.0.i, label %._crit_edge394.i.i_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge394.i.i_ifconv:6  %or_cond_i_i = and i1 %icmp, %icmp1

]]></node>
<StgValue><ssdm name="or_cond_i_i"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge394.i.i_ifconv:7  br i1 %or_cond_i_i, label %.preheader.i, label %._crit_edge401.i.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="14" op_0_bw="13">
<![CDATA[
.critedge.i.i_ifconv:18  %ImagLoc_x_cast_i_mux_cast = zext i13 %ImagLoc_x_cast_i_mux to i14

]]></node>
<StgValue><ssdm name="ImagLoc_x_cast_i_mux_cast"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="14" op_0_bw="13">
<![CDATA[
.critedge.i.i_ifconv:22  %p_p2_i_i_cast_i = sext i13 %p_p2_i_i_i to i14

]]></node>
<StgValue><ssdm name="p_p2_i_i_cast_i"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.critedge.i.i_ifconv:24  %p_assign_2 = sub i14 %tmp_26_i, %p_p2_i_i_cast_i

]]></node>
<StgValue><ssdm name="p_assign_2"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
.critedge.i.i_ifconv:25  %sel_tmp = select i1 %brmerge, i14 %ImagLoc_x_cast_i_mux_cast, i14 %p_assign_2

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i_ifconv:26  %sel_tmp7 = xor i1 %brmerge, true

]]></node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i_ifconv:27  %sel_tmp8 = and i1 %tmp_24_i, %sel_tmp7

]]></node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
.critedge.i.i_ifconv:28  %x = select i1 %sel_tmp8, i14 %p_p2_i_i_cast_i, i14 %sel_tmp

]]></node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="14">
<![CDATA[
.critedge.i.i_ifconv:29  %col_assign_cast_i = sext i14 %x to i32

]]></node>
<StgValue><ssdm name="col_assign_cast_i"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="2" op_0_bw="14">
<![CDATA[
.critedge.i.i_ifconv:30  %tmp_48 = trunc i14 %x to i2

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="64" op_0_bw="32">
<![CDATA[
.critedge.i.i_ifconv:32  %tmp_63_i = zext i32 %col_assign_cast_i to i64

]]></node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.i.i_ifconv:33  %k_buf_0_val_3_addr = getelementptr [1920 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_63_i

]]></node>
<StgValue><ssdm name="k_buf_0_val_3_addr"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="8" op_0_bw="11">
<![CDATA[
.critedge.i.i_ifconv:34  %k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_3_load"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.i.i_ifconv:35  %col_assign_1_t_i = sub i2 %tmp_5, %tmp_48

]]></node>
<StgValue><ssdm name="col_assign_1_t_i"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.i.i_ifconv:38  %k_buf_0_val_4_addr = getelementptr [1920 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_63_i

]]></node>
<StgValue><ssdm name="k_buf_0_val_4_addr"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="8" op_0_bw="11">
<![CDATA[
.critedge.i.i_ifconv:39  %k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_4_load"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.i.i_ifconv:42  %k_buf_0_val_5_addr = getelementptr [1920 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_63_i

]]></node>
<StgValue><ssdm name="k_buf_0_val_5_addr"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="brmerge_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="8" op_0_bw="11">
<![CDATA[
.critedge.i.i_ifconv:43  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_5_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="199" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="8" op_0_bw="8">
<![CDATA[
:1  %right_border_buf_0_val_2_1_2 = load i8* %right_border_buf_0_val_2_1_1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_1_2"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 1922, i64 0)

]]></node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i.i_ifconv:0  %right_border_buf_0_val_0_1_s = load i8* %right_border_buf_0_val_0_1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_1_s"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i.i_ifconv:1  %right_border_buf_0_val_0_1_1_45 = load i8* %right_border_buf_0_val_0_1_1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_1_1_45"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i.i_ifconv:2  %right_border_buf_0_val_2_1_s = load i8* %right_border_buf_0_val_2_1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_1_s"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i.i_ifconv:3  %right_border_buf_0_val_1_1_s = load i8* %right_border_buf_0_val_1_1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_1_s"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i.i_ifconv:4  %right_border_buf_0_val_1_1_1_46 = load i8* %right_border_buf_0_val_1_1_1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_1_1_46"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.critedge.i.i_ifconv:5  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1836) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.critedge.i.i_ifconv:6  %tmp_17_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1836)

]]></node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.critedge.i.i_ifconv:7  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1808) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.critedge.i.i_ifconv:10  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1837) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="8" op_0_bw="11">
<![CDATA[
.critedge.i.i_ifconv:34  %k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_3_load"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
.critedge.i.i_ifconv:36  %tmp_8 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_val_0_1_s, i8 %right_border_buf_0_val_0_1_1_45, i8 undef, i2 %col_assign_1_t_i)

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.critedge.i.i_ifconv:37  %col_buf_0_val_0_0 = select i1 %brmerge_i, i8 %k_buf_0_val_3_load, i8 %tmp_8

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="8" op_0_bw="11">
<![CDATA[
.critedge.i.i_ifconv:39  %k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_4_load"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
.critedge.i.i_ifconv:40  %tmp_9 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_val_1_1_s, i8 %right_border_buf_0_val_1_1_1_46, i8 undef, i2 %col_assign_1_t_i)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.critedge.i.i_ifconv:41  %col_buf_0_val_1_0 = select i1 %brmerge_i, i8 %k_buf_0_val_4_load, i8 %tmp_9

]]></node>
<StgValue><ssdm name="col_buf_0_val_1_0"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="brmerge_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="8" op_0_bw="11">
<![CDATA[
.critedge.i.i_ifconv:43  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_5_load"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
.critedge.i.i_ifconv:44  %tmp_10 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_val_2_1_2, i8 %right_border_buf_0_val_2_1_s, i8 undef, i2 %col_assign_1_t_i)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.critedge.i.i_ifconv:45  %col_buf_0_val_2_0 = select i1 %brmerge_i, i8 %k_buf_0_val_5_load, i8 %tmp_10

]]></node>
<StgValue><ssdm name="col_buf_0_val_2_0"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="or_cond_i_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
borderInterpolate.exit411.i.0.i:0  %tmp_54 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="or_cond_i_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_98_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit454.i.0.i:0  store i8 %tmp_54, i8* %k_buf_0_val_5_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="or_cond_i_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_98_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="0" op_0_bw="0">
<![CDATA[
operator().exit454.i.0.i:1  br label %._crit_edge396.i.0.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="or_cond_i_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_98_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit454.i.1.i:0  store i8 %tmp_54, i8* %k_buf_0_val_4_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="or_cond_i_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_98_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="0" op_0_bw="0">
<![CDATA[
operator().exit454.i.1.i:1  br label %._crit_edge396.i.1.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="or_cond_i_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_98_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit454.i.2.i:0  store i8 %tmp_54, i8* %k_buf_0_val_3_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="or_cond_i_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_98_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="0" op_0_bw="0">
<![CDATA[
operator().exit454.i.2.i:1  br label %._crit_edge396.i.2.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="or_cond_i_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="8" op_0_bw="8">
<![CDATA[
.preheader388.i.preheader.0.i:0  %right_border_buf_0_val_0_1_2 = load i8* %right_border_buf_0_val_0_1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_1_2"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="or_cond_i_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="8" op_0_bw="8">
<![CDATA[
.preheader388.i.preheader.0.i:1  %right_border_buf_0_val_1_1_2 = load i8* %right_border_buf_0_val_1_1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_1_2"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="or_cond_i_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader388.i.preheader.0.i:2  store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="or_cond_i_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader388.i.preheader.0.i:3  store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="or_cond_i_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader388.i.preheader.0.i:4  %tmp_50 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="or_cond_i_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader388.i.preheader.0.i:5  store i8 %tmp_50, i8* %k_buf_0_val_3_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="or_cond_i_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader388.i.preheader.0.i:6  store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_val_2_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="or_cond_i_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader388.i.preheader.0.i:7  store i8 %right_border_buf_0_val_1_1_2, i8* %right_border_buf_0_val_1_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="or_cond_i_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader388.i.preheader.0.i:8  store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_val_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="or_cond_i_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader388.i.preheader.0.i:9  store i8 %right_border_buf_0_val_2_1_2, i8* %right_border_buf_0_val_2_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="or_cond_i_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader388.i.preheader.0.i:10  store i8 %right_border_buf_0_val_0_1_2, i8* %right_border_buf_0_val_0_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="or_cond_i_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader388.i.preheader.0.i:11  store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_val_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="or_cond_i_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="0" op_0_bw="0">
<![CDATA[
.preheader388.i.preheader.0.i:12  br label %._crit_edge394.i.i_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="tmp_120_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge394.i.i_ifconv:0  %tmp_15 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_8_i)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge394.i.i_ifconv:1  %src_kernel_win_0_val_0_0 = select i1 %tmp_120_i, i8 %tmp_15, i8 %col_buf_0_val_0_0

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_0"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="tmp_120_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge394.i.i_ifconv:2  %tmp_17 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_8_1_t_i)

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge394.i.i_ifconv:3  %src_kernel_win_0_val_1_0 = select i1 %tmp_120_i, i8 %tmp_17, i8 %col_buf_0_val_1_0

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_0"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="tmp_120_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge394.i.i_ifconv:4  %tmp_19 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_8_2_t_i)

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge394.i.i_ifconv:5  %src_kernel_win_0_val_2_0 = select i1 %tmp_120_i, i8 %tmp_19, i8 %col_buf_0_val_2_0

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_0"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="8" op_0_bw="8">
<![CDATA[
.preheader.i:0  %src_kernel_win_0_val_0_1_lo = load i8* %src_kernel_win_0_val_0_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_1_lo"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="8" op_0_bw="8">
<![CDATA[
.preheader.i:1  %src_kernel_win_0_val_0_1_1_s = load i8* %src_kernel_win_0_val_0_1_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_1_1_s"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="16" op_0_bw="8">
<![CDATA[
.preheader.i:30  %OP1_V_2_i = zext i8 %src_kernel_win_0_val_0_1_1_s to i16

]]></node>
<StgValue><ssdm name="OP1_V_2_i"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i:31  %p_Val2_4_2_i = mul i16 %OP1_V_2_i, %OP2_V_2_i

]]></node>
<StgValue><ssdm name="p_Val2_4_2_i"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="17" op_0_bw="16">
<![CDATA[
.preheader.i:32  %tmp_145_2_cast_i_cast = sext i16 %p_Val2_4_2_i to i17

]]></node>
<StgValue><ssdm name="tmp_145_2_cast_i_cast"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="16" op_0_bw="8">
<![CDATA[
.preheader.i:33  %OP1_V_2_1_i = zext i8 %src_kernel_win_0_val_0_1_lo to i16

]]></node>
<StgValue><ssdm name="OP1_V_2_1_i"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i:34  %p_Val2_4_2_1_i = mul i16 %OP1_V_2_1_i, %OP2_V_2_1_i

]]></node>
<StgValue><ssdm name="p_Val2_4_2_1_i"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="17" op_0_bw="16">
<![CDATA[
.preheader.i:35  %tmp_145_2_1_cast_i_cast = sext i16 %p_Val2_4_2_1_i to i17

]]></node>
<StgValue><ssdm name="tmp_145_2_1_cast_i_cast"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
<literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.i:37  %tmp12 = add i17 %tmp_145_2_1_cast_i_cast, %tmp_145_2_cast_i_cast

]]></node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge401.i.i:0  %src_kernel_win_0_val_0_1_lo_1 = load i8* %src_kernel_win_0_val_0_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_1_lo_1"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge401.i.i:8  store i8 %src_kernel_win_0_val_0_1_lo_1, i8* %src_kernel_win_0_val_0_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge401.i.i:9  store i8 %src_kernel_win_0_val_0_0, i8* %src_kernel_win_0_val_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="257" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="8" op_0_bw="8">
<![CDATA[
.preheader.i:2  %src_kernel_win_0_val_1_1_lo = load i8* %src_kernel_win_0_val_1_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_1_lo"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="8" op_0_bw="8">
<![CDATA[
.preheader.i:3  %src_kernel_win_0_val_1_1_1_s = load i8* %src_kernel_win_0_val_1_1_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_1_1_s"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="8" op_0_bw="8">
<![CDATA[
.preheader.i:4  %src_kernel_win_0_val_2_1_lo = load i8* %src_kernel_win_0_val_2_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1_lo"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="8" op_0_bw="8">
<![CDATA[
.preheader.i:5  %src_kernel_win_0_val_2_1_1_s = load i8* %src_kernel_win_0_val_2_1_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1_1_s"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="16" op_0_bw="8">
<![CDATA[
.preheader.i:6  %OP1_V_0_i = zext i8 %src_kernel_win_0_val_2_1_1_s to i16

]]></node>
<StgValue><ssdm name="OP1_V_0_i"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i:7  %p_Val2_4_0_i = mul i16 %OP1_V_0_i, %OP2_V_0_i

]]></node>
<StgValue><ssdm name="p_Val2_4_0_i"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="17" op_0_bw="16">
<![CDATA[
.preheader.i:8  %tmp_145_0_cast_i = sext i16 %p_Val2_4_0_i to i17

]]></node>
<StgValue><ssdm name="tmp_145_0_cast_i"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="16" op_0_bw="8">
<![CDATA[
.preheader.i:9  %OP1_V_0_1_i = zext i8 %src_kernel_win_0_val_2_1_lo to i16

]]></node>
<StgValue><ssdm name="OP1_V_0_1_i"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i:10  %p_Val2_4_0_1_i = mul i16 %OP1_V_0_1_i, %OP2_V_0_1_i

]]></node>
<StgValue><ssdm name="p_Val2_4_0_1_i"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="17" op_0_bw="16">
<![CDATA[
.preheader.i:11  %tmp_145_0_1_cast_i = sext i16 %p_Val2_4_0_1_i to i17

]]></node>
<StgValue><ssdm name="tmp_145_0_1_cast_i"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.i:12  %p_Val2_7_0_1_i = add i17 %tmp_145_0_1_cast_i, %tmp_145_0_cast_i

]]></node>
<StgValue><ssdm name="p_Val2_7_0_1_i"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="16" op_0_bw="8">
<![CDATA[
.preheader.i:14  %OP1_V_0_2_i = zext i8 %src_kernel_win_0_val_2_0 to i16

]]></node>
<StgValue><ssdm name="OP1_V_0_2_i"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i:15  %p_Val2_4_0_2_i = mul i16 %OP1_V_0_2_i, %OP2_V_0_2_i

]]></node>
<StgValue><ssdm name="p_Val2_4_0_2_i"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="17" op_0_bw="16">
<![CDATA[
.preheader.i:16  %tmp_145_0_2_cast_i_cast = sext i16 %p_Val2_4_0_2_i to i17

]]></node>
<StgValue><ssdm name="tmp_145_0_2_cast_i_cast"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="16" op_0_bw="8">
<![CDATA[
.preheader.i:17  %OP1_V_1_i = zext i8 %src_kernel_win_0_val_1_1_1_s to i16

]]></node>
<StgValue><ssdm name="OP1_V_1_i"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i:18  %p_Val2_4_1_i = mul i16 %OP1_V_1_i, %OP2_V_1_i

]]></node>
<StgValue><ssdm name="p_Val2_4_1_i"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="17" op_0_bw="16">
<![CDATA[
.preheader.i:19  %tmp_145_1_cast_i_cast = sext i16 %p_Val2_4_1_i to i17

]]></node>
<StgValue><ssdm name="tmp_145_1_cast_i_cast"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.i:20  %tmp9 = add i17 %tmp_145_1_cast_i_cast, %tmp_145_0_2_cast_i_cast

]]></node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="16" op_0_bw="8">
<![CDATA[
.preheader.i:24  %OP1_V_1_1_i = zext i8 %src_kernel_win_0_val_1_1_lo to i16

]]></node>
<StgValue><ssdm name="OP1_V_1_1_i"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i:25  %p_Val2_4_1_1_i = mul i16 %OP1_V_1_1_i, %OP2_V_1_1_i

]]></node>
<StgValue><ssdm name="p_Val2_4_1_1_i"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="16" op_0_bw="8">
<![CDATA[
.preheader.i:27  %OP1_V_1_2_i = zext i8 %src_kernel_win_0_val_1_0 to i16

]]></node>
<StgValue><ssdm name="OP1_V_1_2_i"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i:28  %p_Val2_4_1_2_i = mul i16 %OP1_V_1_2_i, %OP2_V_1_2_i

]]></node>
<StgValue><ssdm name="p_Val2_4_1_2_i"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="18" op_0_bw="16">
<![CDATA[
.preheader.i:29  %tmp_145_1_2_cast_i_cast = sext i16 %p_Val2_4_1_2_i to i18

]]></node>
<StgValue><ssdm name="tmp_145_1_2_cast_i_cast"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="18" op_0_bw="17">
<![CDATA[
.preheader.i:38  %tmp12_cast = sext i17 %tmp12 to i18

]]></node>
<StgValue><ssdm name="tmp12_cast"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.i:39  %tmp11 = add i18 %tmp_145_1_2_cast_i_cast, %tmp12_cast

]]></node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge401.i.i:1  %src_kernel_win_0_val_1_1_lo_1 = load i8* %src_kernel_win_0_val_1_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_1_lo_1"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge401.i.i:2  %src_kernel_win_0_val_2_1_lo_1 = load i8* %src_kernel_win_0_val_2_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1_lo_1"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge401.i.i:3  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1836, i32 %tmp_17_i)

]]></node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge401.i.i:4  store i8 %src_kernel_win_0_val_2_1_lo_1, i8* %src_kernel_win_0_val_2_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge401.i.i:5  store i8 %src_kernel_win_0_val_2_0, i8* %src_kernel_win_0_val_2_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge401.i.i:6  store i8 %src_kernel_win_0_val_1_1_lo_1, i8* %src_kernel_win_0_val_1_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge401.i.i:7  store i8 %src_kernel_win_0_val_1_0, i8* %src_kernel_win_0_val_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge401.i.i:10  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="290" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="18" op_0_bw="17">
<![CDATA[
.preheader.i:13  %p_Val2_7_0_1_cast_i = sext i17 %p_Val2_7_0_1_i to i18

]]></node>
<StgValue><ssdm name="p_Val2_7_0_1_cast_i"/></StgValue>
</operation>

<operation id="291" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="18" op_0_bw="17">
<![CDATA[
.preheader.i:21  %tmp9_cast = sext i17 %tmp9 to i18

]]></node>
<StgValue><ssdm name="tmp9_cast"/></StgValue>
</operation>

<operation id="292" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.i:22  %p_Val2_7_1_i = add i18 %p_Val2_7_0_1_cast_i, %tmp9_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_1_i"/></StgValue>
</operation>

<operation id="293" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="19" op_0_bw="18">
<![CDATA[
.preheader.i:23  %p_Val2_7_1_cast_i = sext i18 %p_Val2_7_1_i to i19

]]></node>
<StgValue><ssdm name="p_Val2_7_1_cast_i"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="19" op_0_bw="16">
<![CDATA[
.preheader.i:26  %tmp_145_1_1_cast_i = sext i16 %p_Val2_4_1_1_i to i19

]]></node>
<StgValue><ssdm name="tmp_145_1_1_cast_i"/></StgValue>
</operation>

<operation id="295" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.i:36  %tmp10 = add i19 %tmp_145_1_1_cast_i, %p_Val2_7_1_cast_i

]]></node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="296" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="19" op_0_bw="18">
<![CDATA[
.preheader.i:40  %tmp11_cast = sext i18 %tmp11 to i19

]]></node>
<StgValue><ssdm name="tmp11_cast"/></StgValue>
</operation>

<operation id="297" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.i:41  %p_Val2_7_2_1_i = add i19 %tmp10, %tmp11_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_2_1_i"/></StgValue>
</operation>

<operation id="298" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="20" op_0_bw="19">
<![CDATA[
.preheader.i:42  %p_Val2_7_2_1_cast_i = sext i19 %p_Val2_7_2_1_i to i20

]]></node>
<StgValue><ssdm name="p_Val2_7_2_1_cast_i"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="16" op_0_bw="8">
<![CDATA[
.preheader.i:43  %OP1_V_2_2_i = zext i8 %src_kernel_win_0_val_0_0 to i16

]]></node>
<StgValue><ssdm name="OP1_V_2_2_i"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i:44  %p_Val2_4_2_2_i = mul i16 %OP1_V_2_2_i, %OP2_V_2_2_i

]]></node>
<StgValue><ssdm name="p_Val2_4_2_2_i"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="20" op_0_bw="16">
<![CDATA[
.preheader.i:45  %tmp_145_2_2_i = sext i16 %p_Val2_4_2_2_i to i20

]]></node>
<StgValue><ssdm name="tmp_145_2_2_i"/></StgValue>
</operation>

<operation id="302" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.i:46  %p_Val2_1 = add i20 %tmp_145_2_2_i, %p_Val2_7_2_1_cast_i

]]></node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="303" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
.preheader.i:47  %isneg = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %p_Val2_1, i32 19)

]]></node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="304" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="8" op_0_bw="20">
<![CDATA[
.preheader.i:48  %p_Val2_2 = trunc i20 %p_Val2_1 to i8

]]></node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="305" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.i:49  %p_Result_3_i_i_i = call i12 @_ssdm_op_PartSelect.i12.i20.i32.i32(i20 %p_Val2_1, i32 8, i32 19)

]]></node>
<StgValue><ssdm name="p_Result_3_i_i_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="306" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.i:50  %tmp_2_i_i_i = xor i1 %isneg, true

]]></node>
<StgValue><ssdm name="tmp_2_i_i_i"/></StgValue>
</operation>

<operation id="307" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.i:51  %not_i_i_i_i = icmp ne i12 %p_Result_3_i_i_i, 0

]]></node>
<StgValue><ssdm name="not_i_i_i_i"/></StgValue>
</operation>

<operation id="308" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.i:52  %overflow = and i1 %not_i_i_i_i, %tmp_2_i_i_i

]]></node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="309" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.i:53  %p_mux_i_i_cast_i = select i1 %tmp_2_i_i_i, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_mux_i_i_cast_i"/></StgValue>
</operation>

<operation id="310" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.i:54  %tmp_i_i_i = or i1 %isneg, %overflow

]]></node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="311" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.i:55  %p_Val2_s = select i1 %tmp_i_i_i, i8 %p_mux_i_i_cast_i, i8 %p_Val2_2

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="312" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.i:56  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_s)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i:57  br label %._crit_edge401.i.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="314" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="331" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0  %empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1835, i32 %tmp_13_i)

]]></node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="332" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
