{"critical_paths": [{"from": "posedge counter_clk_$glb_clk", "path": [{"delay": 1.3899999856948853, "from": {"cell": "u_screen_gen.u_green_lane.pulse_counter_SB_DFFSR_Q_D_SB_LUT4_O_LC", "loc": [1, 11], "port": "O"}, "to": {"cell": "u_screen_gen.u_green_lane.pulse_counter_SB_DFFSR_Q_D_SB_LUT4_O_LC", "loc": [1, 11], "port": "O"}, "type": "clk-to-q"}, {"delay": 1.7610000371932983, "from": {"cell": "u_screen_gen.u_green_lane.pulse_counter_SB_DFFSR_Q_D_SB_LUT4_O_LC", "loc": [1, 11], "port": "O"}, "net": "u_screen_gen.u_green_lane.pulse_counter[2]", "sources": ["green_lane.sv:39.13-39.26"], "to": {"cell": "button_SB_LUT4_I0_1_LC", "loc": [1, 11], "port": "I1"}, "type": "routing"}, {"delay": 1.2309999465942383, "from": {"cell": "button_SB_LUT4_I0_1_LC", "loc": [1, 11], "port": "I1"}, "to": {"cell": "button_SB_LUT4_I0_1_LC", "loc": [1, 11], "port": "O"}, "type": "logic"}, {"delay": 2.9249999523162842, "from": {"cell": "button_SB_LUT4_I0_1_LC", "loc": [1, 11], "port": "O"}, "net": "button_SB_LUT4_I0_1_O", "sources": [], "to": {"cell": "u_screen_gen.u_green_lane.pulse_counter_SB_DFFSR_Q_1_D_SB_LUT4_O_LC", "loc": [1, 11], "port": "SR"}, "type": "routing"}, {"delay": 0.10000000149011612, "from": {"cell": "u_screen_gen.u_green_lane.pulse_counter_SB_DFFSR_Q_1_D_SB_LUT4_O_LC", "loc": [1, 11], "port": "SR"}, "to": {"cell": "u_screen_gen.u_green_lane.pulse_counter_SB_DFFSR_Q_1_D_SB_LUT4_O_LC", "loc": [1, 11], "port": "SR"}, "type": "setup"}], "to": "posedge counter_clk_$glb_clk"}, {"from": "posedge intermediate_clk_$glb_clk", "path": [{"delay": 1.3899999856948853, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_7_D_SB_LUT4_O_LC", "loc": [11, 16], "port": "O"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_7_D_SB_LUT4_O_LC", "loc": [11, 16], "port": "O"}, "type": "clk-to-q"}, {"delay": 3.0569999217987061, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_7_D_SB_LUT4_O_LC", "loc": [11, 16], "port": "O"}, "net": "curr_row[2]", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [10, 11], "port": "I2"}, "type": "routing"}, {"delay": 0.60900002717971802, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [10, 11], "port": "I2"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [10, 11], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [10, 11], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI", "sources": ["vga.sv:20.30-20.42", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_LC", "loc": [10, 11], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_LC", "loc": [10, 11], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_LC", "loc": [10, 11], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_LC", "loc": [10, 11], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3", "sources": ["vga.sv:20.30-20.42", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [10, 11], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [10, 11], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [10, 11], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [10, 11], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3", "sources": ["vga.sv:20.30-20.42", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [10, 11], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [10, 11], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [10, 11], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [10, 11], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3", "sources": ["vga.sv:20.30-20.42", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [10, 11], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [10, 11], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [10, 11], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [10, 11], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3", "sources": ["vga.sv:20.30-20.42", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [10, 11], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [10, 11], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [10, 11], "port": "COUT"}, "type": "logic"}, {"delay": 0.5559999942779541, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [10, 11], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3", "sources": ["vga.sv:20.30-20.42", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [10, 12], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [10, 12], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [10, 12], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [10, 12], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3", "sources": ["vga.sv:20.30-20.42", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [10, 12], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [10, 12], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [10, 12], "port": "COUT"}, "type": "logic"}, {"delay": 0.66200000047683716, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [10, 12], "port": "COUT"}, "net": "$nextpnr_ICESTORM_LC_100$I3", "sources": [], "to": {"cell": "$nextpnr_ICESTORM_LC_100", "loc": [10, 12], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "$nextpnr_ICESTORM_LC_100", "loc": [10, 12], "port": "I3"}, "to": {"cell": "$nextpnr_ICESTORM_LC_100", "loc": [10, 12], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "$nextpnr_ICESTORM_LC_100", "loc": [10, 12], "port": "O"}, "net": "u_screen_gen.u_green_lane.shift_reg[4]_SB_LUT4_I1_I3_SB_LUT4_O_I1", "sources": ["vga.sv:20.30-20.42", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI$CARRY", "loc": [11, 13], "port": "I1"}, "type": "routing"}, {"delay": 0.67500001192092896, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI$CARRY", "loc": [11, 13], "port": "I1"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI$CARRY", "loc": [11, 13], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI$CARRY", "loc": [11, 13], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 13], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 13], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 13], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 13], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 13], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 13], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 13], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 13], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 13], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 13], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 13], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 13], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 13], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 13], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 13], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 13], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 13], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 13], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 13], "port": "COUT"}, "type": "logic"}, {"delay": 0.5559999942779541, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 13], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 14], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 14], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 14], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 14], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 14], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 14], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 14], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 14], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 14], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 14], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 14], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 14], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 14], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 14], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 14], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 14], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 14], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 14], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 14], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 14], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 14], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 14], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 14], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 14], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 14], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 14], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 14], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 14], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 14], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 14], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 14], "port": "COUT"}, "type": "logic"}, {"delay": 0.5559999942779541, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 14], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 15], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 15], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 15], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 15], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 15], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 15], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 15], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 15], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 15], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 15], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 15], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 15], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 15], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 15], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 15], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 15], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 15], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 15], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 15], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 15], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 15], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 15], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 15], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 15], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 15], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 15], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 15], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 15], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 15], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 15], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 15], "port": "COUT"}, "type": "logic"}, {"delay": 1.218000054359436, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [11, 15], "port": "COUT"}, "net": "$nextpnr_ICESTORM_LC_226$I3", "sources": [], "to": {"cell": "$nextpnr_ICESTORM_LC_226", "loc": [11, 16], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "$nextpnr_ICESTORM_LC_226", "loc": [11, 16], "port": "I3"}, "to": {"cell": "$nextpnr_ICESTORM_LC_226", "loc": [11, 16], "port": "O"}, "type": "logic"}, {"delay": 2.9519999027252197, "from": {"cell": "$nextpnr_ICESTORM_LC_226", "loc": [11, 16], "port": "O"}, "net": "u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]", "sources": ["vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:23.21-23.43", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_2_D_SB_LUT4_O_LC", "loc": [11, 12], "port": "I0"}, "type": "routing"}, {"delay": 1.2339999675750732, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_2_D_SB_LUT4_O_LC", "loc": [11, 12], "port": "I0"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_2_D_SB_LUT4_O_LC", "loc": [11, 12], "port": "I0"}, "type": "setup"}], "to": "posedge intermediate_clk_$glb_clk"}, {"from": "<async>", "path": [{"delay": 0, "from": {"cell": "button$sb_io", "loc": [8, 0], "port": "D_IN_0"}, "to": {"cell": "button$sb_io", "loc": [8, 0], "port": "D_IN_0"}, "type": "source"}, {"delay": 4.7909998893737793, "from": {"cell": "button$sb_io", "loc": [8, 0], "port": "D_IN_0"}, "net": "button$SB_IO_IN", "sources": ["green_lane.sv:7.21-7.27"], "to": {"cell": "button_SB_LUT4_I0_1_LC", "loc": [1, 11], "port": "I0"}, "type": "routing"}, {"delay": 1.284000039100647, "from": {"cell": "button_SB_LUT4_I0_1_LC", "loc": [1, 11], "port": "I0"}, "to": {"cell": "button_SB_LUT4_I0_1_LC", "loc": [1, 11], "port": "O"}, "type": "logic"}, {"delay": 2.9249999523162842, "from": {"cell": "button_SB_LUT4_I0_1_LC", "loc": [1, 11], "port": "O"}, "net": "button_SB_LUT4_I0_1_O", "sources": [], "to": {"cell": "u_screen_gen.u_green_lane.pulse_counter_SB_DFFSR_Q_1_D_SB_LUT4_O_LC", "loc": [1, 11], "port": "SR"}, "type": "routing"}, {"delay": 0.10000000149011612, "from": {"cell": "u_screen_gen.u_green_lane.pulse_counter_SB_DFFSR_Q_1_D_SB_LUT4_O_LC", "loc": [1, 11], "port": "SR"}, "to": {"cell": "u_screen_gen.u_green_lane.pulse_counter_SB_DFFSR_Q_1_D_SB_LUT4_O_LC", "loc": [1, 11], "port": "SR"}, "type": "setup"}], "to": "posedge counter_clk_$glb_clk"}, {"from": "posedge counter_clk_$glb_clk", "path": [{"delay": 1.3899999856948853, "from": {"cell": "u_screen_gen.u_green_lane.shift_reg[63]_SB_DFF_Q_DFFLC", "loc": [3, 26], "port": "O"}, "to": {"cell": "u_screen_gen.u_green_lane.shift_reg[63]_SB_DFF_Q_DFFLC", "loc": [3, 26], "port": "O"}, "type": "clk-to-q"}, {"delay": 2.4089999198913574, "from": {"cell": "u_screen_gen.u_green_lane.shift_reg[63]_SB_DFF_Q_DFFLC", "loc": [3, 26], "port": "O"}, "net": "u_screen_gen.u_green_lane.shift_reg[63]", "sources": ["green_lane.sv:38.7-38.16"], "to": {"cell": "u_screen_gen.u_green_lane.shift_reg[63]_SB_LUT4_I1_LC", "loc": [2, 24], "port": "I1"}, "type": "routing"}, {"delay": 1.2309999465942383, "from": {"cell": "u_screen_gen.u_green_lane.shift_reg[63]_SB_LUT4_I1_LC", "loc": [2, 24], "port": "I1"}, "to": {"cell": "u_screen_gen.u_green_lane.shift_reg[63]_SB_LUT4_I1_LC", "loc": [2, 24], "port": "O"}, "type": "logic"}, {"delay": 2.9519999027252197, "from": {"cell": "u_screen_gen.u_green_lane.shift_reg[63]_SB_LUT4_I1_LC", "loc": [2, 24], "port": "O"}, "net": "u_screen_gen.u_green_lane.shift_reg[63]_SB_LUT4_I1_O[3]", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "u_screen_gen.u_green_lane.shift_reg[50]_SB_LUT4_I0_LC", "loc": [2, 20], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_screen_gen.u_green_lane.shift_reg[50]_SB_LUT4_I0_LC", "loc": [2, 20], "port": "I3"}, "to": {"cell": "u_screen_gen.u_green_lane.shift_reg[50]_SB_LUT4_I0_LC", "loc": [2, 20], "port": "O"}, "type": "logic"}, {"delay": 3.494999885559082, "from": {"cell": "u_screen_gen.u_green_lane.shift_reg[50]_SB_LUT4_I0_LC", "loc": [2, 20], "port": "O"}, "net": "u_screen_gen.u_green_lane.shift_reg[60]_SB_LUT4_I0_O[0]", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "u_screen_gen.u_green_lane.shift_reg[60]_SB_LUT4_I0_O_SB_LUT4_I2_LC", "loc": [7, 22], "port": "I2"}, "type": "routing"}, {"delay": 1.2050000429153442, "from": {"cell": "u_screen_gen.u_green_lane.shift_reg[60]_SB_LUT4_I0_O_SB_LUT4_I2_LC", "loc": [7, 22], "port": "I2"}, "to": {"cell": "u_screen_gen.u_green_lane.shift_reg[60]_SB_LUT4_I0_O_SB_LUT4_I2_LC", "loc": [7, 22], "port": "O"}, "type": "logic"}, {"delay": 2.9519999027252197, "from": {"cell": "u_screen_gen.u_green_lane.shift_reg[60]_SB_LUT4_I0_O_SB_LUT4_I2_LC", "loc": [7, 22], "port": "O"}, "net": "u_screen_gen.u_green_lane.shift_reg[60]_SB_LUT4_I0_O_SB_LUT4_I2_O[3]", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "u_screen_gen.u_green_lane.shift_reg[60]_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_LC", "loc": [9, 21], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_screen_gen.u_green_lane.shift_reg[60]_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_LC", "loc": [9, 21], "port": "I3"}, "to": {"cell": "u_screen_gen.u_green_lane.shift_reg[60]_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_LC", "loc": [9, 21], "port": "O"}, "type": "logic"}, {"delay": 2.9519999027252197, "from": {"cell": "u_screen_gen.u_green_lane.shift_reg[60]_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_LC", "loc": [9, 21], "port": "O"}, "net": "u_screen_gen.u_green_lane.shift_reg[14]_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "u_screen_gen.u_green_lane.shift_reg[14]_SB_LUT4_I0_O_SB_LUT4_O_2_LC", "loc": [5, 22], "port": "I2"}, "type": "routing"}, {"delay": 1.2050000429153442, "from": {"cell": "u_screen_gen.u_green_lane.shift_reg[14]_SB_LUT4_I0_O_SB_LUT4_O_2_LC", "loc": [5, 22], "port": "I2"}, "to": {"cell": "u_screen_gen.u_green_lane.shift_reg[14]_SB_LUT4_I0_O_SB_LUT4_O_2_LC", "loc": [5, 22], "port": "O"}, "type": "logic"}, {"delay": 2.8469998836517334, "from": {"cell": "u_screen_gen.u_green_lane.shift_reg[14]_SB_LUT4_I0_O_SB_LUT4_O_2_LC", "loc": [5, 22], "port": "O"}, "net": "u_screen_gen.u_green_lane.shift_reg[14]_SB_LUT4_I0_O[3]", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "rgb_SB_LUT4_O_4_I2_SB_LUT4_O_LC", "loc": [11, 22], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "rgb_SB_LUT4_O_4_I2_SB_LUT4_O_LC", "loc": [11, 22], "port": "I3"}, "to": {"cell": "rgb_SB_LUT4_O_4_I2_SB_LUT4_O_LC", "loc": [11, 22], "port": "O"}, "type": "logic"}, {"delay": 3.0569999217987061, "from": {"cell": "rgb_SB_LUT4_O_4_I2_SB_LUT4_O_LC", "loc": [11, 22], "port": "O"}, "net": "rgb_SB_LUT4_O_4_I2[2]", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "rgb_SB_LUT4_O_4_LC", "loc": [11, 28], "port": "I2"}, "type": "routing"}, {"delay": 1.2050000429153442, "from": {"cell": "rgb_SB_LUT4_O_4_LC", "loc": [11, 28], "port": "I2"}, "to": {"cell": "rgb_SB_LUT4_O_4_LC", "loc": [11, 28], "port": "O"}, "type": "logic"}, {"delay": 2.9519999027252197, "from": {"cell": "rgb_SB_LUT4_O_4_LC", "loc": [11, 28], "port": "O"}, "net": "rgb[2]$SB_IO_OUT", "sources": ["screen_gen.sv:5.27-5.30"], "to": {"cell": "rgb[2]$sb_io", "loc": [13, 31], "port": "D_OUT_0"}, "type": "routing"}], "to": "<async>"}, {"from": "posedge intermediate_clk_$glb_clk", "path": [{"delay": 1.3899999856948853, "from": {"cell": "u_vga.curr_col_SB_DFF_Q_6_DFFLC", "loc": [14, 10], "port": "O"}, "to": {"cell": "u_vga.curr_col_SB_DFF_Q_6_DFFLC", "loc": [14, 10], "port": "O"}, "type": "clk-to-q"}, {"delay": 5.000999927520752, "from": {"cell": "u_vga.curr_col_SB_DFF_Q_6_DFFLC", "loc": [14, 10], "port": "O"}, "net": "curr_col[3]", "sources": ["vga.sv:6.27-6.35"], "to": {"cell": "HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [15, 26], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [15, 26], "port": "I3"}, "to": {"cell": "HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [15, 26], "port": "O"}, "type": "logic"}, {"delay": 2.4089999198913574, "from": {"cell": "HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [15, 26], "port": "O"}, "net": "HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1", "sources": ["digit_gen.sv:56.35-56.54", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:8.8-8.10"], "to": {"cell": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [15, 23], "port": "I2"}, "type": "routing"}, {"delay": 0.60900002717971802, "from": {"cell": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [15, 23], "port": "I2"}, "to": {"cell": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [15, 23], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [15, 23], "port": "COUT"}, "net": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI", "sources": ["screen_gen.sv:184.38-184.46", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [15, 23], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [15, 23], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [15, 23], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [15, 23], "port": "COUT"}, "net": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI", "sources": ["screen_gen.sv:184.38-184.46", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [15, 23], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [15, 23], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [15, 23], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [15, 23], "port": "COUT"}, "net": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI", "sources": ["screen_gen.sv:184.38-184.46", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [15, 23], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [15, 23], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [15, 23], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [15, 23], "port": "COUT"}, "net": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI", "sources": ["screen_gen.sv:184.38-184.46", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [15, 23], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [15, 23], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [15, 23], "port": "COUT"}, "type": "logic"}, {"delay": 0.5559999942779541, "from": {"cell": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [15, 23], "port": "COUT"}, "net": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI", "sources": ["screen_gen.sv:184.38-184.46", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [15, 24], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [15, 24], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [15, 24], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [15, 24], "port": "COUT"}, "net": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI", "sources": ["screen_gen.sv:184.38-184.46", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO$CARRY", "loc": [15, 24], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO$CARRY", "loc": [15, 24], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO$CARRY", "loc": [15, 24], "port": "COUT"}, "type": "logic"}, {"delay": 0.66200000047683716, "from": {"cell": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO$CARRY", "loc": [15, 24], "port": "COUT"}, "net": "$nextpnr_ICESTORM_LC_108$I3", "sources": [], "to": {"cell": "$nextpnr_ICESTORM_LC_108", "loc": [15, 24], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "$nextpnr_ICESTORM_LC_108", "loc": [15, 24], "port": "I3"}, "to": {"cell": "$nextpnr_ICESTORM_LC_108", "loc": [15, 24], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "$nextpnr_ICESTORM_LC_108", "loc": [15, 24], "port": "O"}, "net": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [14, 25], "port": "I1"}, "type": "routing"}, {"delay": 1.2309999465942383, "from": {"cell": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [14, 25], "port": "I1"}, "to": {"cell": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [14, 25], "port": "O"}, "type": "logic"}, {"delay": 2.4089999198913574, "from": {"cell": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [14, 25], "port": "O"}, "net": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "u_screen_gen.u_green_lane.shift_reg[19]_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_LC", "loc": [14, 23], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_screen_gen.u_green_lane.shift_reg[19]_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_LC", "loc": [14, 23], "port": "I3"}, "to": {"cell": "u_screen_gen.u_green_lane.shift_reg[19]_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_LC", "loc": [14, 23], "port": "O"}, "type": "logic"}, {"delay": 2.9519999027252197, "from": {"cell": "u_screen_gen.u_green_lane.shift_reg[19]_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_LC", "loc": [14, 23], "port": "O"}, "net": "u_screen_gen.u_green_lane.shift_reg[19]_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_LC", "loc": [13, 19], "port": "I2"}, "type": "routing"}, {"delay": 1.2050000429153442, "from": {"cell": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_LC", "loc": [13, 19], "port": "I2"}, "to": {"cell": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_LC", "loc": [13, 19], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_LC", "loc": [13, 19], "port": "O"}, "net": "u_screen_gen.u_green_lane.shift_reg[13]_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "u_screen_gen.u_green_lane.shift_reg[12]_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_LC", "loc": [13, 19], "port": "I2"}, "type": "routing"}, {"delay": 1.2050000429153442, "from": {"cell": "u_screen_gen.u_green_lane.shift_reg[12]_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_LC", "loc": [13, 19], "port": "I2"}, "to": {"cell": "u_screen_gen.u_green_lane.shift_reg[12]_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_LC", "loc": [13, 19], "port": "O"}, "type": "logic"}, {"delay": 2.9519999027252197, "from": {"cell": "u_screen_gen.u_green_lane.shift_reg[12]_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_LC", "loc": [13, 19], "port": "O"}, "net": "u_screen_gen.u_green_lane.shift_reg[12]_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "u_screen_gen.u_green_lane.shift_reg[85]_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_2_LC", "loc": [12, 22], "port": "I2"}, "type": "routing"}, {"delay": 1.2050000429153442, "from": {"cell": "u_screen_gen.u_green_lane.shift_reg[85]_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_2_LC", "loc": [12, 22], "port": "I2"}, "to": {"cell": "u_screen_gen.u_green_lane.shift_reg[85]_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_2_LC", "loc": [12, 22], "port": "O"}, "type": "logic"}, {"delay": 3.0569999217987061, "from": {"cell": "u_screen_gen.u_green_lane.shift_reg[85]_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_2_LC", "loc": [12, 22], "port": "O"}, "net": "u_screen_gen.u_green_lane.shift_reg[85]_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[3]", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "u_screen_gen.u_green_lane.shift_reg[85]_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I0_LC", "loc": [11, 27], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_screen_gen.u_green_lane.shift_reg[85]_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I0_LC", "loc": [11, 27], "port": "I3"}, "to": {"cell": "u_screen_gen.u_green_lane.shift_reg[85]_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I0_LC", "loc": [11, 27], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_screen_gen.u_green_lane.shift_reg[85]_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I0_LC", "loc": [11, 27], "port": "O"}, "net": "rgb_SB_LUT4_O_4_I2[3]", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "rgb_SB_LUT4_O_2_LC", "loc": [11, 28], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "rgb_SB_LUT4_O_2_LC", "loc": [11, 28], "port": "I3"}, "to": {"cell": "rgb_SB_LUT4_O_2_LC", "loc": [11, 28], "port": "O"}, "type": "logic"}, {"delay": 3.6930000782012939, "from": {"cell": "rgb_SB_LUT4_O_2_LC", "loc": [11, 28], "port": "O"}, "net": "rgb[5]$SB_IO_OUT", "sources": ["screen_gen.sv:5.27-5.30"], "to": {"cell": "rgb[5]$sb_io", "loc": [9, 31], "port": "D_OUT_0"}, "type": "routing"}], "to": "<async>"}], "fmax": {"counter_clk_$glb_clk": {"achieved": 135.00743103027344, "constraint": 12}, "intermediate_clk_$glb_clk": {"achieved": 40.390987396240234, "constraint": 12}}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, "ICESTORM_HFOSC": {"available": 1, "used": 0}, "ICESTORM_LC": {"available": 5280, "used": 1786}, "ICESTORM_LFOSC": {"available": 1, "used": 0}, "ICESTORM_PLL": {"available": 1, "used": 1}, "ICESTORM_RAM": {"available": 30, "used": 0}, "ICESTORM_SPRAM": {"available": 4, "used": 0}, "IO_I3C": {"available": 2, "used": 0}, "SB_GB": {"available": 8, "used": 3}, "SB_I2C": {"available": 2, "used": 0}, "SB_IO": {"available": 96, "used": 11}, "SB_LEDDA_IP": {"available": 1, "used": 0}, "SB_RGBA_DRV": {"available": 1, "used": 0}, "SB_SPI": {"available": 2, "used": 0}, "SB_WARMBOOT": {"available": 1, "used": 0}}}
