

================================================================
== Vivado HLS Report for 'Loopback_Loop_1_proc'
================================================================
* Date:           Thu Jun 02 16:39:44 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        hls_loopback
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.45|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  65537|  65537|  65537|  65537|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  65536|  65536|         1|          -|          -|  65536|    no    |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      28|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      19|
|Register         |        -|      -|      21|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      21|      47|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_fu_57_p2             |     +    |      0|  0|  17|          17|           1|
    |ap_sig_bdd_100         |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_101         |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_48          |    and   |      0|  0|   1|           1|           1|
    |exitcond_i_i_fu_51_p2  |   icmp   |      0|  0|   7|          17|          18|
    |ap_sig_bdd_61          |    or    |      0|  0|   1|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  28|          38|          23|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |   1|          3|    1|          3|
    |ap_sig_ioackin_OUT_r_TREADY  |   1|          2|    1|          2|
    |i_0_i_i_reg_40               |  17|          2|   17|         34|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  19|          7|   19|         39|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_reg_ioackin_OUT_r_TREADY  |   1|   0|    1|          0|
    |i_0_i_i_reg_40               |  17|   0|   17|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  21|   0|   21|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------+-----+-----+------------+----------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | Loopback_Loop_1_proc | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | Loopback_Loop_1_proc | return value |
|ap_start      |  in |    1| ap_ctrl_hs | Loopback_Loop_1_proc | return value |
|ap_done       | out |    1| ap_ctrl_hs | Loopback_Loop_1_proc | return value |
|ap_continue   |  in |    1| ap_ctrl_hs | Loopback_Loop_1_proc | return value |
|ap_idle       | out |    1| ap_ctrl_hs | Loopback_Loop_1_proc | return value |
|ap_ready      | out |    1| ap_ctrl_hs | Loopback_Loop_1_proc | return value |
|IN_r_TDATA    |  in |   32|    axis    |         IN_r         |    pointer   |
|IN_r_TVALID   |  in |    1|    axis    |         IN_r         |    pointer   |
|IN_r_TREADY   | out |    1|    axis    |         IN_r         |    pointer   |
|OUT_r_TDATA   | out |   32|    axis    |         OUT_r        |    pointer   |
|OUT_r_TVALID  | out |    1|    axis    |         OUT_r        |    pointer   |
|OUT_r_TREADY  |  in |    1|    axis    |         OUT_r        |    pointer   |
+--------------+-----+-----+------------+----------------------+--------------+

