#ifndef MEM_TBL_H
#define MEM_TBL_H
#if defined(DEFCOM)
0x00000001,
0x00000218,
0x000002EE,
0x000002EF,
0x00001389,
0x0000138A,
0x0000138B,
0x0000138C,
0x0000138D,
0x0000138E,
0x0000138F,
0x000013A3,
0x000013A4,
0x000013A5,
0x000013A6,
0x000013A7,
0x000013A8,
0x000013A9,
0x000013AA,
0x000013AB,
0x000013AC,
0x000013AD,
0x000013AE,
0x000013AF,
0x000013B0,
0x000013B1,
0x000013B2,
0x000013B3,
0x000013B4,
0x000013B5,
0x000013B6,
0x000013B7,
0x000013B8,
0x000013B9,
0x000013BA,
0x000013BB,
0x000013BC,
0x000013D1,
0x000013D8,
0x00001405,
0x00001419,
0x00001489,
0x000014F2,
0x000014F3,
0x000014F4,
0x000014F5,
0x000014F6,
0x000014F7,
0x00001510,
0x00001511,
0x00001512,
0x00001513,
0x00003ACA,
0x00003ACB,
0x00003ACC,
0x00003ACD,
0x00003ACE,
0x00003ACF,
0x00003AD0,
0x00003AD1,
0x00003B55,
0x00003B96,
0x00003C3A,
0x00003C3D,
0x00003C3E,
0x00004E34,
0x00004E35,
0x00004E36,
0x00004E37,
0x00004E38,
0x00004E39,
0x00004E3A,
0x00004E3B,
0x00004E3C,
0x00004E3D,
0x00004E3E,
0x00004E3F,
0x00004E40,
0x00004E41,
0x00004E42,
0x00004E43,
0x00004E44,
0x00004E45,
0x00004E46,
0x00004E47,
0x00004E48,
0x00004E49,
0x00004E4A,
0x00004E4B,
0x00004E4C,
0x00004E4D,
0x00004E4E,
0x00004E4F,
0x00004E50,
0x00004E51,
0x00004E52,
0x00004E53,
0x00004E54,
0x00004E55,
0x00004E56,
0x00004E57,
0x00004E58,
0x00004E59,
0x00004E5A,
0x00004E5B,
0x00004E5C,
0x00004E5D,
0x00004E5E,
0x00004E5F,
0x00004E60,
0x00004E61,
0x00004E62,
0x00004E63,
0x00004E64,
0x00004E65,
0x00004E66,
0x00004E67,
0x00004E68,
0x00004E70,
0x00004E71,
0x00004E72,
0x00004F21,
0x00004F22,
0x00004F9D,
0x00005040,
0x00005062,
0x0000508C,
0x000050B6,
0x000050B7,
0x000050B8,
0x000050B9,
0x000050BA,
0x000050BB,
0x000050BC,
0x000050BD,
0x000050BE,
0x000050BF,
0x000050C0,
0x000050C4,
0x000050DF,
0x000050E0,
0x000050E1,
0x000050E2,
0x000050E3,
0x000061B7,
0x000061B8,
0x000061B9,
0x000061BA,
0x000061C4,
0x000061C5,
0x000061C8,
0x000061C9,
0x000061CA,
0x000061CB,
0x000061CC,
0x000061CD,
0x000061D4,
0x000061D5,
#elif defined(DEF_UPPER)
0xFFFFFFFF,
0,
0x7FFFFFFF,
0x7FFFFFFF,
0,
0,
0,
0,
0,
0,
0xFFFFFFFF,
0xFFFFFFFF,
0xFFFFFFFF,
0xFFFFFFFF,
0xFFFFFFFF,
0xFFFFFFFF,
0xFFFFFFFF,
0xFFFFFFFF,
0xFFFFFFFF,
0xFFFFFFFF,
0xFFFFFFFF,
0xFFFFFFFF,
0xFFFFFFFF,
0xFFFFFFFF,
0xFFFFFFFF,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
1,
0xFFFFFFFF,
0xFFFFFFFF,
0xFFFFFFFF,
0,
0,
0,
0,
0,
0,
0xFFFFFFFF,
0xFFFFFFFF,
0xFFFFFFFF,
0xFFFFFFFF,
200000,
200000,
200000,
200000,
200000,
200000,
1,
100,
1,
1,
1,
200000,
200000,
100,
100,
100,
100,
100,
100,
100,
100,
100,
100,
100,
100,
100,
100,
100,
100,
100,
100,
100,
100,
100,
100,
100,
100,
100,
100,
100,
100,
100,
100,
100,
100,
100,
100,
100,
100,
1,
1000,
20000,
20000,
20000,
20000,
20000,
20000,
20000,
20000,
20000,
20000,
20000,
20000,
1,
1,
1,
1,
1,
1,
1,
1,
1,
0xFFFFFFFF,
1,
1,
1,
100,
100,
100,
100,
100,
100,
20000,
20000,
20000,
20000,
1,
1,
3000,
3000,
3000,
3000,
0xFFFFFFFF,
0xFFFFFFFF,
0xFFFFFFFF,
0xFFFFFFFF,
0xFFFFFFFF,
0xFFFFFFFF,
170000,
170000,
170000,
170000,
170000,
170000,
170000,
170000,
#elif defined(DEF_LOWER)
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
130000,
130000,
130000,
130000,
130000,
130000,
130000,
130000,
#elif defined(DEF_TYPE)
0,
0,
1,
1,
1,
1,
1,
1,
1,
1,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
1,
1,
1,
1,
1,
1,
1,
1,
1,
1,
1,
1,
1,
0,
0,
0,
0,
1,
1,
1,
1,
1,
1,
0,
0,
0,
0,
1,
1,
1,
1,
1,
1,
0,
0,
0,
0,
0,
1,
1,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
1,
1,
1,
1,
1,
1,
1,
1,
1,
1,
1,
1,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
1,
1,
1,
1,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
1,
1,
1,
1,
1,
1,
1,
1,
#elif defined(DEF_DEFAULT)
MySlaveMemWrite_int( ADR_ACTION_REQUEST, 0);
MySlaveMemWrite_int( ADR_CONNECT_CHECK_POLLING, 0);
MySlaveMemWrite_int( ADR_ADJUST_TEMPERATURE_LONG, 0);
MySlaveMemWrite_int( ADR_ADJUST_TEMPERATURE_END, 0);
MySlaveMemWrite_int( ADR_ACTUAL_BACK_MAIN_TEMP, 0);
MySlaveMemWrite_int( ADR_ACTUAL_BACK_MAIN_SUB_TEMP, 0);
MySlaveMemWrite_int( ADR_ACTUAL_REAR_A_TEMP, 0);
MySlaveMemWrite_int( ADR_ACTUAL_FRONT_A_TEMP, 0);
MySlaveMemWrite_int( ADR_ACTUAL_REAR_B_TEMP, 0);
MySlaveMemWrite_int( ADR_ACTUAL_FRONT_B_TEMP, 0);
MySlaveMemWrite_int( ADR_BM_EMPTY_BAG, 0);
MySlaveMemWrite_int( ADR_TCU_GPIO_INPUT, 0);
MySlaveMemWrite_int( ADR_XJ508_ANALOG0_INPUT, 0);
MySlaveMemWrite_int( ADR_XJ508_ANALOG1_INPUT, 0);
MySlaveMemWrite_int( ADR_XJ509_ANALOG0_INPUT, 0);
MySlaveMemWrite_int( ADR_XJ509_ANALOG1_INPUT, 0);
MySlaveMemWrite_int( ADR_XJ510_ANALOG0_INPUT, 0);
MySlaveMemWrite_int( ADR_XJ510_ANALOG1_INPUT, 0);
MySlaveMemWrite_int( ADR_XJ511_ANALOG0_INPUT, 0);
MySlaveMemWrite_int( ADR_XJ511_ANALOG1_INPUT, 0);
MySlaveMemWrite_int( ADR_XJ511_ANALOG2_INPUT, 0);
MySlaveMemWrite_int( ADR_XJ511_ANALOG3_INPUT, 0);
MySlaveMemWrite_int( ADR_XJ511_ANALOG4_INPUT, 0);
MySlaveMemWrite_int( ADR_XJ511_ANALOG5_INPUT, 0);
MySlaveMemWrite_int( ADR_XJ511_ANALOG6_INPUT, 0);
MySlaveMemWrite_int( ADR_CONV_BACK_MAIN_SETTING, 0);
MySlaveMemWrite_int( ADR_CONV_BACK_MAIN_SUB_SETTING, 0);
MySlaveMemWrite_int( ADR_CONV_REAR_A_SETTING, 0);
MySlaveMemWrite_int( ADR_CONV_FRONT_A_SETTING, 0);
MySlaveMemWrite_int( ADR_CONV_REAR_B_SETTING, 0);
MySlaveMemWrite_int( ADR_CONV_FRONT_B_SETTING, 0);
MySlaveMemWrite_int( ADR_SENS_BACK_MAIN_TEMP, 0);
MySlaveMemWrite_int( ADR_SENS_BACK_MAIN_SUB_TEMP, 0);
MySlaveMemWrite_int( ADR_SENS_REAR_A_TEMP, 0);
MySlaveMemWrite_int( ADR_SENS_FRONT_A_TEMP, 0);
MySlaveMemWrite_int( ADR_SENS_REAR_B_TEMP, 0);
MySlaveMemWrite_int( ADR_SENS_FRONT_B_TEMP, 0);
MySlaveMemWrite_int( ADR_TCU_CPU_TEMP, 0);
MySlaveMemWrite_int( ADR_PRESET_CHANGE, 0);
MySlaveMemWrite_int( ADR_TCU_ADDRESS_VER, 0);
MySlaveMemWrite_int( ADR_HEATER_CTRL_STATE, 0);
MySlaveMemWrite_int( ADR_BURN_THROUGH_CURRENT_VALUE, 0);
MySlaveMemWrite_int( ADR_ACTUAL_SUJIME_L_TEMP, 0);
MySlaveMemWrite_int( ADR_ACTUAL_SUJIME_R_TEMP, 0);
MySlaveMemWrite_int( ADR_CONV_SUJIME_L_SETTING, 0);
MySlaveMemWrite_int( ADR_CONV_SUJIME_R_SETTING, 0);
MySlaveMemWrite_int( ADR_SENS_SUJIME_L_TEMP, 0);
MySlaveMemWrite_int( ADR_SENS_SUJIME_R_TEMP, 0);
MySlaveMemWrite_int( ADR_REAR_A_CURRENT_VALUE, 0);
MySlaveMemWrite_int( ADR_FRONT_A_CURRENT_VALUE, 0);
MySlaveMemWrite_int( ADR_REAR_B_CURRENT_VALUE, 0);
MySlaveMemWrite_int( ADR_FRONT_B_CURRENT_VALUE, 0);
MySlaveMemWrite_int( ADR_SET_BACK_MAIN, 0);
MySlaveMemWrite_int( ADR_SET_BACK_SUB, 0);
MySlaveMemWrite_int( ADR_SET_REAR_A, 0);
MySlaveMemWrite_int( ADR_SET_FRONT_A, 0);
MySlaveMemWrite_int( ADR_SET_REAR_B, 0);
MySlaveMemWrite_int( ADR_SET_FRONT_B, 0);
MySlaveMemWrite_int( ADR_BURN_THROUGH_ONOFF, 0);
MySlaveMemWrite_int( ADR_BURN_THROUGH_ON_DUTY, 0);
MySlaveMemWrite_int( ADR_HOLE_PUNCH_ONOFF, 0);
MySlaveMemWrite_int( ADR_HEADER_ONOFF, 0);
MySlaveMemWrite_int( ADR_SUJIME_ONOFF, 0);
MySlaveMemWrite_int( ADR_SET_SUJIME_L, 0);
MySlaveMemWrite_int( ADR_SET_SUJIME_R, 0);
MySlaveMemWrite_int( ADR_SET_BACK_MAIN_P_BAND, 0);
MySlaveMemWrite_int( ADR_SET_BACK_MAIN_P_GAIN, 18);
MySlaveMemWrite_int( ADR_SET_BACK_MAIN_I_GAIN, 10);
MySlaveMemWrite_int( ADR_SET_BACK_MAIN_D_GAIN, 2);
MySlaveMemWrite_int( ADR_SET_BACK_MAIN_K_GAIN, 10);
MySlaveMemWrite_int( ADR_SET_BACK_MAIN_OFFSET, 6);
MySlaveMemWrite_int( ADR_SET_BACK_SUB_P_BAND, 0);
MySlaveMemWrite_int( ADR_SET_BACK_SUB_P_GAIN, 14);
MySlaveMemWrite_int( ADR_SET_BACK_SUB_I_GAIN, 10);
MySlaveMemWrite_int( ADR_SET_BACK_SUB_D_GAIN, 2);
MySlaveMemWrite_int( ADR_SET_BACK_SUB_K_GAIN, 10);
MySlaveMemWrite_int( ADR_SET_BACK_SUB_OFFSET, 2);
MySlaveMemWrite_int( ADR_SET_REAR_A_P_BAND, 0);
MySlaveMemWrite_int( ADR_SET_REAR_A_P_GAIN, 15);
MySlaveMemWrite_int( ADR_SET_REAR_A_I_GAIN, 10);
MySlaveMemWrite_int( ADR_SET_REAR_A_D_GAIN, 2);
MySlaveMemWrite_int( ADR_SET_REAR_A_K_GAIN, 10);
MySlaveMemWrite_int( ADR_SET_REAR_A_OFFSET, 6);
MySlaveMemWrite_int( ADR_SET_FRONT_A_P_BAND, 0);
MySlaveMemWrite_int( ADR_SET_FRONT_A_P_GAIN, 15);
MySlaveMemWrite_int( ADR_SET_FRONT_A_I_GAIN, 10);
MySlaveMemWrite_int( ADR_SET_FRONT_A_D_GAIN, 2);
MySlaveMemWrite_int( ADR_SET_FRONT_A_K_GAIN, 10);
MySlaveMemWrite_int( ADR_SET_FRONT_A_OFFSET, 6);
MySlaveMemWrite_int( ADR_SET_REAR_B_P_BAND, 0);
MySlaveMemWrite_int( ADR_SET_REAR_B_P_GAIN, 15);
MySlaveMemWrite_int( ADR_SET_REAR_B_I_GAIN, 10);
MySlaveMemWrite_int( ADR_SET_REAR_B_D_GAIN, 2);
MySlaveMemWrite_int( ADR_SET_REAR_B_K_GAIN, 10);
MySlaveMemWrite_int( ADR_SET_REAR_B_OFFSET, 6);
MySlaveMemWrite_int( ADR_SET_FRONT_B_P_BAND, 0);
MySlaveMemWrite_int( ADR_SET_FRONT_B_P_GAIN, 15);
MySlaveMemWrite_int( ADR_SET_FRONT_B_I_GAIN, 10);
MySlaveMemWrite_int( ADR_SET_FRONT_B_D_GAIN, 2);
MySlaveMemWrite_int( ADR_SET_FRONT_B_K_GAIN, 10);
MySlaveMemWrite_int( ADR_SET_FRONT_B_OFFSET, 6);
MySlaveMemWrite_int( ADR_BLANK_DATA_SETUP_20056, 0);
MySlaveMemWrite_int( ADR_BURN_THROUGH_CURRENT_THRESHOLD, 450);
MySlaveMemWrite_int( ADR_BACK_MAIN_RUNNING_ERR_UP_TEMP, 5);
MySlaveMemWrite_int( ADR_BACK_MAIN_RUNNING_ERR_DOWN_TEMP, 5);
MySlaveMemWrite_int( ADR_BACK_SUB_RUNNING_ERR_UP_TEMP, 5);
MySlaveMemWrite_int( ADR_BACK_SUB_RUNNING_ERR_DOWN_TEMP, 5);
MySlaveMemWrite_int( ADR_REAR_A_RUNNING_ERR_UP_TEMP, 5);
MySlaveMemWrite_int( ADR_REAR_A_RUNNING_ERR_DOWN_TEMP, 5);
MySlaveMemWrite_int( ADR_FRONT_A_RUNNING_ERR_UP_TEMP, 5);
MySlaveMemWrite_int( ADR_FRONT_A_RUNNING_ERR_DOWN_TEMP, 5);
MySlaveMemWrite_int( ADR_REAR_B_RUNNING_ERR_UP_TEMP, 5);
MySlaveMemWrite_int( ADR_REAR_B_RUNNING_ERR_DOWN_TEMP, 5);
MySlaveMemWrite_int( ADR_FRONT_B_RUNNING_ERR_UP_TEMP, 5);
MySlaveMemWrite_int( ADR_FRONT_B_RUNNING_ERR_DOWN_TEMP, 5);
MySlaveMemWrite_int( ADR_DOOR_OPEN_HEATER_OFF, 0);
MySlaveMemWrite_int( ADR_OPTION_BURNTHROUGH_ONOFF, 0);
MySlaveMemWrite_int( ADR_QUICK_RELEASE_JAW_ONOFF, 0);
MySlaveMemWrite_int( ADR_TCU_BALNK_USED, 0);
MySlaveMemWrite_int( ADR_BLANK_DATA_SETUP_20081, 0);
MySlaveMemWrite_int( ADR_BLANK_DATA_SETUP_20082, 0);
MySlaveMemWrite_int( ADR_OPTION_HEADER_ONOFF, 0);
MySlaveMemWrite_int( ADR_OPTION_HOLE_PUNCH_ONOFF, 0);
MySlaveMemWrite_int( ADR_HEATER_AUTO_OFF, 0);
MySlaveMemWrite_int( ADR_HEATER_USE_SETUP, 0xFFFFFFFF);
MySlaveMemWrite_int( ADR_DOUBLE_HEATER_ONOFF, 0);
MySlaveMemWrite_int( ADR_OPTION_CTC_ONOFF, 0);
MySlaveMemWrite_int( ADR_OPTION_SUJIME_ONOFF, 0);
MySlaveMemWrite_int( ADR_SET_SUJIME_P_BAND, 0);
MySlaveMemWrite_int( ADR_SET_SUJIME_P_GAIN, 18);
MySlaveMemWrite_int( ADR_SET_SUJIME_I_GAIN, 10);
MySlaveMemWrite_int( ADR_SET_SUJIME_D_GAIN, 2);
MySlaveMemWrite_int( ADR_SET_SUJIME_K_GAIN, 10);
MySlaveMemWrite_int( ADR_SET_SUJIME_OFFSET, 0);
MySlaveMemWrite_int( ADR_SUJIME_L_RUNNING_ERR_UP_TEMP, 5);
MySlaveMemWrite_int( ADR_SUJIME_L_RUNNING_ERR_DOWN_TEMP, 5);
MySlaveMemWrite_int( ADR_SUJIME_R_RUNNING_ERR_UP_TEMP, 5);
MySlaveMemWrite_int( ADR_SUJIME_R_RUNNING_ERR_DOWN_TEMP, 5);
MySlaveMemWrite_int( ADR_HEATER_MANUAL_OFF, 0);
MySlaveMemWrite_int( ADR_ENDSEAL_CURRENT_ONOFF, 0);
MySlaveMemWrite_int( ADR_REAR_A_CURRENT_THRESHOLD, 0);
MySlaveMemWrite_int( ADR_FRONT_A_CURRENT_THRESHOLD, 0);
MySlaveMemWrite_int( ADR_REAR_B_CURRENT_THRESHOLD, 0);
MySlaveMemWrite_int( ADR_FRONT_B_CURRENT_THRESHOLD, 0);
MySlaveMemWrite_int( ADR_MACHINE_MODEL, 0);
MySlaveMemWrite_int( ADR_MACHINE_MODEL_RESERVE1, 0);
MySlaveMemWrite_int( ADR_MACHINE_MODEL_RESERVE2, 0);
MySlaveMemWrite_int( ADR_MACHINE_MODEL_RESERVE3, 0);
MySlaveMemWrite_int( ADR_LICENSE_OPTION, 0);
MySlaveMemWrite_int( ADR_LICENSE_OPTION_RESERVE, 0);
MySlaveMemWrite_int( ADR_BACKMAIN_TEMP_SPAN, 146);
MySlaveMemWrite_int( ADR_BACKSUB_TEMP_SPAN, 146);
MySlaveMemWrite_int( ADR_REAR_A_TEMP_SPAN, 143);
MySlaveMemWrite_int( ADR_FRONT_A_TEMP_SPAN, 143);
MySlaveMemWrite_int( ADR_REAR_B_TEMP_SPAN, 143);
MySlaveMemWrite_int( ADR_FRONT_B_TEMP_SPAN, 143);
MySlaveMemWrite_int( ADR_SUJIME_L_TEMP_SPAN, 145);
MySlaveMemWrite_int( ADR_SUJIME_R_TEMP_SPAN, 145);
#else
#define ADDR_VERSION 20230621
#define ADR_ACTION_REQUEST 0
#define ADR_CONNECT_CHECK_POLLING 1
#define ADR_ADJUST_TEMPERATURE_LONG 2
#define ADR_ADJUST_TEMPERATURE_END 3
#define ADR_ACTUAL_BACK_MAIN_TEMP 4
#define ADR_ACTUAL_BACK_MAIN_SUB_TEMP 5
#define ADR_ACTUAL_REAR_A_TEMP 6
#define ADR_ACTUAL_FRONT_A_TEMP 7
#define ADR_ACTUAL_REAR_B_TEMP 8
#define ADR_ACTUAL_FRONT_B_TEMP 9
#define ADR_BM_EMPTY_BAG 10
#define ADR_TCU_GPIO_INPUT 11
#define ADR_XJ508_ANALOG0_INPUT 12
#define ADR_XJ508_ANALOG1_INPUT 13
#define ADR_XJ509_ANALOG0_INPUT 14
#define ADR_XJ509_ANALOG1_INPUT 15
#define ADR_XJ510_ANALOG0_INPUT 16
#define ADR_XJ510_ANALOG1_INPUT 17
#define ADR_XJ511_ANALOG0_INPUT 18
#define ADR_XJ511_ANALOG1_INPUT 19
#define ADR_XJ511_ANALOG2_INPUT 20
#define ADR_XJ511_ANALOG3_INPUT 21
#define ADR_XJ511_ANALOG4_INPUT 22
#define ADR_XJ511_ANALOG5_INPUT 23
#define ADR_XJ511_ANALOG6_INPUT 24
#define ADR_CONV_BACK_MAIN_SETTING 25
#define ADR_CONV_BACK_MAIN_SUB_SETTING 26
#define ADR_CONV_REAR_A_SETTING 27
#define ADR_CONV_FRONT_A_SETTING 28
#define ADR_CONV_REAR_B_SETTING 29
#define ADR_CONV_FRONT_B_SETTING 30
#define ADR_SENS_BACK_MAIN_TEMP 31
#define ADR_SENS_BACK_MAIN_SUB_TEMP 32
#define ADR_SENS_REAR_A_TEMP 33
#define ADR_SENS_FRONT_A_TEMP 34
#define ADR_SENS_REAR_B_TEMP 35
#define ADR_SENS_FRONT_B_TEMP 36
#define ADR_TCU_CPU_TEMP 37
#define ADR_PRESET_CHANGE 38
#define ADR_TCU_ADDRESS_VER 39
#define ADR_HEATER_CTRL_STATE 40
#define ADR_BURN_THROUGH_CURRENT_VALUE 41
#define ADR_ACTUAL_SUJIME_L_TEMP 42
#define ADR_ACTUAL_SUJIME_R_TEMP 43
#define ADR_CONV_SUJIME_L_SETTING 44
#define ADR_CONV_SUJIME_R_SETTING 45
#define ADR_SENS_SUJIME_L_TEMP 46
#define ADR_SENS_SUJIME_R_TEMP 47
#define ADR_REAR_A_CURRENT_VALUE 48
#define ADR_FRONT_A_CURRENT_VALUE 49
#define ADR_REAR_B_CURRENT_VALUE 50
#define ADR_FRONT_B_CURRENT_VALUE 51
#define ADR_SET_BACK_MAIN 52
#define ADR_SET_BACK_SUB 53
#define ADR_SET_REAR_A 54
#define ADR_SET_FRONT_A 55
#define ADR_SET_REAR_B 56
#define ADR_SET_FRONT_B 57
#define ADR_BURN_THROUGH_ONOFF 58
#define ADR_BURN_THROUGH_ON_DUTY 59
#define ADR_HOLE_PUNCH_ONOFF 60
#define ADR_HEADER_ONOFF 61
#define ADR_SUJIME_ONOFF 62
#define ADR_SET_SUJIME_L 63
#define ADR_SET_SUJIME_R 64
#define ADR_SET_BACK_MAIN_P_BAND 65
#define ADR_SET_BACK_MAIN_P_GAIN 66
#define ADR_SET_BACK_MAIN_I_GAIN 67
#define ADR_SET_BACK_MAIN_D_GAIN 68
#define ADR_SET_BACK_MAIN_K_GAIN 69
#define ADR_SET_BACK_MAIN_OFFSET 70
#define ADR_SET_BACK_SUB_P_BAND 71
#define ADR_SET_BACK_SUB_P_GAIN 72
#define ADR_SET_BACK_SUB_I_GAIN 73
#define ADR_SET_BACK_SUB_D_GAIN 74
#define ADR_SET_BACK_SUB_K_GAIN 75
#define ADR_SET_BACK_SUB_OFFSET 76
#define ADR_SET_REAR_A_P_BAND 77
#define ADR_SET_REAR_A_P_GAIN 78
#define ADR_SET_REAR_A_I_GAIN 79
#define ADR_SET_REAR_A_D_GAIN 80
#define ADR_SET_REAR_A_K_GAIN 81
#define ADR_SET_REAR_A_OFFSET 82
#define ADR_SET_FRONT_A_P_BAND 83
#define ADR_SET_FRONT_A_P_GAIN 84
#define ADR_SET_FRONT_A_I_GAIN 85
#define ADR_SET_FRONT_A_D_GAIN 86
#define ADR_SET_FRONT_A_K_GAIN 87
#define ADR_SET_FRONT_A_OFFSET 88
#define ADR_SET_REAR_B_P_BAND 89
#define ADR_SET_REAR_B_P_GAIN 90
#define ADR_SET_REAR_B_I_GAIN 91
#define ADR_SET_REAR_B_D_GAIN 92
#define ADR_SET_REAR_B_K_GAIN 93
#define ADR_SET_REAR_B_OFFSET 94
#define ADR_SET_FRONT_B_P_BAND 95
#define ADR_SET_FRONT_B_P_GAIN 96
#define ADR_SET_FRONT_B_I_GAIN 97
#define ADR_SET_FRONT_B_D_GAIN 98
#define ADR_SET_FRONT_B_K_GAIN 99
#define ADR_SET_FRONT_B_OFFSET 100
#define ADR_BLANK_DATA_SETUP_20056 101
#define ADR_BURN_THROUGH_CURRENT_THRESHOLD 102
#define ADR_BACK_MAIN_RUNNING_ERR_UP_TEMP 103
#define ADR_BACK_MAIN_RUNNING_ERR_DOWN_TEMP 104
#define ADR_BACK_SUB_RUNNING_ERR_UP_TEMP 105
#define ADR_BACK_SUB_RUNNING_ERR_DOWN_TEMP 106
#define ADR_REAR_A_RUNNING_ERR_UP_TEMP 107
#define ADR_REAR_A_RUNNING_ERR_DOWN_TEMP 108
#define ADR_FRONT_A_RUNNING_ERR_UP_TEMP 109
#define ADR_FRONT_A_RUNNING_ERR_DOWN_TEMP 110
#define ADR_REAR_B_RUNNING_ERR_UP_TEMP 111
#define ADR_REAR_B_RUNNING_ERR_DOWN_TEMP 112
#define ADR_FRONT_B_RUNNING_ERR_UP_TEMP 113
#define ADR_FRONT_B_RUNNING_ERR_DOWN_TEMP 114
#define ADR_DOOR_OPEN_HEATER_OFF 115
#define ADR_OPTION_BURNTHROUGH_ONOFF 116
#define ADR_QUICK_RELEASE_JAW_ONOFF 117
#define ADR_TCU_BALNK_USED 118
#define ADR_BLANK_DATA_SETUP_20081 119
#define ADR_BLANK_DATA_SETUP_20082 120
#define ADR_OPTION_HEADER_ONOFF 121
#define ADR_OPTION_HOLE_PUNCH_ONOFF 122
#define ADR_HEATER_AUTO_OFF 123
#define ADR_HEATER_USE_SETUP 124
#define ADR_DOUBLE_HEATER_ONOFF 125
#define ADR_OPTION_CTC_ONOFF 126
#define ADR_OPTION_SUJIME_ONOFF 127
#define ADR_SET_SUJIME_P_BAND 128
#define ADR_SET_SUJIME_P_GAIN 129
#define ADR_SET_SUJIME_I_GAIN 130
#define ADR_SET_SUJIME_D_GAIN 131
#define ADR_SET_SUJIME_K_GAIN 132
#define ADR_SET_SUJIME_OFFSET 133
#define ADR_SUJIME_L_RUNNING_ERR_UP_TEMP 134
#define ADR_SUJIME_L_RUNNING_ERR_DOWN_TEMP 135
#define ADR_SUJIME_R_RUNNING_ERR_UP_TEMP 136
#define ADR_SUJIME_R_RUNNING_ERR_DOWN_TEMP 137
#define ADR_HEATER_MANUAL_OFF 138
#define ADR_ENDSEAL_CURRENT_ONOFF 139
#define ADR_REAR_A_CURRENT_THRESHOLD 140
#define ADR_FRONT_A_CURRENT_THRESHOLD 141
#define ADR_REAR_B_CURRENT_THRESHOLD 142
#define ADR_FRONT_B_CURRENT_THRESHOLD 143
#define ADR_MACHINE_MODEL 144
#define ADR_MACHINE_MODEL_RESERVE1 145
#define ADR_MACHINE_MODEL_RESERVE2 146
#define ADR_MACHINE_MODEL_RESERVE3 147
#define ADR_LICENSE_OPTION 148
#define ADR_LICENSE_OPTION_RESERVE 149
#define ADR_BACKMAIN_TEMP_SPAN 150
#define ADR_BACKSUB_TEMP_SPAN 151
#define ADR_REAR_A_TEMP_SPAN 152
#define ADR_FRONT_A_TEMP_SPAN 153
#define ADR_REAR_B_TEMP_SPAN 154
#define ADR_FRONT_B_TEMP_SPAN 155
#define ADR_SUJIME_L_TEMP_SPAN 156
#define ADR_SUJIME_R_TEMP_SPAN 157
#endif
#endif
