Analysis & Synthesis report for rv_single
Wed May 31 12:18:01 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. General Register Statistics
 10. Registers Packed Into Inferred Megafunctions
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for rv_mem_1024:d_mem|altsyncram:dmem_rtl_0|altsyncram_cbv1:auto_generated
 13. Source assignments for rv_instr_mem:inst_mem|altsyncram:instr_mem_rtl_0|altsyncram_d3e1:auto_generated
 14. Parameter Settings for User Entity Instance: rv_instr_mem:inst_mem
 15. Parameter Settings for User Entity Instance: rv_mem_1024:d_mem
 16. Parameter Settings for Inferred Entity Instance: rv_mem_1024:d_mem|altsyncram:dmem_rtl_0
 17. Parameter Settings for Inferred Entity Instance: rv_instr_mem:inst_mem|altsyncram:instr_mem_rtl_0
 18. altsyncram Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "rv_pc:debugger2"
 20. Port Connectivity Checks: "rv_pc:debugger1"
 21. Port Connectivity Checks: "rv_mem_1024:d_mem"
 22. Port Connectivity Checks: "rv_alu_64ic:alu"
 23. Port Connectivity Checks: "rv_instr_mem:inst_mem"
 24. Port Connectivity Checks: "rv_mux2_64:pc_bypass"
 25. Port Connectivity Checks: "rv_alu_64ic:pc_adder"
 26. Port Connectivity Checks: "rv_mux2_64:pc_add"
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed May 31 12:18:01 2023          ;
; Quartus Prime Version           ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                   ; rv_single                                      ;
; Top-level Entity Name           ; rv_single                                      ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 2118                                           ;
; Total pins                      ; 43                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 4,194,304                                      ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; rv_single          ; rv_single          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Auto Resource Sharing                                                           ; On                 ; Off                ;
; Allow Any RAM Size For Recognition                                              ; On                 ; Off                ;
; HDL message level                                                               ; Level3             ; Level2             ;
; Analysis & Synthesis Message Level                                              ; High               ; Medium             ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                       ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                           ; Library ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------+
; rv_single.sv                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/rv_single.sv                                    ;         ;
; include/rv_pc.sv                                ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/include/rv_pc.sv                                ;         ;
; include/rv_mem_1024.sv                          ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/include/rv_mem_1024.sv                          ;         ;
; include/rv_instr_mem.sv                         ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/include/rv_instr_mem.sv                         ;         ;
; include/rv_decode_64ic.sv                       ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/include/rv_decode_64ic.sv                       ;         ;
; include/rv_reg.sv                               ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/include/rv_reg.sv                               ;         ;
; include/rv_2mux64.sv                            ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/include/rv_2mux64.sv                            ;         ;
; include/rv_3mux64.sv                            ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/include/rv_3mux64.sv                            ;         ;
; include/rv_alu_64ic.sv                          ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/include/rv_alu_64ic.sv                          ;         ;
; include/rv_cs_64ic.sv                           ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/include/rv_cs_64ic.sv                           ;         ;
; include/instr_mem.hex                           ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/include/instr_mem.hex                           ;         ;
; include/d_mem.hex                               ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/include/d_mem.hex                               ;         ;
; altsyncram.tdf                                  ; yes             ; Megafunction                                          ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf                                               ;         ;
; stratix_ram_block.inc                           ; yes             ; Megafunction                                          ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                        ;         ;
; lpm_mux.inc                                     ; yes             ; Megafunction                                          ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                  ;         ;
; lpm_decode.inc                                  ; yes             ; Megafunction                                          ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc                                               ;         ;
; aglobal221.inc                                  ; yes             ; Megafunction                                          ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                               ;         ;
; a_rdenreg.inc                                   ; yes             ; Megafunction                                          ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                ;         ;
; altrom.inc                                      ; yes             ; Megafunction                                          ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                                                   ;         ;
; altram.inc                                      ; yes             ; Megafunction                                          ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc                                                   ;         ;
; altdpram.inc                                    ; yes             ; Megafunction                                          ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                                                 ;         ;
; db/altsyncram_cbv1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/db/altsyncram_cbv1.tdf                          ;         ;
; db/rv_single.ram0_rv_mem_1024_2f238283.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/db/rv_single.ram0_rv_mem_1024_2f238283.hdl.mif  ;         ;
; db/decode_8la.tdf                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/db/decode_8la.tdf                               ;         ;
; db/mux_bhb.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/db/mux_bhb.tdf                                  ;         ;
; db/altsyncram_d3e1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/db/altsyncram_d3e1.tdf                          ;         ;
; db/rv_single.ram0_rv_instr_mem_60e46ed3.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/db/rv_single.ram0_rv_instr_mem_60e46ed3.hdl.mif ;         ;
; db/decode_61a.tdf                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/db/decode_61a.tdf                               ;         ;
; db/mux_ahb.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/db/mux_ahb.tdf                                  ;         ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 2921      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 3450      ;
;     -- 7 input functions                    ; 32        ;
;     -- 6 input functions                    ; 2121      ;
;     -- 5 input functions                    ; 590       ;
;     -- 4 input functions                    ; 297       ;
;     -- <=3 input functions                  ; 410       ;
;                                             ;           ;
; Dedicated logic registers                   ; 2118      ;
;                                             ;           ;
; I/O pins                                    ; 43        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 4194304   ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 2630      ;
; Total fan-out                               ; 34938     ;
; Average fan-out                             ; 5.67      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                     ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                               ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |rv_single                                ; 3450 (0)            ; 2118 (1)                  ; 4194304           ; 0          ; 43   ; 0            ; |rv_single                                                                                                        ; rv_single       ; work         ;
;    |rv_alu_64ic:alu|                      ; 789 (789)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rv_single|rv_alu_64ic:alu                                                                                        ; rv_alu_64ic     ; work         ;
;    |rv_alu_64ic:pc_adder|                 ; 111 (111)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rv_single|rv_alu_64ic:pc_adder                                                                                   ; rv_alu_64ic     ; work         ;
;    |rv_cs_64ic:csg|                       ; 215 (215)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rv_single|rv_cs_64ic:csg                                                                                         ; rv_cs_64ic      ; work         ;
;    |rv_decode_64ic:decode|                ; 240 (240)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rv_single|rv_decode_64ic:decode                                                                                  ; rv_decode_64ic  ; work         ;
;    |rv_instr_mem:inst_mem|                ; 104 (0)             ; 3 (0)                     ; 2097152           ; 0          ; 0    ; 0            ; |rv_single|rv_instr_mem:inst_mem                                                                                  ; rv_instr_mem    ; work         ;
;       |altsyncram:instr_mem_rtl_0|        ; 104 (0)             ; 3 (0)                     ; 2097152           ; 0          ; 0    ; 0            ; |rv_single|rv_instr_mem:inst_mem|altsyncram:instr_mem_rtl_0                                                       ; altsyncram      ; work         ;
;          |altsyncram_d3e1:auto_generated| ; 104 (0)             ; 3 (3)                     ; 2097152           ; 0          ; 0    ; 0            ; |rv_single|rv_instr_mem:inst_mem|altsyncram:instr_mem_rtl_0|altsyncram_d3e1:auto_generated                        ; altsyncram_d3e1 ; work         ;
;             |decode_61a:rden_decode|      ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rv_single|rv_instr_mem:inst_mem|altsyncram:instr_mem_rtl_0|altsyncram_d3e1:auto_generated|decode_61a:rden_decode ; decode_61a      ; work         ;
;             |mux_ahb:mux2|                ; 96 (96)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rv_single|rv_instr_mem:inst_mem|altsyncram:instr_mem_rtl_0|altsyncram_d3e1:auto_generated|mux_ahb:mux2           ; mux_ahb         ; work         ;
;    |rv_mem_1024:d_mem|                    ; 68 (0)              ; 2 (0)                     ; 2097152           ; 0          ; 0    ; 0            ; |rv_single|rv_mem_1024:d_mem                                                                                      ; rv_mem_1024     ; work         ;
;       |altsyncram:dmem_rtl_0|             ; 68 (0)              ; 2 (0)                     ; 2097152           ; 0          ; 0    ; 0            ; |rv_single|rv_mem_1024:d_mem|altsyncram:dmem_rtl_0                                                                ; altsyncram      ; work         ;
;          |altsyncram_cbv1:auto_generated| ; 68 (0)              ; 2 (2)                     ; 2097152           ; 0          ; 0    ; 0            ; |rv_single|rv_mem_1024:d_mem|altsyncram:dmem_rtl_0|altsyncram_cbv1:auto_generated                                 ; altsyncram_cbv1 ; work         ;
;             |decode_8la:decode2|          ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rv_single|rv_mem_1024:d_mem|altsyncram:dmem_rtl_0|altsyncram_cbv1:auto_generated|decode_8la:decode2              ; decode_8la      ; work         ;
;             |mux_bhb:mux3|                ; 64 (64)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rv_single|rv_mem_1024:d_mem|altsyncram:dmem_rtl_0|altsyncram_cbv1:auto_generated|mux_bhb:mux3                    ; mux_bhb         ; work         ;
;    |rv_mux2_64:opa_mux|                   ; 128 (128)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rv_single|rv_mux2_64:opa_mux                                                                                     ; rv_mux2_64      ; work         ;
;    |rv_mux2_64:opb_mux|                   ; 159 (159)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rv_single|rv_mux2_64:opb_mux                                                                                     ; rv_mux2_64      ; work         ;
;    |rv_mux3_64:pc_in_mux|                 ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rv_single|rv_mux3_64:pc_in_mux                                                                                   ; rv_mux3_64      ; work         ;
;    |rv_pc:pc_reg|                         ; 2 (2)               ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |rv_single|rv_pc:pc_reg                                                                                           ; rv_pc           ; work         ;
;    |rv_reg:registers|                     ; 1601 (1601)         ; 2048 (2048)               ; 0                 ; 0          ; 0    ; 0            ; |rv_single|rv_reg:registers                                                                                       ; rv_reg          ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------------------------------+
; Name                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                             ;
+--------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------------------------------+
; rv_instr_mem:inst_mem|altsyncram:instr_mem_rtl_0|altsyncram_d3e1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 65536        ; 32           ; --           ; --           ; 2097152 ; db/rv_single.ram0_rv_instr_mem_60e46ed3.hdl.mif ;
; rv_mem_1024:d_mem|altsyncram:dmem_rtl_0|altsyncram_cbv1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 32768        ; 64           ; 32768        ; 64           ; 2097152 ; db/rv_single.ram0_rv_mem_1024_2f238283.hdl.mif  ;
+--------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2118  ;
; Number of registers using Synchronous Clear  ; 2081  ;
; Number of registers using Synchronous Load   ; 48    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2098  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                      ;
+------------------------------------+---------------------------------------+------+
; Register Name                      ; Megafunction                          ; Type ;
+------------------------------------+---------------------------------------+------+
; rv_mem_1024:d_mem|data[0..63]      ; rv_mem_1024:d_mem|dmem_rtl_0          ; RAM  ;
; rv_instr_mem:inst_mem|instr[0..31] ; rv_instr_mem:inst_mem|instr_mem_rtl_0 ; RAM  ;
+------------------------------------+---------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |rv_single|rv_reg:registers|regs[31][7]      ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |rv_single|rv_reg:registers|regs[0][12]      ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |rv_single|rv_reg:registers|regs[1][1]       ;
; 3:1                ; 49 bits   ; 98 LEs        ; 0 LEs                ; 98 LEs                 ; Yes        ; |rv_single|rv_reg:registers|regs[2][61]      ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |rv_single|rv_reg:registers|regs[2][4]       ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |rv_single|rv_reg:registers|regs[3][42]      ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |rv_single|rv_reg:registers|regs[4][36]      ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |rv_single|rv_reg:registers|regs[5][47]      ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |rv_single|rv_reg:registers|regs[6][10]      ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |rv_single|rv_reg:registers|regs[7][59]      ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |rv_single|rv_reg:registers|regs[8][27]      ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |rv_single|rv_reg:registers|regs[9][16]      ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |rv_single|rv_reg:registers|regs[10][63]     ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |rv_single|rv_reg:registers|regs[11][29]     ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |rv_single|rv_reg:registers|regs[12][26]     ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |rv_single|rv_reg:registers|regs[13][4]      ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |rv_single|rv_reg:registers|regs[14][39]     ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |rv_single|rv_reg:registers|regs[15][12]     ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |rv_single|rv_reg:registers|regs[16][44]     ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |rv_single|rv_reg:registers|regs[17][23]     ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |rv_single|rv_reg:registers|regs[18][36]     ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |rv_single|rv_reg:registers|regs[19][31]     ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |rv_single|rv_reg:registers|regs[20][48]     ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |rv_single|rv_reg:registers|regs[21][48]     ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |rv_single|rv_reg:registers|regs[22][48]     ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |rv_single|rv_reg:registers|regs[23][48]     ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |rv_single|rv_reg:registers|regs[24][56]     ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |rv_single|rv_reg:registers|regs[25][52]     ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |rv_single|rv_reg:registers|regs[26][47]     ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |rv_single|rv_reg:registers|regs[27][27]     ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |rv_single|rv_reg:registers|regs[28][4]      ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |rv_single|rv_reg:registers|regs[29][22]     ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |rv_single|rv_reg:registers|regs[30][7]      ;
; 4:1                ; 48 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |rv_single|rv_pc:pc_reg|pc[21]               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |rv_single|rv_decode_64ic:decode|opcode[1]   ;
; 3:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |rv_single|rv_mux2_64:opa_mux|out[54]        ;
; 3:1                ; 43 bits   ; 86 LEs        ; 86 LEs               ; 0 LEs                  ; No         ; |rv_single|rv_mux2_64:opb_mux|out[27]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |rv_single|rv_alu_64ic:alu|ShiftRight0       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |rv_single|rv_alu_64ic:alu|ShiftRight0       ;
; 4:1                ; 114 bits  ; 228 LEs       ; 228 LEs              ; 0 LEs                  ; No         ; |rv_single|rv_alu_64ic:alu|ShiftRight0       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |rv_single|rv_alu_64ic:alu|ShiftRight0       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |rv_single|rv_alu_64ic:alu|ShiftRight0       ;
; 4:1                ; 72 bits   ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; No         ; |rv_single|rv_alu_64ic:alu|ShiftLeft0        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |rv_single|rv_decode_64ic:decode|opcode[5]   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |rv_single|rv_mux3_64:pc_in_mux|out[10]      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |rv_single|rv_decode_64ic:decode|imm[17]     ;
; 5:1                ; 64 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |rv_single|rv_reg:registers|regs             ;
; 32:1               ; 64 bits   ; 1344 LEs      ; 1344 LEs             ; 0 LEs                  ; No         ; |rv_single|rv_reg:registers|Mux123           ;
; 32:1               ; 64 bits   ; 1344 LEs      ; 1344 LEs             ; 0 LEs                  ; No         ; |rv_single|rv_reg:registers|Mux42            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |rv_single|rv_decode_64ic:decode|funct3_o[0] ;
; 12:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |rv_single|rv_decode_64ic:decode|imm[16]     ;
; 11:1               ; 2 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |rv_single|rv_decode_64ic:decode|funct2_o[1] ;
; 24:1               ; 16 bits   ; 256 LEs       ; 160 LEs              ; 96 LEs                 ; No         ; |rv_single|rv_alu_64ic:alu|result[19]        ;
; 24:1               ; 16 bits   ; 256 LEs       ; 160 LEs              ; 96 LEs                 ; No         ; |rv_single|rv_alu_64ic:alu|result[38]        ;
; 25:1               ; 12 bits   ; 192 LEs       ; 132 LEs              ; 60 LEs                 ; No         ; |rv_single|rv_alu_64ic:alu|result[48]        ;
; 25:1               ; 12 bits   ; 192 LEs       ; 132 LEs              ; 60 LEs                 ; No         ; |rv_single|rv_alu_64ic:alu|result[4]         ;
; 15:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |rv_single|rv_decode_64ic:decode|funct7_o[1] ;
; 28:1               ; 4 bits    ; 72 LEs        ; 52 LEs               ; 20 LEs                 ; No         ; |rv_single|rv_alu_64ic:alu|result[60]        ;
; 28:1               ; 3 bits    ; 54 LEs        ; 39 LEs               ; 15 LEs                 ; No         ; |rv_single|rv_alu_64ic:alu|result[1]         ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |rv_single|rv_mux2_64:opb_mux|out[3]         ;
; 25:1               ; 15 bits   ; 240 LEs       ; 135 LEs              ; 105 LEs                ; No         ; |rv_single|rv_mux2_64:opb_mux|out[12]        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 52 LEs               ; 4 LEs                  ; No         ; |rv_single|rv_decode_64ic:decode|funct7_o[6] ;
; 23:1               ; 3 bits    ; 45 LEs        ; 36 LEs               ; 9 LEs                  ; No         ; |rv_single|rv_decode_64ic:decode|R2_idx[2]   ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |rv_single|rv_decode_64ic:decode|R1_idx[0]   ;
; 25:1               ; 3 bits    ; 48 LEs        ; 33 LEs               ; 15 LEs                 ; No         ; |rv_single|rv_decode_64ic:decode|Wr_idx[0]   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for rv_mem_1024:d_mem|altsyncram:dmem_rtl_0|altsyncram_cbv1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for rv_instr_mem:inst_mem|altsyncram:instr_mem_rtl_0|altsyncram_d3e1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rv_instr_mem:inst_mem ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; IMEM_SIZE      ; 64    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rv_mem_1024:d_mem ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; DMEM_SIZE      ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rv_mem_1024:d_mem|altsyncram:dmem_rtl_0             ;
+------------------------------------+------------------------------------------------+----------------+
; Parameter Name                     ; Value                                          ; Type           ;
+------------------------------------+------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped        ;
; WIDTH_A                            ; 64                                             ; Untyped        ;
; WIDTHAD_A                          ; 15                                             ; Untyped        ;
; NUMWORDS_A                         ; 32768                                          ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WIDTH_B                            ; 64                                             ; Untyped        ;
; WIDTHAD_B                          ; 15                                             ; Untyped        ;
; NUMWORDS_B                         ; 32768                                          ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped        ;
; BYTE_SIZE                          ; 8                                              ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; INIT_FILE                          ; db/rv_single.ram0_rv_mem_1024_2f238283.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_cbv1                                ; Untyped        ;
+------------------------------------+------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rv_instr_mem:inst_mem|altsyncram:instr_mem_rtl_0     ;
+------------------------------------+-------------------------------------------------+----------------+
; Parameter Name                     ; Value                                           ; Type           ;
+------------------------------------+-------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped        ;
; OPERATION_MODE                     ; ROM                                             ; Untyped        ;
; WIDTH_A                            ; 32                                              ; Untyped        ;
; WIDTHAD_A                          ; 16                                              ; Untyped        ;
; NUMWORDS_A                         ; 65536                                           ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped        ;
; WIDTH_B                            ; 1                                               ; Untyped        ;
; WIDTHAD_B                          ; 1                                               ; Untyped        ;
; NUMWORDS_B                         ; 1                                               ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped        ;
; BYTE_SIZE                          ; 8                                               ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped        ;
; INIT_FILE                          ; db/rv_single.ram0_rv_instr_mem_60e46ed3.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_d3e1                                 ; Untyped        ;
+------------------------------------+-------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                             ;
+-------------------------------------------+--------------------------------------------------+
; Name                                      ; Value                                            ;
+-------------------------------------------+--------------------------------------------------+
; Number of entity instances                ; 2                                                ;
; Entity Instance                           ; rv_mem_1024:d_mem|altsyncram:dmem_rtl_0          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                        ;
;     -- WIDTH_A                            ; 64                                               ;
;     -- NUMWORDS_A                         ; 32768                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                     ;
;     -- WIDTH_B                            ; 64                                               ;
;     -- NUMWORDS_B                         ; 32768                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                         ;
; Entity Instance                           ; rv_instr_mem:inst_mem|altsyncram:instr_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                              ;
;     -- WIDTH_A                            ; 32                                               ;
;     -- NUMWORDS_A                         ; 65536                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                     ;
;     -- WIDTH_B                            ; 1                                                ;
;     -- NUMWORDS_B                         ; 1                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
+-------------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rv_pc:debugger2"                                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; pc_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rv_pc:debugger1"                                                                                                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; pc_in  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (64 bits) it drives.  Extra input bit(s) "pc_in[63..7]" will be connected to GND. ;
; pc_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rv_mem_1024:d_mem"                                                                                                                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (16 bits) it drives.  The 48 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rv_alu_64ic:alu"                                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; zero ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; neg  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rv_instr_mem:inst_mem"                                                                                                                                                                    ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; instr_wr_en ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; instr_in    ; Input ; Warning  ; Input port expression (16 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "instr_in[31..16]" will be connected to GND.                                ;
; instr_in    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; addr        ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (16 bits) it drives.  The 48 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rv_mux2_64:pc_bypass"                                                                                                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; inB  ; Input  ; Warning  ; Input port expression (16 bits) is smaller than the input port (64 bits) it drives.  Extra input bit(s) "inB[63..16]" will be connected to GND. ;
; inB  ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; sel  ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rv_alu_64ic:pc_adder"                                                                                        ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; alu_ctrl ; Input  ; Info     ; Stuck at GND                                                                                             ;
; zero     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; neg      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "rv_mux2_64:pc_add" ;
+------------+-------+----------+---------------+
; Port       ; Type  ; Severity ; Details       ;
+------------+-------+----------+---------------+
; inA[63..3] ; Input ; Info     ; Stuck at GND  ;
; inA[1..0]  ; Input ; Info     ; Stuck at GND  ;
; inA[2]     ; Input ; Info     ; Stuck at VCC  ;
; inB[63..2] ; Input ; Info     ; Stuck at GND  ;
; inB[1]     ; Input ; Info     ; Stuck at VCC  ;
; inB[0]     ; Input ; Info     ; Stuck at GND  ;
+------------+-------+----------+---------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2118                        ;
;     ENA               ; 17                          ;
;     ENA SCLR          ; 2033                        ;
;     ENA SCLR SLD      ; 48                          ;
;     plain             ; 20                          ;
; arriav_lcell_comb     ; 3450                        ;
;     arith             ; 128                         ;
;         1 data inputs ; 61                          ;
;         3 data inputs ; 2                           ;
;         4 data inputs ; 1                           ;
;         5 data inputs ; 64                          ;
;     extend            ; 32                          ;
;         7 data inputs ; 32                          ;
;     normal            ; 3290                        ;
;         2 data inputs ; 170                         ;
;         3 data inputs ; 177                         ;
;         4 data inputs ; 296                         ;
;         5 data inputs ; 526                         ;
;         6 data inputs ; 2121                        ;
; boundary_port         ; 43                          ;
; stratixv_ram_block    ; 512                         ;
;                       ;                             ;
; Max LUT depth         ; 21.30                       ;
; Average LUT depth     ; 17.17                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:33     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Wed May 31 12:13:11 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rv_single -c rv_single
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Warning (10273): Verilog HDL warning at rv_3mux64.sv(35): extended using "x" or "z" File: C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/include/rv_3mux64.sv Line: 35
Info (12021): Found 10 design units, including 10 entities, in source file rv_single.sv
    Info (12023): Found entity 1: rv_pc File: C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/include/rv_pc.sv Line: 1
    Info (12023): Found entity 2: rv_mem_1024 File: C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/include/rv_mem_1024.sv Line: 1
    Info (12023): Found entity 3: rv_instr_mem File: C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/include/rv_instr_mem.sv Line: 1
    Info (12023): Found entity 4: rv_decode_64ic File: C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/include/rv_decode_64ic.sv Line: 2
    Info (12023): Found entity 5: rv_reg File: C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/include/rv_reg.sv Line: 1
    Info (12023): Found entity 6: rv_mux2_64 File: C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/include/rv_2mux64.sv Line: 16
    Info (12023): Found entity 7: rv_mux3_64 File: C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/include/rv_3mux64.sv Line: 17
    Info (12023): Found entity 8: rv_alu_64ic File: C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/include/rv_alu_64ic.sv Line: 24
    Info (12023): Found entity 9: rv_cs_64ic File: C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/include/rv_cs_64ic.sv Line: 26
    Info (12023): Found entity 10: rv_single File: C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/rv_single.sv Line: 12
Info (12127): Elaborating entity "rv_single" for the top level hierarchy
Info (10035): Verilog HDL or VHDL information at rv_single.sv(91): object "Data_in" declared but not used File: C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/rv_single.sv Line: 91
Info (12128): Elaborating entity "rv_mux3_64" for hierarchy "rv_mux3_64:pc_in_mux" File: C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/rv_single.sv Line: 111
Info (12128): Elaborating entity "rv_pc" for hierarchy "rv_pc:pc_reg" File: C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/rv_single.sv Line: 119
Info (12128): Elaborating entity "rv_mux2_64" for hierarchy "rv_mux2_64:pc_add" File: C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/rv_single.sv Line: 128
Info (12128): Elaborating entity "rv_alu_64ic" for hierarchy "rv_alu_64ic:pc_adder" File: C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/rv_single.sv Line: 137
Warning (10040): Verilog HDL or VHDL arithmetic warning at rv_alu_64ic.sv(47): loss of carry in addition or borrow in subtraction File: C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/include/rv_alu_64ic.sv Line: 47
Warning (10040): Verilog HDL or VHDL arithmetic warning at rv_alu_64ic.sv(48): loss of carry in addition or borrow in subtraction File: C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/include/rv_alu_64ic.sv Line: 48
Warning (10040): Verilog HDL or VHDL arithmetic warning at rv_alu_64ic.sv(59): loss of carry in addition or borrow in subtraction File: C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/include/rv_alu_64ic.sv Line: 59
Info (12128): Elaborating entity "rv_instr_mem" for hierarchy "rv_instr_mem:inst_mem" File: C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/rv_single.sv Line: 162
Info (12128): Elaborating entity "rv_decode_64ic" for hierarchy "rv_decode_64ic:decode" File: C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/rv_single.sv Line: 178
Info (12128): Elaborating entity "rv_cs_64ic" for hierarchy "rv_cs_64ic:csg" File: C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/rv_single.sv Line: 202
Info (12128): Elaborating entity "rv_reg" for hierarchy "rv_reg:registers" File: C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/rv_single.sv Line: 243
Info (12128): Elaborating entity "rv_mem_1024" for hierarchy "rv_mem_1024:d_mem" File: C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/rv_single.sv Line: 250
Warning (10862): input port "addr[15]" at rv_mem_1024.sv(3) has no fan-out File: C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/include/rv_mem_1024.sv Line: 3
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "rv_mem_1024:d_mem|dmem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 64
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter WIDTH_B set to 64
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 32768
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/rv_single.ram0_rv_mem_1024_2f238283.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "rv_instr_mem:inst_mem|instr_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/rv_single.ram0_rv_instr_mem_60e46ed3.hdl.mif
Info (12130): Elaborated megafunction instantiation "rv_mem_1024:d_mem|altsyncram:dmem_rtl_0"
Info (12133): Instantiated megafunction "rv_mem_1024:d_mem|altsyncram:dmem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "64"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "32768"
    Info (12134): Parameter "WIDTH_B" = "64"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "32768"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/rv_single.ram0_rv_mem_1024_2f238283.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cbv1.tdf
    Info (12023): Found entity 1: altsyncram_cbv1 File: C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/db/altsyncram_cbv1.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/db/decode_8la.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_bhb.tdf
    Info (12023): Found entity 1: mux_bhb File: C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/db/mux_bhb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "rv_instr_mem:inst_mem|altsyncram:instr_mem_rtl_0"
Info (12133): Instantiated megafunction "rv_instr_mem:inst_mem|altsyncram:instr_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "65536"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/rv_single.ram0_rv_instr_mem_60e46ed3.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d3e1.tdf
    Info (12023): Found entity 1: altsyncram_d3e1 File: C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/db/altsyncram_d3e1.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/db/decode_61a.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf
    Info (12023): Found entity 1: mux_ahb File: C:/Users/Jeremy/OneDrive/Documents/Study/Master/Thesis/Cores/rv_single/db/mux_ahb.tdf Line: 23
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6061 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 40 output pins
    Info (21061): Implemented 5506 logic cells
    Info (21064): Implemented 512 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 5197 megabytes
    Info: Processing ended: Wed May 31 12:18:01 2023
    Info: Elapsed time: 00:04:50
    Info: Total CPU time (on all processors): 00:03:21


