

================================================================
== Vitis HLS Report for 'getinstream'
================================================================
* Date:           Sat Jun 15 17:11:13 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_userdma
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.955 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                 |                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_getinstream_Pipeline_VITIS_LOOP_49_1_fu_127  |getinstream_Pipeline_VITIS_LOOP_49_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.95>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%endianness_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %endianness"   --->   Operation 4 'read' 'endianness_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_s2m_len_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_s2m_len"   --->   Operation 5 'read' 'in_s2m_len_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in_en_clrsts_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %in_en_clrsts"   --->   Operation 6 'read' 'in_en_clrsts_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_val_last_loc = alloca i64 1"   --->   Operation 7 'alloca' 'in_val_last_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s2m_enb_clrsts_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %s2m_enb_clrsts_c, i1 %in_en_clrsts_read"   --->   Operation 9 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s2m_len_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %s2m_len_c, i32 %in_s2m_len_read"   --->   Operation 11 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %inStreamTop_V_data_V, i4 %inStreamTop_V_keep_V, i4 %inStreamTop_V_strb_V, i7 %inStreamTop_V_user_V, i1 %inStreamTop_V_last_V, i1 0, i1 0, void @empty_14"   --->   Operation 12 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %incount, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %inbuf, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %inStreamTop_V_last_V, i7 %inStreamTop_V_user_V, i4 %inStreamTop_V_strb_V, i4 %inStreamTop_V_keep_V, i32 %inStreamTop_V_data_V, void @empty_6, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %in_en_clrsts_read, void %VITIS_LOOP_49_1, void %if.then" [userdma.cpp:44]   --->   Operation 16 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln45 = store i32 0, i32 %in_len" [userdma.cpp:45]   --->   Operation 17 'store' 'store_ln45' <Predicate = (in_en_clrsts_read)> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln47 = br void %VITIS_LOOP_49_1" [userdma.cpp:47]   --->   Operation 18 'br' 'br_ln47' <Predicate = (in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%in_len_load = load i32 %in_len" [userdma.cpp:69]   --->   Operation 19 'load' 'in_len_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.55ns)   --->   "%add_ln49 = add i32 %in_len_load, i32 1" [userdma.cpp:49]   --->   Operation 20 'add' 'add_ln49' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.55ns)   --->   "%empty = icmp_ult  i32 %add_ln49, i32 %in_s2m_len_read" [userdma.cpp:49]   --->   Operation 21 'icmp' 'empty' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_56 = wait i32 @_ssdm_op_Wait"   --->   Operation 22 'wait' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (5.36ns)   --->   "%call_ln69 = call void @getinstream_Pipeline_VITIS_LOOP_49_1, i32 %in_len_load, i32 %inStreamTop_V_data_V, i4 %inStreamTop_V_keep_V, i4 %inStreamTop_V_strb_V, i7 %inStreamTop_V_user_V, i1 %inStreamTop_V_last_V, i1 %endianness_read, i33 %inbuf, i32 %in_s2m_len_read, i32 %incount, i1 %in_val_last_loc" [userdma.cpp:69]   --->   Operation 23 'call' 'call_ln69' <Predicate = true> <Delay = 5.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 5.84>
ST_2 : Operation 24 [1/1] (0.69ns)   --->   "%umax = select i1 %empty, i32 %in_s2m_len_read, i32 %add_ln49" [userdma.cpp:49]   --->   Operation 24 'select' 'umax' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (2.55ns)   --->   "%add_ln49_1 = add i32 %umax, i32 4294967295" [userdma.cpp:49]   --->   Operation 25 'add' 'add_ln49_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln69 = call void @getinstream_Pipeline_VITIS_LOOP_49_1, i32 %in_len_load, i32 %inStreamTop_V_data_V, i4 %inStreamTop_V_keep_V, i4 %inStreamTop_V_strb_V, i7 %inStreamTop_V_user_V, i1 %inStreamTop_V_last_V, i1 %endianness_read, i33 %inbuf, i32 %in_s2m_len_read, i32 %incount, i1 %in_val_last_loc" [userdma.cpp:69]   --->   Operation 26 'call' 'call_ln69' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%in_s2m_len_cast = zext i32 %in_s2m_len_read"   --->   Operation 27 'zext' 'in_s2m_len_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.55ns)   --->   "%sub_i_i53 = add i33 %in_s2m_len_cast, i33 8589934591"   --->   Operation 28 'add' 'sub_i_i53' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i32 %add_ln49_1" [userdma.cpp:62]   --->   Operation 29 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.59ns)   --->   "%icmp_ln62 = icmp_sgt  i33 %sub_i_i53, i33 %zext_ln62" [userdma.cpp:62]   --->   Operation 30 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 2.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (2.59ns)   --->   "%icmp_ln65 = icmp_eq  i33 %sub_i_i53, i33 %zext_ln62" [userdma.cpp:65]   --->   Operation 31 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 2.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln69 = store i32 %umax, i32 %in_len" [userdma.cpp:69]   --->   Operation 32 'store' 'store_ln69' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%in_val_last_loc_load = load i1 %in_val_last_loc"   --->   Operation 33 'load' 'in_val_last_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln65)   --->   "%and_ln62 = and i1 %in_val_last_loc_load, i1 %icmp_ln62" [userdma.cpp:62]   --->   Operation 34 'and' 'and_ln62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln65)   --->   "%zext_ln62_1 = zext i1 %and_ln62" [userdma.cpp:62]   --->   Operation 35 'zext' 'zext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln65)   --->   "%xor_ln65 = xor i1 %in_val_last_loc_load, i1 1" [userdma.cpp:65]   --->   Operation 36 'xor' 'xor_ln65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln65)   --->   "%and_ln65 = and i1 %icmp_ln65, i1 %xor_ln65" [userdma.cpp:65]   --->   Operation 37 'and' 'and_ln65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln65 = select i1 %and_ln65, i2 2, i2 %zext_ln62_1" [userdma.cpp:65]   --->   Operation 38 'select' 'select_ln65' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %s2m_err, i2 %select_ln65" [userdma.cpp:60]   --->   Operation 39 'write' 'write_ln60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln77 = ret" [userdma.cpp:77]   --->   Operation 40 'ret' 'ret_ln77' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStreamTop_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_en_clrsts]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_s2m_len]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s2m_err]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ inbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ incount]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ endianness]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s2m_len_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s2m_enb_clrsts_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_len]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
endianness_read         (read               ) [ 0010]
in_s2m_len_read         (read               ) [ 0010]
in_en_clrsts_read       (read               ) [ 0100]
in_val_last_loc         (alloca             ) [ 0111]
specinterface_ln0       (specinterface      ) [ 0000]
write_ln0               (write              ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
write_ln0               (write              ) [ 0000]
specaxissidechannel_ln0 (specaxissidechannel) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
br_ln44                 (br                 ) [ 0000]
store_ln45              (store              ) [ 0000]
br_ln47                 (br                 ) [ 0000]
in_len_load             (load               ) [ 0010]
add_ln49                (add                ) [ 0010]
empty                   (icmp               ) [ 0010]
empty_56                (wait               ) [ 0000]
umax                    (select             ) [ 0000]
add_ln49_1              (add                ) [ 0000]
call_ln69               (call               ) [ 0000]
in_s2m_len_cast         (zext               ) [ 0000]
sub_i_i53               (add                ) [ 0000]
zext_ln62               (zext               ) [ 0000]
icmp_ln62               (icmp               ) [ 0001]
icmp_ln65               (icmp               ) [ 0001]
store_ln69              (store              ) [ 0000]
in_val_last_loc_load    (load               ) [ 0000]
and_ln62                (and                ) [ 0000]
zext_ln62_1             (zext               ) [ 0000]
xor_ln65                (xor                ) [ 0000]
and_ln65                (and                ) [ 0000]
select_ln65             (select             ) [ 0000]
write_ln60              (write              ) [ 0000]
ret_ln77                (ret                ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStreamTop_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStreamTop_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStreamTop_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStreamTop_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStreamTop_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_en_clrsts">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_en_clrsts"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_s2m_len">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_s2m_len"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="s2m_err">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2m_err"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="inbuf">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inbuf"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="incount">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="incount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="endianness">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="endianness"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="s2m_len_c">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2m_len_c"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="s2m_enb_clrsts_c">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2m_enb_clrsts_c"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="in_len">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_len"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="getinstream_Pipeline_VITIS_LOOP_49_1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i2P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="in_val_last_loc_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_val_last_loc/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="endianness_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="endianness_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="in_s2m_len_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_s2m_len_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="in_en_clrsts_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_en_clrsts_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="write_ln0_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln0_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="32" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln60_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="2" slack="0"/>
<pin id="123" dir="0" index="2" bw="2" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_getinstream_Pipeline_VITIS_LOOP_49_1_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="32" slack="0"/>
<pin id="131" dir="0" index="3" bw="4" slack="0"/>
<pin id="132" dir="0" index="4" bw="4" slack="0"/>
<pin id="133" dir="0" index="5" bw="7" slack="0"/>
<pin id="134" dir="0" index="6" bw="1" slack="0"/>
<pin id="135" dir="0" index="7" bw="1" slack="0"/>
<pin id="136" dir="0" index="8" bw="33" slack="0"/>
<pin id="137" dir="0" index="9" bw="32" slack="0"/>
<pin id="138" dir="0" index="10" bw="32" slack="0"/>
<pin id="139" dir="0" index="11" bw="1" slack="0"/>
<pin id="140" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln69/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln45_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="in_len_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_len_load/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln49_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="empty_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="umax_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="32" slack="1"/>
<pin id="177" dir="0" index="2" bw="32" slack="1"/>
<pin id="178" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="umax/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln49_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_1/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="in_s2m_len_cast_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="in_s2m_len_cast/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sub_i_i53_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i_i53/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln62_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln62_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="33" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln65_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="33" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln69_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="in_val_last_loc_load_load_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="2"/>
<pin id="218" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_val_last_loc_load/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="and_ln62_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="1"/>
<pin id="222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln62/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln62_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_1/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="xor_ln65_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln65/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="and_ln65_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln65/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="select_ln65_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="2" slack="0"/>
<pin id="242" dir="0" index="2" bw="1" slack="0"/>
<pin id="243" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65/3 "/>
</bind>
</comp>

<comp id="248" class="1005" name="endianness_read_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="endianness_read "/>
</bind>
</comp>

<comp id="253" class="1005" name="in_s2m_len_read_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_s2m_len_read "/>
</bind>
</comp>

<comp id="263" class="1005" name="in_val_last_loc_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="in_val_last_loc "/>
</bind>
</comp>

<comp id="269" class="1005" name="in_len_load_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_len_load "/>
</bind>
</comp>

<comp id="274" class="1005" name="add_ln49_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln49 "/>
</bind>
</comp>

<comp id="279" class="1005" name="empty_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="284" class="1005" name="icmp_ln62_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln62 "/>
</bind>
</comp>

<comp id="289" class="1005" name="icmp_ln65_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln65 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="32" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="28" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="30" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="50" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="98" pin="2"/><net_sink comp="104" pin=2"/></net>

<net id="117"><net_src comp="52" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="92" pin="2"/><net_sink comp="112" pin=2"/></net>

<net id="125"><net_src comp="80" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="141"><net_src comp="72" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="142"><net_src comp="0" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="127" pin=3"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="127" pin=4"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="127" pin=5"/></net>

<net id="146"><net_src comp="8" pin="0"/><net_sink comp="127" pin=6"/></net>

<net id="147"><net_src comp="86" pin="2"/><net_sink comp="127" pin=7"/></net>

<net id="148"><net_src comp="16" pin="0"/><net_sink comp="127" pin=8"/></net>

<net id="149"><net_src comp="92" pin="2"/><net_sink comp="127" pin=9"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="127" pin=10"/></net>

<net id="155"><net_src comp="38" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="26" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="26" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="166"><net_src comp="157" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="66" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="162" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="92" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="183"><net_src comp="174" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="48" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="192"><net_src comp="185" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="74" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="179" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="188" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="194" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="188" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="194" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="174" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="26" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="223"><net_src comp="216" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="219" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="216" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="76" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="228" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="234" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="78" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="224" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="247"><net_src comp="239" pin="3"/><net_sink comp="120" pin=2"/></net>

<net id="251"><net_src comp="86" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="127" pin=7"/></net>

<net id="256"><net_src comp="92" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="127" pin=9"/></net>

<net id="259"><net_src comp="253" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="266"><net_src comp="82" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="127" pin=11"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="272"><net_src comp="157" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="277"><net_src comp="162" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="282"><net_src comp="168" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="287"><net_src comp="198" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="292"><net_src comp="204" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="234" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s2m_err | {3 }
	Port: inbuf | {1 2 }
	Port: incount | {1 2 }
	Port: s2m_len_c | {1 }
	Port: s2m_enb_clrsts_c | {1 }
	Port: in_len | {1 2 }
 - Input state : 
	Port: getinstream : inStreamTop_V_data_V | {1 2 }
	Port: getinstream : inStreamTop_V_keep_V | {1 2 }
	Port: getinstream : inStreamTop_V_strb_V | {1 2 }
	Port: getinstream : inStreamTop_V_user_V | {1 2 }
	Port: getinstream : inStreamTop_V_last_V | {1 2 }
	Port: getinstream : in_en_clrsts | {1 }
	Port: getinstream : in_s2m_len | {1 }
	Port: getinstream : endianness | {1 }
	Port: getinstream : in_len | {1 }
  - Chain level:
	State 1
		add_ln49 : 1
		empty : 2
		call_ln69 : 1
	State 2
		add_ln49_1 : 1
		sub_i_i53 : 1
		zext_ln62 : 2
		icmp_ln62 : 3
		icmp_ln65 : 3
		store_ln69 : 1
	State 3
		and_ln62 : 1
		zext_ln62_1 : 1
		xor_ln65 : 1
		and_ln65 : 1
		select_ln65 : 1
		write_ln60 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|
| Operation|                 Functional Unit                 |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|
|   call   | grp_getinstream_Pipeline_VITIS_LOOP_49_1_fu_127 |   132   |   187   |
|----------|-------------------------------------------------|---------|---------|
|          |                   empty_fu_168                  |    0    |    39   |
|   icmp   |                 icmp_ln62_fu_198                |    0    |    40   |
|          |                 icmp_ln65_fu_204                |    0    |    40   |
|----------|-------------------------------------------------|---------|---------|
|          |                 add_ln49_fu_162                 |    0    |    39   |
|    add   |                add_ln49_1_fu_179                |    0    |    39   |
|          |                 sub_i_i53_fu_188                |    0    |    39   |
|----------|-------------------------------------------------|---------|---------|
|  select  |                   umax_fu_174                   |    0    |    32   |
|          |                select_ln65_fu_239               |    0    |    2    |
|----------|-------------------------------------------------|---------|---------|
|    and   |                 and_ln62_fu_219                 |    0    |    2    |
|          |                 and_ln65_fu_234                 |    0    |    2    |
|----------|-------------------------------------------------|---------|---------|
|    xor   |                 xor_ln65_fu_228                 |    0    |    2    |
|----------|-------------------------------------------------|---------|---------|
|          |            endianness_read_read_fu_86           |    0    |    0    |
|   read   |            in_s2m_len_read_read_fu_92           |    0    |    0    |
|          |           in_en_clrsts_read_read_fu_98          |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|          |              write_ln0_write_fu_104             |    0    |    0    |
|   write  |              write_ln0_write_fu_112             |    0    |    0    |
|          |             write_ln60_write_fu_120             |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|          |              in_s2m_len_cast_fu_185             |    0    |    0    |
|   zext   |                 zext_ln62_fu_194                |    0    |    0    |
|          |                zext_ln62_1_fu_224               |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   Total  |                                                 |   132   |   463   |
|----------|-------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln49_reg_274   |   32   |
|     empty_reg_279     |    1   |
|endianness_read_reg_248|    1   |
|   icmp_ln62_reg_284   |    1   |
|   icmp_ln65_reg_289   |    1   |
|  in_len_load_reg_269  |   32   |
|in_s2m_len_read_reg_253|   32   |
|in_val_last_loc_reg_263|    1   |
+-----------------------+--------+
|         Total         |   101  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                       Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------|------|------|------|--------||---------||---------|
| grp_getinstream_Pipeline_VITIS_LOOP_49_1_fu_127 |  p1  |   2  |  32  |   64   ||    9    |
| grp_getinstream_Pipeline_VITIS_LOOP_49_1_fu_127 |  p7  |   2  |   1  |    2   ||    9    |
| grp_getinstream_Pipeline_VITIS_LOOP_49_1_fu_127 |  p9  |   2  |  32  |   64   ||    9    |
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                      Total                      |      |      |      |   130  ||  4.764  ||    27   |
|-------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   132  |   463  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   27   |
|  Register |    -   |   101  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   233  |   490  |
+-----------+--------+--------+--------+
