<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>ATACS design tool | UofT Actuarial Research Group</title><link>https://uoftactuarial.github.io/tag/atacs-design-tool/</link><atom:link href="https://uoftactuarial.github.io/tag/atacs-design-tool/index.xml" rel="self" type="application/rss+xml"/><description>ATACS design tool</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Mon, 01 Jun 2009 00:00:00 +0000</lastBuildDate><image><url>https://uoftactuarial.github.io/images/logo.svg</url><title>ATACS design tool</title><link>https://uoftactuarial.github.io/tag/atacs-design-tool/</link></image><item><title>Representing Genetic Networks as Labeled Hybrid Petri Nets for State Space Exploration and Markov Chain Analysis</title><link>https://uoftactuarial.github.io/publication/madsen-representing-2009/</link><pubDate>Mon, 01 Jun 2009 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/madsen-representing-2009/</guid><description/></item><item><title>Complete State Coding of Timed Asynchronous Circuits</title><link>https://uoftactuarial.github.io/publication/krieger-complete-2002/</link><pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/krieger-complete-2002/</guid><description/></item><item><title>Interfacing synchronous and asynchronous modules within a high-speed pipeline</title><link>https://uoftactuarial.github.io/publication/sjogren-interfacing-2000-1/</link><pubDate>Sun, 01 Oct 2000 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/sjogren-interfacing-2000-1/</guid><description/></item><item><title>Interfacing synchronous and asynchronous modules within a high-speed pipeline</title><link>https://uoftactuarial.github.io/publication/sjogren-interfacing-2000/</link><pubDate>Sun, 01 Oct 2000 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/sjogren-interfacing-2000/</guid><description/></item><item><title>Verification of delayed-reset domino circuits using ATACS</title><link>https://uoftactuarial.github.io/publication/belluomini-verification-1999/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/belluomini-verification-1999/</guid><description/></item><item><title>Specification and Compilation of Timed Systems</title><link>https://uoftactuarial.github.io/publication/zheng-specification-1998/</link><pubDate>Mon, 01 Jun 1998 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/zheng-specification-1998/</guid><description/></item><item><title>Technology mapping of timed circuits</title><link>https://uoftactuarial.github.io/publication/myers-technology-1995/</link><pubDate>Mon, 01 May 1995 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/myers-technology-1995/</guid><description/></item></channel></rss>