{"vcs1":{"timestamp_begin":1731984010.332102731, "rt":1.95, "ut":0.98, "st":0.30}}
{"vcselab":{"timestamp_begin":1731984012.353710712, "rt":1.65, "ut":0.31, "st":0.15}}
{"link":{"timestamp_begin":1731984014.074418708, "rt":0.38, "ut":0.13, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731984009.720001448}
{"VCS_COMP_START_TIME": 1731984009.720001448}
{"VCS_COMP_END_TIME": 1731984062.040389545}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+FUNC +notimingchecks"}
{"vcs1": {"peak_mem": 335400}}
{"stitch_vcselab": {"peak_mem": 231592}}
