design verification:0.0238862060439
design errors:0.0283967956887
error modeling:0.0106264085708
finite state:0.00198989027717
conditional errors:0.00271261308735
campenhout:0.00572119671049
ssls:0.000904091280364
detect:0.00202768387476
hardware design:0.00515638053717
activate:0.00135813653675
testing:0.00356760993224
actual design errors:0.0156271131319
