ModuleName time_mux2
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b0
LV: 23
RV: 0
Width: 24
Edges
Edge X1: 128 ,Y1: 40 ,X2: 128 ,Y2: 384
End
Branches
Branch Left: 128 ,Top: 64
BranchStrList
[3:0]
End
Branch Left: 128 ,Top: 112
BranchStrList
[7:4]
End
Branch Left: 128 ,Top: 168
BranchStrList
[11:8]
End
Branch Left: 128 ,Top: 216
BranchStrList
[15:12]
End
Branch Left: 128 ,Top: 272
BranchStrList
[19:16]
End
Branch Left: 128 ,Top: 320
BranchStrList
[23:20]
End
End
Wire Name: b1
LV: 23
RV: 0
Width: 24
Edges
Edge X1: 152 ,Y1: 40 ,X2: 152 ,Y2: 384
End
Branches
Branch Left: 152 ,Top: 80
BranchStrList
[3:0]
End
Branch Left: 152 ,Top: 128
BranchStrList
[7:4]
End
Branch Left: 152 ,Top: 184
BranchStrList
[11:8]
End
Branch Left: 152 ,Top: 232
BranchStrList
[15:12]
End
Branch Left: 152 ,Top: 288
BranchStrList
[19:16]
End
Branch Left: 152 ,Top: 336
BranchStrList
[23:20]
End
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 168 ,Y1: 96 ,X2: 184 ,Y2: 96
Edge X1: 168 ,Y1: 96 ,X2: 168 ,Y2: 144
Edge X1: 168 ,Y1: 144 ,X2: 184 ,Y2: 144
Edge X1: 168 ,Y1: 144 ,X2: 168 ,Y2: 200
Edge X1: 168 ,Y1: 200 ,X2: 184 ,Y2: 200
Edge X1: 168 ,Y1: 200 ,X2: 168 ,Y2: 248
Edge X1: 168 ,Y1: 248 ,X2: 184 ,Y2: 248
Edge X1: 168 ,Y1: 248 ,X2: 168 ,Y2: 304
Edge X1: 168 ,Y1: 304 ,X2: 184 ,Y2: 304
Edge X1: 168 ,Y1: 304 ,X2: 168 ,Y2: 352
Edge X1: 168 ,Y1: 352 ,X2: 168 ,Y2: 384
Edge X1: 168 ,Y1: 352 ,X2: 184 ,Y2: 352
End
Branches
End
Wire Name: b3
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 128 ,Y1: 64 ,X2: 184 ,Y2: 64
End
Branches
End
Wire Name: b4
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 152 ,Y1: 80 ,X2: 184 ,Y2: 80
End
Branches
End
Wire Name: b5
LV: 23
RV: 0
Width: 24
Edges
Edge X1: 336 ,Y1: 48 ,X2: 336 ,Y2: 384
End
Branches
Branch Left: 336 ,Top: 64
BranchStrList
[3:0]
End
Branch Left: 336 ,Top: 112
BranchStrList
[7:4]
End
Branch Left: 336 ,Top: 168
BranchStrList
[11:8]
End
Branch Left: 336 ,Top: 216
BranchStrList
[15:12]
End
Branch Left: 336 ,Top: 272
BranchStrList
[19:16]
End
Branch Left: 336 ,Top: 320
BranchStrList
[23:20]
End
End
Wire Name: b7
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 312 ,Y1: 112 ,X2: 336 ,Y2: 112
End
Branches
End
Wire Name: b8
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 312 ,Y1: 168 ,X2: 336 ,Y2: 168
End
Branches
End
Wire Name: b9
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 312 ,Y1: 216 ,X2: 336 ,Y2: 216
End
Branches
End
Wire Name: b10
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 312 ,Y1: 272 ,X2: 336 ,Y2: 272
End
Branches
End
Wire Name: b11
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 312 ,Y1: 320 ,X2: 336 ,Y2: 320
End
Branches
End
Wire Name: b12
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 152 ,Y1: 128 ,X2: 184 ,Y2: 128
End
Branches
End
Wire Name: b13
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 128 ,Y1: 112 ,X2: 184 ,Y2: 112
End
Branches
End
Wire Name: b14
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 128 ,Y1: 168 ,X2: 184 ,Y2: 168
End
Branches
End
Wire Name: b15
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 152 ,Y1: 184 ,X2: 184 ,Y2: 184
End
Branches
End
Wire Name: b16
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 128 ,Y1: 216 ,X2: 184 ,Y2: 216
End
Branches
End
Wire Name: b17
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 152 ,Y1: 232 ,X2: 184 ,Y2: 232
End
Branches
End
Wire Name: b18
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 152 ,Y1: 288 ,X2: 184 ,Y2: 288
End
Branches
End
Wire Name: b19
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 128 ,Y1: 272 ,X2: 184 ,Y2: 272
End
Branches
End
Wire Name: b20
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 152 ,Y1: 336 ,X2: 184 ,Y2: 336
End
Branches
End
Wire Name: b21
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 128 ,Y1: 320 ,X2: 184 ,Y2: 320
End
Branches
End
Wire Name: b22
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 312 ,Y1: 64 ,X2: 336 ,Y2: 64
End
Branches
End
End
Ports
Port Left: 128 Top: 40 ,Orientation: 3
Portname: time1 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
23
,Width:
24
,RV:
0
Port Left: 336 Top: 384 ,Orientation: 3
Portname: selected ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
23
,Width:
24
,RV:
0
Port Left: 152 Top: 40 ,Orientation: 3
Portname: time2 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
23
,Width:
24
,RV:
0
Port Left: 168 Top: 384 ,Orientation: 1
Portname: en ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 208 Top: 56
Name: s0
LibraryName: (NoLibraryName)
IpName: multi_mux4
SymbolParameters
End
Symbol Left: 208 Top: 104
Name: s1
LibraryName: (NoLibraryName)
IpName: multi_mux4
SymbolParameters
End
Symbol Left: 208 Top: 160
Name: s2
LibraryName: (NoLibraryName)
IpName: multi_mux4
SymbolParameters
End
Symbol Left: 208 Top: 208
Name: s3
LibraryName: (NoLibraryName)
IpName: multi_mux4
SymbolParameters
End
Symbol Left: 208 Top: 264
Name: s5
LibraryName: (NoLibraryName)
IpName: multi_mux4
SymbolParameters
End
Symbol Left: 208 Top: 312
Name: s6
LibraryName: (NoLibraryName)
IpName: multi_mux4
SymbolParameters
End
End
Texts
End
Links
End
