[2021-09-09 09:58:28,532]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-09-09 09:58:28,532]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:58:28,853]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; ".

Peak memory: 14503936 bytes

[2021-09-09 09:58:28,854]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:58:28,985]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34897920 bytes

[2021-09-09 09:58:28,987]mapper_test.py:156:[INFO]: area: 52 level: 5
[2021-09-09 09:58:28,987]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:58:29,022]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :59
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :59
score:100
	Report mapping result:
		klut_size()     :91
		klut.num_gates():59
		max delay       :5
		max area        :59
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :43
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 7839744 bytes

[2021-09-09 09:58:29,023]mapper_test.py:220:[INFO]: area: 59 level: 5
[2021-09-09 11:55:32,312]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-09-09 11:55:32,312]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:55:32,646]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; ".

Peak memory: 14381056 bytes

[2021-09-09 11:55:32,647]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:55:32,813]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34770944 bytes

[2021-09-09 11:55:32,815]mapper_test.py:156:[INFO]: area: 52 level: 5
[2021-09-09 11:55:32,815]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:55:34,649]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:10
	current map manager:
		current min nodes:168
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :59
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :63
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():63
		max delay       :4
		max area        :63
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :45
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 15884288 bytes

[2021-09-09 11:55:34,650]mapper_test.py:220:[INFO]: area: 63 level: 4
[2021-09-09 13:25:39,048]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-09-09 13:25:39,048]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:25:39,372]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; ".

Peak memory: 14491648 bytes

[2021-09-09 13:25:39,373]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:25:39,504]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34754560 bytes

[2021-09-09 13:25:39,506]mapper_test.py:156:[INFO]: area: 52 level: 5
[2021-09-09 13:25:39,506]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:25:41,360]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:10
	current map manager:
		current min nodes:168
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :59
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :63
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():63
		max delay       :4
		max area        :63
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :45
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 15859712 bytes

[2021-09-09 13:25:41,361]mapper_test.py:220:[INFO]: area: 63 level: 4
[2021-09-09 15:04:37,617]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-09-09 15:04:37,617]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:04:37,617]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:04:37,753]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34742272 bytes

[2021-09-09 15:04:37,755]mapper_test.py:156:[INFO]: area: 52 level: 5
[2021-09-09 15:04:37,755]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:04:39,746]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:10
	current map manager:
		current min nodes:168
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 16007168 bytes

[2021-09-09 15:04:39,747]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-09 15:33:41,575]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-09-09 15:33:41,575]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:33:41,575]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:33:41,706]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34807808 bytes

[2021-09-09 15:33:41,708]mapper_test.py:156:[INFO]: area: 52 level: 5
[2021-09-09 15:33:41,708]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:33:43,745]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:10
	current map manager:
		current min nodes:168
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 15794176 bytes

[2021-09-09 15:33:43,746]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-09 16:11:44,994]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-09-09 16:11:44,994]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:11:44,994]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:11:45,129]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 35160064 bytes

[2021-09-09 16:11:45,131]mapper_test.py:156:[INFO]: area: 52 level: 5
[2021-09-09 16:11:45,131]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:11:47,126]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:10
	current map manager:
		current min nodes:168
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 15937536 bytes

[2021-09-09 16:11:47,126]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-09 16:46:27,516]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-09-09 16:46:27,516]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:46:27,516]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:46:27,654]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34992128 bytes

[2021-09-09 16:46:27,656]mapper_test.py:156:[INFO]: area: 52 level: 5
[2021-09-09 16:46:27,656]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:46:29,681]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:10
	current map manager:
		current min nodes:168
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 15925248 bytes

[2021-09-09 16:46:29,682]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-09 17:22:48,921]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-09-09 17:22:48,922]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:22:48,922]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:22:49,092]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34680832 bytes

[2021-09-09 17:22:49,094]mapper_test.py:156:[INFO]: area: 52 level: 5
[2021-09-09 17:22:49,094]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:22:51,096]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:10
	current map manager:
		current min nodes:168
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 15745024 bytes

[2021-09-09 17:22:51,097]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-13 23:28:13,978]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-09-13 23:28:13,979]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:28:13,979]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:28:14,153]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34725888 bytes

[2021-09-13 23:28:14,155]mapper_test.py:156:[INFO]: area: 52 level: 5
[2021-09-13 23:28:14,155]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:28:15,912]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:10
	current map manager:
		current min nodes:168
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 13627392 bytes

[2021-09-13 23:28:15,913]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-13 23:42:03,338]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-09-13 23:42:03,338]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:03,339]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:03,466]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34709504 bytes

[2021-09-13 23:42:03,468]mapper_test.py:156:[INFO]: area: 52 level: 5
[2021-09-13 23:42:03,468]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:03,498]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():64
		max delay       :5
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 7299072 bytes

[2021-09-13 23:42:03,498]mapper_test.py:220:[INFO]: area: 64 level: 5
[2021-09-14 08:57:57,067]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-09-14 08:57:57,068]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:57:57,068]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:57:57,244]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34418688 bytes

[2021-09-14 08:57:57,245]mapper_test.py:156:[INFO]: area: 52 level: 5
[2021-09-14 08:57:57,245]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:57:59,002]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:10
	current map manager:
		current min nodes:168
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 15863808 bytes

[2021-09-14 08:57:59,003]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-14 09:21:01,803]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-09-14 09:21:01,803]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:01,804]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:01,927]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34684928 bytes

[2021-09-14 09:21:01,928]mapper_test.py:156:[INFO]: area: 52 level: 5
[2021-09-14 09:21:01,929]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:01,957]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():64
		max delay       :5
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 7798784 bytes

[2021-09-14 09:21:01,958]mapper_test.py:220:[INFO]: area: 64 level: 5
[2021-09-15 15:31:41,124]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-09-15 15:31:41,124]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:31:41,125]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:31:41,243]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34742272 bytes

[2021-09-15 15:31:41,244]mapper_test.py:156:[INFO]: area: 52 level: 5
[2021-09-15 15:31:41,244]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:31:42,841]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:10
	current map manager:
		current min nodes:168
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 14237696 bytes

[2021-09-15 15:31:42,841]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-15 15:54:25,890]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-09-15 15:54:25,890]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:25,890]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:26,065]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34684928 bytes

[2021-09-15 15:54:26,066]mapper_test.py:156:[INFO]: area: 52 level: 5
[2021-09-15 15:54:26,067]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:26,105]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():64
		max delay       :5
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 6979584 bytes

[2021-09-15 15:54:26,105]mapper_test.py:220:[INFO]: area: 64 level: 5
[2021-09-18 14:02:13,803]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-09-18 14:02:13,803]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:02:13,804]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:02:13,918]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34312192 bytes

[2021-09-18 14:02:13,920]mapper_test.py:156:[INFO]: area: 52 level: 5
[2021-09-18 14:02:13,920]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:02:15,574]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:10
	current map manager:
		current min nodes:168
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 11923456 bytes

[2021-09-18 14:02:15,575]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-18 16:26:47,163]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-09-18 16:26:47,163]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:26:47,163]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:26:47,335]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34312192 bytes

[2021-09-18 16:26:47,336]mapper_test.py:156:[INFO]: area: 52 level: 5
[2021-09-18 16:26:47,337]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:26:48,950]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:10
	current map manager:
		current min nodes:168
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 11313152 bytes

[2021-09-18 16:26:48,951]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-22 08:57:57,587]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-09-22 08:57:57,588]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:57:57,588]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:57:57,745]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34529280 bytes

[2021-09-22 08:57:57,747]mapper_test.py:156:[INFO]: area: 52 level: 5
[2021-09-22 08:57:57,747]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:57:58,607]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:11
	Report mapping result:
		klut_size()     :107
		klut.num_gates():75
		max delay       :5
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 11866112 bytes

[2021-09-22 08:57:58,608]mapper_test.py:220:[INFO]: area: 75 level: 5
[2021-09-22 11:25:29,272]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-09-22 11:25:29,272]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:25:29,273]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:25:29,441]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34516992 bytes

[2021-09-22 11:25:29,443]mapper_test.py:156:[INFO]: area: 52 level: 5
[2021-09-22 11:25:29,443]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:25:31,307]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:10
	current map manager:
		current min nodes:168
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 12165120 bytes

[2021-09-22 11:25:31,308]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-23 16:44:22,982]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-09-23 16:44:22,983]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:44:22,983]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:44:23,093]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34619392 bytes

[2021-09-23 16:44:23,094]mapper_test.py:156:[INFO]: area: 52 level: 5
[2021-09-23 16:44:23,095]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:44:24,713]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
balancing!
	current map manager:
		current min nodes:168
		current min depth:11
rewriting!
	current map manager:
		current min nodes:168
		current min depth:11
balancing!
	current map manager:
		current min nodes:168
		current min depth:10
rewriting!
	current map manager:
		current min nodes:168
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 12005376 bytes

[2021-09-23 16:44:24,713]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-23 17:07:30,785]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-09-23 17:07:30,785]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:07:30,786]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:07:30,904]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34529280 bytes

[2021-09-23 17:07:30,905]mapper_test.py:156:[INFO]: area: 52 level: 5
[2021-09-23 17:07:30,906]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:07:32,539]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
balancing!
	current map manager:
		current min nodes:168
		current min depth:11
rewriting!
	current map manager:
		current min nodes:168
		current min depth:11
balancing!
	current map manager:
		current min nodes:168
		current min depth:10
rewriting!
	current map manager:
		current min nodes:168
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 12201984 bytes

[2021-09-23 17:07:32,540]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-23 18:09:00,843]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-09-23 18:09:00,844]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:09:00,844]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:09:00,955]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34529280 bytes

[2021-09-23 18:09:00,956]mapper_test.py:156:[INFO]: area: 52 level: 5
[2021-09-23 18:09:00,957]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:09:02,548]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
balancing!
	current map manager:
		current min nodes:168
		current min depth:11
rewriting!
	current map manager:
		current min nodes:168
		current min depth:11
balancing!
	current map manager:
		current min nodes:168
		current min depth:10
rewriting!
	current map manager:
		current min nodes:168
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 11935744 bytes

[2021-09-23 18:09:02,549]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-27 16:36:10,140]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-09-27 16:36:10,141]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:36:10,141]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:36:10,255]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34447360 bytes

[2021-09-27 16:36:10,256]mapper_test.py:156:[INFO]: area: 52 level: 5
[2021-09-27 16:36:10,257]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:36:11,863]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
balancing!
	current map manager:
		current min nodes:168
		current min depth:11
rewriting!
	current map manager:
		current min nodes:168
		current min depth:11
balancing!
	current map manager:
		current min nodes:168
		current min depth:10
rewriting!
	current map manager:
		current min nodes:168
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 12390400 bytes

[2021-09-27 16:36:11,864]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-27 17:42:53,996]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-09-27 17:42:53,997]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:42:53,997]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:42:54,110]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34652160 bytes

[2021-09-27 17:42:54,112]mapper_test.py:156:[INFO]: area: 52 level: 5
[2021-09-27 17:42:54,112]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:42:55,767]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
balancing!
	current map manager:
		current min nodes:168
		current min depth:11
rewriting!
	current map manager:
		current min nodes:168
		current min depth:11
balancing!
	current map manager:
		current min nodes:168
		current min depth:10
rewriting!
	current map manager:
		current min nodes:168
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 12288000 bytes

[2021-09-27 17:42:55,768]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-28 02:09:09,732]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-09-28 02:09:09,732]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:09:09,733]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:09:09,848]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34430976 bytes

[2021-09-28 02:09:09,850]mapper_test.py:156:[INFO]: area: 52 level: 5
[2021-09-28 02:09:09,851]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:09:11,469]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:10
	current map manager:
		current min nodes:168
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 12423168 bytes

[2021-09-28 02:09:11,469]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-28 16:48:38,513]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-09-28 16:48:38,513]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:48:38,513]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:48:38,629]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34803712 bytes

[2021-09-28 16:48:38,630]mapper_test.py:156:[INFO]: area: 52 level: 5
[2021-09-28 16:48:38,631]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:48:40,286]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:10
	current map manager:
		current min nodes:168
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 12251136 bytes

[2021-09-28 16:48:40,287]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-28 17:27:39,934]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-09-28 17:27:39,934]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:27:39,934]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:27:40,048]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34373632 bytes

[2021-09-28 17:27:40,050]mapper_test.py:156:[INFO]: area: 52 level: 5
[2021-09-28 17:27:40,050]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:27:41,645]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:10
	current map manager:
		current min nodes:168
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 12656640 bytes

[2021-09-28 17:27:41,645]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-10-09 10:41:53,307]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-10-09 10:41:53,307]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:41:53,307]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:41:53,427]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34336768 bytes

[2021-10-09 10:41:53,428]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-10-09 10:41:53,429]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:41:53,485]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 7307264 bytes

[2021-10-09 10:41:53,486]mapper_test.py:224:[INFO]: area: 70 level: 4
[2021-10-09 11:24:27,239]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-10-09 11:24:27,239]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:24:27,239]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:24:27,352]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34521088 bytes

[2021-10-09 11:24:27,353]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-10-09 11:24:27,353]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:24:27,445]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 7032832 bytes

[2021-10-09 11:24:27,446]mapper_test.py:224:[INFO]: area: 70 level: 4
[2021-10-09 16:32:07,751]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-10-09 16:32:07,751]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:32:07,751]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:32:07,860]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34594816 bytes

[2021-10-09 16:32:07,862]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-10-09 16:32:07,862]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:32:08,676]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
	current map manager:
		current min nodes:168
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():64
		max delay       :5
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 11292672 bytes

[2021-10-09 16:32:08,676]mapper_test.py:224:[INFO]: area: 64 level: 5
[2021-10-09 16:49:15,602]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-10-09 16:49:15,603]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:49:15,603]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:49:15,714]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34566144 bytes

[2021-10-09 16:49:15,716]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-10-09 16:49:15,716]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:49:16,530]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
	current map manager:
		current min nodes:168
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():64
		max delay       :5
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 11292672 bytes

[2021-10-09 16:49:16,531]mapper_test.py:224:[INFO]: area: 64 level: 5
[2021-10-12 10:58:51,993]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-10-12 10:58:51,994]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:58:51,994]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:58:52,159]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34365440 bytes

[2021-10-12 10:58:52,161]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-10-12 10:58:52,161]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:58:53,932]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:10
	current map manager:
		current min nodes:168
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 11513856 bytes

[2021-10-12 10:58:53,932]mapper_test.py:224:[INFO]: area: 70 level: 4
[2021-10-12 11:18:39,762]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-10-12 11:18:39,762]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:18:39,762]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:18:39,884]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34410496 bytes

[2021-10-12 11:18:39,886]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-10-12 11:18:39,886]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:18:39,951]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 6787072 bytes

[2021-10-12 11:18:39,952]mapper_test.py:224:[INFO]: area: 70 level: 4
[2021-10-12 13:34:20,103]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-10-12 13:34:20,103]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:34:20,103]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:34:20,221]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34476032 bytes

[2021-10-12 13:34:20,222]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-10-12 13:34:20,222]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:34:21,996]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:10
	current map manager:
		current min nodes:168
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 11456512 bytes

[2021-10-12 13:34:21,996]mapper_test.py:224:[INFO]: area: 70 level: 4
[2021-10-12 15:05:00,790]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-10-12 15:05:00,791]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:05:00,791]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:05:00,909]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34738176 bytes

[2021-10-12 15:05:00,910]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-10-12 15:05:00,911]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:05:02,586]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:10
	current map manager:
		current min nodes:168
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 11509760 bytes

[2021-10-12 15:05:02,587]mapper_test.py:224:[INFO]: area: 70 level: 4
[2021-10-12 18:49:54,838]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-10-12 18:49:54,839]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:49:54,839]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:49:54,959]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34574336 bytes

[2021-10-12 18:49:54,960]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-10-12 18:49:54,960]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:49:56,727]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:10
	current map manager:
		current min nodes:168
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 11161600 bytes

[2021-10-12 18:49:56,728]mapper_test.py:224:[INFO]: area: 70 level: 4
[2021-10-18 11:43:26,317]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-10-18 11:43:26,318]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:43:26,318]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:43:26,442]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34422784 bytes

[2021-10-18 11:43:26,444]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-10-18 11:43:26,444]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:43:28,214]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:10
	current map manager:
		current min nodes:168
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 11124736 bytes

[2021-10-18 11:43:28,214]mapper_test.py:224:[INFO]: area: 70 level: 4
[2021-10-18 12:04:02,478]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-10-18 12:04:02,478]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:02,478]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:02,636]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34455552 bytes

[2021-10-18 12:04:02,637]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-10-18 12:04:02,638]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:02,669]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():64
		max delay       :5
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 6086656 bytes

[2021-10-18 12:04:02,670]mapper_test.py:224:[INFO]: area: 64 level: 5
[2021-10-19 14:11:59,485]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-10-19 14:11:59,488]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:59,488]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:59,609]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34328576 bytes

[2021-10-19 14:11:59,611]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-10-19 14:11:59,611]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:59,646]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():64
		max delay       :5
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 6324224 bytes

[2021-10-19 14:11:59,647]mapper_test.py:224:[INFO]: area: 64 level: 5
[2021-10-22 13:33:44,569]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-10-22 13:33:44,570]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:33:44,570]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:33:44,731]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34537472 bytes

[2021-10-22 13:33:44,732]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-10-22 13:33:44,733]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:33:44,834]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():64
		max delay       :5
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 8912896 bytes

[2021-10-22 13:33:44,835]mapper_test.py:224:[INFO]: area: 64 level: 5
[2021-10-22 13:54:37,466]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-10-22 13:54:37,466]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:54:37,466]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:54:37,583]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34336768 bytes

[2021-10-22 13:54:37,584]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-10-22 13:54:37,585]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:54:37,649]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():64
		max delay       :5
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 9134080 bytes

[2021-10-22 13:54:37,649]mapper_test.py:224:[INFO]: area: 64 level: 5
[2021-10-22 14:02:20,278]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-10-22 14:02:20,278]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:20,278]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:20,435]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34488320 bytes

[2021-10-22 14:02:20,437]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-10-22 14:02:20,437]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:20,466]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():64
		max delay       :5
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 6266880 bytes

[2021-10-22 14:02:20,467]mapper_test.py:224:[INFO]: area: 64 level: 5
[2021-10-22 14:05:41,228]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-10-22 14:05:41,228]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:41,228]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:41,393]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34598912 bytes

[2021-10-22 14:05:41,395]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-10-22 14:05:41,395]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:41,422]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():64
		max delay       :5
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 6262784 bytes

[2021-10-22 14:05:41,423]mapper_test.py:224:[INFO]: area: 64 level: 5
[2021-10-23 13:32:58,936]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-10-23 13:32:58,936]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:32:58,936]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:32:59,053]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34652160 bytes

[2021-10-23 13:32:59,055]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-10-23 13:32:59,055]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:33:00,792]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:10
	current map manager:
		current min nodes:168
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :74
score:100
	Report mapping result:
		klut_size()     :106
		klut.num_gates():74
		max delay       :5
		max area        :74
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :30
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 11161600 bytes

[2021-10-23 13:33:00,792]mapper_test.py:224:[INFO]: area: 74 level: 5
[2021-10-24 17:44:35,201]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-10-24 17:44:35,201]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:44:35,202]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:44:35,373]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34549760 bytes

[2021-10-24 17:44:35,374]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-10-24 17:44:35,374]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:44:37,044]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:10
	current map manager:
		current min nodes:168
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :74
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():64
		max delay       :5
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 10956800 bytes

[2021-10-24 17:44:37,045]mapper_test.py:224:[INFO]: area: 64 level: 5
[2021-10-24 18:05:01,655]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-10-24 18:05:01,655]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:05:01,655]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:05:01,823]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34484224 bytes

[2021-10-24 18:05:01,824]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-10-24 18:05:01,825]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:05:03,484]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:11
	current map manager:
		current min nodes:168
		current min depth:10
	current map manager:
		current min nodes:168
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 11026432 bytes

[2021-10-24 18:05:03,485]mapper_test.py:224:[INFO]: area: 70 level: 4
[2021-10-26 10:25:32,242]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-10-26 10:25:32,243]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:32,243]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:32,359]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34086912 bytes

[2021-10-26 10:25:32,361]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-10-26 10:25:32,361]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:32,384]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	current map manager:
		current min nodes:168
		current min depth:12
	Report mapping result:
		klut_size()     :97
		klut.num_gates():65
		max delay       :5
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 5980160 bytes

[2021-10-26 10:25:32,384]mapper_test.py:224:[INFO]: area: 65 level: 5
[2021-10-26 11:02:48,198]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-10-26 11:02:48,198]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:02:48,199]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:02:48,317]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34258944 bytes

[2021-10-26 11:02:48,319]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-10-26 11:02:48,319]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:02:50,030]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	Report mapping result:
		klut_size()     :99
		klut.num_gates():67
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 10895360 bytes

[2021-10-26 11:02:50,030]mapper_test.py:224:[INFO]: area: 67 level: 4
[2021-10-26 11:23:37,809]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-10-26 11:23:37,809]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:23:37,809]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:23:37,928]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34418688 bytes

[2021-10-26 11:23:37,930]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-10-26 11:23:37,930]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:23:39,598]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	Report mapping result:
		klut_size()     :105
		klut.num_gates():73
		max delay       :5
		max area        :74
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :34
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 10809344 bytes

[2021-10-26 11:23:39,598]mapper_test.py:224:[INFO]: area: 73 level: 5
[2021-10-26 12:21:43,571]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-10-26 12:21:43,572]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:21:43,572]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:21:43,691]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34516992 bytes

[2021-10-26 12:21:43,693]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-10-26 12:21:43,693]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:21:45,365]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	Report mapping result:
		klut_size()     :102
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :32
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 10715136 bytes

[2021-10-26 12:21:45,366]mapper_test.py:224:[INFO]: area: 70 level: 4
[2021-10-26 14:13:02,419]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-10-26 14:13:02,419]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:02,420]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:02,545]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34500608 bytes

[2021-10-26 14:13:02,546]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-10-26 14:13:02,546]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:02,578]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	Report mapping result:
		klut_size()     :97
		klut.num_gates():65
		max delay       :5
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :24
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 6127616 bytes

[2021-10-26 14:13:02,579]mapper_test.py:224:[INFO]: area: 65 level: 5
[2021-10-29 16:10:07,461]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-10-29 16:10:07,465]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:07,465]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:07,581]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34467840 bytes

[2021-10-29 16:10:07,582]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-10-29 16:10:07,583]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:07,606]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	Report mapping result:
		klut_size()     :122
		klut.num_gates():90
		max delay       :6
		max area        :90
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :44
		LUT fanins:4	 numbers :26
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
Peak memory: 5988352 bytes

[2021-10-29 16:10:07,606]mapper_test.py:224:[INFO]: area: 90 level: 6
[2021-11-03 09:51:51,799]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-11-03 09:51:51,799]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:51,799]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:51:51,966]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34639872 bytes

[2021-11-03 09:51:51,968]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-11-03 09:51:51,968]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:52,015]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	Report mapping result:
		klut_size()     :122
		klut.num_gates():90
		max delay       :5
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :44
		LUT fanins:4	 numbers :26
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig_output.v
	Peak memory: 5996544 bytes

[2021-11-03 09:51:52,016]mapper_test.py:226:[INFO]: area: 90 level: 5
[2021-11-03 10:04:01,539]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-11-03 10:04:01,540]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:01,540]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:01,704]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34254848 bytes

[2021-11-03 10:04:01,705]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-11-03 10:04:01,705]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:01,741]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	Report mapping result:
		klut_size()     :124
		klut.num_gates():92
		max delay       :5
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :23
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :33
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig_output.v
	Peak memory: 6078464 bytes

[2021-11-03 10:04:01,741]mapper_test.py:226:[INFO]: area: 92 level: 5
[2021-11-03 13:44:01,189]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-11-03 13:44:01,190]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:01,190]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:01,345]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34455552 bytes

[2021-11-03 13:44:01,347]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-11-03 13:44:01,347]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:01,385]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	Report mapping result:
		klut_size()     :124
		klut.num_gates():92
		max delay       :5
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :23
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :33
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig_output.v
	Peak memory: 6172672 bytes

[2021-11-03 13:44:01,386]mapper_test.py:226:[INFO]: area: 92 level: 5
[2021-11-03 13:50:16,821]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-11-03 13:50:16,821]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:16,822]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:16,938]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34222080 bytes

[2021-11-03 13:50:16,939]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-11-03 13:50:16,940]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:16,987]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	Report mapping result:
		klut_size()     :124
		klut.num_gates():92
		max delay       :5
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :23
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :33
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig_output.v
	Peak memory: 6000640 bytes

[2021-11-03 13:50:16,987]mapper_test.py:226:[INFO]: area: 92 level: 5
[2021-11-04 15:57:11,841]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-11-04 15:57:11,842]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:11,842]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:11,965]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34295808 bytes

[2021-11-04 15:57:11,966]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-11-04 15:57:11,967]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:12,000]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	Report mapping result:
		klut_size()     :94
		klut.num_gates():62
		max delay       :5
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :28
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig_output.v
	Peak memory: 6090752 bytes

[2021-11-04 15:57:12,001]mapper_test.py:226:[INFO]: area: 62 level: 5
[2021-11-16 12:28:12,048]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-11-16 12:28:12,049]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:12,049]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:12,170]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34529280 bytes

[2021-11-16 12:28:12,171]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-11-16 12:28:12,172]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:12,202]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
Mapping time: 0.002349 secs
	Report mapping result:
		klut_size()     :94
		klut.num_gates():62
		max delay       :5
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
	Peak memory: 6164480 bytes

[2021-11-16 12:28:12,203]mapper_test.py:228:[INFO]: area: 62 level: 5
[2021-11-16 14:17:08,810]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-11-16 14:17:08,810]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:08,811]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:08,953]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34529280 bytes

[2021-11-16 14:17:08,955]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-11-16 14:17:08,955]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:08,986]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
Mapping time: 0.002331 secs
	Report mapping result:
		klut_size()     :94
		klut.num_gates():62
		max delay       :5
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
	Peak memory: 6250496 bytes

[2021-11-16 14:17:08,987]mapper_test.py:228:[INFO]: area: 62 level: 5
[2021-11-16 14:23:29,142]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-11-16 14:23:29,143]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:29,143]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:29,265]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34529280 bytes

[2021-11-16 14:23:29,267]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-11-16 14:23:29,267]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:29,295]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
Mapping time: 0.002358 secs
	Report mapping result:
		klut_size()     :94
		klut.num_gates():62
		max delay       :5
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
	Peak memory: 6111232 bytes

[2021-11-16 14:23:29,296]mapper_test.py:228:[INFO]: area: 62 level: 5
[2021-11-17 16:36:08,716]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-11-17 16:36:08,717]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:08,717]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:08,832]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34238464 bytes

[2021-11-17 16:36:08,834]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-11-17 16:36:08,834]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:08,861]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
Mapping time: 0.002417 secs
	Report mapping result:
		klut_size()     :94
		klut.num_gates():62
		max delay       :5
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
	Peak memory: 6205440 bytes

[2021-11-17 16:36:08,862]mapper_test.py:228:[INFO]: area: 62 level: 5
[2021-11-18 10:18:42,761]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-11-18 10:18:42,762]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:42,762]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:42,912]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34316288 bytes

[2021-11-18 10:18:42,913]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-11-18 10:18:42,914]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:42,946]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
Mapping time: 0.005189 secs
	Report mapping result:
		klut_size()     :94
		klut.num_gates():62
		max delay       :5
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
	Peak memory: 6352896 bytes

[2021-11-18 10:18:42,946]mapper_test.py:228:[INFO]: area: 62 level: 5
[2021-11-23 16:11:33,322]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-11-23 16:11:33,323]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:33,323]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:33,441]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34316288 bytes

[2021-11-23 16:11:33,443]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-11-23 16:11:33,443]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:33,485]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
Mapping time: 0.007696 secs
	Report mapping result:
		klut_size()     :96
		klut.num_gates():64
		max delay       :5
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
	Peak memory: 6164480 bytes

[2021-11-23 16:11:33,486]mapper_test.py:228:[INFO]: area: 64 level: 5
[2021-11-23 16:42:31,546]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-11-23 16:42:31,546]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:31,547]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:31,717]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34504704 bytes

[2021-11-23 16:42:31,719]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-11-23 16:42:31,719]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:31,761]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
Mapping time: 0.007782 secs
	Report mapping result:
		klut_size()     :96
		klut.num_gates():64
		max delay       :5
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
	Peak memory: 6385664 bytes

[2021-11-23 16:42:31,761]mapper_test.py:228:[INFO]: area: 64 level: 5
[2021-11-24 11:38:51,443]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-11-24 11:38:51,443]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:51,444]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:51,612]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34525184 bytes

[2021-11-24 11:38:51,613]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-11-24 11:38:51,614]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:51,641]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
Mapping time: 0.000152 secs
	Report mapping result:
		klut_size()     :96
		klut.num_gates():64
		max delay       :5
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
	Peak memory: 6139904 bytes

[2021-11-24 11:38:51,642]mapper_test.py:228:[INFO]: area: 64 level: 5
[2021-11-24 12:02:05,717]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-11-24 12:02:05,717]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:05,718]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:05,832]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34320384 bytes

[2021-11-24 12:02:05,834]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-11-24 12:02:05,834]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:05,852]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
Mapping time: 0.000171 secs
	Report mapping result:
		klut_size()     :96
		klut.num_gates():64
		max delay       :5
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
	Peak memory: 6049792 bytes

[2021-11-24 12:02:05,853]mapper_test.py:228:[INFO]: area: 64 level: 5
[2021-11-24 12:05:48,555]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-11-24 12:05:48,555]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:48,555]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:48,677]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34324480 bytes

[2021-11-24 12:05:48,679]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-11-24 12:05:48,679]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:48,710]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
Mapping time: 0.002455 secs
	Report mapping result:
		klut_size()     :94
		klut.num_gates():62
		max delay       :5
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
	Peak memory: 6246400 bytes

[2021-11-24 12:05:48,710]mapper_test.py:228:[INFO]: area: 62 level: 5
[2021-11-24 12:11:27,591]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-11-24 12:11:27,591]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:27,592]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:27,758]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34402304 bytes

[2021-11-24 12:11:27,759]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-11-24 12:11:27,760]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:27,788]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00084 secs
	Report mapping result:
		klut_size()     :82
		klut.num_gates():50
		max delay       :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :35
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
	Peak memory: 6053888 bytes

[2021-11-24 12:11:27,788]mapper_test.py:228:[INFO]: area: 50 level: 7
[2021-11-24 12:57:47,013]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-11-24 12:57:47,014]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:47,014]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:47,126]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34394112 bytes

[2021-11-24 12:57:47,128]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-11-24 12:57:47,128]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:47,151]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
Mapping time: 0.002384 secs
	Report mapping result:
		klut_size()     :94
		klut.num_gates():62
		max delay       :5
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
	Peak memory: 6156288 bytes

[2021-11-24 12:57:47,152]mapper_test.py:228:[INFO]: area: 62 level: 5
[2021-11-24 13:09:53,208]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-11-24 13:09:53,208]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:09:53,208]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:09:53,373]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34299904 bytes

[2021-11-24 13:09:53,375]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-11-24 13:09:53,375]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:09:55,123]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
Mapping time: 0.002354 secs
Mapping time: 0.002525 secs
	Report mapping result:
		klut_size()     :102
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :32
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
	Peak memory: 10743808 bytes

[2021-11-24 13:09:55,123]mapper_test.py:228:[INFO]: area: 70 level: 4
[2021-11-24 13:32:54,180]mapper_test.py:79:[INFO]: run case "b08_comb"
[2021-11-24 13:32:54,181]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:32:54,181]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:32:54,294]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     137.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      64.0.  Edge =      206.  Cut =      601.  T =     0.00 sec
P:  Del =    5.00.  Ar =      58.0.  Edge =      201.  Cut =      597.  T =     0.00 sec
P:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
E:  Del =    5.00.  Ar =      56.0.  Edge =      194.  Cut =      598.  T =     0.00 sec
F:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
E:  Del =    5.00.  Ar =      54.0.  Edge =      191.  Cut =      523.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
A:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
E:  Del =    5.00.  Ar =      52.0.  Edge =      179.  Cut =      501.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %
Peak memory: 34484224 bytes

[2021-11-24 13:32:54,295]mapper_test.py:160:[INFO]: area: 52 level: 5
[2021-11-24 13:32:54,296]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:32:56,020]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
Mapping time: 0.000142 secs
Mapping time: 0.000153 secs
	Report mapping result:
		klut_size()     :102
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :32
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v
	Peak memory: 10768384 bytes

[2021-11-24 13:32:56,021]mapper_test.py:228:[INFO]: area: 70 level: 4
