

set_global_assignment -name NUM_PARALLEL_PROCESSORS 2
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name USE_TIMEQUEST_TIMING_ANALYZER ON

set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
#set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VHDL" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation

set_global_assignment -name SEARCH_PATH "./../../../rtl/verilog"
#set_global_assignment -name SEARCH_PATH "./../../../rtl/vhdl"

set_location_assignment PIN_P11 -to CLK
set_location_assignment PIN_B8  -to RSTn
set_location_assignment PIN_A8  -to SP
set_location_assignment PIN_A7  -to STEP

set_instance_assignment -name IO_STANDARD "3.3-V LVTTL"  -to CLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL"  -to RSTn
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL"  -to SP
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL"  -to STEP

#set_location_assignment PIN_A9 -to led[1]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to led[1]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to btn[0]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to btn[1]

