<dec f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='248' type='49'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CSEInfo.cpp' l='55' c='_ZN4llvm13CSEConfigFull12shouldCSEOpcEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CSEInfo.cpp' l='69' u='r' c='_ZN4llvm21CSEConfigConstantOnly12shouldCSEOpcEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='192' c='_ZN4llvm14CombinerHelper25matchCombineConcatVectorsERNS_12MachineInstrERbRNS_15SmallVectorImplINS_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='2473' u='r' c='_ZN4llvm14CombinerHelper26matchAnyExplicitUseIsUndefERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='2480' u='r' c='_ZN4llvm14CombinerHelper28matchAllExplicitUsesAreUndefERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='2492' u='r' c='_ZN4llvm14CombinerHelper15matchUndefStoreERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='2498' u='r' c='_ZN4llvm14CombinerHelper19matchUndefSelectCmpERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='2641' u='r' c='_ZN4llvm14CombinerHelper19matchOperandIsUndefERNS_12MachineInstrEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='2732' u='r' c='_ZN4llvm14CombinerHelper25matchCombineInsertVecEltsERNS_12MachineInstrERNS_15SmallVectorImplINS_8RegisterEEE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='310' u='r' c='_ZN4llvm28LegalizationArtifactCombiner18tryFoldImplicitDefERNS_12MachineInstrERNS_15SmallVectorImplIPS1_EERNS3_INS_8RegisterEEE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='318' u='r' c='_ZN4llvm28LegalizationArtifactCombiner18tryFoldImplicitDefERNS_12MachineInstrERNS_15SmallVectorImplIPS1_EERNS3_INS_8RegisterEEE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='321' u='r' c='_ZN4llvm28LegalizationArtifactCombiner18tryFoldImplicitDefERNS_12MachineInstrERNS_15SmallVectorImplIPS1_EERNS3_INS_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='773' c='_ZN4llvm15LegalizerHelper12narrowScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='2143' c='_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3971' c='_ZN4llvm15LegalizerHelper19fewerElementsVectorERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='4310' c='_ZN4llvm15LegalizerHelper18moreElementsVectorERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerInfo.cpp' l='273' u='r' c='_ZN4llvm13LegalizerInfoC1Ev'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LostDebugLocObserver.cpp' l='87' c='_ZL30irTranslatorNeverAddsLocationsj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='564' u='r' c='_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenGlobalISel.inc' l='16043' u='r' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector13getMatchTableEv'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenGlobalISel.inc' l='16064' u='r' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector13getMatchTableEv'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenGlobalISel.inc' l='16938' u='r' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector13getMatchTableEv'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenGlobalISel.inc' l='16959' u='r' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector13getMatchTableEv'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenGlobalISel.inc' l='17803' u='r' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector13getMatchTableEv'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenGlobalISel.inc' l='18656' u='r' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector13getMatchTableEv'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='3111' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp' l='79' u='r' c='_ZN4llvm20AArch64LegalizerInfoC1ERKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp' l='289' u='r' c='_ZL27matchDupFromInsertVectorEltiRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc' l='7202' u='r' c='_ZNK4llvm25AMDGPUInstructionSelector13getMatchTableEv'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc' l='7217' u='r' c='_ZNK4llvm25AMDGPUInstructionSelector13getMatchTableEv'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc' l='7233' u='r' c='_ZNK4llvm25AMDGPUInstructionSelector13getMatchTableEv'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc' l='7250' u='r' c='_ZNK4llvm25AMDGPUInstructionSelector13getMatchTableEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3074' c='_ZN4llvm25AMDGPUInstructionSelector6selectERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='636' u='r' c='_ZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='574' c='_ZN12_GLOBAL__N_123MipsInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsLegalizerInfo.cpp' l='151' u='r' c='_ZN4llvm17MipsLegalizerInfoC1ERKNS_13MipsSubtargetE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='172' c='_ZL11isAmbiguousj'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='257' u='r' c='_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainerC1EPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='567' c='_ZNK4llvm20MipsRegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='702' c='_ZNK4llvm20MipsRegisterBankInfo10setRegBankERNS_12MachineInstrERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='745' c='_ZNK4llvm20MipsRegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='380' c='_ZN12_GLOBAL__N_122X86InstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='1465' u='r' c='_ZNK12_GLOBAL__N_122X86InstructionSelector22selectImplicitDefOrPHIERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86LegalizerInfo.cpp' l='111' u='r' c='_ZN4llvm16X86LegalizerInfo21setLegalizerInfo32bitEv'/>
<use f='llvm/llvm/lib/Target/X86/X86LegalizerInfo.cpp' l='205' u='r' c='_ZN4llvm16X86LegalizerInfo21setLegalizerInfo64bitEv'/>
<use f='llvm/llvm/lib/Target/X86/X86LegalizerInfo.cpp' l='208' u='r' c='_ZN4llvm16X86LegalizerInfo21setLegalizerInfo64bitEv'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='288' c='_ZNK4llvm19X86RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerInfoTest.cpp' l='233' u='r' c='_ZN31LegalizerInfoTest_RuleSets_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerInfoTest.cpp' l='238' u='r' c='_ZN31LegalizerInfoTest_RuleSets_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerInfoTest.cpp' l='239' u='r' c='_ZN31LegalizerInfoTest_RuleSets_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerInfoTest.cpp' l='240' u='r' c='_ZN31LegalizerInfoTest_RuleSets_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerInfoTest.cpp' l='241' u='r' c='_ZN31LegalizerInfoTest_RuleSets_Test8TestBodyEv'/>
