{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "system:the_system\|matrix_system:matrix_system\|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst\|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0\|matrix_multiply_function_wrapper:kernel\|matrix_multiply_function:thematrix_multiply_function\|bb_matrix_multiply_B1:thebb_matrix_multiply_B1\|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region\|i_load_unnamed_matrix_multiply0_matrix_multiply20:thei_load_unnamed_matrix_multiply0_matrix_multiply\|lsu_top:thei_load_unnamed_matrix_multiply0_matrix_multiply21\|lsu_bursting_read:bursting_read\|cache_rtl_0 " "Inferred RAM node \"system:the_system\|matrix_system:matrix_system\|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst\|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0\|matrix_multiply_function_wrapper:kernel\|matrix_multiply_function:thematrix_multiply_function\|bb_matrix_multiply_B1:thebb_matrix_multiply_B1\|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region\|i_load_unnamed_matrix_multiply0_matrix_multiply20:thei_load_unnamed_matrix_multiply0_matrix_multiply\|lsu_top:thei_load_unnamed_matrix_multiply0_matrix_multiply21\|lsu_bursting_read:bursting_read\|cache_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 0 1570444621315 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "system:the_system\|matrix_system:matrix_system\|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst\|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0\|matrix_multiply_function_wrapper:kernel\|matrix_multiply_function:thematrix_multiply_function\|bb_matrix_multiply_B1:thebb_matrix_multiply_B1\|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region\|i_load_unnamed_matrix_multiply0_matrix_multiply20:thei_load_unnamed_matrix_multiply0_matrix_multiply\|lsu_top:thei_load_unnamed_matrix_multiply0_matrix_multiply21\|lsu_bursting_read:bursting_read\|cache " "RAM logic \"system:the_system\|matrix_system:matrix_system\|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst\|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0\|matrix_multiply_function_wrapper:kernel\|matrix_multiply_function:thematrix_multiply_function\|bb_matrix_multiply_B1:thebb_matrix_multiply_B1\|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region\|i_load_unnamed_matrix_multiply0_matrix_multiply20:thei_load_unnamed_matrix_multiply0_matrix_multiply\|lsu_top:thei_load_unnamed_matrix_multiply0_matrix_multiply21\|lsu_bursting_read:bursting_read\|cache\" is uninferred due to asynchronous read logic" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "cache" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/lsu_bursting_load_stores.v" 110 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 0 1570444621320 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 0 1570444621320 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|matrix_system:matrix_system\|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst\|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0\|matrix_multiply_function_wrapper:kernel\|matrix_multiply_function:thematrix_multiply_function\|bb_matrix_multiply_B1:thebb_matrix_multiply_B1\|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region\|i_load_unnamed_matrix_multiply0_matrix_multiply20:thei_load_unnamed_matrix_multiply0_matrix_multiply\|lsu_top:thei_load_unnamed_matrix_multiply0_matrix_multiply21\|lsu_bursting_read:bursting_read\|cache_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|matrix_system:matrix_system\|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst\|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0\|matrix_multiply_function_wrapper:kernel\|matrix_multiply_function:thematrix_multiply_function\|bb_matrix_multiply_B1:thebb_matrix_multiply_B1\|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region\|i_load_unnamed_matrix_multiply0_matrix_multiply20:thei_load_unnamed_matrix_multiply0_matrix_multiply\|lsu_top:thei_load_unnamed_matrix_multiply0_matrix_multiply21\|lsu_bursting_read:bursting_read\|cache_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1570444633305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1570444633305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1570444633305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1570444633305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 18 " "Parameter WIDTH_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1570444633305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1570444633305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1570444633305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1570444633305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1570444633305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1570444633305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1570444633305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1570444633305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1570444633305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1570444633305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1570444633305 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1570444633305 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|matrix_system:matrix_system\|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst\|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0\|matrix_multiply_function_wrapper:kernel\|matrix_multiply_function:thematrix_multiply_function\|bb_matrix_multiply_B1:thebb_matrix_multiply_B1\|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region\|i_load_unnamed_matrix_multiply0_matrix_multiply20:thei_load_unnamed_matrix_multiply0_matrix_multiply\|lsu_top:thei_load_unnamed_matrix_multiply0_matrix_multiply21\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|matrix_system:matrix_system\|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst\|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0\|matrix_multiply_function_wrapper:kernel\|matrix_multiply_function:thematrix_multiply_function\|bb_matrix_multiply_B1:thebb_matrix_multiply_B1\|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region\|i_load_unnamed_matrix_multiply0_matrix_multiply20:thei_load_unnamed_matrix_multiply0_matrix_multiply\|lsu_top:thei_load_unnamed_matrix_multiply0_matrix_multiply21\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1570444633305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 256 " "Parameter WIDTH_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1570444633305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1570444633305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1570444633305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 256 " "Parameter WIDTH_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1570444633305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1570444633305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1570444633305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1570444633305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1570444633305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1570444633305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1570444633305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1570444633305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1570444633305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1570444633305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1570444633305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1570444633305 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1570444633305 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 0 1570444633305 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } {  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 0 1570444633854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|matrix_system:matrix_system\|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst\|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0\|matrix_multiply_function_wrapper:kernel\|matrix_multiply_function:thematrix_multiply_function\|bb_matrix_multiply_B1:thebb_matrix_multiply_B1\|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region\|i_load_unnamed_matrix_multiply0_matrix_multiply20:thei_load_unnamed_matrix_multiply0_matrix_multiply\|lsu_top:thei_load_unnamed_matrix_multiply0_matrix_multiply21\|lsu_bursting_read:bursting_read\|altsyncram:cache_rtl_0 " "Elaborated megafunction instantiation \"system:the_system\|matrix_system:matrix_system\|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst\|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0\|matrix_multiply_function_wrapper:kernel\|matrix_multiply_function:thematrix_multiply_function\|bb_matrix_multiply_B1:thebb_matrix_multiply_B1\|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region\|i_load_unnamed_matrix_multiply0_matrix_multiply20:thei_load_unnamed_matrix_multiply0_matrix_multiply\|lsu_top:thei_load_unnamed_matrix_multiply0_matrix_multiply21\|lsu_bursting_read:bursting_read\|altsyncram:cache_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1570444633936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|matrix_system:matrix_system\|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst\|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0\|matrix_multiply_function_wrapper:kernel\|matrix_multiply_function:thematrix_multiply_function\|bb_matrix_multiply_B1:thebb_matrix_multiply_B1\|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region\|i_load_unnamed_matrix_multiply0_matrix_multiply20:thei_load_unnamed_matrix_multiply0_matrix_multiply\|lsu_top:thei_load_unnamed_matrix_multiply0_matrix_multiply21\|lsu_bursting_read:bursting_read\|altsyncram:cache_rtl_0 " "Instantiated megafunction \"system:the_system\|matrix_system:matrix_system\|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst\|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0\|matrix_multiply_function_wrapper:kernel\|matrix_multiply_function:thematrix_multiply_function\|bb_matrix_multiply_B1:thebb_matrix_multiply_B1\|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region\|i_load_unnamed_matrix_multiply0_matrix_multiply20:thei_load_unnamed_matrix_multiply0_matrix_multiply\|lsu_top:thei_load_unnamed_matrix_multiply0_matrix_multiply21\|lsu_bursting_read:bursting_read\|altsyncram:cache_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1570444633937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 18 " "Parameter \"WIDTH_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1570444633937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1570444633937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1570444633937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 18 " "Parameter \"WIDTH_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1570444633937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1570444633937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1570444633937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1570444633937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1570444633937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1570444633937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1570444633937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1570444633937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1570444633937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1570444633937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M20K " "Parameter \"RAM_BLOCK_TYPE\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1570444633937 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1570444633937 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altsyncram_h3m1.tdf" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/db/altsyncram_h3m1.tdf" 611 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 0 1570444634171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h3m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h3m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h3m1 " "Found entity 1: altsyncram_h3m1" {  } { { "db/altsyncram_h3m1.tdf" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/db/altsyncram_h3m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1570444634175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1570444634175 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } {  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 0 1570444634486 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|matrix_system:matrix_system\|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst\|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0\|matrix_multiply_function_wrapper:kernel\|matrix_multiply_function:thematrix_multiply_function\|bb_matrix_multiply_B1:thebb_matrix_multiply_B1\|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region\|i_load_unnamed_matrix_multiply0_matrix_multiply20:thei_load_unnamed_matrix_multiply0_matrix_multiply\|lsu_top:thei_load_unnamed_matrix_multiply0_matrix_multiply21\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|altsyncram:ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0 " "Elaborated megafunction instantiation \"system:the_system\|matrix_system:matrix_system\|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst\|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0\|matrix_multiply_function_wrapper:kernel\|matrix_multiply_function:thematrix_multiply_function\|bb_matrix_multiply_B1:thebb_matrix_multiply_B1\|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region\|i_load_unnamed_matrix_multiply0_matrix_multiply20:thei_load_unnamed_matrix_multiply0_matrix_multiply\|lsu_top:thei_load_unnamed_matrix_multiply0_matrix_multiply21\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|altsyncram:ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1570444634576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|matrix_system:matrix_system\|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst\|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0\|matrix_multiply_function_wrapper:kernel\|matrix_multiply_function:thematrix_multiply_function\|bb_matrix_multiply_B1:thebb_matrix_multiply_B1\|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region\|i_load_unnamed_matrix_multiply0_matrix_multiply20:thei_load_unnamed_matrix_multiply0_matrix_multiply\|lsu_top:thei_load_unnamed_matrix_multiply0_matrix_multiply21\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|altsyncram:ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0 " "Instantiated megafunction \"system:the_system\|matrix_system:matrix_system\|matrix_multiply_std_ic_partition_wrapper:matrix_multiply_std_ic_inst\|matrix_multiply_top_wrapper_0:matrix_multiply_inst_0\|matrix_multiply_function_wrapper:kernel\|matrix_multiply_function:thematrix_multiply_function\|bb_matrix_multiply_B1:thebb_matrix_multiply_B1\|bb_matrix_multiply_B1_stall_region:thebb_matrix_multiply_B1_stall_region\|i_load_unnamed_matrix_multiply0_matrix_multiply20:thei_load_unnamed_matrix_multiply0_matrix_multiply\|lsu_top:thei_load_unnamed_matrix_multiply0_matrix_multiply21\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|altsyncram:ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1570444634576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 256 " "Parameter \"WIDTH_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1570444634576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1570444634576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1570444634576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 256 " "Parameter \"WIDTH_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1570444634576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1570444634576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1570444634576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1570444634576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1570444634576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1570444634576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1570444634576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1570444634576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1570444634576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1570444634576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M20K " "Parameter \"RAM_BLOCK_TYPE\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1570444634576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1570444634576 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1570444634576 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altsyncram_fkn1.tdf" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/db/altsyncram_fkn1.tdf" 7989 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 0 1570444634839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fkn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fkn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fkn1 " "Found entity 1: altsyncram_fkn1" {  } { { "db/altsyncram_fkn1.tdf" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/db/altsyncram_fkn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1570444634843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1570444634843 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 0 1570444637811 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[0\]~synth " "Node \"memory_mem_dq\[0\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[1\]~synth " "Node \"memory_mem_dq\[1\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[2\]~synth " "Node \"memory_mem_dq\[2\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[3\]~synth " "Node \"memory_mem_dq\[3\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[4\]~synth " "Node \"memory_mem_dq\[4\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[5\]~synth " "Node \"memory_mem_dq\[5\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[6\]~synth " "Node \"memory_mem_dq\[6\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[7\]~synth " "Node \"memory_mem_dq\[7\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[8\]~synth " "Node \"memory_mem_dq\[8\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[9\]~synth " "Node \"memory_mem_dq\[9\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[10\]~synth " "Node \"memory_mem_dq\[10\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[11\]~synth " "Node \"memory_mem_dq\[11\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[12\]~synth " "Node \"memory_mem_dq\[12\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[13\]~synth " "Node \"memory_mem_dq\[13\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[14\]~synth " "Node \"memory_mem_dq\[14\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[15\]~synth " "Node \"memory_mem_dq\[15\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[16\]~synth " "Node \"memory_mem_dq\[16\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[17\]~synth " "Node \"memory_mem_dq\[17\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[18\]~synth " "Node \"memory_mem_dq\[18\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[19\]~synth " "Node \"memory_mem_dq\[19\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[20\]~synth " "Node \"memory_mem_dq\[20\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[21\]~synth " "Node \"memory_mem_dq\[21\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[22\]~synth " "Node \"memory_mem_dq\[22\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[23\]~synth " "Node \"memory_mem_dq\[23\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[24\]~synth " "Node \"memory_mem_dq\[24\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[25\]~synth " "Node \"memory_mem_dq\[25\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[26\]~synth " "Node \"memory_mem_dq\[26\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[27\]~synth " "Node \"memory_mem_dq\[27\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[28\]~synth " "Node \"memory_mem_dq\[28\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[29\]~synth " "Node \"memory_mem_dq\[29\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[30\]~synth " "Node \"memory_mem_dq\[30\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[31\]~synth " "Node \"memory_mem_dq\[31\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[0\]~synth " "Node \"memory_mem_dqs\[0\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[1\]~synth " "Node \"memory_mem_dqs\[1\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[2\]~synth " "Node \"memory_mem_dqs\[2\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[3\]~synth " "Node \"memory_mem_dqs\[3\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[0\]~synth " "Node \"memory_mem_dqs_n\[0\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[1\]~synth " "Node \"memory_mem_dqs_n\[1\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[2\]~synth " "Node \"memory_mem_dqs_n\[2\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[3\]~synth " "Node \"memory_mem_dqs_n\[3\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "emac_mdio~synth " "Node \"emac_mdio~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D0~synth " "Node \"hps_usb1_D0~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D1~synth " "Node \"hps_usb1_D1~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D2~synth " "Node \"hps_usb1_D2~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D3~synth " "Node \"hps_usb1_D3~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 106 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D4~synth " "Node \"hps_usb1_D4~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 107 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D5~synth " "Node \"hps_usb1_D5~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 108 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D6~synth " "Node \"hps_usb1_D6~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 109 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D7~synth " "Node \"hps_usb1_D7~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_cmd~synth " "Node \"sd_cmd~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[0\]~synth " "Node \"sd_d\[0\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[1\]~synth " "Node \"sd_d\[1\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[2\]~synth " "Node \"sd_d\[2\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[3\]~synth " "Node \"sd_d\[3\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led~synth " "Node \"led~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "i2c_sda~synth " "Node \"i2c_sda~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""} { "Warning" "WMLS_MLS_NODE_NAME" "i2c_scl~synth " "Node \"i2c_scl~synth\"" {  } { { "top.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/top.v" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1570444646882 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 0 1570444646882 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1570444652987 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "934 " "934 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 0 1570444658833 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23327 " "Implemented 23327 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 0 1570444659694 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 0 1570444659694 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "57 " "Implemented 57 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 0 1570444659694 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20727 " "Implemented 20727 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 0 1570444659694 ""} { "Info" "ICUT_CUT_TM_RAMS" "2478 " "Implemented 2478 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 0 1570444659694 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 0 1570444659694 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 0 1570444659694 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 0 1570444659694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5287 " "Peak virtual memory: 5287 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 0 1570444662477 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 07 16:07:42 2019 " "Processing ended: Mon Oct 07 16:07:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 0 1570444662477 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:19 " "Elapsed time: 00:01:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 0 1570444662477 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:25 " "Total CPU time (on all processors): 00:02:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 0 1570444662477 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 0 1570444662477 ""}
