<root><simulation><result_generated_time />2023-05-17 19:56:51<layer><layer_spec />{'B': 1, 'K': 24, 'C': 256, 'OY': 7, 'OX': 7, 'IY': 21, 'IX': 21, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />2709504<total_data_size_element />{'W': 55296, 'I': 112896, 'O': 1176}<total_data_reuse />{'W': 49, 'I': 24.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_8', 'OY_4']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />6720</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [4, 1, 1], 'I': [196, 1, 1], 'O': [49, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OY', 7)]], [[('C', 4)], []], [], []]<I />[[], [[('C', 4), ('OY', 7)], [('OY', 7)]], [], []]<O />[[[('C', 4)], []], [[('OY', 7)], [('OY', 7)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 6), ('FX', 3), ('FY', 3), ('OX', 7)], [('K', 4), ('C', 4), ('C', 16)], []]<I />[[('K', 6), ('FX', 3), ('FY', 3), ('OX', 7), ('K', 4)], [('C', 4), ('C', 16)], []]<O />[[('K', 6), ('FX', 3), ('FY', 3), ('OX', 7)], [('K', 4), ('C', 4), ('C', 16)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [49.0, 7, 1, 1], 'I': [1.0, 24.0, 1.0, 1.0], 'O': [4.0, 9, 64, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [432, 442368, 442368], 'I': [504, 6322176, 6322176], 'O': [336, 65856, 65856], 'O_partial': [336, 65856, 0], 'O_final': [0, 0, 65856]}<actual_mem_utilization_individual />{'W': [0.84, 0.01, 0.0], 'I': [0.98, 0.19, 0.0], 'O': [0.66, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.84, 0.2, 0.0], 'I': [0.98, 0.2, 0.0], 'O': [0.66, 0.2, 0.0]}<effective_mem_size_bit />{'W': [432, 110592, 442368], 'I': [504, 1580544, 6322176], 'O': [48, 65856, 65856], 'O_partial': [48, 65856, 0], 'O_final': [0, 0, 65856]}<total_unit_count />{'W': [196, 4, 1, 1], 'I': [196, 196, 1, 1], 'O': [196, 49, 1, 1]}<unique_unit_count />{'W': [4, 4, 1, 1], 'I': [196, 196, 1, 1], 'O': [49, 49, 1, 1]}<duplicate_unit_count />{'W': [49.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [4.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[387072, 55296], [55296, 55296], [55296, 0]]<I />[[451584, 112896], [112896, 112896], [112896, 0]]<O />[[(676200, 677376), (75264, 74088)], [(74088, 75264), (1176, 0)], [(0, 1176), (0, 0)]]<O_partial />[[(676200, 677376), (75264, 74088)], [(74088, 75264), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (1176, 0)], [(0, 1176), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[48384, 6912], [864, 864], [216, 0]]<I />[[56448, 14112], [1764, 1764], [441, 0]]<O />[[(84525, 84672), (9408, 9261)], [(1158, 1176), (18, 0)], [(0, 5), (0, 0)]]<O_partial />[([84525, 84672], [9408, 9261]), ([1158, 1176], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [18, 0]), ([0, 5], [0, 0])]</mem_access_count_word><mac_count><active />2709504<idle />11446272</mac_count></basic_info><energy><total_energy />6497033.1<mem_energy_breakdown><W />[18.8, 171.2, 287.7]<I />[24.1, 349.6, 587.3]<O />[65.8, 233.1, 6.1]</mem_energy_breakdown><MAC_energy><active_MAC />5922975.7<idle_MAC />572313.6<total />6495289.3</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1684<utilization_without_data_loading />0.1914<utilization_spatial />0.1914<utilization_temporal_with_data_loading />0.8798<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />109987<latency_cycle_without_data_loading />96768<ideal_computing_cycle />96768<data_loading><load_cycle_total />13219<load_cycle_individual />{'W': [7, 864, 0], 'I': [193, 12348, 0]}<load_cycle_combined />{'W': 864, 'I': 12348}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-96767], [-11985, -13005], [-96768, -96768]], 'I': [[-96767], [-23310, -11655], [-96768, -96768]], 'O': [[-96768], [-95488, -88576], [-96639, -96736]]}<mem_stall_cycle_shared />{'W': [[-96767], [-11985, 0], [0, 0]], 'I': [[-96767], [-23310, 0], [0, 0]], 'O': [[-96768], [-95488, -88576], [-96639, -96736]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [432, 442368, 442368], 'I': [504, 6322176, 6322176], 'O': [336, 65856, 65856], 'O_partial': [336, 65856, 0], 'O_final': [0, 0, 65856]}<data_size_each_level_total />{'W': [1728, 442368, 442368], 'I': [98784, 6322176, 6322176], 'O': [16464, 65856, 65856]}<loop_cycles_each_level />{'W': [378, 96768, 96768], 'I': [1512, 96768, 96768], 'O': [378, 96768, 96768]}<top_ir_loop_size />{'W': [7, 1, 1], 'I': [4, 1, 1], 'O': [1, 64, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [4.6, 4.6], [4.6, 4.6]], 'I': [[8.0, 0.3], [65.3, 65.3], [65.3, 65.3]], 'O': [[8.0, 0.9], [43.6, 0.7], [0.7, 0.7]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [32.0, 4.6], [4.6, 4.6]], 'I': [[8.0, 1.3], [261.3, 65.3], [65.3, 65.3]], 'O': [[8.0, 0.9], [43.6, 43.6], [43.6, 0.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [32.0, 4.6], [4.6, 0]], 'I': [[8.0, 1.3], [261.3, 65.3], [65.3, 0]], 'O': [[8.0, 0.9], [43.6, 0.7], [0.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [337.6, 113.5], [69.9, 0.7]], 'I': [[8.0, 1.3], [337.6, 113.5], [69.9, 0.7]], 'O': [[8.0, 0.9], [337.6, 113.5], [69.9, 0.7]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 96768], [54, 378, 256], [96768, 96768, 1]], 'I': [[1, 1, 96768], [378, 1512, 64], [96768, 96768, 1]], 'O': [[1, 1, 96768], [378, 378, 256], [96768, 96768, 1]]}<trans_time_real />{'W': [[0, 1, 96768], [[7, 378, 256], [3, 378, 256]], [[864, 96768, 1], [216, 96768, 1]]], 'I': [[0, 1, 96768], [[8, 1512, 64], [193, 1512, 64]], [[12348, 96768, 1], [3087, 96768, 1]]], 'O': [[0, 1, 96768], [[5, 378, 256], [32, 378, 256]], [[129, 96768, 1], [32, 96768, 1]]]}<single_stall_cycle />{'W': [[-1], [-47, -51], [-95904, -96552]], 'I': [[-1], [-370, -185], [-84420, -93681]], 'O': [[-1], [-373, -346], [-96639, -96736]]}<single_stall_count />{'W': [96767, 255, 0], 'I': [96767, 63, 0], 'O': [96768, 256, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [1785, 0], 'I': [12159, 0], 'O': [8192, 129]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [129, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-74632, -96768], [-88576, -96639]], 1: [[-96768, -96768], [-96639, -96768]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />120.5<mem_area_percentage />99.4 %</area></results><elapsed_time_second />0</simulation></root>