;redcode
;assert 1
	MOV 8928, <-95
	MOV 8928, <-95
	SPL 0, 4710
	MOV 8928, <-95
	MOV 8928, <-95
	MOV 8928, <-95
	MOV 8928, <-95
	JMP -1, -2012
	MOV 8928, <-95
	JMP -1, -2012
	SPL 0, 4710
	MOV 8928, <-95
	ADD 0, -4710
	JMP -1, -2012
	SPL 0, 4730
	SPL 0, 4710
	JMP -1, -2012
	ADD 0, -4710
	ADD 0, -4710
	JMP -1, -2012
	JMP -1, -2012
	SPL 0, 4710
	SPL 0, 4710
	ADD 1000, -4710
	JMP -1, -2012
	ADD 1000, -4710
	ADD 1000, -4710
	ADD 0, -4710
	MOV 8928, <-95
	MOV 8928, <-95
	JMP -1, -2012
	SPL 5030, 4710
	JMP -1, -2012
	JMP -1, -2012
	SPL 5030, 4710
	ADD 0, -4710
	JMP -1, -2012
	SPL 0, 4710
	JMP -1, -2012
	ADD 0, -4710
	SPL 0, 4710
	SPL 0, 4710
	JMP -1, -2012
	MOV 8928, <-95
	MOV 8928, <-95
	SPL 0, 4710
	ADD 1000, -4710
	JMP -1, -2012
	SPL 0, 4710
	SPL 0, 4710
	JMP -1, -2012
	MOV 8928, <-95
	MOV 8928, <-95
	SPL 0, 4710
	SPL 5030, 4710
	ADD 0, -4710
	MOV 8928, <-95
	MOV 8928, <-95
	MOV 8928, <-95
	SPL 0, 4710
	ADD -1000, -4710
	MOV 8928, <-95
	SPL 40, 4710
	SPL 5030, 4710
	JMP -1, -2012
	SPL 0, 4710
	ADD 0, -4710
	MOV 8928, <-95
	MOV 8928, <-95
	SPL 0, 4710
	JMP -1, -2012
	MOV 8928, <-95
	JMP -1, -2012
	SPL 0, 4710
	SPL 0, 4710
	ADD 1000, -4710
	SPL 0, 4710
	JMN 8928, @-95
	JMP -1, -2012
	ADD 0, -4710
	MOV 8928, <-95
	JMP -1, -2012
	JMP -1, -2012
	JMP -1, -2012
	SPL 0, 4710
	MOV 8928, <-95
	MOV 8928, <-95
	MOV 8928, <-95
	SPL 5030, 4710
	ADD 0, -4710
	SPL 0, 4710
	MOV 8928, <-95
	SPL 40, 4710
	SPL 5030, 4710
	SPL 0, 4710
