# This script segment is generated automatically by AutoPilot

set id 28
set name mapchip_png_mul_32s_32s_32_2_1
set corename simcore_mul
set op mul
set stage_num 2
set max_latency -1
set registered_input 1
set clk_width 1
set clk_signed 0
set reset_width 1
set reset_signed 0
set in0_width 32
set in0_signed 1
set in1_width 32
set in1_signed 1
set ce_width 1
set ce_signed 0
set out_width 32
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mul] == "ap_gen_simcore_mul"} {
eval "ap_gen_simcore_mul { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    clk_width ${clk_width} \
    clk_signed ${clk_signed} \
    reset_width ${reset_width} \
    reset_signed ${reset_signed} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    ce_width ${ce_width} \
    ce_signed ${ce_signed} \
    out_width ${out_width} \
}"
} else {
puts "@W \[IMPL-100\] Cannot find ap_gen_simcore_mul, check your AutoPilot builtin lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ${name}
}


set op mul
set corename Multiplier
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_multicycle_mul] == "::AESL_LIB_VIRTEX::xil_gen_multicycle_mul"} {
eval "::AESL_LIB_VIRTEX::xil_gen_multicycle_mul { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    clk_width ${clk_width} \
    clk_signed ${clk_signed} \
    reset_width ${reset_width} \
    reset_signed ${reset_signed} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    ce_width ${ce_width} \
    ce_signed ${ce_signed} \
    out_width ${out_width} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_multicycle_mul, check your platform lib"
}
}


set id 30
set name mapchip_png_mul_32ns_32ns_62_2_1
set corename simcore_mul
set op mul
set stage_num 2
set max_latency -1
set registered_input 1
set clk_width 1
set clk_signed 0
set reset_width 1
set reset_signed 0
set in0_width 32
set in0_signed 0
set in1_width 32
set in1_signed 0
set ce_width 1
set ce_signed 0
set out_width 62
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mul] == "ap_gen_simcore_mul"} {
eval "ap_gen_simcore_mul { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    clk_width ${clk_width} \
    clk_signed ${clk_signed} \
    reset_width ${reset_width} \
    reset_signed ${reset_signed} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    ce_width ${ce_width} \
    ce_signed ${ce_signed} \
    out_width ${out_width} \
}"
} else {
puts "@W \[IMPL-100\] Cannot find ap_gen_simcore_mul, check your AutoPilot builtin lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ${name}
}


set op mul
set corename Multiplier
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_multicycle_mul] == "::AESL_LIB_VIRTEX::xil_gen_multicycle_mul"} {
eval "::AESL_LIB_VIRTEX::xil_gen_multicycle_mul { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    clk_width ${clk_width} \
    clk_signed ${clk_signed} \
    reset_width ${reset_width} \
    reset_signed ${reset_signed} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    ce_width ${ce_width} \
    ce_signed ${ce_signed} \
    out_width ${out_width} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_multicycle_mul, check your platform lib"
}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 42 \
    name src_V1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename src_V1 \
    op interface \
    ports { src_V1_address0 { O 10 vector } src_V1_ce0 { O 1 bit } src_V1_we0 { O 1 bit } src_V1_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'src_V1'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 33 \
    name mapchip_draw_xsize \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mapchip_draw_xsize \
    op interface \
    ports { mapchip_draw_xsize_dout { I 32 vector } mapchip_draw_xsize_empty_n { I 1 bit } mapchip_draw_xsize_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name id \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_id \
    op interface \
    ports { id_dout { I 32 vector } id_empty_n { I 1 bit } id_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name mapchip_maxheight \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mapchip_maxheight \
    op interface \
    ports { mapchip_maxheight_dout { I 32 vector } mapchip_maxheight_empty_n { I 1 bit } mapchip_maxheight_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name ystart_pos \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ystart_pos \
    op interface \
    ports { ystart_pos_dout { I 32 vector } ystart_pos_empty_n { I 1 bit } ystart_pos_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 37 \
    name mapchip_maxwidth \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mapchip_maxwidth \
    op interface \
    ports { mapchip_maxwidth_dout { I 32 vector } mapchip_maxwidth_empty_n { I 1 bit } mapchip_maxwidth_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name xstart_pos \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_xstart_pos \
    op interface \
    ports { xstart_pos_dout { I 32 vector } xstart_pos_empty_n { I 1 bit } xstart_pos_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39 \
    name y \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y \
    op interface \
    ports { y_dout { I 32 vector } y_empty_n { I 1 bit } y_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40 \
    name srcin \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_srcin \
    op interface \
    ports { srcin_dout { I 64 vector } srcin_empty_n { I 1 bit } srcin_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 41 \
    name src \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src \
    op interface \
    ports { m_axi_src_AWVALID { O 1 bit } m_axi_src_AWREADY { I 1 bit } m_axi_src_AWADDR { O 64 vector } m_axi_src_AWID { O 1 vector } m_axi_src_AWLEN { O 32 vector } m_axi_src_AWSIZE { O 3 vector } m_axi_src_AWBURST { O 2 vector } m_axi_src_AWLOCK { O 2 vector } m_axi_src_AWCACHE { O 4 vector } m_axi_src_AWPROT { O 3 vector } m_axi_src_AWQOS { O 4 vector } m_axi_src_AWREGION { O 4 vector } m_axi_src_AWUSER { O 1 vector } m_axi_src_WVALID { O 1 bit } m_axi_src_WREADY { I 1 bit } m_axi_src_WDATA { O 32 vector } m_axi_src_WSTRB { O 4 vector } m_axi_src_WLAST { O 1 bit } m_axi_src_WID { O 1 vector } m_axi_src_WUSER { O 1 vector } m_axi_src_ARVALID { O 1 bit } m_axi_src_ARREADY { I 1 bit } m_axi_src_ARADDR { O 64 vector } m_axi_src_ARID { O 1 vector } m_axi_src_ARLEN { O 32 vector } m_axi_src_ARSIZE { O 3 vector } m_axi_src_ARBURST { O 2 vector } m_axi_src_ARLOCK { O 2 vector } m_axi_src_ARCACHE { O 4 vector } m_axi_src_ARPROT { O 3 vector } m_axi_src_ARQOS { O 4 vector } m_axi_src_ARREGION { O 4 vector } m_axi_src_ARUSER { O 1 vector } m_axi_src_RVALID { I 1 bit } m_axi_src_RREADY { O 1 bit } m_axi_src_RDATA { I 32 vector } m_axi_src_RLAST { I 1 bit } m_axi_src_RID { I 1 vector } m_axi_src_RUSER { I 1 vector } m_axi_src_RRESP { I 2 vector } m_axi_src_BVALID { I 1 bit } m_axi_src_BREADY { O 1 bit } m_axi_src_BRESP { I 2 vector } m_axi_src_BID { I 1 vector } m_axi_src_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 43 \
    name mapchip_draw_xsize_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mapchip_draw_xsize_out \
    op interface \
    ports { mapchip_draw_xsize_out_din { O 32 vector } mapchip_draw_xsize_out_full_n { I 1 bit } mapchip_draw_xsize_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 44 \
    name y_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_out \
    op interface \
    ports { y_out_din { O 32 vector } y_out_full_n { I 1 bit } y_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


