$date
	Fri Oct 22 02:38:05 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module As $end
$var wire 1 ! ty $end
$var integer 32 " i [31:0] $end
$var reg 1 # ta $end
$var reg 1 $ tb $end
$var reg 1 % tc $end
$var reg 1 & td $end
$scope module dut $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 ) c $end
$var wire 1 * d $end
$var reg 1 + y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1+
0*
0)
0(
0'
0&
0%
0$
0#
b0 "
1!
$end
#5
0+
0!
1&
1*
b1 "
#10
1%
1)
0&
0*
b10 "
#15
1&
1*
b11 "
#20
1$
1(
0%
0)
0&
0*
b100 "
#25
1+
1!
1&
1*
b101 "
#30
0+
0!
1%
1)
0&
0*
b110 "
#35
1&
1*
b111 "
#40
1+
1!
1#
1'
0$
0(
0%
0)
0&
0*
b1000 "
#45
0+
0!
1&
1*
b1001 "
#50
1%
1)
0&
0*
b1010 "
#55
1+
1!
1&
1*
b1011 "
#60
1$
1(
0%
0)
0&
0*
b1100 "
#65
1&
1*
b1101 "
#70
0+
0!
1%
1)
0&
0*
b1110 "
#75
1+
1!
1&
1*
b1111 "
#80
b10000 "
