
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/dynamatic/opt/xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top bd_0_hls_inst_0 -part xc7k160tfbg484-1 -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5755 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1985.344 ; gain = 201.715 ; free physical = 2914 ; free virtual = 8394
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'loop_imperfect' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:12]
	Parameter ap_ST_fsm_state1 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage13 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage14 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage15 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage16 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp0_stage17 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp0_stage18 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp0_stage19 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp0_stage20 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage21 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage22 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage23 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage24 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage25 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage26 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage27 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage28 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage29 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage30 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage31 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage32 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage33 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage34 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage35 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage36 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage37 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage38 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage39 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage40 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage41 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage42 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage43 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage44 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage45 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage46 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage47 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage48 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage49 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage50 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage51 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage52 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage53 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage54 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage55 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage56 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage57 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage58 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage59 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage60 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage61 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage62 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage63 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage64 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage65 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage66 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage67 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage68 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage69 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage70 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage71 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage72 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage73 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage74 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage75 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage76 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage77 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage78 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage79 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage80 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage81 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage82 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage83 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage84 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage85 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage86 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage87 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage88 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage89 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage90 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage91 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage92 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage93 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage94 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage95 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage96 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage97 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage98 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage99 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage100 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage101 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage102 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage103 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage104 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage105 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage106 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage107 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage108 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage109 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage110 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage111 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage112 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage113 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage114 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage115 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage116 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage117 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage118 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage119 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage120 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage121 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage122 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage123 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage124 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage125 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage126 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage127 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage128 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage129 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage130 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage131 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage132 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage133 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage134 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage135 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage136 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage137 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage138 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage139 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage140 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage141 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage142 bound to: 205'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage143 bound to: 205'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage144 bound to: 205'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage145 bound to: 205'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage146 bound to: 205'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage147 bound to: 205'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage148 bound to: 205'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage149 bound to: 205'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage150 bound to: 205'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage151 bound to: 205'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage152 bound to: 205'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage153 bound to: 205'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage154 bound to: 205'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage155 bound to: 205'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage156 bound to: 205'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage157 bound to: 205'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage158 bound to: 205'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage159 bound to: 205'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage160 bound to: 205'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage161 bound to: 205'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage162 bound to: 205'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage163 bound to: 205'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage164 bound to: 205'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage165 bound to: 205'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage166 bound to: 205'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage167 bound to: 205'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage168 bound to: 205'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage169 bound to: 205'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage170 bound to: 205'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage171 bound to: 205'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage172 bound to: 205'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage173 bound to: 205'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage174 bound to: 205'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage175 bound to: 205'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage176 bound to: 205'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage177 bound to: 205'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage178 bound to: 205'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage179 bound to: 205'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage180 bound to: 205'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage181 bound to: 205'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage182 bound to: 205'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage183 bound to: 205'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage184 bound to: 205'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage185 bound to: 205'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage186 bound to: 205'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage187 bound to: 205'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage188 bound to: 205'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage189 bound to: 205'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage190 bound to: 205'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage191 bound to: 205'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage192 bound to: 205'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage193 bound to: 205'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage194 bound to: 205'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage195 bound to: 205'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage196 bound to: 205'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage197 bound to: 205'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage198 bound to: 205'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage199 bound to: 205'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state203 bound to: 205'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 205'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 205'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state208 bound to: 205'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:295]
INFO: [Synth 8-6157] synthesizing module 'loop_imperfect_w' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect_w.v:52]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10000 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loop_imperfect_w_rom' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect_w.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 10000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect_w.v:21]
INFO: [Synth 8-3876] $readmem data file './loop_imperfect_w_rom.dat' is read successfully [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect_w.v:24]
INFO: [Synth 8-6155] done synthesizing module 'loop_imperfect_w_rom' (1#1) [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect_w.v:6]
INFO: [Synth 8-6155] done synthesizing module 'loop_imperfect_w' (2#1) [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect_w.v:52]
INFO: [Synth 8-6157] synthesizing module 'loop_imperfect_mean' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect_mean.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10000 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loop_imperfect_mean_rom' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect_mean.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 10000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect_mean.v:18]
INFO: [Synth 8-3876] $readmem data file './loop_imperfect_mean_rom.dat' is read successfully [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect_mean.v:21]
INFO: [Synth 8-6155] done synthesizing module 'loop_imperfect_mean_rom' (3#1) [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect_mean.v:6]
INFO: [Synth 8-6155] done synthesizing module 'loop_imperfect_mean' (4#1) [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect_mean.v:39]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:9856]
INFO: [Synth 8-6155] done synthesizing module 'loop_imperfect' (5#1) [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (6#1) [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
WARNING: [Synth 8-3331] design loop_imperfect_mean has unconnected port reset
WARNING: [Synth 8-3331] design loop_imperfect_w has unconnected port reset
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_in_q0[31]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_in_q0[30]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_in_q0[29]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_in_q0[28]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_in_q0[27]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_in_q0[26]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_in_q0[25]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_in_q0[24]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_in_q0[23]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_in_q0[22]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_in_q0[21]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_in_q0[20]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_in_q0[19]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_in_q0[18]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_in_q0[17]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_in_q0[16]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_in_q0[15]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_in_q0[14]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_in_q1[31]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_in_q1[30]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_in_q1[29]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_in_q1[28]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_in_q1[27]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_in_q1[26]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_in_q1[25]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_in_q1[24]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_in_q1[23]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_in_q1[22]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_in_q1[21]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_in_q1[20]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_in_q1[19]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_in_q1[18]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_in_q1[17]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_in_q1[16]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_in_q1[15]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_in_q1[14]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_out_q0[31]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_out_q0[30]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_out_q0[29]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_out_q0[28]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_out_q0[27]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_out_q0[26]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_out_q0[25]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_out_q0[24]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_out_q0[23]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_out_q0[22]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_out_q0[21]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_out_q0[20]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_out_q0[19]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_out_q0[18]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_out_q0[17]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_out_q0[16]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_out_q0[15]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port addr_out_q0[14]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q0[31]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q0[30]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q0[29]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q0[28]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q0[27]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q0[26]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q0[25]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q0[24]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q0[23]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q0[22]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q0[21]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q0[20]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q0[19]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q0[18]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q0[17]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q0[16]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q0[15]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q0[14]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q0[13]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q0[12]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q0[11]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q0[10]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q0[9]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q0[8]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q0[7]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q0[6]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q0[5]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q0[4]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q0[3]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q0[2]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q0[1]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q0[0]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q1[31]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q1[30]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q1[29]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q1[28]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q1[27]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q1[26]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q1[25]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q1[24]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q1[23]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q1[22]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q1[21]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port a_q1[20]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 2090.266 ; gain = 306.637 ; free physical = 2900 ; free virtual = 8383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 2105.109 ; gain = 321.480 ; free physical = 2908 ; free virtual = 8391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 2105.109 ; gain = 321.480 ; free physical = 2908 ; free virtual = 8391
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2105.109 ; gain = 0.000 ; free physical = 2886 ; free virtual = 8369
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/loop_imperfect_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/loop_imperfect_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2235.707 ; gain = 0.000 ; free physical = 2744 ; free virtual = 8227
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2242.645 ; gain = 6.938 ; free physical = 2743 ; free virtual = 8226
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 2242.645 ; gain = 459.016 ; free physical = 2903 ; free virtual = 8386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 2242.645 ; gain = 459.016 ; free physical = 2903 ; free virtual = 8386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 2242.645 ; gain = 459.016 ; free physical = 2903 ; free virtual = 8386
---------------------------------------------------------------------------------
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:9856]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3423_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:2853]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3413_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:2833]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3395_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:2813]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3385_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:2793]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3367_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:2773]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3357_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:2753]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3339_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:2733]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3329_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:2713]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3311_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:2693]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3301_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:2676]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3283_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:2660]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3273_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:2644]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3433_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3700]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3405_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3693]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3377_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3686]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3349_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3679]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3321_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3672]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3293_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3665]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3265_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3658]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_96_reg_10972_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3636]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_92_reg_10842_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3620]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_88_reg_10712_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3604]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_84_reg_10582_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3588]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_80_reg_10452_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3572]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_76_reg_10322_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3556]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_72_reg_10192_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3540]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_68_reg_10062_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3524]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_64_reg_9932_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3508]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_60_reg_9802_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3492]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_56_reg_9672_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3476]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_52_reg_9542_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3460]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_48_reg_9412_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3444]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_44_reg_9282_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3428]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_40_reg_9152_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3412]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_36_reg_9022_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3396]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_32_reg_8892_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3380]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_28_reg_8762_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3364]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_99_reg_11037_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3645]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_97_reg_10987_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3637]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_95_reg_10917_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3629]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_93_reg_10857_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3621]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_91_reg_10787_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3613]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_89_reg_10727_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3605]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_87_reg_10657_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3597]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_85_reg_10597_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3589]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_83_reg_10527_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3581]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_81_reg_10467_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3573]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_79_reg_10397_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3565]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_77_reg_10337_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3557]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_75_reg_10267_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3549]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_73_reg_10207_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3541]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_71_reg_10137_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3533]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_69_reg_10077_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3525]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_67_reg_10007_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3517]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_65_reg_9947_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3509]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_63_reg_9877_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3501]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_61_reg_9817_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3493]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_59_reg_9747_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3485]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_57_reg_9687_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3477]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_55_reg_9617_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3469]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_53_reg_9557_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3461]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_51_reg_9487_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3453]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_49_reg_9427_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3445]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_47_reg_9357_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3437]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_45_reg_9297_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3429]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_43_reg_9227_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3421]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_41_reg_9167_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3413]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_39_reg_9097_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3405]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_37_reg_9037_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3397]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_35_reg_8967_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3389]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_33_reg_8907_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3381]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_31_reg_8837_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3373]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_29_reg_8777_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3365]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_27_reg_8707_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3357]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_load_25_reg_8647_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3350]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3428_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:2863]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3418_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:2843]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3400_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:2823]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3390_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:2803]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3372_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:2783]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3362_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:2763]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3344_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:2743]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3334_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:2723]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3316_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:2703]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3306_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:2684]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3288_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:2668]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3278_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:2652]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3437_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3701]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3409_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3694]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3381_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3687]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3353_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3680]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3325_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3673]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3297_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3666]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3269_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3659]
WARNING: [Synth 8-3936] Found unconnected internal register 'w_load_96_reg_10977_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3638]
WARNING: [Synth 8-3936] Found unconnected internal register 'w_load_92_reg_10847_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3622]
WARNING: [Synth 8-3936] Found unconnected internal register 'w_load_88_reg_10717_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3606]
WARNING: [Synth 8-3936] Found unconnected internal register 'w_load_84_reg_10587_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3590]
WARNING: [Synth 8-3936] Found unconnected internal register 'w_load_80_reg_10457_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3574]
WARNING: [Synth 8-3936] Found unconnected internal register 'w_load_76_reg_10327_reg' and it is trimmed from '32' to '31' bits. [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3558]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:41 . Memory (MB): peak = 2242.645 ; gain = 459.016 ; free physical = 2809 ; free virtual = 8295
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/w_U' (loop_imperfect_w) to 'inst/in_U'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 98    
	   2 Input      7 Bit       Adders := 2     
+---XORs : 
	   2 Input     31 Bit         XORs := 75    
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 150   
	               14 Bit    Registers := 198   
	                7 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---ROMs : 
	                              ROMs := 3     
+---Muxes : 
	   3 Input    205 Bit        Muxes := 2     
	 206 Input    205 Bit        Muxes := 1     
	   3 Input    202 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 24    
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module loop_imperfect_w_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module loop_imperfect_mean_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module loop_imperfect 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 98    
	   2 Input      7 Bit       Adders := 2     
+---XORs : 
	   2 Input     31 Bit         XORs := 75    
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 150   
	               14 Bit    Registers := 198   
	                7 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input    205 Bit        Muxes := 2     
	 206 Input    205 Bit        Muxes := 1     
	   3 Input    202 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 24    
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'w_load_99_reg_11042_reg[30:0]' into 'in_load_99_reg_11037_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3646]
INFO: [Synth 8-4471] merging register 'reg_3437_reg[30:0]' into 'reg_3433_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3701]
INFO: [Synth 8-4471] merging register 'w_load_97_reg_10992_reg[30:0]' into 'in_load_97_reg_10987_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3639]
INFO: [Synth 8-4471] merging register 'w_load_96_reg_10977_reg[30:0]' into 'in_load_96_reg_10972_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3638]
INFO: [Synth 8-4471] merging register 'w_load_95_reg_10922_reg[30:0]' into 'in_load_95_reg_10917_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3630]
INFO: [Synth 8-4471] merging register 'w_load_93_reg_10862_reg[30:0]' into 'in_load_93_reg_10857_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3623]
INFO: [Synth 8-4471] merging register 'w_load_92_reg_10847_reg[30:0]' into 'in_load_92_reg_10842_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3622]
INFO: [Synth 8-4471] merging register 'w_load_91_reg_10792_reg[30:0]' into 'in_load_91_reg_10787_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3614]
INFO: [Synth 8-4471] merging register 'w_load_89_reg_10732_reg[30:0]' into 'in_load_89_reg_10727_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3607]
INFO: [Synth 8-4471] merging register 'w_load_88_reg_10717_reg[30:0]' into 'in_load_88_reg_10712_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3606]
INFO: [Synth 8-4471] merging register 'w_load_87_reg_10662_reg[30:0]' into 'in_load_87_reg_10657_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3598]
INFO: [Synth 8-4471] merging register 'w_load_85_reg_10602_reg[30:0]' into 'in_load_85_reg_10597_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3591]
INFO: [Synth 8-4471] merging register 'w_load_84_reg_10587_reg[30:0]' into 'in_load_84_reg_10582_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3590]
INFO: [Synth 8-4471] merging register 'w_load_83_reg_10532_reg[30:0]' into 'in_load_83_reg_10527_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3582]
INFO: [Synth 8-4471] merging register 'reg_3409_reg[30:0]' into 'reg_3405_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3694]
INFO: [Synth 8-4471] merging register 'w_load_81_reg_10472_reg[30:0]' into 'in_load_81_reg_10467_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3575]
INFO: [Synth 8-4471] merging register 'w_load_80_reg_10457_reg[30:0]' into 'in_load_80_reg_10452_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3574]
INFO: [Synth 8-4471] merging register 'w_load_79_reg_10402_reg[30:0]' into 'in_load_79_reg_10397_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3566]
INFO: [Synth 8-4471] merging register 'w_load_77_reg_10342_reg[30:0]' into 'in_load_77_reg_10337_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3559]
INFO: [Synth 8-4471] merging register 'w_load_76_reg_10327_reg[30:0]' into 'in_load_76_reg_10322_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3558]
INFO: [Synth 8-4471] merging register 'w_load_75_reg_10272_reg[30:0]' into 'in_load_75_reg_10267_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3550]
INFO: [Synth 8-4471] merging register 'reg_3297_reg[30:0]' into 'reg_3293_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3666]
INFO: [Synth 8-4471] merging register 'w_load_73_reg_10212_reg[30:0]' into 'in_load_73_reg_10207_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3543]
INFO: [Synth 8-4471] merging register 'w_load_72_reg_10197_reg[30:0]' into 'in_load_72_reg_10192_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3542]
INFO: [Synth 8-4471] merging register 'w_load_71_reg_10142_reg[30:0]' into 'in_load_71_reg_10137_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3534]
INFO: [Synth 8-4471] merging register 'w_load_69_reg_10082_reg[30:0]' into 'in_load_69_reg_10077_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3527]
INFO: [Synth 8-4471] merging register 'w_load_68_reg_10067_reg[30:0]' into 'in_load_68_reg_10062_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3526]
INFO: [Synth 8-4471] merging register 'w_load_67_reg_10012_reg[30:0]' into 'in_load_67_reg_10007_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3518]
INFO: [Synth 8-4471] merging register 'reg_3381_reg[30:0]' into 'reg_3377_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3687]
INFO: [Synth 8-4471] merging register 'w_load_65_reg_9952_reg[30:0]' into 'in_load_65_reg_9947_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3511]
INFO: [Synth 8-4471] merging register 'w_load_64_reg_9937_reg[30:0]' into 'in_load_64_reg_9932_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3510]
INFO: [Synth 8-4471] merging register 'w_load_63_reg_9882_reg[30:0]' into 'in_load_63_reg_9877_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3502]
INFO: [Synth 8-4471] merging register 'w_load_61_reg_9822_reg[30:0]' into 'in_load_61_reg_9817_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3495]
INFO: [Synth 8-4471] merging register 'w_load_60_reg_9807_reg[30:0]' into 'in_load_60_reg_9802_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3494]
INFO: [Synth 8-4471] merging register 'w_load_59_reg_9752_reg[30:0]' into 'in_load_59_reg_9747_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3486]
INFO: [Synth 8-4471] merging register 'w_load_57_reg_9692_reg[30:0]' into 'in_load_57_reg_9687_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3479]
INFO: [Synth 8-4471] merging register 'w_load_56_reg_9677_reg[30:0]' into 'in_load_56_reg_9672_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3478]
INFO: [Synth 8-4471] merging register 'w_load_55_reg_9622_reg[30:0]' into 'in_load_55_reg_9617_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3470]
INFO: [Synth 8-4471] merging register 'w_load_53_reg_9562_reg[30:0]' into 'in_load_53_reg_9557_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3463]
INFO: [Synth 8-4471] merging register 'w_load_52_reg_9547_reg[30:0]' into 'in_load_52_reg_9542_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3462]
INFO: [Synth 8-4471] merging register 'w_load_51_reg_9492_reg[30:0]' into 'in_load_51_reg_9487_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3454]
INFO: [Synth 8-4471] merging register 'reg_3353_reg[30:0]' into 'reg_3349_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3680]
INFO: [Synth 8-4471] merging register 'w_load_49_reg_9432_reg[30:0]' into 'in_load_49_reg_9427_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3447]
INFO: [Synth 8-4471] merging register 'w_load_48_reg_9417_reg[30:0]' into 'in_load_48_reg_9412_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3446]
INFO: [Synth 8-4471] merging register 'w_load_47_reg_9362_reg[30:0]' into 'in_load_47_reg_9357_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3438]
INFO: [Synth 8-4471] merging register 'w_load_45_reg_9302_reg[30:0]' into 'in_load_45_reg_9297_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3431]
INFO: [Synth 8-4471] merging register 'w_load_44_reg_9287_reg[30:0]' into 'in_load_44_reg_9282_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3430]
INFO: [Synth 8-4471] merging register 'w_load_43_reg_9232_reg[30:0]' into 'in_load_43_reg_9227_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3422]
INFO: [Synth 8-4471] merging register 'reg_3269_reg[30:0]' into 'reg_3265_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3659]
INFO: [Synth 8-4471] merging register 'w_load_41_reg_9172_reg[30:0]' into 'in_load_41_reg_9167_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3415]
INFO: [Synth 8-4471] merging register 'w_load_40_reg_9157_reg[30:0]' into 'in_load_40_reg_9152_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3414]
INFO: [Synth 8-4471] merging register 'w_load_39_reg_9102_reg[30:0]' into 'in_load_39_reg_9097_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3406]
INFO: [Synth 8-4471] merging register 'w_load_37_reg_9042_reg[30:0]' into 'in_load_37_reg_9037_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3399]
INFO: [Synth 8-4471] merging register 'w_load_36_reg_9027_reg[30:0]' into 'in_load_36_reg_9022_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3398]
INFO: [Synth 8-4471] merging register 'w_load_35_reg_8972_reg[30:0]' into 'in_load_35_reg_8967_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3390]
INFO: [Synth 8-4471] merging register 'reg_3325_reg[30:0]' into 'reg_3321_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3673]
INFO: [Synth 8-4471] merging register 'w_load_33_reg_8912_reg[30:0]' into 'in_load_33_reg_8907_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3383]
INFO: [Synth 8-4471] merging register 'w_load_32_reg_8897_reg[30:0]' into 'in_load_32_reg_8892_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3382]
INFO: [Synth 8-4471] merging register 'w_load_31_reg_8842_reg[30:0]' into 'in_load_31_reg_8837_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3374]
INFO: [Synth 8-4471] merging register 'w_load_29_reg_8782_reg[30:0]' into 'in_load_29_reg_8777_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3367]
INFO: [Synth 8-4471] merging register 'w_load_28_reg_8767_reg[30:0]' into 'in_load_28_reg_8762_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3366]
INFO: [Synth 8-4471] merging register 'w_load_27_reg_8712_reg[30:0]' into 'in_load_27_reg_8707_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3358]
INFO: [Synth 8-4471] merging register 'w_load_25_reg_8652_reg[30:0]' into 'in_load_25_reg_8647_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:3351]
INFO: [Synth 8-4471] merging register 'reg_3428_reg[30:0]' into 'reg_3423_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:2863]
INFO: [Synth 8-4471] merging register 'reg_3306_reg[30:0]' into 'reg_3301_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:2684]
INFO: [Synth 8-4471] merging register 'reg_3418_reg[30:0]' into 'reg_3413_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:2843]
INFO: [Synth 8-4471] merging register 'reg_3400_reg[30:0]' into 'reg_3395_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:2823]
INFO: [Synth 8-4471] merging register 'reg_3390_reg[30:0]' into 'reg_3385_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:2803]
INFO: [Synth 8-4471] merging register 'reg_3372_reg[30:0]' into 'reg_3367_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:2783]
INFO: [Synth 8-4471] merging register 'reg_3288_reg[30:0]' into 'reg_3283_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:2668]
INFO: [Synth 8-4471] merging register 'reg_3362_reg[30:0]' into 'reg_3357_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:2763]
INFO: [Synth 8-4471] merging register 'reg_3344_reg[30:0]' into 'reg_3339_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:2743]
INFO: [Synth 8-4471] merging register 'reg_3334_reg[30:0]' into 'reg_3329_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:2723]
INFO: [Synth 8-4471] merging register 'reg_3316_reg[30:0]' into 'reg_3311_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:2703]
INFO: [Synth 8-4471] merging register 'reg_3278_reg[30:0]' into 'reg_3273_reg[30:0]' [/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/30e5/hdl/verilog/loop_imperfect.v:2652]
INFO: [Synth 8-5544] ROM "data11" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data21" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data31" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'inst/m_reg_11076_reg[0]' (FDE) to 'inst/m_reg_11076_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/m_reg_11076_reg[1]' (FDE) to 'inst/m_reg_11076_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/m_reg_11076_reg[2]' (FDE) to 'inst/m_reg_11076_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/m_reg_11076_reg[3]' (FDE) to 'inst/m_reg_11076_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/m_reg_11076_reg[4]' (FDE) to 'inst/m_reg_11076_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/m_reg_11076_reg[5]' (FDE) to 'inst/m_reg_11076_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/m_reg_11076_reg[6]' (FDE) to 'inst/m_reg_11076_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/m_reg_11076_reg[7]' (FDE) to 'inst/m_reg_11076_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/m_reg_11076_reg[8]' (FDE) to 'inst/m_reg_11076_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/m_reg_11076_reg[9]' (FDE) to 'inst/m_reg_11076_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/m_reg_11076_reg[10]' (FDE) to 'inst/m_reg_11076_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/m_reg_11076_reg[11]' (FDE) to 'inst/m_reg_11076_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/m_reg_11076_reg[12]' (FDE) to 'inst/m_reg_11076_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/m_reg_11076_reg[13]' (FDE) to 'inst/m_reg_11076_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/m_reg_11076_reg[14]' (FDE) to 'inst/m_reg_11076_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/m_reg_11076_reg[15]' (FDE) to 'inst/m_reg_11076_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/m_reg_11076_reg[16]' (FDE) to 'inst/m_reg_11076_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/m_reg_11076_reg[17]' (FDE) to 'inst/m_reg_11076_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/m_reg_11076_reg[18]' (FDE) to 'inst/m_reg_11076_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/m_reg_11076_reg[19]' (FDE) to 'inst/m_reg_11076_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/m_reg_11076_reg[20]' (FDE) to 'inst/m_reg_11076_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/m_reg_11076_reg[21]' (FDE) to 'inst/m_reg_11076_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/m_reg_11076_reg[22]' (FDE) to 'inst/m_reg_11076_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/m_reg_11076_reg[23]' (FDE) to 'inst/m_reg_11076_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/m_reg_11076_reg[24]' (FDE) to 'inst/m_reg_11076_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/m_reg_11076_reg[25]' (FDE) to 'inst/m_reg_11076_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/m_reg_11076_reg[26]' (FDE) to 'inst/m_reg_11076_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/m_reg_11076_reg[27]' (FDE) to 'inst/m_reg_11076_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/m_reg_11076_reg[28]' (FDE) to 'inst/m_reg_11076_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/m_reg_11076_reg[29]' (FDE) to 'inst/m_reg_11076_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/m_reg_11076_reg[30]' (FDE) to 'inst/m_reg_11076_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_25_reg_8647_reg[0]' (FDE) to 'inst/in_load_25_reg_8647_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/reg_3273_reg[0]' (FDE) to 'inst/reg_3273_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_27_reg_8707_reg[0]' (FDE) to 'inst/in_load_27_reg_8707_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_28_reg_8762_reg[0]' (FDE) to 'inst/in_load_28_reg_8762_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_29_reg_8777_reg[0]' (FDE) to 'inst/in_load_29_reg_8777_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/reg_3311_reg[0]' (FDE) to 'inst/reg_3311_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_31_reg_8837_reg[0]' (FDE) to 'inst/in_load_31_reg_8837_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_32_reg_8892_reg[0]' (FDE) to 'inst/in_load_32_reg_8892_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_33_reg_8907_reg[0]' (FDE) to 'inst/in_load_33_reg_8907_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/reg_3321_reg[0]' (FDE) to 'inst/reg_3321_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_35_reg_8967_reg[0]' (FDE) to 'inst/in_load_35_reg_8967_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_36_reg_9022_reg[0]' (FDE) to 'inst/in_load_36_reg_9022_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_37_reg_9037_reg[0]' (FDE) to 'inst/in_load_37_reg_9037_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/reg_3329_reg[0]' (FDE) to 'inst/reg_3329_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_39_reg_9097_reg[0]' (FDE) to 'inst/in_load_39_reg_9097_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_40_reg_9152_reg[0]' (FDE) to 'inst/in_load_40_reg_9152_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_41_reg_9167_reg[0]' (FDE) to 'inst/in_load_41_reg_9167_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/reg_3265_reg[0]' (FDE) to 'inst/reg_3265_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_43_reg_9227_reg[0]' (FDE) to 'inst/in_load_43_reg_9227_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_44_reg_9282_reg[0]' (FDE) to 'inst/in_load_44_reg_9282_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_45_reg_9297_reg[0]' (FDE) to 'inst/in_load_45_reg_9297_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/reg_3339_reg[0]' (FDE) to 'inst/reg_3339_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_47_reg_9357_reg[0]' (FDE) to 'inst/in_load_47_reg_9357_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_48_reg_9412_reg[0]' (FDE) to 'inst/in_load_48_reg_9412_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_49_reg_9427_reg[0]' (FDE) to 'inst/in_load_49_reg_9427_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/reg_3349_reg[0]' (FDE) to 'inst/reg_3349_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_51_reg_9487_reg[0]' (FDE) to 'inst/in_load_51_reg_9487_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_52_reg_9542_reg[0]' (FDE) to 'inst/in_load_52_reg_9542_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_53_reg_9557_reg[0]' (FDE) to 'inst/in_load_53_reg_9557_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/reg_3357_reg[0]' (FDE) to 'inst/reg_3357_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_55_reg_9617_reg[0]' (FDE) to 'inst/in_load_55_reg_9617_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_56_reg_9672_reg[0]' (FDE) to 'inst/in_load_56_reg_9672_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_57_reg_9687_reg[0]' (FDE) to 'inst/in_load_57_reg_9687_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/reg_3283_reg[0]' (FDE) to 'inst/reg_3283_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_59_reg_9747_reg[0]' (FDE) to 'inst/in_load_59_reg_9747_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_60_reg_9802_reg[0]' (FDE) to 'inst/in_load_60_reg_9802_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_61_reg_9817_reg[0]' (FDE) to 'inst/in_load_61_reg_9817_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/reg_3367_reg[0]' (FDE) to 'inst/reg_3367_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_63_reg_9877_reg[0]' (FDE) to 'inst/in_load_63_reg_9877_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_64_reg_9932_reg[0]' (FDE) to 'inst/in_load_64_reg_9932_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_65_reg_9947_reg[0]' (FDE) to 'inst/in_load_65_reg_9947_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/reg_3377_reg[0]' (FDE) to 'inst/reg_3377_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_67_reg_10007_reg[0]' (FDE) to 'inst/in_load_67_reg_10007_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_68_reg_10062_reg[0]' (FDE) to 'inst/in_load_68_reg_10062_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_69_reg_10077_reg[0]' (FDE) to 'inst/in_load_69_reg_10077_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/reg_3385_reg[0]' (FDE) to 'inst/reg_3385_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_71_reg_10137_reg[0]' (FDE) to 'inst/in_load_71_reg_10137_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_72_reg_10192_reg[0]' (FDE) to 'inst/in_load_72_reg_10192_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_73_reg_10207_reg[0]' (FDE) to 'inst/in_load_73_reg_10207_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/reg_3293_reg[0]' (FDE) to 'inst/reg_3293_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_75_reg_10267_reg[0]' (FDE) to 'inst/in_load_75_reg_10267_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_76_reg_10322_reg[0]' (FDE) to 'inst/in_load_76_reg_10322_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_77_reg_10337_reg[0]' (FDE) to 'inst/in_load_77_reg_10337_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/reg_3395_reg[0]' (FDE) to 'inst/reg_3395_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_79_reg_10397_reg[0]' (FDE) to 'inst/in_load_79_reg_10397_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_80_reg_10452_reg[0]' (FDE) to 'inst/in_load_80_reg_10452_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_81_reg_10467_reg[0]' (FDE) to 'inst/in_load_81_reg_10467_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/reg_3405_reg[0]' (FDE) to 'inst/reg_3405_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_83_reg_10527_reg[0]' (FDE) to 'inst/in_load_83_reg_10527_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_84_reg_10582_reg[0]' (FDE) to 'inst/in_load_84_reg_10582_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_85_reg_10597_reg[0]' (FDE) to 'inst/in_load_85_reg_10597_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/reg_3413_reg[0]' (FDE) to 'inst/reg_3413_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_87_reg_10657_reg[0]' (FDE) to 'inst/in_load_87_reg_10657_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_88_reg_10712_reg[0]' (FDE) to 'inst/in_load_88_reg_10712_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_89_reg_10727_reg[0]' (FDE) to 'inst/in_load_89_reg_10727_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/reg_3301_reg[0]' (FDE) to 'inst/reg_3301_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_91_reg_10787_reg[0]' (FDE) to 'inst/in_load_91_reg_10787_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_92_reg_10842_reg[0]' (FDE) to 'inst/in_load_92_reg_10842_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/in_load_93_reg_10857_reg[0]' (FDE) to 'inst/in_load_93_reg_10857_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:55 . Memory (MB): peak = 2242.645 ; gain = 459.016 ; free physical = 2645 ; free virtual = 8144
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:01:06 . Memory (MB): peak = 2242.645 ; gain = 459.016 ; free physical = 2513 ; free virtual = 8014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:01:29 . Memory (MB): peak = 2336.863 ; gain = 553.234 ; free physical = 2445 ; free virtual = 7946
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:01:32 . Memory (MB): peak = 2336.863 ; gain = 553.234 ; free physical = 2446 ; free virtual = 7946
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:01:37 . Memory (MB): peak = 2336.863 ; gain = 553.234 ; free physical = 2446 ; free virtual = 7947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:01:37 . Memory (MB): peak = 2336.863 ; gain = 553.234 ; free physical = 2446 ; free virtual = 7947
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:01:38 . Memory (MB): peak = 2336.863 ; gain = 553.234 ; free physical = 2445 ; free virtual = 7946
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:01:38 . Memory (MB): peak = 2336.863 ; gain = 553.234 ; free physical = 2445 ; free virtual = 7946
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:01:38 . Memory (MB): peak = 2336.863 ; gain = 553.234 ; free physical = 2445 ; free virtual = 7946
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:01:38 . Memory (MB): peak = 2336.863 ; gain = 553.234 ; free physical = 2445 ; free virtual = 7946
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   388|
|2     |LUT1       |   268|
|3     |LUT2       |   104|
|4     |LUT3       |   148|
|5     |LUT4       |    94|
|6     |LUT5       |   341|
|7     |LUT6       |  1316|
|8     |RAMB18E1_2 |     1|
|9     |FDRE       |  3028|
|10    |FDSE       |     1|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------------------+------------------------+------+
|      |Instance                        |Module                  |Cells |
+------+--------------------------------+------------------------+------+
|1     |top                             |                        |  5689|
|2     |  inst                          |loop_imperfect          |  5689|
|3     |    mean_U                      |loop_imperfect_mean     |    58|
|4     |      loop_imperfect_mean_rom_U |loop_imperfect_mean_rom |    58|
+------+--------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:01:38 . Memory (MB): peak = 2336.863 ; gain = 553.234 ; free physical = 2445 ; free virtual = 7946
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 268 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:01:32 . Memory (MB): peak = 2336.863 ; gain = 415.699 ; free physical = 2497 ; free virtual = 7998
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:01:38 . Memory (MB): peak = 2336.871 ; gain = 553.234 ; free physical = 2499 ; free virtual = 7999
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2336.871 ; gain = 0.000 ; free physical = 2566 ; free virtual = 8067
INFO: [Netlist 29-17] Analyzing 389 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'bd_0_hls_inst_0' is not ideal for floorplanning, since the cellview 'loop_imperfect' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2336.871 ; gain = 0.000 ; free physical = 2516 ; free virtual = 8017
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
219 Infos, 202 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:01:55 . Memory (MB): peak = 2336.871 ; gain = 803.121 ; free physical = 2691 ; free virtual = 8192
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2336.871 ; gain = 0.000 ; free physical = 2691 ; free virtual = 8192
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 144f66e89ca9d529
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2336.871 ; gain = 0.000 ; free physical = 2685 ; free virtual = 8191
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/dynamatic/bnn/proj_loop_imperfect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 25 11:56:50 2023...
