// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module __rs_pt_Serpens_inner_303 #(
    parameter C_S_AXI_CONTROL_DATA_WIDTH  = 32,
    parameter C_S_AXI_CONTROL_ADDR_WIDTH  = 10,
    parameter C_S_AXI_DATA_WIDTH          = 32,
    parameter C_S_AXI_CONTROL_WSTRB_WIDTH = 4,
    parameter C_S_AXI_WSTRB_WIDTH         = 4
) (
    output wire [(C_S_AXI_CONTROL_ADDR_WIDTH - 1):0] __rs_pt_s_axi_control_ARADDR,
    input wire                                       __rs_pt_s_axi_control_ARREADY,
    output wire                                      __rs_pt_s_axi_control_ARVALID,
    input wire                                       ap_clk,
    input wire                                       ap_rst_n,
    input wire  [(C_S_AXI_CONTROL_ADDR_WIDTH - 1):0] s_axi_control_ARADDR,
    output wire                                      s_axi_control_ARREADY,
    input wire                                       s_axi_control_ARVALID
);




__rs_pass_through #(
    .WIDTH (( ( C_S_AXI_CONTROL_ADDR_WIDTH - 1 ) - ( 0 ) + 1 ))
) __rs_pt_Serpens_inner_s_axi_control_ARADDR_inst /**   Generated by RapidStream   **/ (
    .din  (s_axi_control_ARADDR),
    .dout (__rs_pt_s_axi_control_ARADDR)
);


__rs_pass_through #(
    .WIDTH (1)
) __rs_pt_Serpens_inner_s_axi_control_ARREADY_inst /**   Generated by RapidStream   **/ (
    .din  (__rs_pt_s_axi_control_ARREADY),
    .dout (s_axi_control_ARREADY)
);


__rs_pass_through #(
    .WIDTH (1)
) __rs_pt_Serpens_inner_s_axi_control_ARVALID_inst /**   Generated by RapidStream   **/ (
    .din  (s_axi_control_ARVALID),
    .dout (__rs_pt_s_axi_control_ARVALID)
);

endmodule  // __rs_pt_Serpens_inner_303