{"vcs1":{"timestamp_begin":1684332384.339158830, "rt":1.51, "ut":0.49, "st":0.24}}
{"vcselab":{"timestamp_begin":1684332385.943565913, "rt":1.06, "ut":0.36, "st":0.07}}
{"link":{"timestamp_begin":1684332387.089173597, "rt":0.68, "ut":0.34, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684332383.667424019}
{"VCS_COMP_START_TIME": 1684332383.667424019}
{"VCS_COMP_END_TIME": 1684332390.077175427}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 349720}}
{"stitch_vcselab": {"peak_mem": 222240}}
