[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/BitsHierPath/slpp_all/surelog.log".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/BitsHierPath/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<236> s<235> l<1:1> el<1:0>
n<> u<2> t<PACKAGE> p<39> s<3> l<1:1> el<1:8>
n<pkg> u<3> t<StringConst> p<39> s<36> l<1:9> el<1:12>
n<> u<4> t<Struct_keyword> p<5> l<2:11> el<2:17>
n<> u<5> t<Struct_union> p<31> c<4> s<6> l<2:11> el<2:17>
n<> u<6> t<Packed_keyword> p<31> s<23> l<2:18> el<2:24>
n<> u<7> t<IntVec_TypeLogic> p<18> s<17> l<3:5> el<3:10>
n<7> u<8> t<IntConst> p<9> l<3:11> el<3:12>
n<> u<9> t<Primary_literal> p<10> c<8> l<3:11> el<3:12>
n<> u<10> t<Constant_primary> p<11> c<9> l<3:11> el<3:12>
n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<3:11> el<3:12>
n<0> u<12> t<IntConst> p<13> l<3:13> el<3:14>
n<> u<13> t<Primary_literal> p<14> c<12> l<3:13> el<3:14>
n<> u<14> t<Constant_primary> p<15> c<13> l<3:13> el<3:14>
n<> u<15> t<Constant_expression> p<16> c<14> l<3:13> el<3:14>
n<> u<16> t<Constant_range> p<17> c<11> l<3:11> el<3:14>
n<> u<17> t<Packed_dimension> p<18> c<16> l<3:10> el<3:15>
n<> u<18> t<Data_type> p<19> c<7> l<3:5> el<3:15>
n<> u<19> t<Data_type_or_void> p<23> c<18> s<22> l<3:5> el<3:15>
n<x> u<20> t<StringConst> p<21> l<3:16> el<3:17>
n<> u<21> t<Variable_decl_assignment> p<22> c<20> l<3:16> el<3:17>
n<> u<22> t<List_of_variable_decl_assignments> p<23> c<21> l<3:16> el<3:17>
n<> u<23> t<Struct_union_member> p<31> c<19> s<30> l<3:5> el<3:18>
n<> u<24> t<IntVec_TypeLogic> p<25> l<4:5> el<4:10>
n<> u<25> t<Data_type> p<26> c<24> l<4:5> el<4:10>
n<> u<26> t<Data_type_or_void> p<30> c<25> s<29> l<4:5> el<4:10>
n<z> u<27> t<StringConst> p<28> l<4:16> el<4:17>
n<> u<28> t<Variable_decl_assignment> p<29> c<27> l<4:16> el<4:17>
n<> u<29> t<List_of_variable_decl_assignments> p<30> c<28> l<4:16> el<4:17>
n<> u<30> t<Struct_union_member> p<31> c<26> l<4:5> el<4:18>
n<> u<31> t<Data_type> p<33> c<5> s<32> l<2:11> el<5:4>
n<struct_t> u<32> t<StringConst> p<33> l<5:5> el<5:13>
n<> u<33> t<Type_declaration> p<34> c<31> l<2:3> el<5:14>
n<> u<34> t<Data_declaration> p<35> c<33> l<2:3> el<5:14>
n<> u<35> t<Package_or_generate_item_declaration> p<36> c<34> l<2:3> el<5:14>
n<> u<36> t<Package_item> p<39> c<35> s<38> l<2:3> el<5:14>
n<pkg> u<37> t<StringConst> p<39> l<6:14> el<6:17>
n<> u<38> t<ENDPACKAGE> p<39> s<37> l<6:1> el<6:11>
n<> u<39> t<Package_declaration> p<40> c<2> l<1:1> el<6:17>
n<> u<40> t<Description> p<235> c<39> s<63> l<1:1> el<6:17>
n<module> u<41> t<Module_keyword> p<60> s<42> l<8:1> el<8:7>
n<dut> u<42> t<StringConst> p<60> s<57> l<8:8> el<8:11>
n<> u<43> t<IntegerAtomType_Int> p<44> l<8:24> el<8:27>
n<> u<44> t<Data_type> p<45> c<43> l<8:24> el<8:27>
n<> u<45> t<Data_type_or_implicit> p<55> c<44> s<54> l<8:24> el<8:27>
n<Width> u<46> t<StringConst> p<53> s<52> l<8:28> el<8:33>
n<1> u<47> t<IntConst> p<48> l<8:36> el<8:37>
n<> u<48> t<Primary_literal> p<49> c<47> l<8:36> el<8:37>
n<> u<49> t<Constant_primary> p<50> c<48> l<8:36> el<8:37>
n<> u<50> t<Constant_expression> p<51> c<49> l<8:36> el<8:37>
n<> u<51> t<Constant_mintypmax_expression> p<52> c<50> l<8:36> el<8:37>
n<> u<52> t<Constant_param_expression> p<53> c<51> l<8:36> el<8:37>
n<> u<53> t<Param_assignment> p<54> c<46> l<8:28> el<8:37>
n<> u<54> t<List_of_param_assignments> p<55> c<53> l<8:28> el<8:37>
n<> u<55> t<Parameter_declaration> p<56> c<45> l<8:14> el<8:37>
n<> u<56> t<Parameter_port_declaration> p<57> c<55> l<8:14> el<8:37>
n<> u<57> t<Parameter_port_list> p<60> c<56> s<59> l<8:12> el<8:38>
n<> u<58> t<Port> p<59> l<8:40> el<8:40>
n<> u<59> t<List_of_ports> p<60> c<58> l<8:39> el<8:41>
n<> u<60> t<Module_nonansi_header> p<62> c<41> s<61> l<8:1> el<8:42>
n<> u<61> t<ENDMODULE> p<62> l<9:1> el<9:10>
n<> u<62> t<Module_declaration> p<63> c<60> l<8:1> el<9:10>
n<> u<63> t<Description> p<235> c<62> s<234> l<8:1> el<9:10>
n<module> u<64> t<Module_keyword> p<78> s<65> l<11:1> el<11:7>
n<top> u<65> t<StringConst> p<78> s<77> l<11:8> el<11:11>
n<> u<66> t<PortDir_Inp> p<74> s<73> l<11:13> el<11:18>
n<pkg> u<67> t<StringConst> p<68> l<11:19> el<11:22>
n<> u<68> t<Class_type> p<69> c<67> l<11:19> el<11:22>
n<> u<69> t<Class_scope> p<71> c<68> s<70> l<11:19> el<11:24>
n<struct_t> u<70> t<StringConst> p<71> l<11:24> el<11:32>
n<> u<71> t<Data_type> p<72> c<69> l<11:19> el<11:32>
n<> u<72> t<Data_type_or_implicit> p<73> c<71> l<11:19> el<11:32>
n<> u<73> t<Net_port_type> p<74> c<72> l<11:19> el<11:32>
n<> u<74> t<Net_port_header> p<76> c<66> s<75> l<11:13> el<11:32>
n<in> u<75> t<StringConst> p<76> l<11:33> el<11:35>
n<> u<76> t<Ansi_port_declaration> p<77> c<74> l<11:13> el<11:35>
n<> u<77> t<List_of_port_declarations> p<78> c<76> l<11:12> el<11:36>
n<> u<78> t<Module_ansi_header> p<233> c<64> s<112> l<11:1> el<11:37>
n<> u<79> t<IntegerAtomType_Int> p<80> l<12:15> el<12:18>
n<> u<80> t<Data_type> p<81> c<79> l<12:15> el<12:18>
n<> u<81> t<Data_type_or_implicit> p<107> c<80> s<106> l<12:15> el<12:18>
n<SyncWidth> u<82> t<StringConst> p<105> s<104> l<12:19> el<12:28>
n<> u<83> t<Dollar_keyword> p<100> s<84> l<12:31> el<12:32>
n<bits> u<84> t<StringConst> p<100> s<99> l<12:32> el<12:36>
n<in> u<85> t<StringConst> p<86> l<12:38> el<12:40>
n<> u<86> t<Primary_literal> p<87> c<85> l<12:38> el<12:40>
n<> u<87> t<Primary> p<88> c<86> l<12:38> el<12:40>
n<> u<88> t<Expression> p<96> c<87> s<95> l<12:38> el<12:40>
n<in> u<89> t<StringConst> p<93> s<90> l<12:41> el<12:43>
n<x> u<90> t<StringConst> p<93> s<92> l<12:44> el<12:45>
n<> u<91> t<Bit_select> p<92> l<12:45> el<12:45>
n<> u<92> t<Select> p<93> c<91> l<12:45> el<12:45>
n<> u<93> t<Complex_func_call> p<94> c<89> l<12:41> el<12:45>
n<> u<94> t<Primary> p<95> c<93> l<12:41> el<12:45>
n<> u<95> t<Expression> p<96> c<94> l<12:41> el<12:45>
n<> u<96> t<Concatenation> p<97> c<88> l<12:37> el<12:46>
n<> u<97> t<Primary> p<98> c<96> l<12:37> el<12:46>
n<> u<98> t<Expression> p<99> c<97> l<12:37> el<12:46>
n<> u<99> t<List_of_arguments> p<100> c<98> l<12:37> el<12:46>
n<> u<100> t<Subroutine_call> p<101> c<83> l<12:31> el<12:47>
n<> u<101> t<Constant_primary> p<102> c<100> l<12:31> el<12:47>
n<> u<102> t<Constant_expression> p<103> c<101> l<12:31> el<12:47>
n<> u<103> t<Constant_mintypmax_expression> p<104> c<102> l<12:31> el<12:47>
n<> u<104> t<Constant_param_expression> p<105> c<103> l<12:31> el<12:47>
n<> u<105> t<Param_assignment> p<106> c<82> l<12:19> el<12:47>
n<> u<106> t<List_of_param_assignments> p<107> c<105> l<12:19> el<12:47>
n<> u<107> t<Local_parameter_declaration> p<108> c<81> l<12:4> el<12:47>
n<> u<108> t<Package_or_generate_item_declaration> p<109> c<107> l<12:4> el<12:48>
n<> u<109> t<Module_or_generate_item_declaration> p<110> c<108> l<12:4> el<12:48>
n<> u<110> t<Module_common_item> p<111> c<109> l<12:4> el<12:48>
n<> u<111> t<Module_or_generate_item> p<112> c<110> l<12:4> el<12:48>
n<> u<112> t<Non_port_module_item> p<233> c<111> s<143> l<12:4> el<12:48>
n<dut> u<113> t<StringConst> p<141> s<135> l<13:4> el<13:7>
n<Width> u<114> t<StringConst> p<133> s<132> l<13:11> el<13:16>
n<> u<115> t<Dollar_keyword> p<128> s<116> l<13:17> el<13:18>
n<bits> u<116> t<StringConst> p<128> s<127> l<13:18> el<13:22>
n<in> u<117> t<StringConst> p<121> s<118> l<13:24> el<13:26>
n<x> u<118> t<StringConst> p<121> s<120> l<13:27> el<13:28>
n<> u<119> t<Bit_select> p<120> l<13:28> el<13:28>
n<> u<120> t<Select> p<121> c<119> l<13:28> el<13:28>
n<> u<121> t<Complex_func_call> p<122> c<117> l<13:24> el<13:28>
n<> u<122> t<Primary> p<123> c<121> l<13:24> el<13:28>
n<> u<123> t<Expression> p<124> c<122> l<13:24> el<13:28>
n<> u<124> t<Concatenation> p<125> c<123> l<13:23> el<13:29>
n<> u<125> t<Primary> p<126> c<124> l<13:23> el<13:29>
n<> u<126> t<Expression> p<127> c<125> l<13:23> el<13:29>
n<> u<127> t<List_of_arguments> p<128> c<126> l<13:23> el<13:29>
n<> u<128> t<Complex_func_call> p<129> c<115> l<13:17> el<13:30>
n<> u<129> t<Primary> p<130> c<128> l<13:17> el<13:30>
n<> u<130> t<Expression> p<131> c<129> l<13:17> el<13:30>
n<> u<131> t<Mintypmax_expression> p<132> c<130> l<13:17> el<13:30>
n<> u<132> t<Param_expression> p<133> c<131> l<13:17> el<13:30>
n<> u<133> t<Named_parameter_assignment> p<134> c<114> l<13:10> el<13:31>
n<> u<134> t<List_of_parameter_assignments> p<135> c<133> l<13:10> el<13:31>
n<> u<135> t<Parameter_value_assignment> p<141> c<134> s<140> l<13:8> el<13:32>
n<dut1> u<136> t<StringConst> p<137> l<13:33> el<13:37>
n<> u<137> t<Name_of_instance> p<140> c<136> s<139> l<13:33> el<13:37>
n<> u<138> t<Ordered_port_connection> p<139> l<13:38> el<13:38>
n<> u<139> t<List_of_port_connections> p<140> c<138> l<13:38> el<13:38>
n<> u<140> t<Hierarchical_instance> p<141> c<137> l<13:33> el<13:39>
n<> u<141> t<Module_instantiation> p<142> c<113> l<13:4> el<13:40>
n<> u<142> t<Module_or_generate_item> p<143> c<141> l<13:4> el<13:40>
n<> u<143> t<Non_port_module_item> p<233> c<142> s<171> l<13:4> el<13:40>
n<dut> u<144> t<StringConst> p<169> s<163> l<14:4> el<14:7>
n<Width> u<145> t<StringConst> p<161> s<160> l<14:11> el<14:16>
n<> u<146> t<Dollar_keyword> p<156> s<147> l<14:17> el<14:18>
n<bits> u<147> t<StringConst> p<156> s<155> l<14:18> el<14:22>
n<in> u<148> t<StringConst> p<149> l<14:24> el<14:26>
n<> u<149> t<Primary_literal> p<150> c<148> l<14:24> el<14:26>
n<> u<150> t<Primary> p<151> c<149> l<14:24> el<14:26>
n<> u<151> t<Expression> p<152> c<150> l<14:24> el<14:26>
n<> u<152> t<Concatenation> p<153> c<151> l<14:23> el<14:27>
n<> u<153> t<Primary> p<154> c<152> l<14:23> el<14:27>
n<> u<154> t<Expression> p<155> c<153> l<14:23> el<14:27>
n<> u<155> t<List_of_arguments> p<156> c<154> l<14:23> el<14:27>
n<> u<156> t<Complex_func_call> p<157> c<146> l<14:17> el<14:28>
n<> u<157> t<Primary> p<158> c<156> l<14:17> el<14:28>
n<> u<158> t<Expression> p<159> c<157> l<14:17> el<14:28>
n<> u<159> t<Mintypmax_expression> p<160> c<158> l<14:17> el<14:28>
n<> u<160> t<Param_expression> p<161> c<159> l<14:17> el<14:28>
n<> u<161> t<Named_parameter_assignment> p<162> c<145> l<14:10> el<14:29>
n<> u<162> t<List_of_parameter_assignments> p<163> c<161> l<14:10> el<14:29>
n<> u<163> t<Parameter_value_assignment> p<169> c<162> s<168> l<14:8> el<14:30>
n<dut2> u<164> t<StringConst> p<165> l<14:31> el<14:35>
n<> u<165> t<Name_of_instance> p<168> c<164> s<167> l<14:31> el<14:35>
n<> u<166> t<Ordered_port_connection> p<167> l<14:36> el<14:36>
n<> u<167> t<List_of_port_connections> p<168> c<166> l<14:36> el<14:36>
n<> u<168> t<Hierarchical_instance> p<169> c<165> l<14:31> el<14:37>
n<> u<169> t<Module_instantiation> p<170> c<144> l<14:4> el<14:38>
n<> u<170> t<Module_or_generate_item> p<171> c<169> l<14:4> el<14:38>
n<> u<171> t<Non_port_module_item> p<233> c<170> s<196> l<14:4> el<14:38>
n<dut> u<172> t<StringConst> p<194> s<188> l<15:4> el<15:7>
n<Width> u<173> t<StringConst> p<186> s<185> l<15:11> el<15:16>
n<> u<174> t<Dollar_keyword> p<181> s<175> l<15:17> el<15:18>
n<bits> u<175> t<StringConst> p<181> s<180> l<15:18> el<15:22>
n<in> u<176> t<StringConst> p<177> l<15:23> el<15:25>
n<> u<177> t<Primary_literal> p<178> c<176> l<15:23> el<15:25>
n<> u<178> t<Primary> p<179> c<177> l<15:23> el<15:25>
n<> u<179> t<Expression> p<180> c<178> l<15:23> el<15:25>
n<> u<180> t<List_of_arguments> p<181> c<179> l<15:23> el<15:25>
n<> u<181> t<Complex_func_call> p<182> c<174> l<15:17> el<15:26>
n<> u<182> t<Primary> p<183> c<181> l<15:17> el<15:26>
n<> u<183> t<Expression> p<184> c<182> l<15:17> el<15:26>
n<> u<184> t<Mintypmax_expression> p<185> c<183> l<15:17> el<15:26>
n<> u<185> t<Param_expression> p<186> c<184> l<15:17> el<15:26>
n<> u<186> t<Named_parameter_assignment> p<187> c<173> l<15:10> el<15:27>
n<> u<187> t<List_of_parameter_assignments> p<188> c<186> l<15:10> el<15:27>
n<> u<188> t<Parameter_value_assignment> p<194> c<187> s<193> l<15:8> el<15:28>
n<dut3> u<189> t<StringConst> p<190> l<15:29> el<15:33>
n<> u<190> t<Name_of_instance> p<193> c<189> s<192> l<15:29> el<15:33>
n<> u<191> t<Ordered_port_connection> p<192> l<15:34> el<15:34>
n<> u<192> t<List_of_port_connections> p<193> c<191> l<15:34> el<15:34>
n<> u<193> t<Hierarchical_instance> p<194> c<190> l<15:29> el<15:35>
n<> u<194> t<Module_instantiation> p<195> c<172> l<15:4> el<15:36>
n<> u<195> t<Module_or_generate_item> p<196> c<194> l<15:4> el<15:36>
n<> u<196> t<Non_port_module_item> p<233> c<195> s<231> l<15:4> el<15:36>
n<dut> u<197> t<StringConst> p<229> s<223> l<16:4> el<16:7>
n<Width> u<198> t<StringConst> p<221> s<220> l<16:11> el<16:16>
n<> u<199> t<Dollar_keyword> p<216> s<200> l<16:17> el<16:18>
n<bits> u<200> t<StringConst> p<216> s<215> l<16:18> el<16:22>
n<in> u<201> t<StringConst> p<202> l<16:24> el<16:26>
n<> u<202> t<Primary_literal> p<203> c<201> l<16:24> el<16:26>
n<> u<203> t<Primary> p<204> c<202> l<16:24> el<16:26>
n<> u<204> t<Expression> p<212> c<203> s<211> l<16:24> el<16:26>
n<in> u<205> t<StringConst> p<209> s<206> l<16:27> el<16:29>
n<x> u<206> t<StringConst> p<209> s<208> l<16:30> el<16:31>
n<> u<207> t<Bit_select> p<208> l<16:31> el<16:31>
n<> u<208> t<Select> p<209> c<207> l<16:31> el<16:31>
n<> u<209> t<Complex_func_call> p<210> c<205> l<16:27> el<16:31>
n<> u<210> t<Primary> p<211> c<209> l<16:27> el<16:31>
n<> u<211> t<Expression> p<212> c<210> l<16:27> el<16:31>
n<> u<212> t<Concatenation> p<213> c<204> l<16:23> el<16:32>
n<> u<213> t<Primary> p<214> c<212> l<16:23> el<16:32>
n<> u<214> t<Expression> p<215> c<213> l<16:23> el<16:32>
n<> u<215> t<List_of_arguments> p<216> c<214> l<16:23> el<16:32>
n<> u<216> t<Complex_func_call> p<217> c<199> l<16:17> el<16:33>
n<> u<217> t<Primary> p<218> c<216> l<16:17> el<16:33>
n<> u<218> t<Expression> p<219> c<217> l<16:17> el<16:33>
n<> u<219> t<Mintypmax_expression> p<220> c<218> l<16:17> el<16:33>
n<> u<220> t<Param_expression> p<221> c<219> l<16:17> el<16:33>
n<> u<221> t<Named_parameter_assignment> p<222> c<198> l<16:10> el<16:34>
n<> u<222> t<List_of_parameter_assignments> p<223> c<221> l<16:10> el<16:34>
n<> u<223> t<Parameter_value_assignment> p<229> c<222> s<228> l<16:8> el<16:35>
n<dut4> u<224> t<StringConst> p<225> l<16:36> el<16:40>
n<> u<225> t<Name_of_instance> p<228> c<224> s<227> l<16:36> el<16:40>
n<> u<226> t<Ordered_port_connection> p<227> l<16:41> el<16:41>
n<> u<227> t<List_of_port_connections> p<228> c<226> l<16:41> el<16:41>
n<> u<228> t<Hierarchical_instance> p<229> c<225> l<16:36> el<16:42>
n<> u<229> t<Module_instantiation> p<230> c<197> l<16:4> el<16:43>
n<> u<230> t<Module_or_generate_item> p<231> c<229> l<16:4> el<16:43>
n<> u<231> t<Non_port_module_item> p<233> c<230> s<232> l<16:4> el<16:43>
n<> u<232> t<ENDMODULE> p<233> l<17:1> el<17:10>
n<> u<233> t<Module_declaration> p<234> c<78> l<11:1> el<17:10>
n<> u<234> t<Description> p<235> c<233> l<11:1> el<17:10>
n<> u<235> t<Source_text> p<236> c<40> l<1:1> el<17:10>
n<> u<236> t<Top_level_rule> c<1> l<1:1> el<18:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/BitsHierPath/dut.sv:1:1: No timescale set for "pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/BitsHierPath/dut.sv:8:1: No timescale set for "dut".
[WRN:PA0205] ${SURELOG_DIR}/tests/BitsHierPath/dut.sv:11:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0301] ${SURELOG_DIR}/tests/BitsHierPath/dut.sv:1:1: Compile package "pkg".
[INF:CP0303] ${SURELOG_DIR}/tests/BitsHierPath/dut.sv:8:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/BitsHierPath/dut.sv:11:1: Compile module "work@top".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/BitsHierPath/dut.sv:11:1: Top level module "work@top".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 2.
[NTE:EL0510] Nb instances: 5.
[NTE:EL0511] Nb leaf instances: 4.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              16
design                                                 1
int_typespec                                           7
logic_net                                              1
logic_typespec                                         4
module_inst                                           15
package                                                2
param_assign                                           7
parameter                                              7
port                                                   2
range                                                  2
ref_module                                             4
ref_obj                                                2
ref_typespec                                          22
struct_net                                             1
struct_typespec                                        2
typespec_member                                        4
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              16
design                                                 1
int_typespec                                           7
logic_net                                              1
logic_typespec                                         4
module_inst                                           15
package                                                2
param_assign                                           7
parameter                                              7
port                                                   3
range                                                  2
ref_module                                             4
ref_obj                                                3
ref_typespec                                          23
struct_net                                             1
struct_typespec                                        2
typespec_member                                        4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/BitsHierPath/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/BitsHierPath/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/BitsHierPath/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallPackages:
\_package: pkg (pkg::), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:1:1, endln:6:17
  |vpiParent:
  \_design: (work@top)
  |vpiName:pkg
  |vpiFullName:pkg::
  |vpiTypedef:
  \_struct_typespec: (pkg::struct_t), line:2:11, endln:5:4
    |vpiParent:
    \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:1:1, endln:6:17
    |vpiName:pkg::struct_t
    |vpiInstance:
    \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:1:1, endln:6:17
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (x), line:3:16, endln:3:17
      |vpiParent:
      \_struct_typespec: (pkg::struct_t), line:2:11, endln:5:4
      |vpiName:x
      |vpiTypespec:
      \_ref_typespec: (pkg::pkg::struct_t::x)
        |vpiParent:
        \_typespec_member: (x), line:3:16, endln:3:17
        |vpiFullName:pkg::pkg::struct_t::x
        |vpiActual:
        \_logic_typespec: , line:3:5, endln:3:15
      |vpiRefFile:${SURELOG_DIR}/tests/BitsHierPath/dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:15
    |vpiTypespecMember:
    \_typespec_member: (z), line:4:16, endln:4:17
      |vpiParent:
      \_struct_typespec: (pkg::struct_t), line:2:11, endln:5:4
      |vpiName:z
      |vpiTypespec:
      \_ref_typespec: (pkg::pkg::struct_t::z)
        |vpiParent:
        \_typespec_member: (z), line:4:16, endln:4:17
        |vpiFullName:pkg::pkg::struct_t::z
        |vpiActual:
        \_logic_typespec: , line:4:5, endln:4:10
      |vpiRefFile:${SURELOG_DIR}/tests/BitsHierPath/dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:10
  |vpiDefName:pkg
  |vpiEndLabel:pkg
|uhdmtopPackages:
\_package: pkg (pkg::), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:1:1, endln:6:17
  |vpiParent:
  \_design: (work@top)
  |vpiName:pkg
  |vpiFullName:pkg::
  |vpiTypedef:
  \_struct_typespec: (pkg::struct_t), line:2:11, endln:5:4
    |vpiParent:
    \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:1:1, endln:6:17
    |vpiName:pkg::struct_t
    |vpiInstance:
    \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:1:1, endln:6:17
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (x), line:3:16, endln:3:17
      |vpiParent:
      \_struct_typespec: (pkg::struct_t), line:2:11, endln:5:4
      |vpiName:x
      |vpiTypespec:
      \_ref_typespec: (pkg::pkg::struct_t::x)
        |vpiParent:
        \_typespec_member: (x), line:3:16, endln:3:17
        |vpiFullName:pkg::pkg::struct_t::x
        |vpiActual:
        \_logic_typespec: , line:3:5, endln:3:15
      |vpiRefFile:${SURELOG_DIR}/tests/BitsHierPath/dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:15
    |vpiTypespecMember:
    \_typespec_member: (z), line:4:16, endln:4:17
      |vpiParent:
      \_struct_typespec: (pkg::struct_t), line:2:11, endln:5:4
      |vpiName:z
      |vpiTypespec:
      \_ref_typespec: (pkg::pkg::struct_t::z)
        |vpiParent:
        \_typespec_member: (z), line:4:16, endln:4:17
        |vpiFullName:pkg::pkg::struct_t::z
        |vpiActual:
        \_logic_typespec: , line:4:5, endln:4:10
      |vpiRefFile:${SURELOG_DIR}/tests/BitsHierPath/dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:10
  |vpiDefName:pkg
  |vpiTop:1
  |vpiEndLabel:pkg
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:8:1, endln:9:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@dut
  |vpiParameter:
  \_parameter: (work@dut.Width), line:8:28, endln:8:33
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:8:1, endln:9:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@dut.Width)
      |vpiParent:
      \_parameter: (work@dut.Width), line:8:28, endln:8:33
      |vpiFullName:work@dut.Width
      |vpiActual:
      \_int_typespec: , line:8:24, endln:8:27
    |vpiSigned:1
    |vpiName:Width
    |vpiFullName:work@dut.Width
  |vpiParamAssign:
  \_param_assign: , line:8:28, endln:8:37
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:8:1, endln:9:10
    |vpiRhs:
    \_constant: , line:8:36, endln:8:37
      |vpiParent:
      \_param_assign: , line:8:28, endln:8:37
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@dut)
        |vpiParent:
        \_constant: , line:8:36, endln:8:37
        |vpiFullName:work@dut
        |vpiActual:
        \_int_typespec: , line:8:24, endln:8:27
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut.Width), line:8:28, endln:8:33
  |vpiDefName:work@dut
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:11:1, endln:17:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.SyncWidth), line:12:19, endln:12:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:11:1, endln:17:10
    |UINT:17
    |vpiTypespec:
    \_ref_typespec: (work@top.SyncWidth)
      |vpiParent:
      \_parameter: (work@top.SyncWidth), line:12:19, endln:12:28
      |vpiFullName:work@top.SyncWidth
      |vpiActual:
      \_int_typespec: , line:12:15, endln:12:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:SyncWidth
    |vpiFullName:work@top.SyncWidth
  |vpiParamAssign:
  \_param_assign: , line:12:19, endln:12:47
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:11:1, endln:17:10
    |vpiRhs:
    \_constant: , line:12:31, endln:12:47
      |vpiParent:
      \_param_assign: , line:12:19, endln:12:47
      |vpiDecompile:17
      |vpiSize:64
      |UINT:17
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:12:31, endln:12:47
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:12:15, endln:12:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.SyncWidth), line:12:19, endln:12:28
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.in), line:11:33, endln:11:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:11:1, endln:17:10
    |vpiName:in
    |vpiFullName:work@top.in
    |vpiNetType:1
  |vpiPort:
  \_port: (in), line:11:33, endln:11:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:11:1, endln:17:10
    |vpiName:in
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.in.in), line:11:33, endln:11:35
      |vpiParent:
      \_port: (in), line:11:33, endln:11:35
      |vpiName:in
      |vpiFullName:work@top.in.in
      |vpiActual:
      \_logic_net: (work@top.in), line:11:33, endln:11:35
    |vpiTypedef:
    \_ref_typespec: (work@top.in)
      |vpiParent:
      \_port: (in), line:11:33, endln:11:35
      |vpiFullName:work@top.in
      |vpiActual:
      \_struct_typespec: (pkg::struct_t), line:2:11, endln:5:4
  |vpiRefModule:
  \_ref_module: work@dut (dut1), line:13:33, endln:13:37
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:11:1, endln:17:10
    |vpiName:dut1
    |vpiDefName:work@dut
    |vpiActual:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:8:1, endln:9:10
  |vpiRefModule:
  \_ref_module: work@dut (dut2), line:14:31, endln:14:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:11:1, endln:17:10
    |vpiName:dut2
    |vpiDefName:work@dut
    |vpiActual:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:8:1, endln:9:10
  |vpiRefModule:
  \_ref_module: work@dut (dut3), line:15:29, endln:15:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:11:1, endln:17:10
    |vpiName:dut3
    |vpiDefName:work@dut
    |vpiActual:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:8:1, endln:9:10
  |vpiRefModule:
  \_ref_module: work@dut (dut4), line:16:36, endln:16:40
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:11:1, endln:17:10
    |vpiName:dut4
    |vpiDefName:work@dut
    |vpiActual:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:8:1, endln:9:10
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:11:1, endln:17:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.SyncWidth), line:12:19, endln:12:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:11:1, endln:17:10
    |UINT:17
    |vpiTypespec:
    \_ref_typespec: (work@top.SyncWidth)
      |vpiParent:
      \_parameter: (work@top.SyncWidth), line:12:19, endln:12:28
      |vpiFullName:work@top.SyncWidth
      |vpiActual:
      \_int_typespec: , line:12:15, endln:12:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:SyncWidth
    |vpiFullName:work@top.SyncWidth
  |vpiParamAssign:
  \_param_assign: , line:12:19, endln:12:47
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:11:1, endln:17:10
    |vpiRhs:
    \_constant: , line:12:31, endln:12:47
      |vpiParent:
      \_param_assign: , line:12:19, endln:12:47
      |vpiDecompile:17
      |vpiSize:32
      |UINT:17
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:12:31, endln:12:47
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:12:15, endln:12:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.SyncWidth), line:12:19, endln:12:28
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_struct_net: (work@top.in), line:11:33, endln:11:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:11:1, endln:17:10
    |vpiTypespec:
    \_ref_typespec: (work@top.in)
      |vpiParent:
      \_struct_net: (work@top.in), line:11:33, endln:11:35
      |vpiFullName:work@top.in
      |vpiActual:
      \_struct_typespec: (pkg::struct_t), line:2:11, endln:5:4
    |vpiName:in
    |vpiFullName:work@top.in
    |vpiNetType:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (in), line:11:33, endln:11:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:11:1, endln:17:10
    |vpiName:in
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.in), line:11:33, endln:11:35
      |vpiParent:
      \_port: (in), line:11:33, endln:11:35
      |vpiName:in
      |vpiFullName:work@top.in
      |vpiActual:
      \_struct_net: (work@top.in), line:11:33, endln:11:35
    |vpiTypedef:
    \_ref_typespec: (work@top.in)
      |vpiParent:
      \_port: (in), line:11:33, endln:11:35
      |vpiFullName:work@top.in
      |vpiActual:
      \_struct_typespec: (pkg::struct_t), line:2:11, endln:5:4
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:11:1, endln:17:10
  |vpiModule:
  \_module_inst: work@dut (work@top.dut1), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:13:4, endln:13:40
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:11:1, endln:17:10
    |vpiName:dut1
    |vpiFullName:work@top.dut1
    |vpiParameter:
    \_parameter: (work@top.dut1.Width), line:8:28, endln:8:33
      |vpiParent:
      \_module_inst: work@dut (work@top.dut1), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:13:4, endln:13:40
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@top.dut1.Width)
        |vpiParent:
        \_parameter: (work@top.dut1.Width), line:8:28, endln:8:33
        |vpiFullName:work@top.dut1.Width
        |vpiActual:
        \_int_typespec: , line:8:24, endln:8:27
      |vpiSigned:1
      |vpiName:Width
      |vpiFullName:work@top.dut1.Width
    |vpiParamAssign:
    \_param_assign: , line:8:28, endln:8:37
      |vpiParent:
      \_module_inst: work@dut (work@top.dut1), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:13:4, endln:13:40
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:8:36, endln:8:37
        |vpiParent:
        \_param_assign: , line:8:28, endln:8:37
        |vpiDecompile:8
        |vpiSize:32
        |UINT:8
        |vpiTypespec:
        \_ref_typespec: (work@top.dut1)
          |vpiParent:
          \_constant: , line:8:36, endln:8:37
          |vpiFullName:work@top.dut1
          |vpiActual:
          \_int_typespec: , line:8:24, endln:8:27
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.dut1.Width), line:8:28, endln:8:33
    |vpiDefName:work@dut
    |vpiDefFile:${SURELOG_DIR}/tests/BitsHierPath/dut.sv
    |vpiDefLineNo:8
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:11:1, endln:17:10
  |vpiModule:
  \_module_inst: work@dut (work@top.dut2), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:14:4, endln:14:38
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:11:1, endln:17:10
    |vpiName:dut2
    |vpiFullName:work@top.dut2
    |vpiParameter:
    \_parameter: (work@top.dut2.Width), line:8:28, endln:8:33
      |vpiParent:
      \_module_inst: work@dut (work@top.dut2), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:14:4, endln:14:38
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@top.dut2.Width)
        |vpiParent:
        \_parameter: (work@top.dut2.Width), line:8:28, endln:8:33
        |vpiFullName:work@top.dut2.Width
        |vpiActual:
        \_int_typespec: , line:8:24, endln:8:27
      |vpiSigned:1
      |vpiName:Width
      |vpiFullName:work@top.dut2.Width
    |vpiParamAssign:
    \_param_assign: , line:8:28, endln:8:37
      |vpiParent:
      \_module_inst: work@dut (work@top.dut2), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:14:4, endln:14:38
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:8:36, endln:8:37
        |vpiParent:
        \_param_assign: , line:8:28, endln:8:37
        |vpiDecompile:9
        |vpiSize:32
        |UINT:9
        |vpiTypespec:
        \_ref_typespec: (work@top.dut2)
          |vpiParent:
          \_constant: , line:8:36, endln:8:37
          |vpiFullName:work@top.dut2
          |vpiActual:
          \_int_typespec: , line:8:24, endln:8:27
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.dut2.Width), line:8:28, endln:8:33
    |vpiDefName:work@dut
    |vpiDefFile:${SURELOG_DIR}/tests/BitsHierPath/dut.sv
    |vpiDefLineNo:8
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:11:1, endln:17:10
  |vpiModule:
  \_module_inst: work@dut (work@top.dut3), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:15:4, endln:15:36
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:11:1, endln:17:10
    |vpiName:dut3
    |vpiFullName:work@top.dut3
    |vpiParameter:
    \_parameter: (work@top.dut3.Width), line:8:28, endln:8:33
      |vpiParent:
      \_module_inst: work@dut (work@top.dut3), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:15:4, endln:15:36
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@top.dut3.Width)
        |vpiParent:
        \_parameter: (work@top.dut3.Width), line:8:28, endln:8:33
        |vpiFullName:work@top.dut3.Width
        |vpiActual:
        \_int_typespec: , line:8:24, endln:8:27
      |vpiSigned:1
      |vpiName:Width
      |vpiFullName:work@top.dut3.Width
    |vpiParamAssign:
    \_param_assign: , line:8:28, endln:8:37
      |vpiParent:
      \_module_inst: work@dut (work@top.dut3), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:15:4, endln:15:36
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:8:36, endln:8:37
        |vpiParent:
        \_param_assign: , line:8:28, endln:8:37
        |vpiDecompile:9
        |vpiSize:32
        |UINT:9
        |vpiTypespec:
        \_ref_typespec: (work@top.dut3)
          |vpiParent:
          \_constant: , line:8:36, endln:8:37
          |vpiFullName:work@top.dut3
          |vpiActual:
          \_int_typespec: , line:8:24, endln:8:27
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.dut3.Width), line:8:28, endln:8:33
    |vpiDefName:work@dut
    |vpiDefFile:${SURELOG_DIR}/tests/BitsHierPath/dut.sv
    |vpiDefLineNo:8
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:11:1, endln:17:10
  |vpiModule:
  \_module_inst: work@dut (work@top.dut4), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:16:4, endln:16:43
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:11:1, endln:17:10
    |vpiName:dut4
    |vpiFullName:work@top.dut4
    |vpiParameter:
    \_parameter: (work@top.dut4.Width), line:8:28, endln:8:33
      |vpiParent:
      \_module_inst: work@dut (work@top.dut4), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:16:4, endln:16:43
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@top.dut4.Width)
        |vpiParent:
        \_parameter: (work@top.dut4.Width), line:8:28, endln:8:33
        |vpiFullName:work@top.dut4.Width
        |vpiActual:
        \_int_typespec: , line:8:24, endln:8:27
      |vpiSigned:1
      |vpiName:Width
      |vpiFullName:work@top.dut4.Width
    |vpiParamAssign:
    \_param_assign: , line:8:28, endln:8:37
      |vpiParent:
      \_module_inst: work@dut (work@top.dut4), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:16:4, endln:16:43
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:8:36, endln:8:37
        |vpiParent:
        \_param_assign: , line:8:28, endln:8:37
        |vpiDecompile:17
        |vpiSize:32
        |UINT:17
        |vpiTypespec:
        \_ref_typespec: (work@top.dut4)
          |vpiParent:
          \_constant: , line:8:36, endln:8:37
          |vpiFullName:work@top.dut4
          |vpiActual:
          \_int_typespec: , line:8:24, endln:8:27
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.dut4.Width), line:8:28, endln:8:33
    |vpiDefName:work@dut
    |vpiDefFile:${SURELOG_DIR}/tests/BitsHierPath/dut.sv
    |vpiDefLineNo:8
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:11:1, endln:17:10
\_weaklyReferenced:
\_logic_typespec: , line:3:5, endln:3:15
  |vpiParent:
  \_typespec_member: (x), line:3:16, endln:3:17
  |vpiInstance:
  \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:1:1, endln:6:17
  |vpiRange:
  \_range: , line:3:10, endln:3:15
    |vpiParent:
    \_logic_typespec: , line:3:5, endln:3:15
    |vpiLeftRange:
    \_constant: , line:3:11, endln:3:12
      |vpiParent:
      \_range: , line:3:10, endln:3:15
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:3:13, endln:3:14
      |vpiParent:
      \_range: , line:3:10, endln:3:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:4:5, endln:4:10
  |vpiParent:
  \_typespec_member: (z), line:4:16, endln:4:17
  |vpiInstance:
  \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:1:1, endln:6:17
\_logic_typespec: , line:3:5, endln:3:15
  |vpiParent:
  \_typespec_member: (x), line:3:16, endln:3:17
  |vpiInstance:
  \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:1:1, endln:6:17
  |vpiRange:
  \_range: , line:3:10, endln:3:15
    |vpiParent:
    \_logic_typespec: , line:3:5, endln:3:15
    |vpiLeftRange:
    \_constant: , line:3:11, endln:3:12
      |vpiParent:
      \_range: , line:3:10, endln:3:15
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:3:13, endln:3:14
      |vpiParent:
      \_range: , line:3:10, endln:3:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:4:5, endln:4:10
  |vpiParent:
  \_typespec_member: (z), line:4:16, endln:4:17
  |vpiInstance:
  \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:1:1, endln:6:17
\_int_typespec: , line:8:24, endln:8:27
  |vpiParent:
  \_parameter: (work@dut.Width), line:8:28, endln:8:33
  |vpiSigned:1
\_int_typespec: , line:12:15, endln:12:18
  |vpiParent:
  \_parameter: (work@top.SyncWidth), line:12:19, endln:12:28
  |vpiSigned:1
\_int_typespec: , line:12:15, endln:12:18
  |vpiParent:
  \_ref_typespec: (work@top.SyncWidth)
  |vpiSigned:1
\_int_typespec: , line:8:24, endln:8:27
  |vpiParent:
  \_ref_typespec: (work@top.dut1.Width)
  |vpiSigned:1
\_int_typespec: , line:8:24, endln:8:27
  |vpiParent:
  \_ref_typespec: (work@top.dut2.Width)
  |vpiSigned:1
\_int_typespec: , line:8:24, endln:8:27
  |vpiParent:
  \_ref_typespec: (work@top.dut3.Width)
  |vpiSigned:1
\_int_typespec: , line:8:24, endln:8:27
  |vpiParent:
  \_ref_typespec: (work@top.dut4.Width)
  |vpiSigned:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/BitsHierPath/dut.sv | ${SURELOG_DIR}/build/regression/BitsHierPath/roundtrip/dut_000.sv | 8 | 17 |
============================== End RoundTrip Results ==============================
