#-----------------------------------------------------------
# Vivado v2018.2.2 (64-bit)
# SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
# IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
# Start of session at: Sun May 12 21:22:38 2019
# Process ID: 14144
# Current directory: C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16220 C:\Users\cmrnn\Desktop\SoftcoreSoCFPGA\Block Memory\Vivado Project\Block Memory.xpr
# Log file: C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/vivado.log
# Journal file: C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.xpr}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sw2hex [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
set_property file_type SystemVerilog [get_files  {{C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/imports/hdl/BRAM_wrapper.v}}]
open_bd_design {C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/bd/BRAM/BRAM.bd}
export_ip_user_files -of_objects  [get_files {{C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/imports/chap07_ram/ch07_10_sync_rw_port_ram.sv}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/imports/chap07_ram/ch07_10_sync_rw_port_ram.sv}}
add_files -norecurse -scan_for_includes {{C:/Users/cmrnn/Desktop/FPGA/Source and Constraint Files/chapter_listing/chap07_ram/ch07_01_reg_file4x8.sv}}
import_files -norecurse {{C:/Users/cmrnn/Desktop/FPGA/Source and Constraint Files/chapter_listing/chap07_ram/ch07_01_reg_file4x8.sv}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/imports/chap07_ram/ch07_01_reg_file4x8.sv}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/imports/chap07_ram/ch07_01_reg_file4x8.sv}}
