<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ddr_T_main_Scheduler_DevToDev</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ddr_T_main_Scheduler_DevToDev</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html">Component : ALT_NOC_MPU_DDR_T_SCHED</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>timing values concerning device to device data bus ownership change, in Generic clock unit.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[1:0] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD</a> </td></tr>
<tr>
<td align="left">[3:2] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR</a> </td></tr>
<tr>
<td align="left">[5:4] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD</a> </td></tr>
<tr>
<td align="left">[31:6] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : BUSRDTORD </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpafd71879083668f538322b65e5a8b766"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD"></a></p>
<p>number of cycle between the last read data of a device and the first read data of another device.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaf9130c62e42840a640d739d182727032"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#gaf9130c62e42840a640d739d182727032">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf9130c62e42840a640d739d182727032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeca68f427648f4060d3d9bb7aec6b436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#gaeca68f427648f4060d3d9bb7aec6b436">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaeca68f427648f4060d3d9bb7aec6b436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c197b95b2c157c4dfc22bd3b055e480"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ga9c197b95b2c157c4dfc22bd3b055e480">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga9c197b95b2c157c4dfc22bd3b055e480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c5ce4314d015ce7ce37f6b0a0e342c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ga8c5ce4314d015ce7ce37f6b0a0e342c3">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD_SET_MSK</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr class="separator:ga8c5ce4314d015ce7ce37f6b0a0e342c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b8d438e00b1205c256b5fa789181656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ga6b8d438e00b1205c256b5fa789181656">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD_CLR_MSK</a>&#160;&#160;&#160;0xfffffffc</td></tr>
<tr class="separator:ga6b8d438e00b1205c256b5fa789181656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf8ffe92e888a7ccf0e4095d6b038f3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#gacf8ffe92e888a7ccf0e4095d6b038f3f">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gacf8ffe92e888a7ccf0e4095d6b038f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga748041f6a19b58238a7369c9d448a4e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ga748041f6a19b58238a7369c9d448a4e2">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000003) &gt;&gt; 0)</td></tr>
<tr class="separator:ga748041f6a19b58238a7369c9d448a4e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bde6052a12fd086d472e316b5b906f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ga1bde6052a12fd086d472e316b5b906f7">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000003)</td></tr>
<tr class="separator:ga1bde6052a12fd086d472e316b5b906f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : BUSRDTOWR </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8f27996eae2deb6a8203a26ed2c9cfd2"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR"></a></p>
<p>number of cycle between the last read data of a device and the first write data to another device.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae991a34772bb6051ca7f9175d4981ed9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#gae991a34772bb6051ca7f9175d4981ed9">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gae991a34772bb6051ca7f9175d4981ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39751716c574004691652944c050abd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ga39751716c574004691652944c050abd3">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga39751716c574004691652944c050abd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaab4e0c3aeed5dc9438c6ef85d18ec43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#gaaab4e0c3aeed5dc9438c6ef85d18ec43">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaaab4e0c3aeed5dc9438c6ef85d18ec43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a077257b3fee33068404a3a535de9c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ga4a077257b3fee33068404a3a535de9c5">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR_SET_MSK</a>&#160;&#160;&#160;0x0000000c</td></tr>
<tr class="separator:ga4a077257b3fee33068404a3a535de9c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga742f4e3fda854feb286965c995cb4313"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ga742f4e3fda854feb286965c995cb4313">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR_CLR_MSK</a>&#160;&#160;&#160;0xfffffff3</td></tr>
<tr class="separator:ga742f4e3fda854feb286965c995cb4313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1426cb5950ba91942d3ec7b6b10c3644"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ga1426cb5950ba91942d3ec7b6b10c3644">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga1426cb5950ba91942d3ec7b6b10c3644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeedd704c2e50fbb6e41159797d39f608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#gaeedd704c2e50fbb6e41159797d39f608">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000000c) &gt;&gt; 2)</td></tr>
<tr class="separator:gaeedd704c2e50fbb6e41159797d39f608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada1527f39e0f6d68bb799d622cbc359c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#gada1527f39e0f6d68bb799d622cbc359c">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x0000000c)</td></tr>
<tr class="separator:gada1527f39e0f6d68bb799d622cbc359c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : BUSWRTORD </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp0683673883ed6a206ad8fedd41b6ffa0"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD"></a></p>
<p>number of cycle between the last write data to a device and the first read data of another device.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga5965e4fbef1dc91b1b94054cbe0cf309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ga5965e4fbef1dc91b1b94054cbe0cf309">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga5965e4fbef1dc91b1b94054cbe0cf309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87651920fbfd7f54dc69aa9c2c137cb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ga87651920fbfd7f54dc69aa9c2c137cb2">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga87651920fbfd7f54dc69aa9c2c137cb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7c26afb8a504930137b6dc137648fee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#gab7c26afb8a504930137b6dc137648fee">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gab7c26afb8a504930137b6dc137648fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c53ccf1394dcc7131963cc12bd6f4b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ga7c53ccf1394dcc7131963cc12bd6f4b9">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD_SET_MSK</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr class="separator:ga7c53ccf1394dcc7131963cc12bd6f4b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb40bc1aec908c6cdcd6b028b17ba30e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#gacb40bc1aec908c6cdcd6b028b17ba30e">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD_CLR_MSK</a>&#160;&#160;&#160;0xffffffcf</td></tr>
<tr class="separator:gacb40bc1aec908c6cdcd6b028b17ba30e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga005f4466151b715d8c2b497e02aa4e50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ga005f4466151b715d8c2b497e02aa4e50">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga005f4466151b715d8c2b497e02aa4e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c7e35c4f9affc62ac6dc5f1591ba119"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ga2c7e35c4f9affc62ac6dc5f1591ba119">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000030) &gt;&gt; 4)</td></tr>
<tr class="separator:ga2c7e35c4f9affc62ac6dc5f1591ba119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73b49debdfee21695a5eab07699c5370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ga73b49debdfee21695a5eab07699c5370">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000030)</td></tr>
<tr class="separator:ga73b49debdfee21695a5eab07699c5370"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v__s">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gadfbab1a7a0f54efe5aa014133c2256e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#gadfbab1a7a0f54efe5aa014133c2256e9">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_RESET</a>&#160;&#160;&#160;0x00000015</td></tr>
<tr class="separator:gadfbab1a7a0f54efe5aa014133c2256e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01d2a9e91a00f0cf7b15e11b959d3214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ga01d2a9e91a00f0cf7b15e11b959d3214">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_OFST</a>&#160;&#160;&#160;0x3c</td></tr>
<tr class="separator:ga01d2a9e91a00f0cf7b15e11b959d3214"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga8bfc842cd7b3795ade28462bd24c0aa3"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v__s">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ga8bfc842cd7b3795ade28462bd24c0aa3">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_t</a></td></tr>
<tr class="separator:ga8bfc842cd7b3795ade28462bd24c0aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v__s" id="struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2d5be7527838c86a11bdc149a4b24bae"></a>uint32_t</td>
<td class="fieldname">
BUSRDTORD: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac4c427de015acbf26ddc044b085ef96d"></a>uint32_t</td>
<td class="fieldname">
BUSRDTOWR: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0f112276d12c2d846d04573ec9ec00ac"></a>uint32_t</td>
<td class="fieldname">
BUSWRTORD: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afd1e0ad77138f2dcc7822afe2617f119"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 26</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gaf9130c62e42840a640d739d182727032"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaeca68f427648f4060d3d9bb7aec6b436"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9c197b95b2c157c4dfc22bd3b055e480"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8c5ce4314d015ce7ce37f6b0a0e342c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD_SET_MSK&#160;&#160;&#160;0x00000003</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6b8d438e00b1205c256b5fa789181656"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD_CLR_MSK&#160;&#160;&#160;0xfffffffc</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gacf8ffe92e888a7ccf0e4095d6b038f3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga748041f6a19b58238a7369c9d448a4e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000003) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga1bde6052a12fd086d472e316b5b906f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000003)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae991a34772bb6051ca7f9175d4981ed9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga39751716c574004691652944c050abd3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaaab4e0c3aeed5dc9438c6ef85d18ec43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4a077257b3fee33068404a3a535de9c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR_SET_MSK&#160;&#160;&#160;0x0000000c</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga742f4e3fda854feb286965c995cb4313"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR_CLR_MSK&#160;&#160;&#160;0xfffffff3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1426cb5950ba91942d3ec7b6b10c3644"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaeedd704c2e50fbb6e41159797d39f608"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000000c) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gada1527f39e0f6d68bb799d622cbc359c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x0000000c)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga5965e4fbef1dc91b1b94054cbe0cf309"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga87651920fbfd7f54dc69aa9c2c137cb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab7c26afb8a504930137b6dc137648fee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7c53ccf1394dcc7131963cc12bd6f4b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD_SET_MSK&#160;&#160;&#160;0x00000030</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gacb40bc1aec908c6cdcd6b028b17ba30e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD_CLR_MSK&#160;&#160;&#160;0xffffffcf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga005f4466151b715d8c2b497e02aa4e50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2c7e35c4f9affc62ac6dc5f1591ba119"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000030) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga73b49debdfee21695a5eab07699c5370"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gadfbab1a7a0f54efe5aa014133c2256e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_RESET&#160;&#160;&#160;0x00000015</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV</a> register. </p>

</div>
</div>
<a class="anchor" id="ga01d2a9e91a00f0cf7b15e11b959d3214"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_OFST&#160;&#160;&#160;0x3c</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga8bfc842cd7b3795ade28462bd24c0aa3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v__s">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_s</a> <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ga8bfc842cd7b3795ade28462bd24c0aa3">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:45 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
