
---------- Begin Simulation Statistics ----------
final_tick                                 1079688800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 168295                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402744                       # Number of bytes of host memory used
host_op_rate                                   292367                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.21                       # Real time elapsed on the host
host_tick_rate                               88391558                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2055677                       # Number of instructions simulated
sim_ops                                       3571213                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001080                       # Number of seconds simulated
sim_ticks                                  1079688800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               430626                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24203                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            459880                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             235738                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          430626                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           194888                       # Number of indirect misses.
system.cpu.branchPred.lookups                  486129                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11236                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12270                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2349401                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1929973                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24297                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     342762                       # Number of branches committed
system.cpu.commit.bw_lim_events                592855                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          877914                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2055677                       # Number of instructions committed
system.cpu.commit.committedOps                3571213                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2311592                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.544915                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.724100                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1143185     49.45%     49.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       178569      7.72%     57.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       169725      7.34%     64.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       227258      9.83%     74.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       592855     25.65%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2311592                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      72876                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9460                       # Number of function calls committed.
system.cpu.commit.int_insts                   3516991                       # Number of committed integer instructions.
system.cpu.commit.loads                        488202                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20185      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2812303     78.75%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1787      0.05%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37816      1.06%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2834      0.08%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6184      0.17%     80.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11124      0.31%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12050      0.34%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6479      0.18%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1079      0.03%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          469164     13.14%     94.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         157901      4.42%     99.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19038      0.53%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3571213                       # Class of committed instruction
system.cpu.commit.refs                         658172                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2055677                       # Number of Instructions Simulated
system.cpu.committedOps                       3571213                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.313058                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.313058                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8224                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34058                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48690                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4430                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1016542                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4665668                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   289481                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1132617                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24360                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 88423                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      570483                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1977                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      189168                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           163                       # TLB misses on write requests
system.cpu.fetch.Branches                      486129                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    236804                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2203078                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4562                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2821776                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  120                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           10                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           665                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48720                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.180100                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             323190                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             246974                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.045403                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2551423                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.936637                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.931327                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1213171     47.55%     47.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    73280      2.87%     50.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    58611      2.30%     52.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    74767      2.93%     55.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1131594     44.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2551423                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    117903                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    64859                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    215780800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    215780800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    215780800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    215780800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    215780800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    215780800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8689200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8688800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       548400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       548400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       548000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       548000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4438000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4393600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4398800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4424400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     77419600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     77456800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     77494000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     77463600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1641744400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          147800                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28770                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   372435                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.517537                       # Inst execution rate
system.cpu.iew.exec_refs                       761538                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     189160                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  689330                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                602894                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                921                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               553                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               199347                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4449073                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                572378                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34342                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4096172                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3294                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8656                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24360                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14835                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           633                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39368                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          229                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       114690                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29376                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             72                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20800                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7970                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5750421                       # num instructions consuming a value
system.cpu.iew.wb_count                       4074044                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566624                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3258325                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.509340                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4081044                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6350448                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3524573                       # number of integer regfile writes
system.cpu.ipc                               0.761581                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.761581                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26153      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3236713     78.36%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1807      0.04%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41638      1.01%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4258      0.10%     80.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1224      0.03%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6737      0.16%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14752      0.36%     80.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13602      0.33%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                6987      0.17%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2059      0.05%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               557989     13.51%     94.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              178425      4.32%     99.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           24810      0.60%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13363      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4130517                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   88749                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              178642                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        85374                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             128124                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4015615                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10651954                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3988670                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5198870                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4447966                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4130517                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1107                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          877849                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18142                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            375                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1315588                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2551423                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.618907                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.669687                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1156035     45.31%     45.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              172507      6.76%     52.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              297955     11.68%     63.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              337604     13.23%     76.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              587322     23.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2551423                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.530261                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      236915                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           353                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              9132                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2320                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               602894                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              199347                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1542414                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2699223                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  835552                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4903014                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               47                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  47738                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   339737                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  12877                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4304                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              11993084                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4590641                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6287155                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1162532                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  73329                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24360                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                169838                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1384118                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            151447                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7292082                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19404                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                863                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    205838                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            910                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6167864                       # The number of ROB reads
system.cpu.rob.rob_writes                     9139033                       # The number of ROB writes
system.cpu.timesIdled                            1472                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18156                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          429                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37592                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              429                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          665                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            665                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               99                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9222                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22563                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1079688800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12007                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1330                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7892                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1334                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1334                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12007                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        35904                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        35904                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35904                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       938944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       938944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  938944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13341                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13341    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13341                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11177872                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           28937528                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1079688800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17349                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4096                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23364                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                935                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2087                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2087                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17349                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7602                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49423                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57025                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       167488                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1253184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1420672                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10244                       # Total snoops (count)
system.l2bus.snoopTraffic                       85376                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29677                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014860                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120994                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29236     98.51%     98.51% # Request fanout histogram
system.l2bus.snoop_fanout::1                      441      1.49%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29677                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20178400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18688221                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3145599                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1079688800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1079688800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       233507                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           233507                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       233507                       # number of overall hits
system.cpu.icache.overall_hits::total          233507                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3296                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3296                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3296                       # number of overall misses
system.cpu.icache.overall_misses::total          3296                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    163535600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    163535600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    163535600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    163535600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       236803                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       236803                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       236803                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       236803                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013919                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013919                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013919                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013919                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49616.383495                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49616.383495                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49616.383495                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49616.383495                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          675                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          675                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          675                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          675                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2621                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2621                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2621                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2621                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    131136400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    131136400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    131136400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    131136400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011068                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50032.964517                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50032.964517                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50032.964517                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50032.964517                       # average overall mshr miss latency
system.cpu.icache.replacements                   2364                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       233507                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          233507                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3296                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3296                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    163535600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    163535600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       236803                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       236803                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013919                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013919                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49616.383495                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49616.383495                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          675                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          675                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2621                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2621                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    131136400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    131136400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50032.964517                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50032.964517                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1079688800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1079688800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.468266                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              210338                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2365                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             88.937844                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.468266                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990110                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990110                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          163                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            476227                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           476227                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1079688800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1079688800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1079688800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       665821                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           665821                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       665821                       # number of overall hits
system.cpu.dcache.overall_hits::total          665821                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34161                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34161                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34161                       # number of overall misses
system.cpu.dcache.overall_misses::total         34161                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1646737598                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1646737598                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1646737598                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1646737598                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       699982                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       699982                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       699982                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       699982                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.048803                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048803                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.048803                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048803                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48205.192998                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48205.192998                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48205.192998                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48205.192998                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        30958                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               766                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.415144                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1778                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2766                       # number of writebacks
system.cpu.dcache.writebacks::total              2766                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        21738                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21738                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        21738                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21738                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12423                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12423                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12423                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4393                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16816                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    569870000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    569870000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    569870000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    254221279                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    824091279                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017748                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017748                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017748                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024023                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45872.172583                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45872.172583                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45872.172583                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57869.628728                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49006.379579                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15791                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       497962                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          497962                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32045                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32045                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1543003200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1543003200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       530007                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       530007                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060461                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060461                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48151.137463                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48151.137463                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        21709                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21709                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10336                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10336                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    468854800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    468854800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019502                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019502                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45361.339009                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45361.339009                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       167859                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         167859                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2116                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2116                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    103734398                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    103734398                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       169975                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       169975                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012449                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012449                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49023.817580                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49023.817580                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           29                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           29                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2087                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2087                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101015200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101015200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012278                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012278                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48402.108289                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48402.108289                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4393                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4393                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    254221279                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    254221279                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57869.628728                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57869.628728                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1079688800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1079688800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           977.125489                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              631564                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15791                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.995187                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   738.495584                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   238.629905                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.721187                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.233037                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954224                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          213                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          811                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          513                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          233                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.208008                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.791992                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1416779                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1416779                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1079688800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             813                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4927                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          875                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6615                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            813                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4927                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          875                       # number of overall hits
system.l2cache.overall_hits::total               6615                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1804                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7495                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3518                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12817                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1804                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7495                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3518                       # number of overall misses
system.l2cache.overall_misses::total            12817                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    121135200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    513288000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    244475533                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    878898733                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    121135200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    513288000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    244475533                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    878898733                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2617                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12422                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4393                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19432                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2617                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12422                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4393                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19432                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.689339                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.603365                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.800819                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.659582                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.689339                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.603365                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.800819                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.659582                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67148.115299                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68484.056037                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69492.760944                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68572.890146                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67148.115299                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68484.056037                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69492.760944                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68572.890146                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    5                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1330                       # number of writebacks
system.l2cache.writebacks::total                 1330                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           17                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             25                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           17                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            25                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1804                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7487                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3501                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12792                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1804                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7487                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3501                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          549                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13341                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    106703200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    453220800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    215884350                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    775808350                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    106703200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    453220800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    215884350                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     32525088                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    808333438                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.689339                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.602721                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.796950                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.658296                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.689339                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.602721                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.796950                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.686548                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59148.115299                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60534.366235                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61663.624679                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60647.932301                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59148.115299                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60534.366235                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61663.624679                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59244.240437                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60590.168503                       # average overall mshr miss latency
system.l2cache.replacements                      9305                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2766                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2766                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2766                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2766                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          346                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          346                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          549                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          549                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     32525088                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     32525088                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59244.240437                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59244.240437                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          749                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              749                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1338                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1338                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     92212800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     92212800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2087                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2087                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.641112                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.641112                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68918.385650                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68918.385650                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1334                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1334                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     81496800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     81496800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.639195                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.639195                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61092.053973                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61092.053973                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          813                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4178                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          875                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5866                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1804                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6157                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3518                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11479                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    121135200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    421075200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    244475533                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    786685933                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2617                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10335                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4393                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17345                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.689339                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.595743                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.800819                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.661805                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67148.115299                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68389.670294                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69492.760944                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68532.618956                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           17                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           21                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1804                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6153                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3501                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11458                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    106703200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    371724000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    215884350                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    694311550                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.689339                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.595356                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.796950                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.660594                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59148.115299                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60413.456850                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61663.624679                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60596.225345                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1079688800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1079688800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3711.251226                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25266                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9305                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.715314                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    13.608542                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   275.198483                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2348.227585                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   936.308265                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   137.908352                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003322                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.067187                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.573298                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.228591                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033669                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.906067                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1274                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2822                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           18                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          141                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1113                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          936                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1803                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.311035                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.688965                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               314041                       # Number of tag accesses
system.l2cache.tags.data_accesses              314041                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1079688800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          115456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          479168                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       224064                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        35136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              853824                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       115456                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         115456                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85120                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85120                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1804                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7487                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3501                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          549                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13341                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1330                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1330                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          106934517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          443801955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    207526465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     32542710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              790805647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     106934517                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         106934517                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        78837532                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              78837532                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        78837532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         106934517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         443801955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    207526465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     32542710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             869643179                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1638665600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 525221                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403768                       # Number of bytes of host memory used
host_op_rate                                   827263                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     8.76                       # Real time elapsed on the host
host_tick_rate                               63834660                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4599065                       # Number of instructions simulated
sim_ops                                       7244021                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000559                       # Number of seconds simulated
sim_ticks                                   558976800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                25933                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               507                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             25978                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              25046                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           25933                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              887                       # Number of indirect misses.
system.cpu.branchPred.lookups                   26149                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      65                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           94                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   9301700                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1964249                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               507                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      25600                       # Number of branches committed
system.cpu.commit.bw_lim_events                750318                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           38411                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2543388                       # Number of instructions committed
system.cpu.commit.committedOps                3672808                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1385633                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.650635                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.584518                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       152293     10.99%     10.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       374770     27.05%     38.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        27990      2.02%     40.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        80262      5.79%     45.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       750318     54.15%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1385633                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        968                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   27                       # Number of function calls committed.
system.cpu.commit.int_insts                   3672227                       # Number of committed integer instructions.
system.cpu.commit.loads                        344332                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          439      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3130256     85.23%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              40      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.00%     85.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.00%     85.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            18      0.00%     85.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     85.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     85.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     85.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     85.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     85.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     85.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     85.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     85.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     85.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     85.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     85.25% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          344216      9.37%     94.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         196880      5.36%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.00%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          648      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3672808                       # Class of committed instruction
system.cpu.commit.refs                         541860                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2543388                       # Number of Instructions Simulated
system.cpu.committedOps                       3672808                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.549441                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.549441                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified            4                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                364641                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                3716347                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   101147                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    707922                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    530                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                221253                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      345918                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            11                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      197732                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                       26149                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    174025                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1219735                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    29                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2582699                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    1060                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.018712                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             175228                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              25111                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.848162                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1395493                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.672255                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.748697                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   377927     27.08%     27.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    24855      1.78%     28.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    95172      6.82%     35.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    76242      5.46%     41.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   821297     58.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1395493                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1195                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      372                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    209577600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    209577200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    209577200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    209577200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    209577200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    209577200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        12400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        12400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         5600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         5600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        21600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        21600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        22800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        22800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     54408800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     54359600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     54368000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     54377600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1475114400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1949                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  522                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    25708                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.639154                       # Inst execution rate
system.cpu.iew.exec_refs                       543647                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     197732                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   11085                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                347385                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 3                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               198233                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             3711219                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                345915                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               220                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               3688064                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      9                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   182                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    530                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   200                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            25604                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3053                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          706                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             24                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          121                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            401                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  10494834                       # num instructions consuming a value
system.cpu.iew.wb_count                       3687962                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.316931                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3326138                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.639081                       # insts written-back per cycle
system.cpu.iew.wb_sent                        3688014                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  8975487                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3463831                       # number of integer regfile writes
system.cpu.ipc                               1.820031                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.820031                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               498      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3143660     85.23%     85.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     85.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    62      0.00%     85.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  26      0.00%     85.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     85.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   30      0.00%     85.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   78      0.00%     85.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     85.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   65      0.00%     85.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  30      0.00%     85.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 19      0.00%     85.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     85.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     85.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     85.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     85.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     85.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     85.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     85.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     85.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     85.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     85.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     85.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     85.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     85.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     85.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     85.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               345852      9.38%     94.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              197101      5.34%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             172      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            659      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3688284                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1111                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2233                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1083                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1510                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3686675                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            8769945                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3686879                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           3748144                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    3711198                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   3688284                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           38411                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               117                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       131271                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1395493                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.642997                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.162350                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               16764      1.20%      1.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              263558     18.89%     20.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              389463     27.91%     48.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              257032     18.42%     66.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              468676     33.58%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1395493                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.639311                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      174025                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads            144784                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            73194                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               347385                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              198233                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  595158                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                          1397442                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                   11333                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5404687                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 265423                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   209949                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     38                       # Number of times rename has blocked due to LQ full
system.cpu.rename.RenameLookups              19022275                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                3714441                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             5469205                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    820343                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1311                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    530                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                352995                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    64517                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1528                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          9044344                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            343                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    615674                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      4346534                       # The number of ROB reads
system.cpu.rob.rob_writes                     7432304                       # The number of ROB writes
system.cpu.timesIdled                              18                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           65                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            130                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                1                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           45                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            88                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    558976800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 38                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict               43                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 5                       # Transaction distribution
system.membus.trans_dist::ReadExResp                5                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            38                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                43                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      43    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  43                       # Request fanout histogram
system.membus.reqLayer2.occupancy               38400                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              93000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    558976800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  59                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            11                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                97                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  6                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 6                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             59                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           87                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     195                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1856                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                43                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                108                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.009259                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.096225                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      107     99.07%     99.07% # Request fanout histogram
system.l2bus.snoop_fanout::1                        1      0.93%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  108                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               43200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                60396                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               34800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       558976800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    558976800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       173988                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           173988                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       173988                       # number of overall hits
system.cpu.icache.overall_hits::total          173988                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           37                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             37                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           37                       # number of overall misses
system.cpu.icache.overall_misses::total            37                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2049600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2049600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2049600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2049600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       174025                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       174025                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       174025                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       174025                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000213                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000213                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000213                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000213                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 55394.594595                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55394.594595                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 55394.594595                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55394.594595                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           29                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           29                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1629600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1629600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1629600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1629600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000167                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000167                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000167                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000167                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56193.103448                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56193.103448                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56193.103448                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56193.103448                       # average overall mshr miss latency
system.cpu.icache.replacements                     29                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       173988                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          173988                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           37                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            37                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2049600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2049600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       174025                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       174025                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000213                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000213                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 55394.594595                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55394.594595                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           29                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1629600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1629600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000167                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000167                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56193.103448                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56193.103448                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    558976800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    558976800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               14406                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                29                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            496.758621                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          253                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            348079                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           348079                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    558976800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    558976800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    558976800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       517791                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           517791                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       517791                       # number of overall hits
system.cpu.dcache.overall_hits::total          517791                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           48                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             48                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           48                       # number of overall misses
system.cpu.dcache.overall_misses::total            48                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2730000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2730000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2730000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2730000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       517839                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       517839                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       517839                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       517839                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000093                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000093                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000093                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000093                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        56875                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        56875                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        56875                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        56875                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 1                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks            9                       # number of writebacks
system.cpu.dcache.writebacks::total                 9                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           15                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           15                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           33                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           33                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1534000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1534000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1534000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        28796                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1562796                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000064                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000064                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000064                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000070                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46484.848485                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46484.848485                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46484.848485                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9598.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total        43411                       # average overall mshr miss latency
system.cpu.dcache.replacements                     36                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       320269                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          320269                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           42                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            42                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2385200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2385200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       320311                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       320311                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000131                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000131                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56790.476190                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56790.476190                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           27                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1194000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1194000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44222.222222                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44222.222222                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       197522                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         197522                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            6                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       344800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       344800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       197528                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       197528                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000030                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000030                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57466.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57466.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            6                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       340000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       340000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000030                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56666.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56666.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        28796                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        28796                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9598.666667                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total  9598.666667                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    558976800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    558976800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 343                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                36                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.527778                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   816.983735                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   207.016265                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.797836                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.202164                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          207                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          817                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          207                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          817                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.202148                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.797852                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1035714                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1035714                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    558976800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               5                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              14                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  22                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              5                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             14                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 22                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            24                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            19                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                43                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           24                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           19                       # number of overall misses
system.l2cache.overall_misses::total               43                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1552800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1376800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2929600                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1552800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1376800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2929600                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           29                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           33                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              65                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           29                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           33                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            3                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             65                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.827586                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.575758                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.661538                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.827586                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.575758                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.661538                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        64700                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 72463.157895                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68130.232558                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        64700                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 72463.157895                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68130.232558                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              2                       # number of writebacks
system.l2cache.writebacks::total                    2                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           24                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           19                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           24                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           19                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1360800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1224800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2585600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1360800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1224800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2585600                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.827586                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.575758                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.661538                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.827586                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.575758                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.661538                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        56700                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 64463.157895                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60130.232558                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        56700                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 64463.157895                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60130.232558                       # average overall mshr miss latency
system.l2cache.replacements                        43                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks            9                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            9                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks            9                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            9                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            1                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                1                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            5                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              5                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       324400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       324400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            6                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.833333                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.833333                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        64880                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        64880                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            5                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            5                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       284400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       284400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.833333                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        56880                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        56880                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst            5                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           13                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           21                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           24                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           14                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           38                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1552800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1052400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2605200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           29                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           27                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           59                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.827586                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.518519                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.644068                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        64700                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 75171.428571                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68557.894737                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           24                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           14                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           38                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1360800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       940400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2301200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.827586                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.518519                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.644068                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        56700                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67171.428571                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60557.894737                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    558976800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    558976800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    177                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   43                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.116279                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks           37                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   917.255576                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1878.707390                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1120.037035                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          143                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009033                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.223939                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.458669                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.273447                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034912                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1265                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2831                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1184                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           81                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2513                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          318                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.308838                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.691162                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1083                       # Number of tag accesses
system.l2cache.tags.data_accesses                1083                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    558976800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1216                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2752                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1536                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              128                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               24                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               19                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   43                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             2                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   2                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            2747878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            2175403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                4923281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       2747878                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           2747878                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          228990                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                228990                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          228990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           2747878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           2175403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               5152271                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1775496800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2661678                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412984                       # Number of bytes of host memory used
host_op_rate                                  4254225                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.83                       # Real time elapsed on the host
host_tick_rate                               74704385                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4874971                       # Number of instructions simulated
sim_ops                                       7792092                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000137                       # Number of seconds simulated
sim_ticks                                   136831200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                62328                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3276                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             59860                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              26436                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           62328                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            35892                       # Number of indirect misses.
system.cpu.branchPred.lookups                   69295                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    4589                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2719                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    318978                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   175896                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3331                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      56491                       # Number of branches committed
system.cpu.commit.bw_lim_events                 84927                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             194                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           61586                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               275906                       # Number of instructions committed
system.cpu.commit.committedOps                 548071                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       285418                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.920240                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.654410                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        91152     31.94%     31.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        44511     15.60%     47.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        30632     10.73%     58.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        34196     11.98%     70.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        84927     29.76%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       285418                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      23028                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 4187                       # Number of function calls committed.
system.cpu.commit.int_insts                    530791                       # Number of committed integer instructions.
system.cpu.commit.loads                         72402                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         2344      0.43%      0.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           408589     74.55%     74.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1920      0.35%     75.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              335      0.06%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            975      0.18%     75.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            336      0.06%     75.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             170      0.03%     75.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            3337      0.61%     76.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            3456      0.63%     76.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           7189      1.31%     78.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           126      0.02%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           68900     12.57%     90.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          45302      8.27%     99.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         3502      0.64%     99.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1590      0.29%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            548071                       # Class of committed instruction
system.cpu.commit.refs                         119294                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      275906                       # Number of Instructions Simulated
system.cpu.committedOps                        548071                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.239835                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.239835                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          121                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          281                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          507                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            85                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 32163                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 634354                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    91369                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    171960                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3356                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  4040                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       78161                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           121                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       49054                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             4                       # TLB misses on write requests
system.cpu.fetch.Branches                       69295                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     49582                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        207309                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   712                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         328456                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   59                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           340                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    6712                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.202571                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              91818                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              31025                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.960179                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             302888                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.150135                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.892416                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   120418     39.76%     39.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    16345      5.40%     45.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     8903      2.94%     48.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    11789      3.89%     51.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   145433     48.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               302888                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     37319                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    19956                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     29247200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     29247600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     29247600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     29247200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     29247200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     29247200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       464800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       465200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       145600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       145600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       145600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       145600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      1492000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      1422400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      1490800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      1458800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     12951600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     12968400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     12948000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     12958000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      234686400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           39190                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 4139                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    59201                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.707663                       # Inst execution rate
system.cpu.iew.exec_refs                       127126                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      48987                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   21092                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 81878                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                295                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                63                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                51941                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              609647                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 78139                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5958                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                584154                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     62                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3356                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    98                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             5017                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           29                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         9478                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         5049                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             29                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         3724                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            415                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    656188                       # num instructions consuming a value
system.cpu.iew.wb_count                        581947                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.619964                       # average fanout of values written-back
system.cpu.iew.wb_producers                    406813                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.701211                       # insts written-back per cycle
system.cpu.iew.wb_sent                         582938                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   868171                       # number of integer regfile reads
system.cpu.int_regfile_writes                  454917                       # number of integer regfile writes
system.cpu.ipc                               0.806559                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.806559                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              3396      0.58%      0.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                438708     74.34%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1923      0.33%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   402      0.07%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1084      0.18%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 372      0.06%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  198      0.03%     75.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3490      0.59%     76.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 3539      0.60%     76.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7220      1.22%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                213      0.04%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                75831     12.85%     90.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               48092      8.15%     99.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            3834      0.65%     99.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1807      0.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 590109                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   24120                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               48294                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        23845                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              26306                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 562593                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1436518                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       558102                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            644955                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     609204                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    590109                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 443                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           61586                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1703                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            249                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        84467                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        302888                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.948275                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.594576                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               94836     31.31%     31.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               32397     10.70%     42.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               45658     15.07%     57.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               53592     17.69%     74.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               76405     25.23%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          302888                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.725071                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       49641                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           106                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              2501                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1586                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                81878                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               51941                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  251064                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    189                       # number of misc regfile writes
system.cpu.numCycles                           342078                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      5                       # Number of system calls
system.cpu.rename.BlockCycles                   23669                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                615368                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1263                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    93858                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    625                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    75                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1602291                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 627110                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              697999                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    173132                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2543                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3356                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  5052                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    82655                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             39106                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           938983                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3821                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                224                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      5562                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            243                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       810148                       # The number of ROB reads
system.cpu.rob.rob_writes                     1236879                       # The number of ROB writes
system.cpu.timesIdled                             855                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         2422                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           79                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           4838                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               79                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            9                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              9                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                3                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          611                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1261                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    136831200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                628                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           44                       # Transaction distribution
system.membus.trans_dist::CleanEvict              567                       # Transaction distribution
system.membus.trans_dist::ReadExReq                22                       # Transaction distribution
system.membus.trans_dist::ReadExResp               22                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           628                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        44416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        44416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   44416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               650                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     650    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 650                       # Request fanout histogram
system.membus.reqLayer2.occupancy              575660                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1399540                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    136831200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                2389                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           163                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2916                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                 10                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 29                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                29                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           2390                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         5970                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1286                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    7256                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       127296                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        35008                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   162304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               672                       # Total snoops (count)
system.l2bus.snoopTraffic                        2880                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               3091                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.029440                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.169065                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     3000     97.06%     97.06% # Request fanout histogram
system.l2bus.snoop_fanout::1                       91      2.94%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 3091                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              514399                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              2057514                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             2388000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.7                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       136831200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    136831200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        47443                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            47443                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        47443                       # number of overall hits
system.cpu.icache.overall_hits::total           47443                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2139                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2139                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2139                       # number of overall misses
system.cpu.icache.overall_misses::total          2139                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     51543200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     51543200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     51543200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     51543200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        49582                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        49582                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        49582                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        49582                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.043141                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.043141                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.043141                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.043141                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24096.867695                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24096.867695                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24096.867695                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24096.867695                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            5                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          148                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          148                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          148                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          148                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1991                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1991                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1991                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1991                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     43221200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     43221200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     43221200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     43221200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.040156                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.040156                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.040156                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.040156                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 21708.287293                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 21708.287293                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 21708.287293                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 21708.287293                       # average overall mshr miss latency
system.cpu.icache.replacements                   1990                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        47443                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           47443                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2139                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2139                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     51543200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     51543200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        49582                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        49582                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.043141                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.043141                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24096.867695                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24096.867695                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          148                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          148                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1991                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1991                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     43221200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     43221200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.040156                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.040156                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 21708.287293                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 21708.287293                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    136831200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    136831200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              234834                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2246                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            104.556545                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            101154                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           101154                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    136831200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    136831200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    136831200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       119348                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           119348                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       119348                       # number of overall hits
system.cpu.dcache.overall_hits::total          119348                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          697                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            697                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          697                       # number of overall misses
system.cpu.dcache.overall_misses::total           697                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     28604000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     28604000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     28604000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     28604000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       120045                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       120045                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       120045                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       120045                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005806                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005806                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005806                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005806                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41038.737446                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41038.737446                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41038.737446                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41038.737446                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          195                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.857143                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                37                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          119                       # number of writebacks
system.cpu.dcache.writebacks::total               119                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          354                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          354                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          354                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          354                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          343                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          343                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          343                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           86                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          429                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     13910000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13910000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13910000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      4311511                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     18221511                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002857                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002857                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002857                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003574                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40553.935860                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40553.935860                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40553.935860                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 50133.848837                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42474.384615                       # average overall mshr miss latency
system.cpu.dcache.replacements                    428                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        72423                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           72423                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          667                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           667                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26945200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26945200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        73090                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        73090                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009126                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009126                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40397.601199                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40397.601199                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          354                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          354                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          313                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          313                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12275200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12275200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004282                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004282                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39217.891374                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39217.891374                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        46925                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          46925                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           30                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1658800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1658800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        46955                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        46955                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000639                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000639                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55293.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55293.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           30                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           30                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1634800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1634800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000639                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000639                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54493.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54493.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           86                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           86                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      4311511                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      4311511                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 50133.848837                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 50133.848837                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    136831200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    136831200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              688334                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1452                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            474.059229                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   834.197239                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   189.802761                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.814646                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.185354                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          178                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          846                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          661                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.173828                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.826172                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            240518                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           240518                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    136831200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1585                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             162                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           25                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                1772                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1585                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            162                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           25                       # number of overall hits
system.l2cache.overall_hits::total               1772                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           405                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           180                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           61                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               646                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          405                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          180                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           61                       # number of overall misses
system.l2cache.overall_misses::total              646                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     27509200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     12109600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      4048337                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     43667137                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     27509200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     12109600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      4048337                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     43667137                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1990                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          342                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           86                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            2418                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1990                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          342                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           86                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           2418                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.203518                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.526316                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.709302                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.267163                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.203518                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.526316                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.709302                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.267163                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67923.950617                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67275.555556                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 66366.180328                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67596.187307                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67923.950617                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67275.555556                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 66366.180328                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67596.187307                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             44                       # number of writebacks
system.l2cache.writebacks::total                   44                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          405                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          179                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           61                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          645                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          405                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          179                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           61                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            6                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          651                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     24277200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     10621200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      3560337                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     38458737                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     24277200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     10621200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3560337                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       355992                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     38814729                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.203518                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.523392                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.709302                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.266749                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.203518                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.523392                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.709302                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.269231                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59943.703704                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59336.312849                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58366.180328                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59625.948837                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59943.703704                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59336.312849                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58366.180328                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher        59332                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59623.239631                       # average overall mshr miss latency
system.l2cache.replacements                       661                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          119                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          119                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          119                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          119                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           29                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           29                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            6                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            6                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       355992                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       355992                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher        59332                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total        59332                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data            7                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                7                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           22                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             22                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1530000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1530000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           29                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           29                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.758621                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.758621                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69545.454545                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69545.454545                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           22                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           22                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1354000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1354000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.758621                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.758621                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61545.454545                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61545.454545                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1585                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          155                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           25                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1765                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          405                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          158                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           61                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          624                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     27509200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     10579600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      4048337                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     42137137                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1990                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          313                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           86                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         2389                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.203518                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.504792                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.709302                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.261197                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67923.950617                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66959.493671                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 66366.180328                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67527.463141                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          405                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          157                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           61                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          623                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     24277200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9267200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      3560337                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     37104737                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.203518                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.501597                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.709302                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.260779                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59943.703704                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59026.751592                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58366.180328                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59558.165329                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    136831200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    136831200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  17245                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4757                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.625184                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    38.962813                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1115.456502                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1776.653754                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1033.165354                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   131.761578                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009512                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.272328                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.433753                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.252238                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.032168                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1082                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3014                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           30                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          946                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           97                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          173                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2412                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          279                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.264160                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.735840                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                39285                       # Number of tag accesses
system.l2cache.tags.data_accesses               39285                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    136831200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           25856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           11456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         3904                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               41600                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        25856                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          25856                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2816                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2816                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              404                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              179                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           61                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            6                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  650                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            44                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  44                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          188962751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           83723595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     28531505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      2806377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              304024228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     188962751                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         188962751                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        20580102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              20580102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        20580102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         188962751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          83723595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     28531505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      2806377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             324604330                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
