#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Mar 19 20:17:10 2019
# Process ID: 3292
# Current directory: C:/POC/POC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5088 C:\POC\POC\POC.xpr
# Log file: C:/POC/POC/vivado.log
# Journal file: C:/POC/POC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/POC/POC/POC.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 794.246 ; gain = 78.652
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: TOP
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-344] 'synth_design' was cancelled
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: TOP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 956.777 ; gain = 25.859
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/POC/POC/POC.srcs/sources_1/new/TOP.vhd:35]
INFO: [Synth 8-3491] module 'processor' declared at 'C:/POC/POC/POC.srcs/sources_1/new/processor.vhd:27' bound to instance 'u1' of component 'processor' [C:/POC/POC/POC.srcs/sources_1/new/TOP.vhd:100]
INFO: [Synth 8-638] synthesizing module 'processor' [C:/POC/POC/POC.srcs/sources_1/new/processor.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'processor' (1#1) [C:/POC/POC/POC.srcs/sources_1/new/processor.vhd:41]
ERROR: [Synth 8-547] port direction mismatch for port 'RW_state' [C:/POC/POC/POC.srcs/sources_1/new/TOP.vhd:100]
ERROR: [Synth 8-285] failed synthesizing module 'TOP' [C:/POC/POC/POC.srcs/sources_1/new/TOP.vhd:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 999.863 ; gain = 68.945
---------------------------------------------------------------------------------
RTL Elaboration failed
4 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: TOP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 999.863 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/POC/POC/POC.srcs/sources_1/new/TOP.vhd:35]
INFO: [Synth 8-3491] module 'processor' declared at 'C:/POC/POC/POC.srcs/sources_1/new/processor.vhd:27' bound to instance 'u1' of component 'processor' [C:/POC/POC/POC.srcs/sources_1/new/TOP.vhd:100]
INFO: [Synth 8-638] synthesizing module 'processor' [C:/POC/POC/POC.srcs/sources_1/new/processor.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'processor' (1#1) [C:/POC/POC/POC.srcs/sources_1/new/processor.vhd:41]
INFO: [Synth 8-3491] module 'POC' declared at 'C:/POC/POC/POC.srcs/sources_1/new/POC.vhd:27' bound to instance 'u2' of component 'POC' [C:/POC/POC/POC.srcs/sources_1/new/TOP.vhd:101]
INFO: [Synth 8-638] synthesizing module 'POC' [C:/POC/POC/POC.srcs/sources_1/new/POC.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'POC' (2#1) [C:/POC/POC/POC.srcs/sources_1/new/POC.vhd:45]
INFO: [Synth 8-3491] module 'Printer' declared at 'C:/POC/POC/POC.srcs/sources_1/new/printer.vhd:28' bound to instance 'u3' of component 'printer' [C:/POC/POC/POC.srcs/sources_1/new/TOP.vhd:102]
INFO: [Synth 8-638] synthesizing module 'Printer' [C:/POC/POC/POC.srcs/sources_1/new/printer.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Printer' (3#1) [C:/POC/POC/POC.srcs/sources_1/new/printer.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'TOP' (4#1) [C:/POC/POC/POC.srcs/sources_1/new/TOP.vhd:35]
WARNING: [Synth 8-3331] design processor has unconnected port Dout[6]
WARNING: [Synth 8-3331] design processor has unconnected port Dout[5]
WARNING: [Synth 8-3331] design processor has unconnected port Dout[4]
WARNING: [Synth 8-3331] design processor has unconnected port Dout[3]
WARNING: [Synth 8-3331] design processor has unconnected port Dout[2]
WARNING: [Synth 8-3331] design processor has unconnected port Dout[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1000.883 ; gain = 1.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1000.883 ; gain = 1.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1000.883 ; gain = 1.020
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1342.480 ; gain = 342.617
15 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1342.480 ; gain = 342.617
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Mar 19 22:44:31 2019] Launched synth_1...
Run output will be captured here: C:/POC/POC/POC.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Mar 19 22:45:24 2019] Launched impl_1...
Run output will be captured here: C:/POC/POC/POC.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1347.078 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1347.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity POC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/POC/POC/POC.srcs/sources_1/new/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TOP
INFO: [VRFC 10-163] Analyzing VHDL file "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Printer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processor
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89fd3d0d0ec842ddae8db4746fcf9883 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.POC [poc_default]
Compiling architecture behavioral of entity xil_defaultlib.Printer [printer_default]
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1821.695 ; gain = 5.867
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 58
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 59
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 49
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 51
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 57
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_sim/uut/u1/Dout}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_sim/uut/u1/Din}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_sim/uut/u1/data}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_sim/uut/u1/RW_state}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_sim/uut/u1/RW}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_sim/uut/u1/IRQ}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_sim/uut/u1/ADDR}} 
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 58
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 59
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 60
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 61
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 82
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 54
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 55
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 66
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 67
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89fd3d0d0ec842ddae8db4746fcf9883 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1839.098 ; gain = 0.000
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 58
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 59
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 49
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_sim/uut/u1/Dout}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_sim/uut/u1/Din}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_sim/uut/u1/data}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_sim/uut/u1/RW_state}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_sim/uut/u1/RW}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_sim/uut/u1/IRQ}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_sim/uut/u1/ADDR}} 
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 51
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 57
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 58
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 59
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 60
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 61
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 82
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 54
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_sim/uut/u2/IRQ}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_sim/uut/u2/RDY}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_sim/uut/u2/PD}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_sim/uut/u2/TR}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_sim/uut/u2/SR}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_sim/uut/u2/BR}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_sim/uut/u2/RW_state}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_sim/uut/u2/state}} 
run 1 us
run 1 us
run 1 us
run 1 us
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: TOP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1874.320 ; gain = 35.223
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/POC/POC/POC.srcs/sources_1/new/TOP.vhd:35]
INFO: [Synth 8-3491] module 'processor' declared at 'C:/POC/POC/POC.srcs/sources_1/new/processor.vhd:27' bound to instance 'u1' of component 'processor' [C:/POC/POC/POC.srcs/sources_1/new/TOP.vhd:101]
INFO: [Synth 8-638] synthesizing module 'processor' [C:/POC/POC/POC.srcs/sources_1/new/processor.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'processor' (1#1) [C:/POC/POC/POC.srcs/sources_1/new/processor.vhd:41]
INFO: [Synth 8-3491] module 'POC' declared at 'C:/POC/POC/POC.srcs/sources_1/new/POC.vhd:27' bound to instance 'u2' of component 'POC' [C:/POC/POC/POC.srcs/sources_1/new/TOP.vhd:102]
INFO: [Synth 8-638] synthesizing module 'POC' [C:/POC/POC/POC.srcs/sources_1/new/POC.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'POC' (2#1) [C:/POC/POC/POC.srcs/sources_1/new/POC.vhd:45]
INFO: [Synth 8-3491] module 'Printer' declared at 'C:/POC/POC/POC.srcs/sources_1/new/printer.vhd:28' bound to instance 'u3' of component 'printer' [C:/POC/POC/POC.srcs/sources_1/new/TOP.vhd:103]
INFO: [Synth 8-638] synthesizing module 'Printer' [C:/POC/POC/POC.srcs/sources_1/new/printer.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Printer' (3#1) [C:/POC/POC/POC.srcs/sources_1/new/printer.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'TOP' (4#1) [C:/POC/POC/POC.srcs/sources_1/new/TOP.vhd:35]
WARNING: [Synth 8-3331] design processor has unconnected port Dout[6]
WARNING: [Synth 8-3331] design processor has unconnected port Dout[5]
WARNING: [Synth 8-3331] design processor has unconnected port Dout[4]
WARNING: [Synth 8-3331] design processor has unconnected port Dout[3]
WARNING: [Synth 8-3331] design processor has unconnected port Dout[2]
WARNING: [Synth 8-3331] design processor has unconnected port Dout[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1915.977 ; gain = 76.879
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1915.977 ; gain = 76.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1915.977 ; gain = 76.879
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2045.617 ; gain = 206.520
14 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2045.617 ; gain = 206.520
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/POC/POC/POC.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Mar 19 23:01:31 2019] Launched synth_1...
Run output will be captured here: C:/POC/POC/POC.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Mar 19 23:02:16 2019] Launched impl_1...
Run output will be captured here: C:/POC/POC/POC.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity POC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/POC/POC/POC.srcs/sources_1/new/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TOP
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89fd3d0d0ec842ddae8db4746fcf9883 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.POC [poc_default]
Compiling architecture behavioral of entity xil_defaultlib.Printer [printer_default]
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2045.617 ; gain = 0.000
run 1 us
step
Stopped at time : 2010 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 58
step
Stopped at time : 2010 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 59
step
Stopped at time : 2010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 49
step
Stopped at time : 2010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 51
step
Stopped at time : 2010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 57
step
Stopped at time : 2010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 58
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/top_sim/uut/u1/Dout}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/top_sim/uut/u1/Din}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/top_sim/uut/u1/data}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/top_sim/uut/u1/IRQ}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/top_sim/uut/u1/ADDR}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/top_sim/uut/u1/RW}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/top_sim/uut/u1/RW_state}} 
step
Stopped at time : 2010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 59
step
Stopped at time : 2010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 60
step
Stopped at time : 2010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 61
step
Stopped at time : 2010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 82
step
Stopped at time : 2010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 55
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/top_sim/uut/u2/RDY}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/top_sim/uut/u2/PD}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/top_sim/uut/u2/TR}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/top_sim/uut/u2/RW_state}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/top_sim/uut/u2/SR}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/top_sim/uut/u2/BR}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/top_sim/uut/u2/state}} 
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity POC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/POC/POC/POC.srcs/sources_1/new/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TOP
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89fd3d0d0ec842ddae8db4746fcf9883 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.POC [poc_default]
Compiling architecture behavioral of entity xil_defaultlib.Printer [printer_default]
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2045.617 ; gain = 0.000
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 58
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 59
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 49
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 51
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/top_sim/uut/u1/Dout}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/top_sim/uut/u1/Din}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/top_sim/uut/u1/data}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/top_sim/uut/u1/RW}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/top_sim/uut/u1/data}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/top_sim/uut/u1/Din}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/top_sim/uut/u1/RW}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/top_sim/uut/u1/ADDR}} 
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 57
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 58
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 59
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 60
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 61
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 82
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 55
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/top_sim/uut/u2/Dout}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/top_sim/uut/u2/IRQ}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/top_sim/uut/u2/TR}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/top_sim/uut/u2/PD}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/top_sim/uut/u2/RW_state}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/top_sim/uut/u2/SR}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/top_sim/uut/u2/BR}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/top_sim/uut/u2/state}} 
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 56
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 57
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 62
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 73
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 107
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 109
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 46
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/top_sim/uut/u3/RDY}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/top_sim/uut/u3/count}} 
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity POC
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89fd3d0d0ec842ddae8db4746fcf9883 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.POC [poc_default]
Compiling architecture behavioral of entity xil_defaultlib.Printer [printer_default]
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2045.617 ; gain = 0.000
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/POC/POC/POC.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Mar 19 23:31:00 2019] Launched synth_1...
Run output will be captured here: C:/POC/POC/POC.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Mar 19 23:32:00 2019] Launched impl_1...
Run output will be captured here: C:/POC/POC/POC.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89fd3d0d0ec842ddae8db4746fcf9883 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2045.617 ; gain = 0.000
run 1 us
run 1 us
step
Stopped at time : 3010 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 58
step
Stopped at time : 3010 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 59
step
Stopped at time : 3010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 49
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/top_sim/uut/u1/ADDR}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/top_sim/uut/u1/Din}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/top_sim/uut/u1/RW}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/top_sim/uut/u1/data}} 
step
Stopped at time : 3010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 51
step
Stopped at time : 3010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 57
step
Stopped at time : 3010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 58
step
Stopped at time : 3010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 59
step
Stopped at time : 3010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 60
step
Stopped at time : 3010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 61
step
Stopped at time : 3010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 82
step
Stopped at time : 3010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 54
step
Stopped at time : 3010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 55
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/top_sim/uut/u2/Dout}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/top_sim/uut/u2/IRQ}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/top_sim/uut/u2/TR}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/top_sim/uut/u2/PD}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/top_sim/uut/u2/RW_state}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/top_sim/uut/u2/SR}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/top_sim/uut/u2/BR}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/top_sim/uut/u2/state}} 
step
Stopped at time : 3010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 60
step
Stopped at time : 3010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 62
step
Stopped at time : 3010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 73
step
Stopped at time : 3010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 74
step
Stopped at time : 3010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 76
step
Stopped at time : 3010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 77
step
Stopped at time : 3010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 78
step
Stopped at time : 3010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 80
step
Stopped at time : 3010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 84
step
Stopped at time : 3010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 46
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/top_sim/uut/u3/RDY}} 
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity POC
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89fd3d0d0ec842ddae8db4746fcf9883 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.POC [poc_default]
Compiling architecture behavioral of entity xil_defaultlib.Printer [printer_default]
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2045.617 ; gain = 0.000
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 58
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 59
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 49
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 51
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/top_sim/uut/u1/ADDR}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/top_sim/uut/u1/Din}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/top_sim/uut/u1/RW}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/top_sim/uut/u1/data}} 
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 57
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 58
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 59
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 60
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 61
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 82
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 54
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/top_sim/uut/u2/Dout}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/top_sim/uut/u2/IRQ}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/top_sim/uut/u2/TR}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/top_sim/uut/u2/PD}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/top_sim/uut/u2/RW_state}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/top_sim/uut/u2/SR}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/top_sim/uut/u2/BR}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/top_sim/uut/u2/state}} 
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 55
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 60
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 62
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 73
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 74
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 76
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 77
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 78
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 79
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 81
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 85
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 46
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/top_sim/uut/u3/RDY}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/top_sim/uut/u3/DATA}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/top_sim/uut/u3/count}} 
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity POC
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89fd3d0d0ec842ddae8db4746fcf9883 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.POC [poc_default]
Compiling architecture behavioral of entity xil_defaultlib.Printer [printer_default]
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/POC/POC/POC.sim/sim_1/behav/xsim/xsim.dir/top_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 19 23:46:59 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2045.617 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 2045.617 ; gain = 0.000
run 1 us
step
Stopped at time : 2010 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 58
step
Stopped at time : 2010 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 59
step
Stopped at time : 2010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 49
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/top_sim/uut/u1/ADDR}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/top_sim/uut/u1/Din}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/top_sim/uut/u1/RW}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/top_sim/uut/u1/data}} 
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
step
Stopped at time : 19020 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 60
step
Stopped at time : 19020 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 57
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89fd3d0d0ec842ddae8db4746fcf9883 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2045.617 ; gain = 0.000
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 58
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 59
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 49
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/top_sim/uut/u1/ADDR}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/top_sim/uut/u1/Din}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/top_sim/uut/u1/RW}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/top_sim/uut/u1/data}} 
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 51
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 57
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 58
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 59
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 60
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 61
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 82
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 54
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/top_sim/uut/u2/Dout}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/top_sim/uut/u2/IRQ}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/top_sim/uut/u2/TR}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/top_sim/uut/u2/PD}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/top_sim/uut/u2/RW_state}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/top_sim/uut/u2/SR}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/top_sim/uut/u2/BR}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/top_sim/uut/u2/state}} 
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 55
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 60
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 62
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 73
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 74
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 76
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 77
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 81
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 82
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 83
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 85
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 46
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/top_sim/uut/u3/RDY}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/top_sim/uut/u3/count}} 
run 1 us
run 1 us
save_wave_config {C:/POC/POC/top_sim_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/POC/POC/top_sim_behav.wcfg
set_property xsim.view C:/POC/POC/top_sim_behav.wcfg [get_filesets sim_1]
save_wave_config {C:/POC/POC/top_sim_behav.wcfg}
save_wave_config {C:/POC/POC/top_sim_behav.wcfg}
save_wave_config {C:/POC/POC/top_sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2045.617 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 20 00:01:57 2019...
