# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../soc" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/data_broadcaster.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/datastream_out_12u_s.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/dw_layer1.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/dw_layer1_x_5.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/dw_layer1_y_5.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/dw_layer2.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/dw_layer2_y_6_0.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/fc_64u_12u_1u_s.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/fc_64u_12u_1u_s_y_4.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/fc_relu6.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/fc_relu6_x.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/fc_relu6_y.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/fifo_w32_d12_A.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/fifo_w32_d40_A.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/fifo_w32_d64_A.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/fifo_w32_d414_A.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/fifo_w32_d500_A.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/fifo_w32_d16512_A.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/fifo_w32_d19872_A.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/grucell.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/grucell_state.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/grucell_state_1_0.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/grucell_zz.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/kws_bn_bias1.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/kws_dw_weight1.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/kws_dw_weight2_0.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/kws_fadd_32ns_32nbkb.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/kws_fadd_32ns_32ndEe.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/kws_faddfsub_32nsfYi.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/kws_fc_weights1.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/kws_fc_weights2.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/kws_fcmp_32ns_32neOg.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/kws_fmul_32ns_32ncud.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/kws_mux_432_32_1_1.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/kws_pw_weight2_0.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/kws_weights_hw.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/kws_weights_ru_0.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/kws_weights_rw.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/mysigmoid.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/mytanh.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/pw_layer1.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/pw_layer1_x_11_0.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/pw_layer1_y_9_0.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/pw_layer2.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/pw_layer2_x_0.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/regslice_core.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/weight_loader.v" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/verilog/kws.v" \
"../../../../wujiankws.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../soc/E902_20191018.v" \
"../../../../soc/sim_lib/PAD_DIG_IO.v" \
"../../../../soc/sim_lib/PAD_OSC_IO.v" \
"../../../../soc/sim_lib/STD_CELL.v" \
"../../../../soc/ahb_axi_kws.v" \
"../../../../soc/ahb_main_dmem_top.v" \
"../../../../soc/ahb_matrix_top.v" \
"../../../../soc/aou_top.v" \
"../../../../soc/apb0.v" \
"../../../../soc/apb0_sub_top.v" \
"../../../../soc/apb1.v" \
"../../../../soc/apb1_sub_top.v" \
"../../../../soc/clkgen.v" \
"../../../../soc/common.v" \
"../../../../soc/core_top.v" \
"../../../../soc/dmac.v" \
"../../../../soc/dummy.v" \
"../../../../soc/sim_lib/fpga_byte_spram.v" \
"../../../../soc/sim_lib/fpga_spram.v" \
"../../../../soc/gpio0.v" \
"../../../../soc/ls_sub_top.v" \
"../../../../soc/matrix.v" \
"../../../../soc/pdu_top.v" \
"../../../../soc/pwm.v" \
"../../../../soc/retu_top.v" \
"../../../../soc/rtc.v" \
"../../../../soc/sms.v" \
"../../../../soc/smu_top.v" \
"../../../../soc/tim.v" \
"../../../../soc/tim1.v" \
"../../../../soc/tim2.v" \
"../../../../soc/tim3.v" \
"../../../../soc/tim4.v" \
"../../../../soc/tim5.v" \
"../../../../soc/tim6.v" \
"../../../../soc/tim7.v" \
"../../../../soc/usi0.v" \
"../../../../soc/usi1.v" \
"../../../../tb/virtual_counter.v" \
"../../../../soc/wdt.v" \
"../../../../soc/wujian100_open_top.v" \

sv xil_defaultlib  --include "../../../../soc" \
"../../../../tb/busmnt.v" \
"../../../../tb/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
